/*
 * Copyright 2025 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef HAL_NXP_DTS_NXP_S32_S32K56X_437BGA_PINCTRL_H_
#define HAL_NXP_DTS_NXP_S32_S32K56X_437BGA_PINCTRL_H_

#include <zephyr/dt-bindings/pinctrl/nxp-siul2-pinctrl.h>

/* SIUL0 */
#define PA0_SIUL0_EIRQ0                 NXP_SIUL2_PINMUX(0, 0, 0, 0, 0, 1)
#define PA1_SIUL0_EIRQ1                 NXP_SIUL2_PINMUX(0, 0, 1, 0, 1, 1)
#define PA2_SIUL0_EIRQ10                NXP_SIUL2_PINMUX(0, 0, 2, 0, 10, 1)
#define PA3_SIUL0_EIRQ9                 NXP_SIUL2_PINMUX(0, 0, 3, 0, 9, 1)
#define PA4_SIUL0_EIRQ4                 NXP_SIUL2_PINMUX(0, 0, 4, 0, 4, 1)
#define PA8_SIUL0_EIRQ8                 NXP_SIUL2_PINMUX(0, 0, 8, 0, 8, 1)
#define PA10_SIUL0_EIRQ6                NXP_SIUL2_PINMUX(0, 0, 10, 0, 6, 1)
#define PA11_SIUL0_EIRQ4                NXP_SIUL2_PINMUX(0, 0, 11, 0, 4, 2)
#define PA12_SIUL0_EIRQ12               NXP_SIUL2_PINMUX(0, 0, 12, 0, 12, 1)
#define PA13_SIUL0_EIRQ5                NXP_SIUL2_PINMUX(0, 0, 13, 0, 5, 1)
#define PA14_SIUL0_EIRQ13               NXP_SIUL2_PINMUX(0, 0, 14, 0, 13, 1)
#define PB1_SIUL0_EIRQ0                 NXP_SIUL2_PINMUX(0, 0, 17, 0, 0, 2)
#define PB2_SIUL0_EIRQ5                 NXP_SIUL2_PINMUX(0, 0, 18, 0, 5, 2)
#define PB3_SIUL0_EIRQ9                 NXP_SIUL2_PINMUX(0, 0, 19, 0, 9, 2)
#define PB4_SIUL0_EIRQ11                NXP_SIUL2_PINMUX(0, 0, 20, 0, 11, 1)
#define PB5_SIUL0_EIRQ12                NXP_SIUL2_PINMUX(0, 0, 21, 0, 12, 2)
#define PB6_SIUL0_EIRQ14                NXP_SIUL2_PINMUX(0, 0, 22, 0, 14, 1)
#define PB7_SIUL0_EIRQ15                NXP_SIUL2_PINMUX(0, 0, 23, 0, 15, 1)
#define PB10_SIUL0_EIRQ7                NXP_SIUL2_PINMUX(0, 0, 26, 0, 7, 1)
#define PB12_SIUL0_EIRQ0                NXP_SIUL2_PINMUX(0, 0, 28, 0, 0, 3)
#define PB13_SIUL0_EIRQ13               NXP_SIUL2_PINMUX(0, 0, 29, 0, 13, 2)
#define PB14_SIUL0_EIRQ11               NXP_SIUL2_PINMUX(0, 0, 30, 0, 11, 2)
#define PC1_SIUL0_EIRQ2                 NXP_SIUL2_PINMUX(0, 0, 33, 0, 2, 1)
#define PC3_SIUL0_EIRQ7                 NXP_SIUL2_PINMUX(0, 0, 35, 0, 7, 2)
#define PC4_SIUL0_EIRQ1                 NXP_SIUL2_PINMUX(0, 0, 36, 0, 1, 2)
#define PC7_SIUL0_EIRQ8                 NXP_SIUL2_PINMUX(0, 0, 39, 0, 8, 2)
#define PC10_SIUL0_EIRQ15               NXP_SIUL2_PINMUX(0, 0, 42, 0, 15, 2)
#define PC11_SIUL0_EIRQ2                NXP_SIUL2_PINMUX(0, 0, 43, 0, 2, 2)
#define PC12_SIUL0_EIRQ10               NXP_SIUL2_PINMUX(0, 0, 44, 0, 10, 2)
#define PC13_SIUL0_EIRQ3                NXP_SIUL2_PINMUX(0, 0, 45, 0, 3, 1)
#define PC14_SIUL0_EIRQ6                NXP_SIUL2_PINMUX(0, 0, 46, 0, 6, 2)
#define PC15_SIUL0_EIRQ0                NXP_SIUL2_PINMUX(0, 0, 47, 0, 0, 4)
#define PD1_SIUL0_EIRQ1                 NXP_SIUL2_PINMUX(0, 0, 49, 0, 1, 3)
#define PD5_SIUL0_EIRQ8                 NXP_SIUL2_PINMUX(0, 0, 53, 0, 8, 3)
#define PD6_SIUL0_EIRQ9                 NXP_SIUL2_PINMUX(0, 0, 54, 0, 9, 4)
#define PD9_SIUL0_EIRQ10                NXP_SIUL2_PINMUX(0, 0, 57, 0, 10, 3)
#define PD10_SIUL0_EIRQ14               NXP_SIUL2_PINMUX(0, 0, 58, 0, 14, 2)
#define PD15_SIUL0_EIRQ11               NXP_SIUL2_PINMUX(0, 0, 63, 0, 11, 3)
#define PE0_SIUL0_EIRQ12                NXP_SIUL2_PINMUX(0, 0, 64, 0, 12, 3)
#define PE1_SIUL0_EIRQ4                 NXP_SIUL2_PINMUX(0, 0, 65, 0, 4, 3)
#define PE2_SIUL0_EIRQ5                 NXP_SIUL2_PINMUX(0, 0, 66, 0, 5, 3)
#define PE3_SIUL0_EIRQ3                 NXP_SIUL2_PINMUX(0, 0, 67, 0, 3, 2)
#define PE4_SIUL0_EIRQ6                 NXP_SIUL2_PINMUX(0, 0, 68, 0, 6, 3)
#define PE5_SIUL0_EIRQ9                 NXP_SIUL2_PINMUX(0, 0, 69, 0, 9, 3)
#define PE7_SIUL0_EIRQ2                 NXP_SIUL2_PINMUX(0, 0, 71, 0, 2, 3)
#define PE9_SIUL0_EIRQ7                 NXP_SIUL2_PINMUX(0, 0, 73, 0, 7, 3)
#define PE11_SIUL0_EIRQ12               NXP_SIUL2_PINMUX(0, 0, 75, 0, 12, 4)
#define PE13_SIUL0_EIRQ15               NXP_SIUL2_PINMUX(0, 0, 77, 0, 15, 3)

/* LPUART1 */
#define PA0_LPUART1_TX_O                NXP_SIUL2_PINMUX(0, 0, 0, 1, 0, 0)
#define PA0_LPUART1_TX_I                NXP_SIUL2_PINMUX(0, 0, 0, 0, 78, 1)
#define PA4_LPUART1_TX_O                NXP_SIUL2_PINMUX(0, 0, 4, 8, 0, 0)
#define PA4_LPUART1_TX_I                NXP_SIUL2_PINMUX(0, 0, 4, 0, 78, 2)
#define PA12_LPUART1_RX                 NXP_SIUL2_PINMUX(0, 0, 12, 0, 79, 1)
#define PA13_LPUART1_RIN_B              NXP_SIUL2_PINMUX(0, 0, 13, 0, 83, 1)
#define PA14_LPUART1_DCD_B              NXP_SIUL2_PINMUX(0, 0, 14, 0, 82, 1)
#define PB4_LPUART1_DSR_B               NXP_SIUL2_PINMUX(0, 0, 20, 0, 81, 1)
#define PB6_LPUART1_RTS                 NXP_SIUL2_PINMUX(0, 0, 22, 4, 0, 0)
#define PB7_LPUART1_RX                  NXP_SIUL2_PINMUX(0, 0, 23, 0, 79, 2)
#define PB10_LPUART1_CTS                NXP_SIUL2_PINMUX(0, 0, 26, 0, 80, 1)
#define PC7_LPUART1_DTR_B               NXP_SIUL2_PINMUX(0, 0, 39, 6, 0, 0)
#define PC8_LPUART1_RX                  NXP_SIUL2_PINMUX(0, 0, 40, 0, 79, 3)
#define PC9_LPUART1_TX_O                NXP_SIUL2_PINMUX(0, 0, 41, 3, 0, 0)
#define PC9_LPUART1_TX_I                NXP_SIUL2_PINMUX(0, 0, 41, 0, 78, 3)
#define PE6_LPUART1_TX_O                NXP_SIUL2_PINMUX(0, 0, 70, 5, 0, 0)
#define PE6_LPUART1_TX_I                NXP_SIUL2_PINMUX(0, 0, 70, 0, 78, 4)
#define PE7_LPUART1_RX                  NXP_SIUL2_PINMUX(0, 0, 71, 0, 79, 4)
#define PE10_LPUART1_TX_O               NXP_SIUL2_PINMUX(0, 0, 74, 7, 0, 0)
#define PE10_LPUART1_TX_I               NXP_SIUL2_PINMUX(0, 0, 74, 0, 78, 5)
#define PE11_LPUART1_RX                 NXP_SIUL2_PINMUX(0, 0, 75, 0, 79, 5)
#define PE13_LPUART1_RX                 NXP_SIUL2_PINMUX(0, 0, 77, 0, 79, 6)
#define PE14_LPUART1_TX_O               NXP_SIUL2_PINMUX(0, 0, 78, 5, 0, 0)
#define PE14_LPUART1_TX_I               NXP_SIUL2_PINMUX(0, 0, 78, 0, 78, 6)

/* TRACE */
#define PA0_TRACE_ETM_D0                NXP_SIUL2_PINMUX(0, 0, 0, 2, 0, 0)
#define PA13_TRACE_ETM_CLKOUT           NXP_SIUL2_PINMUX(0, 0, 13, 1, 0, 0)
#define PA14_TRACE_ETM_D1               NXP_SIUL2_PINMUX(0, 0, 14, 1, 0, 0)
#define PB4_TRACE_ETM_D2                NXP_SIUL2_PINMUX(0, 0, 20, 4, 0, 0)
#define PB6_TRACE_ETM_D3                NXP_SIUL2_PINMUX(0, 0, 22, 2, 0, 0)
#define PD4_TRACE_ETM_D1                NXP_SIUL2_PINMUX(0, 0, 52, 2, 0, 0)
#define PD8_TRACE_ETM_D0                NXP_SIUL2_PINMUX(0, 0, 56, 4, 0, 0)
#define PD9_TRACE_ETM_D2                NXP_SIUL2_PINMUX(0, 0, 57, 3, 0, 0)
#define PD11_TRACE_ETM_D3               NXP_SIUL2_PINMUX(0, 0, 59, 4, 0, 0)
#define PD12_TRACE_ETM_CLKOUT           NXP_SIUL2_PINMUX(0, 0, 60, 4, 0, 0)
#define PD13_TRACE_ETM_D4               NXP_SIUL2_PINMUX(0, 0, 61, 5, 0, 0)
#define PD14_TRACE_ETM_D5               NXP_SIUL2_PINMUX(0, 0, 62, 5, 0, 0)
#define PD15_TRACE_ETM_D6               NXP_SIUL2_PINMUX(0, 0, 63, 5, 0, 0)
#define PE0_TRACE_ETM_D7                NXP_SIUL2_PINMUX(0, 0, 64, 4, 0, 0)
#define PV10_TRACE_ETM_D1               NXP_SIUL2_PINMUX(4, 4, 346, 6, 0, 0)
#define PV11_TRACE_ETM_D8               NXP_SIUL2_PINMUX(4, 4, 347, 6, 0, 0)
#define PV12_TRACE_ETM_CLKOUT           NXP_SIUL2_PINMUX(4, 4, 348, 6, 0, 0)
#define PV13_TRACE_ETM_D0               NXP_SIUL2_PINMUX(4, 4, 349, 6, 0, 0)
#define PV15_TRACE_ETM_D3               NXP_SIUL2_PINMUX(4, 4, 351, 6, 0, 0)
#define PW0_TRACE_ETM_D10               NXP_SIUL2_PINMUX(4, 4, 352, 3, 0, 0)
#define PW1_TRACE_ETM_D2                NXP_SIUL2_PINMUX(4, 4, 353, 6, 0, 0)
#define PW2_TRACE_ETM_D9                NXP_SIUL2_PINMUX(4, 4, 354, 3, 0, 0)
#define PW3_TRACE_ETM_D4                NXP_SIUL2_PINMUX(4, 4, 355, 6, 0, 0)
#define PW4_TRACE_ETM_D11               NXP_SIUL2_PINMUX(4, 4, 356, 6, 0, 0)
#define PW5_TRACE_ETM_D5                NXP_SIUL2_PINMUX(4, 4, 357, 6, 0, 0)
#define PW6_TRACE_ETM_D13               NXP_SIUL2_PINMUX(4, 4, 358, 6, 0, 0)
#define PW7_TRACE_ETM_D6                NXP_SIUL2_PINMUX(4, 4, 359, 5, 0, 0)
#define PW8_TRACE_ETM_D7                NXP_SIUL2_PINMUX(4, 4, 360, 5, 0, 0)
#define PW9_TRACE_ETM_D14               NXP_SIUL2_PINMUX(4, 4, 361, 6, 0, 0)
#define PW10_TRACE_ETM_D15              NXP_SIUL2_PINMUX(4, 4, 362, 6, 0, 0)
#define PW11_TRACE_ETM_D12              NXP_SIUL2_PINMUX(4, 4, 363, 5, 0, 0)

/* NETC */
#define PA0_1588_CLK                    NXP_SIUL2_PINMUX(0, 0, 0, 0, 139, 1)
#define PA4_1722_TMR1_O                 NXP_SIUL2_PINMUX(0, 0, 4, 6, 0, 0)
#define PA4_TMR_PP1                     NXP_SIUL2_PINMUX(0, 0, 4, 7, 0, 0)
#define PA4_1722_TMR1_I                 NXP_SIUL2_PINMUX(0, 0, 4, 0, 134, 1)
#define PA10_NETC_MDC                   NXP_SIUL2_PINMUX(0, 0, 10, 5, 0, 0)
#define PA12_TMR_PP2                    NXP_SIUL2_PINMUX(0, 0, 12, 1, 0, 0)
#define PA12_1722_TMR2_O                NXP_SIUL2_PINMUX(0, 0, 12, 2, 0, 0)
#define PA12_NETC_MDIO_O                NXP_SIUL2_PINMUX(0, 0, 12, 6, 0, 0)
#define PA12_1722_TMR2_I                NXP_SIUL2_PINMUX(0, 0, 12, 0, 135, 1)
#define PA12_NETC_MDIO_I                NXP_SIUL2_PINMUX(0, 0, 12, 0, 138, 1)
#define PA12_1588_CLK                   NXP_SIUL2_PINMUX(0, 0, 12, 0, 139, 2)
#define PA13_NETC_MDIO_O                NXP_SIUL2_PINMUX(0, 0, 13, 9, 0, 0)
#define PA13_NETC_MDIO_I                NXP_SIUL2_PINMUX(0, 0, 13, 0, 138, 2)
#define PA13_1588_CLK                   NXP_SIUL2_PINMUX(0, 0, 13, 0, 139, 3)
#define PA14_1722_TMR1_O                NXP_SIUL2_PINMUX(0, 0, 14, 3, 0, 0)
#define PA14_TMR_PP1                    NXP_SIUL2_PINMUX(0, 0, 14, 4, 0, 0)
#define PA14_NETC_MDC                   NXP_SIUL2_PINMUX(0, 0, 14, 6, 0, 0)
#define PA14_1722_TMR1_I                NXP_SIUL2_PINMUX(0, 0, 14, 0, 134, 2)
#define PA14_TMR_TRIG1                  NXP_SIUL2_PINMUX(0, 0, 14, 0, 140, 1)
#define PB2_1722_TMR3                   NXP_SIUL2_PINMUX(0, 0, 18, 7, 0, 0)
#define PB3_1722_TMR1_O                 NXP_SIUL2_PINMUX(0, 0, 19, 1, 0, 0)
#define PB3_TMR_PP1                     NXP_SIUL2_PINMUX(0, 0, 19, 4, 0, 0)
#define PB3_TMR_ALARM1                  NXP_SIUL2_PINMUX(0, 0, 19, 6, 0, 0)
#define PB3_1722_TMR1_I                 NXP_SIUL2_PINMUX(0, 0, 19, 0, 134, 3)
#define PB3_TMR_TRIG1                   NXP_SIUL2_PINMUX(0, 0, 19, 0, 140, 2)
#define PB4_1722_TMR3_O                 NXP_SIUL2_PINMUX(0, 0, 20, 1, 0, 0)
#define PB4_TMR_PP3                     NXP_SIUL2_PINMUX(0, 0, 20, 5, 0, 0)
#define PB4_1722_TMR3_I                 NXP_SIUL2_PINMUX(0, 0, 20, 0, 136, 1)
#define PB6_NETC_MDIO_O                 NXP_SIUL2_PINMUX(0, 0, 22, 1, 0, 0)
#define PB6_NETC_MDIO_I                 NXP_SIUL2_PINMUX(0, 0, 22, 0, 138, 3)
#define PB7_TMR_ALARM1                  NXP_SIUL2_PINMUX(0, 0, 23, 8, 0, 0)
#define PB10_NETC_MDC                   NXP_SIUL2_PINMUX(0, 0, 26, 1, 0, 0)
#define PB13_1722_TMR1_O                NXP_SIUL2_PINMUX(0, 0, 29, 1, 0, 0)
#define PB13_TMR_PP2                    NXP_SIUL2_PINMUX(0, 0, 29, 2, 0, 0)
#define PB13_TMR_ALARM2                 NXP_SIUL2_PINMUX(0, 0, 29, 4, 0, 0)
#define PB13_1722_TMR1_I                NXP_SIUL2_PINMUX(0, 0, 29, 0, 134, 4)
#define PB13_TMR_TRIG2                  NXP_SIUL2_PINMUX(0, 0, 29, 0, 141, 1)
#define PC1_NETC_MDIO_O                 NXP_SIUL2_PINMUX(0, 0, 33, 4, 0, 0)
#define PC1_NETC_MDIO_I                 NXP_SIUL2_PINMUX(0, 0, 33, 0, 138, 4)
#define PC7_TMR_ALARM1                  NXP_SIUL2_PINMUX(0, 0, 39, 2, 0, 0)
#define PC7_TMR_PP3                     NXP_SIUL2_PINMUX(0, 0, 39, 3, 0, 0)
#define PC7_1722_TMR4_O                 NXP_SIUL2_PINMUX(0, 0, 39, 4, 0, 0)
#define PC7_NETC_MDC                    NXP_SIUL2_PINMUX(0, 0, 39, 7, 0, 0)
#define PC7_NETC_MDIO_O                 NXP_SIUL2_PINMUX(0, 0, 39, 9, 0, 0)
#define PC7_1722_TMR4_I                 NXP_SIUL2_PINMUX(0, 0, 39, 0, 137, 1)
#define PC7_NETC_MDIO_I                 NXP_SIUL2_PINMUX(0, 0, 39, 0, 138, 5)
#define PC15_1722_TMR2_O                NXP_SIUL2_PINMUX(0, 0, 47, 6, 0, 0)
#define PC15_TMR_ALARM2                 NXP_SIUL2_PINMUX(0, 0, 47, 7, 0, 0)
#define PC15_1722_TMR2_I                NXP_SIUL2_PINMUX(0, 0, 47, 0, 135, 2)
#define PD7_1722_TMR2_O                 NXP_SIUL2_PINMUX(0, 0, 55, 1, 0, 0)
#define PD7_TMR_PP2                     NXP_SIUL2_PINMUX(0, 0, 55, 2, 0, 0)
#define PD7_TMR_ALARM2                  NXP_SIUL2_PINMUX(0, 0, 55, 3, 0, 0)
#define PD7_1722_TMR2_I                 NXP_SIUL2_PINMUX(0, 0, 55, 0, 135, 6)
#define PD7_TMR_TRIG2                   NXP_SIUL2_PINMUX(0, 0, 55, 0, 141, 5)
#define PD9_1722_TMR3_O                 NXP_SIUL2_PINMUX(0, 0, 57, 2, 0, 0)
#define PD9_TMR_ALARM1                  NXP_SIUL2_PINMUX(0, 0, 57, 5, 0, 0)
#define PD9_1722_TMR3_I                 NXP_SIUL2_PINMUX(0, 0, 57, 0, 136, 5)
#define PD10_1722_TMR1_O                NXP_SIUL2_PINMUX(0, 0, 58, 4, 0, 0)
#define PD10_TMR_PP1                    NXP_SIUL2_PINMUX(0, 0, 58, 5, 0, 0)
#define PD10_1722_TMR1_I                NXP_SIUL2_PINMUX(0, 0, 58, 0, 134, 8)
#define PE1_1722_TMR1_O                 NXP_SIUL2_PINMUX(0, 0, 65, 1, 0, 0)
#define PE1_1722_TMR1_I                 NXP_SIUL2_PINMUX(0, 0, 65, 0, 134, 5)
#define PE1_TMR_TRIG1                   NXP_SIUL2_PINMUX(0, 0, 65, 0, 140, 3)
#define PE2_1722_TMR2_O                 NXP_SIUL2_PINMUX(0, 0, 66, 2, 0, 0)
#define PE2_TMR_PP2                     NXP_SIUL2_PINMUX(0, 0, 66, 3, 0, 0)
#define PE2_1722_TMR2_I                 NXP_SIUL2_PINMUX(0, 0, 66, 0, 135, 3)
#define PE2_TMR_TRIG2                   NXP_SIUL2_PINMUX(0, 0, 66, 0, 141, 2)
#define PE3_1722_TMR3_O                 NXP_SIUL2_PINMUX(0, 0, 67, 2, 0, 0)
#define PE3_TMR_PP3                     NXP_SIUL2_PINMUX(0, 0, 67, 3, 0, 0)
#define PE3_1722_TMR3_I                 NXP_SIUL2_PINMUX(0, 0, 67, 0, 136, 2)
#define PE4_1722_TMR4_O                 NXP_SIUL2_PINMUX(0, 0, 68, 2, 0, 0)
#define PE4_1722_TMR4_I                 NXP_SIUL2_PINMUX(0, 0, 68, 0, 137, 2)
#define PE5_1722_TMR1_O                 NXP_SIUL2_PINMUX(0, 0, 69, 2, 0, 0)
#define PE5_TMR_PP1                     NXP_SIUL2_PINMUX(0, 0, 69, 3, 0, 0)
#define PE5_1722_TMR1_I                 NXP_SIUL2_PINMUX(0, 0, 69, 0, 134, 6)
#define PE5_TMR_TRIG1                   NXP_SIUL2_PINMUX(0, 0, 69, 0, 140, 4)
#define PE6_1722_TMR2_O                 NXP_SIUL2_PINMUX(0, 0, 70, 2, 0, 0)
#define PE6_TMR_PP2                     NXP_SIUL2_PINMUX(0, 0, 70, 3, 0, 0)
#define PE6_1722_TMR2_I                 NXP_SIUL2_PINMUX(0, 0, 70, 0, 135, 4)
#define PE6_TMR_TRIG2                   NXP_SIUL2_PINMUX(0, 0, 70, 0, 141, 3)
#define PE7_1722_TMR3_O                 NXP_SIUL2_PINMUX(0, 0, 71, 1, 0, 0)
#define PE7_TMR_PP3                     NXP_SIUL2_PINMUX(0, 0, 71, 2, 0, 0)
#define PE7_1722_TMR3_I                 NXP_SIUL2_PINMUX(0, 0, 71, 0, 136, 3)
#define PE8_1722_TMR4_O                 NXP_SIUL2_PINMUX(0, 0, 72, 2, 0, 0)
#define PE8_TMR_ALARM2                  NXP_SIUL2_PINMUX(0, 0, 72, 3, 0, 0)
#define PE8_1722_TMR4_I                 NXP_SIUL2_PINMUX(0, 0, 72, 0, 137, 3)
#define PE9_1722_TMR1_O                 NXP_SIUL2_PINMUX(0, 0, 73, 2, 0, 0)
#define PE9_TMR_PP1                     NXP_SIUL2_PINMUX(0, 0, 73, 3, 0, 0)
#define PE9_TMR_ALARM1                  NXP_SIUL2_PINMUX(0, 0, 73, 4, 0, 0)
#define PE9_1722_TMR1_I                 NXP_SIUL2_PINMUX(0, 0, 73, 0, 134, 7)
#define PE9_TMR_TRIG1                   NXP_SIUL2_PINMUX(0, 0, 73, 0, 140, 5)
#define PE10_1722_TMR2_O                NXP_SIUL2_PINMUX(0, 0, 74, 2, 0, 0)
#define PE10_TMR_PP2                    NXP_SIUL2_PINMUX(0, 0, 74, 3, 0, 0)
#define PE10_TMR_ALARM2                 NXP_SIUL2_PINMUX(0, 0, 74, 4, 0, 0)
#define PE10_1722_TMR2_I                NXP_SIUL2_PINMUX(0, 0, 74, 0, 135, 5)
#define PE10_TMR_TRIG2                  NXP_SIUL2_PINMUX(0, 0, 74, 0, 141, 4)
#define PE11_1722_TMR3_O                NXP_SIUL2_PINMUX(0, 0, 75, 2, 0, 0)
#define PE11_TMR_PP3                    NXP_SIUL2_PINMUX(0, 0, 75, 3, 0, 0)
#define PE11_TMR_ALARM1                 NXP_SIUL2_PINMUX(0, 0, 75, 4, 0, 0)
#define PE11_1722_TMR3_I                NXP_SIUL2_PINMUX(0, 0, 75, 0, 136, 4)
#define PE12_1722_TMR4_O                NXP_SIUL2_PINMUX(0, 0, 76, 2, 0, 0)
#define PE12_1722_TMR4_I                NXP_SIUL2_PINMUX(0, 0, 76, 0, 137, 4)
#define PE13_NETC_MDC                   NXP_SIUL2_PINMUX(0, 0, 77, 4, 0, 0)
#define PE13_1588_CLK                   NXP_SIUL2_PINMUX(0, 0, 77, 0, 139, 4)
#define PE14_NETC_MDIO_O                NXP_SIUL2_PINMUX(0, 0, 78, 7, 0, 0)
#define PE14_NETC_MDIO_I                NXP_SIUL2_PINMUX(0, 0, 78, 0, 138, 6)
#define PE14_1588_CLK                   NXP_SIUL2_PINMUX(0, 0, 78, 0, 139, 5)

/* MAC2 */
#define PA0_MAC2_MII_COL                NXP_SIUL2_PINMUX(0, 0, 0, 0, 198, 1)
#define PA1_MAC2_MII_RXER               NXP_SIUL2_PINMUX(0, 0, 1, 0, 204, 1)
#define PA1_MAC2_RMII_RXER              NXP_SIUL2_PINMUX(0, 0, 1, 0, 210, 1)
#define PA2_MAC2_RGMII_RXD1_O           NXP_SIUL2_PINMUX(0, 0, 2, 1, 0, 0)
#define PA2_MAC2_MII_RXD1               NXP_SIUL2_PINMUX(0, 0, 2, 0, 200, 1)
#define PA2_MAC2_RMII_RXD1              NXP_SIUL2_PINMUX(0, 0, 2, 0, 209, 1)
#define PA2_MAC2_RGMII_RXD1_I           NXP_SIUL2_PINMUX(0, 0, 2, 0, 213, 1)
#define PA3_MAC2_RGMII_RXD0_O           NXP_SIUL2_PINMUX(0, 0, 3, 1, 0, 0)
#define PA3_MAC2_MII_RXD0               NXP_SIUL2_PINMUX(0, 0, 3, 0, 199, 1)
#define PA3_MAC2_MII_RXD3               NXP_SIUL2_PINMUX(0, 0, 3, 0, 202, 2)
#define PA3_MAC2_RMII_RXD0              NXP_SIUL2_PINMUX(0, 0, 3, 0, 208, 1)
#define PA3_MAC2_RGMII_RXD0_I           NXP_SIUL2_PINMUX(0, 0, 3, 0, 212, 1)
#define PA3_MAC2_RGMII_RXD3             NXP_SIUL2_PINMUX(0, 0, 3, 0, 215, 2)
#define PA4_MAC2_RGMII_TXCTL_O          NXP_SIUL2_PINMUX(0, 0, 4, 1, 0, 0)
#define PA4_MAC2_RMII_TXEN              NXP_SIUL2_PINMUX(0, 0, 4, 2, 0, 0)
#define PA4_MAC2_RMII_TXER              NXP_SIUL2_PINMUX(0, 0, 4, 3, 0, 0)
#define PA4_MAC2_MII_TXEN               NXP_SIUL2_PINMUX(0, 0, 4, 4, 0, 0)
#define PA4_MAC2_MII_TXER               NXP_SIUL2_PINMUX(0, 0, 4, 5, 0, 0)
#define PA4_MAC2_RGMII_TXCTL_I          NXP_SIUL2_PINMUX(0, 0, 4, 0, 236, 1)
#define PA5_MAC2_RMII_TXD1              NXP_SIUL2_PINMUX(0, 0, 5, 3, 0, 0)
#define PA5_MAC2_RGMII_TXD1_O           NXP_SIUL2_PINMUX(0, 0, 5, 4, 0, 0)
#define PA5_MAC2_MII_TXD1               NXP_SIUL2_PINMUX(0, 0, 5, 5, 0, 0)
#define PA5_MAC2_RGMII_TXD1_I           NXP_SIUL2_PINMUX(0, 0, 5, 0, 237, 1)
#define PA6_MAC2_RGMII_TXD0_O           NXP_SIUL2_PINMUX(0, 0, 6, 1, 0, 0)
#define PA6_MAC2_RGMII_TXD3             NXP_SIUL2_PINMUX(0, 0, 6, 2, 0, 0)
#define PA6_MAC2_MII_TXD0               NXP_SIUL2_PINMUX(0, 0, 6, 3, 0, 0)
#define PA6_MAC2_RMII_TXD0              NXP_SIUL2_PINMUX(0, 0, 6, 4, 0, 0)
#define PA6_MAC2_MII_TXD3               NXP_SIUL2_PINMUX(0, 0, 6, 5, 0, 0)
#define PA6_MAC2_RGMII_TXD0_I           NXP_SIUL2_PINMUX(0, 0, 6, 0, 238, 1)
#define PA7_MAC2_RGMII_TXCLK_O          NXP_SIUL2_PINMUX(0, 0, 7, 1, 0, 0)
#define PA7_MAC2_MII_TXCLK_O            NXP_SIUL2_PINMUX(0, 0, 7, 2, 0, 0)
#define PA7_MAC2_MII_TXCLK_I            NXP_SIUL2_PINMUX(0, 0, 7, 0, 205, 1)
#define PA7_MAC2_RMII_REFCLK            NXP_SIUL2_PINMUX(0, 0, 7, 0, 221, 1)
#define PA7_MAC2_RGMII_TXCLK_I          NXP_SIUL2_PINMUX(0, 0, 7, 0, 239, 1)
#define PA8_MAC2_RGMII_RXD3_O           NXP_SIUL2_PINMUX(0, 0, 8, 2, 0, 0)
#define PA8_MAC2_MII_RXD0               NXP_SIUL2_PINMUX(0, 0, 8, 0, 199, 2)
#define PA8_MAC2_MII_RXD3               NXP_SIUL2_PINMUX(0, 0, 8, 0, 202, 1)
#define PA8_MAC2_RMII_RXD0              NXP_SIUL2_PINMUX(0, 0, 8, 0, 208, 2)
#define PA8_MAC2_RGMII_RXD0             NXP_SIUL2_PINMUX(0, 0, 8, 0, 212, 2)
#define PA8_MAC2_RGMII_RXD3_I           NXP_SIUL2_PINMUX(0, 0, 8, 0, 215, 1)
#define PA10_MAC2_SLV_MDC               NXP_SIUL2_PINMUX(0, 0, 10, 0, 223, 1)
#define PA13_MAC2_SLV_MDIO_O            NXP_SIUL2_PINMUX(0, 0, 13, 8, 0, 0)
#define PA13_MAC2_SLV_MDIO_I            NXP_SIUL2_PINMUX(0, 0, 13, 0, 222, 3)
#define PA14_MAC2_MII_CRS               NXP_SIUL2_PINMUX(0, 0, 14, 0, 197, 1)
#define PA14_MAC2_SLV_MDC               NXP_SIUL2_PINMUX(0, 0, 14, 0, 223, 2)
#define PB6_MAC2_SLV_MDIO_O             NXP_SIUL2_PINMUX(0, 0, 22, 7, 0, 0)
#define PB6_MAC2_SLV_MDIO_I             NXP_SIUL2_PINMUX(0, 0, 22, 0, 222, 1)
#define PB7_MAC2_RGMII_TXCTL            NXP_SIUL2_PINMUX(0, 0, 23, 1, 0, 0)
#define PB7_MAC2_RMII_TXEN              NXP_SIUL2_PINMUX(0, 0, 23, 2, 0, 0)
#define PB7_MAC2_RMII_TXER              NXP_SIUL2_PINMUX(0, 0, 23, 3, 0, 0)
#define PB7_MAC2_MII_TXEN               NXP_SIUL2_PINMUX(0, 0, 23, 4, 0, 0)
#define PB7_MAC2_MII_TXER               NXP_SIUL2_PINMUX(0, 0, 23, 5, 0, 0)
#define PB10_MAC2_SLV_MDC               NXP_SIUL2_PINMUX(0, 0, 26, 0, 223, 3)
#define PB13_MAC2_RGMII_RXCTL_O         NXP_SIUL2_PINMUX(0, 0, 29, 5, 0, 0)
#define PB13_MAC2_MII_RXDV              NXP_SIUL2_PINMUX(0, 0, 29, 0, 203, 1)
#define PB13_MAC2_RMII_CRSDV            NXP_SIUL2_PINMUX(0, 0, 29, 0, 207, 1)
#define PB13_MAC2_RGMII_RXCTL_I         NXP_SIUL2_PINMUX(0, 0, 29, 0, 211, 1)
#define PB14_MAC2_RGMII_RXD2_O          NXP_SIUL2_PINMUX(0, 0, 30, 2, 0, 0)
#define PB14_MAC2_MII_RXD2              NXP_SIUL2_PINMUX(0, 0, 30, 0, 201, 1)
#define PB14_MAC2_RGMII_RXD2_I          NXP_SIUL2_PINMUX(0, 0, 30, 0, 214, 1)
#define PC1_MAC2_SLV_MDIO_O             NXP_SIUL2_PINMUX(0, 0, 33, 7, 0, 0)
#define PC1_MAC2_SLV_MDIO_I             NXP_SIUL2_PINMUX(0, 0, 33, 0, 222, 2)
#define PC6_MAC2_MII_RXCLK_O            NXP_SIUL2_PINMUX(0, 0, 38, 1, 0, 0)
#define PC6_MAC2_RGMII_RXCLK_O          NXP_SIUL2_PINMUX(0, 0, 38, 3, 0, 0)
#define PC6_MAC2_MII_RXCLK_I            NXP_SIUL2_PINMUX(0, 0, 38, 0, 206, 1)
#define PC6_MAC2_RGMII_RXCLK_I          NXP_SIUL2_PINMUX(0, 0, 38, 0, 217, 1)
#define PD0_MAC2_RGMII_TXD3_O           NXP_SIUL2_PINMUX(0, 0, 48, 1, 0, 0)
#define PD0_MAC2_RGMII_TXD0             NXP_SIUL2_PINMUX(0, 0, 48, 2, 0, 0)
#define PD0_MAC2_MII_TXD3               NXP_SIUL2_PINMUX(0, 0, 48, 3, 0, 0)
#define PD0_MAC2_MII_TXD0               NXP_SIUL2_PINMUX(0, 0, 48, 4, 0, 0)
#define PD0_MAC2_RMII_TXD0              NXP_SIUL2_PINMUX(0, 0, 48, 5, 0, 0)
#define PD0_MAC2_RGMII_TXD3_I           NXP_SIUL2_PINMUX(0, 0, 48, 0, 246, 1)
#define PD1_MAC2_RGMII_TXD2_O           NXP_SIUL2_PINMUX(0, 0, 49, 1, 0, 0)
#define PD1_MAC2_MII_TXD2               NXP_SIUL2_PINMUX(0, 0, 49, 2, 0, 0)
#define PD1_MAC2_RGMII_TXD2_I           NXP_SIUL2_PINMUX(0, 0, 49, 0, 247, 1)
#define PE1_MAC2_TC14_ED_O              NXP_SIUL2_PINMUX(0, 0, 65, 2, 0, 0)
#define PE1_MAC2_TC14_ED_I              NXP_SIUL2_PINMUX(0, 0, 65, 0, 220, 1)
#define PE6_MAC2_TC14_TX                NXP_SIUL2_PINMUX(0, 0, 70, 1, 0, 0)
#define PE7_MAC2_TC14_RX_O              NXP_SIUL2_PINMUX(0, 0, 71, 3, 0, 0)
#define PE7_MAC2_TC14_RX_I              NXP_SIUL2_PINMUX(0, 0, 71, 0, 219, 1)

/* LPI2C0 */
#define PA0_LPI2C0_HREQ                 NXP_SIUL2_PINMUX(0, 0, 0, 0, 61, 1)
#define PA1_LPI2C0_SCL_O                NXP_SIUL2_PINMUX(0, 0, 1, 2, 0, 0)
#define PA1_LPI2C0_SCL_I                NXP_SIUL2_PINMUX(0, 0, 1, 0, 62, 1)
#define PA4_LPI2C0_SCL_O                NXP_SIUL2_PINMUX(0, 0, 4, 9, 0, 0)
#define PA4_LPI2C0_SCL_I                NXP_SIUL2_PINMUX(0, 0, 4, 0, 62, 2)
#define PA10_LPI2C0_SCL_O               NXP_SIUL2_PINMUX(0, 0, 10, 3, 0, 0)
#define PA10_LPI2C0_SCL_I               NXP_SIUL2_PINMUX(0, 0, 10, 0, 62, 3)
#define PA11_LPI2C0_SDA_O               NXP_SIUL2_PINMUX(0, 0, 11, 3, 0, 0)
#define PA11_LPI2C0_SDA_I               NXP_SIUL2_PINMUX(0, 0, 11, 0, 64, 1)
#define PA12_LPI2C0_SDA_O               NXP_SIUL2_PINMUX(0, 0, 12, 4, 0, 0)
#define PA12_LPI2C0_SDA_I               NXP_SIUL2_PINMUX(0, 0, 12, 0, 64, 2)
#define PB4_LPI2C0_SCL_O                NXP_SIUL2_PINMUX(0, 0, 20, 7, 0, 0)
#define PB4_LPI2C0_SCL_I                NXP_SIUL2_PINMUX(0, 0, 20, 0, 62, 4)
#define PB7_LPI2C0_SDA_O                NXP_SIUL2_PINMUX(0, 0, 23, 6, 0, 0)
#define PB7_LPI2C0_SDA_I                NXP_SIUL2_PINMUX(0, 0, 23, 0, 64, 3)
#define PB13_LPI2C0_SDA_O               NXP_SIUL2_PINMUX(0, 0, 29, 3, 0, 0)
#define PB13_LPI2C0_SDA_I               NXP_SIUL2_PINMUX(0, 0, 29, 0, 64, 4)
#define PE1_LPI2C0_SDAS_O               NXP_SIUL2_PINMUX(0, 0, 65, 3, 0, 0)
#define PE1_LPI2C0_SDAS_I               NXP_SIUL2_PINMUX(0, 0, 65, 0, 65, 1)
#define PE2_LPI2C0_SDA_O                NXP_SIUL2_PINMUX(0, 0, 66, 7, 0, 0)
#define PE2_LPI2C0_SDA_I                NXP_SIUL2_PINMUX(0, 0, 66, 0, 64, 6)
#define PE3_LPI2C0_SCL_O                NXP_SIUL2_PINMUX(0, 0, 67, 1, 0, 0)
#define PE3_LPI2C0_SCL_I                NXP_SIUL2_PINMUX(0, 0, 67, 0, 62, 5)
#define PE4_LPI2C0_SCL_O                NXP_SIUL2_PINMUX(0, 0, 68, 4, 0, 0)
#define PE4_LPI2C0_SCL_I                NXP_SIUL2_PINMUX(0, 0, 68, 0, 62, 6)
#define PE5_LPI2C0_SDA_O                NXP_SIUL2_PINMUX(0, 0, 69, 5, 0, 0)
#define PE5_LPI2C0_SDA_I                NXP_SIUL2_PINMUX(0, 0, 69, 0, 64, 7)
#define PE7_LPI2C0_SCLS_O               NXP_SIUL2_PINMUX(0, 0, 71, 5, 0, 0)
#define PE7_LPI2C0_SCLS_I               NXP_SIUL2_PINMUX(0, 0, 71, 0, 63, 1)
#define PE8_LPI2C0_HREQ                 NXP_SIUL2_PINMUX(0, 0, 72, 0, 61, 2)
#define PE9_LPI2C0_SDA_O                NXP_SIUL2_PINMUX(0, 0, 73, 1, 0, 0)
#define PE9_LPI2C0_SDA_I                NXP_SIUL2_PINMUX(0, 0, 73, 0, 64, 5)
#define PE11_LPI2C0_SCL_O               NXP_SIUL2_PINMUX(0, 0, 75, 5, 0, 0)
#define PE11_LPI2C0_SCL_I               NXP_SIUL2_PINMUX(0, 0, 75, 0, 62, 7)
#define PE13_LPI2C0_SCL_O               NXP_SIUL2_PINMUX(0, 0, 77, 2, 0, 0)
#define PE13_LPI2C0_SCL_I               NXP_SIUL2_PINMUX(0, 0, 77, 0, 62, 8)
#define PE14_LPI2C0_SDA_O               NXP_SIUL2_PINMUX(0, 0, 78, 3, 0, 0)
#define PE14_LPI2C0_SDA_I               NXP_SIUL2_PINMUX(0, 0, 78, 0, 64, 8)

/* LPUART0 */
#define PA1_LPUART0_TX_O                NXP_SIUL2_PINMUX(0, 0, 1, 1, 0, 0)
#define PA1_LPUART0_TX_I                NXP_SIUL2_PINMUX(0, 0, 1, 0, 69, 1)
#define PB4_LPUART0_TX_O                NXP_SIUL2_PINMUX(0, 0, 20, 6, 0, 0)
#define PB4_LPUART0_TX_I                NXP_SIUL2_PINMUX(0, 0, 20, 0, 69, 2)
#define PB6_LPUART0_RX                  NXP_SIUL2_PINMUX(0, 0, 22, 0, 70, 1)
#define PB9_LPUART0_RX                  NXP_SIUL2_PINMUX(0, 0, 25, 0, 70, 2)
#define PB13_LPUART0_RX                 NXP_SIUL2_PINMUX(0, 0, 29, 0, 70, 3)
#define PC10_LPUART0_TX_O               NXP_SIUL2_PINMUX(0, 0, 42, 3, 0, 0)
#define PC10_LPUART0_TX_I               NXP_SIUL2_PINMUX(0, 0, 42, 0, 69, 3)
#define PE1_LPUART0_DCD_B               NXP_SIUL2_PINMUX(0, 0, 65, 0, 73, 1)
#define PE2_LPUART0_RTS                 NXP_SIUL2_PINMUX(0, 0, 66, 4, 0, 0)
#define PE3_LPUART0_RX                  NXP_SIUL2_PINMUX(0, 0, 67, 0, 70, 4)
#define PE4_LPUART0_RX                  NXP_SIUL2_PINMUX(0, 0, 68, 0, 70, 5)
#define PE5_LPUART0_CTS                 NXP_SIUL2_PINMUX(0, 0, 69, 0, 71, 1)
#define PE6_LPUART0_DSR_B               NXP_SIUL2_PINMUX(0, 0, 70, 0, 72, 1)
#define PE7_LPUART0_DTR_B               NXP_SIUL2_PINMUX(0, 0, 71, 4, 0, 0)
#define PE8_LPUART0_TX_O                NXP_SIUL2_PINMUX(0, 0, 72, 5, 0, 0)
#define PE8_LPUART0_TX_I                NXP_SIUL2_PINMUX(0, 0, 72, 0, 69, 4)
#define PE9_LPUART0_RIN_B               NXP_SIUL2_PINMUX(0, 0, 73, 0, 74, 1)
#define PE12_LPUART0_TX_O               NXP_SIUL2_PINMUX(0, 0, 76, 3, 0, 0)
#define PE12_LPUART0_TX_I               NXP_SIUL2_PINMUX(0, 0, 76, 0, 69, 5)
#define PE13_LPUART0_RX                 NXP_SIUL2_PINMUX(0, 0, 77, 0, 70, 6)
#define PE14_LPUART0_TX_O               NXP_SIUL2_PINMUX(0, 0, 78, 4, 0, 0)
#define PE14_LPUART0_TX_I               NXP_SIUL2_PINMUX(0, 0, 78, 0, 69, 6)

/* LPSPI1 */
#define PA4_LPSPI1_PCS0_O               NXP_SIUL2_PINMUX(0, 0, 4, 10, 0, 0)
#define PA4_LPSPI1_PCS0_I               NXP_SIUL2_PINMUX(0, 0, 4, 0, 49, 1)
#define PA8_LPSPI1_SOUT_O               NXP_SIUL2_PINMUX(0, 0, 8, 1, 0, 0)
#define PA8_LPSPI1_SOUT_I               NXP_SIUL2_PINMUX(0, 0, 8, 0, 57, 1)
#define PA9_LPSPI1_SCK_O                NXP_SIUL2_PINMUX(0, 0, 9, 3, 0, 0)
#define PA9_LPSPI1_SCK_I                NXP_SIUL2_PINMUX(0, 0, 9, 0, 55, 1)
#define PA10_LPSPI1_SIN_O               NXP_SIUL2_PINMUX(0, 0, 10, 6, 0, 0)
#define PA10_LPSPI1_SIN_I               NXP_SIUL2_PINMUX(0, 0, 10, 0, 56, 1)
#define PA11_LPSPI1_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 11, 6, 0, 0)
#define PA11_LPSPI1_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 11, 0, 49, 2)
#define PA14_LPSPI1_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 14, 5, 0, 0)
#define PA14_LPSPI1_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 14, 0, 49, 3)
#define PA15_LPSPI1_SCK_O               NXP_SIUL2_PINMUX(0, 0, 15, 3, 0, 0)
#define PA15_LPSPI1_SCK_I               NXP_SIUL2_PINMUX(0, 0, 15, 0, 55, 2)
#define PB0_LPSPI1_SIN_O                NXP_SIUL2_PINMUX(0, 0, 16, 2, 0, 0)
#define PB0_LPSPI1_PCS1_O               NXP_SIUL2_PINMUX(0, 0, 16, 3, 0, 0)
#define PB0_LPSPI1_PCS1_I               NXP_SIUL2_PINMUX(0, 0, 16, 0, 50, 1)
#define PB0_LPSPI1_SIN_I                NXP_SIUL2_PINMUX(0, 0, 16, 0, 56, 2)
#define PB1_LPSPI1_SOUT_O               NXP_SIUL2_PINMUX(0, 0, 17, 3, 0, 0)
#define PB1_LPSPI1_SOUT_I               NXP_SIUL2_PINMUX(0, 0, 17, 0, 57, 2)
#define PB4_LPSPI1_SCK_O                NXP_SIUL2_PINMUX(0, 0, 20, 3, 0, 0)
#define PB4_LPSPI1_SCK_I                NXP_SIUL2_PINMUX(0, 0, 20, 0, 55, 3)
#define PB6_LPSPI1_SIN_O                NXP_SIUL2_PINMUX(0, 0, 22, 3, 0, 0)
#define PB6_LPSPI1_SIN_I                NXP_SIUL2_PINMUX(0, 0, 22, 0, 56, 3)
#define PB8_LPSPI1_PCS1_O               NXP_SIUL2_PINMUX(0, 0, 24, 6, 0, 0)
#define PB8_LPSPI1_PCS1_I               NXP_SIUL2_PINMUX(0, 0, 24, 0, 50, 2)
#define PB9_LPSPI1_SIN_O                NXP_SIUL2_PINMUX(0, 0, 25, 3, 0, 0)
#define PB9_LPSPI1_SIN_I                NXP_SIUL2_PINMUX(0, 0, 25, 0, 56, 4)
#define PB10_LPSPI1_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 26, 3, 0, 0)
#define PB10_LPSPI1_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 26, 0, 57, 3)
#define PB14_LPSPI1_SIN_O               NXP_SIUL2_PINMUX(0, 0, 30, 1, 0, 0)
#define PB14_LPSPI1_SIN_I               NXP_SIUL2_PINMUX(0, 0, 30, 0, 56, 5)
#define PB15_LPSPI1_PCS5_O              NXP_SIUL2_PINMUX(0, 0, 31, 4, 0, 0)
#define PB15_LPSPI1_PCS5_I              NXP_SIUL2_PINMUX(0, 0, 31, 0, 54, 1)
#define PC0_LPSPI1_PCS2_O               NXP_SIUL2_PINMUX(0, 0, 32, 5, 0, 0)
#define PC0_LPSPI1_PCS2_I               NXP_SIUL2_PINMUX(0, 0, 32, 0, 51, 1)
#define PC1_LPSPI1_PCS3_O               NXP_SIUL2_PINMUX(0, 0, 33, 3, 0, 0)
#define PC1_LPSPI1_PCS3_I               NXP_SIUL2_PINMUX(0, 0, 33, 0, 52, 1)
#define PC6_LPSPI1_SCK_O                NXP_SIUL2_PINMUX(0, 0, 38, 2, 0, 0)
#define PC6_LPSPI1_SCK_I                NXP_SIUL2_PINMUX(0, 0, 38, 0, 55, 4)
#define PC8_LPSPI1_PCS4_O               NXP_SIUL2_PINMUX(0, 0, 40, 4, 0, 0)
#define PC8_LPSPI1_PCS4_I               NXP_SIUL2_PINMUX(0, 0, 40, 0, 53, 1)
#define PC10_LPSPI1_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 42, 5, 0, 0)
#define PC10_LPSPI1_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 42, 0, 57, 4)
#define PE1_LPSPI1_PCS0_O               NXP_SIUL2_PINMUX(0, 0, 65, 6, 0, 0)
#define PE1_LPSPI1_PCS0_I               NXP_SIUL2_PINMUX(0, 0, 65, 0, 49, 4)
#define PE2_LPSPI1_PCS2_O               NXP_SIUL2_PINMUX(0, 0, 66, 6, 0, 0)
#define PE2_LPSPI1_PCS2_I               NXP_SIUL2_PINMUX(0, 0, 66, 0, 51, 2)
#define PE4_LPSPI1_SCK_O                NXP_SIUL2_PINMUX(0, 0, 68, 3, 0, 0)
#define PE4_LPSPI1_SCK_I                NXP_SIUL2_PINMUX(0, 0, 68, 0, 55, 5)
#define PE7_LPSPI1_PCS1_O               NXP_SIUL2_PINMUX(0, 0, 71, 7, 0, 0)
#define PE7_LPSPI1_PCS1_I               NXP_SIUL2_PINMUX(0, 0, 71, 0, 50, 3)
#define PE10_LPSPI1_PCS5_O              NXP_SIUL2_PINMUX(0, 0, 74, 6, 0, 0)
#define PE10_LPSPI1_PCS5_I              NXP_SIUL2_PINMUX(0, 0, 74, 0, 54, 2)
#define PE11_LPSPI1_PCS4_O              NXP_SIUL2_PINMUX(0, 0, 75, 7, 0, 0)
#define PE11_LPSPI1_PCS4_I              NXP_SIUL2_PINMUX(0, 0, 75, 0, 53, 2)
#define PE12_LPSPI1_PCS3_O              NXP_SIUL2_PINMUX(0, 0, 76, 5, 0, 0)
#define PE12_LPSPI1_PCS3_I              NXP_SIUL2_PINMUX(0, 0, 76, 0, 52, 2)
#define PE13_LPSPI1_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 77, 1, 0, 0)
#define PE13_LPSPI1_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 77, 0, 57, 5)
#define PE14_LPSPI1_SIN_O               NXP_SIUL2_PINMUX(0, 0, 78, 2, 0, 0)
#define PE14_LPSPI1_SIN_I               NXP_SIUL2_PINMUX(0, 0, 78, 0, 56, 6)

/* XSPI */
#define PA9_XSPI_SCKFA#                 NXP_SIUL2_PINMUX(0, 0, 9, 1, 0, 0)
#define PA10_XSPI_INTA                  NXP_SIUL2_PINMUX(0, 0, 10, 0, 98, 1)
#define PA11_XSPI_IOFA7_O               NXP_SIUL2_PINMUX(0, 0, 11, 1, 0, 0)
#define PA11_XSPI_IOFA7_I               NXP_SIUL2_PINMUX(0, 0, 11, 0, 106, 1)
#define PA15_XSPI_SCKFA                 NXP_SIUL2_PINMUX(0, 0, 15, 1, 0, 0)
#define PB0_XSPI_PCSFA1                 NXP_SIUL2_PINMUX(0, 0, 16, 1, 0, 0)
#define PB1_XSPI_DQSFA_O                NXP_SIUL2_PINMUX(0, 0, 17, 1, 0, 0)
#define PB1_XSPI_DQSFA_I                NXP_SIUL2_PINMUX(0, 0, 17, 0, 97, 1)
#define PB8_XSPI_IOFA1_O                NXP_SIUL2_PINMUX(0, 0, 24, 1, 0, 0)
#define PB8_XSPI_IOFA1_I                NXP_SIUL2_PINMUX(0, 0, 24, 0, 100, 1)
#define PB9_XSPI_IOFA5_O                NXP_SIUL2_PINMUX(0, 0, 25, 1, 0, 0)
#define PB9_XSPI_IOFA5_I                NXP_SIUL2_PINMUX(0, 0, 25, 0, 104, 1)
#define PB15_XSPI_IOFA2_O               NXP_SIUL2_PINMUX(0, 0, 31, 1, 0, 0)
#define PB15_XSPI_IOFA2_I               NXP_SIUL2_PINMUX(0, 0, 31, 0, 101, 1)
#define PC0_XSPI_IOFA4_O                NXP_SIUL2_PINMUX(0, 0, 32, 1, 0, 0)
#define PC0_XSPI_IOFA4_I                NXP_SIUL2_PINMUX(0, 0, 32, 0, 103, 1)
#define PC1_XSPI_PCSFA2                 NXP_SIUL2_PINMUX(0, 0, 33, 1, 0, 0)
#define PC8_XSPI_IOFA3_O                NXP_SIUL2_PINMUX(0, 0, 40, 1, 0, 0)
#define PC8_XSPI_IOFA3_I                NXP_SIUL2_PINMUX(0, 0, 40, 0, 102, 1)
#define PC9_XSPI_IOFA0_O                NXP_SIUL2_PINMUX(0, 0, 41, 1, 0, 0)
#define PC9_XSPI_IOFA0_I                NXP_SIUL2_PINMUX(0, 0, 41, 0, 99, 1)
#define PC10_XSPI_IOFA6_O               NXP_SIUL2_PINMUX(0, 0, 42, 1, 0, 0)
#define PC10_XSPI_IOFA6_I               NXP_SIUL2_PINMUX(0, 0, 42, 0, 105, 1)

/* USDHC */
#define PA9_USDHC_D0_O                  NXP_SIUL2_PINMUX(0, 0, 9, 2, 0, 0)
#define PA9_USDHC_D0_I                  NXP_SIUL2_PINMUX(0, 0, 9, 0, 110, 1)
#define PA10_USDHC_D3_O                 NXP_SIUL2_PINMUX(0, 0, 10, 2, 0, 0)
#define PA10_USDHC_D3_I                 NXP_SIUL2_PINMUX(0, 0, 10, 0, 113, 1)
#define PA11_USDHC_CMD_O                NXP_SIUL2_PINMUX(0, 0, 11, 2, 0, 0)
#define PA11_USDHC_CMD_I                NXP_SIUL2_PINMUX(0, 0, 11, 0, 120, 1)
#define PA12_USDHC_RESET_B              NXP_SIUL2_PINMUX(0, 0, 12, 3, 0, 0)
#define PA15_USDHC_D2_O                 NXP_SIUL2_PINMUX(0, 0, 15, 2, 0, 0)
#define PA15_USDHC_D2_I                 NXP_SIUL2_PINMUX(0, 0, 15, 0, 112, 1)
#define PB1_USDHC_D1_O                  NXP_SIUL2_PINMUX(0, 0, 17, 2, 0, 0)
#define PB1_USDHC_D1_I                  NXP_SIUL2_PINMUX(0, 0, 17, 0, 111, 1)
#define PB9_USDHC_WP                    NXP_SIUL2_PINMUX(0, 0, 25, 0, 118, 1)
#define PB9_USDHC_STROBE                NXP_SIUL2_PINMUX(0, 0, 25, 0, 121, 1)
#define PB15_USDHC_D5_O                 NXP_SIUL2_PINMUX(0, 0, 31, 2, 0, 0)
#define PB15_USDHC_D5_I                 NXP_SIUL2_PINMUX(0, 0, 31, 0, 115, 1)
#define PC0_USDHC_D7_O                  NXP_SIUL2_PINMUX(0, 0, 32, 2, 0, 0)
#define PC0_USDHC_D2_O                  NXP_SIUL2_PINMUX(0, 0, 32, 3, 0, 0)
#define PC0_USDHC_D2_I                  NXP_SIUL2_PINMUX(0, 0, 32, 0, 112, 2)
#define PC0_USDHC_D7_I                  NXP_SIUL2_PINMUX(0, 0, 32, 0, 117, 1)
#define PC8_USDHC_D4_O                  NXP_SIUL2_PINMUX(0, 0, 40, 2, 0, 0)
#define PC8_USDHC_D4_I                  NXP_SIUL2_PINMUX(0, 0, 40, 0, 114, 1)
#define PC9_USDHC_D6_O                  NXP_SIUL2_PINMUX(0, 0, 41, 2, 0, 0)
#define PC9_USDHC_D6_I                  NXP_SIUL2_PINMUX(0, 0, 41, 0, 116, 1)
#define PC10_USDHC_CLK                  NXP_SIUL2_PINMUX(0, 0, 42, 2, 0, 0)
#define PD3_USDHC_D0_O                  NXP_SIUL2_PINMUX(0, 0, 51, 1, 0, 0)
#define PD3_USDHC_D0_I                  NXP_SIUL2_PINMUX(0, 0, 51, 0, 110, 2)
#define PD4_USDHC_D3_O                  NXP_SIUL2_PINMUX(0, 0, 52, 1, 0, 0)
#define PD4_USDHC_D3_I                  NXP_SIUL2_PINMUX(0, 0, 52, 0, 113, 2)
#define PD5_USDHC_RESET_B               NXP_SIUL2_PINMUX(0, 0, 53, 2, 0, 0)
#define PD8_USDHC_D4_O                  NXP_SIUL2_PINMUX(0, 0, 56, 1, 0, 0)
#define PD8_USDHC_D4_I                  NXP_SIUL2_PINMUX(0, 0, 56, 0, 114, 2)
#define PD9_USDHC_D5_O                  NXP_SIUL2_PINMUX(0, 0, 57, 1, 0, 0)
#define PD9_USDHC_D5_I                  NXP_SIUL2_PINMUX(0, 0, 57, 0, 115, 2)
#define PD10_USDHC_CMD_O                NXP_SIUL2_PINMUX(0, 0, 58, 1, 0, 0)
#define PD10_USDHC_CMD_I                NXP_SIUL2_PINMUX(0, 0, 58, 0, 120, 2)
#define PD11_USDHC_CLK                  NXP_SIUL2_PINMUX(0, 0, 59, 1, 0, 0)
#define PD12_USDHC_D7_O                 NXP_SIUL2_PINMUX(0, 0, 60, 1, 0, 0)
#define PD12_USDHC_D7_I                 NXP_SIUL2_PINMUX(0, 0, 60, 0, 117, 2)
#define PD13_USDHC_WP                   NXP_SIUL2_PINMUX(0, 0, 61, 0, 118, 2)
#define PD13_USDHC_STROBE               NXP_SIUL2_PINMUX(0, 0, 61, 0, 121, 2)
#define PD14_USDHC_D1_O                 NXP_SIUL2_PINMUX(0, 0, 62, 1, 0, 0)
#define PD14_USDHC_D1_I                 NXP_SIUL2_PINMUX(0, 0, 62, 0, 111, 2)
#define PD15_USDHC_D6_O                 NXP_SIUL2_PINMUX(0, 0, 63, 1, 0, 0)
#define PD15_USDHC_D6_I                 NXP_SIUL2_PINMUX(0, 0, 63, 0, 116, 2)
#define PE0_USDHC_D2_O                  NXP_SIUL2_PINMUX(0, 0, 64, 1, 0, 0)
#define PE0_USDHC_D2_I                  NXP_SIUL2_PINMUX(0, 0, 64, 0, 112, 3)

/* LPSPI0 */
#define PA9_LPSPI0_PCS2_O               NXP_SIUL2_PINMUX(0, 0, 9, 4, 0, 0)
#define PA9_LPSPI0_PCS2_I               NXP_SIUL2_PINMUX(0, 0, 9, 0, 37, 1)
#define PA11_LPSPI0_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 11, 4, 0, 0)
#define PA11_LPSPI0_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 11, 0, 36, 1)
#define PA12_LPSPI0_SIN_O               NXP_SIUL2_PINMUX(0, 0, 12, 5, 0, 0)
#define PA12_LPSPI0_SIN_I               NXP_SIUL2_PINMUX(0, 0, 12, 0, 44, 4)
#define PA13_LPSPI0_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 13, 3, 0, 0)
#define PA13_LPSPI0_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 13, 0, 45, 1)
#define PA14_LPSPI0_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 14, 2, 0, 0)
#define PA14_LPSPI0_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 14, 0, 35, 1)
#define PA15_LPSPI0_SCK_O               NXP_SIUL2_PINMUX(0, 0, 15, 4, 0, 0)
#define PA15_LPSPI0_SCK_I               NXP_SIUL2_PINMUX(0, 0, 15, 0, 43, 1)
#define PB0_LPSPI0_PCS0_O               NXP_SIUL2_PINMUX(0, 0, 16, 4, 0, 0)
#define PB0_LPSPI0_PCS0_I               NXP_SIUL2_PINMUX(0, 0, 16, 0, 35, 2)
#define PB2_LPSPI0_PCS0_O               NXP_SIUL2_PINMUX(0, 0, 18, 6, 0, 0)
#define PB2_LPSPI0_PCS0_I               NXP_SIUL2_PINMUX(0, 0, 18, 0, 35, 3)
#define PB5_LPSPI0_SOUT_O               NXP_SIUL2_PINMUX(0, 0, 21, 1, 0, 0)
#define PB5_LPSPI0_SOUT_I               NXP_SIUL2_PINMUX(0, 0, 21, 0, 45, 2)
#define PB8_LPSPI0_SCK_O                NXP_SIUL2_PINMUX(0, 0, 24, 2, 0, 0)
#define PB8_LPSPI0_SCK_I                NXP_SIUL2_PINMUX(0, 0, 24, 0, 43, 2)
#define PB9_LPSPI0_PCS4_O               NXP_SIUL2_PINMUX(0, 0, 25, 2, 0, 0)
#define PB9_LPSPI0_PCS4_I               NXP_SIUL2_PINMUX(0, 0, 25, 0, 39, 1)
#define PB12_LPSPI0_SIN_O               NXP_SIUL2_PINMUX(0, 0, 28, 1, 0, 0)
#define PB12_LPSPI0_SIN_I               NXP_SIUL2_PINMUX(0, 0, 28, 0, 44, 1)
#define PB15_LPSPI0_PCS3_O              NXP_SIUL2_PINMUX(0, 0, 31, 3, 0, 0)
#define PB15_LPSPI0_PCS3_I              NXP_SIUL2_PINMUX(0, 0, 31, 0, 38, 1)
#define PC0_LPSPI0_PCS6_O               NXP_SIUL2_PINMUX(0, 0, 32, 4, 0, 0)
#define PC0_LPSPI0_PCS6_I               NXP_SIUL2_PINMUX(0, 0, 32, 0, 41, 1)
#define PC1_LPSPI0_PCS7_O               NXP_SIUL2_PINMUX(0, 0, 33, 2, 0, 0)
#define PC1_LPSPI0_PCS7_I               NXP_SIUL2_PINMUX(0, 0, 33, 0, 42, 1)
#define PC2_LPSPI0_SCK_O                NXP_SIUL2_PINMUX(0, 0, 34, 2, 0, 0)
#define PC2_LPSPI0_SCK_I                NXP_SIUL2_PINMUX(0, 0, 34, 0, 43, 3)
#define PC7_LPSPI0_SCK_O                NXP_SIUL2_PINMUX(0, 0, 39, 5, 0, 0)
#define PC7_LPSPI0_SCK_I                NXP_SIUL2_PINMUX(0, 0, 39, 0, 43, 4)
#define PC8_LPSPI0_SOUT_O               NXP_SIUL2_PINMUX(0, 0, 40, 3, 0, 0)
#define PC8_LPSPI0_SOUT_I               NXP_SIUL2_PINMUX(0, 0, 40, 0, 45, 3)
#define PC9_LPSPI0_SIN_O                NXP_SIUL2_PINMUX(0, 0, 41, 4, 0, 0)
#define PC9_LPSPI0_SIN_I                NXP_SIUL2_PINMUX(0, 0, 41, 0, 44, 2)
#define PC10_LPSPI0_PCS5_O              NXP_SIUL2_PINMUX(0, 0, 42, 4, 0, 0)
#define PC10_LPSPI0_PCS5_I              NXP_SIUL2_PINMUX(0, 0, 42, 0, 40, 1)
#define PC11_LPSPI0_PCS3_O              NXP_SIUL2_PINMUX(0, 0, 43, 6, 0, 0)
#define PC11_LPSPI0_PCS3_I              NXP_SIUL2_PINMUX(0, 0, 43, 0, 38, 2)
#define PC12_LPSPI0_PCS2_O              NXP_SIUL2_PINMUX(0, 0, 44, 3, 0, 0)
#define PC12_LPSPI0_PCS2_I              NXP_SIUL2_PINMUX(0, 0, 44, 0, 37, 2)
#define PE1_LPSPI0_PCS1_O               NXP_SIUL2_PINMUX(0, 0, 65, 5, 0, 0)
#define PE1_LPSPI0_PCS1_I               NXP_SIUL2_PINMUX(0, 0, 65, 0, 36, 2)
#define PE2_LPSPI0_PCS4_O               NXP_SIUL2_PINMUX(0, 0, 66, 5, 0, 0)
#define PE2_LPSPI0_PCS4_I               NXP_SIUL2_PINMUX(0, 0, 66, 0, 39, 2)
#define PE3_LPSPI0_SCK_O                NXP_SIUL2_PINMUX(0, 0, 67, 5, 0, 0)
#define PE3_LPSPI0_SCK_I                NXP_SIUL2_PINMUX(0, 0, 67, 0, 43, 5)
#define PE5_LPSPI0_PCS3_O               NXP_SIUL2_PINMUX(0, 0, 69, 4, 0, 0)
#define PE5_LPSPI0_PCS3_I               NXP_SIUL2_PINMUX(0, 0, 69, 0, 38, 3)
#define PE6_LPSPI0_PCS2_O               NXP_SIUL2_PINMUX(0, 0, 70, 4, 0, 0)
#define PE6_LPSPI0_PCS2_I               NXP_SIUL2_PINMUX(0, 0, 70, 0, 37, 3)
#define PE7_LPSPI0_PCS0_O               NXP_SIUL2_PINMUX(0, 0, 71, 6, 0, 0)
#define PE7_LPSPI0_PCS0_I               NXP_SIUL2_PINMUX(0, 0, 71, 0, 35, 4)
#define PE8_LPSPI0_SIN_O                NXP_SIUL2_PINMUX(0, 0, 72, 1, 0, 0)
#define PE8_LPSPI0_SIN_I                NXP_SIUL2_PINMUX(0, 0, 72, 0, 44, 3)
#define PE9_LPSPI0_SOUT_O               NXP_SIUL2_PINMUX(0, 0, 73, 6, 0, 0)
#define PE9_LPSPI0_SOUT_I               NXP_SIUL2_PINMUX(0, 0, 73, 0, 45, 4)
#define PE10_LPSPI0_PCS7_O              NXP_SIUL2_PINMUX(0, 0, 74, 5, 0, 0)
#define PE10_LPSPI0_PCS7_I              NXP_SIUL2_PINMUX(0, 0, 74, 0, 42, 2)
#define PE11_LPSPI0_PCS6_O              NXP_SIUL2_PINMUX(0, 0, 75, 6, 0, 0)
#define PE11_LPSPI0_PCS6_I              NXP_SIUL2_PINMUX(0, 0, 75, 0, 41, 2)
#define PE12_LPSPI0_PCS5_O              NXP_SIUL2_PINMUX(0, 0, 76, 4, 0, 0)
#define PE12_LPSPI0_PCS5_I              NXP_SIUL2_PINMUX(0, 0, 76, 0, 40, 2)

/* MAC0 */
#define PA10_MAC0_SLV_MDC               NXP_SIUL2_PINMUX(0, 0, 10, 0, 168, 1)
#define PA13_MAC0_SLV_MDIO_O            NXP_SIUL2_PINMUX(0, 0, 13, 6, 0, 0)
#define PA13_MAC0_MII_COL               NXP_SIUL2_PINMUX(0, 0, 13, 0, 145, 1)
#define PA13_MAC0_SLV_MDIO_I            NXP_SIUL2_PINMUX(0, 0, 13, 0, 167, 3)
#define PA14_MAC0_SLV_MDC               NXP_SIUL2_PINMUX(0, 0, 14, 0, 168, 2)
#define PB6_MAC0_SLV_MDIO_O             NXP_SIUL2_PINMUX(0, 0, 22, 5, 0, 0)
#define PB6_MAC0_SLV_MDIO_I             NXP_SIUL2_PINMUX(0, 0, 22, 0, 167, 1)
#define PB10_MAC0_SLV_MDC               NXP_SIUL2_PINMUX(0, 0, 26, 0, 168, 3)
#define PC1_MAC0_SLV_MDIO_O             NXP_SIUL2_PINMUX(0, 0, 33, 5, 0, 0)
#define PC1_MAC0_SLV_MDIO_I             NXP_SIUL2_PINMUX(0, 0, 33, 0, 167, 2)
#define PC7_MAC0_MII_CRS                NXP_SIUL2_PINMUX(0, 0, 39, 0, 146, 1)
#define PD3_MAC0_RGMII_RXD1_O           NXP_SIUL2_PINMUX(0, 0, 51, 2, 0, 0)
#define PD3_MAC0_MII_RXD1               NXP_SIUL2_PINMUX(0, 0, 51, 0, 148, 1)
#define PD3_MAC0_RMII_RXD1              NXP_SIUL2_PINMUX(0, 0, 51, 0, 157, 1)
#define PD3_MAC0_RGMII_RXD1_I           NXP_SIUL2_PINMUX(0, 0, 51, 0, 162, 1)
#define PD4_MAC0_RGMII_RXD0_O           NXP_SIUL2_PINMUX(0, 0, 52, 3, 0, 0)
#define PD4_MAC0_MII_RXD0               NXP_SIUL2_PINMUX(0, 0, 52, 0, 147, 1)
#define PD4_MAC0_RMII_RXD0              NXP_SIUL2_PINMUX(0, 0, 52, 0, 156, 1)
#define PD4_MAC0_RGMII_RXD0_I           NXP_SIUL2_PINMUX(0, 0, 52, 0, 161, 1)
#define PD5_MAC0_RGMII_RXD2_O           NXP_SIUL2_PINMUX(0, 0, 53, 3, 0, 0)
#define PD5_MAC0_MII_RXD2               NXP_SIUL2_PINMUX(0, 0, 53, 0, 149, 1)
#define PD5_MAC0_RGMII_RXD2_I           NXP_SIUL2_PINMUX(0, 0, 53, 0, 163, 1)
#define PD6_MAC0_MII_RXER               NXP_SIUL2_PINMUX(0, 0, 54, 0, 152, 1)
#define PD6_MAC0_RMII_RXER              NXP_SIUL2_PINMUX(0, 0, 54, 0, 158, 1)
#define PD7_MAC0_RGMII_RXD3_O           NXP_SIUL2_PINMUX(0, 0, 55, 4, 0, 0)
#define PD7_MAC0_MII_RXD3               NXP_SIUL2_PINMUX(0, 0, 55, 0, 150, 1)
#define PD7_MAC0_RGMII_RXD3_I           NXP_SIUL2_PINMUX(0, 0, 55, 0, 164, 1)
#define PD8_MAC0_MII_RXCLK_O            NXP_SIUL2_PINMUX(0, 0, 56, 2, 0, 0)
#define PD8_MAC0_RGMII_RXCLK_O          NXP_SIUL2_PINMUX(0, 0, 56, 5, 0, 0)
#define PD8_MAC0_MII_RXCLK_I            NXP_SIUL2_PINMUX(0, 0, 56, 0, 154, 1)
#define PD8_MAC0_RGMII_RXCLK_I          NXP_SIUL2_PINMUX(0, 0, 56, 0, 166, 1)
#define PD9_MAC0_RGMII_RXCTL_O          NXP_SIUL2_PINMUX(0, 0, 57, 6, 0, 0)
#define PD9_MAC0_MII_RXDV               NXP_SIUL2_PINMUX(0, 0, 57, 0, 151, 1)
#define PD9_MAC0_RMII_CRSDV             NXP_SIUL2_PINMUX(0, 0, 57, 0, 155, 1)
#define PD9_MAC0_RGMII_RXCTL_I          NXP_SIUL2_PINMUX(0, 0, 57, 0, 160, 1)
#define PD10_MAC0_RMII_TXER             NXP_SIUL2_PINMUX(0, 0, 58, 2, 0, 0)
#define PD10_MAC0_MII_TXER              NXP_SIUL2_PINMUX(0, 0, 58, 3, 0, 0)
#define PD11_MAC0_RGMII_TXD2_O          NXP_SIUL2_PINMUX(0, 0, 59, 2, 0, 0)
#define PD11_MAC0_MII_TXD2              NXP_SIUL2_PINMUX(0, 0, 59, 3, 0, 0)
#define PD11_MAC0_RGMII_TXD2_I          NXP_SIUL2_PINMUX(0, 0, 59, 0, 248, 1)
#define PD12_MAC0_RGMII_TXD3_O          NXP_SIUL2_PINMUX(0, 0, 60, 2, 0, 0)
#define PD12_MAC0_MII_TXD3              NXP_SIUL2_PINMUX(0, 0, 60, 3, 0, 0)
#define PD12_MAC0_RGMII_TXD3_I          NXP_SIUL2_PINMUX(0, 0, 60, 0, 249, 1)
#define PD13_MAC0_RGMII_TXD1_O          NXP_SIUL2_PINMUX(0, 0, 61, 2, 0, 0)
#define PD13_MAC0_MII_TXD1              NXP_SIUL2_PINMUX(0, 0, 61, 3, 0, 0)
#define PD13_MAC0_RMII_TXD1             NXP_SIUL2_PINMUX(0, 0, 61, 4, 0, 0)
#define PD13_MAC0_RGMII_TXD1_I          NXP_SIUL2_PINMUX(0, 0, 61, 0, 250, 1)
#define PD14_MAC0_RGMII_TXD0_O          NXP_SIUL2_PINMUX(0, 0, 62, 2, 0, 0)
#define PD14_MAC0_MII_TXD0              NXP_SIUL2_PINMUX(0, 0, 62, 3, 0, 0)
#define PD14_MAC0_RMII_TXD0             NXP_SIUL2_PINMUX(0, 0, 62, 4, 0, 0)
#define PD14_MAC0_RGMII_TXD0_I          NXP_SIUL2_PINMUX(0, 0, 62, 0, 251, 1)
#define PD15_MAC0_RGMII_TXCTL_O         NXP_SIUL2_PINMUX(0, 0, 63, 2, 0, 0)
#define PD15_MAC0_MII_TXEN              NXP_SIUL2_PINMUX(0, 0, 63, 3, 0, 0)
#define PD15_MAC0_RMII_TXEN             NXP_SIUL2_PINMUX(0, 0, 63, 4, 0, 0)
#define PD15_MAC0_RGMII_TXCTL_I         NXP_SIUL2_PINMUX(0, 0, 63, 0, 252, 1)
#define PE0_MAC0_RGMII_TXCLK_O          NXP_SIUL2_PINMUX(0, 0, 64, 2, 0, 0)
#define PE0_MAC0_MII_TXCLK_O            NXP_SIUL2_PINMUX(0, 0, 64, 3, 0, 0)
#define PE0_MAC0_MII_TXCLK_I            NXP_SIUL2_PINMUX(0, 0, 64, 0, 153, 1)
#define PE0_MAC0_RMII_REFCLK            NXP_SIUL2_PINMUX(0, 0, 64, 0, 159, 1)
#define PE0_MAC0_RGMII_TXCLK_I          NXP_SIUL2_PINMUX(0, 0, 64, 0, 253, 1)

/* MAC1 */
#define PA10_MAC1_SLV_MDC               NXP_SIUL2_PINMUX(0, 0, 10, 0, 196, 1)
#define PA13_MAC1_SLV_MDIO_O            NXP_SIUL2_PINMUX(0, 0, 13, 7, 0, 0)
#define PA13_MAC1_SLV_MDIO_I            NXP_SIUL2_PINMUX(0, 0, 13, 0, 195, 3)
#define PA14_MAC1_SLV_MDC               NXP_SIUL2_PINMUX(0, 0, 14, 0, 196, 2)
#define PB2_MAC1_RGMII_TXCTL_O          NXP_SIUL2_PINMUX(0, 0, 18, 1, 0, 0)
#define PB2_MAC1_RMII_TXEN              NXP_SIUL2_PINMUX(0, 0, 18, 2, 0, 0)
#define PB2_MAC1_RMII_TXER              NXP_SIUL2_PINMUX(0, 0, 18, 3, 0, 0)
#define PB2_MAC1_MII_TXEN               NXP_SIUL2_PINMUX(0, 0, 18, 4, 0, 0)
#define PB2_MAC1_MII_TXER               NXP_SIUL2_PINMUX(0, 0, 18, 5, 0, 0)
#define PB2_MAC1_RGMII_TXCTL_I          NXP_SIUL2_PINMUX(0, 0, 18, 0, 240, 1)
#define PB3_MAC1_RGMII_RXCTL_O          NXP_SIUL2_PINMUX(0, 0, 19, 8, 0, 0)
#define PB3_MAC1_MII_RXDV               NXP_SIUL2_PINMUX(0, 0, 19, 0, 176, 2)
#define PB3_MAC1_MII_RXER               NXP_SIUL2_PINMUX(0, 0, 19, 0, 177, 1)
#define PB3_MAC1_RMII_CRSDV             NXP_SIUL2_PINMUX(0, 0, 19, 0, 180, 2)
#define PB3_MAC1_RMII_RXER              NXP_SIUL2_PINMUX(0, 0, 19, 0, 183, 1)
#define PB3_MAC1_RGMII_RXCTL_I          NXP_SIUL2_PINMUX(0, 0, 19, 0, 184, 2)
#define PB4_MAC1_MII_COL                NXP_SIUL2_PINMUX(0, 0, 20, 0, 170, 1)
#define PB5_MAC1_RGMII_RXD0_O           NXP_SIUL2_PINMUX(0, 0, 21, 2, 0, 0)
#define PB5_MAC1_MII_RXD0               NXP_SIUL2_PINMUX(0, 0, 21, 0, 172, 2)
#define PB5_MAC1_MII_RXD3               NXP_SIUL2_PINMUX(0, 0, 21, 0, 175, 1)
#define PB5_MAC1_RMII_RXD0              NXP_SIUL2_PINMUX(0, 0, 21, 0, 181, 2)
#define PB5_MAC1_RGMII_RXD0_I           NXP_SIUL2_PINMUX(0, 0, 21, 0, 185, 2)
#define PB5_MAC1_RGMII_RXD3             NXP_SIUL2_PINMUX(0, 0, 21, 0, 188, 1)
#define PB6_MAC1_SLV_MDIO_O             NXP_SIUL2_PINMUX(0, 0, 22, 6, 0, 0)
#define PB6_MAC1_MII_CRS                NXP_SIUL2_PINMUX(0, 0, 22, 0, 171, 1)
#define PB6_MAC1_SLV_MDIO_I             NXP_SIUL2_PINMUX(0, 0, 22, 0, 195, 1)
#define PB10_MAC1_SLV_MDC               NXP_SIUL2_PINMUX(0, 0, 26, 0, 196, 3)
#define PB11_MAC1_RGMII_RXD1_O          NXP_SIUL2_PINMUX(0, 0, 27, 1, 0, 0)
#define PB11_MAC1_MII_RXD1              NXP_SIUL2_PINMUX(0, 0, 27, 0, 173, 1)
#define PB11_MAC1_RMII_RXD1             NXP_SIUL2_PINMUX(0, 0, 27, 0, 182, 1)
#define PB11_MAC1_RGMII_RXD1_I          NXP_SIUL2_PINMUX(0, 0, 27, 0, 186, 1)
#define PB12_MAC1_RGMII_RXD2_O          NXP_SIUL2_PINMUX(0, 0, 28, 2, 0, 0)
#define PB12_MAC1_MII_RXD2              NXP_SIUL2_PINMUX(0, 0, 28, 0, 174, 1)
#define PB12_MAC1_RGMII_RXD2_I          NXP_SIUL2_PINMUX(0, 0, 28, 0, 187, 1)
#define PC1_MAC1_SLV_MDIO_O             NXP_SIUL2_PINMUX(0, 0, 33, 6, 0, 0)
#define PC1_MAC1_SLV_MDIO_I             NXP_SIUL2_PINMUX(0, 0, 33, 0, 195, 2)
#define PC2_MAC1_MII_RXCLK_O            NXP_SIUL2_PINMUX(0, 0, 34, 1, 0, 0)
#define PC2_MAC1_RGMII_RXCLK_O          NXP_SIUL2_PINMUX(0, 0, 34, 3, 0, 0)
#define PC2_MAC1_MII_RXCLK_I            NXP_SIUL2_PINMUX(0, 0, 34, 0, 179, 1)
#define PC2_MAC1_RGMII_RXCLK_I          NXP_SIUL2_PINMUX(0, 0, 34, 0, 190, 1)
#define PC3_MAC1_MII_RXDV               NXP_SIUL2_PINMUX(0, 0, 35, 0, 176, 1)
#define PC3_MAC1_RMII_CRSDV             NXP_SIUL2_PINMUX(0, 0, 35, 0, 180, 1)
#define PC3_MAC1_RGMII_RXCTL            NXP_SIUL2_PINMUX(0, 0, 35, 0, 184, 1)
#define PC4_MAC1_RGMII_RXD3_O           NXP_SIUL2_PINMUX(0, 0, 36, 1, 0, 0)
#define PC4_MAC1_MII_RXD0               NXP_SIUL2_PINMUX(0, 0, 36, 0, 172, 1)
#define PC4_MAC1_MII_RXD3               NXP_SIUL2_PINMUX(0, 0, 36, 0, 175, 2)
#define PC4_MAC1_RMII_RXD0              NXP_SIUL2_PINMUX(0, 0, 36, 0, 181, 1)
#define PC4_MAC1_RGMII_RXD0             NXP_SIUL2_PINMUX(0, 0, 36, 0, 185, 1)
#define PC4_MAC1_RGMII_RXD3_I           NXP_SIUL2_PINMUX(0, 0, 36, 0, 188, 2)
#define PC5_MAC1_MII_TXCLK_O            NXP_SIUL2_PINMUX(0, 0, 37, 1, 0, 0)
#define PC5_MAC1_RGMII_TXCLK_O          NXP_SIUL2_PINMUX(0, 0, 37, 8, 0, 0)
#define PC5_MAC1_MII_TXCLK_I            NXP_SIUL2_PINMUX(0, 0, 37, 0, 178, 1)
#define PC5_MAC1_RMII_REFCLK            NXP_SIUL2_PINMUX(0, 0, 37, 0, 194, 1)
#define PC5_MAC1_RGMII_TXCLK_I          NXP_SIUL2_PINMUX(0, 0, 37, 0, 241, 1)
#define PC11_MAC1_RGMII_TXD3            NXP_SIUL2_PINMUX(0, 0, 43, 1, 0, 0)
#define PC11_MAC1_RGMII_TXD0_O          NXP_SIUL2_PINMUX(0, 0, 43, 2, 0, 0)
#define PC11_MAC1_RMII_TXD0             NXP_SIUL2_PINMUX(0, 0, 43, 3, 0, 0)
#define PC11_MAC1_MII_TXD0              NXP_SIUL2_PINMUX(0, 0, 43, 4, 0, 0)
#define PC11_MAC1_MII_TXD3              NXP_SIUL2_PINMUX(0, 0, 43, 5, 0, 0)
#define PC11_MAC1_RGMII_TXD0_I          NXP_SIUL2_PINMUX(0, 0, 43, 0, 242, 1)
#define PC12_MAC1_RGMII_TXD2_O          NXP_SIUL2_PINMUX(0, 0, 44, 1, 0, 0)
#define PC12_MAC1_MII_TXD2              NXP_SIUL2_PINMUX(0, 0, 44, 2, 0, 0)
#define PC12_MAC1_RGMII_TXD2_I          NXP_SIUL2_PINMUX(0, 0, 44, 0, 243, 1)
#define PC13_MAC1_RGMII_TXD1_O          NXP_SIUL2_PINMUX(0, 0, 45, 1, 0, 0)
#define PC13_MAC1_RMII_TXD1             NXP_SIUL2_PINMUX(0, 0, 45, 2, 0, 0)
#define PC13_MAC1_MII_TXD1              NXP_SIUL2_PINMUX(0, 0, 45, 3, 0, 0)
#define PC13_MAC1_RGMII_TXD1_I          NXP_SIUL2_PINMUX(0, 0, 45, 0, 244, 1)
#define PC14_MAC1_RGMII_TXD0            NXP_SIUL2_PINMUX(0, 0, 46, 1, 0, 0)
#define PC14_MAC1_RGMII_TXD3_O          NXP_SIUL2_PINMUX(0, 0, 46, 2, 0, 0)
#define PC14_MAC1_RMII_TXD0             NXP_SIUL2_PINMUX(0, 0, 46, 3, 0, 0)
#define PC14_MAC1_MII_TXD0              NXP_SIUL2_PINMUX(0, 0, 46, 4, 0, 0)
#define PC14_MAC1_MII_TXD3              NXP_SIUL2_PINMUX(0, 0, 46, 5, 0, 0)
#define PC14_MAC1_RGMII_TXD3_I          NXP_SIUL2_PINMUX(0, 0, 46, 0, 245, 1)
#define PC15_MAC1_RGMII_TXCTL           NXP_SIUL2_PINMUX(0, 0, 47, 1, 0, 0)
#define PC15_MAC1_RMII_TXEN             NXP_SIUL2_PINMUX(0, 0, 47, 2, 0, 0)
#define PC15_MAC1_MII_TXEN              NXP_SIUL2_PINMUX(0, 0, 47, 4, 0, 0)
#define PC15_MAC1_MII_TXER              NXP_SIUL2_PINMUX(0, 0, 47, 5, 0, 0)
#define PE3_MAC1_TC14_RX_O              NXP_SIUL2_PINMUX(0, 0, 67, 4, 0, 0)
#define PE3_MAC1_TC14_RX_I              NXP_SIUL2_PINMUX(0, 0, 67, 0, 192, 1)
#define PE8_MAC1_TC14_TX                NXP_SIUL2_PINMUX(0, 0, 72, 4, 0, 0)
#define PE9_MAC1_TC14_ED_O              NXP_SIUL2_PINMUX(0, 0, 73, 5, 0, 0)
#define PE9_MAC1_TC14_ED_I              NXP_SIUL2_PINMUX(0, 0, 73, 0, 193, 1)

/* CANXL0 */
#define PB4_CANXL0_TX                   NXP_SIUL2_PINMUX(0, 0, 20, 2, 0, 0)
#define PB6_CANXL0_RX                   NXP_SIUL2_PINMUX(0, 0, 22, 0, 235, 1)
#define PC8_CANXL0_TX                   NXP_SIUL2_PINMUX(0, 0, 40, 6, 0, 0)
#define PC9_CANXL0_RX                   NXP_SIUL2_PINMUX(0, 0, 41, 0, 235, 2)
#define PC15_CANXL0_TX                  NXP_SIUL2_PINMUX(0, 0, 47, 8, 0, 0)
#define PE3_CANXL0_RX                   NXP_SIUL2_PINMUX(0, 0, 67, 0, 235, 3)
#define PE13_CANXL0_RX                  NXP_SIUL2_PINMUX(0, 0, 77, 0, 235, 4)
#define PE14_CANXL0_TX                  NXP_SIUL2_PINMUX(0, 0, 78, 1, 0, 0)

/* SYSTEM */
#define PC3_CLKOUT_RUN                  NXP_SIUL2_PINMUX(0, 0, 35, 7, 0, 0)
#define PC7_CLKOUT_RUN                  NXP_SIUL2_PINMUX(0, 0, 39, 1, 0, 0)
#define PC8_CLKOUT_RUN                  NXP_SIUL2_PINMUX(0, 0, 40, 5, 0, 0)
#define PK3_CLKOUT_LPRUN                NXP_SIUL2_PINMUX(2, 2, 163, 10, 0, 0)
#define PK7_CLKOUT_STANDBY              NXP_SIUL2_PINMUX(2, 2, 167, 7, 0, 0)
#define PK8_CLKOUT_LPRUN                NXP_SIUL2_PINMUX(2, 2, 168, 7, 0, 0)
#define PK10_CLKOUT_STANDBY             NXP_SIUL2_PINMUX(2, 2, 170, 8, 0, 0)
#define PL4_CLKOUT_LPRUN                NXP_SIUL2_PINMUX(2, 2, 180, 4, 0, 0)
#define PM3_CLKOUT_LPRUN                NXP_SIUL2_PINMUX(2, 2, 195, 7, 0, 0)

/* MAC3 */
#define PE2_MAC3_TC14_ED_O              NXP_SIUL2_PINMUX(0, 0, 66, 1, 0, 0)
#define PE2_MAC3_TC14_ED_I              NXP_SIUL2_PINMUX(0, 0, 66, 0, 226, 1)
#define PE4_MAC3_TC14_RX_O              NXP_SIUL2_PINMUX(0, 0, 68, 1, 0, 0)
#define PE4_MAC3_TC14_RX_I              NXP_SIUL2_PINMUX(0, 0, 68, 0, 225, 1)
#define PE12_MAC3_TC14_TX               NXP_SIUL2_PINMUX(0, 0, 76, 1, 0, 0)

/* MAC4 */
#define PE5_MAC4_TC14_ED_O              NXP_SIUL2_PINMUX(0, 0, 69, 1, 0, 0)
#define PE5_MAC4_TC14_ED_I              NXP_SIUL2_PINMUX(0, 0, 69, 0, 232, 1)
#define PE10_MAC4_TC14_TX               NXP_SIUL2_PINMUX(0, 0, 74, 1, 0, 0)
#define PE11_MAC4_TC14_RX_O             NXP_SIUL2_PINMUX(0, 0, 75, 1, 0, 0)
#define PE11_MAC4_TC14_RX_I             NXP_SIUL2_PINMUX(0, 0, 75, 0, 231, 1)

/* SIUL1 */
#define PF0_SIUL1_EIRQ0                 NXP_SIUL2_PINMUX(1, 1, 80, 0, 0, 1)
#define PF1_SIUL1_EIRQ1                 NXP_SIUL2_PINMUX(1, 1, 81, 0, 1, 1)
#define PF2_SIUL1_EIRQ11                NXP_SIUL2_PINMUX(1, 1, 82, 0, 11, 1)
#define PF3_SIUL1_EIRQ3                 NXP_SIUL2_PINMUX(1, 1, 83, 0, 3, 2)
#define PF4_SIUL1_EIRQ3                 NXP_SIUL2_PINMUX(1, 1, 84, 0, 3, 1)
#define PF5_SIUL1_EIRQ5                 NXP_SIUL2_PINMUX(1, 1, 85, 0, 5, 2)
#define PF6_SIUL1_EIRQ2                 NXP_SIUL2_PINMUX(1, 1, 86, 0, 2, 1)
#define PF7_SIUL1_EIRQ12                NXP_SIUL2_PINMUX(1, 1, 87, 0, 12, 1)
#define PF9_SIUL1_EIRQ9                 NXP_SIUL2_PINMUX(1, 1, 89, 0, 9, 2)
#define PF10_SIUL1_EIRQ10               NXP_SIUL2_PINMUX(1, 1, 90, 0, 10, 1)
#define PF11_SIUL1_EIRQ4                NXP_SIUL2_PINMUX(1, 1, 91, 0, 4, 1)
#define PF13_SIUL1_EIRQ7                NXP_SIUL2_PINMUX(1, 1, 93, 0, 7, 1)
#define PF15_SIUL1_EIRQ8                NXP_SIUL2_PINMUX(1, 1, 95, 0, 8, 1)
#define PG0_SIUL1_EIRQ9                 NXP_SIUL2_PINMUX(1, 1, 96, 0, 9, 1)
#define PG1_SIUL1_EIRQ0                 NXP_SIUL2_PINMUX(1, 1, 97, 0, 0, 2)
#define PG2_SIUL1_EIRQ10                NXP_SIUL2_PINMUX(1, 1, 98, 0, 10, 2)
#define PG3_SIUL1_EIRQ1                 NXP_SIUL2_PINMUX(1, 1, 99, 0, 1, 2)
#define PG4_SIUL1_EIRQ13                NXP_SIUL2_PINMUX(1, 1, 100, 0, 13, 1)
#define PG5_SIUL1_EIRQ14                NXP_SIUL2_PINMUX(1, 1, 101, 0, 14, 1)
#define PG6_SIUL1_EIRQ15                NXP_SIUL2_PINMUX(1, 1, 102, 0, 15, 1)
#define PG8_SIUL1_EIRQ5                 NXP_SIUL2_PINMUX(1, 1, 104, 0, 5, 1)
#define PG9_SIUL1_EIRQ2                 NXP_SIUL2_PINMUX(1, 1, 105, 0, 2, 2)
#define PG10_SIUL1_EIRQ4                NXP_SIUL2_PINMUX(1, 1, 106, 0, 4, 2)
#define PG13_SIUL1_EIRQ6                NXP_SIUL2_PINMUX(1, 1, 109, 0, 6, 2)
#define PG14_SIUL1_EIRQ7                NXP_SIUL2_PINMUX(1, 1, 110, 0, 7, 2)
#define PG15_SIUL1_EIRQ6                NXP_SIUL2_PINMUX(1, 1, 111, 0, 6, 1)
#define PH0_SIUL1_EIRQ8                 NXP_SIUL2_PINMUX(1, 1, 112, 0, 8, 2)
#define PH4_SIUL1_EIRQ15                NXP_SIUL2_PINMUX(1, 1, 116, 0, 15, 2)
#define PH14_SIUL1_EIRQ11               NXP_SIUL2_PINMUX(1, 1, 126, 0, 11, 2)
#define PH15_SIUL1_EIRQ12               NXP_SIUL2_PINMUX(1, 1, 127, 0, 12, 2)
#define PI0_SIUL1_EIRQ13                NXP_SIUL2_PINMUX(1, 1, 128, 0, 13, 2)
#define PI1_SIUL1_EIRQ14                NXP_SIUL2_PINMUX(1, 1, 129, 0, 14, 2)
#define PI2_SIUL1_EIRQ0                 NXP_SIUL2_PINMUX(1, 1, 130, 0, 0, 3)
#define PI3_SIUL1_EIRQ1                 NXP_SIUL2_PINMUX(1, 1, 131, 0, 1, 3)
#define PI4_SIUL1_EIRQ2                 NXP_SIUL2_PINMUX(1, 1, 132, 0, 2, 3)
#define PI5_SIUL1_EIRQ3                 NXP_SIUL2_PINMUX(1, 1, 133, 0, 3, 3)
#define PI6_SIUL1_EIRQ4                 NXP_SIUL2_PINMUX(1, 1, 134, 0, 4, 3)
#define PI7_SIUL1_EIRQ5                 NXP_SIUL2_PINMUX(1, 1, 135, 0, 5, 3)
#define PI8_SIUL1_EIRQ6                 NXP_SIUL2_PINMUX(1, 1, 136, 0, 6, 3)
#define PI9_SIUL1_EIRQ7                 NXP_SIUL2_PINMUX(1, 1, 137, 0, 7, 3)
#define PI10_SIUL1_EIRQ8                NXP_SIUL2_PINMUX(1, 1, 138, 0, 8, 3)

/* SAI0 */
#define PF0_SAI0_SYNC_O                 NXP_SIUL2_PINMUX(1, 1, 80, 1, 0, 0)
#define PF0_SAI0_SYNC_I                 NXP_SIUL2_PINMUX(1, 1, 80, 0, 170, 1)
#define PF1_SAI0_D1_O                   NXP_SIUL2_PINMUX(1, 1, 81, 7, 0, 0)
#define PF1_SAI0_D1_I                   NXP_SIUL2_PINMUX(1, 1, 81, 0, 166, 1)
#define PF2_SAI0_D0_O                   NXP_SIUL2_PINMUX(1, 1, 82, 1, 0, 0)
#define PF2_SAI0_D0_I                   NXP_SIUL2_PINMUX(1, 1, 82, 0, 165, 1)
#define PF4_SAI0_D2_O                   NXP_SIUL2_PINMUX(1, 1, 84, 1, 0, 0)
#define PF4_SAI0_D2_I                   NXP_SIUL2_PINMUX(1, 1, 84, 0, 167, 1)
#define PF5_SAI0_D3_O                   NXP_SIUL2_PINMUX(1, 1, 85, 4, 0, 0)
#define PF5_SAI0_D3_I                   NXP_SIUL2_PINMUX(1, 1, 85, 0, 168, 1)
#define PG4_SAI0_D2_O                   NXP_SIUL2_PINMUX(1, 1, 100, 3, 0, 0)
#define PG4_SAI0_D2_I                   NXP_SIUL2_PINMUX(1, 1, 100, 0, 167, 2)
#define PG5_SAI0_D3_O                   NXP_SIUL2_PINMUX(1, 1, 101, 4, 0, 0)
#define PG5_SAI0_D3_I                   NXP_SIUL2_PINMUX(1, 1, 101, 0, 168, 2)
#define PG8_SAI0_D1_O                   NXP_SIUL2_PINMUX(1, 1, 104, 4, 0, 0)
#define PG8_SAI0_D1_I                   NXP_SIUL2_PINMUX(1, 1, 104, 0, 166, 2)
#define PG9_SAI0_D0_O                   NXP_SIUL2_PINMUX(1, 1, 105, 1, 0, 0)
#define PG9_SAI0_D0_I                   NXP_SIUL2_PINMUX(1, 1, 105, 0, 165, 2)
#define PG10_SAI0_SYNC_O                NXP_SIUL2_PINMUX(1, 1, 106, 1, 0, 0)
#define PG10_SAI0_SYNC_I                NXP_SIUL2_PINMUX(1, 1, 106, 0, 170, 2)
#define PG14_SAI0_MCLK_O                NXP_SIUL2_PINMUX(1, 1, 110, 5, 0, 0)
#define PG14_SAI0_MCLK_I                NXP_SIUL2_PINMUX(1, 1, 110, 0, 169, 1)
#define PG15_SAI0_BCLK_O                NXP_SIUL2_PINMUX(1, 1, 111, 1, 0, 0)
#define PG15_SAI0_BCLK_I                NXP_SIUL2_PINMUX(1, 1, 111, 0, 164, 1)

/* FXIO0 */
#define PF0_FXIO0_D31_O                 NXP_SIUL2_PINMUX(1, 1, 80, 2, 0, 0)
#define PF0_FXIO0_D15_O                 NXP_SIUL2_PINMUX(1, 1, 80, 3, 0, 0)
#define PF0_FXIO0_D15_I                 NXP_SIUL2_PINMUX(1, 1, 80, 0, 132, 1)
#define PF0_FXIO0_D31_I                 NXP_SIUL2_PINMUX(1, 1, 80, 0, 148, 1)
#define PF1_FXIO0_D22_O                 NXP_SIUL2_PINMUX(1, 1, 81, 3, 0, 0)
#define PF1_FXIO0_D6_O                  NXP_SIUL2_PINMUX(1, 1, 81, 6, 0, 0)
#define PF1_FXIO0_D6_I                  NXP_SIUL2_PINMUX(1, 1, 81, 0, 123, 1)
#define PF1_FXIO0_D22_I                 NXP_SIUL2_PINMUX(1, 1, 81, 0, 139, 2)
#define PF2_FXIO0_D7_O                  NXP_SIUL2_PINMUX(1, 1, 82, 4, 0, 0)
#define PF2_FXIO0_D23_O                 NXP_SIUL2_PINMUX(1, 1, 82, 6, 0, 0)
#define PF2_FXIO0_D7_I                  NXP_SIUL2_PINMUX(1, 1, 82, 0, 124, 1)
#define PF2_FXIO0_D23_I                 NXP_SIUL2_PINMUX(1, 1, 82, 0, 140, 1)
#define PF3_FXIO0_D25_O                 NXP_SIUL2_PINMUX(1, 1, 83, 2, 0, 0)
#define PF3_FXIO0_D9_O                  NXP_SIUL2_PINMUX(1, 1, 83, 5, 0, 0)
#define PF3_FXIO0_D9_I                  NXP_SIUL2_PINMUX(1, 1, 83, 0, 126, 1)
#define PF3_FXIO0_D25_I                 NXP_SIUL2_PINMUX(1, 1, 83, 0, 142, 1)
#define PF4_FXIO0_D26_O                 NXP_SIUL2_PINMUX(1, 1, 84, 2, 0, 0)
#define PF4_FXIO0_D10_O                 NXP_SIUL2_PINMUX(1, 1, 84, 3, 0, 0)
#define PF4_FXIO0_D10_I                 NXP_SIUL2_PINMUX(1, 1, 84, 0, 127, 1)
#define PF4_FXIO0_D26_I                 NXP_SIUL2_PINMUX(1, 1, 84, 0, 143, 1)
#define PF5_FXIO0_D12_O                 NXP_SIUL2_PINMUX(1, 1, 85, 5, 0, 0)
#define PF5_FXIO0_D28_O                 NXP_SIUL2_PINMUX(1, 1, 85, 6, 0, 0)
#define PF5_FXIO0_D12_I                 NXP_SIUL2_PINMUX(1, 1, 85, 0, 129, 1)
#define PF5_FXIO0_D28_I                 NXP_SIUL2_PINMUX(1, 1, 85, 0, 145, 1)
#define PF6_FXIO0_D13_O                 NXP_SIUL2_PINMUX(1, 1, 86, 2, 0, 0)
#define PF6_FXIO0_D29_O                 NXP_SIUL2_PINMUX(1, 1, 86, 5, 0, 0)
#define PF6_FXIO0_D13_I                 NXP_SIUL2_PINMUX(1, 1, 86, 0, 130, 1)
#define PF6_FXIO0_D29_I                 NXP_SIUL2_PINMUX(1, 1, 86, 0, 146, 1)
#define PF7_FXIO0_D14_O                 NXP_SIUL2_PINMUX(1, 1, 87, 2, 0, 0)
#define PF7_FXIO0_D30_O                 NXP_SIUL2_PINMUX(1, 1, 87, 3, 0, 0)
#define PF7_FXIO0_D14_I                 NXP_SIUL2_PINMUX(1, 1, 87, 0, 131, 1)
#define PF7_FXIO0_D30_I                 NXP_SIUL2_PINMUX(1, 1, 87, 0, 147, 1)
#define PF9_FXIO0_D0_O                  NXP_SIUL2_PINMUX(1, 1, 89, 3, 0, 0)
#define PF9_FXIO0_D16_O                 NXP_SIUL2_PINMUX(1, 1, 89, 4, 0, 0)
#define PF9_FXIO0_D0_I                  NXP_SIUL2_PINMUX(1, 1, 89, 0, 117, 1)
#define PF9_FXIO0_D16_I                 NXP_SIUL2_PINMUX(1, 1, 89, 0, 133, 1)
#define PF10_FXIO0_D16_O                NXP_SIUL2_PINMUX(1, 1, 90, 2, 0, 0)
#define PF10_FXIO0_D0_O                 NXP_SIUL2_PINMUX(1, 1, 90, 3, 0, 0)
#define PF10_FXIO0_D0_I                 NXP_SIUL2_PINMUX(1, 1, 90, 0, 117, 2)
#define PF10_FXIO0_D16_I                NXP_SIUL2_PINMUX(1, 1, 90, 0, 133, 2)
#define PF11_FXIO0_D26_O                NXP_SIUL2_PINMUX(1, 1, 91, 2, 0, 0)
#define PF11_FXIO0_D10_O                NXP_SIUL2_PINMUX(1, 1, 91, 3, 0, 0)
#define PF11_FXIO0_D10_I                NXP_SIUL2_PINMUX(1, 1, 91, 0, 127, 2)
#define PF11_FXIO0_D26_I                NXP_SIUL2_PINMUX(1, 1, 91, 0, 143, 2)
#define PF13_FXIO0_D25_O                NXP_SIUL2_PINMUX(1, 1, 93, 2, 0, 0)
#define PF13_FXIO0_D9_O                 NXP_SIUL2_PINMUX(1, 1, 93, 4, 0, 0)
#define PF13_FXIO0_D9_I                 NXP_SIUL2_PINMUX(1, 1, 93, 0, 126, 2)
#define PF13_FXIO0_D25_I                NXP_SIUL2_PINMUX(1, 1, 93, 0, 142, 2)
#define PF14_FXIO0_D20_O                NXP_SIUL2_PINMUX(1, 1, 94, 1, 0, 0)
#define PF14_FXIO0_D4_O                 NXP_SIUL2_PINMUX(1, 1, 94, 8, 0, 0)
#define PF14_FXIO0_D4_I                 NXP_SIUL2_PINMUX(1, 1, 94, 0, 121, 1)
#define PF14_FXIO0_D20_I                NXP_SIUL2_PINMUX(1, 1, 94, 0, 137, 1)
#define PF15_FXIO0_D6_O                 NXP_SIUL2_PINMUX(1, 1, 95, 1, 0, 0)
#define PF15_FXIO0_D22_O                NXP_SIUL2_PINMUX(1, 1, 95, 9, 0, 0)
#define PF15_FXIO0_D6_I                 NXP_SIUL2_PINMUX(1, 1, 95, 0, 123, 2)
#define PF15_FXIO0_D22_I                NXP_SIUL2_PINMUX(1, 1, 95, 0, 139, 1)
#define PG0_FXIO0_D23_O                 NXP_SIUL2_PINMUX(1, 1, 96, 3, 0, 0)
#define PG0_FXIO0_D7_O                  NXP_SIUL2_PINMUX(1, 1, 96, 5, 0, 0)
#define PG0_FXIO0_D7_I                  NXP_SIUL2_PINMUX(1, 1, 96, 0, 124, 2)
#define PG0_FXIO0_D23_I                 NXP_SIUL2_PINMUX(1, 1, 96, 0, 140, 2)
#define PG1_FXIO0_D17_O                 NXP_SIUL2_PINMUX(1, 1, 97, 3, 0, 0)
#define PG1_FXIO0_D1_O                  NXP_SIUL2_PINMUX(1, 1, 97, 4, 0, 0)
#define PG1_FXIO0_D1_I                  NXP_SIUL2_PINMUX(1, 1, 97, 0, 118, 1)
#define PG1_FXIO0_D17_I                 NXP_SIUL2_PINMUX(1, 1, 97, 0, 134, 1)
#define PG2_FXIO0_D18_O                 NXP_SIUL2_PINMUX(1, 1, 98, 1, 0, 0)
#define PG2_FXIO0_D2_O                  NXP_SIUL2_PINMUX(1, 1, 98, 4, 0, 0)
#define PG2_FXIO0_D2_I                  NXP_SIUL2_PINMUX(1, 1, 98, 0, 119, 2)
#define PG2_FXIO0_D18_I                 NXP_SIUL2_PINMUX(1, 1, 98, 0, 135, 1)
#define PG3_FXIO0_D21_O                 NXP_SIUL2_PINMUX(1, 1, 99, 1, 0, 0)
#define PG3_FXIO0_D5_O                  NXP_SIUL2_PINMUX(1, 1, 99, 7, 0, 0)
#define PG3_FXIO0_D5_I                  NXP_SIUL2_PINMUX(1, 1, 99, 0, 122, 1)
#define PG3_FXIO0_D21_I                 NXP_SIUL2_PINMUX(1, 1, 99, 0, 138, 2)
#define PG4_FXIO0_D12_O                 NXP_SIUL2_PINMUX(1, 1, 100, 1, 0, 0)
#define PG4_FXIO0_D28_O                 NXP_SIUL2_PINMUX(1, 1, 100, 9, 0, 0)
#define PG4_FXIO0_D12_I                 NXP_SIUL2_PINMUX(1, 1, 100, 0, 129, 2)
#define PG4_FXIO0_D28_I                 NXP_SIUL2_PINMUX(1, 1, 100, 0, 145, 2)
#define PG5_FXIO0_D4_O                  NXP_SIUL2_PINMUX(1, 1, 101, 1, 0, 0)
#define PG5_FXIO0_D20_O                 NXP_SIUL2_PINMUX(1, 1, 101, 6, 0, 0)
#define PG5_FXIO0_D4_I                  NXP_SIUL2_PINMUX(1, 1, 101, 0, 121, 2)
#define PG5_FXIO0_D20_I                 NXP_SIUL2_PINMUX(1, 1, 101, 0, 137, 2)
#define PG6_FXIO0_D5_O                  NXP_SIUL2_PINMUX(1, 1, 102, 1, 0, 0)
#define PG6_FXIO0_D21_O                 NXP_SIUL2_PINMUX(1, 1, 102, 8, 0, 0)
#define PG6_FXIO0_D5_I                  NXP_SIUL2_PINMUX(1, 1, 102, 0, 122, 2)
#define PG6_FXIO0_D21_I                 NXP_SIUL2_PINMUX(1, 1, 102, 0, 138, 1)
#define PG7_FXIO0_D3_O                  NXP_SIUL2_PINMUX(1, 1, 103, 1, 0, 0)
#define PG7_FXIO0_D19_O                 NXP_SIUL2_PINMUX(1, 1, 103, 9, 0, 0)
#define PG7_FXIO0_D3_I                  NXP_SIUL2_PINMUX(1, 1, 103, 0, 120, 1)
#define PG7_FXIO0_D19_I                 NXP_SIUL2_PINMUX(1, 1, 103, 0, 136, 1)
#define PG8_FXIO0_D24_O                 NXP_SIUL2_PINMUX(1, 1, 104, 3, 0, 0)
#define PG8_FXIO0_D8_O                  NXP_SIUL2_PINMUX(1, 1, 104, 5, 0, 0)
#define PG8_FXIO0_D8_I                  NXP_SIUL2_PINMUX(1, 1, 104, 0, 125, 1)
#define PG8_FXIO0_D24_I                 NXP_SIUL2_PINMUX(1, 1, 104, 0, 141, 1)
#define PG9_FXIO0_D17_O                 NXP_SIUL2_PINMUX(1, 1, 105, 3, 0, 0)
#define PG9_FXIO0_D1_O                  NXP_SIUL2_PINMUX(1, 1, 105, 4, 0, 0)
#define PG9_FXIO0_D1_I                  NXP_SIUL2_PINMUX(1, 1, 105, 0, 118, 2)
#define PG9_FXIO0_D17_I                 NXP_SIUL2_PINMUX(1, 1, 105, 0, 134, 2)
#define PG10_FXIO0_D3_O                 NXP_SIUL2_PINMUX(1, 1, 106, 2, 0, 0)
#define PG10_FXIO0_D19_O                NXP_SIUL2_PINMUX(1, 1, 106, 4, 0, 0)
#define PG10_FXIO0_D3_I                 NXP_SIUL2_PINMUX(1, 1, 106, 0, 120, 2)
#define PG10_FXIO0_D19_I                NXP_SIUL2_PINMUX(1, 1, 106, 0, 136, 2)
#define PG11_FXIO0_D2_O                 NXP_SIUL2_PINMUX(1, 1, 107, 3, 0, 0)
#define PG11_FXIO0_D18_O                NXP_SIUL2_PINMUX(1, 1, 107, 4, 0, 0)
#define PG11_FXIO0_D2_I                 NXP_SIUL2_PINMUX(1, 1, 107, 0, 119, 1)
#define PG11_FXIO0_D18_I                NXP_SIUL2_PINMUX(1, 1, 107, 0, 135, 2)
#define PG12_FXIO0_D13_O                NXP_SIUL2_PINMUX(1, 1, 108, 1, 0, 0)
#define PG12_FXIO0_D29_O                NXP_SIUL2_PINMUX(1, 1, 108, 8, 0, 0)
#define PG12_FXIO0_D13_I                NXP_SIUL2_PINMUX(1, 1, 108, 0, 130, 2)
#define PG12_FXIO0_D29_I                NXP_SIUL2_PINMUX(1, 1, 108, 0, 146, 2)
#define PG14_FXIO0_D15_O                NXP_SIUL2_PINMUX(1, 1, 110, 2, 0, 0)
#define PG14_FXIO0_D31_O                NXP_SIUL2_PINMUX(1, 1, 110, 6, 0, 0)
#define PG14_FXIO0_D15_I                NXP_SIUL2_PINMUX(1, 1, 110, 0, 132, 2)
#define PG14_FXIO0_D31_I                NXP_SIUL2_PINMUX(1, 1, 110, 0, 148, 2)
#define PG15_FXIO0_D30_O                NXP_SIUL2_PINMUX(1, 1, 111, 4, 0, 0)
#define PG15_FXIO0_D14_O                NXP_SIUL2_PINMUX(1, 1, 111, 5, 0, 0)
#define PG15_FXIO0_D14_I                NXP_SIUL2_PINMUX(1, 1, 111, 0, 131, 2)
#define PG15_FXIO0_D30_I                NXP_SIUL2_PINMUX(1, 1, 111, 0, 147, 2)
#define PH0_FXIO0_D11_O                 NXP_SIUL2_PINMUX(1, 1, 112, 2, 0, 0)
#define PH0_FXIO0_D27_O                 NXP_SIUL2_PINMUX(1, 1, 112, 4, 0, 0)
#define PH0_FXIO0_D11_I                 NXP_SIUL2_PINMUX(1, 1, 112, 0, 128, 1)
#define PH0_FXIO0_D27_I                 NXP_SIUL2_PINMUX(1, 1, 112, 0, 144, 1)
#define PH4_FXIO0_D0_O                  NXP_SIUL2_PINMUX(1, 1, 116, 1, 0, 0)
#define PH4_FXIO0_D16_O                 NXP_SIUL2_PINMUX(1, 1, 116, 2, 0, 0)
#define PH4_FXIO0_D0_I                  NXP_SIUL2_PINMUX(1, 1, 116, 0, 117, 3)
#define PH4_FXIO0_D16_I                 NXP_SIUL2_PINMUX(1, 1, 116, 0, 133, 3)
#define PH14_FXIO0_D0_O                 NXP_SIUL2_PINMUX(1, 1, 126, 1, 0, 0)
#define PH14_FXIO0_D16_O                NXP_SIUL2_PINMUX(1, 1, 126, 2, 0, 0)
#define PH14_FXIO0_D0_I                 NXP_SIUL2_PINMUX(1, 1, 126, 0, 117, 4)
#define PH14_FXIO0_D16_I                NXP_SIUL2_PINMUX(1, 1, 126, 0, 133, 4)
#define PH15_FXIO0_D1_O                 NXP_SIUL2_PINMUX(1, 1, 127, 2, 0, 0)
#define PH15_FXIO0_D17_O                NXP_SIUL2_PINMUX(1, 1, 127, 3, 0, 0)
#define PH15_FXIO0_D1_I                 NXP_SIUL2_PINMUX(1, 1, 127, 0, 118, 3)
#define PH15_FXIO0_D17_I                NXP_SIUL2_PINMUX(1, 1, 127, 0, 134, 3)
#define PI0_FXIO0_D2_O                  NXP_SIUL2_PINMUX(1, 1, 128, 4, 0, 0)
#define PI0_FXIO0_D18_O                 NXP_SIUL2_PINMUX(1, 1, 128, 5, 0, 0)
#define PI0_FXIO0_D2_I                  NXP_SIUL2_PINMUX(1, 1, 128, 0, 119, 3)
#define PI0_FXIO0_D18_I                 NXP_SIUL2_PINMUX(1, 1, 128, 0, 135, 3)
#define PI1_FXIO0_D3_O                  NXP_SIUL2_PINMUX(1, 1, 129, 1, 0, 0)
#define PI1_FXIO0_D19_O                 NXP_SIUL2_PINMUX(1, 1, 129, 4, 0, 0)
#define PI1_FXIO0_D3_I                  NXP_SIUL2_PINMUX(1, 1, 129, 0, 120, 3)
#define PI1_FXIO0_D19_I                 NXP_SIUL2_PINMUX(1, 1, 129, 0, 136, 3)
#define PI2_FXIO0_D4_O                  NXP_SIUL2_PINMUX(1, 1, 130, 2, 0, 0)
#define PI2_FXIO0_D20_O                 NXP_SIUL2_PINMUX(1, 1, 130, 3, 0, 0)
#define PI2_FXIO0_D4_I                  NXP_SIUL2_PINMUX(1, 1, 130, 0, 121, 3)
#define PI2_FXIO0_D20_I                 NXP_SIUL2_PINMUX(1, 1, 130, 0, 137, 3)
#define PI3_FXIO0_D5_O                  NXP_SIUL2_PINMUX(1, 1, 131, 1, 0, 0)
#define PI3_FXIO0_D21_O                 NXP_SIUL2_PINMUX(1, 1, 131, 2, 0, 0)
#define PI3_FXIO0_D5_I                  NXP_SIUL2_PINMUX(1, 1, 131, 0, 122, 3)
#define PI3_FXIO0_D21_I                 NXP_SIUL2_PINMUX(1, 1, 131, 0, 138, 3)
#define PI4_FXIO0_D6_O                  NXP_SIUL2_PINMUX(1, 1, 132, 3, 0, 0)
#define PI4_FXIO0_D22_O                 NXP_SIUL2_PINMUX(1, 1, 132, 4, 0, 0)
#define PI4_FXIO0_D6_I                  NXP_SIUL2_PINMUX(1, 1, 132, 0, 123, 3)
#define PI4_FXIO0_D22_I                 NXP_SIUL2_PINMUX(1, 1, 132, 0, 139, 3)
#define PI5_FXIO0_D7_O                  NXP_SIUL2_PINMUX(1, 1, 133, 1, 0, 0)
#define PI5_FXIO0_D23_O                 NXP_SIUL2_PINMUX(1, 1, 133, 2, 0, 0)
#define PI5_FXIO0_D7_I                  NXP_SIUL2_PINMUX(1, 1, 133, 0, 124, 3)
#define PI5_FXIO0_D23_I                 NXP_SIUL2_PINMUX(1, 1, 133, 0, 140, 3)
#define PI6_FXIO0_D8_O                  NXP_SIUL2_PINMUX(1, 1, 134, 2, 0, 0)
#define PI6_FXIO0_D24_O                 NXP_SIUL2_PINMUX(1, 1, 134, 3, 0, 0)
#define PI6_FXIO0_D8_I                  NXP_SIUL2_PINMUX(1, 1, 134, 0, 125, 2)
#define PI6_FXIO0_D24_I                 NXP_SIUL2_PINMUX(1, 1, 134, 0, 141, 2)
#define PI7_FXIO0_D9_O                  NXP_SIUL2_PINMUX(1, 1, 135, 3, 0, 0)
#define PI7_FXIO0_D25_O                 NXP_SIUL2_PINMUX(1, 1, 135, 4, 0, 0)
#define PI7_FXIO0_D9_I                  NXP_SIUL2_PINMUX(1, 1, 135, 0, 126, 3)
#define PI7_FXIO0_D25_I                 NXP_SIUL2_PINMUX(1, 1, 135, 0, 142, 3)
#define PI8_FXIO0_D10_O                 NXP_SIUL2_PINMUX(1, 1, 136, 1, 0, 0)
#define PI8_FXIO0_D26_O                 NXP_SIUL2_PINMUX(1, 1, 136, 3, 0, 0)
#define PI8_FXIO0_D10_I                 NXP_SIUL2_PINMUX(1, 1, 136, 0, 127, 3)
#define PI8_FXIO0_D26_I                 NXP_SIUL2_PINMUX(1, 1, 136, 0, 143, 3)
#define PI9_FXIO0_D11_O                 NXP_SIUL2_PINMUX(1, 1, 137, 3, 0, 0)
#define PI9_FXIO0_D27_O                 NXP_SIUL2_PINMUX(1, 1, 137, 4, 0, 0)
#define PI9_FXIO0_D11_I                 NXP_SIUL2_PINMUX(1, 1, 137, 0, 128, 2)
#define PI9_FXIO0_D27_I                 NXP_SIUL2_PINMUX(1, 1, 137, 0, 144, 2)
#define PI10_FXIO0_D12_O                NXP_SIUL2_PINMUX(1, 1, 138, 1, 0, 0)
#define PI10_FXIO0_D28_O                NXP_SIUL2_PINMUX(1, 1, 138, 2, 0, 0)
#define PI10_FXIO0_D12_I                NXP_SIUL2_PINMUX(1, 1, 138, 0, 129, 3)
#define PI10_FXIO0_D28_I                NXP_SIUL2_PINMUX(1, 1, 138, 0, 145, 3)

/* LPSPI2 */
#define PF0_LPSPI2_SOUT_O               NXP_SIUL2_PINMUX(1, 1, 80, 5, 0, 0)
#define PF0_LPSPI2_SOUT_I               NXP_SIUL2_PINMUX(1, 1, 80, 0, 41, 1)
#define PF1_LPSPI2_PCS3_O               NXP_SIUL2_PINMUX(1, 1, 81, 4, 0, 0)
#define PF1_LPSPI2_PCS3_I               NXP_SIUL2_PINMUX(1, 1, 81, 0, 38, 1)
#define PF2_LPSPI2_PCS0_O               NXP_SIUL2_PINMUX(1, 1, 82, 3, 0, 0)
#define PF2_LPSPI2_PCS0_I               NXP_SIUL2_PINMUX(1, 1, 82, 0, 35, 1)
#define PF3_LPSPI2_PCS2_O               NXP_SIUL2_PINMUX(1, 1, 83, 4, 0, 0)
#define PF3_LPSPI2_PCS2_I               NXP_SIUL2_PINMUX(1, 1, 83, 0, 37, 1)
#define PF4_LPSPI2_SCK_O                NXP_SIUL2_PINMUX(1, 1, 84, 5, 0, 0)
#define PF4_LPSPI2_SCK_I                NXP_SIUL2_PINMUX(1, 1, 84, 0, 39, 1)
#define PF5_LPSPI2_SIN_O                NXP_SIUL2_PINMUX(1, 1, 85, 3, 0, 0)
#define PF5_LPSPI2_SIN_I                NXP_SIUL2_PINMUX(1, 1, 85, 0, 40, 1)
#define PF6_LPSPI2_PCS3_O               NXP_SIUL2_PINMUX(1, 1, 86, 4, 0, 0)
#define PF6_LPSPI2_PCS3_I               NXP_SIUL2_PINMUX(1, 1, 86, 0, 38, 2)
#define PF9_LPSPI2_PCS1_O               NXP_SIUL2_PINMUX(1, 1, 89, 2, 0, 0)
#define PF9_LPSPI2_PCS1_I               NXP_SIUL2_PINMUX(1, 1, 89, 0, 36, 1)
#define PF14_LPSPI2_PCS3_O              NXP_SIUL2_PINMUX(1, 1, 94, 6, 0, 0)
#define PF14_LPSPI2_PCS3_I              NXP_SIUL2_PINMUX(1, 1, 94, 0, 38, 3)
#define PF15_LPSPI2_SIN_O               NXP_SIUL2_PINMUX(1, 1, 95, 4, 0, 0)
#define PF15_LPSPI2_SIN_I               NXP_SIUL2_PINMUX(1, 1, 95, 0, 40, 2)
#define PG0_LPSPI2_SCK_O                NXP_SIUL2_PINMUX(1, 1, 96, 4, 0, 0)
#define PG0_LPSPI2_SCK_I                NXP_SIUL2_PINMUX(1, 1, 96, 0, 39, 2)
#define PG4_LPSPI2_PCS0_O               NXP_SIUL2_PINMUX(1, 1, 100, 2, 0, 0)
#define PG4_LPSPI2_PCS0_I               NXP_SIUL2_PINMUX(1, 1, 100, 0, 35, 2)
#define PG5_LPSPI2_PCS3_O               NXP_SIUL2_PINMUX(1, 1, 101, 2, 0, 0)
#define PG5_LPSPI2_PCS3_I               NXP_SIUL2_PINMUX(1, 1, 101, 0, 38, 4)
#define PG6_LPSPI2_SOUT_O               NXP_SIUL2_PINMUX(1, 1, 102, 4, 0, 0)
#define PG6_LPSPI2_SOUT_I               NXP_SIUL2_PINMUX(1, 1, 102, 0, 41, 2)
#define PG10_LPSPI2_PCS1_O              NXP_SIUL2_PINMUX(1, 1, 106, 5, 0, 0)
#define PG10_LPSPI2_PCS1_I              NXP_SIUL2_PINMUX(1, 1, 106, 0, 36, 2)
#define PG11_LPSPI2_SIN_O               NXP_SIUL2_PINMUX(1, 1, 107, 6, 0, 0)
#define PG11_LPSPI2_SIN_I               NXP_SIUL2_PINMUX(1, 1, 107, 0, 40, 3)
#define PG12_LPSPI2_SOUT_O              NXP_SIUL2_PINMUX(1, 1, 108, 7, 0, 0)
#define PG12_LPSPI2_SOUT_I              NXP_SIUL2_PINMUX(1, 1, 108, 0, 41, 3)
#define PG14_LPSPI2_PCS1_O              NXP_SIUL2_PINMUX(1, 1, 110, 4, 0, 0)
#define PG14_LPSPI2_PCS1_I              NXP_SIUL2_PINMUX(1, 1, 110, 0, 36, 3)
#define PG15_LPSPI2_PCS2_O              NXP_SIUL2_PINMUX(1, 1, 111, 6, 0, 0)
#define PG15_LPSPI2_PCS2_I              NXP_SIUL2_PINMUX(1, 1, 111, 0, 37, 2)
#define PH0_LPSPI2_SCK_O                NXP_SIUL2_PINMUX(1, 1, 112, 1, 0, 0)
#define PH0_LPSPI2_SCK_I                NXP_SIUL2_PINMUX(1, 1, 112, 0, 39, 3)
#define PH14_LPSPI2_SIN_O               NXP_SIUL2_PINMUX(1, 1, 126, 3, 0, 0)
#define PH14_LPSPI2_SIN_I               NXP_SIUL2_PINMUX(1, 1, 126, 0, 40, 4)
#define PH15_LPSPI2_SCK_O               NXP_SIUL2_PINMUX(1, 1, 127, 1, 0, 0)
#define PH15_LPSPI2_SCK_I               NXP_SIUL2_PINMUX(1, 1, 127, 0, 39, 4)
#define PI0_LPSPI2_SOUT_O               NXP_SIUL2_PINMUX(1, 1, 128, 2, 0, 0)
#define PI0_LPSPI2_SOUT_I               NXP_SIUL2_PINMUX(1, 1, 128, 0, 41, 4)
#define PI1_LPSPI2_PCS2_O               NXP_SIUL2_PINMUX(1, 1, 129, 6, 0, 0)
#define PI1_LPSPI2_PCS2_I               NXP_SIUL2_PINMUX(1, 1, 129, 0, 37, 3)
#define PI2_LPSPI2_SIN_O                NXP_SIUL2_PINMUX(1, 1, 130, 4, 0, 0)
#define PI2_LPSPI2_SIN_I                NXP_SIUL2_PINMUX(1, 1, 130, 0, 40, 5)
#define PI3_LPSPI2_SOUT_O               NXP_SIUL2_PINMUX(1, 1, 131, 4, 0, 0)
#define PI3_LPSPI2_SOUT_I               NXP_SIUL2_PINMUX(1, 1, 131, 0, 41, 5)
#define PI4_LPSPI2_SCK_O                NXP_SIUL2_PINMUX(1, 1, 132, 5, 0, 0)
#define PI4_LPSPI2_SCK_I                NXP_SIUL2_PINMUX(1, 1, 132, 0, 39, 5)
#define PI5_LPSPI2_PCS0_O               NXP_SIUL2_PINMUX(1, 1, 133, 3, 0, 0)
#define PI5_LPSPI2_PCS0_I               NXP_SIUL2_PINMUX(1, 1, 133, 0, 35, 3)
#define PI6_LPSPI2_PCS1_O               NXP_SIUL2_PINMUX(1, 1, 134, 4, 0, 0)
#define PI6_LPSPI2_PCS1_I               NXP_SIUL2_PINMUX(1, 1, 134, 0, 36, 4)
#define PI7_LPSPI2_PCS3_O               NXP_SIUL2_PINMUX(1, 1, 135, 7, 0, 0)
#define PI7_LPSPI2_PCS3_I               NXP_SIUL2_PINMUX(1, 1, 135, 0, 38, 5)

/* FCCU */
#define PF0_FCCU_EOUT1                  NXP_SIUL2_PINMUX(1, 1, 80, 6, 0, 0)
#define PF1_FCCU_EOUT2                  NXP_SIUL2_PINMUX(1, 1, 81, 5, 0, 0)
#define PO4_FCCU_EOUT1                  NXP_SIUL2_PINMUX(3, 3, 228, 1, 0, 0)
#define PO11_FCCU_EOUT2                 NXP_SIUL2_PINMUX(3, 3, 235, 1, 0, 0)
#define PU8_FCCU_EOUT1                  NXP_SIUL2_PINMUX(4, 4, 328, 2, 0, 0)
#define PU12_FCCU_EOUT2                 NXP_SIUL2_PINMUX(4, 4, 332, 1, 0, 0)

/* CANHUB */
#define PF0_CAN1_RX                     NXP_SIUL2_PINMUX(1, 1, 80, 0, 107, 1)
#define PF1_CAN0_TX                     NXP_SIUL2_PINMUX(1, 1, 81, 2, 0, 0)
#define PF1_CAN1_TX                     NXP_SIUL2_PINMUX(1, 1, 81, 9, 0, 0)
#define PF2_CAN3_TX                     NXP_SIUL2_PINMUX(1, 1, 82, 2, 0, 0)
#define PF3_CAN7_TX                     NXP_SIUL2_PINMUX(1, 1, 83, 3, 0, 0)
#define PF4_CAN1_RX                     NXP_SIUL2_PINMUX(1, 1, 84, 0, 107, 2)
#define PF5_CAN1_TX                     NXP_SIUL2_PINMUX(1, 1, 85, 1, 0, 0)
#define PF5_CAN0_RX                     NXP_SIUL2_PINMUX(1, 1, 85, 0, 106, 1)
#define PF6_CAN4_RX                     NXP_SIUL2_PINMUX(1, 1, 86, 0, 110, 1)
#define PF7_CAN4_TX                     NXP_SIUL2_PINMUX(1, 1, 87, 4, 0, 0)
#define PF7_CAN0_TX                     NXP_SIUL2_PINMUX(1, 1, 87, 6, 0, 0)
#define PF9_CAN7_RX                     NXP_SIUL2_PINMUX(1, 1, 89, 0, 113, 1)
#define PF10_CAN6_TX                    NXP_SIUL2_PINMUX(1, 1, 90, 4, 0, 0)
#define PF11_CAN5_RX                    NXP_SIUL2_PINMUX(1, 1, 91, 0, 111, 1)
#define PF13_CAN6_RX                    NXP_SIUL2_PINMUX(1, 1, 93, 0, 112, 1)
#define PF14_CAN0_TX                    NXP_SIUL2_PINMUX(1, 1, 94, 7, 0, 0)
#define PF15_CAN2_RX                    NXP_SIUL2_PINMUX(1, 1, 95, 0, 108, 1)
#define PG0_CAN2_TX                     NXP_SIUL2_PINMUX(1, 1, 96, 1, 0, 0)
#define PG1_CAN7_RX                     NXP_SIUL2_PINMUX(1, 1, 97, 0, 113, 2)
#define PG2_CAN7_TX                     NXP_SIUL2_PINMUX(1, 1, 98, 3, 0, 0)
#define PG4_CAN5_TX                     NXP_SIUL2_PINMUX(1, 1, 100, 7, 0, 0)
#define PG4_CAN0_RX                     NXP_SIUL2_PINMUX(1, 1, 100, 0, 106, 3)
#define PG5_CAN3_TX                     NXP_SIUL2_PINMUX(1, 1, 101, 3, 0, 0)
#define PG5_CAN5_RX                     NXP_SIUL2_PINMUX(1, 1, 101, 0, 111, 2)
#define PG6_CAN3_RX                     NXP_SIUL2_PINMUX(1, 1, 102, 0, 109, 1)
#define PG7_CAN6_TX                     NXP_SIUL2_PINMUX(1, 1, 103, 7, 0, 0)
#define PG9_CAN4_RX                     NXP_SIUL2_PINMUX(1, 1, 105, 0, 110, 2)
#define PG10_CAN2_RX                    NXP_SIUL2_PINMUX(1, 1, 106, 0, 108, 2)
#define PG11_CAN2_TX                    NXP_SIUL2_PINMUX(1, 1, 107, 2, 0, 0)
#define PG12_CAN1_TX                    NXP_SIUL2_PINMUX(1, 1, 108, 3, 0, 0)
#define PG13_CAN6_RX                    NXP_SIUL2_PINMUX(1, 1, 109, 0, 112, 2)
#define PG14_CAN4_TX                    NXP_SIUL2_PINMUX(1, 1, 110, 1, 0, 0)
#define PG15_CAN0_RX                    NXP_SIUL2_PINMUX(1, 1, 111, 0, 106, 2)
#define PH0_CAN1_RX                     NXP_SIUL2_PINMUX(1, 1, 112, 0, 107, 3)
#define PH0_CAN3_RX                     NXP_SIUL2_PINMUX(1, 1, 112, 0, 109, 2)
#define PH4_CAN5_TX                     NXP_SIUL2_PINMUX(1, 1, 116, 3, 0, 0)
#define PH14_CAN2_RX                    NXP_SIUL2_PINMUX(1, 1, 126, 0, 108, 3)
#define PH15_CAN3_RX                    NXP_SIUL2_PINMUX(1, 1, 127, 0, 109, 3)
#define PI0_CAN3_TX                     NXP_SIUL2_PINMUX(1, 1, 128, 1, 0, 0)
#define PI2_CAN4_TX                     NXP_SIUL2_PINMUX(1, 1, 130, 1, 0, 0)
#define PI3_CAN4_RX                     NXP_SIUL2_PINMUX(1, 1, 131, 0, 110, 3)
#define PI4_CAN5_TX                     NXP_SIUL2_PINMUX(1, 1, 132, 1, 0, 0)
#define PI5_CAN5_RX                     NXP_SIUL2_PINMUX(1, 1, 133, 0, 111, 3)
#define PI6_CAN2_TX                     NXP_SIUL2_PINMUX(1, 1, 134, 1, 0, 0)
#define PI6_CAN7_TX                     NXP_SIUL2_PINMUX(1, 1, 134, 5, 0, 0)
#define PI7_CAN6_TX                     NXP_SIUL2_PINMUX(1, 1, 135, 1, 0, 0)
#define PI7_CAN7_RX                     NXP_SIUL2_PINMUX(1, 1, 135, 0, 113, 3)
#define PI8_CAN6_RX                     NXP_SIUL2_PINMUX(1, 1, 136, 0, 112, 3)
#define PI9_CAN1_TX                     NXP_SIUL2_PINMUX(1, 1, 137, 1, 0, 0)
#define PI10_CAN1_RX                    NXP_SIUL2_PINMUX(1, 1, 138, 0, 107, 4)
#define PN5_CAN10_TX                    NXP_SIUL2_PINMUX(3, 3, 213, 1, 0, 0)
#define PN6_CAN10_RX                    NXP_SIUL2_PINMUX(3, 3, 214, 0, 86, 1)
#define PN7_CAN10_TX                    NXP_SIUL2_PINMUX(3, 3, 215, 2, 0, 0)
#define PN9_CAN10_RX                    NXP_SIUL2_PINMUX(3, 3, 217, 0, 86, 2)
#define PN14_CAN10_RX                   NXP_SIUL2_PINMUX(3, 3, 222, 0, 86, 3)
#define PN15_CAN10_TX                   NXP_SIUL2_PINMUX(3, 3, 223, 4, 0, 0)
#define PO0_CAN8_RX                     NXP_SIUL2_PINMUX(3, 3, 224, 0, 84, 1)
#define PO2_CAN10_TX                    NXP_SIUL2_PINMUX(3, 3, 226, 7, 0, 0)
#define PO9_CAN8_RX                     NXP_SIUL2_PINMUX(3, 3, 233, 0, 84, 4)
#define PO10_CAN9_TX                    NXP_SIUL2_PINMUX(3, 3, 234, 7, 0, 0)
#define PO11_CAN9_RX                    NXP_SIUL2_PINMUX(3, 3, 235, 0, 85, 1)
#define PO12_CAN8_TX                    NXP_SIUL2_PINMUX(3, 3, 236, 1, 0, 0)
#define PO13_CAN9_TX                    NXP_SIUL2_PINMUX(3, 3, 237, 1, 0, 0)
#define PO14_CAN9_RX                    NXP_SIUL2_PINMUX(3, 3, 238, 0, 85, 2)
#define PO15_CAN8_RX                    NXP_SIUL2_PINMUX(3, 3, 239, 0, 84, 3)
#define PP0_CAN8_TX                     NXP_SIUL2_PINMUX(3, 3, 240, 1, 0, 0)
#define PP1_CAN9_RX                     NXP_SIUL2_PINMUX(3, 3, 241, 0, 85, 3)
#define PP2_CAN8_TX                     NXP_SIUL2_PINMUX(3, 3, 242, 1, 0, 0)
#define PP3_CAN9_RX                     NXP_SIUL2_PINMUX(3, 3, 243, 0, 85, 4)
#define PP4_CAN9_TX                     NXP_SIUL2_PINMUX(3, 3, 244, 5, 0, 0)
#define PP5_CAN8_RX                     NXP_SIUL2_PINMUX(3, 3, 245, 0, 84, 2)
#define PP6_CAN9_TX                     NXP_SIUL2_PINMUX(3, 3, 246, 4, 0, 0)
#define PP7_CAN8_TX                     NXP_SIUL2_PINMUX(3, 3, 247, 1, 0, 0)
#define PP9_CAN10_TX                    NXP_SIUL2_PINMUX(3, 3, 249, 2, 0, 0)
#define PP11_CAN10_RX                   NXP_SIUL2_PINMUX(3, 3, 251, 0, 86, 6)
#define PP13_CAN10_TX                   NXP_SIUL2_PINMUX(3, 3, 253, 9, 0, 0)
#define PP14_CAN10_RX                   NXP_SIUL2_PINMUX(3, 3, 254, 0, 86, 5)
#define PQ2_CAN10_TX                    NXP_SIUL2_PINMUX(3, 3, 258, 5, 0, 0)
#define PQ4_CAN10_RX                    NXP_SIUL2_PINMUX(3, 3, 260, 0, 86, 4)
#define PT1_CAN14_RX                    NXP_SIUL2_PINMUX(4, 4, 305, 0, 96, 1)
#define PT2_CAN14_TX                    NXP_SIUL2_PINMUX(4, 4, 306, 8, 0, 0)
#define PT3_CAN15_RX                    NXP_SIUL2_PINMUX(4, 4, 307, 0, 97, 1)
#define PT5_CAN16_RX                    NXP_SIUL2_PINMUX(4, 4, 309, 0, 98, 1)
#define PT6_CAN16_TX                    NXP_SIUL2_PINMUX(4, 4, 310, 4, 0, 0)
#define PT10_CAN15_RX                   NXP_SIUL2_PINMUX(4, 4, 314, 0, 97, 2)
#define PT11_CAN15_TX                   NXP_SIUL2_PINMUX(4, 4, 315, 1, 0, 0)
#define PT12_CAN16_RX                   NXP_SIUL2_PINMUX(4, 4, 316, 0, 98, 2)
#define PT13_CAN16_TX                   NXP_SIUL2_PINMUX(4, 4, 317, 5, 0, 0)
#define PT14_CAN11_RX                   NXP_SIUL2_PINMUX(4, 4, 318, 0, 93, 1)
#define PT15_CAN11_RX                   NXP_SIUL2_PINMUX(4, 4, 319, 0, 93, 2)
#define PU0_CAN15_TX                    NXP_SIUL2_PINMUX(4, 4, 320, 6, 0, 0)
#define PU1_CAN12_RX                    NXP_SIUL2_PINMUX(4, 4, 321, 0, 94, 1)
#define PU3_CAN11_TX                    NXP_SIUL2_PINMUX(4, 4, 323, 7, 0, 0)
#define PU6_CAN12_TX                    NXP_SIUL2_PINMUX(4, 4, 326, 4, 0, 0)
#define PU7_CAN13_RX                    NXP_SIUL2_PINMUX(4, 4, 327, 0, 95, 2)
#define PU8_CAN14_TX                    NXP_SIUL2_PINMUX(4, 4, 328, 10, 0, 0)
#define PU8_CAN12_RX                    NXP_SIUL2_PINMUX(4, 4, 328, 0, 94, 2)
#define PU9_CAN13_RX                    NXP_SIUL2_PINMUX(4, 4, 329, 0, 95, 1)
#define PU10_CAN13_RX                   NXP_SIUL2_PINMUX(4, 4, 330, 0, 95, 3)
#define PU11_CAN13_TX                   NXP_SIUL2_PINMUX(4, 4, 331, 6, 0, 0)
#define PU12_CAN13_TX                   NXP_SIUL2_PINMUX(4, 4, 332, 5, 0, 0)
#define PU13_CAN12_TX                   NXP_SIUL2_PINMUX(4, 4, 333, 4, 0, 0)
#define PU13_CAN14_RX                   NXP_SIUL2_PINMUX(4, 4, 333, 0, 96, 2)
#define PU14_CAN11_TX                   NXP_SIUL2_PINMUX(4, 4, 334, 5, 0, 0)
#define PU15_CAN13_TX                   NXP_SIUL2_PINMUX(4, 4, 335, 5, 0, 0)
#define PV0_CAN11_RX                    NXP_SIUL2_PINMUX(4, 4, 336, 0, 93, 3)
#define PV1_CAN11_TX                    NXP_SIUL2_PINMUX(4, 4, 337, 4, 0, 0)
#define PV2_CAN11_TX                    NXP_SIUL2_PINMUX(4, 4, 338, 4, 0, 0)
#define PV4_CAN13_RX                    NXP_SIUL2_PINMUX(4, 4, 340, 0, 95, 4)
#define PV5_CAN13_TX                    NXP_SIUL2_PINMUX(4, 4, 341, 2, 0, 0)
#define PV6_CAN16_TX                    NXP_SIUL2_PINMUX(4, 4, 342, 2, 0, 0)
#define PV7_CAN16_RX                    NXP_SIUL2_PINMUX(4, 4, 343, 0, 98, 4)
#define PV9_CAN15_TX                    NXP_SIUL2_PINMUX(4, 4, 345, 6, 0, 0)
#define PV10_CAN15_TX                   NXP_SIUL2_PINMUX(4, 4, 346, 2, 0, 0)
#define PV11_CAN15_RX                   NXP_SIUL2_PINMUX(4, 4, 347, 0, 97, 4)
#define PV12_CAN14_RX                   NXP_SIUL2_PINMUX(4, 4, 348, 0, 96, 3)
#define PV13_CAN14_TX                   NXP_SIUL2_PINMUX(4, 4, 349, 4, 0, 0)
#define PV14_CAN15_RX                   NXP_SIUL2_PINMUX(4, 4, 350, 0, 97, 5)
#define PW0_CAN12_RX                    NXP_SIUL2_PINMUX(4, 4, 352, 0, 94, 4)
#define PW1_CAN15_RX                    NXP_SIUL2_PINMUX(4, 4, 353, 0, 97, 3)
#define PW2_CAN15_TX                    NXP_SIUL2_PINMUX(4, 4, 354, 7, 0, 0)
#define PW3_CAN16_RX                    NXP_SIUL2_PINMUX(4, 4, 355, 0, 98, 3)
#define PW4_CAN12_TX                    NXP_SIUL2_PINMUX(4, 4, 356, 4, 0, 0)
#define PW5_CAN16_TX                    NXP_SIUL2_PINMUX(4, 4, 357, 4, 0, 0)
#define PW6_CAN14_TX                    NXP_SIUL2_PINMUX(4, 4, 358, 4, 0, 0)
#define PW7_CAN12_TX                    NXP_SIUL2_PINMUX(4, 4, 359, 3, 0, 0)
#define PW7_CAN16_RX                    NXP_SIUL2_PINMUX(4, 4, 359, 0, 98, 5)
#define PW8_CAN12_RX                    NXP_SIUL2_PINMUX(4, 4, 360, 0, 94, 3)
#define PW9_CAN11_TX                    NXP_SIUL2_PINMUX(4, 4, 361, 4, 0, 0)
#define PW9_CAN14_TX                    NXP_SIUL2_PINMUX(4, 4, 361, 7, 0, 0)
#define PW10_CAN11_RX                   NXP_SIUL2_PINMUX(4, 4, 362, 0, 93, 4)
#define PW10_CAN14_RX                   NXP_SIUL2_PINMUX(4, 4, 362, 0, 96, 4)
#define PW11_CAN14_RX                   NXP_SIUL2_PINMUX(4, 4, 363, 0, 96, 5)

/* LPUART2 */
#define PF0_LPUART2_RX                  NXP_SIUL2_PINMUX(1, 1, 80, 0, 46, 1)
#define PF2_LPUART2_RTS                 NXP_SIUL2_PINMUX(1, 1, 82, 7, 0, 0)
#define PF3_LPUART2_TX_O                NXP_SIUL2_PINMUX(1, 1, 83, 6, 0, 0)
#define PF3_LPUART2_TX_I                NXP_SIUL2_PINMUX(1, 1, 83, 0, 45, 1)
#define PF3_LPUART2_CTS                 NXP_SIUL2_PINMUX(1, 1, 83, 0, 47, 1)
#define PF4_LPUART2_TX_O                NXP_SIUL2_PINMUX(1, 1, 84, 4, 0, 0)
#define PF4_LPUART2_TX_I                NXP_SIUL2_PINMUX(1, 1, 84, 0, 45, 2)
#define PF5_LPUART2_TX_O                NXP_SIUL2_PINMUX(1, 1, 85, 2, 0, 0)
#define PF5_LPUART2_TX_I                NXP_SIUL2_PINMUX(1, 1, 85, 0, 45, 3)
#define PF6_LPUART2_RX                  NXP_SIUL2_PINMUX(1, 1, 86, 0, 46, 2)
#define PF7_LPUART2_RTS                 NXP_SIUL2_PINMUX(1, 1, 87, 1, 0, 0)
#define PF9_LPUART2_RX                  NXP_SIUL2_PINMUX(1, 1, 89, 0, 46, 3)
#define PG15_LPUART2_CTS                NXP_SIUL2_PINMUX(1, 1, 111, 0, 47, 2)

/* LPUART3 */
#define PF1_LPUART3_TX_O                NXP_SIUL2_PINMUX(1, 1, 81, 1, 0, 0)
#define PF1_LPUART3_TX_I                NXP_SIUL2_PINMUX(1, 1, 81, 0, 51, 1)
#define PF15_LPUART3_RX                 NXP_SIUL2_PINMUX(1, 1, 95, 0, 52, 1)
#define PG0_LPUART3_TX_O                NXP_SIUL2_PINMUX(1, 1, 96, 2, 0, 0)
#define PG0_LPUART3_TX_I                NXP_SIUL2_PINMUX(1, 1, 96, 0, 51, 2)
#define PG15_LPUART3_RX                 NXP_SIUL2_PINMUX(1, 1, 111, 0, 52, 2)
#define PI9_LPUART3_TX_O                NXP_SIUL2_PINMUX(1, 1, 137, 2, 0, 0)
#define PI9_LPUART3_TX_I                NXP_SIUL2_PINMUX(1, 1, 137, 0, 51, 3)
#define PI10_LPUART3_RX                 NXP_SIUL2_PINMUX(1, 1, 138, 0, 52, 3)

/* LPUART13 */
#define PF1_LPUART13_TX_O               NXP_SIUL2_PINMUX(1, 1, 81, 8, 0, 0)
#define PF1_LPUART13_TX_I               NXP_SIUL2_PINMUX(1, 1, 81, 0, 101, 1)
#define PF11_LPUART13_TX_O              NXP_SIUL2_PINMUX(1, 1, 91, 1, 0, 0)
#define PF11_LPUART13_TX_I              NXP_SIUL2_PINMUX(1, 1, 91, 0, 101, 2)
#define PG15_LPUART13_RX                NXP_SIUL2_PINMUX(1, 1, 111, 0, 102, 1)
#define PH4_LPUART13_RX                 NXP_SIUL2_PINMUX(1, 1, 116, 0, 102, 2)
#define PI7_LPUART13_TX_O               NXP_SIUL2_PINMUX(1, 1, 135, 6, 0, 0)
#define PI7_LPUART13_TX_I               NXP_SIUL2_PINMUX(1, 1, 135, 0, 101, 4)
#define PI8_LPUART13_RX                 NXP_SIUL2_PINMUX(1, 1, 136, 0, 102, 3)
#define PI9_LPUART13_TX_O               NXP_SIUL2_PINMUX(1, 1, 137, 5, 0, 0)
#define PI9_LPUART13_TX_I               NXP_SIUL2_PINMUX(1, 1, 137, 0, 101, 3)

/* LPUART7 */
#define PF2_LPUART7_TX_O                NXP_SIUL2_PINMUX(1, 1, 82, 5, 0, 0)
#define PF2_LPUART7_TX_I                NXP_SIUL2_PINMUX(1, 1, 82, 0, 71, 2)
#define PF5_LPUART7_RX                  NXP_SIUL2_PINMUX(1, 1, 85, 0, 72, 1)
#define PG6_LPUART7_RX                  NXP_SIUL2_PINMUX(1, 1, 102, 0, 72, 2)
#define PG8_LPUART7_TX_O                NXP_SIUL2_PINMUX(1, 1, 104, 2, 0, 0)
#define PG8_LPUART7_TX_I                NXP_SIUL2_PINMUX(1, 1, 104, 0, 71, 1)
#define PG9_LPUART7_RX                  NXP_SIUL2_PINMUX(1, 1, 105, 0, 72, 3)
#define PI1_LPUART7_TX_O                NXP_SIUL2_PINMUX(1, 1, 129, 3, 0, 0)
#define PI1_LPUART7_TX_I                NXP_SIUL2_PINMUX(1, 1, 129, 0, 71, 3)
#define PI2_LPUART7_RX                  NXP_SIUL2_PINMUX(1, 1, 130, 0, 72, 4)

/* LPUART12 */
#define PF2_LPUART12_TX_O               NXP_SIUL2_PINMUX(1, 1, 82, 8, 0, 0)
#define PF2_LPUART12_TX_I               NXP_SIUL2_PINMUX(1, 1, 82, 0, 96, 1)
#define PF4_LPUART12_RX                 NXP_SIUL2_PINMUX(1, 1, 84, 0, 97, 1)
#define PG12_LPUART12_TX_O              NXP_SIUL2_PINMUX(1, 1, 108, 2, 0, 0)
#define PG12_LPUART12_TX_I              NXP_SIUL2_PINMUX(1, 1, 108, 0, 96, 2)
#define PH0_LPUART12_RX                 NXP_SIUL2_PINMUX(1, 1, 112, 0, 97, 2)
#define PI1_LPUART12_TX_O               NXP_SIUL2_PINMUX(1, 1, 129, 5, 0, 0)
#define PI1_LPUART12_TX_I               NXP_SIUL2_PINMUX(1, 1, 129, 0, 96, 3)
#define PI2_LPUART12_RX                 NXP_SIUL2_PINMUX(1, 1, 130, 0, 97, 3)
#define PI5_LPUART12_TX_O               NXP_SIUL2_PINMUX(1, 1, 133, 4, 0, 0)
#define PI5_LPUART12_TX_I               NXP_SIUL2_PINMUX(1, 1, 133, 0, 96, 5)
#define PI6_LPUART12_RX                 NXP_SIUL2_PINMUX(1, 1, 134, 0, 97, 4)
#define PI7_LPUART12_TX_O               NXP_SIUL2_PINMUX(1, 1, 135, 2, 0, 0)
#define PI7_LPUART12_TX_I               NXP_SIUL2_PINMUX(1, 1, 135, 0, 96, 4)

/* LPUART5 */
#define PF3_LPUART5_TX_O                NXP_SIUL2_PINMUX(1, 1, 83, 1, 0, 0)
#define PF3_LPUART5_TX_I                NXP_SIUL2_PINMUX(1, 1, 83, 0, 61, 1)
#define PF7_LPUART5_RX                  NXP_SIUL2_PINMUX(1, 1, 87, 0, 62, 2)
#define PG3_LPUART5_RX                  NXP_SIUL2_PINMUX(1, 1, 99, 0, 62, 1)
#define PG8_LPUART5_TX_O                NXP_SIUL2_PINMUX(1, 1, 104, 6, 0, 0)
#define PG8_LPUART5_TX_I                NXP_SIUL2_PINMUX(1, 1, 104, 0, 61, 2)
#define PI3_LPUART5_RX                  NXP_SIUL2_PINMUX(1, 1, 131, 0, 62, 4)
#define PI4_LPUART5_TX_O                NXP_SIUL2_PINMUX(1, 1, 132, 2, 0, 0)
#define PI4_LPUART5_TX_I                NXP_SIUL2_PINMUX(1, 1, 132, 0, 61, 3)
#define PI5_LPUART5_RX                  NXP_SIUL2_PINMUX(1, 1, 133, 0, 62, 3)

/* LPUART9 */
#define PF5_LPUART9_RX                  NXP_SIUL2_PINMUX(1, 1, 85, 0, 82, 1)
#define PF6_LPUART9_TX_O                NXP_SIUL2_PINMUX(1, 1, 86, 3, 0, 0)
#define PF6_LPUART9_TX_I                NXP_SIUL2_PINMUX(1, 1, 86, 0, 81, 1)
#define PG1_LPUART9_RX                  NXP_SIUL2_PINMUX(1, 1, 97, 0, 82, 2)
#define PG2_LPUART9_TX_O                NXP_SIUL2_PINMUX(1, 1, 98, 2, 0, 0)
#define PG2_LPUART9_TX_I                NXP_SIUL2_PINMUX(1, 1, 98, 0, 81, 2)
#define PI6_LPUART9_RX                  NXP_SIUL2_PINMUX(1, 1, 134, 0, 82, 3)
#define PI7_LPUART9_TX_O                NXP_SIUL2_PINMUX(1, 1, 135, 5, 0, 0)
#define PI7_LPUART9_TX_I                NXP_SIUL2_PINMUX(1, 1, 135, 0, 81, 3)

/* LPUART6 */
#define PF7_LPUART6_TX_O                NXP_SIUL2_PINMUX(1, 1, 87, 5, 0, 0)
#define PF7_LPUART6_TX_I                NXP_SIUL2_PINMUX(1, 1, 87, 0, 66, 1)
#define PF9_LPUART6_RX                  NXP_SIUL2_PINMUX(1, 1, 89, 0, 67, 1)
#define PG13_LPUART6_TX_O               NXP_SIUL2_PINMUX(1, 1, 109, 1, 0, 0)
#define PG13_LPUART6_TX_I               NXP_SIUL2_PINMUX(1, 1, 109, 0, 66, 2)
#define PG14_LPUART6_RX                 NXP_SIUL2_PINMUX(1, 1, 110, 0, 67, 2)

/* LPUART8 */
#define PF10_LPUART8_RX                 NXP_SIUL2_PINMUX(1, 1, 90, 0, 77, 1)
#define PF13_LPUART8_TX_O               NXP_SIUL2_PINMUX(1, 1, 93, 5, 0, 0)
#define PF13_LPUART8_TX_I               NXP_SIUL2_PINMUX(1, 1, 93, 0, 76, 1)
#define PG10_LPUART8_RX                 NXP_SIUL2_PINMUX(1, 1, 106, 0, 77, 2)
#define PG11_LPUART8_TX_O               NXP_SIUL2_PINMUX(1, 1, 107, 1, 0, 0)
#define PG11_LPUART8_TX_I               NXP_SIUL2_PINMUX(1, 1, 107, 0, 76, 2)
#define PH15_LPUART8_RX                 NXP_SIUL2_PINMUX(1, 1, 127, 0, 77, 3)
#define PI0_LPUART8_TX_O                NXP_SIUL2_PINMUX(1, 1, 128, 3, 0, 0)
#define PI0_LPUART8_TX_I                NXP_SIUL2_PINMUX(1, 1, 128, 0, 76, 3)

/* LPUART4 */
#define PF14_LPUART4_TX_O               NXP_SIUL2_PINMUX(1, 1, 94, 2, 0, 0)
#define PF14_LPUART4_TX_I               NXP_SIUL2_PINMUX(1, 1, 94, 0, 56, 1)
#define PG4_LPUART4_RX                  NXP_SIUL2_PINMUX(1, 1, 100, 0, 57, 1)
#define PG5_LPUART4_RX                  NXP_SIUL2_PINMUX(1, 1, 101, 0, 57, 2)
#define PG6_LPUART4_TX_O                NXP_SIUL2_PINMUX(1, 1, 102, 5, 0, 0)
#define PG6_LPUART4_TX_I                NXP_SIUL2_PINMUX(1, 1, 102, 0, 56, 2)
#define PG7_LPUART4_TX_O                NXP_SIUL2_PINMUX(1, 1, 103, 3, 0, 0)
#define PG7_LPUART4_TX_I                NXP_SIUL2_PINMUX(1, 1, 103, 0, 56, 3)
#define PG9_LPUART4_RX                  NXP_SIUL2_PINMUX(1, 1, 105, 0, 57, 3)

/* SAI1 */
#define PG1_SAI1_D1_O                   NXP_SIUL2_PINMUX(1, 1, 97, 1, 0, 0)
#define PG1_SAI1_D1_I                   NXP_SIUL2_PINMUX(1, 1, 97, 0, 154, 1)
#define PG2_SAI1_D0                     NXP_SIUL2_PINMUX(1, 1, 98, 0, 153, 1)
#define PG3_SAI1_MCLK_O                 NXP_SIUL2_PINMUX(1, 1, 99, 2, 0, 0)
#define PG3_SAI1_MCLK_I                 NXP_SIUL2_PINMUX(1, 1, 99, 0, 155, 1)
#define PG7_SAI1_BCLK_O                 NXP_SIUL2_PINMUX(1, 1, 103, 2, 0, 0)
#define PG7_SAI1_BCLK_I                 NXP_SIUL2_PINMUX(1, 1, 103, 0, 152, 1)
#define PG8_SAI1_D1_O                   NXP_SIUL2_PINMUX(1, 1, 104, 1, 0, 0)
#define PG8_SAI1_D1_I                   NXP_SIUL2_PINMUX(1, 1, 104, 0, 154, 2)
#define PG9_SAI1_D0                     NXP_SIUL2_PINMUX(1, 1, 105, 0, 153, 2)
#define PG10_SAI1_SYNC_O                NXP_SIUL2_PINMUX(1, 1, 106, 3, 0, 0)
#define PG10_SAI1_SYNC_I                NXP_SIUL2_PINMUX(1, 1, 106, 0, 156, 1)
#define PG13_SAI1_SYNC_O                NXP_SIUL2_PINMUX(1, 1, 109, 2, 0, 0)
#define PG13_SAI1_SYNC_I                NXP_SIUL2_PINMUX(1, 1, 109, 0, 156, 2)
#define PG14_SAI1_MCLK_O                NXP_SIUL2_PINMUX(1, 1, 110, 3, 0, 0)
#define PG14_SAI1_MCLK_I                NXP_SIUL2_PINMUX(1, 1, 110, 0, 155, 2)
#define PG15_SAI1_BCLK_O                NXP_SIUL2_PINMUX(1, 1, 111, 2, 0, 0)
#define PG15_SAI1_BCLK_I                NXP_SIUL2_PINMUX(1, 1, 111, 0, 152, 2)

/* LPUART11 */
#define PG1_LPUART11_RX                 NXP_SIUL2_PINMUX(1, 1, 97, 0, 92, 1)
#define PG2_LPUART11_TX_O               NXP_SIUL2_PINMUX(1, 1, 98, 5, 0, 0)
#define PG2_LPUART11_TX_I               NXP_SIUL2_PINMUX(1, 1, 98, 0, 91, 1)
#define PG3_LPUART11_RX                 NXP_SIUL2_PINMUX(1, 1, 99, 0, 92, 2)
#define PG8_LPUART11_TX_O               NXP_SIUL2_PINMUX(1, 1, 104, 7, 0, 0)
#define PG8_LPUART11_TX_I               NXP_SIUL2_PINMUX(1, 1, 104, 0, 91, 2)
#define PI0_LPUART11_RX                 NXP_SIUL2_PINMUX(1, 1, 128, 0, 92, 3)
#define PI1_LPUART11_TX_O               NXP_SIUL2_PINMUX(1, 1, 129, 2, 0, 0)
#define PI1_LPUART11_TX_I               NXP_SIUL2_PINMUX(1, 1, 129, 0, 91, 3)
#define PI3_LPUART11_TX_O               NXP_SIUL2_PINMUX(1, 1, 131, 3, 0, 0)
#define PI3_LPUART11_TX_I               NXP_SIUL2_PINMUX(1, 1, 131, 0, 91, 4)
#define PI4_LPUART11_RX                 NXP_SIUL2_PINMUX(1, 1, 132, 0, 92, 4)

/* HSE2_LPUART */
#define PG9_HSE2_LPUART_CTS             NXP_SIUL2_PINMUX(1, 1, 105, 0, 202, 1)
#define PG10_HSE2_LPUART_RTS            NXP_SIUL2_PINMUX(1, 1, 106, 15, 0, 0)
#define PG11_HSE2_LPUART_RX             NXP_SIUL2_PINMUX(1, 1, 107, 0, 201, 1)
#define PG12_HSE2_LPUART_TX_O           NXP_SIUL2_PINMUX(1, 1, 108, 15, 0, 0)
#define PG12_HSE2_LPUART_TX_I           NXP_SIUL2_PINMUX(1, 1, 108, 0, 200, 1)

/* LPUART10 */
#define PG10_LPUART10_RX                NXP_SIUL2_PINMUX(1, 1, 106, 0, 87, 1)
#define PG11_LPUART10_TX_O              NXP_SIUL2_PINMUX(1, 1, 107, 5, 0, 0)
#define PG11_LPUART10_TX_I              NXP_SIUL2_PINMUX(1, 1, 107, 0, 86, 1)
#define PH14_LPUART10_TX_O              NXP_SIUL2_PINMUX(1, 1, 126, 4, 0, 0)
#define PH14_LPUART10_TX_I              NXP_SIUL2_PINMUX(1, 1, 126, 0, 86, 2)
#define PH15_LPUART10_RX                NXP_SIUL2_PINMUX(1, 1, 127, 0, 87, 2)
#define PI8_LPUART10_RX                 NXP_SIUL2_PINMUX(1, 1, 136, 0, 87, 3)

/* LPE_SIUL2 */
#define PK0_LPE_SIUL2_EIRQ0             NXP_SIUL2_PINMUX(2, 2, 160, 0, 0, 1)
#define PK1_LPE_SIUL2_EIRQ1             NXP_SIUL2_PINMUX(2, 2, 161, 0, 1, 1)
#define PK2_LPE_SIUL2_EIRQ10            NXP_SIUL2_PINMUX(2, 2, 162, 0, 10, 1)
#define PK3_LPE_SIUL2_EIRQ4             NXP_SIUL2_PINMUX(2, 2, 163, 0, 4, 1)
#define PK4_LPE_SIUL2_EIRQ6             NXP_SIUL2_PINMUX(2, 2, 164, 0, 6, 1)
#define PK5_LPE_SIUL2_EIRQ13            NXP_SIUL2_PINMUX(2, 2, 165, 0, 13, 1)
#define PK6_LPE_SIUL2_EIRQ12            NXP_SIUL2_PINMUX(2, 2, 166, 0, 12, 1)
#define PK7_LPE_SIUL2_EIRQ11            NXP_SIUL2_PINMUX(2, 2, 167, 0, 11, 1)
#define PK8_LPE_SIUL2_EIRQ9             NXP_SIUL2_PINMUX(2, 2, 168, 0, 9, 1)
#define PK9_LPE_SIUL2_EIRQ14            NXP_SIUL2_PINMUX(2, 2, 169, 0, 14, 1)
#define PK11_LPE_SIUL2_EIRQ4            NXP_SIUL2_PINMUX(2, 2, 171, 0, 4, 2)
#define PK12_LPE_SIUL2_EIRQ5            NXP_SIUL2_PINMUX(2, 2, 172, 0, 5, 2)
#define PK13_LPE_SIUL2_EIRQ6            NXP_SIUL2_PINMUX(2, 2, 173, 0, 6, 3)
#define PK14_LPE_SIUL2_EIRQ7            NXP_SIUL2_PINMUX(2, 2, 174, 0, 7, 2)
#define PK15_LPE_SIUL2_EIRQ8            NXP_SIUL2_PINMUX(2, 2, 175, 0, 8, 2)
#define PL0_LPE_SIUL2_EIRQ9             NXP_SIUL2_PINMUX(2, 2, 176, 0, 9, 2)
#define PL1_LPE_SIUL2_EIRQ10            NXP_SIUL2_PINMUX(2, 2, 177, 0, 10, 2)
#define PL2_LPE_SIUL2_EIRQ11            NXP_SIUL2_PINMUX(2, 2, 178, 0, 11, 2)
#define PL3_LPE_SIUL2_EIRQ12            NXP_SIUL2_PINMUX(2, 2, 179, 0, 12, 3)
#define PL4_LPE_SIUL2_EIRQ13            NXP_SIUL2_PINMUX(2, 2, 180, 0, 13, 3)
#define PL5_LPE_SIUL2_EIRQ14            NXP_SIUL2_PINMUX(2, 2, 181, 0, 14, 3)
#define PL6_LPE_SIUL2_EIRQ15            NXP_SIUL2_PINMUX(2, 2, 182, 0, 15, 2)
#define PL7_LPE_SIUL2_EIRQ0             NXP_SIUL2_PINMUX(2, 2, 183, 0, 0, 3)
#define PL8_LPE_SIUL2_EIRQ1             NXP_SIUL2_PINMUX(2, 2, 184, 0, 1, 3)
#define PL9_LPE_SIUL2_EIRQ2             NXP_SIUL2_PINMUX(2, 2, 185, 0, 2, 3)
#define PL10_LPE_SIUL2_EIRQ3            NXP_SIUL2_PINMUX(2, 2, 186, 0, 3, 3)
#define PL11_LPE_SIUL2_EIRQ4            NXP_SIUL2_PINMUX(2, 2, 187, 0, 4, 3)
#define PL12_LPE_SIUL2_EIRQ5            NXP_SIUL2_PINMUX(2, 2, 188, 0, 5, 3)
#define PL13_LPE_SIUL2_EIRQ5            NXP_SIUL2_PINMUX(2, 2, 189, 0, 5, 4)
#define PL14_LPE_SIUL2_EIRQ6            NXP_SIUL2_PINMUX(2, 2, 190, 0, 6, 4)
#define PL15_LPE_SIUL2_EIRQ7            NXP_SIUL2_PINMUX(2, 2, 191, 0, 7, 3)
#define PM0_LPE_SIUL2_EIRQ5             NXP_SIUL2_PINMUX(2, 2, 192, 0, 5, 1)
#define PM1_LPE_SIUL2_EIRQ8             NXP_SIUL2_PINMUX(2, 2, 193, 0, 8, 1)
#define PM2_LPE_SIUL2_EIRQ3             NXP_SIUL2_PINMUX(2, 2, 194, 0, 3, 1)
#define PM3_LPE_SIUL2_EIRQ7             NXP_SIUL2_PINMUX(2, 2, 195, 0, 7, 1)
#define PM4_LPE_SIUL2_EIRQ2             NXP_SIUL2_PINMUX(2, 2, 196, 0, 2, 1)
#define PM6_LPE_SIUL2_EIRQ6             NXP_SIUL2_PINMUX(2, 2, 198, 0, 6, 2)
#define PM7_LPE_SIUL2_EIRQ12            NXP_SIUL2_PINMUX(2, 2, 199, 0, 12, 2)
#define PM8_LPE_SIUL2_EIRQ13            NXP_SIUL2_PINMUX(2, 2, 200, 0, 13, 2)
#define PM9_LPE_SIUL2_EIRQ14            NXP_SIUL2_PINMUX(2, 2, 201, 0, 14, 2)
#define PM10_LPE_SIUL2_EIRQ15           NXP_SIUL2_PINMUX(2, 2, 202, 0, 15, 1)
#define PM12_LPE_SIUL2_EIRQ0            NXP_SIUL2_PINMUX(2, 2, 204, 0, 0, 2)
#define PM13_LPE_SIUL2_EIRQ1            NXP_SIUL2_PINMUX(2, 2, 205, 0, 1, 2)
#define PM14_LPE_SIUL2_EIRQ2            NXP_SIUL2_PINMUX(2, 2, 206, 0, 2, 2)
#define PM15_LPE_SIUL2_EIRQ3            NXP_SIUL2_PINMUX(2, 2, 207, 0, 3, 2)

/* LPE_LPSPI1 */
#define PK0_LPE_LPSPI1_SCK_O            NXP_SIUL2_PINMUX(2, 2, 160, 1, 0, 0)
#define PK0_LPE_LPSPI1_SCK_I            NXP_SIUL2_PINMUX(2, 2, 160, 0, 31, 1)
#define PK1_LPE_LPSPI1_SCK_O            NXP_SIUL2_PINMUX(2, 2, 161, 1, 0, 0)
#define PK1_LPE_LPSPI1_SCK_I            NXP_SIUL2_PINMUX(2, 2, 161, 0, 31, 2)
#define PK2_LPE_LPSPI1_PCS1_O           NXP_SIUL2_PINMUX(2, 2, 162, 3, 0, 0)
#define PK2_LPE_LPSPI1_PCS1_I           NXP_SIUL2_PINMUX(2, 2, 162, 0, 30, 1)
#define PK3_LPE_LPSPI1_SOUT_O           NXP_SIUL2_PINMUX(2, 2, 163, 1, 0, 0)
#define PK3_LPE_LPSPI1_SOUT_I           NXP_SIUL2_PINMUX(2, 2, 163, 0, 33, 1)
#define PK4_LPE_LPSPI1_SCK_O            NXP_SIUL2_PINMUX(2, 2, 164, 2, 0, 0)
#define PK4_LPE_LPSPI1_SCK_I            NXP_SIUL2_PINMUX(2, 2, 164, 0, 31, 3)
#define PK5_LPE_LPSPI1_PCS0_O           NXP_SIUL2_PINMUX(2, 2, 165, 6, 0, 0)
#define PK5_LPE_LPSPI1_PCS0_I           NXP_SIUL2_PINMUX(2, 2, 165, 0, 29, 1)
#define PK6_LPE_LPSPI1_SIN_O            NXP_SIUL2_PINMUX(2, 2, 166, 1, 0, 0)
#define PK6_LPE_LPSPI1_SIN_I            NXP_SIUL2_PINMUX(2, 2, 166, 0, 32, 1)
#define PL7_LPE_LPSPI1_SOUT_O           NXP_SIUL2_PINMUX(2, 2, 183, 3, 0, 0)
#define PL7_LPE_LPSPI1_SOUT_I           NXP_SIUL2_PINMUX(2, 2, 183, 0, 33, 4)
#define PL8_LPE_LPSPI1_PCS0_O           NXP_SIUL2_PINMUX(2, 2, 184, 4, 0, 0)
#define PL8_LPE_LPSPI1_PCS0_I           NXP_SIUL2_PINMUX(2, 2, 184, 0, 29, 4)
#define PL9_LPE_LPSPI1_PCS1_O           NXP_SIUL2_PINMUX(2, 2, 185, 1, 0, 0)
#define PL9_LPE_LPSPI1_PCS1_I           NXP_SIUL2_PINMUX(2, 2, 185, 0, 30, 3)
#define PL10_LPE_LPSPI1_SCK_O           NXP_SIUL2_PINMUX(2, 2, 186, 1, 0, 0)
#define PL10_LPE_LPSPI1_SCK_I           NXP_SIUL2_PINMUX(2, 2, 186, 0, 31, 5)
#define PL11_LPE_LPSPI1_SIN_O           NXP_SIUL2_PINMUX(2, 2, 187, 4, 0, 0)
#define PL11_LPE_LPSPI1_SIN_I           NXP_SIUL2_PINMUX(2, 2, 187, 0, 32, 4)
#define PM1_LPE_LPSPI1_PCS0_O           NXP_SIUL2_PINMUX(2, 2, 193, 1, 0, 0)
#define PM1_LPE_LPSPI1_PCS0_I           NXP_SIUL2_PINMUX(2, 2, 193, 0, 29, 2)
#define PM3_LPE_LPSPI1_SIN_O            NXP_SIUL2_PINMUX(2, 2, 195, 1, 0, 0)
#define PM3_LPE_LPSPI1_SIN_I            NXP_SIUL2_PINMUX(2, 2, 195, 0, 32, 2)
#define PM9_LPE_LPSPI1_SOUT_O           NXP_SIUL2_PINMUX(2, 2, 201, 3, 0, 0)
#define PM9_LPE_LPSPI1_SOUT_I           NXP_SIUL2_PINMUX(2, 2, 201, 0, 33, 2)
#define PM11_LPE_LPSPI1_PCS1_O          NXP_SIUL2_PINMUX(2, 2, 203, 3, 0, 0)
#define PM11_LPE_LPSPI1_PCS1_I          NXP_SIUL2_PINMUX(2, 2, 203, 0, 30, 2)
#define PM12_LPE_LPSPI1_PCS0_O          NXP_SIUL2_PINMUX(2, 2, 204, 5, 0, 0)
#define PM12_LPE_LPSPI1_PCS0_I          NXP_SIUL2_PINMUX(2, 2, 204, 0, 29, 3)
#define PM13_LPE_LPSPI1_SOUT_O          NXP_SIUL2_PINMUX(2, 2, 205, 3, 0, 0)
#define PM13_LPE_LPSPI1_SOUT_I          NXP_SIUL2_PINMUX(2, 2, 205, 0, 33, 3)
#define PM14_LPE_LPSPI1_SCK_O           NXP_SIUL2_PINMUX(2, 2, 206, 4, 0, 0)
#define PM14_LPE_LPSPI1_SCK_I           NXP_SIUL2_PINMUX(2, 2, 206, 0, 31, 4)
#define PM15_LPE_LPSPI1_SIN_O           NXP_SIUL2_PINMUX(2, 2, 207, 2, 0, 0)
#define PM15_LPE_LPSPI1_SIN_I           NXP_SIUL2_PINMUX(2, 2, 207, 0, 32, 3)

/* LPE_CXPI0 */
#define PK0_LPE_CXPI0_TX                NXP_SIUL2_PINMUX(2, 2, 160, 2, 0, 0)
#define PK2_LPE_CXPI0_RX                NXP_SIUL2_PINMUX(2, 2, 162, 0, 101, 1)
#define PK7_LPE_CXPI0_TX                NXP_SIUL2_PINMUX(2, 2, 167, 8, 0, 0)
#define PK8_LPE_CXPI0_RX                NXP_SIUL2_PINMUX(2, 2, 168, 0, 101, 2)
#define PL4_LPE_CXPI0_TX                NXP_SIUL2_PINMUX(2, 2, 180, 2, 0, 0)
#define PL5_LPE_CXPI0_RX                NXP_SIUL2_PINMUX(2, 2, 181, 0, 101, 5)
#define PM0_LPE_CXPI0_RX                NXP_SIUL2_PINMUX(2, 2, 192, 0, 101, 3)
#define PM2_LPE_CXPI0_TX                NXP_SIUL2_PINMUX(2, 2, 194, 6, 0, 0)
#define PM12_LPE_CXPI0_TX               NXP_SIUL2_PINMUX(2, 2, 204, 3, 0, 0)
#define PM13_LPE_CXPI0_RX               NXP_SIUL2_PINMUX(2, 2, 205, 0, 101, 4)

/* LPE_LPUART0 */
#define PK0_LPE_LPUART0_RTS             NXP_SIUL2_PINMUX(2, 2, 160, 3, 0, 0)
#define PK1_LPE_LPUART0_CTS             NXP_SIUL2_PINMUX(2, 2, 161, 0, 45, 1)
#define PK2_LPE_LPUART0_RX              NXP_SIUL2_PINMUX(2, 2, 162, 0, 44, 1)
#define PK3_LPE_LPUART0_TX_O            NXP_SIUL2_PINMUX(2, 2, 163, 5, 0, 0)
#define PK3_LPE_LPUART0_TX_I            NXP_SIUL2_PINMUX(2, 2, 163, 0, 43, 1)
#define PK4_LPE_LPUART0_RX              NXP_SIUL2_PINMUX(2, 2, 164, 0, 44, 2)
#define PK5_LPE_LPUART0_CTS             NXP_SIUL2_PINMUX(2, 2, 165, 0, 45, 2)
#define PK6_LPE_LPUART0_RTS             NXP_SIUL2_PINMUX(2, 2, 166, 7, 0, 0)
#define PK7_LPUART_RIN_B                NXP_SIUL2_PINMUX(2, 2, 167, 0, 48, 1)
#define PK9_LPUART_DTR_B                NXP_SIUL2_PINMUX(2, 2, 169, 4, 0, 0)
#define PL2_LPE_LPUART0_RTS             NXP_SIUL2_PINMUX(2, 2, 178, 6, 0, 0)
#define PL3_LPE_LPUART0_CTS             NXP_SIUL2_PINMUX(2, 2, 179, 0, 45, 4)
#define PL4_LPE_LPUART0_RX              NXP_SIUL2_PINMUX(2, 2, 180, 0, 44, 4)
#define PL5_LPE_LPUART0_TX_O            NXP_SIUL2_PINMUX(2, 2, 181, 1, 0, 0)
#define PL5_LPE_LPUART0_TX_I            NXP_SIUL2_PINMUX(2, 2, 181, 0, 43, 4)
#define PL7_LPE_LPUART0_RX              NXP_SIUL2_PINMUX(2, 2, 183, 0, 44, 5)
#define PL8_LPE_LPUART0_TX_O            NXP_SIUL2_PINMUX(2, 2, 184, 6, 0, 0)
#define PL8_LPE_LPUART0_TX_I            NXP_SIUL2_PINMUX(2, 2, 184, 0, 43, 5)
#define PL9_LPUART_DCD_B                NXP_SIUL2_PINMUX(2, 2, 185, 0, 47, 2)
#define PL10_LPE_LPUART0_RTS            NXP_SIUL2_PINMUX(2, 2, 186, 6, 0, 0)
#define PL11_LPE_LPUART0_CTS            NXP_SIUL2_PINMUX(2, 2, 187, 0, 45, 5)
#define PL12_LPUART_DSR_B               NXP_SIUL2_PINMUX(2, 2, 188, 0, 46, 2)
#define PL13_LPUART_DTR_B               NXP_SIUL2_PINMUX(2, 2, 189, 4, 0, 0)
#define PL14_LPUART_RIN_B               NXP_SIUL2_PINMUX(2, 2, 190, 0, 48, 2)
#define PM3_LPE_LPUART0_TX_O            NXP_SIUL2_PINMUX(2, 2, 195, 5, 0, 0)
#define PM3_LPE_LPUART0_TX_I            NXP_SIUL2_PINMUX(2, 2, 195, 0, 43, 2)
#define PM6_LPE_LPUART0_RTS             NXP_SIUL2_PINMUX(2, 2, 198, 4, 0, 0)
#define PM7_LPE_LPUART0_TX_O            NXP_SIUL2_PINMUX(2, 2, 199, 2, 0, 0)
#define PM7_LPE_LPUART0_TX_I            NXP_SIUL2_PINMUX(2, 2, 199, 0, 43, 3)
#define PM8_LPE_LPUART0_RX              NXP_SIUL2_PINMUX(2, 2, 200, 0, 44, 3)
#define PM9_LPE_LPUART0_CTS             NXP_SIUL2_PINMUX(2, 2, 201, 0, 45, 3)
#define PM10_LPUART_DCD_B               NXP_SIUL2_PINMUX(2, 2, 202, 0, 47, 1)
#define PM11_LPUART_DSR_B               NXP_SIUL2_PINMUX(2, 2, 203, 0, 46, 1)

/* LPE_LPI2C0 */
#define PK0_LPE_LPI2C0_SCLS_O           NXP_SIUL2_PINMUX(2, 2, 160, 4, 0, 0)
#define PK0_LPE_LPI2C0_SCLS_I           NXP_SIUL2_PINMUX(2, 2, 160, 0, 40, 1)
#define PK2_LPE_LPI2C0_SCLS_O           NXP_SIUL2_PINMUX(2, 2, 162, 9, 0, 0)
#define PK2_LPE_LPI2C0_SCLS_I           NXP_SIUL2_PINMUX(2, 2, 162, 0, 40, 2)
#define PK3_LPE_LPI2C0_SDAS_O           NXP_SIUL2_PINMUX(2, 2, 163, 2, 0, 0)
#define PK3_LPE_LPI2C0_SCL_O            NXP_SIUL2_PINMUX(2, 2, 163, 13, 0, 0)
#define PK3_LPE_LPI2C0_SCL_I            NXP_SIUL2_PINMUX(2, 2, 163, 0, 38, 2)
#define PK3_LPE_LPI2C0_SDAS_I           NXP_SIUL2_PINMUX(2, 2, 163, 0, 41, 1)
#define PK4_LPE_LPI2C0_HREQ             NXP_SIUL2_PINMUX(2, 2, 164, 0, 37, 1)
#define PK5_LPE_LPI2C0_SDAS_O           NXP_SIUL2_PINMUX(2, 2, 165, 1, 0, 0)
#define PK5_LPE_LPI2C0_SDAS_I           NXP_SIUL2_PINMUX(2, 2, 165, 0, 41, 2)
#define PK6_LPE_LPI2C0_SDA_O            NXP_SIUL2_PINMUX(2, 2, 166, 2, 0, 0)
#define PK6_LPE_LPI2C0_SDA_I            NXP_SIUL2_PINMUX(2, 2, 166, 0, 39, 2)
#define PK7_LPE_LPI2C0_SCL_O            NXP_SIUL2_PINMUX(2, 2, 167, 3, 0, 0)
#define PK7_LPE_LPI2C0_SCL_I            NXP_SIUL2_PINMUX(2, 2, 167, 0, 38, 3)
#define PK9_LPE_LPI2C0_SCL_O            NXP_SIUL2_PINMUX(2, 2, 169, 2, 0, 0)
#define PK9_LPE_LPI2C0_SCL_I            NXP_SIUL2_PINMUX(2, 2, 169, 0, 38, 4)
#define PL7_LPE_LPI2C0_SDAS_O           NXP_SIUL2_PINMUX(2, 2, 183, 4, 0, 0)
#define PL7_LPE_LPI2C0_SDAS_I           NXP_SIUL2_PINMUX(2, 2, 183, 0, 41, 6)
#define PL8_LPE_LPI2C0_SCL_O            NXP_SIUL2_PINMUX(2, 2, 184, 3, 0, 0)
#define PL8_LPE_LPI2C0_SCL_I            NXP_SIUL2_PINMUX(2, 2, 184, 0, 38, 6)
#define PL9_LPE_LPI2C0_HREQ             NXP_SIUL2_PINMUX(2, 2, 185, 0, 37, 5)
#define PL10_LPE_LPI2C0_SCLS_O          NXP_SIUL2_PINMUX(2, 2, 186, 4, 0, 0)
#define PL10_LPE_LPI2C0_SCLS_I          NXP_SIUL2_PINMUX(2, 2, 186, 0, 40, 5)
#define PL11_LPE_LPI2C0_SDA_O           NXP_SIUL2_PINMUX(2, 2, 187, 3, 0, 0)
#define PL11_LPE_LPI2C0_SDA_I           NXP_SIUL2_PINMUX(2, 2, 187, 0, 39, 6)
#define PM0_LPE_LPI2C0_SDA_O            NXP_SIUL2_PINMUX(2, 2, 192, 2, 0, 0)
#define PM0_LPE_LPI2C0_SDA_I            NXP_SIUL2_PINMUX(2, 2, 192, 0, 39, 3)
#define PM1_LPE_LPI2C0_SDAS_O           NXP_SIUL2_PINMUX(2, 2, 193, 4, 0, 0)
#define PM1_LPE_LPI2C0_SDAS_I           NXP_SIUL2_PINMUX(2, 2, 193, 0, 41, 3)
#define PM2_LPE_LPI2C0_SCL_O            NXP_SIUL2_PINMUX(2, 2, 194, 3, 0, 0)
#define PM2_LPE_LPI2C0_SCL_I            NXP_SIUL2_PINMUX(2, 2, 194, 0, 38, 5)
#define PM3_LPE_LPI2C0_HREQ             NXP_SIUL2_PINMUX(2, 2, 195, 0, 37, 2)
#define PM6_LPE_LPI2C0_SDA_O            NXP_SIUL2_PINMUX(2, 2, 198, 2, 0, 0)
#define PM6_LPE_LPI2C0_SDA_I            NXP_SIUL2_PINMUX(2, 2, 198, 0, 39, 4)
#define PM7_LPE_LPI2C0_SDAS_O           NXP_SIUL2_PINMUX(2, 2, 199, 1, 0, 0)
#define PM7_LPE_LPI2C0_SDAS_I           NXP_SIUL2_PINMUX(2, 2, 199, 0, 41, 4)
#define PM8_LPE_LPI2C0_SCLS_O           NXP_SIUL2_PINMUX(2, 2, 200, 1, 0, 0)
#define PM8_LPE_LPI2C0_SCLS_I           NXP_SIUL2_PINMUX(2, 2, 200, 0, 40, 3)
#define PM9_LPE_LPI2C0_HREQ             NXP_SIUL2_PINMUX(2, 2, 201, 0, 37, 3)
#define PM12_LPE_LPI2C0_SDA_O           NXP_SIUL2_PINMUX(2, 2, 204, 1, 0, 0)
#define PM12_LPE_LPI2C0_SDA_I           NXP_SIUL2_PINMUX(2, 2, 204, 0, 39, 5)
#define PM13_LPE_LPI2C0_SDAS_O          NXP_SIUL2_PINMUX(2, 2, 205, 1, 0, 0)
#define PM13_LPE_LPI2C0_SDAS_I          NXP_SIUL2_PINMUX(2, 2, 205, 0, 41, 5)
#define PM14_LPE_LPI2C0_SCLS_O          NXP_SIUL2_PINMUX(2, 2, 206, 1, 0, 0)
#define PM14_LPE_LPI2C0_SCLS_I          NXP_SIUL2_PINMUX(2, 2, 206, 0, 40, 4)
#define PM15_LPE_LPI2C0_HREQ            NXP_SIUL2_PINMUX(2, 2, 207, 0, 37, 4)

/* LPE_FTM */
#define PK0_LPE_FTM_CH3_O               NXP_SIUL2_PINMUX(2, 2, 160, 5, 0, 0)
#define PK0_LPE_FTM_CH3_I               NXP_SIUL2_PINMUX(2, 2, 160, 0, 77, 1)
#define PK1_LPE_FTM_CH0_O               NXP_SIUL2_PINMUX(2, 2, 161, 3, 0, 0)
#define PK1_LPE_FTM_CH0_I               NXP_SIUL2_PINMUX(2, 2, 161, 0, 74, 1)
#define PK2_LPE_FTM_CH1_O               NXP_SIUL2_PINMUX(2, 2, 162, 4, 0, 0)
#define PK2_LPE_FTM_CH1_I               NXP_SIUL2_PINMUX(2, 2, 162, 0, 75, 1)
#define PK3_LPE_FTM_CH4_O               NXP_SIUL2_PINMUX(2, 2, 163, 3, 0, 0)
#define PK3_LPE_FTM_CH4_I               NXP_SIUL2_PINMUX(2, 2, 163, 0, 78, 1)
#define PK3_LPE_FTM_QD_PHA              NXP_SIUL2_PINMUX(2, 2, 163, 0, 86, 2)
#define PK4_LPE_FTM_CH6_O               NXP_SIUL2_PINMUX(2, 2, 164, 1, 0, 0)
#define PK4_LPE_FTM_CH6_I               NXP_SIUL2_PINMUX(2, 2, 164, 0, 80, 1)
#define PK5_LPE_FTM_CH7_O               NXP_SIUL2_PINMUX(2, 2, 165, 3, 0, 0)
#define PK5_LPE_FTM_CH7_I               NXP_SIUL2_PINMUX(2, 2, 165, 0, 81, 1)
#define PK6_LPE_FTM_CH5_O               NXP_SIUL2_PINMUX(2, 2, 166, 8, 0, 0)
#define PK6_LPE_FTM_CH5_I               NXP_SIUL2_PINMUX(2, 2, 166, 0, 79, 1)
#define PK6_LPE_FTM_QD_PHB              NXP_SIUL2_PINMUX(2, 2, 166, 0, 87, 2)
#define PK7_LPE_FTM_CH4_O               NXP_SIUL2_PINMUX(2, 2, 167, 4, 0, 0)
#define PK7_LPE_FTM_CH4_I               NXP_SIUL2_PINMUX(2, 2, 167, 0, 78, 2)
#define PK8_LPE_FTM_FLT3                NXP_SIUL2_PINMUX(2, 2, 168, 0, 85, 1)
#define PK9_LPE_FTM_FLT3                NXP_SIUL2_PINMUX(2, 2, 169, 0, 85, 2)
#define PK9_LPE_FTM_QD_PHA              NXP_SIUL2_PINMUX(2, 2, 169, 0, 86, 3)
#define PK10_LPE_FTM_CH5_O              NXP_SIUL2_PINMUX(2, 2, 170, 2, 0, 0)
#define PK10_LPE_FTM_CH5_I              NXP_SIUL2_PINMUX(2, 2, 170, 0, 79, 3)
#define PK11_LPE_FTM_FLT3               NXP_SIUL2_PINMUX(2, 2, 171, 0, 85, 4)
#define PK12_LPE_FTM_QD_PHB             NXP_SIUL2_PINMUX(2, 2, 172, 0, 87, 4)
#define PK13_LPE_FTM_CH0_O              NXP_SIUL2_PINMUX(2, 2, 173, 2, 0, 0)
#define PK13_LPE_FTM_CH0_I              NXP_SIUL2_PINMUX(2, 2, 173, 0, 74, 7)
#define PK14_LPE_FTM_QD_PHA             NXP_SIUL2_PINMUX(2, 2, 174, 0, 86, 4)
#define PK15_LPE_FTM_CH2_O              NXP_SIUL2_PINMUX(2, 2, 175, 2, 0, 0)
#define PK15_LPE_FTM_CH2_I              NXP_SIUL2_PINMUX(2, 2, 175, 0, 76, 4)
#define PL0_LPE_FTM_CH1_O               NXP_SIUL2_PINMUX(2, 2, 176, 2, 0, 0)
#define PL0_LPE_FTM_CH1_I               NXP_SIUL2_PINMUX(2, 2, 176, 0, 75, 3)
#define PL1_LPE_FTM_CH4_O               NXP_SIUL2_PINMUX(2, 2, 177, 1, 0, 0)
#define PL1_LPE_FTM_CH4_I               NXP_SIUL2_PINMUX(2, 2, 177, 0, 78, 5)
#define PL2_LPE_FTM_CH3_O               NXP_SIUL2_PINMUX(2, 2, 178, 1, 0, 0)
#define PL2_LPE_FTM_CH3_I               NXP_SIUL2_PINMUX(2, 2, 178, 0, 77, 5)
#define PL3_LPE_FTM_CH6_O               NXP_SIUL2_PINMUX(2, 2, 179, 3, 0, 0)
#define PL3_LPE_FTM_CH6_I               NXP_SIUL2_PINMUX(2, 2, 179, 0, 80, 4)
#define PL4_LPE_FTM_CH5_O               NXP_SIUL2_PINMUX(2, 2, 180, 5, 0, 0)
#define PL4_LPE_FTM_CH5_I               NXP_SIUL2_PINMUX(2, 2, 180, 0, 79, 6)
#define PL5_LPE_FTM_CH7_O               NXP_SIUL2_PINMUX(2, 2, 181, 2, 0, 0)
#define PL5_LPE_FTM_CH7_I               NXP_SIUL2_PINMUX(2, 2, 181, 0, 81, 5)
#define PL6_LPE_FTM_CH5_O               NXP_SIUL2_PINMUX(2, 2, 182, 3, 0, 0)
#define PL6_LPE_FTM_CH5_I               NXP_SIUL2_PINMUX(2, 2, 182, 0, 79, 5)
#define PL7_LPE_FTM_CH4_O               NXP_SIUL2_PINMUX(2, 2, 183, 2, 0, 0)
#define PL7_LPE_FTM_CH4_I               NXP_SIUL2_PINMUX(2, 2, 183, 0, 78, 4)
#define PL8_LPE_FTM_CH1_O               NXP_SIUL2_PINMUX(2, 2, 184, 1, 0, 0)
#define PL8_LPE_FTM_CH1_I               NXP_SIUL2_PINMUX(2, 2, 184, 0, 75, 4)
#define PL9_LPE_FTM_FLT3                NXP_SIUL2_PINMUX(2, 2, 185, 0, 85, 5)
#define PL10_LPE_FTM_CH5_O              NXP_SIUL2_PINMUX(2, 2, 186, 2, 0, 0)
#define PL10_LPE_FTM_CH5_I              NXP_SIUL2_PINMUX(2, 2, 186, 0, 79, 4)
#define PL11_LPE_FTM_CH0_O              NXP_SIUL2_PINMUX(2, 2, 187, 1, 0, 0)
#define PL11_LPE_FTM_CH0_I              NXP_SIUL2_PINMUX(2, 2, 187, 0, 74, 6)
#define PL12_LPE_FTM_CH3_O              NXP_SIUL2_PINMUX(2, 2, 188, 1, 0, 0)
#define PL12_LPE_FTM_CH3_I              NXP_SIUL2_PINMUX(2, 2, 188, 0, 77, 4)
#define PL13_LPE_FTM_CH2_O              NXP_SIUL2_PINMUX(2, 2, 189, 2, 0, 0)
#define PL13_LPE_FTM_CH2_I              NXP_SIUL2_PINMUX(2, 2, 189, 0, 76, 5)
#define PL14_LPE_FTM_CH7_O              NXP_SIUL2_PINMUX(2, 2, 190, 2, 0, 0)
#define PL14_LPE_FTM_CH7_I              NXP_SIUL2_PINMUX(2, 2, 190, 0, 81, 4)
#define PL15_LPE_FTM_CH6_O              NXP_SIUL2_PINMUX(2, 2, 191, 4, 0, 0)
#define PL15_LPE_FTM_CH6_I              NXP_SIUL2_PINMUX(2, 2, 191, 0, 80, 5)
#define PM0_LPE_FTM_QD_PHB              NXP_SIUL2_PINMUX(2, 2, 192, 0, 87, 3)
#define PM1_LPE_FTM_CH6_O               NXP_SIUL2_PINMUX(2, 2, 193, 2, 0, 0)
#define PM1_LPE_FTM_CH6_I               NXP_SIUL2_PINMUX(2, 2, 193, 0, 80, 2)
#define PM2_LPE_FTM_CH7_O               NXP_SIUL2_PINMUX(2, 2, 194, 2, 0, 0)
#define PM2_LPE_FTM_CH7_I               NXP_SIUL2_PINMUX(2, 2, 194, 0, 81, 2)
#define PM3_LPE_FTM_CH2_O               NXP_SIUL2_PINMUX(2, 2, 195, 2, 0, 0)
#define PM3_LPE_FTM_CH2_I               NXP_SIUL2_PINMUX(2, 2, 195, 0, 76, 1)
#define PM6_LPE_FTM_CH5_O               NXP_SIUL2_PINMUX(2, 2, 198, 6, 0, 0)
#define PM6_LPE_FTM_CH5_I               NXP_SIUL2_PINMUX(2, 2, 198, 0, 79, 2)
#define PM7_LPE_FTM_CH4_O               NXP_SIUL2_PINMUX(2, 2, 199, 4, 0, 0)
#define PM7_LPE_FTM_CH4_I               NXP_SIUL2_PINMUX(2, 2, 199, 0, 78, 3)
#define PM8_LPE_FTM_CH3_O               NXP_SIUL2_PINMUX(2, 2, 200, 5, 0, 0)
#define PM8_LPE_FTM_CH3_I               NXP_SIUL2_PINMUX(2, 2, 200, 0, 77, 2)
#define PM9_LPE_FTM_CH2_O               NXP_SIUL2_PINMUX(2, 2, 201, 2, 0, 0)
#define PM9_LPE_FTM_CH2_I               NXP_SIUL2_PINMUX(2, 2, 201, 0, 76, 2)
#define PM10_LPE_FTM_CH0_O              NXP_SIUL2_PINMUX(2, 2, 202, 2, 0, 0)
#define PM10_LPE_FTM_CH0_I              NXP_SIUL2_PINMUX(2, 2, 202, 0, 74, 2)
#define PM11_LPE_FTM_CH1_O              NXP_SIUL2_PINMUX(2, 2, 203, 1, 0, 0)
#define PM11_LPE_FTM_CH1_I              NXP_SIUL2_PINMUX(2, 2, 203, 0, 75, 2)
#define PM12_LPE_FTM_CH3_O              NXP_SIUL2_PINMUX(2, 2, 204, 4, 0, 0)
#define PM12_LPE_FTM_CH3_I              NXP_SIUL2_PINMUX(2, 2, 204, 0, 77, 3)
#define PM13_LPE_FTM_CH2_O              NXP_SIUL2_PINMUX(2, 2, 205, 2, 0, 0)
#define PM13_LPE_FTM_CH2_I              NXP_SIUL2_PINMUX(2, 2, 205, 0, 76, 3)
#define PM14_LPE_FTM_CH6_O              NXP_SIUL2_PINMUX(2, 2, 206, 3, 0, 0)
#define PM14_LPE_FTM_CH6_I              NXP_SIUL2_PINMUX(2, 2, 206, 0, 80, 3)
#define PM15_LPE_FTM_CH7_O              NXP_SIUL2_PINMUX(2, 2, 207, 1, 0, 0)
#define PM15_LPE_FTM_CH7_I              NXP_SIUL2_PINMUX(2, 2, 207, 0, 81, 3)

/* CMP1 */
#define PK0_LPE_CMP1_OUT                NXP_SIUL2_PINMUX(2, 2, 160, 6, 0, 0)
#define PK2_LPE_CMP1_OUT                NXP_SIUL2_PINMUX(2, 2, 162, 6, 0, 0)
#define PK3_LPE_CMP1_RRT                NXP_SIUL2_PINMUX(2, 2, 163, 4, 0, 0)
#define PK3_LPE_CMP1_OUT                NXP_SIUL2_PINMUX(2, 2, 163, 11, 0, 0)
#define PK4_LPE_CMP1_RRT                NXP_SIUL2_PINMUX(2, 2, 164, 6, 0, 0)
#define PK9_LPE_CMP1_OUT                NXP_SIUL2_PINMUX(2, 2, 169, 3, 0, 0)
#define PL3_LPE_CMP1_RRT                NXP_SIUL2_PINMUX(2, 2, 179, 2, 0, 0)
#define PL4_LPE_CMP1_OUT                NXP_SIUL2_PINMUX(2, 2, 180, 1, 0, 0)
#define PM3_LPE_CMP1_RRT                NXP_SIUL2_PINMUX(2, 2, 195, 4, 0, 0)

/* LPE_LCU */
#define PK0_LPE_LCU0_OUT2               NXP_SIUL2_PINMUX(2, 2, 160, 7, 0, 0)
#define PK2_LPE_LCU0_OUT3               NXP_SIUL2_PINMUX(2, 2, 162, 1, 0, 0)
#define PK3_LPE_LCU0_OUT1               NXP_SIUL2_PINMUX(2, 2, 163, 12, 0, 0)
#define PK4_LPE_LCU0_OUT0               NXP_SIUL2_PINMUX(2, 2, 164, 3, 0, 0)
#define PK7_LPE_LCU0_OUT3               NXP_SIUL2_PINMUX(2, 2, 167, 1, 0, 0)
#define PK8_LPE_LCU0_OUT1               NXP_SIUL2_PINMUX(2, 2, 168, 2, 0, 0)
#define PK9_LPE_LCU0_OUT0               NXP_SIUL2_PINMUX(2, 2, 169, 5, 0, 0)
#define PK10_LPE_LCU0_OUT1              NXP_SIUL2_PINMUX(2, 2, 170, 1, 0, 0)
#define PK13_LPE_LCU0_OUT1              NXP_SIUL2_PINMUX(2, 2, 173, 1, 0, 0)
#define PK14_LPE_LCU0_OUT0              NXP_SIUL2_PINMUX(2, 2, 174, 4, 0, 0)
#define PK15_LPE_LCU0_OUT3              NXP_SIUL2_PINMUX(2, 2, 175, 4, 0, 0)
#define PL0_LPE_LCU0_OUT2               NXP_SIUL2_PINMUX(2, 2, 176, 1, 0, 0)
#define PL1_LPE_LCU0_OUT3               NXP_SIUL2_PINMUX(2, 2, 177, 4, 0, 0)
#define PL2_LPE_LCU0_OUT2               NXP_SIUL2_PINMUX(2, 2, 178, 4, 0, 0)
#define PM0_LPE_LCU0_OUT2               NXP_SIUL2_PINMUX(2, 2, 192, 5, 0, 0)
#define PM3_LPE_LCU0_OUT0               NXP_SIUL2_PINMUX(2, 2, 195, 8, 0, 0)
#define PM6_LPE_LCU0_OUT0               NXP_SIUL2_PINMUX(2, 2, 198, 5, 0, 0)
#define PM7_LPE_LCU0_OUT1               NXP_SIUL2_PINMUX(2, 2, 199, 3, 0, 0)
#define PM8_LPE_LCU0_OUT2               NXP_SIUL2_PINMUX(2, 2, 200, 4, 0, 0)
#define PM9_LPE_LCU0_OUT3               NXP_SIUL2_PINMUX(2, 2, 201, 1, 0, 0)
#define PM10_LPE_LCU0_OUT0              NXP_SIUL2_PINMUX(2, 2, 202, 5, 0, 0)
#define PM11_LPE_LCU0_OUT1              NXP_SIUL2_PINMUX(2, 2, 203, 2, 0, 0)
#define PM14_LPE_LCU0_OUT2              NXP_SIUL2_PINMUX(2, 2, 206, 5, 0, 0)
#define PM15_LPE_LCU0_OUT3              NXP_SIUL2_PINMUX(2, 2, 207, 4, 0, 0)

/* LPE_TRGMUX */
#define PK0_LPE_TRGMUX_OUT7             NXP_SIUL2_PINMUX(2, 2, 160, 8, 0, 0)
#define PK1_LPE_TRGMUX_OUT6             NXP_SIUL2_PINMUX(2, 2, 161, 4, 0, 0)
#define PK2_LPE_TRGMUX_OUT0             NXP_SIUL2_PINMUX(2, 2, 162, 7, 0, 0)
#define PK3_LPE_TRGMUX_OUT1             NXP_SIUL2_PINMUX(2, 2, 163, 6, 0, 0)
#define PK4_LPE_TRGMUX_OUT5             NXP_SIUL2_PINMUX(2, 2, 164, 7, 0, 0)
#define PK5_LPE_TRGMUX_IN0              NXP_SIUL2_PINMUX(2, 2, 165, 0, 92, 1)
#define PK6_LPE_TRGMUX_IN1              NXP_SIUL2_PINMUX(2, 2, 166, 0, 93, 1)
#define PK7_LPE_TRGMUX_OUT4             NXP_SIUL2_PINMUX(2, 2, 167, 6, 0, 0)
#define PK8_LPE_TRGMUX_IN2              NXP_SIUL2_PINMUX(2, 2, 168, 0, 94, 1)
#define PK9_LPE_TRGMUX_IN3              NXP_SIUL2_PINMUX(2, 2, 169, 0, 95, 1)
#define PK10_LPE_TRGMUX_IN4             NXP_SIUL2_PINMUX(2, 2, 170, 0, 97, 1)
#define PK12_LPE_TRGMUX_IN0             NXP_SIUL2_PINMUX(2, 2, 172, 0, 92, 3)
#define PK13_LPE_TRGMUX_IN1             NXP_SIUL2_PINMUX(2, 2, 173, 0, 93, 3)
#define PK14_LPE_TRGMUX_IN7             NXP_SIUL2_PINMUX(2, 2, 174, 0, 100, 3)
#define PK15_LPE_TRGMUX_IN6             NXP_SIUL2_PINMUX(2, 2, 175, 0, 99, 3)
#define PL0_LPE_TRGMUX_IN2              NXP_SIUL2_PINMUX(2, 2, 176, 0, 94, 2)
#define PL1_LPE_TRGMUX_IN3              NXP_SIUL2_PINMUX(2, 2, 177, 0, 95, 2)
#define PL7_LPE_TRGMUX_OUT1             NXP_SIUL2_PINMUX(2, 2, 183, 5, 0, 0)
#define PL8_LPE_TRGMUX_OUT2             NXP_SIUL2_PINMUX(2, 2, 184, 2, 0, 0)
#define PL9_LPE_TRGMUX_OUT6             NXP_SIUL2_PINMUX(2, 2, 185, 2, 0, 0)
#define PL10_LPE_TRGMUX_OUT0            NXP_SIUL2_PINMUX(2, 2, 186, 7, 0, 0)
#define PL11_LPE_TRGMUX_OUT3            NXP_SIUL2_PINMUX(2, 2, 187, 7, 0, 0)
#define PL12_LPE_TRGMUX_OUT7            NXP_SIUL2_PINMUX(2, 2, 188, 3, 0, 0)
#define PL14_LPE_TRGMUX_OUT4            NXP_SIUL2_PINMUX(2, 2, 190, 1, 0, 0)
#define PL15_LPE_TRGMUX_OUT5            NXP_SIUL2_PINMUX(2, 2, 191, 2, 0, 0)
#define PM0_LPE_TRGMUX_IN0              NXP_SIUL2_PINMUX(2, 2, 192, 0, 92, 2)
#define PM1_LPE_TRGMUX_OUT0             NXP_SIUL2_PINMUX(2, 2, 193, 7, 0, 0)
#define PM2_LPE_TRGMUX_IN1              NXP_SIUL2_PINMUX(2, 2, 194, 0, 93, 2)
#define PM3_LPE_TRGMUX_OUT1             NXP_SIUL2_PINMUX(2, 2, 195, 6, 0, 0)
#define PM6_LPE_TRGMUX_OUT5             NXP_SIUL2_PINMUX(2, 2, 198, 8, 0, 0)
#define PM7_LPE_TRGMUX_IN7              NXP_SIUL2_PINMUX(2, 2, 199, 0, 100, 1)
#define PM8_LPE_TRGMUX_IN6              NXP_SIUL2_PINMUX(2, 2, 200, 0, 99, 1)
#define PM9_LPE_TRGMUX_IN5              NXP_SIUL2_PINMUX(2, 2, 201, 0, 98, 1)
#define PM10_LPE_TRGMUX_OUT3            NXP_SIUL2_PINMUX(2, 2, 202, 4, 0, 0)
#define PM11_LPE_TRGMUX_OUT2            NXP_SIUL2_PINMUX(2, 2, 203, 4, 0, 0)
#define PM11_LPE_TRGMUX_IN4             NXP_SIUL2_PINMUX(2, 2, 203, 0, 97, 2)
#define PM12_LPE_TRGMUX_IN6             NXP_SIUL2_PINMUX(2, 2, 204, 0, 99, 2)
#define PM13_LPE_TRGMUX_IN7             NXP_SIUL2_PINMUX(2, 2, 205, 0, 100, 2)
#define PM14_LPE_TRGMUX_IN5             NXP_SIUL2_PINMUX(2, 2, 206, 0, 98, 2)
#define PM15_LPE_TRGMUX_OUT7            NXP_SIUL2_PINMUX(2, 2, 207, 3, 0, 0)

/* LPE_ADC */
#define PK2_LPE_ADC_MA0                 NXP_SIUL2_PINMUX(2, 2, 162, 8, 0, 0)
#define PK4_LPE_ADC_MA1                 NXP_SIUL2_PINMUX(2, 2, 164, 8, 0, 0)
#define PK8_LPE_ADC_MA2                 NXP_SIUL2_PINMUX(2, 2, 168, 5, 0, 0)
#define PL5_LPE_ADC_MA2                 NXP_SIUL2_PINMUX(2, 2, 181, 4, 0, 0)
#define PL6_LPE_ADC_MA0                 NXP_SIUL2_PINMUX(2, 2, 182, 2, 0, 0)
#define PL7_LPE_ADC_MA1                 NXP_SIUL2_PINMUX(2, 2, 183, 1, 0, 0)
#define PL10_LPE_ADC_MA2                NXP_SIUL2_PINMUX(2, 2, 186, 5, 0, 0)
#define PL12_LPE_ADC_MA0                NXP_SIUL2_PINMUX(2, 2, 188, 2, 0, 0)
#define PL13_LPE_ADC_MA1                NXP_SIUL2_PINMUX(2, 2, 189, 5, 0, 0)
#define PL14_LPE_ADC_MA2                NXP_SIUL2_PINMUX(2, 2, 190, 3, 0, 0)
#define PM0_LPE_ADC_MA0                 NXP_SIUL2_PINMUX(2, 2, 192, 8, 0, 0)
#define PM2_LPE_ADC_MA1                 NXP_SIUL2_PINMUX(2, 2, 194, 4, 0, 0)
#define PM3_LPE_ADC_MA2                 NXP_SIUL2_PINMUX(2, 2, 195, 3, 0, 0)

/* JTAG */
#define PK3_JTAG_TDOTRACENOETM_SWO      NXP_SIUL2_PINMUX(2, 2, 163, 7, 0, 0)
#define PK5_JTAG_TMSSWD_DIO_O           NXP_SIUL2_PINMUX(2, 2, 165, 5, 0, 0)
#define PK5_JTAG_TMSSWD_DIO_I           NXP_SIUL2_PINMUX(2, 2, 165, 0, 108, 0)
#define PK6_JTAG_TDI                    NXP_SIUL2_PINMUX(2, 2, 166, 0, 109, 0)

/* LPE_CAN0 */
#define PK3_LPE_CAN0_TX                 NXP_SIUL2_PINMUX(2, 2, 163, 9, 0, 0)
#define PK4_LPE_CAN0_RX                 NXP_SIUL2_PINMUX(2, 2, 164, 0, 63, 1)
#define PK5_LPE_CAN0_TX                 NXP_SIUL2_PINMUX(2, 2, 165, 4, 0, 0)
#define PK6_LPE_CAN0_RX                 NXP_SIUL2_PINMUX(2, 2, 166, 0, 63, 2)
#define PK7_LPE_CAN0_TX                 NXP_SIUL2_PINMUX(2, 2, 167, 10, 0, 0)
#define PK9_LPE_CAN0_RX                 NXP_SIUL2_PINMUX(2, 2, 169, 0, 63, 3)
#define PL1_LPE_CAN0_RX                 NXP_SIUL2_PINMUX(2, 2, 177, 0, 63, 6)
#define PL2_LPE_CAN0_TX                 NXP_SIUL2_PINMUX(2, 2, 178, 7, 0, 0)
#define PL12_LPE_CAN0_RX                NXP_SIUL2_PINMUX(2, 2, 188, 0, 63, 7)
#define PL13_LPE_CAN0_TX                NXP_SIUL2_PINMUX(2, 2, 189, 3, 0, 0)
#define PM0_LPE_CAN0_RX                 NXP_SIUL2_PINMUX(2, 2, 192, 0, 63, 4)
#define PM2_LPE_CAN0_TX                 NXP_SIUL2_PINMUX(2, 2, 194, 9, 0, 0)
#define PM6_LPE_CAN0_TX                 NXP_SIUL2_PINMUX(2, 2, 198, 1, 0, 0)
#define PM8_LPE_CAN0_RX                 NXP_SIUL2_PINMUX(2, 2, 200, 0, 63, 5)

/* CMP0 */
#define PK5_LPE_CMP0_OUT                NXP_SIUL2_PINMUX(2, 2, 165, 2, 0, 0)
#define PK6_LPE_CMP0_OUT                NXP_SIUL2_PINMUX(2, 2, 166, 4, 0, 0)
#define PK6_LPE_CMP0_RRT                NXP_SIUL2_PINMUX(2, 2, 166, 6, 0, 0)
#define PK7_LPE_CMP0_OUT                NXP_SIUL2_PINMUX(2, 2, 167, 5, 0, 0)
#define PK8_LPE_CMP0_RRT                NXP_SIUL2_PINMUX(2, 2, 168, 6, 0, 0)
#define PL5_LPE_CMP0_OUT                NXP_SIUL2_PINMUX(2, 2, 181, 5, 0, 0)
#define PL6_LPE_CMP0_RRT                NXP_SIUL2_PINMUX(2, 2, 182, 1, 0, 0)
#define PL15_LPE_CMP0_RRT               NXP_SIUL2_PINMUX(2, 2, 191, 1, 0, 0)
#define PM0_LPE_CMP0_OUT                NXP_SIUL2_PINMUX(2, 2, 192, 4, 0, 0)
#define PM2_LPE_CMP0_RRT                NXP_SIUL2_PINMUX(2, 2, 194, 5, 0, 0)

/* LPE_LPSPI0 */
#define PK7_LPE_LPSPI0_PCS3_O           NXP_SIUL2_PINMUX(2, 2, 167, 2, 0, 0)
#define PK7_LPE_LPSPI0_PCS3_I           NXP_SIUL2_PINMUX(2, 2, 167, 0, 22, 1)
#define PK8_LPE_LPSPI0_PCS2_O           NXP_SIUL2_PINMUX(2, 2, 168, 1, 0, 0)
#define PK8_LPE_LPSPI0_PCS2_I           NXP_SIUL2_PINMUX(2, 2, 168, 0, 21, 1)
#define PK9_LPE_LPSPI0_PCS1_O           NXP_SIUL2_PINMUX(2, 2, 169, 1, 0, 0)
#define PK9_LPE_LPSPI0_PCS1_I           NXP_SIUL2_PINMUX(2, 2, 169, 0, 20, 1)
#define PK10_LPE_LPSPI0_SCK_O           NXP_SIUL2_PINMUX(2, 2, 170, 3, 0, 0)
#define PK10_LPE_LPSPI0_SCK_I           NXP_SIUL2_PINMUX(2, 2, 170, 0, 23, 1)
#define PK15_LPE_LPSPI0_PCS1_O          NXP_SIUL2_PINMUX(2, 2, 175, 3, 0, 0)
#define PK15_LPE_LPSPI0_PCS1_I          NXP_SIUL2_PINMUX(2, 2, 175, 0, 20, 2)
#define PL0_LPE_LPSPI0_PCS3_O           NXP_SIUL2_PINMUX(2, 2, 176, 3, 0, 0)
#define PL0_LPE_LPSPI0_PCS3_I           NXP_SIUL2_PINMUX(2, 2, 176, 0, 22, 2)
#define PL1_LPE_LPSPI0_PCS2_O           NXP_SIUL2_PINMUX(2, 2, 177, 2, 0, 0)
#define PL1_LPE_LPSPI0_PCS2_I           NXP_SIUL2_PINMUX(2, 2, 177, 0, 21, 2)
#define PL2_LPE_LPSPI0_PCS0_O           NXP_SIUL2_PINMUX(2, 2, 178, 2, 0, 0)
#define PL2_LPE_LPSPI0_PCS0_I           NXP_SIUL2_PINMUX(2, 2, 178, 0, 19, 3)
#define PL3_LPE_LPSPI0_SIN_O            NXP_SIUL2_PINMUX(2, 2, 179, 1, 0, 0)
#define PL3_LPE_LPSPI0_SIN_I            NXP_SIUL2_PINMUX(2, 2, 179, 0, 24, 4)
#define PL4_LPE_LPSPI0_SCK_O            NXP_SIUL2_PINMUX(2, 2, 180, 3, 0, 0)
#define PL4_LPE_LPSPI0_SCK_I            NXP_SIUL2_PINMUX(2, 2, 180, 0, 23, 3)
#define PL5_LPE_LPSPI0_SOUT_O           NXP_SIUL2_PINMUX(2, 2, 181, 3, 0, 0)
#define PL5_LPE_LPSPI0_SOUT_I           NXP_SIUL2_PINMUX(2, 2, 181, 0, 25, 3)
#define PM0_LPE_LPSPI0_SIN_O            NXP_SIUL2_PINMUX(2, 2, 192, 1, 0, 0)
#define PM0_LPE_LPSPI0_SIN_I            NXP_SIUL2_PINMUX(2, 2, 192, 0, 24, 2)
#define PM1_LPE_LPSPI0_PCS0_O           NXP_SIUL2_PINMUX(2, 2, 193, 6, 0, 0)
#define PM1_LPE_LPSPI0_PCS0_I           NXP_SIUL2_PINMUX(2, 2, 193, 0, 19, 1)
#define PM2_LPE_LPSPI0_SOUT_O           NXP_SIUL2_PINMUX(2, 2, 194, 1, 0, 0)
#define PM2_LPE_LPSPI0_SOUT_I           NXP_SIUL2_PINMUX(2, 2, 194, 0, 25, 1)
#define PM6_LPE_LPSPI0_PCS0_O           NXP_SIUL2_PINMUX(2, 2, 198, 7, 0, 0)
#define PM6_LPE_LPSPI0_PCS0_I           NXP_SIUL2_PINMUX(2, 2, 198, 0, 19, 2)
#define PM7_LPE_LPSPI0_SOUT_O           NXP_SIUL2_PINMUX(2, 2, 199, 5, 0, 0)
#define PM7_LPE_LPSPI0_SOUT_I           NXP_SIUL2_PINMUX(2, 2, 199, 0, 25, 2)
#define PM8_LPE_LPSPI0_SCK_O            NXP_SIUL2_PINMUX(2, 2, 200, 6, 0, 0)
#define PM8_LPE_LPSPI0_SCK_I            NXP_SIUL2_PINMUX(2, 2, 200, 0, 23, 2)
#define PM10_LPE_LPSPI0_SIN_O           NXP_SIUL2_PINMUX(2, 2, 202, 3, 0, 0)
#define PM10_LPE_LPSPI0_SIN_I           NXP_SIUL2_PINMUX(2, 2, 202, 0, 24, 3)

/* LPE_LPUART1 */
#define PK8_LPE_LPUART1_RX              NXP_SIUL2_PINMUX(2, 2, 168, 0, 54, 1)
#define PK10_LPE_LPUART1_TX_O           NXP_SIUL2_PINMUX(2, 2, 170, 4, 0, 0)
#define PK10_LPE_LPUART1_TX_I           NXP_SIUL2_PINMUX(2, 2, 170, 0, 53, 1)
#define PK11_LPE_LPUART1_TX_O           NXP_SIUL2_PINMUX(2, 2, 171, 4, 0, 0)
#define PK11_LPE_LPUART1_TX_I           NXP_SIUL2_PINMUX(2, 2, 171, 0, 53, 4)
#define PK12_LPE_LPUART1_RX             NXP_SIUL2_PINMUX(2, 2, 172, 0, 54, 4)
#define PL1_LPE_LPUART1_TX_O            NXP_SIUL2_PINMUX(2, 2, 177, 3, 0, 0)
#define PL1_LPE_LPUART1_TX_I            NXP_SIUL2_PINMUX(2, 2, 177, 0, 53, 5)
#define PL2_LPE_LPUART1_RX              NXP_SIUL2_PINMUX(2, 2, 178, 0, 54, 5)
#define PL13_LPE_LPUART1_TX_O           NXP_SIUL2_PINMUX(2, 2, 189, 1, 0, 0)
#define PL13_LPE_LPUART1_TX_I           NXP_SIUL2_PINMUX(2, 2, 189, 0, 53, 6)
#define PL15_LPE_LPUART1_RX             NXP_SIUL2_PINMUX(2, 2, 191, 0, 54, 6)
#define PM0_LPE_LPUART1_RX              NXP_SIUL2_PINMUX(2, 2, 192, 0, 54, 2)
#define PM2_LPE_LPUART1_TX_O            NXP_SIUL2_PINMUX(2, 2, 194, 8, 0, 0)
#define PM2_LPE_LPUART1_TX_I            NXP_SIUL2_PINMUX(2, 2, 194, 0, 53, 2)
#define PM12_LPE_LPUART1_TX_O           NXP_SIUL2_PINMUX(2, 2, 204, 2, 0, 0)
#define PM12_LPE_LPUART1_TX_I           NXP_SIUL2_PINMUX(2, 2, 204, 0, 53, 3)
#define PM13_LPE_LPUART1_RX             NXP_SIUL2_PINMUX(2, 2, 205, 0, 54, 3)

/* CMP2 */
#define PK10_LPE_CMP2_OUT               NXP_SIUL2_PINMUX(2, 2, 170, 5, 0, 0)
#define PK10_LPE_CMP2_RRT               NXP_SIUL2_PINMUX(2, 2, 170, 6, 0, 0)
#define PL1_LPE_CMP2_RRT                NXP_SIUL2_PINMUX(2, 2, 177, 7, 0, 0)
#define PL2_LPE_CMP2_OUT                NXP_SIUL2_PINMUX(2, 2, 178, 3, 0, 0)
#define PM0_LPE_CMP2_OUT                NXP_SIUL2_PINMUX(2, 2, 192, 3, 0, 0)
#define PM2_LPE_CMP2_RRT                NXP_SIUL2_PINMUX(2, 2, 194, 7, 0, 0)
#define PM6_LPE_CMP2_OUT                NXP_SIUL2_PINMUX(2, 2, 198, 3, 0, 0)
#define PM8_LPE_CMP2_RRT                NXP_SIUL2_PINMUX(2, 2, 200, 2, 0, 0)

/* LPE_CXPI1 */
#define PK11_LPE_CXPI1_TX               NXP_SIUL2_PINMUX(2, 2, 171, 3, 0, 0)
#define PK12_LPE_CXPI1_RX               NXP_SIUL2_PINMUX(2, 2, 172, 0, 102, 4)
#define PL8_LPE_CXPI1_TX                NXP_SIUL2_PINMUX(2, 2, 184, 5, 0, 0)
#define PL9_LPE_CXPI1_RX                NXP_SIUL2_PINMUX(2, 2, 185, 0, 102, 5)
#define PM1_LPE_CXPI1_TX                NXP_SIUL2_PINMUX(2, 2, 193, 5, 0, 0)
#define PM3_LPE_CXPI1_RX                NXP_SIUL2_PINMUX(2, 2, 195, 0, 102, 1)
#define PM8_LPE_CXPI1_TX                NXP_SIUL2_PINMUX(2, 2, 200, 3, 0, 0)
#define PM9_LPE_CXPI1_RX                NXP_SIUL2_PINMUX(2, 2, 201, 0, 102, 2)
#define PM14_LPE_CXPI1_TX               NXP_SIUL2_PINMUX(2, 2, 206, 2, 0, 0)
#define PM15_LPE_CXPI1_RX               NXP_SIUL2_PINMUX(2, 2, 207, 0, 102, 3)

/* LPE_LPUART2 */
#define PK13_LPE_LPUART2_RX             NXP_SIUL2_PINMUX(2, 2, 173, 0, 59, 4)
#define PK14_LPE_LPUART2_TX_O           NXP_SIUL2_PINMUX(2, 2, 174, 1, 0, 0)
#define PK14_LPE_LPUART2_TX_I           NXP_SIUL2_PINMUX(2, 2, 174, 0, 58, 4)
#define PK15_LPE_LPUART2_TX_O           NXP_SIUL2_PINMUX(2, 2, 175, 1, 0, 0)
#define PK15_LPE_LPUART2_TX_I           NXP_SIUL2_PINMUX(2, 2, 175, 0, 58, 5)
#define PL0_LPE_LPUART2_RX              NXP_SIUL2_PINMUX(2, 2, 176, 0, 59, 5)
#define PL6_LPE_LPUART2_RX              NXP_SIUL2_PINMUX(2, 2, 182, 0, 59, 6)
#define PL10_LPE_LPUART2_TX_O           NXP_SIUL2_PINMUX(2, 2, 186, 3, 0, 0)
#define PL10_LPE_LPUART2_TX_I           NXP_SIUL2_PINMUX(2, 2, 186, 0, 58, 6)
#define PM0_LPE_LPUART2_RX              NXP_SIUL2_PINMUX(2, 2, 192, 0, 59, 1)
#define PM1_LPE_LPUART2_TX_O            NXP_SIUL2_PINMUX(2, 2, 193, 3, 0, 0)
#define PM1_LPE_LPUART2_TX_I            NXP_SIUL2_PINMUX(2, 2, 193, 0, 58, 1)
#define PM7_LPE_LPUART2_RX              NXP_SIUL2_PINMUX(2, 2, 199, 0, 59, 2)
#define PM9_LPE_LPUART2_TX_O            NXP_SIUL2_PINMUX(2, 2, 201, 4, 0, 0)
#define PM9_LPE_LPUART2_TX_I            NXP_SIUL2_PINMUX(2, 2, 201, 0, 58, 2)
#define PM10_LPE_LPUART2_TX_O           NXP_SIUL2_PINMUX(2, 2, 202, 1, 0, 0)
#define PM10_LPE_LPUART2_TX_I           NXP_SIUL2_PINMUX(2, 2, 202, 0, 58, 3)
#define PM11_LPE_LPUART2_RX             NXP_SIUL2_PINMUX(2, 2, 203, 0, 59, 3)

/* PG */
#define PM5_EXTWAKE2                    NXP_SIUL2_PINMUX(2, 2, 197, 1, 0, 0)

/* SIUL3 */
#define PN0_SIUL3_EIRQ7                 NXP_SIUL2_PINMUX(3, 3, 208, 0, 7, 1)
#define PN1_SIUL3_EIRQ6                 NXP_SIUL2_PINMUX(3, 3, 209, 0, 6, 1)
#define PN4_SIUL3_EIRQ1                 NXP_SIUL2_PINMUX(3, 3, 212, 0, 1, 1)
#define PN5_SIUL3_EIRQ0                 NXP_SIUL2_PINMUX(3, 3, 213, 0, 0, 1)
#define PN6_SIUL3_EIRQ10                NXP_SIUL2_PINMUX(3, 3, 214, 0, 10, 1)
#define PN8_SIUL3_EIRQ11                NXP_SIUL2_PINMUX(3, 3, 216, 0, 11, 1)
#define PN9_SIUL3_EIRQ12                NXP_SIUL2_PINMUX(3, 3, 217, 0, 12, 1)
#define PN10_SIUL3_EIRQ0                NXP_SIUL2_PINMUX(3, 3, 218, 0, 0, 2)
#define PN11_SIUL3_EIRQ4                NXP_SIUL2_PINMUX(3, 3, 219, 0, 4, 1)
#define PN14_SIUL3_EIRQ1                NXP_SIUL2_PINMUX(3, 3, 222, 0, 1, 2)
#define PN15_SIUL3_EIRQ8                NXP_SIUL2_PINMUX(3, 3, 223, 0, 8, 1)
#define PO0_SIUL3_EIRQ8                 NXP_SIUL2_PINMUX(3, 3, 224, 0, 8, 2)
#define PO2_SIUL3_EIRQ5                 NXP_SIUL2_PINMUX(3, 3, 226, 0, 5, 1)
#define PO3_SIUL3_EIRQ5                 NXP_SIUL2_PINMUX(3, 3, 227, 0, 5, 2)
#define PO4_SIUL3_EIRQ15                NXP_SIUL2_PINMUX(3, 3, 228, 0, 15, 1)
#define PO7_SIUL3_EIRQ2                 NXP_SIUL2_PINMUX(3, 3, 231, 0, 2, 1)
#define PO8_SIUL3_EIRQ4                 NXP_SIUL2_PINMUX(3, 3, 232, 0, 4, 2)
#define PO10_SIUL3_EIRQ3                NXP_SIUL2_PINMUX(3, 3, 234, 0, 3, 1)
#define PO11_SIUL3_EIRQ14               NXP_SIUL2_PINMUX(3, 3, 235, 0, 14, 1)
#define PO14_SIUL3_EIRQ3                NXP_SIUL2_PINMUX(3, 3, 238, 0, 3, 2)
#define PO15_SIUL3_EIRQ6                NXP_SIUL2_PINMUX(3, 3, 239, 0, 6, 2)
#define PP2_SIUL3_EIRQ13                NXP_SIUL2_PINMUX(3, 3, 242, 0, 13, 1)
#define PP3_SIUL3_EIRQ10                NXP_SIUL2_PINMUX(3, 3, 243, 0, 10, 2)
#define PP4_SIUL3_EIRQ9                 NXP_SIUL2_PINMUX(3, 3, 244, 0, 9, 1)
#define PP5_SIUL3_EIRQ9                 NXP_SIUL2_PINMUX(3, 3, 245, 0, 9, 2)
#define PP6_SIUL3_EIRQ2                 NXP_SIUL2_PINMUX(3, 3, 246, 0, 2, 2)
#define PP7_SIUL3_EIRQ7                 NXP_SIUL2_PINMUX(3, 3, 247, 0, 7, 2)
#define PP9_SIUL3_EIRQ0                 NXP_SIUL2_PINMUX(3, 3, 249, 0, 0, 3)
#define PP11_SIUL3_EIRQ1                NXP_SIUL2_PINMUX(3, 3, 251, 0, 1, 3)
#define PP13_SIUL3_EIRQ2                NXP_SIUL2_PINMUX(3, 3, 253, 0, 2, 3)
#define PP14_SIUL3_EIRQ3                NXP_SIUL2_PINMUX(3, 3, 254, 0, 3, 3)
#define PQ0_SIUL3_EIRQ4                 NXP_SIUL2_PINMUX(3, 3, 256, 0, 4, 3)
#define PQ1_SIUL3_EIRQ5                 NXP_SIUL2_PINMUX(3, 3, 257, 0, 5, 3)
#define PQ2_SIUL3_EIRQ11                NXP_SIUL2_PINMUX(3, 3, 258, 0, 11, 2)
#define PQ3_SIUL3_EIRQ6                 NXP_SIUL2_PINMUX(3, 3, 259, 0, 6, 3)
#define PQ4_SIUL3_EIRQ12                NXP_SIUL2_PINMUX(3, 3, 260, 0, 12, 2)
#define PQ5_SIUL3_EIRQ13                NXP_SIUL2_PINMUX(3, 3, 261, 0, 13, 2)
#define PQ6_SIUL3_EIRQ14                NXP_SIUL2_PINMUX(3, 3, 262, 0, 14, 2)
#define PQ7_SIUL3_EIRQ15                NXP_SIUL2_PINMUX(3, 3, 263, 0, 15, 2)

/* LPSPI4 */
#define PN0_LPSPI4_SIN_O                NXP_SIUL2_PINMUX(3, 3, 208, 1, 0, 0)
#define PN0_LPSPI4_SIN_I                NXP_SIUL2_PINMUX(3, 3, 208, 0, 50, 1)
#define PN1_LPSPI4_SCK_O                NXP_SIUL2_PINMUX(3, 3, 209, 4, 0, 0)
#define PN1_LPSPI4_SCK_I                NXP_SIUL2_PINMUX(3, 3, 209, 0, 49, 1)
#define PN5_LPSPI4_SCK_O                NXP_SIUL2_PINMUX(3, 3, 213, 5, 0, 0)
#define PN5_LPSPI4_SCK_I                NXP_SIUL2_PINMUX(3, 3, 213, 0, 49, 2)
#define PN10_LPSPI4_SOUT_O              NXP_SIUL2_PINMUX(3, 3, 218, 3, 0, 0)
#define PN10_LPSPI4_SOUT_I              NXP_SIUL2_PINMUX(3, 3, 218, 0, 51, 1)
#define PN11_LPSPI4_PCS0_O              NXP_SIUL2_PINMUX(3, 3, 219, 3, 0, 0)
#define PN11_LPSPI4_PCS0_I              NXP_SIUL2_PINMUX(3, 3, 219, 0, 45, 1)
#define PN14_LPSPI4_PCS0_O              NXP_SIUL2_PINMUX(3, 3, 222, 7, 0, 0)
#define PN14_LPSPI4_PCS0_I              NXP_SIUL2_PINMUX(3, 3, 222, 0, 45, 2)
#define PN15_LPSPI4_PCS1_O              NXP_SIUL2_PINMUX(3, 3, 223, 11, 0, 0)
#define PN15_LPSPI4_PCS1_I              NXP_SIUL2_PINMUX(3, 3, 223, 0, 46, 1)
#define PO2_LPSPI4_SOUT_O               NXP_SIUL2_PINMUX(3, 3, 226, 2, 0, 0)
#define PO2_LPSPI4_SOUT_I               NXP_SIUL2_PINMUX(3, 3, 226, 0, 51, 2)
#define PO3_LPSPI4_SCK_O                NXP_SIUL2_PINMUX(3, 3, 227, 4, 0, 0)
#define PO3_LPSPI4_SCK_I                NXP_SIUL2_PINMUX(3, 3, 227, 0, 49, 3)
#define PO4_LPSPI4_SIN_O                NXP_SIUL2_PINMUX(3, 3, 228, 3, 0, 0)
#define PO4_LPSPI4_SIN_I                NXP_SIUL2_PINMUX(3, 3, 228, 0, 50, 2)
#define PO9_LPSPI4_PCS1_O               NXP_SIUL2_PINMUX(3, 3, 233, 5, 0, 0)
#define PO9_LPSPI4_PCS1_I               NXP_SIUL2_PINMUX(3, 3, 233, 0, 46, 2)
#define PO10_LPSPI4_PCS0_O              NXP_SIUL2_PINMUX(3, 3, 234, 4, 0, 0)
#define PO10_LPSPI4_PCS0_I              NXP_SIUL2_PINMUX(3, 3, 234, 0, 45, 3)
#define PQ1_LPSPI4_PCS0_O               NXP_SIUL2_PINMUX(3, 3, 257, 8, 0, 0)
#define PQ1_LPSPI4_PCS0_I               NXP_SIUL2_PINMUX(3, 3, 257, 0, 45, 4)
#define PQ2_LPSPI4_SIN_O                NXP_SIUL2_PINMUX(3, 3, 258, 9, 0, 0)
#define PQ2_LPSPI4_SIN_I                NXP_SIUL2_PINMUX(3, 3, 258, 0, 50, 3)
#define PQ3_LPSPI4_PCS1_O               NXP_SIUL2_PINMUX(3, 3, 259, 8, 0, 0)
#define PQ3_LPSPI4_PCS1_I               NXP_SIUL2_PINMUX(3, 3, 259, 0, 46, 3)
#define PQ4_LPSPI4_SOUT_O               NXP_SIUL2_PINMUX(3, 3, 260, 8, 0, 0)
#define PQ4_LPSPI4_SOUT_I               NXP_SIUL2_PINMUX(3, 3, 260, 0, 51, 3)
#define PQ5_LPSPI4_SCK_O                NXP_SIUL2_PINMUX(3, 3, 261, 7, 0, 0)
#define PQ5_LPSPI4_SCK_I                NXP_SIUL2_PINMUX(3, 3, 261, 0, 49, 4)
#define PQ6_LPSPI4_SIN_O                NXP_SIUL2_PINMUX(3, 3, 262, 9, 0, 0)
#define PQ6_LPSPI4_SIN_I                NXP_SIUL2_PINMUX(3, 3, 262, 0, 50, 4)
#define PQ7_LPSPI4_SOUT_O               NXP_SIUL2_PINMUX(3, 3, 263, 6, 0, 0)
#define PQ7_LPSPI4_SOUT_I               NXP_SIUL2_PINMUX(3, 3, 263, 0, 51, 4)

/* TRGMUX */
#define PN0_TRGMUX_OUT0                 NXP_SIUL2_PINMUX(3, 3, 208, 2, 0, 0)
#define PN1_TRGMUX_OUT1                 NXP_SIUL2_PINMUX(3, 3, 209, 3, 0, 0)
#define PN4_TRGMUX_IN2                  NXP_SIUL2_PINMUX(3, 3, 212, 0, 170, 1)
#define PN5_TRGMUX_IN3                  NXP_SIUL2_PINMUX(3, 3, 213, 0, 171, 1)
#define PN6_TRGMUX_IN4                  NXP_SIUL2_PINMUX(3, 3, 214, 0, 172, 1)
#define PN7_TRGMUX_OUT1                 NXP_SIUL2_PINMUX(3, 3, 215, 3, 0, 0)
#define PN8_TRGMUX_OUT3                 NXP_SIUL2_PINMUX(3, 3, 216, 8, 0, 0)
#define PN9_TRGMUX_OUT5                 NXP_SIUL2_PINMUX(3, 3, 217, 4, 0, 0)
#define PN10_TRGMUX_IN2                 NXP_SIUL2_PINMUX(3, 3, 218, 0, 170, 2)
#define PN11_TRGMUX_OUT0                NXP_SIUL2_PINMUX(3, 3, 219, 4, 0, 0)
#define PN14_TRGMUX_OUT3                NXP_SIUL2_PINMUX(3, 3, 222, 1, 0, 0)
#define PN15_TRGMUX_IN5                 NXP_SIUL2_PINMUX(3, 3, 223, 0, 167, 1)
#define PO0_TRGMUX_OUT2                 NXP_SIUL2_PINMUX(3, 3, 224, 10, 0, 0)
#define PO1_TRGMUX_OUT4                 NXP_SIUL2_PINMUX(3, 3, 225, 8, 0, 0)
#define PO2_TRGMUX_IN7                  NXP_SIUL2_PINMUX(3, 3, 226, 0, 175, 2)
#define PO3_TRGMUX_IN3                  NXP_SIUL2_PINMUX(3, 3, 227, 0, 171, 2)
#define PO4_TRGMUX_OUT7                 NXP_SIUL2_PINMUX(3, 3, 228, 6, 0, 0)
#define PO7_TRGMUX_IN7                  NXP_SIUL2_PINMUX(3, 3, 231, 0, 175, 1)
#define PO8_TRGMUX_IN6                  NXP_SIUL2_PINMUX(3, 3, 232, 0, 176, 1)
#define PO9_TRGMUX_IN6                  NXP_SIUL2_PINMUX(3, 3, 233, 0, 176, 2)
#define PO10_TRGMUX_IN5                 NXP_SIUL2_PINMUX(3, 3, 234, 0, 167, 2)
#define PO11_TRGMUX_OUT6                NXP_SIUL2_PINMUX(3, 3, 235, 7, 0, 0)
#define PO12_TRGMUX_IN1                 NXP_SIUL2_PINMUX(3, 3, 236, 0, 174, 1)
#define PO13_TRGMUX_OUT6                NXP_SIUL2_PINMUX(3, 3, 237, 2, 0, 0)
#define PO14_TRGMUX_OUT7                NXP_SIUL2_PINMUX(3, 3, 238, 1, 0, 0)
#define PO15_TRGMUX_IN1                 NXP_SIUL2_PINMUX(3, 3, 239, 0, 174, 2)
#define PP2_TRGMUX_IN0                  NXP_SIUL2_PINMUX(3, 3, 242, 0, 173, 1)
#define PP3_TRGMUX_OUT5                 NXP_SIUL2_PINMUX(3, 3, 243, 5, 0, 0)
#define PP4_TRGMUX_OUT4                 NXP_SIUL2_PINMUX(3, 3, 244, 2, 0, 0)
#define PP5_TRGMUX_OUT2                 NXP_SIUL2_PINMUX(3, 3, 245, 8, 0, 0)
#define PP6_TRGMUX_IN4                  NXP_SIUL2_PINMUX(3, 3, 246, 0, 172, 2)
#define PP7_TRGMUX_IN0                  NXP_SIUL2_PINMUX(3, 3, 247, 0, 173, 2)
#define PP9_TRGMUX_IN4                  NXP_SIUL2_PINMUX(3, 3, 249, 0, 172, 3)
#define PP11_TRGMUX_IN5                 NXP_SIUL2_PINMUX(3, 3, 251, 0, 167, 3)
#define PP13_TRGMUX_IN3                 NXP_SIUL2_PINMUX(3, 3, 253, 0, 171, 3)
#define PP14_TRGMUX_IN2                 NXP_SIUL2_PINMUX(3, 3, 254, 0, 170, 3)
#define PQ0_TRGMUX_OUT0                 NXP_SIUL2_PINMUX(3, 3, 256, 8, 0, 0)
#define PQ0_TRGMUX_IN0                  NXP_SIUL2_PINMUX(3, 3, 256, 0, 173, 3)
#define PQ1_TRGMUX_OUT1                 NXP_SIUL2_PINMUX(3, 3, 257, 3, 0, 0)
#define PQ1_TRGMUX_IN1                  NXP_SIUL2_PINMUX(3, 3, 257, 0, 174, 3)
#define PQ2_TRGMUX_OUT2                 NXP_SIUL2_PINMUX(3, 3, 258, 2, 0, 0)
#define PQ3_TRGMUX_OUT3                 NXP_SIUL2_PINMUX(3, 3, 259, 2, 0, 0)
#define PQ4_TRGMUX_OUT6                 NXP_SIUL2_PINMUX(3, 3, 260, 3, 0, 0)
#define PQ5_TRGMUX_OUT4                 NXP_SIUL2_PINMUX(3, 3, 261, 4, 0, 0)
#define PQ6_TRGMUX_OUT7                 NXP_SIUL2_PINMUX(3, 3, 262, 3, 0, 0)
#define PQ7_TRGMUX_OUT5                 NXP_SIUL2_PINMUX(3, 3, 263, 1, 0, 0)

/* LPUART14 */
#define PN0_LPUART14_TX_O               NXP_SIUL2_PINMUX(3, 3, 208, 3, 0, 0)
#define PN0_LPUART14_TX_I               NXP_SIUL2_PINMUX(3, 3, 208, 0, 69, 1)
#define PN1_LPUART14_RX                 NXP_SIUL2_PINMUX(3, 3, 209, 0, 70, 1)
#define PN8_LPUART14_TX_O               NXP_SIUL2_PINMUX(3, 3, 216, 3, 0, 0)
#define PN8_LPUART14_TX_I               NXP_SIUL2_PINMUX(3, 3, 216, 0, 69, 2)
#define PN9_LPUART14_TX_O               NXP_SIUL2_PINMUX(3, 3, 217, 7, 0, 0)
#define PN9_LPUART14_TX_I               NXP_SIUL2_PINMUX(3, 3, 217, 0, 69, 3)
#define PO1_LPUART14_RX                 NXP_SIUL2_PINMUX(3, 3, 225, 0, 70, 2)
#define PO2_LPUART14_RX                 NXP_SIUL2_PINMUX(3, 3, 226, 0, 70, 3)
#define PP3_LPUART14_TX_O               NXP_SIUL2_PINMUX(3, 3, 243, 1, 0, 0)
#define PP3_LPUART14_TX_I               NXP_SIUL2_PINMUX(3, 3, 243, 0, 69, 4)
#define PP4_LPUART14_RX                 NXP_SIUL2_PINMUX(3, 3, 244, 0, 70, 4)
#define PQ2_LPUART14_RX                 NXP_SIUL2_PINMUX(3, 3, 258, 0, 70, 5)
#define PQ4_LPUART14_TX_O               NXP_SIUL2_PINMUX(3, 3, 260, 1, 0, 0)
#define PQ4_LPUART14_TX_I               NXP_SIUL2_PINMUX(3, 3, 260, 0, 69, 5)

/* EMIOS_0 */
#define PN0_EMIOS0_CH6_G_O              NXP_SIUL2_PINMUX(3, 3, 208, 5, 0, 0)
#define PN0_EMIOS0_CH6_G_I              NXP_SIUL2_PINMUX(3, 3, 208, 0, 131, 2)
#define PN1_EMIOS0_CH14_H_O             NXP_SIUL2_PINMUX(3, 3, 209, 5, 0, 0)
#define PN1_EMIOS0_CH14_H_I             NXP_SIUL2_PINMUX(3, 3, 209, 0, 139, 2)
#define PN4_EMIOS0_CH5_G_O              NXP_SIUL2_PINMUX(3, 3, 212, 4, 0, 0)
#define PN4_EMIOS0_CH5_G_I              NXP_SIUL2_PINMUX(3, 3, 212, 0, 130, 2)
#define PN5_EMIOS0_CH0_X_O              NXP_SIUL2_PINMUX(3, 3, 213, 6, 0, 0)
#define PN5_EMIOS0_CH10_H_O             NXP_SIUL2_PINMUX(3, 3, 213, 7, 0, 0)
#define PN5_EMIOS0_CH0_X_I              NXP_SIUL2_PINMUX(3, 3, 213, 0, 125, 2)
#define PN5_EMIOS0_CH10_H_I             NXP_SIUL2_PINMUX(3, 3, 213, 0, 135, 2)
#define PN6_EMIOS0_CH14_H_O             NXP_SIUL2_PINMUX(3, 3, 214, 2, 0, 0)
#define PN6_EMIOS0_CH14_H_I             NXP_SIUL2_PINMUX(3, 3, 214, 0, 139, 3)
#define PN7_EMIOS0_CH12_H_O             NXP_SIUL2_PINMUX(3, 3, 215, 6, 0, 0)
#define PN7_EMIOS0_CH5_G_O              NXP_SIUL2_PINMUX(3, 3, 215, 8, 0, 0)
#define PN7_EMIOS0_CH5_G_I              NXP_SIUL2_PINMUX(3, 3, 215, 0, 130, 3)
#define PN7_EMIOS0_CH12_H_I             NXP_SIUL2_PINMUX(3, 3, 215, 0, 137, 2)
#define PN8_EMIOS0_CH7_G_O              NXP_SIUL2_PINMUX(3, 3, 216, 4, 0, 0)
#define PN8_EMIOS0_CH7_G_I              NXP_SIUL2_PINMUX(3, 3, 216, 0, 132, 2)
#define PN9_EMIOS0_CH18_Y_O             NXP_SIUL2_PINMUX(3, 3, 217, 5, 0, 0)
#define PN9_EMIOS0_CH21_Y_O             NXP_SIUL2_PINMUX(3, 3, 217, 8, 0, 0)
#define PN9_EMIOS0_CH18_Y_I             NXP_SIUL2_PINMUX(3, 3, 217, 0, 143, 1)
#define PN9_EMIOS0_CH21_Y_I             NXP_SIUL2_PINMUX(3, 3, 217, 0, 146, 2)
#define PN10_EMIOS0_CH15_H_O            NXP_SIUL2_PINMUX(3, 3, 218, 4, 0, 0)
#define PN10_EMIOS0_CH16_X_O            NXP_SIUL2_PINMUX(3, 3, 218, 6, 0, 0)
#define PN10_EMIOS0_CH15_H_I            NXP_SIUL2_PINMUX(3, 3, 218, 0, 140, 2)
#define PN10_EMIOS0_CH16_X_I            NXP_SIUL2_PINMUX(3, 3, 218, 0, 141, 1)
#define PN11_EMIOS0_CH2_G_O             NXP_SIUL2_PINMUX(3, 3, 219, 7, 0, 0)
#define PN11_EMIOS0_CH2_G_I             NXP_SIUL2_PINMUX(3, 3, 219, 0, 127, 2)
#define PN14_EMIOS0_CH9_H_O             NXP_SIUL2_PINMUX(3, 3, 222, 3, 0, 0)
#define PN14_EMIOS0_CH9_H_I             NXP_SIUL2_PINMUX(3, 3, 222, 0, 134, 2)
#define PN15_EMIOS0_CH13_H_O            NXP_SIUL2_PINMUX(3, 3, 223, 1, 0, 0)
#define PN15_EMIOS0_CH8_X_O             NXP_SIUL2_PINMUX(3, 3, 223, 8, 0, 0)
#define PN15_EMIOS0_CH8_X_I             NXP_SIUL2_PINMUX(3, 3, 223, 0, 133, 2)
#define PN15_EMIOS0_CH13_H_I            NXP_SIUL2_PINMUX(3, 3, 223, 0, 138, 2)
#define PO0_EMIOS0_CH7_G_O              NXP_SIUL2_PINMUX(3, 3, 224, 6, 0, 0)
#define PO0_EMIOS0_CH20_Y_O             NXP_SIUL2_PINMUX(3, 3, 224, 9, 0, 0)
#define PO0_EMIOS0_CH7_G_I              NXP_SIUL2_PINMUX(3, 3, 224, 0, 132, 3)
#define PO0_EMIOS0_CH20_Y_I             NXP_SIUL2_PINMUX(3, 3, 224, 0, 145, 2)
#define PO1_EMIOS0_CH18_Y_O             NXP_SIUL2_PINMUX(3, 3, 225, 3, 0, 0)
#define PO1_EMIOS0_CH18_Y_I             NXP_SIUL2_PINMUX(3, 3, 225, 0, 143, 2)
#define PO2_EMIOS0_CH3_G_O              NXP_SIUL2_PINMUX(3, 3, 226, 3, 0, 0)
#define PO2_EMIOS0_CH3_G_I              NXP_SIUL2_PINMUX(3, 3, 226, 0, 128, 2)
#define PO3_EMIOS0_CH1_G_O              NXP_SIUL2_PINMUX(3, 3, 227, 2, 0, 0)
#define PO3_EMIOS0_CH9_H_O              NXP_SIUL2_PINMUX(3, 3, 227, 7, 0, 0)
#define PO3_EMIOS0_CH1_G_I              NXP_SIUL2_PINMUX(3, 3, 227, 0, 126, 2)
#define PO3_EMIOS0_CH9_H_I              NXP_SIUL2_PINMUX(3, 3, 227, 0, 134, 3)
#define PO4_EMIOS0_CH23_X_O             NXP_SIUL2_PINMUX(3, 3, 228, 7, 0, 0)
#define PO4_EMIOS0_CH22_X_O             NXP_SIUL2_PINMUX(3, 3, 228, 10, 0, 0)
#define PO4_EMIOS0_CH22_X_I             NXP_SIUL2_PINMUX(3, 3, 228, 0, 147, 2)
#define PO4_EMIOS0_CH23_X_I             NXP_SIUL2_PINMUX(3, 3, 228, 0, 148, 2)
#define PO7_EMIOS0_CH16_X_O             NXP_SIUL2_PINMUX(3, 3, 231, 2, 0, 0)
#define PO7_EMIOS0_CH15_H_O             NXP_SIUL2_PINMUX(3, 3, 231, 4, 0, 0)
#define PO7_EMIOS0_CH15_H_I             NXP_SIUL2_PINMUX(3, 3, 231, 0, 140, 3)
#define PO7_EMIOS0_CH16_X_I             NXP_SIUL2_PINMUX(3, 3, 231, 0, 141, 3)
#define PO8_EMIOS0_CH10_H_O             NXP_SIUL2_PINMUX(3, 3, 232, 2, 0, 0)
#define PO8_EMIOS0_CH10_H_I             NXP_SIUL2_PINMUX(3, 3, 232, 0, 135, 3)
#define PO9_EMIOS0_CH0_X_O              NXP_SIUL2_PINMUX(3, 3, 233, 3, 0, 0)
#define PO9_EMIOS0_CH0_X_I              NXP_SIUL2_PINMUX(3, 3, 233, 0, 125, 3)
#define PO10_EMIOS0_CH11_H              NXP_SIUL2_PINMUX(3, 3, 234, 0, 136, 2)
#define PO11_EMIOS0_CH22_X_O            NXP_SIUL2_PINMUX(3, 3, 235, 4, 0, 0)
#define PO11_EMIOS0_CH23_X_O            NXP_SIUL2_PINMUX(3, 3, 235, 6, 0, 0)
#define PO11_EMIOS0_CH22_X_I            NXP_SIUL2_PINMUX(3, 3, 235, 0, 147, 3)
#define PO11_EMIOS0_CH23_X_I            NXP_SIUL2_PINMUX(3, 3, 235, 0, 148, 3)
#define PO12_EMIOS0_CH2_G_O             NXP_SIUL2_PINMUX(3, 3, 236, 3, 0, 0)
#define PO12_EMIOS0_CH17_Y_O            NXP_SIUL2_PINMUX(3, 3, 236, 6, 0, 0)
#define PO12_EMIOS0_CH2_G_I             NXP_SIUL2_PINMUX(3, 3, 236, 0, 127, 3)
#define PO12_EMIOS0_CH17_Y_I            NXP_SIUL2_PINMUX(3, 3, 236, 0, 142, 2)
#define PO13_EMIOS0_CH6_G_O             NXP_SIUL2_PINMUX(3, 3, 237, 5, 0, 0)
#define PO13_EMIOS0_CH12_H_O            NXP_SIUL2_PINMUX(3, 3, 237, 8, 0, 0)
#define PO13_EMIOS0_CH6_G_I             NXP_SIUL2_PINMUX(3, 3, 237, 0, 131, 3)
#define PO13_EMIOS0_CH12_H_I            NXP_SIUL2_PINMUX(3, 3, 237, 0, 137, 3)
#define PO14_EMIOS0_CH13_H_O            NXP_SIUL2_PINMUX(3, 3, 238, 3, 0, 0)
#define PO14_EMIOS0_CH13_H_I            NXP_SIUL2_PINMUX(3, 3, 238, 0, 138, 3)
#define PO15_EMIOS0_CH19_Y_O            NXP_SIUL2_PINMUX(3, 3, 239, 1, 0, 0)
#define PO15_EMIOS0_CH19_Y_I            NXP_SIUL2_PINMUX(3, 3, 239, 0, 144, 1)
#define PP0_EMIOS0_CH21_Y_O             NXP_SIUL2_PINMUX(3, 3, 240, 4, 0, 0)
#define PP0_EMIOS0_CH21_Y_I             NXP_SIUL2_PINMUX(3, 3, 240, 0, 146, 1)
#define PP1_EMIOS0_CH4_G_O              NXP_SIUL2_PINMUX(3, 3, 241, 3, 0, 0)
#define PP1_EMIOS0_CH4_G_I              NXP_SIUL2_PINMUX(3, 3, 241, 0, 129, 2)
#define PP2_EMIOS0_CH8_X_O              NXP_SIUL2_PINMUX(3, 3, 242, 5, 0, 0)
#define PP2_EMIOS0_CH8_X_I              NXP_SIUL2_PINMUX(3, 3, 242, 0, 133, 3)
#define PP3_EMIOS0_CH1_G_O              NXP_SIUL2_PINMUX(3, 3, 243, 7, 0, 0)
#define PP3_EMIOS0_CH1_G_I              NXP_SIUL2_PINMUX(3, 3, 243, 0, 126, 3)
#define PP4_EMIOS0_CH20_Y_O             NXP_SIUL2_PINMUX(3, 3, 244, 3, 0, 0)
#define PP4_EMIOS0_CH20_Y_I             NXP_SIUL2_PINMUX(3, 3, 244, 0, 145, 1)
#define PP5_EMIOS0_CH17_Y_O             NXP_SIUL2_PINMUX(3, 3, 245, 5, 0, 0)
#define PP5_EMIOS0_CH17_Y_I             NXP_SIUL2_PINMUX(3, 3, 245, 0, 142, 1)
#define PP6_EMIOS0_CH4_G_O              NXP_SIUL2_PINMUX(3, 3, 246, 1, 0, 0)
#define PP6_EMIOS0_CH19_Y_O             NXP_SIUL2_PINMUX(3, 3, 246, 3, 0, 0)
#define PP6_EMIOS0_CH4_G_I              NXP_SIUL2_PINMUX(3, 3, 246, 0, 129, 3)
#define PP6_EMIOS0_CH19_Y_I             NXP_SIUL2_PINMUX(3, 3, 246, 0, 144, 2)
#define PP7_EMIOS0_CH11_H_O             NXP_SIUL2_PINMUX(3, 3, 247, 2, 0, 0)
#define PP7_EMIOS0_CH3_G_O              NXP_SIUL2_PINMUX(3, 3, 247, 5, 0, 0)
#define PP7_EMIOS0_CH3_G_I              NXP_SIUL2_PINMUX(3, 3, 247, 0, 128, 3)
#define PP7_EMIOS0_CH11_H_I             NXP_SIUL2_PINMUX(3, 3, 247, 0, 136, 3)
#define PP9_EMIOS0_CH18_Y_O             NXP_SIUL2_PINMUX(3, 3, 249, 4, 0, 0)
#define PP9_EMIOS0_CH18_Y_I             NXP_SIUL2_PINMUX(3, 3, 249, 0, 143, 3)
#define PP11_EMIOS0_CH22_X_O            NXP_SIUL2_PINMUX(3, 3, 251, 1, 0, 0)
#define PP11_EMIOS0_CH22_X_I            NXP_SIUL2_PINMUX(3, 3, 251, 0, 147, 4)
#define PP13_EMIOS0_CH8_X_O             NXP_SIUL2_PINMUX(3, 3, 253, 2, 0, 0)
#define PP13_EMIOS0_CH8_X_I             NXP_SIUL2_PINMUX(3, 3, 253, 0, 133, 4)
#define PP14_EMIOS0_CH16_X_O            NXP_SIUL2_PINMUX(3, 3, 254, 2, 0, 0)
#define PP14_EMIOS0_CH16_X_I            NXP_SIUL2_PINMUX(3, 3, 254, 0, 141, 2)
#define PQ0_EMIOS0_CH7_G_O              NXP_SIUL2_PINMUX(3, 3, 256, 3, 0, 0)
#define PQ0_EMIOS0_CH7_G_I              NXP_SIUL2_PINMUX(3, 3, 256, 0, 132, 4)
#define PQ1_EMIOS0_CH5_G_O              NXP_SIUL2_PINMUX(3, 3, 257, 2, 0, 0)
#define PQ1_EMIOS0_CH5_G_I              NXP_SIUL2_PINMUX(3, 3, 257, 0, 130, 4)
#define PQ2_EMIOS0_CH4_G_O              NXP_SIUL2_PINMUX(3, 3, 258, 1, 0, 0)
#define PQ2_EMIOS0_CH4_G_I              NXP_SIUL2_PINMUX(3, 3, 258, 0, 129, 4)
#define PQ3_EMIOS0_CH3_G_O              NXP_SIUL2_PINMUX(3, 3, 259, 1, 0, 0)
#define PQ3_EMIOS0_CH3_G_I              NXP_SIUL2_PINMUX(3, 3, 259, 0, 128, 4)
#define PQ4_EMIOS0_CH2_G_O              NXP_SIUL2_PINMUX(3, 3, 260, 2, 0, 0)
#define PQ4_EMIOS0_CH2_G_I              NXP_SIUL2_PINMUX(3, 3, 260, 0, 127, 4)
#define PQ5_EMIOS0_CH1_G_O              NXP_SIUL2_PINMUX(3, 3, 261, 3, 0, 0)
#define PQ5_EMIOS0_CH1_G_I              NXP_SIUL2_PINMUX(3, 3, 261, 0, 126, 4)
#define PQ6_EMIOS0_CH0_X_O              NXP_SIUL2_PINMUX(3, 3, 262, 2, 0, 0)
#define PQ6_EMIOS0_CH0_X_I              NXP_SIUL2_PINMUX(3, 3, 262, 0, 125, 4)

/* FXIO1 */
#define PN0_FXIO1_D24_O                 NXP_SIUL2_PINMUX(3, 3, 208, 6, 0, 0)
#define PN0_FXIO1_D8_O                  NXP_SIUL2_PINMUX(3, 3, 208, 8, 0, 0)
#define PN0_FXIO1_D24_I                 NXP_SIUL2_PINMUX(3, 3, 208, 0, 114, 1)
#define PN0_FXIO1_D8_I                  NXP_SIUL2_PINMUX(3, 3, 208, 0, 98, 1)
#define PN1_FXIO1_D22_O                 NXP_SIUL2_PINMUX(3, 3, 209, 2, 0, 0)
#define PN1_FXIO1_D6_O                  NXP_SIUL2_PINMUX(3, 3, 209, 6, 0, 0)
#define PN1_FXIO1_D22_I                 NXP_SIUL2_PINMUX(3, 3, 209, 0, 112, 1)
#define PN1_FXIO1_D6_I                  NXP_SIUL2_PINMUX(3, 3, 209, 0, 96, 1)
#define PN4_FXIO1_D31_O                 NXP_SIUL2_PINMUX(3, 3, 212, 1, 0, 0)
#define PN4_FXIO1_D15_O                 NXP_SIUL2_PINMUX(3, 3, 212, 5, 0, 0)
#define PN4_FXIO1_D15_I                 NXP_SIUL2_PINMUX(3, 3, 212, 0, 105, 1)
#define PN4_FXIO1_D31_I                 NXP_SIUL2_PINMUX(3, 3, 212, 0, 121, 1)
#define PN5_FXIO1_D0_O                  NXP_SIUL2_PINMUX(3, 3, 213, 4, 0, 0)
#define PN5_FXIO1_D16_O                 NXP_SIUL2_PINMUX(3, 3, 213, 10, 0, 0)
#define PN5_FXIO1_D16_I                 NXP_SIUL2_PINMUX(3, 3, 213, 0, 106, 1)
#define PN5_FXIO1_D0_I                  NXP_SIUL2_PINMUX(3, 3, 213, 0, 90, 1)
#define PN6_FXIO1_D30_O                 NXP_SIUL2_PINMUX(3, 3, 214, 3, 0, 0)
#define PN6_FXIO1_D14_O                 NXP_SIUL2_PINMUX(3, 3, 214, 5, 0, 0)
#define PN6_FXIO1_D14_I                 NXP_SIUL2_PINMUX(3, 3, 214, 0, 104, 1)
#define PN6_FXIO1_D30_I                 NXP_SIUL2_PINMUX(3, 3, 214, 0, 120, 1)
#define PN7_FXIO1_D27_O                 NXP_SIUL2_PINMUX(3, 3, 215, 4, 0, 0)
#define PN7_FXIO1_D11_O                 NXP_SIUL2_PINMUX(3, 3, 215, 7, 0, 0)
#define PN7_FXIO1_D11_I                 NXP_SIUL2_PINMUX(3, 3, 215, 0, 101, 1)
#define PN7_FXIO1_D27_I                 NXP_SIUL2_PINMUX(3, 3, 215, 0, 117, 1)
#define PN8_FXIO1_D26_O                 NXP_SIUL2_PINMUX(3, 3, 216, 2, 0, 0)
#define PN8_FXIO1_D10_O                 NXP_SIUL2_PINMUX(3, 3, 216, 6, 0, 0)
#define PN8_FXIO1_D10_I                 NXP_SIUL2_PINMUX(3, 3, 216, 0, 100, 1)
#define PN8_FXIO1_D26_I                 NXP_SIUL2_PINMUX(3, 3, 216, 0, 116, 1)
#define PN9_FXIO1_D9_O                  NXP_SIUL2_PINMUX(3, 3, 217, 6, 0, 0)
#define PN9_FXIO1_D25_O                 NXP_SIUL2_PINMUX(3, 3, 217, 9, 0, 0)
#define PN9_FXIO1_D25_I                 NXP_SIUL2_PINMUX(3, 3, 217, 0, 115, 1)
#define PN9_FXIO1_D9_I                  NXP_SIUL2_PINMUX(3, 3, 217, 0, 99, 1)
#define PN10_FXIO1_D16_O                NXP_SIUL2_PINMUX(3, 3, 218, 2, 0, 0)
#define PN10_FXIO1_D0_O                 NXP_SIUL2_PINMUX(3, 3, 218, 9, 0, 0)
#define PN10_FXIO1_D16_I                NXP_SIUL2_PINMUX(3, 3, 218, 0, 106, 2)
#define PN10_FXIO1_D0_I                 NXP_SIUL2_PINMUX(3, 3, 218, 0, 90, 2)
#define PN11_FXIO1_D7_O                 NXP_SIUL2_PINMUX(3, 3, 219, 9, 0, 0)
#define PN11_FXIO1_D23_O                NXP_SIUL2_PINMUX(3, 3, 219, 11, 0, 0)
#define PN11_FXIO1_D23_I                NXP_SIUL2_PINMUX(3, 3, 219, 0, 113, 1)
#define PN11_FXIO1_D7_I                 NXP_SIUL2_PINMUX(3, 3, 219, 0, 97, 1)
#define PN14_FXIO1_D26_O                NXP_SIUL2_PINMUX(3, 3, 222, 5, 0, 0)
#define PN14_FXIO1_D10_O                NXP_SIUL2_PINMUX(3, 3, 222, 6, 0, 0)
#define PN14_FXIO1_D10_I                NXP_SIUL2_PINMUX(3, 3, 222, 0, 100, 2)
#define PN14_FXIO1_D26_I                NXP_SIUL2_PINMUX(3, 3, 222, 0, 116, 2)
#define PN15_FXIO1_D28_O                NXP_SIUL2_PINMUX(3, 3, 223, 2, 0, 0)
#define PN15_FXIO1_D12_O                NXP_SIUL2_PINMUX(3, 3, 223, 6, 0, 0)
#define PN15_FXIO1_D12_I                NXP_SIUL2_PINMUX(3, 3, 223, 0, 102, 1)
#define PN15_FXIO1_D28_I                NXP_SIUL2_PINMUX(3, 3, 223, 0, 118, 1)
#define PO0_FXIO1_D29_O                 NXP_SIUL2_PINMUX(3, 3, 224, 1, 0, 0)
#define PO0_FXIO1_D13_O                 NXP_SIUL2_PINMUX(3, 3, 224, 3, 0, 0)
#define PO0_FXIO1_D13_I                 NXP_SIUL2_PINMUX(3, 3, 224, 0, 103, 1)
#define PO0_FXIO1_D29_I                 NXP_SIUL2_PINMUX(3, 3, 224, 0, 119, 1)
#define PO1_FXIO1_D28_O                 NXP_SIUL2_PINMUX(3, 3, 225, 1, 0, 0)
#define PO1_FXIO1_D12_O                 NXP_SIUL2_PINMUX(3, 3, 225, 7, 0, 0)
#define PO1_FXIO1_D12_I                 NXP_SIUL2_PINMUX(3, 3, 225, 0, 102, 2)
#define PO1_FXIO1_D28_I                 NXP_SIUL2_PINMUX(3, 3, 225, 0, 118, 2)
#define PO2_FXIO1_D17_O                 NXP_SIUL2_PINMUX(3, 3, 226, 4, 0, 0)
#define PO2_FXIO1_D1_O                  NXP_SIUL2_PINMUX(3, 3, 226, 8, 0, 0)
#define PO2_FXIO1_D17_I                 NXP_SIUL2_PINMUX(3, 3, 226, 0, 107, 1)
#define PO2_FXIO1_D1_I                  NXP_SIUL2_PINMUX(3, 3, 226, 0, 91, 1)
#define PO3_FXIO1_D27_O                 NXP_SIUL2_PINMUX(3, 3, 227, 5, 0, 0)
#define PO3_FXIO1_D11_O                 NXP_SIUL2_PINMUX(3, 3, 227, 6, 0, 0)
#define PO3_FXIO1_D11_I                 NXP_SIUL2_PINMUX(3, 3, 227, 0, 101, 2)
#define PO3_FXIO1_D27_I                 NXP_SIUL2_PINMUX(3, 3, 227, 0, 117, 2)
#define PO4_FXIO1_D3_O                  NXP_SIUL2_PINMUX(3, 3, 228, 8, 0, 0)
#define PO4_FXIO1_D19_O                 NXP_SIUL2_PINMUX(3, 3, 228, 11, 0, 0)
#define PO4_FXIO1_D19_I                 NXP_SIUL2_PINMUX(3, 3, 228, 0, 109, 1)
#define PO4_FXIO1_D3_I                  NXP_SIUL2_PINMUX(3, 3, 228, 0, 93, 1)
#define PO7_FXIO1_D25_O                 NXP_SIUL2_PINMUX(3, 3, 231, 5, 0, 0)
#define PO7_FXIO1_D9_O                  NXP_SIUL2_PINMUX(3, 3, 231, 7, 0, 0)
#define PO7_FXIO1_D25_I                 NXP_SIUL2_PINMUX(3, 3, 231, 0, 115, 2)
#define PO7_FXIO1_D9_I                  NXP_SIUL2_PINMUX(3, 3, 231, 0, 99, 2)
#define PO8_FXIO1_D13_O                 NXP_SIUL2_PINMUX(3, 3, 232, 4, 0, 0)
#define PO8_FXIO1_D29_O                 NXP_SIUL2_PINMUX(3, 3, 232, 6, 0, 0)
#define PO8_FXIO1_D13_I                 NXP_SIUL2_PINMUX(3, 3, 232, 0, 103, 2)
#define PO8_FXIO1_D29_I                 NXP_SIUL2_PINMUX(3, 3, 232, 0, 119, 2)
#define PO9_FXIO1_D31_O                 NXP_SIUL2_PINMUX(3, 3, 233, 2, 0, 0)
#define PO9_FXIO1_D15_O                 NXP_SIUL2_PINMUX(3, 3, 233, 7, 0, 0)
#define PO9_FXIO1_D15_I                 NXP_SIUL2_PINMUX(3, 3, 233, 0, 105, 2)
#define PO9_FXIO1_D31_I                 NXP_SIUL2_PINMUX(3, 3, 233, 0, 121, 2)
#define PO10_FXIO1_D14_O                NXP_SIUL2_PINMUX(3, 3, 234, 3, 0, 0)
#define PO10_FXIO1_D30_O                NXP_SIUL2_PINMUX(3, 3, 234, 9, 0, 0)
#define PO10_FXIO1_D14_I                NXP_SIUL2_PINMUX(3, 3, 234, 0, 104, 2)
#define PO10_FXIO1_D30_I                NXP_SIUL2_PINMUX(3, 3, 234, 0, 120, 2)
#define PO11_FXIO1_D0_O                 NXP_SIUL2_PINMUX(3, 3, 235, 9, 0, 0)
#define PO11_FXIO1_D16_O                NXP_SIUL2_PINMUX(3, 3, 235, 10, 0, 0)
#define PO11_FXIO1_D16_I                NXP_SIUL2_PINMUX(3, 3, 235, 0, 106, 3)
#define PO11_FXIO1_D0_I                 NXP_SIUL2_PINMUX(3, 3, 235, 0, 90, 3)
#define PO12_FXIO1_D18_O                NXP_SIUL2_PINMUX(3, 3, 236, 4, 0, 0)
#define PO12_FXIO1_D2_O                 NXP_SIUL2_PINMUX(3, 3, 236, 9, 0, 0)
#define PO12_FXIO1_D18_I                NXP_SIUL2_PINMUX(3, 3, 236, 0, 108, 1)
#define PO12_FXIO1_D2_I                 NXP_SIUL2_PINMUX(3, 3, 236, 0, 92, 1)
#define PO13_FXIO1_D8_O                 NXP_SIUL2_PINMUX(3, 3, 237, 6, 0, 0)
#define PO13_FXIO1_D24_O                NXP_SIUL2_PINMUX(3, 3, 237, 9, 0, 0)
#define PO13_FXIO1_D24_I                NXP_SIUL2_PINMUX(3, 3, 237, 0, 114, 2)
#define PO13_FXIO1_D8_I                 NXP_SIUL2_PINMUX(3, 3, 237, 0, 98, 2)
#define PO14_FXIO1_D7_O                 NXP_SIUL2_PINMUX(3, 3, 238, 2, 0, 0)
#define PO14_FXIO1_D23_O                NXP_SIUL2_PINMUX(3, 3, 238, 4, 0, 0)
#define PO14_FXIO1_D23_I                NXP_SIUL2_PINMUX(3, 3, 238, 0, 113, 2)
#define PO14_FXIO1_D7_I                 NXP_SIUL2_PINMUX(3, 3, 238, 0, 97, 2)
#define PO15_FXIO1_D6_O                 NXP_SIUL2_PINMUX(3, 3, 239, 2, 0, 0)
#define PO15_FXIO1_D22_O                NXP_SIUL2_PINMUX(3, 3, 239, 5, 0, 0)
#define PO15_FXIO1_D22_I                NXP_SIUL2_PINMUX(3, 3, 239, 0, 112, 2)
#define PO15_FXIO1_D6_I                 NXP_SIUL2_PINMUX(3, 3, 239, 0, 96, 2)
#define PP0_FXIO1_D5_O                  NXP_SIUL2_PINMUX(3, 3, 240, 3, 0, 0)
#define PP0_FXIO1_D21_O                 NXP_SIUL2_PINMUX(3, 3, 240, 5, 0, 0)
#define PP0_FXIO1_D21_I                 NXP_SIUL2_PINMUX(3, 3, 240, 0, 111, 1)
#define PP0_FXIO1_D5_I                  NXP_SIUL2_PINMUX(3, 3, 240, 0, 95, 1)
#define PP1_FXIO1_D3_O                  NXP_SIUL2_PINMUX(3, 3, 241, 1, 0, 0)
#define PP1_FXIO1_D19_O                 NXP_SIUL2_PINMUX(3, 3, 241, 4, 0, 0)
#define PP1_FXIO1_D19_I                 NXP_SIUL2_PINMUX(3, 3, 241, 0, 109, 2)
#define PP1_FXIO1_D3_I                  NXP_SIUL2_PINMUX(3, 3, 241, 0, 93, 2)
#define PP2_FXIO1_D18_O                 NXP_SIUL2_PINMUX(3, 3, 242, 6, 0, 0)
#define PP2_FXIO1_D2_O                  NXP_SIUL2_PINMUX(3, 3, 242, 8, 0, 0)
#define PP2_FXIO1_D18_I                 NXP_SIUL2_PINMUX(3, 3, 242, 0, 108, 2)
#define PP2_FXIO1_D2_I                  NXP_SIUL2_PINMUX(3, 3, 242, 0, 92, 2)
#define PP3_FXIO1_D21_O                 NXP_SIUL2_PINMUX(3, 3, 243, 2, 0, 0)
#define PP3_FXIO1_D5_O                  NXP_SIUL2_PINMUX(3, 3, 243, 8, 0, 0)
#define PP3_FXIO1_D21_I                 NXP_SIUL2_PINMUX(3, 3, 243, 0, 111, 2)
#define PP3_FXIO1_D5_I                  NXP_SIUL2_PINMUX(3, 3, 243, 0, 95, 2)
#define PP4_FXIO1_D4_O                  NXP_SIUL2_PINMUX(3, 3, 244, 4, 0, 0)
#define PP4_FXIO1_D20_O                 NXP_SIUL2_PINMUX(3, 3, 244, 7, 0, 0)
#define PP4_FXIO1_D20_I                 NXP_SIUL2_PINMUX(3, 3, 244, 0, 110, 1)
#define PP4_FXIO1_D4_I                  NXP_SIUL2_PINMUX(3, 3, 244, 0, 94, 1)
#define PP5_FXIO1_D17_O                 NXP_SIUL2_PINMUX(3, 3, 245, 3, 0, 0)
#define PP5_FXIO1_D1_O                  NXP_SIUL2_PINMUX(3, 3, 245, 9, 0, 0)
#define PP5_FXIO1_D17_I                 NXP_SIUL2_PINMUX(3, 3, 245, 0, 107, 2)
#define PP5_FXIO1_D1_I                  NXP_SIUL2_PINMUX(3, 3, 245, 0, 91, 2)
#define PP7_FXIO1_D20_O                 NXP_SIUL2_PINMUX(3, 3, 247, 4, 0, 0)
#define PP7_FXIO1_D4_O                  NXP_SIUL2_PINMUX(3, 3, 247, 7, 0, 0)
#define PP7_FXIO1_D20_I                 NXP_SIUL2_PINMUX(3, 3, 247, 0, 110, 2)
#define PP7_FXIO1_D4_I                  NXP_SIUL2_PINMUX(3, 3, 247, 0, 94, 2)
#define PP9_FXIO1_D9_O                  NXP_SIUL2_PINMUX(3, 3, 249, 5, 0, 0)
#define PP9_FXIO1_D25_O                 NXP_SIUL2_PINMUX(3, 3, 249, 6, 0, 0)
#define PP9_FXIO1_D25_I                 NXP_SIUL2_PINMUX(3, 3, 249, 0, 115, 3)
#define PP9_FXIO1_D9_I                  NXP_SIUL2_PINMUX(3, 3, 249, 0, 99, 3)
#define PP11_FXIO1_D10_O                NXP_SIUL2_PINMUX(3, 3, 251, 4, 0, 0)
#define PP11_FXIO1_D26_O                NXP_SIUL2_PINMUX(3, 3, 251, 5, 0, 0)
#define PP11_FXIO1_D10_I                NXP_SIUL2_PINMUX(3, 3, 251, 0, 100, 3)
#define PP11_FXIO1_D26_I                NXP_SIUL2_PINMUX(3, 3, 251, 0, 116, 3)
#define PP13_FXIO1_D12_O                NXP_SIUL2_PINMUX(3, 3, 253, 5, 0, 0)
#define PP13_FXIO1_D28_O                NXP_SIUL2_PINMUX(3, 3, 253, 6, 0, 0)
#define PP13_FXIO1_D12_I                NXP_SIUL2_PINMUX(3, 3, 253, 0, 102, 3)
#define PP13_FXIO1_D28_I                NXP_SIUL2_PINMUX(3, 3, 253, 0, 118, 3)
#define PP14_FXIO1_D11_O                NXP_SIUL2_PINMUX(3, 3, 254, 6, 0, 0)
#define PP14_FXIO1_D27_O                NXP_SIUL2_PINMUX(3, 3, 254, 7, 0, 0)
#define PP14_FXIO1_D11_I                NXP_SIUL2_PINMUX(3, 3, 254, 0, 101, 3)
#define PP14_FXIO1_D27_I                NXP_SIUL2_PINMUX(3, 3, 254, 0, 117, 3)
#define PQ0_FXIO1_D8_O                  NXP_SIUL2_PINMUX(3, 3, 256, 6, 0, 0)
#define PQ0_FXIO1_D24_O                 NXP_SIUL2_PINMUX(3, 3, 256, 7, 0, 0)
#define PQ0_FXIO1_D24_I                 NXP_SIUL2_PINMUX(3, 3, 256, 0, 114, 3)
#define PQ0_FXIO1_D8_I                  NXP_SIUL2_PINMUX(3, 3, 256, 0, 98, 3)
#define PQ1_FXIO1_D7_O                  NXP_SIUL2_PINMUX(3, 3, 257, 5, 0, 0)
#define PQ1_FXIO1_D23_O                 NXP_SIUL2_PINMUX(3, 3, 257, 6, 0, 0)
#define PQ1_FXIO1_D23_I                 NXP_SIUL2_PINMUX(3, 3, 257, 0, 113, 3)
#define PQ1_FXIO1_D7_I                  NXP_SIUL2_PINMUX(3, 3, 257, 0, 97, 3)
#define PQ2_FXIO1_D2_O                  NXP_SIUL2_PINMUX(3, 3, 258, 7, 0, 0)
#define PQ2_FXIO1_D18_O                 NXP_SIUL2_PINMUX(3, 3, 258, 8, 0, 0)
#define PQ2_FXIO1_D18_I                 NXP_SIUL2_PINMUX(3, 3, 258, 0, 108, 3)
#define PQ2_FXIO1_D2_I                  NXP_SIUL2_PINMUX(3, 3, 258, 0, 92, 3)
#define PQ3_FXIO1_D6_O                  NXP_SIUL2_PINMUX(3, 3, 259, 4, 0, 0)
#define PQ3_FXIO1_D22_O                 NXP_SIUL2_PINMUX(3, 3, 259, 6, 0, 0)
#define PQ3_FXIO1_D22_I                 NXP_SIUL2_PINMUX(3, 3, 259, 0, 112, 3)
#define PQ3_FXIO1_D6_I                  NXP_SIUL2_PINMUX(3, 3, 259, 0, 96, 3)
#define PQ4_FXIO1_D1_O                  NXP_SIUL2_PINMUX(3, 3, 260, 6, 0, 0)
#define PQ4_FXIO1_D17_O                 NXP_SIUL2_PINMUX(3, 3, 260, 7, 0, 0)
#define PQ4_FXIO1_D17_I                 NXP_SIUL2_PINMUX(3, 3, 260, 0, 107, 3)
#define PQ4_FXIO1_D1_I                  NXP_SIUL2_PINMUX(3, 3, 260, 0, 91, 3)
#define PQ5_FXIO1_D5_O                  NXP_SIUL2_PINMUX(3, 3, 261, 5, 0, 0)
#define PQ5_FXIO1_D21_O                 NXP_SIUL2_PINMUX(3, 3, 261, 6, 0, 0)
#define PQ5_FXIO1_D21_I                 NXP_SIUL2_PINMUX(3, 3, 261, 0, 111, 3)
#define PQ5_FXIO1_D5_I                  NXP_SIUL2_PINMUX(3, 3, 261, 0, 95, 3)
#define PQ6_FXIO1_D4_O                  NXP_SIUL2_PINMUX(3, 3, 262, 7, 0, 0)
#define PQ6_FXIO1_D20_O                 NXP_SIUL2_PINMUX(3, 3, 262, 8, 0, 0)
#define PQ6_FXIO1_D20_I                 NXP_SIUL2_PINMUX(3, 3, 262, 0, 110, 3)
#define PQ6_FXIO1_D4_I                  NXP_SIUL2_PINMUX(3, 3, 262, 0, 94, 3)
#define PQ7_FXIO1_D3_O                  NXP_SIUL2_PINMUX(3, 3, 263, 4, 0, 0)
#define PQ7_FXIO1_D19_O                 NXP_SIUL2_PINMUX(3, 3, 263, 5, 0, 0)
#define PQ7_FXIO1_D19_I                 NXP_SIUL2_PINMUX(3, 3, 263, 0, 109, 3)
#define PQ7_FXIO1_D3_I                  NXP_SIUL2_PINMUX(3, 3, 263, 0, 93, 3)

/* LCU0 */
#define PN0_LCU0_OUT2                   NXP_SIUL2_PINMUX(3, 3, 208, 7, 0, 0)
#define PN0_LCU0_IN2                    NXP_SIUL2_PINMUX(3, 3, 208, 0, 155, 2)
#define PN1_LCU0_OUT3                   NXP_SIUL2_PINMUX(3, 3, 209, 7, 0, 0)
#define PN1_LCU0_IN3                    NXP_SIUL2_PINMUX(3, 3, 209, 0, 162, 2)
#define PN4_LCU0_OUT1                   NXP_SIUL2_PINMUX(3, 3, 212, 2, 0, 0)
#define PN4_LCU0_IN1                    NXP_SIUL2_PINMUX(3, 3, 212, 0, 152, 2)
#define PN5_LCU0_OUT10                  NXP_SIUL2_PINMUX(3, 3, 213, 2, 0, 0)
#define PN5_LCU0_IN10                   NXP_SIUL2_PINMUX(3, 3, 213, 0, 159, 2)
#define PN6_LCU0_OUT11                  NXP_SIUL2_PINMUX(3, 3, 214, 4, 0, 0)
#define PN6_LCU0_IN11                   NXP_SIUL2_PINMUX(3, 3, 214, 0, 154, 2)
#define PN7_LCU0_OUT10                  NXP_SIUL2_PINMUX(3, 3, 215, 1, 0, 0)
#define PN7_LCU0_IN10                   NXP_SIUL2_PINMUX(3, 3, 215, 0, 159, 3)
#define PN8_LCU0_OUT0                   NXP_SIUL2_PINMUX(3, 3, 216, 5, 0, 0)
#define PN8_LCU0_IN0                    NXP_SIUL2_PINMUX(3, 3, 216, 0, 153, 2)
#define PN9_LCU0_OUT5                   NXP_SIUL2_PINMUX(3, 3, 217, 10, 0, 0)
#define PN9_LCU0_IN5                    NXP_SIUL2_PINMUX(3, 3, 217, 0, 156, 2)
#define PN10_LCU0_OUT0                  NXP_SIUL2_PINMUX(3, 3, 218, 7, 0, 0)
#define PN10_LCU0_IN0                   NXP_SIUL2_PINMUX(3, 3, 218, 0, 153, 3)
#define PN11_LCU0_OUT10                 NXP_SIUL2_PINMUX(3, 3, 219, 8, 0, 0)
#define PN11_LCU0_IN10                  NXP_SIUL2_PINMUX(3, 3, 219, 0, 159, 4)
#define PN14_LCU0_OUT11                 NXP_SIUL2_PINMUX(3, 3, 222, 4, 0, 0)
#define PN14_LCU0_IN11                  NXP_SIUL2_PINMUX(3, 3, 222, 0, 154, 3)
#define PN15_LCU0_OUT8                  NXP_SIUL2_PINMUX(3, 3, 223, 5, 0, 0)
#define PN15_LCU0_IN8                   NXP_SIUL2_PINMUX(3, 3, 223, 0, 160, 2)
#define PO0_LCU0_OUT9                   NXP_SIUL2_PINMUX(3, 3, 224, 4, 0, 0)
#define PO0_LCU0_IN9                    NXP_SIUL2_PINMUX(3, 3, 224, 0, 158, 2)
#define PO1_LCU0_OUT1                   NXP_SIUL2_PINMUX(3, 3, 225, 4, 0, 0)
#define PO1_LCU0_IN1                    NXP_SIUL2_PINMUX(3, 3, 225, 0, 152, 3)
#define PO2_LCU0_OUT4                   NXP_SIUL2_PINMUX(3, 3, 226, 9, 0, 0)
#define PO2_LCU0_IN4                    NXP_SIUL2_PINMUX(3, 3, 226, 0, 163, 2)
#define PO3_LCU0_OUT11                  NXP_SIUL2_PINMUX(3, 3, 227, 8, 0, 0)
#define PO3_LCU0_IN11                   NXP_SIUL2_PINMUX(3, 3, 227, 0, 154, 4)
#define PO4_LCU0_OUT1                   NXP_SIUL2_PINMUX(3, 3, 228, 4, 0, 0)
#define PO4_LCU0_IN1                    NXP_SIUL2_PINMUX(3, 3, 228, 0, 152, 4)
#define PO7_LCU0_OUT3                   NXP_SIUL2_PINMUX(3, 3, 231, 1, 0, 0)
#define PO7_LCU0_IN3                    NXP_SIUL2_PINMUX(3, 3, 231, 0, 162, 3)
#define PO8_LCU0_OUT9                   NXP_SIUL2_PINMUX(3, 3, 232, 3, 0, 0)
#define PO8_LCU0_IN9                    NXP_SIUL2_PINMUX(3, 3, 232, 0, 158, 3)
#define PO9_LCU0_OUT2                   NXP_SIUL2_PINMUX(3, 3, 233, 9, 0, 0)
#define PO9_LCU0_IN2                    NXP_SIUL2_PINMUX(3, 3, 233, 0, 155, 3)
#define PO10_LCU0_OUT8                  NXP_SIUL2_PINMUX(3, 3, 234, 6, 0, 0)
#define PO10_LCU0_IN8                   NXP_SIUL2_PINMUX(3, 3, 234, 0, 160, 3)
#define PO11_LCU0_OUT5                  NXP_SIUL2_PINMUX(3, 3, 235, 8, 0, 0)
#define PO11_LCU0_IN5                   NXP_SIUL2_PINMUX(3, 3, 235, 0, 156, 3)
#define PO12_LCU0_OUT6                  NXP_SIUL2_PINMUX(3, 3, 236, 8, 0, 0)
#define PO12_LCU0_IN6                   NXP_SIUL2_PINMUX(3, 3, 236, 0, 161, 2)
#define PO13_LCU0_OUT7                  NXP_SIUL2_PINMUX(3, 3, 237, 10, 0, 0)
#define PO13_LCU0_IN7                   NXP_SIUL2_PINMUX(3, 3, 237, 0, 157, 2)
#define PO14_LCU0_OUT6                  NXP_SIUL2_PINMUX(3, 3, 238, 7, 0, 0)
#define PO14_LCU0_IN6                   NXP_SIUL2_PINMUX(3, 3, 238, 0, 161, 3)
#define PO15_LCU0_OUT2                  NXP_SIUL2_PINMUX(3, 3, 239, 4, 0, 0)
#define PO15_LCU0_IN2                   NXP_SIUL2_PINMUX(3, 3, 239, 0, 155, 4)
#define PP0_LCU0_OUT8                   NXP_SIUL2_PINMUX(3, 3, 240, 8, 0, 0)
#define PP0_LCU0_IN8                    NXP_SIUL2_PINMUX(3, 3, 240, 0, 160, 4)
#define PP1_LCU0_OUT7                   NXP_SIUL2_PINMUX(3, 3, 241, 2, 0, 0)
#define PP1_LCU0_IN7                    NXP_SIUL2_PINMUX(3, 3, 241, 0, 157, 3)
#define PP2_LCU0_OUT3                   NXP_SIUL2_PINMUX(3, 3, 242, 2, 0, 0)
#define PP2_LCU0_IN3                    NXP_SIUL2_PINMUX(3, 3, 242, 0, 162, 4)
#define PP3_LCU0_OUT9                   NXP_SIUL2_PINMUX(3, 3, 243, 9, 0, 0)
#define PP3_LCU0_IN9                    NXP_SIUL2_PINMUX(3, 3, 243, 0, 158, 4)
#define PP4_LCU0_OUT4                   NXP_SIUL2_PINMUX(3, 3, 244, 9, 0, 0)
#define PP4_LCU0_IN4                    NXP_SIUL2_PINMUX(3, 3, 244, 0, 163, 3)
#define PP5_LCU0_OUT7                   NXP_SIUL2_PINMUX(3, 3, 245, 6, 0, 0)
#define PP5_LCU0_IN7                    NXP_SIUL2_PINMUX(3, 3, 245, 0, 157, 4)
#define PP6_LCU0_OUT6                   NXP_SIUL2_PINMUX(3, 3, 246, 8, 0, 0)
#define PP6_LCU0_IN6                    NXP_SIUL2_PINMUX(3, 3, 246, 0, 161, 4)
#define PP7_LCU0_OUT0                   NXP_SIUL2_PINMUX(3, 3, 247, 9, 0, 0)
#define PP7_LCU0_IN0                    NXP_SIUL2_PINMUX(3, 3, 247, 0, 153, 4)
#define PP9_LCU0_OUT6                   NXP_SIUL2_PINMUX(3, 3, 249, 7, 0, 0)
#define PP9_LCU0_IN6                    NXP_SIUL2_PINMUX(3, 3, 249, 0, 161, 5)
#define PP11_LCU0_OUT7                  NXP_SIUL2_PINMUX(3, 3, 251, 7, 0, 0)
#define PP11_LCU0_IN7                   NXP_SIUL2_PINMUX(3, 3, 251, 0, 157, 5)
#define PP13_LCU0_OUT9                  NXP_SIUL2_PINMUX(3, 3, 253, 7, 0, 0)
#define PP13_LCU0_IN9                   NXP_SIUL2_PINMUX(3, 3, 253, 0, 158, 5)
#define PP14_LCU0_OUT8                  NXP_SIUL2_PINMUX(3, 3, 254, 8, 0, 0)
#define PP14_LCU0_IN8                   NXP_SIUL2_PINMUX(3, 3, 254, 0, 160, 5)
#define PQ0_LCU0_OUT5                   NXP_SIUL2_PINMUX(3, 3, 256, 5, 0, 0)
#define PQ0_LCU0_IN5                    NXP_SIUL2_PINMUX(3, 3, 256, 0, 156, 5)
#define PQ1_LCU0_OUT4                   NXP_SIUL2_PINMUX(3, 3, 257, 9, 0, 0)
#define PQ1_LCU0_IN4                    NXP_SIUL2_PINMUX(3, 3, 257, 0, 163, 5)
#define PQ2_LCU0_OUT5                   NXP_SIUL2_PINMUX(3, 3, 258, 10, 0, 0)
#define PQ2_LCU0_IN5                    NXP_SIUL2_PINMUX(3, 3, 258, 0, 156, 4)
#define PQ3_LCU0_OUT3                   NXP_SIUL2_PINMUX(3, 3, 259, 9, 0, 0)
#define PQ3_LCU0_IN3                    NXP_SIUL2_PINMUX(3, 3, 259, 0, 162, 5)
#define PQ4_LCU0_OUT4                   NXP_SIUL2_PINMUX(3, 3, 260, 9, 0, 0)
#define PQ4_LCU0_IN4                    NXP_SIUL2_PINMUX(3, 3, 260, 0, 163, 4)
#define PQ5_LCU0_OUT2                   NXP_SIUL2_PINMUX(3, 3, 261, 8, 0, 0)
#define PQ5_LCU0_IN2                    NXP_SIUL2_PINMUX(3, 3, 261, 0, 155, 5)
#define PQ6_LCU0_OUT1                   NXP_SIUL2_PINMUX(3, 3, 262, 10, 0, 0)
#define PQ6_LCU0_IN1                    NXP_SIUL2_PINMUX(3, 3, 262, 0, 152, 5)
#define PQ7_LCU0_OUT0                   NXP_SIUL2_PINMUX(3, 3, 263, 7, 0, 0)
#define PQ7_LCU0_IN0                    NXP_SIUL2_PINMUX(3, 3, 263, 0, 153, 5)

/* SINC */
#define PN0_SINC_MCLK3                  NXP_SIUL2_PINMUX(3, 3, 208, 0, 193, 1)
#define PN1_SINC_MBIT2                  NXP_SIUL2_PINMUX(3, 3, 209, 0, 188, 1)
#define PN7_SINC_MBIT3                  NXP_SIUL2_PINMUX(3, 3, 215, 0, 189, 1)
#define PN8_SINC_MBIT3                  NXP_SIUL2_PINMUX(3, 3, 216, 0, 189, 2)
#define PN9_SINC_MCLK3                  NXP_SIUL2_PINMUX(3, 3, 217, 0, 193, 2)
#define PN10_SINC_MBIT0                 NXP_SIUL2_PINMUX(3, 3, 218, 0, 186, 1)
#define PN11_SINC_MBIT0                 NXP_SIUL2_PINMUX(3, 3, 219, 0, 186, 2)
#define PO0_SINC_MCLK1_OUT              NXP_SIUL2_PINMUX(3, 3, 224, 11, 0, 0)
#define PO1_SINC_MCLK2_OUT              NXP_SIUL2_PINMUX(3, 3, 225, 5, 0, 0)
#define PO2_SINC_MBIT2                  NXP_SIUL2_PINMUX(3, 3, 226, 0, 188, 2)
#define PO3_SINC_MCLK1_OUT              NXP_SIUL2_PINMUX(3, 3, 227, 9, 0, 0)
#define PO4_SINC_MCLK0_OUT              NXP_SIUL2_PINMUX(3, 3, 228, 9, 0, 0)
#define PO9_SINC_MCLK0_OUT              NXP_SIUL2_PINMUX(3, 3, 233, 8, 0, 0)
#define PO10_SINC_MCLK2_OUT             NXP_SIUL2_PINMUX(3, 3, 234, 10, 0, 0)
#define PO11_SINC_MCLK1                 NXP_SIUL2_PINMUX(3, 3, 235, 0, 191, 1)
#define PO12_SINC_MBIT1                 NXP_SIUL2_PINMUX(3, 3, 236, 0, 187, 1)
#define PP0_SINC_MCLK2                  NXP_SIUL2_PINMUX(3, 3, 240, 0, 192, 1)
#define PP1_SINC_MBIT1                  NXP_SIUL2_PINMUX(3, 3, 241, 0, 187, 2)
#define PP2_SINC_MCLK1                  NXP_SIUL2_PINMUX(3, 3, 242, 0, 191, 2)
#define PP4_SINC_MCLK2                  NXP_SIUL2_PINMUX(3, 3, 244, 0, 192, 2)
#define PP5_SINC_MCLK0                  NXP_SIUL2_PINMUX(3, 3, 245, 0, 190, 1)
#define PP6_SINC_MCLK0                  NXP_SIUL2_PINMUX(3, 3, 246, 0, 190, 2)
#define PP9_SINC_MCLK0_OUT              NXP_SIUL2_PINMUX(3, 3, 249, 1, 0, 0)
#define PP11_SINC_MBIT0                 NXP_SIUL2_PINMUX(3, 3, 251, 0, 186, 3)
#define PP13_SINC_MCLK1                 NXP_SIUL2_PINMUX(3, 3, 253, 0, 191, 3)
#define PP14_SINC_MBIT1                 NXP_SIUL2_PINMUX(3, 3, 254, 0, 187, 3)
#define PQ0_SINC_MCLK1_OUT              NXP_SIUL2_PINMUX(3, 3, 256, 1, 0, 0)
#define PQ1_SINC_MCLK0                  NXP_SIUL2_PINMUX(3, 3, 257, 0, 190, 3)
#define PQ2_SINC_MBIT2                  NXP_SIUL2_PINMUX(3, 3, 258, 0, 188, 3)
#define PQ3_SINC_MCLK2                  NXP_SIUL2_PINMUX(3, 3, 259, 0, 192, 3)
#define PQ4_SINC_MBIT3                  NXP_SIUL2_PINMUX(3, 3, 260, 0, 189, 3)
#define PQ5_SINC_MCLK2_OUT              NXP_SIUL2_PINMUX(3, 3, 261, 2, 0, 0)
#define PQ6_SINC_MCLK3                  NXP_SIUL2_PINMUX(3, 3, 262, 0, 193, 3)

/* LPI2C2 */
#define PN1_LPI2C2_HREQ                 NXP_SIUL2_PINMUX(3, 3, 209, 0, 61, 1)
#define PN7_LPI2C2_SCL_O                NXP_SIUL2_PINMUX(3, 3, 215, 11, 0, 0)
#define PN7_LPI2C2_SCL_I                NXP_SIUL2_PINMUX(3, 3, 215, 0, 62, 1)
#define PN8_LPI2C2_SDA_O                NXP_SIUL2_PINMUX(3, 3, 216, 7, 0, 0)
#define PN8_LPI2C2_SDA_I                NXP_SIUL2_PINMUX(3, 3, 216, 0, 64, 1)
#define PN9_LPI2C2_HREQ                 NXP_SIUL2_PINMUX(3, 3, 217, 0, 61, 2)
#define PN10_LPI2C2_SDA_O               NXP_SIUL2_PINMUX(3, 3, 218, 8, 0, 0)
#define PN10_LPI2C2_SDA_I               NXP_SIUL2_PINMUX(3, 3, 218, 0, 64, 2)
#define PN11_LPI2C2_SCL_O               NXP_SIUL2_PINMUX(3, 3, 219, 1, 0, 0)
#define PN11_LPI2C2_SCL_I               NXP_SIUL2_PINMUX(3, 3, 219, 0, 62, 2)
#define PO3_LPI2C2_SDA_O                NXP_SIUL2_PINMUX(3, 3, 227, 1, 0, 0)
#define PO3_LPI2C2_SDA_I                NXP_SIUL2_PINMUX(3, 3, 227, 0, 64, 3)
#define PO4_LPI2C2_SCL_O                NXP_SIUL2_PINMUX(3, 3, 228, 12, 0, 0)
#define PO4_LPI2C2_SCL_I                NXP_SIUL2_PINMUX(3, 3, 228, 0, 62, 3)
#define PO10_LPI2C2_SCLS_O              NXP_SIUL2_PINMUX(3, 3, 234, 8, 0, 0)
#define PO10_LPI2C2_SCLS_I              NXP_SIUL2_PINMUX(3, 3, 234, 0, 63, 1)
#define PO11_LPI2C2_SDAS_O              NXP_SIUL2_PINMUX(3, 3, 235, 5, 0, 0)
#define PO11_LPI2C2_SDAS_I              NXP_SIUL2_PINMUX(3, 3, 235, 0, 65, 1)
#define PQ0_LPI2C2_HREQ                 NXP_SIUL2_PINMUX(3, 3, 256, 0, 61, 3)
#define PQ1_LPI2C2_SCL_O                NXP_SIUL2_PINMUX(3, 3, 257, 1, 0, 0)
#define PQ1_LPI2C2_SCL_I                NXP_SIUL2_PINMUX(3, 3, 257, 0, 62, 4)
#define PQ3_LPI2C2_SDA_O                NXP_SIUL2_PINMUX(3, 3, 259, 3, 0, 0)
#define PQ3_LPI2C2_SDA_I                NXP_SIUL2_PINMUX(3, 3, 259, 0, 64, 4)
#define PQ5_LPI2C2_HREQ                 NXP_SIUL2_PINMUX(3, 3, 261, 0, 61, 4)
#define PQ6_LPI2C2_SCL_O                NXP_SIUL2_PINMUX(3, 3, 262, 5, 0, 0)
#define PQ6_LPI2C2_SCL_I                NXP_SIUL2_PINMUX(3, 3, 262, 0, 62, 5)
#define PQ7_LPI2C2_SDA_O                NXP_SIUL2_PINMUX(3, 3, 263, 3, 0, 0)
#define PQ7_LPI2C2_SDA_I                NXP_SIUL2_PINMUX(3, 3, 263, 0, 64, 5)

/* MSC1 */
#define PN4_DSPI_MSC1_SCK               NXP_SIUL2_PINMUX(3, 3, 212, 3, 0, 0)
#define PN6_DSPI_MSC1_PCS0              NXP_SIUL2_PINMUX(3, 3, 214, 6, 0, 0)
#define PN7_DSPI_MSC1_PCS0              NXP_SIUL2_PINMUX(3, 3, 215, 10, 0, 0)
#define PN8_DSPI_MSC1_HT                NXP_SIUL2_PINMUX(3, 3, 216, 0, 224, 2)
#define PN9_DSPI_MSC1_SCK               NXP_SIUL2_PINMUX(3, 3, 217, 2, 0, 0)
#define PN10_DSPI_MSC1_PCS1             NXP_SIUL2_PINMUX(3, 3, 218, 5, 0, 0)
#define PN11_DSPI_MSC1_PCS0             NXP_SIUL2_PINMUX(3, 3, 219, 5, 0, 0)
#define PN15_DSPI_MSC1_HT               NXP_SIUL2_PINMUX(3, 3, 223, 0, 224, 3)
#define PO0_DSPI_MSC1_PCS1              NXP_SIUL2_PINMUX(3, 3, 224, 8, 0, 0)
#define PO1_DSPI_MSC1_SIN               NXP_SIUL2_PINMUX(3, 3, 225, 0, 223, 1)
#define PO2_DSPI_MSC1_SOUT              NXP_SIUL2_PINMUX(3, 3, 226, 6, 0, 0)
#define PO15_DSPI_MSC1_SIN              NXP_SIUL2_PINMUX(3, 3, 239, 0, 223, 2)
#define PP7_DSPI_MSC1_SOUT              NXP_SIUL2_PINMUX(3, 3, 247, 3, 0, 0)
#define PQ1_DSPI_MSC1_PCS0              NXP_SIUL2_PINMUX(3, 3, 257, 4, 0, 0)
#define PQ4_DSPI_MSC1_PCS1              NXP_SIUL2_PINMUX(3, 3, 260, 5, 0, 0)
#define PQ5_DSPI_MSC1_SIN               NXP_SIUL2_PINMUX(3, 3, 261, 0, 223, 3)
#define PQ6_DSPI_MSC1_SOUT              NXP_SIUL2_PINMUX(3, 3, 262, 4, 0, 0)
#define PQ7_DSPI_MSC1_SCK               NXP_SIUL2_PINMUX(3, 3, 263, 2, 0, 0)

/* LPSPI3 */
#define PN4_LPSPI3_PCS3_O               NXP_SIUL2_PINMUX(3, 3, 212, 6, 0, 0)
#define PN4_LPSPI3_PCS3_I               NXP_SIUL2_PINMUX(3, 3, 212, 0, 38, 1)
#define PN6_LPSPI3_PCS2_O               NXP_SIUL2_PINMUX(3, 3, 214, 1, 0, 0)
#define PN6_LPSPI3_PCS2_I               NXP_SIUL2_PINMUX(3, 3, 214, 0, 37, 2)
#define PN7_LPSPI3_SIN_O                NXP_SIUL2_PINMUX(3, 3, 215, 5, 0, 0)
#define PN7_LPSPI3_SIN_I                NXP_SIUL2_PINMUX(3, 3, 215, 0, 40, 1)
#define PN8_LPSPI3_PCS1_O               NXP_SIUL2_PINMUX(3, 3, 216, 1, 0, 0)
#define PN8_LPSPI3_PCS1_I               NXP_SIUL2_PINMUX(3, 3, 216, 0, 36, 1)
#define PN9_LPSPI3_PCS3_O               NXP_SIUL2_PINMUX(3, 3, 217, 3, 0, 0)
#define PN9_LPSPI3_PCS3_I               NXP_SIUL2_PINMUX(3, 3, 217, 0, 38, 2)
#define PO0_LPSPI3_SOUT_O               NXP_SIUL2_PINMUX(3, 3, 224, 2, 0, 0)
#define PO0_LPSPI3_SOUT_I               NXP_SIUL2_PINMUX(3, 3, 224, 0, 41, 1)
#define PO1_LPSPI3_SCK_O                NXP_SIUL2_PINMUX(3, 3, 225, 2, 0, 0)
#define PO1_LPSPI3_SCK_I                NXP_SIUL2_PINMUX(3, 3, 225, 0, 39, 1)
#define PO7_LPSPI3_SOUT_O               NXP_SIUL2_PINMUX(3, 3, 231, 3, 0, 0)
#define PO7_LPSPI3_SOUT_I               NXP_SIUL2_PINMUX(3, 3, 231, 0, 41, 2)
#define PO8_LPSPI3_PCS0_O               NXP_SIUL2_PINMUX(3, 3, 232, 7, 0, 0)
#define PO8_LPSPI3_PCS0_I               NXP_SIUL2_PINMUX(3, 3, 232, 0, 35, 1)
#define PO11_LPSPI3_SIN_O               NXP_SIUL2_PINMUX(3, 3, 235, 2, 0, 0)
#define PO11_LPSPI3_SIN_I               NXP_SIUL2_PINMUX(3, 3, 235, 0, 40, 3)
#define PO12_LPSPI3_SOUT_O              NXP_SIUL2_PINMUX(3, 3, 236, 2, 0, 0)
#define PO12_LPSPI3_SOUT_I              NXP_SIUL2_PINMUX(3, 3, 236, 0, 41, 3)
#define PO13_LPSPI3_SIN_O               NXP_SIUL2_PINMUX(3, 3, 237, 7, 0, 0)
#define PO13_LPSPI3_SIN_I               NXP_SIUL2_PINMUX(3, 3, 237, 0, 40, 2)
#define PO14_LPSPI3_SCK_O               NXP_SIUL2_PINMUX(3, 3, 238, 6, 0, 0)
#define PO14_LPSPI3_SCK_I               NXP_SIUL2_PINMUX(3, 3, 238, 0, 39, 2)
#define PO15_LPSPI3_PCS1_O              NXP_SIUL2_PINMUX(3, 3, 239, 3, 0, 0)
#define PO15_LPSPI3_PCS1_I              NXP_SIUL2_PINMUX(3, 3, 239, 0, 36, 2)
#define PP0_LPSPI3_PCS0_O               NXP_SIUL2_PINMUX(3, 3, 240, 9, 0, 0)
#define PP0_LPSPI3_PCS0_I               NXP_SIUL2_PINMUX(3, 3, 240, 0, 35, 2)
#define PP1_LPSPI3_PCS0_O               NXP_SIUL2_PINMUX(3, 3, 241, 5, 0, 0)
#define PP1_LPSPI3_PCS0_I               NXP_SIUL2_PINMUX(3, 3, 241, 0, 35, 3)
#define PP2_LPSPI3_PCS2_O               NXP_SIUL2_PINMUX(3, 3, 242, 9, 0, 0)
#define PP2_LPSPI3_PCS2_I               NXP_SIUL2_PINMUX(3, 3, 242, 0, 37, 3)
#define PP3_LPSPI3_PCS3_O               NXP_SIUL2_PINMUX(3, 3, 243, 6, 0, 0)
#define PP3_LPSPI3_PCS3_I               NXP_SIUL2_PINMUX(3, 3, 243, 0, 38, 3)
#define PP4_LPSPI3_PCS1_O               NXP_SIUL2_PINMUX(3, 3, 244, 8, 0, 0)
#define PP4_LPSPI3_PCS1_I               NXP_SIUL2_PINMUX(3, 3, 244, 0, 36, 3)
#define PP5_LPSPI3_SCK_O                NXP_SIUL2_PINMUX(3, 3, 245, 4, 0, 0)
#define PP5_LPSPI3_SCK_I                NXP_SIUL2_PINMUX(3, 3, 245, 0, 39, 3)
#define PP7_LPSPI3_PCS2_O               NXP_SIUL2_PINMUX(3, 3, 247, 8, 0, 0)
#define PP7_LPSPI3_PCS2_I               NXP_SIUL2_PINMUX(3, 3, 247, 0, 37, 1)
#define PP9_LPSPI3_SIN_O                NXP_SIUL2_PINMUX(3, 3, 249, 3, 0, 0)
#define PP9_LPSPI3_SIN_I                NXP_SIUL2_PINMUX(3, 3, 249, 0, 40, 4)
#define PP11_LPSPI3_SOUT_O              NXP_SIUL2_PINMUX(3, 3, 251, 6, 0, 0)
#define PP11_LPSPI3_SOUT_I              NXP_SIUL2_PINMUX(3, 3, 251, 0, 41, 4)
#define PP13_LPSPI3_PCS2_O              NXP_SIUL2_PINMUX(3, 3, 253, 1, 0, 0)
#define PP13_LPSPI3_PCS2_I              NXP_SIUL2_PINMUX(3, 3, 253, 0, 37, 4)
#define PP14_LPSPI3_PCS3_O              NXP_SIUL2_PINMUX(3, 3, 254, 1, 0, 0)
#define PP14_LPSPI3_PCS3_I              NXP_SIUL2_PINMUX(3, 3, 254, 0, 38, 4)
#define PQ0_LPSPI3_SCK_O                NXP_SIUL2_PINMUX(3, 3, 256, 2, 0, 0)
#define PQ0_LPSPI3_SCK_I                NXP_SIUL2_PINMUX(3, 3, 256, 0, 39, 4)
#define PQ1_LPSPI3_PCS0_O               NXP_SIUL2_PINMUX(3, 3, 257, 7, 0, 0)
#define PQ1_LPSPI3_PCS0_I               NXP_SIUL2_PINMUX(3, 3, 257, 0, 35, 4)
#define PQ3_LPSPI3_PCS1_O               NXP_SIUL2_PINMUX(3, 3, 259, 7, 0, 0)
#define PQ3_LPSPI3_PCS1_I               NXP_SIUL2_PINMUX(3, 3, 259, 0, 36, 4)

/* LPI2C1 */
#define PN4_LPI2C1_HREQ                 NXP_SIUL2_PINMUX(3, 3, 212, 0, 53, 1)
#define PN5_LPI2C1_SDA_O                NXP_SIUL2_PINMUX(3, 3, 213, 8, 0, 0)
#define PN5_LPI2C1_SDA_I                NXP_SIUL2_PINMUX(3, 3, 213, 0, 56, 1)
#define PN14_LPI2C1_SCLS_O              NXP_SIUL2_PINMUX(3, 3, 222, 2, 0, 0)
#define PN14_LPI2C1_SCLS_I              NXP_SIUL2_PINMUX(3, 3, 222, 0, 55, 1)
#define PN15_LPI2C1_SDAS_O              NXP_SIUL2_PINMUX(3, 3, 223, 10, 0, 0)
#define PN15_LPI2C1_SDAS_I              NXP_SIUL2_PINMUX(3, 3, 223, 0, 57, 1)
#define PO0_LPI2C1_HREQ                 NXP_SIUL2_PINMUX(3, 3, 224, 0, 53, 2)
#define PO1_LPI2C1_SDA_O                NXP_SIUL2_PINMUX(3, 3, 225, 6, 0, 0)
#define PO1_LPI2C1_SDA_I                NXP_SIUL2_PINMUX(3, 3, 225, 0, 56, 2)
#define PO2_LPI2C1_SCL_O                NXP_SIUL2_PINMUX(3, 3, 226, 5, 0, 0)
#define PO2_LPI2C1_SCL_I                NXP_SIUL2_PINMUX(3, 3, 226, 0, 54, 1)
#define PO9_LPI2C1_SCL_O                NXP_SIUL2_PINMUX(3, 3, 233, 4, 0, 0)
#define PO9_LPI2C1_SCL_I                NXP_SIUL2_PINMUX(3, 3, 233, 0, 54, 2)
#define PO15_LPI2C1_SCL_O               NXP_SIUL2_PINMUX(3, 3, 239, 7, 0, 0)
#define PO15_LPI2C1_SCL_I               NXP_SIUL2_PINMUX(3, 3, 239, 0, 54, 3)
#define PP0_LPI2C1_SDAS_O               NXP_SIUL2_PINMUX(3, 3, 240, 7, 0, 0)
#define PP0_LPI2C1_SDAS_I               NXP_SIUL2_PINMUX(3, 3, 240, 0, 57, 2)
#define PP1_LPI2C1_HREQ                 NXP_SIUL2_PINMUX(3, 3, 241, 0, 53, 3)
#define PP2_LPI2C1_SDA_O                NXP_SIUL2_PINMUX(3, 3, 242, 4, 0, 0)
#define PP2_LPI2C1_SDA_I                NXP_SIUL2_PINMUX(3, 3, 242, 0, 56, 3)
#define PP6_LPI2C1_SCLS_O               NXP_SIUL2_PINMUX(3, 3, 246, 2, 0, 0)
#define PP6_LPI2C1_SCLS_I               NXP_SIUL2_PINMUX(3, 3, 246, 0, 55, 2)
#define PP7_LPI2C1_SDA_O                NXP_SIUL2_PINMUX(3, 3, 247, 6, 0, 0)
#define PP7_LPI2C1_SDA_I                NXP_SIUL2_PINMUX(3, 3, 247, 0, 56, 4)
#define PP9_LPI2C1_HREQ                 NXP_SIUL2_PINMUX(3, 3, 249, 0, 53, 5)
#define PP13_LPI2C1_SCL_O               NXP_SIUL2_PINMUX(3, 3, 253, 8, 0, 0)
#define PP13_LPI2C1_SCL_I               NXP_SIUL2_PINMUX(3, 3, 253, 0, 54, 5)
#define PP14_LPI2C1_SDA_O               NXP_SIUL2_PINMUX(3, 3, 254, 3, 0, 0)
#define PP14_LPI2C1_SDA_I               NXP_SIUL2_PINMUX(3, 3, 254, 0, 56, 5)
#define PQ2_LPI2C1_SCL_O                NXP_SIUL2_PINMUX(3, 3, 258, 6, 0, 0)
#define PQ2_LPI2C1_SCL_I                NXP_SIUL2_PINMUX(3, 3, 258, 0, 54, 4)
#define PQ4_LPI2C1_HREQ                 NXP_SIUL2_PINMUX(3, 3, 260, 0, 53, 4)

/* LPUART15 */
#define PN5_LPUART15_TX_O               NXP_SIUL2_PINMUX(3, 3, 213, 3, 0, 0)
#define PN5_LPUART15_TX_I               NXP_SIUL2_PINMUX(3, 3, 213, 0, 74, 1)
#define PN6_LPUART15_RX                 NXP_SIUL2_PINMUX(3, 3, 214, 0, 75, 1)
#define PN11_LPUART15_TX_O              NXP_SIUL2_PINMUX(3, 3, 219, 6, 0, 0)
#define PN11_LPUART15_TX_I              NXP_SIUL2_PINMUX(3, 3, 219, 0, 74, 2)
#define PN14_LPUART15_RX                NXP_SIUL2_PINMUX(3, 3, 222, 0, 75, 2)
#define PN15_LPUART15_TX_O              NXP_SIUL2_PINMUX(3, 3, 223, 7, 0, 0)
#define PN15_LPUART15_TX_I              NXP_SIUL2_PINMUX(3, 3, 223, 0, 74, 3)
#define PO3_LPUART15_RX                 NXP_SIUL2_PINMUX(3, 3, 227, 0, 75, 3)
#define PO4_LPUART15_TX_O               NXP_SIUL2_PINMUX(3, 3, 228, 2, 0, 0)
#define PO4_LPUART15_TX_I               NXP_SIUL2_PINMUX(3, 3, 228, 0, 74, 4)
#define PO11_LPUART15_RX                NXP_SIUL2_PINMUX(3, 3, 235, 0, 75, 4)
#define PO12_LPUART15_RX                NXP_SIUL2_PINMUX(3, 3, 236, 0, 75, 5)
#define PP4_LPUART15_TX_O               NXP_SIUL2_PINMUX(3, 3, 244, 1, 0, 0)
#define PP4_LPUART15_TX_I               NXP_SIUL2_PINMUX(3, 3, 244, 0, 74, 5)
#define PP5_LPUART15_TX_O               NXP_SIUL2_PINMUX(3, 3, 245, 1, 0, 0)
#define PP5_LPUART15_TX_I               NXP_SIUL2_PINMUX(3, 3, 245, 0, 74, 6)
#define PP9_LPUART15_RX                 NXP_SIUL2_PINMUX(3, 3, 249, 0, 75, 6)
#define PP11_LPUART15_TX_O              NXP_SIUL2_PINMUX(3, 3, 251, 3, 0, 0)
#define PP11_LPUART15_TX_I              NXP_SIUL2_PINMUX(3, 3, 251, 0, 74, 7)
#define PQ3_LPUART15_TX_O               NXP_SIUL2_PINMUX(3, 3, 259, 5, 0, 0)
#define PQ3_LPUART15_TX_I               NXP_SIUL2_PINMUX(3, 3, 259, 0, 74, 8)
#define PQ5_LPUART15_RX                 NXP_SIUL2_PINMUX(3, 3, 261, 0, 75, 7)

/* MSC0 */
#define PN5_DSPI_MSC0_PCS0              NXP_SIUL2_PINMUX(3, 3, 213, 9, 0, 0)
#define PN6_DSPI_MSC0_HT                NXP_SIUL2_PINMUX(3, 3, 214, 0, 220, 2)
#define PN14_LPUART21_RX                NXP_SIUL2_PINMUX(3, 3, 222, 0, 227, 2)
#define PN15_DSPI_MSC0_PCS1             NXP_SIUL2_PINMUX(3, 3, 223, 9, 0, 0)
#define PO7_DSPI_MSC0_SIN               NXP_SIUL2_PINMUX(3, 3, 231, 0, 219, 1)
#define PO9_DSPI_MSC0_SCK               NXP_SIUL2_PINMUX(3, 3, 233, 6, 0, 0)
#define PO10_DSPI_MSC0_PCS0             NXP_SIUL2_PINMUX(3, 3, 234, 5, 0, 0)
#define PO13_DSPI_MSC0_SCK              NXP_SIUL2_PINMUX(3, 3, 237, 4, 0, 0)
#define PO14_DSPI_MSC0_SOUT             NXP_SIUL2_PINMUX(3, 3, 238, 5, 0, 0)
#define PP1_DSPI_MSC0_SOUT              NXP_SIUL2_PINMUX(3, 3, 241, 6, 0, 0)
#define PP2_DSPI_MSC0_SIN               NXP_SIUL2_PINMUX(3, 3, 242, 0, 219, 2)
#define PP3_DSPI_MSC0_PCS1              NXP_SIUL2_PINMUX(3, 3, 243, 4, 0, 0)
#define PP6_LPUART21_RX                 NXP_SIUL2_PINMUX(3, 3, 246, 0, 227, 1)
#define PP9_LPUART21_RX                 NXP_SIUL2_PINMUX(3, 3, 249, 0, 227, 3)
#define PP11_DSPI_MSC0_SIN              NXP_SIUL2_PINMUX(3, 3, 251, 0, 219, 3)
#define PP13_DSPI_MSC0_SCK              NXP_SIUL2_PINMUX(3, 3, 253, 3, 0, 0)
#define PP14_DSPI_MSC0_SOUT             NXP_SIUL2_PINMUX(3, 3, 254, 4, 0, 0)
#define PQ0_DSPI_MSC0_PCS0              NXP_SIUL2_PINMUX(3, 3, 256, 4, 0, 0)
#define PQ1_DSPI_MSC0_HT                NXP_SIUL2_PINMUX(3, 3, 257, 0, 220, 3)
#define PQ2_DSPI_MSC0_PCS1              NXP_SIUL2_PINMUX(3, 3, 258, 4, 0, 0)

/* ADC0 */
#define PN7_ADC0_MA2                    NXP_SIUL2_PINMUX(3, 3, 215, 9, 0, 0)
#define PO0_ADC0_MA1                    NXP_SIUL2_PINMUX(3, 3, 224, 7, 0, 0)
#define PO7_ADC0_MA2                    NXP_SIUL2_PINMUX(3, 3, 231, 6, 0, 0)
#define PO15_ADC0_MA2                   NXP_SIUL2_PINMUX(3, 3, 239, 6, 0, 0)
#define PP0_ADC0_MA0                    NXP_SIUL2_PINMUX(3, 3, 240, 2, 0, 0)
#define PP14_ADC0_MA2                   NXP_SIUL2_PINMUX(3, 3, 254, 5, 0, 0)
#define PQ2_ADC0_MA1                    NXP_SIUL2_PINMUX(3, 3, 258, 3, 0, 0)
#define PQ4_ADC0_MA0                    NXP_SIUL2_PINMUX(3, 3, 260, 4, 0, 0)
#define PQ5_ADC0_MA1                    NXP_SIUL2_PINMUX(3, 3, 261, 1, 0, 0)
#define PQ6_ADC0_MA2                    NXP_SIUL2_PINMUX(3, 3, 262, 1, 0, 0)

/* LPUART16 */
#define PN15_LPUART16_TX_O              NXP_SIUL2_PINMUX(3, 3, 223, 3, 0, 0)
#define PN15_LPUART16_TX_I              NXP_SIUL2_PINMUX(3, 3, 223, 0, 80, 1)
#define PO0_LPUART16_RX                 NXP_SIUL2_PINMUX(3, 3, 224, 0, 79, 1)
#define PO8_LPUART16_RX                 NXP_SIUL2_PINMUX(3, 3, 232, 0, 79, 2)
#define PO9_LPUART16_RX                 NXP_SIUL2_PINMUX(3, 3, 233, 0, 79, 3)
#define PO13_LPUART16_TX_O              NXP_SIUL2_PINMUX(3, 3, 237, 3, 0, 0)
#define PO13_LPUART16_TX_I              NXP_SIUL2_PINMUX(3, 3, 237, 0, 80, 2)
#define PO14_LPUART16_RX                NXP_SIUL2_PINMUX(3, 3, 238, 0, 79, 4)
#define PP0_LPUART16_TX_O               NXP_SIUL2_PINMUX(3, 3, 240, 6, 0, 0)
#define PP0_LPUART16_TX_I               NXP_SIUL2_PINMUX(3, 3, 240, 0, 80, 3)
#define PP2_LPUART16_TX_O               NXP_SIUL2_PINMUX(3, 3, 242, 7, 0, 0)
#define PP2_LPUART16_TX_I               NXP_SIUL2_PINMUX(3, 3, 242, 0, 80, 4)
#define PP13_LPUART16_TX_O              NXP_SIUL2_PINMUX(3, 3, 253, 4, 0, 0)
#define PP13_LPUART16_TX_I              NXP_SIUL2_PINMUX(3, 3, 253, 0, 80, 5)
#define PP14_LPUART16_RX                NXP_SIUL2_PINMUX(3, 3, 254, 0, 79, 5)
#define PQ6_LPUART16_TX_O               NXP_SIUL2_PINMUX(3, 3, 262, 6, 0, 0)
#define PQ6_LPUART16_TX_I               NXP_SIUL2_PINMUX(3, 3, 262, 0, 80, 6)
#define PQ7_LPUART16_RX                 NXP_SIUL2_PINMUX(3, 3, 263, 0, 79, 6)

/* SIUL4 */
#define PT0_SIUL4_EIRQ5                 NXP_SIUL2_PINMUX(4, 4, 304, 0, 5, 1)
#define PT1_SIUL4_EIRQ4                 NXP_SIUL2_PINMUX(4, 4, 305, 0, 4, 1)
#define PT2_SIUL4_EIRQ0                 NXP_SIUL2_PINMUX(4, 4, 306, 0, 0, 1)
#define PT3_SIUL4_EIRQ14                NXP_SIUL2_PINMUX(4, 4, 307, 0, 14, 1)
#define PT4_SIUL4_EIRQ10                NXP_SIUL2_PINMUX(4, 4, 308, 0, 10, 1)
#define PT6_SIUL4_EIRQ11                NXP_SIUL2_PINMUX(4, 4, 310, 0, 11, 1)
#define PT7_SIUL4_EIRQ6                 NXP_SIUL2_PINMUX(4, 4, 311, 0, 6, 1)
#define PT8_SIUL4_EIRQ7                 NXP_SIUL2_PINMUX(4, 4, 312, 0, 7, 1)
#define PT9_SIUL4_EIRQ8                 NXP_SIUL2_PINMUX(4, 4, 313, 0, 8, 1)
#define PT10_SIUL4_EIRQ1                NXP_SIUL2_PINMUX(4, 4, 314, 0, 1, 1)
#define PT11_SIUL4_EIRQ9                NXP_SIUL2_PINMUX(4, 4, 315, 0, 9, 1)
#define PT12_SIUL4_EIRQ12               NXP_SIUL2_PINMUX(4, 4, 316, 0, 12, 1)
#define PT14_SIUL4_EIRQ5                NXP_SIUL2_PINMUX(4, 4, 318, 0, 5, 2)
#define PU2_SIUL4_EIRQ13                NXP_SIUL2_PINMUX(4, 4, 322, 0, 13, 1)
#define PU6_SIUL4_EIRQ0                 NXP_SIUL2_PINMUX(4, 4, 326, 0, 0, 2)
#define PU7_SIUL4_EIRQ15                NXP_SIUL2_PINMUX(4, 4, 327, 0, 15, 1)
#define PU8_SIUL4_EIRQ2                 NXP_SIUL2_PINMUX(4, 4, 328, 0, 2, 1)
#define PU9_SIUL4_EIRQ1                 NXP_SIUL2_PINMUX(4, 4, 329, 0, 1, 2)
#define PU10_SIUL4_EIRQ2                NXP_SIUL2_PINMUX(4, 4, 330, 0, 2, 2)
#define PU11_SIUL4_EIRQ3                NXP_SIUL2_PINMUX(4, 4, 331, 0, 3, 1)
#define PU12_SIUL4_EIRQ3                NXP_SIUL2_PINMUX(4, 4, 332, 0, 3, 2)
#define PU13_SIUL4_EIRQ4                NXP_SIUL2_PINMUX(4, 4, 333, 0, 4, 2)
#define PV0_SIUL4_EIRQ6                 NXP_SIUL2_PINMUX(4, 4, 336, 0, 6, 2)
#define PV1_SIUL4_EIRQ7                 NXP_SIUL2_PINMUX(4, 4, 337, 0, 7, 2)
#define PV2_SIUL4_EIRQ8                 NXP_SIUL2_PINMUX(4, 4, 338, 0, 8, 2)
#define PV3_SIUL4_EIRQ0                 NXP_SIUL2_PINMUX(4, 4, 339, 0, 0, 3)
#define PV4_SIUL4_EIRQ1                 NXP_SIUL2_PINMUX(4, 4, 340, 0, 1, 3)
#define PV5_SIUL4_EIRQ2                 NXP_SIUL2_PINMUX(4, 4, 341, 0, 2, 3)
#define PV6_SIUL4_EIRQ3                 NXP_SIUL2_PINMUX(4, 4, 342, 0, 3, 3)
#define PV7_SIUL4_EIRQ4                 NXP_SIUL2_PINMUX(4, 4, 343, 0, 4, 3)
#define PV8_SIUL4_EIRQ5                 NXP_SIUL2_PINMUX(4, 4, 344, 0, 5, 3)
#define PV9_SIUL4_EIRQ6                 NXP_SIUL2_PINMUX(4, 4, 345, 0, 6, 3)
#define PV10_SIUL4_EIRQ9                NXP_SIUL2_PINMUX(4, 4, 346, 0, 9, 2)
#define PV11_SIUL4_EIRQ8                NXP_SIUL2_PINMUX(4, 4, 347, 0, 8, 3)
#define PV12_SIUL4_EIRQ10               NXP_SIUL2_PINMUX(4, 4, 348, 0, 10, 2)
#define PV13_SIUL4_EIRQ11               NXP_SIUL2_PINMUX(4, 4, 349, 0, 11, 2)
#define PV14_SIUL4_EIRQ7                NXP_SIUL2_PINMUX(4, 4, 350, 0, 7, 3)
#define PV15_SIUL4_EIRQ12               NXP_SIUL2_PINMUX(4, 4, 351, 0, 12, 2)
#define PW0_SIUL4_EIRQ10                NXP_SIUL2_PINMUX(4, 4, 352, 0, 10, 3)
#define PW1_SIUL4_EIRQ13                NXP_SIUL2_PINMUX(4, 4, 353, 0, 13, 2)
#define PW2_SIUL4_EIRQ9                 NXP_SIUL2_PINMUX(4, 4, 354, 0, 9, 3)
#define PW3_SIUL4_EIRQ14                NXP_SIUL2_PINMUX(4, 4, 355, 0, 14, 2)
#define PW4_SIUL4_EIRQ11                NXP_SIUL2_PINMUX(4, 4, 356, 0, 11, 3)
#define PW5_SIUL4_EIRQ15                NXP_SIUL2_PINMUX(4, 4, 357, 0, 15, 2)
#define PW6_SIUL4_EIRQ13                NXP_SIUL2_PINMUX(4, 4, 358, 0, 13, 3)
#define PW9_SIUL4_EIRQ14                NXP_SIUL2_PINMUX(4, 4, 361, 0, 14, 3)
#define PW10_SIUL4_EIRQ15               NXP_SIUL2_PINMUX(4, 4, 362, 0, 15, 3)
#define PW11_SIUL4_EIRQ12               NXP_SIUL2_PINMUX(4, 4, 363, 0, 12, 3)

/* LPUART17 */
#define PT0_LPUART17_TX_O               NXP_SIUL2_PINMUX(4, 4, 304, 1, 0, 0)
#define PT0_LPUART17_TX_I               NXP_SIUL2_PINMUX(4, 4, 304, 0, 74, 1)
#define PT1_LPUART17_TX_O               NXP_SIUL2_PINMUX(4, 4, 305, 6, 0, 0)
#define PT1_LPUART17_TX_I               NXP_SIUL2_PINMUX(4, 4, 305, 0, 74, 2)
#define PT2_LPUART17_RX                 NXP_SIUL2_PINMUX(4, 4, 306, 0, 73, 1)
#define PT14_LPUART17_RX                NXP_SIUL2_PINMUX(4, 4, 318, 0, 73, 2)
#define PU10_LPUART17_RX                NXP_SIUL2_PINMUX(4, 4, 330, 0, 73, 3)
#define PU14_LPUART17_TX_O              NXP_SIUL2_PINMUX(4, 4, 334, 1, 0, 0)
#define PU14_LPUART17_TX_I              NXP_SIUL2_PINMUX(4, 4, 334, 0, 74, 3)
#define PV7_LPUART17_RX                 NXP_SIUL2_PINMUX(4, 4, 343, 0, 73, 7)
#define PV8_LPUART17_TX_O               NXP_SIUL2_PINMUX(4, 4, 344, 1, 0, 0)
#define PV8_LPUART17_TX_I               NXP_SIUL2_PINMUX(4, 4, 344, 0, 74, 6)
#define PV9_LPUART17_TX_O               NXP_SIUL2_PINMUX(4, 4, 345, 3, 0, 0)
#define PV9_LPUART17_TX_I               NXP_SIUL2_PINMUX(4, 4, 345, 0, 74, 7)
#define PV10_LPUART17_TX_O              NXP_SIUL2_PINMUX(4, 4, 346, 5, 0, 0)
#define PV10_LPUART17_TX_I              NXP_SIUL2_PINMUX(4, 4, 346, 0, 74, 4)
#define PV12_LPUART17_TX_O              NXP_SIUL2_PINMUX(4, 4, 348, 8, 0, 0)
#define PV12_LPUART17_TX_I              NXP_SIUL2_PINMUX(4, 4, 348, 0, 74, 5)
#define PV13_LPUART17_RX                NXP_SIUL2_PINMUX(4, 4, 349, 0, 73, 4)
#define PV14_LPUART17_RX                NXP_SIUL2_PINMUX(4, 4, 350, 0, 73, 5)
#define PW6_LPUART17_TX_O               NXP_SIUL2_PINMUX(4, 4, 358, 5, 0, 0)
#define PW6_LPUART17_TX_I               NXP_SIUL2_PINMUX(4, 4, 358, 0, 74, 8)
#define PW11_LPUART17_RX                NXP_SIUL2_PINMUX(4, 4, 363, 0, 73, 6)

/* LCU1 */
#define PT0_LCU1_OUT11                  NXP_SIUL2_PINMUX(4, 4, 304, 2, 0, 0)
#define PT0_LCU1_IN11                   NXP_SIUL2_PINMUX(4, 4, 304, 0, 159, 2)
#define PT1_LCU1_OUT5                   NXP_SIUL2_PINMUX(4, 4, 305, 1, 0, 0)
#define PT1_LCU1_IN5                    NXP_SIUL2_PINMUX(4, 4, 305, 0, 160, 2)
#define PT2_LCU1_OUT4                   NXP_SIUL2_PINMUX(4, 4, 306, 3, 0, 0)
#define PT2_LCU1_IN4                    NXP_SIUL2_PINMUX(4, 4, 306, 0, 161, 2)
#define PT3_LCU1_OUT7                   NXP_SIUL2_PINMUX(4, 4, 307, 4, 0, 0)
#define PT3_LCU1_IN7                    NXP_SIUL2_PINMUX(4, 4, 307, 0, 164, 2)
#define PT4_LCU1_OUT1                   NXP_SIUL2_PINMUX(4, 4, 308, 4, 0, 0)
#define PT4_LCU1_IN1                    NXP_SIUL2_PINMUX(4, 4, 308, 0, 156, 2)
#define PT5_LCU1_OUT0                   NXP_SIUL2_PINMUX(4, 4, 309, 9, 0, 0)
#define PT5_LCU1_IN0                    NXP_SIUL2_PINMUX(4, 4, 309, 0, 157, 2)
#define PT6_LCU1_OUT5                   NXP_SIUL2_PINMUX(4, 4, 310, 6, 0, 0)
#define PT6_LCU1_IN5                    NXP_SIUL2_PINMUX(4, 4, 310, 0, 160, 3)
#define PT7_LCU1_OUT0                   NXP_SIUL2_PINMUX(4, 4, 311, 3, 0, 0)
#define PT7_LCU1_IN0                    NXP_SIUL2_PINMUX(4, 4, 311, 0, 157, 3)
#define PT8_LCU1_OUT3                   NXP_SIUL2_PINMUX(4, 4, 312, 3, 0, 0)
#define PT8_LCU1_IN3                    NXP_SIUL2_PINMUX(4, 4, 312, 0, 162, 2)
#define PT9_LCU1_OUT2                   NXP_SIUL2_PINMUX(4, 4, 313, 2, 0, 0)
#define PT9_LCU1_IN2                    NXP_SIUL2_PINMUX(4, 4, 313, 0, 158, 2)
#define PT10_LCU1_OUT6                  NXP_SIUL2_PINMUX(4, 4, 314, 4, 0, 0)
#define PT10_LCU1_IN6                   NXP_SIUL2_PINMUX(4, 4, 314, 0, 167, 2)
#define PT11_LCU1_OUT2                  NXP_SIUL2_PINMUX(4, 4, 315, 8, 0, 0)
#define PT11_LCU1_IN2                   NXP_SIUL2_PINMUX(4, 4, 315, 0, 158, 3)
#define PT12_LCU1_OUT4                  NXP_SIUL2_PINMUX(4, 4, 316, 8, 0, 0)
#define PT12_LCU1_IN4                   NXP_SIUL2_PINMUX(4, 4, 316, 0, 161, 3)
#define PT13_LCU1_OUT1                  NXP_SIUL2_PINMUX(4, 4, 317, 1, 0, 0)
#define PT13_LCU1_IN1                   NXP_SIUL2_PINMUX(4, 4, 317, 0, 156, 3)
#define PT14_LCU1_OUT9                  NXP_SIUL2_PINMUX(4, 4, 318, 4, 0, 0)
#define PT14_LCU1_IN9                   NXP_SIUL2_PINMUX(4, 4, 318, 0, 165, 2)
#define PT15_LCU1_OUT11                 NXP_SIUL2_PINMUX(4, 4, 319, 3, 0, 0)
#define PT15_LCU1_IN11                  NXP_SIUL2_PINMUX(4, 4, 319, 0, 159, 3)
#define PU0_LCU1_OUT3                   NXP_SIUL2_PINMUX(4, 4, 320, 2, 0, 0)
#define PU0_LCU1_IN3                    NXP_SIUL2_PINMUX(4, 4, 320, 0, 162, 3)
#define PU1_LCU1_OUT8                   NXP_SIUL2_PINMUX(4, 4, 321, 3, 0, 0)
#define PU1_LCU1_IN8                    NXP_SIUL2_PINMUX(4, 4, 321, 0, 166, 2)
#define PU2_LCU1_OUT10                  NXP_SIUL2_PINMUX(4, 4, 322, 3, 0, 0)
#define PU2_LCU1_IN10                   NXP_SIUL2_PINMUX(4, 4, 322, 0, 163, 2)
#define PU3_LCU1_OUT10                  NXP_SIUL2_PINMUX(4, 4, 323, 4, 0, 0)
#define PU3_LCU1_IN10                   NXP_SIUL2_PINMUX(4, 4, 323, 0, 163, 3)
#define PU4_LCU1_OUT9                   NXP_SIUL2_PINMUX(4, 4, 324, 2, 0, 0)
#define PU4_LCU1_IN9                    NXP_SIUL2_PINMUX(4, 4, 324, 0, 165, 3)
#define PU5_LCU1_OUT8                   NXP_SIUL2_PINMUX(4, 4, 325, 2, 0, 0)
#define PU5_LCU1_IN8                    NXP_SIUL2_PINMUX(4, 4, 325, 0, 166, 3)
#define PU6_LCU1_OUT9                   NXP_SIUL2_PINMUX(4, 4, 326, 5, 0, 0)
#define PU6_LCU1_IN9                    NXP_SIUL2_PINMUX(4, 4, 326, 0, 165, 4)
#define PU7_LCU1_OUT11                  NXP_SIUL2_PINMUX(4, 4, 327, 7, 0, 0)
#define PU7_LCU1_IN11                   NXP_SIUL2_PINMUX(4, 4, 327, 0, 159, 4)
#define PU8_LCU1_OUT3                   NXP_SIUL2_PINMUX(4, 4, 328, 5, 0, 0)
#define PU8_LCU1_IN3                    NXP_SIUL2_PINMUX(4, 4, 328, 0, 162, 4)
#define PU9_LCU1_OUT6                   NXP_SIUL2_PINMUX(4, 4, 329, 1, 0, 0)
#define PU9_LCU1_IN6                    NXP_SIUL2_PINMUX(4, 4, 329, 0, 167, 3)
#define PU10_LCU1_OUT10                 NXP_SIUL2_PINMUX(4, 4, 330, 1, 0, 0)
#define PU10_LCU1_IN10                  NXP_SIUL2_PINMUX(4, 4, 330, 0, 163, 4)
#define PU11_LCU1_OUT6                  NXP_SIUL2_PINMUX(4, 4, 331, 1, 0, 0)
#define PU11_LCU1_IN6                   NXP_SIUL2_PINMUX(4, 4, 331, 0, 167, 4)
#define PU12_LCU1_OUT7                  NXP_SIUL2_PINMUX(4, 4, 332, 4, 0, 0)
#define PU12_LCU1_IN7                   NXP_SIUL2_PINMUX(4, 4, 332, 0, 164, 3)
#define PU13_LCU1_OUT2                  NXP_SIUL2_PINMUX(4, 4, 333, 5, 0, 0)
#define PU13_LCU1_IN2                   NXP_SIUL2_PINMUX(4, 4, 333, 0, 158, 4)
#define PU14_LCU1_OUT8                  NXP_SIUL2_PINMUX(4, 4, 334, 6, 0, 0)
#define PU14_LCU1_IN8                   NXP_SIUL2_PINMUX(4, 4, 334, 0, 166, 4)
#define PU15_LCU1_OUT7                  NXP_SIUL2_PINMUX(4, 4, 335, 6, 0, 0)
#define PU15_LCU1_IN7                   NXP_SIUL2_PINMUX(4, 4, 335, 0, 164, 4)
#define PV0_LCU1_OUT6                   NXP_SIUL2_PINMUX(4, 4, 336, 3, 0, 0)
#define PV0_LCU1_IN6                    NXP_SIUL2_PINMUX(4, 4, 336, 0, 167, 5)
#define PV1_LCU1_OUT5                   NXP_SIUL2_PINMUX(4, 4, 337, 3, 0, 0)
#define PV1_LCU1_IN5                    NXP_SIUL2_PINMUX(4, 4, 337, 0, 160, 4)
#define PV2_LCU1_OUT7                   NXP_SIUL2_PINMUX(4, 4, 338, 3, 0, 0)
#define PV2_LCU1_IN7                    NXP_SIUL2_PINMUX(4, 4, 338, 0, 164, 5)
#define PV7_LCU1_OUT0                   NXP_SIUL2_PINMUX(4, 4, 343, 4, 0, 0)
#define PV7_LCU1_IN0                    NXP_SIUL2_PINMUX(4, 4, 343, 0, 157, 5)
#define PV8_LCU1_OUT1                   NXP_SIUL2_PINMUX(4, 4, 344, 4, 0, 0)
#define PV8_LCU1_IN1                    NXP_SIUL2_PINMUX(4, 4, 344, 0, 156, 5)
#define PV9_LCU1_OUT2                   NXP_SIUL2_PINMUX(4, 4, 345, 5, 0, 0)
#define PV9_LCU1_IN2                    NXP_SIUL2_PINMUX(4, 4, 345, 0, 158, 6)
#define PV10_LCU1_OUT2                  NXP_SIUL2_PINMUX(4, 4, 346, 4, 0, 0)
#define PV10_LCU1_IN2                   NXP_SIUL2_PINMUX(4, 4, 346, 0, 158, 5)
#define PV11_LCU1_OUT4                  NXP_SIUL2_PINMUX(4, 4, 347, 5, 0, 0)
#define PV11_LCU1_IN4                   NXP_SIUL2_PINMUX(4, 4, 347, 0, 161, 5)
#define PV12_LCU1_OUT4                  NXP_SIUL2_PINMUX(4, 4, 348, 4, 0, 0)
#define PV12_LCU1_IN4                   NXP_SIUL2_PINMUX(4, 4, 348, 0, 161, 4)
#define PV13_LCU1_OUT3                  NXP_SIUL2_PINMUX(4, 4, 349, 8, 0, 0)
#define PV13_LCU1_IN3                   NXP_SIUL2_PINMUX(4, 4, 349, 0, 162, 5)
#define PV14_LCU1_OUT3                  NXP_SIUL2_PINMUX(4, 4, 350, 7, 0, 0)
#define PV14_LCU1_IN3                   NXP_SIUL2_PINMUX(4, 4, 350, 0, 162, 6)
#define PV15_LCU1_OUT0                  NXP_SIUL2_PINMUX(4, 4, 351, 3, 0, 0)
#define PV15_LCU1_IN0                   NXP_SIUL2_PINMUX(4, 4, 351, 0, 157, 4)
#define PW0_LCU1_OUT6                   NXP_SIUL2_PINMUX(4, 4, 352, 5, 0, 0)
#define PW0_LCU1_IN6                    NXP_SIUL2_PINMUX(4, 4, 352, 0, 167, 6)
#define PW1_LCU1_OUT1                   NXP_SIUL2_PINMUX(4, 4, 353, 3, 0, 0)
#define PW1_LCU1_IN1                    NXP_SIUL2_PINMUX(4, 4, 353, 0, 156, 4)
#define PW2_LCU1_OUT5                   NXP_SIUL2_PINMUX(4, 4, 354, 6, 0, 0)
#define PW2_LCU1_IN5                    NXP_SIUL2_PINMUX(4, 4, 354, 0, 160, 5)
#define PW3_LCU1_OUT10                  NXP_SIUL2_PINMUX(4, 4, 355, 8, 0, 0)
#define PW3_LCU1_IN10                   NXP_SIUL2_PINMUX(4, 4, 355, 0, 163, 5)
#define PW4_LCU1_OUT7                   NXP_SIUL2_PINMUX(4, 4, 356, 8, 0, 0)
#define PW4_LCU1_IN7                    NXP_SIUL2_PINMUX(4, 4, 356, 0, 164, 6)
#define PW5_LCU1_OUT8                   NXP_SIUL2_PINMUX(4, 4, 357, 7, 0, 0)
#define PW5_LCU1_IN8                    NXP_SIUL2_PINMUX(4, 4, 357, 0, 166, 5)
#define PW6_LCU1_OUT8                   NXP_SIUL2_PINMUX(4, 4, 358, 8, 0, 0)
#define PW6_LCU1_IN8                    NXP_SIUL2_PINMUX(4, 4, 358, 0, 166, 6)
#define PW7_LCU1_OUT9                   NXP_SIUL2_PINMUX(4, 4, 359, 6, 0, 0)
#define PW7_LCU1_IN9                    NXP_SIUL2_PINMUX(4, 4, 359, 0, 165, 5)
#define PW8_LCU1_OUT11                  NXP_SIUL2_PINMUX(4, 4, 360, 4, 0, 0)
#define PW8_LCU1_IN11                   NXP_SIUL2_PINMUX(4, 4, 360, 0, 159, 5)
#define PW9_LCU1_OUT10                  NXP_SIUL2_PINMUX(4, 4, 361, 5, 0, 0)
#define PW9_LCU1_IN10                   NXP_SIUL2_PINMUX(4, 4, 361, 0, 163, 6)
#define PW10_LCU1_OUT11                 NXP_SIUL2_PINMUX(4, 4, 362, 3, 0, 0)
#define PW10_LCU1_IN11                  NXP_SIUL2_PINMUX(4, 4, 362, 0, 159, 6)
#define PW11_LCU1_OUT9                  NXP_SIUL2_PINMUX(4, 4, 363, 7, 0, 0)
#define PW11_LCU1_IN9                   NXP_SIUL2_PINMUX(4, 4, 363, 0, 165, 6)

/* LPSPI5 */
#define PT0_LPSPI5_PCS0_O               NXP_SIUL2_PINMUX(4, 4, 304, 5, 0, 0)
#define PT0_LPSPI5_PCS0_I               NXP_SIUL2_PINMUX(4, 4, 304, 0, 35, 1)
#define PT1_LPSPI5_PCS4_O               NXP_SIUL2_PINMUX(4, 4, 305, 5, 0, 0)
#define PT1_LPSPI5_PCS4_I               NXP_SIUL2_PINMUX(4, 4, 305, 0, 39, 1)
#define PT2_LPSPI5_PCS5_O               NXP_SIUL2_PINMUX(4, 4, 306, 1, 0, 0)
#define PT2_LPSPI5_PCS5_I               NXP_SIUL2_PINMUX(4, 4, 306, 0, 40, 1)
#define PT3_LPSPI5_PCS1_O               NXP_SIUL2_PINMUX(4, 4, 307, 1, 0, 0)
#define PT3_LPSPI5_PCS1_I               NXP_SIUL2_PINMUX(4, 4, 307, 0, 36, 1)
#define PT4_LPSPI5_SOUT_O               NXP_SIUL2_PINMUX(4, 4, 308, 3, 0, 0)
#define PT4_LPSPI5_SOUT_I               NXP_SIUL2_PINMUX(4, 4, 308, 0, 45, 1)
#define PT5_LPSPI5_SCK_O                NXP_SIUL2_PINMUX(4, 4, 309, 8, 0, 0)
#define PT5_LPSPI5_SCK_I                NXP_SIUL2_PINMUX(4, 4, 309, 0, 43, 1)
#define PT6_LPSPI5_SIN_O                NXP_SIUL2_PINMUX(4, 4, 310, 1, 0, 0)
#define PT6_LPSPI5_SIN_I                NXP_SIUL2_PINMUX(4, 4, 310, 0, 44, 1)
#define PT7_LPSPI5_PCS7_O               NXP_SIUL2_PINMUX(4, 4, 311, 1, 0, 0)
#define PT7_LPSPI5_PCS7_I               NXP_SIUL2_PINMUX(4, 4, 311, 0, 42, 1)
#define PT8_LPSPI5_PCS1_O               NXP_SIUL2_PINMUX(4, 4, 312, 1, 0, 0)
#define PT8_LPSPI5_PCS1_I               NXP_SIUL2_PINMUX(4, 4, 312, 0, 36, 2)
#define PT11_LPSPI5_PCS0_O              NXP_SIUL2_PINMUX(4, 4, 315, 6, 0, 0)
#define PT11_LPSPI5_PCS0_I              NXP_SIUL2_PINMUX(4, 4, 315, 0, 35, 2)
#define PT12_LPSPI5_PCS0_O              NXP_SIUL2_PINMUX(4, 4, 316, 4, 0, 0)
#define PT12_LPSPI5_PCS0_I              NXP_SIUL2_PINMUX(4, 4, 316, 0, 35, 3)
#define PT13_LPSPI5_SOUT_O              NXP_SIUL2_PINMUX(4, 4, 317, 3, 0, 0)
#define PT13_LPSPI5_SOUT_I              NXP_SIUL2_PINMUX(4, 4, 317, 0, 45, 2)
#define PT15_LPSPI5_PCS6_O              NXP_SIUL2_PINMUX(4, 4, 319, 1, 0, 0)
#define PT15_LPSPI5_PCS6_I              NXP_SIUL2_PINMUX(4, 4, 319, 0, 41, 1)
#define PU2_LPSPI5_SOUT_O               NXP_SIUL2_PINMUX(4, 4, 322, 8, 0, 0)
#define PU2_LPSPI5_SOUT_I               NXP_SIUL2_PINMUX(4, 4, 322, 0, 45, 3)
#define PU3_LPSPI5_SCK_O                NXP_SIUL2_PINMUX(4, 4, 323, 5, 0, 0)
#define PU3_LPSPI5_SCK_I                NXP_SIUL2_PINMUX(4, 4, 323, 0, 43, 2)
#define PU4_LPSPI5_SIN_O                NXP_SIUL2_PINMUX(4, 4, 324, 5, 0, 0)
#define PU4_LPSPI5_SIN_I                NXP_SIUL2_PINMUX(4, 4, 324, 0, 44, 2)
#define PU5_LPSPI5_PCS3_O               NXP_SIUL2_PINMUX(4, 4, 325, 3, 0, 0)
#define PU5_LPSPI5_PCS3_I               NXP_SIUL2_PINMUX(4, 4, 325, 0, 38, 1)
#define PU7_LPSPI5_PCS2_O               NXP_SIUL2_PINMUX(4, 4, 327, 4, 0, 0)
#define PU7_LPSPI5_PCS2_I               NXP_SIUL2_PINMUX(4, 4, 327, 0, 37, 1)
#define PU8_LPSPI5_SIN_O                NXP_SIUL2_PINMUX(4, 4, 328, 6, 0, 0)
#define PU8_LPSPI5_SIN_I                NXP_SIUL2_PINMUX(4, 4, 328, 0, 44, 3)
#define PU12_LPSPI5_PCS3_O              NXP_SIUL2_PINMUX(4, 4, 332, 11, 0, 0)
#define PU12_LPSPI5_PCS3_I              NXP_SIUL2_PINMUX(4, 4, 332, 0, 38, 2)
#define PU13_LPSPI5_SCK_O               NXP_SIUL2_PINMUX(4, 4, 333, 8, 0, 0)
#define PU13_LPSPI5_SCK_I               NXP_SIUL2_PINMUX(4, 4, 333, 0, 43, 3)
#define PU15_LPSPI5_PCS2_O              NXP_SIUL2_PINMUX(4, 4, 335, 2, 0, 0)
#define PU15_LPSPI5_PCS2_I              NXP_SIUL2_PINMUX(4, 4, 335, 0, 37, 2)
#define PV3_LPSPI5_SOUT_O               NXP_SIUL2_PINMUX(4, 4, 339, 3, 0, 0)
#define PV3_LPSPI5_SOUT_I               NXP_SIUL2_PINMUX(4, 4, 339, 0, 45, 5)
#define PV4_LPSPI5_SIN_O                NXP_SIUL2_PINMUX(4, 4, 340, 3, 0, 0)
#define PV4_LPSPI5_SIN_I                NXP_SIUL2_PINMUX(4, 4, 340, 0, 44, 4)
#define PV5_LPSPI5_SCK_O                NXP_SIUL2_PINMUX(4, 4, 341, 4, 0, 0)
#define PV5_LPSPI5_SCK_I                NXP_SIUL2_PINMUX(4, 4, 341, 0, 43, 4)
#define PV6_LPSPI5_PCS0_O               NXP_SIUL2_PINMUX(4, 4, 342, 3, 0, 0)
#define PV6_LPSPI5_PCS0_I               NXP_SIUL2_PINMUX(4, 4, 342, 0, 35, 5)
#define PV7_LPSPI5_PCS2_O               NXP_SIUL2_PINMUX(4, 4, 343, 3, 0, 0)
#define PV7_LPSPI5_PCS2_I               NXP_SIUL2_PINMUX(4, 4, 343, 0, 37, 4)
#define PV8_LPSPI5_PCS3_O               NXP_SIUL2_PINMUX(4, 4, 344, 3, 0, 0)
#define PV8_LPSPI5_PCS3_I               NXP_SIUL2_PINMUX(4, 4, 344, 0, 38, 4)
#define PV9_LPSPI5_PCS3_O               NXP_SIUL2_PINMUX(4, 4, 345, 4, 0, 0)
#define PV9_LPSPI5_PCS3_I               NXP_SIUL2_PINMUX(4, 4, 345, 0, 38, 5)
#define PV11_LPSPI5_PCS1_O              NXP_SIUL2_PINMUX(4, 4, 347, 2, 0, 0)
#define PV11_LPSPI5_PCS1_I              NXP_SIUL2_PINMUX(4, 4, 347, 0, 36, 3)
#define PV12_LPSPI5_PCS2_O              NXP_SIUL2_PINMUX(4, 4, 348, 3, 0, 0)
#define PV12_LPSPI5_PCS2_I              NXP_SIUL2_PINMUX(4, 4, 348, 0, 37, 3)
#define PV13_LPSPI5_PCS3_O              NXP_SIUL2_PINMUX(4, 4, 349, 7, 0, 0)
#define PV13_LPSPI5_PCS3_I              NXP_SIUL2_PINMUX(4, 4, 349, 0, 38, 3)
#define PV14_LPSPI5_PCS2_O              NXP_SIUL2_PINMUX(4, 4, 350, 6, 0, 0)
#define PV14_LPSPI5_PCS2_I              NXP_SIUL2_PINMUX(4, 4, 350, 0, 37, 5)
#define PW0_LPSPI5_SOUT_O               NXP_SIUL2_PINMUX(4, 4, 352, 2, 0, 0)
#define PW0_LPSPI5_SOUT_I               NXP_SIUL2_PINMUX(4, 4, 352, 0, 45, 4)
#define PW2_LPSPI5_PCS4_O               NXP_SIUL2_PINMUX(4, 4, 354, 5, 0, 0)
#define PW2_LPSPI5_PCS4_I               NXP_SIUL2_PINMUX(4, 4, 354, 0, 39, 2)
#define PW3_LPSPI5_PCS0_O               NXP_SIUL2_PINMUX(4, 4, 355, 7, 0, 0)
#define PW3_LPSPI5_PCS0_I               NXP_SIUL2_PINMUX(4, 4, 355, 0, 35, 4)
#define PW4_LPSPI5_SIN_O                NXP_SIUL2_PINMUX(4, 4, 356, 7, 0, 0)
#define PW4_LPSPI5_SIN_I                NXP_SIUL2_PINMUX(4, 4, 356, 0, 44, 5)
#define PW6_LPSPI5_PCS5_O               NXP_SIUL2_PINMUX(4, 4, 358, 7, 0, 0)
#define PW6_LPSPI5_PCS5_I               NXP_SIUL2_PINMUX(4, 4, 358, 0, 40, 2)
#define PW9_LPSPI5_PCS6_O               NXP_SIUL2_PINMUX(4, 4, 361, 1, 0, 0)
#define PW9_LPSPI5_PCS6_I               NXP_SIUL2_PINMUX(4, 4, 361, 0, 41, 2)
#define PW10_LPSPI5_PCS7_O              NXP_SIUL2_PINMUX(4, 4, 362, 2, 0, 0)
#define PW10_LPSPI5_PCS7_I              NXP_SIUL2_PINMUX(4, 4, 362, 0, 42, 2)
#define PW11_LPSPI5_SCK_O               NXP_SIUL2_PINMUX(4, 4, 363, 6, 0, 0)
#define PW11_LPSPI5_SCK_I               NXP_SIUL2_PINMUX(4, 4, 363, 0, 43, 5)

/* EMIOS_1 */
#define PT0_EMIOS1_CH10_H_O             NXP_SIUL2_PINMUX(4, 4, 304, 7, 0, 0)
#define PT0_EMIOS1_CH10_H_I             NXP_SIUL2_PINMUX(4, 4, 304, 0, 112, 2)
#define PT1_EMIOS1_CH11_H_O             NXP_SIUL2_PINMUX(4, 4, 305, 7, 0, 0)
#define PT1_EMIOS1_CH11_H_I             NXP_SIUL2_PINMUX(4, 4, 305, 0, 113, 2)
#define PT2_EMIOS1_CH0_X_O              NXP_SIUL2_PINMUX(4, 4, 306, 4, 0, 0)
#define PT2_EMIOS1_CH1_H_O              NXP_SIUL2_PINMUX(4, 4, 306, 7, 0, 0)
#define PT2_EMIOS1_CH0_X_I              NXP_SIUL2_PINMUX(4, 4, 306, 0, 102, 2)
#define PT2_EMIOS1_CH1_H_I              NXP_SIUL2_PINMUX(4, 4, 306, 0, 103, 2)
#define PT4_EMIOS1_CH9_H_O              NXP_SIUL2_PINMUX(4, 4, 308, 5, 0, 0)
#define PT4_EMIOS1_CH9_H_I              NXP_SIUL2_PINMUX(4, 4, 308, 0, 111, 2)
#define PT5_EMIOS1_CH5_H_O              NXP_SIUL2_PINMUX(4, 4, 309, 3, 0, 0)
#define PT5_EMIOS1_CH23_X_O             NXP_SIUL2_PINMUX(4, 4, 309, 4, 0, 0)
#define PT5_EMIOS1_CH5_H_I              NXP_SIUL2_PINMUX(4, 4, 309, 0, 107, 2)
#define PT5_EMIOS1_CH23_X_I             NXP_SIUL2_PINMUX(4, 4, 309, 0, 125, 2)
#define PT6_EMIOS1_CH15_H_O             NXP_SIUL2_PINMUX(4, 4, 310, 2, 0, 0)
#define PT6_EMIOS1_CH15_H_I             NXP_SIUL2_PINMUX(4, 4, 310, 0, 117, 2)
#define PT7_EMIOS1_CH14_H_O             NXP_SIUL2_PINMUX(4, 4, 311, 5, 0, 0)
#define PT7_EMIOS1_CH14_H_I             NXP_SIUL2_PINMUX(4, 4, 311, 0, 116, 2)
#define PT8_EMIOS1_CH7_H_O              NXP_SIUL2_PINMUX(4, 4, 312, 4, 0, 0)
#define PT8_EMIOS1_CH7_H_I              NXP_SIUL2_PINMUX(4, 4, 312, 0, 109, 2)
#define PT9_EMIOS1_CH6_H_O              NXP_SIUL2_PINMUX(4, 4, 313, 3, 0, 0)
#define PT9_EMIOS1_CH6_H_I              NXP_SIUL2_PINMUX(4, 4, 313, 0, 108, 2)
#define PT10_EMIOS1_CH4_H_O             NXP_SIUL2_PINMUX(4, 4, 314, 7, 0, 0)
#define PT10_EMIOS1_CH4_H_I             NXP_SIUL2_PINMUX(4, 4, 314, 0, 106, 2)
#define PT11_EMIOS1_CH16_X_O            NXP_SIUL2_PINMUX(4, 4, 315, 3, 0, 0)
#define PT11_EMIOS1_CH3_H_O             NXP_SIUL2_PINMUX(4, 4, 315, 5, 0, 0)
#define PT11_EMIOS1_CH3_H_I             NXP_SIUL2_PINMUX(4, 4, 315, 0, 105, 2)
#define PT11_EMIOS1_CH16_X_I            NXP_SIUL2_PINMUX(4, 4, 315, 0, 118, 2)
#define PT13_EMIOS1_CH22_X_O            NXP_SIUL2_PINMUX(4, 4, 317, 2, 0, 0)
#define PT13_EMIOS1_CH4_H_O             NXP_SIUL2_PINMUX(4, 4, 317, 4, 0, 0)
#define PT13_EMIOS1_CH4_H_I             NXP_SIUL2_PINMUX(4, 4, 317, 0, 106, 3)
#define PT13_EMIOS1_CH22_X_I            NXP_SIUL2_PINMUX(4, 4, 317, 0, 124, 2)
#define PT14_EMIOS1_CH6_H_O             NXP_SIUL2_PINMUX(4, 4, 318, 5, 0, 0)
#define PT14_EMIOS1_CH6_H_I             NXP_SIUL2_PINMUX(4, 4, 318, 0, 108, 3)
#define PU1_EMIOS1_CH8_X_O              NXP_SIUL2_PINMUX(4, 4, 321, 4, 0, 0)
#define PU1_EMIOS1_CH2_H_O              NXP_SIUL2_PINMUX(4, 4, 321, 5, 0, 0)
#define PU1_EMIOS1_CH2_H_I              NXP_SIUL2_PINMUX(4, 4, 321, 0, 104, 2)
#define PU1_EMIOS1_CH8_X_I              NXP_SIUL2_PINMUX(4, 4, 321, 0, 110, 2)
#define PU2_EMIOS1_CH18_Y_O             NXP_SIUL2_PINMUX(4, 4, 322, 6, 0, 0)
#define PU2_EMIOS1_CH18_Y_I             NXP_SIUL2_PINMUX(4, 4, 322, 0, 120, 1)
#define PU3_EMIOS1_CH17_Y_O             NXP_SIUL2_PINMUX(4, 4, 323, 3, 0, 0)
#define PU3_EMIOS1_CH17_Y_I             NXP_SIUL2_PINMUX(4, 4, 323, 0, 119, 1)
#define PU6_EMIOS1_CH8_X_O              NXP_SIUL2_PINMUX(4, 4, 326, 3, 0, 0)
#define PU6_EMIOS1_CH2_H_O              NXP_SIUL2_PINMUX(4, 4, 326, 7, 0, 0)
#define PU6_EMIOS1_CH2_H_I              NXP_SIUL2_PINMUX(4, 4, 326, 0, 104, 3)
#define PU6_EMIOS1_CH8_X_I              NXP_SIUL2_PINMUX(4, 4, 326, 0, 110, 3)
#define PU7_EMIOS1_CH21_Y_O             NXP_SIUL2_PINMUX(4, 4, 327, 3, 0, 0)
#define PU7_EMIOS1_CH21_Y_I             NXP_SIUL2_PINMUX(4, 4, 327, 0, 123, 1)
#define PU8_EMIOS1_CH19_Y_O             NXP_SIUL2_PINMUX(4, 4, 328, 4, 0, 0)
#define PU8_EMIOS1_CH19_Y_I             NXP_SIUL2_PINMUX(4, 4, 328, 0, 121, 1)
#define PU9_EMIOS1_CH5_H_O              NXP_SIUL2_PINMUX(4, 4, 329, 9, 0, 0)
#define PU9_EMIOS1_CH5_H_I              NXP_SIUL2_PINMUX(4, 4, 329, 0, 107, 3)
#define PU10_EMIOS1_CH13_H_O            NXP_SIUL2_PINMUX(4, 4, 330, 7, 0, 0)
#define PU10_EMIOS1_CH13_H_I            NXP_SIUL2_PINMUX(4, 4, 330, 0, 115, 2)
#define PU11_EMIOS1_CH12_H_O            NXP_SIUL2_PINMUX(4, 4, 331, 5, 0, 0)
#define PU11_EMIOS1_CH12_H_I            NXP_SIUL2_PINMUX(4, 4, 331, 0, 114, 2)
#define PU12_EMIOS1_CH0_X_O             NXP_SIUL2_PINMUX(4, 4, 332, 2, 0, 0)
#define PU12_EMIOS1_CH1_H_O             NXP_SIUL2_PINMUX(4, 4, 332, 8, 0, 0)
#define PU12_EMIOS1_CH0_X_I             NXP_SIUL2_PINMUX(4, 4, 332, 0, 102, 3)
#define PU12_EMIOS1_CH1_H_I             NXP_SIUL2_PINMUX(4, 4, 332, 0, 103, 3)
#define PU13_EMIOS1_CH20_Y_O            NXP_SIUL2_PINMUX(4, 4, 333, 2, 0, 0)
#define PU13_EMIOS1_CH20_Y_I            NXP_SIUL2_PINMUX(4, 4, 333, 0, 122, 1)
#define PU15_EMIOS1_CH3_H_O             NXP_SIUL2_PINMUX(4, 4, 335, 1, 0, 0)
#define PU15_EMIOS1_CH16_X_O            NXP_SIUL2_PINMUX(4, 4, 335, 4, 0, 0)
#define PU15_EMIOS1_CH3_H_I             NXP_SIUL2_PINMUX(4, 4, 335, 0, 105, 3)
#define PU15_EMIOS1_CH16_X_I            NXP_SIUL2_PINMUX(4, 4, 335, 0, 118, 1)
#define PV5_EMIOS1_CH0_X_O              NXP_SIUL2_PINMUX(4, 4, 341, 1, 0, 0)
#define PV5_EMIOS1_CH0_X_I              NXP_SIUL2_PINMUX(4, 4, 341, 0, 102, 4)
#define PV6_EMIOS1_CH8_X_O              NXP_SIUL2_PINMUX(4, 4, 342, 1, 0, 0)
#define PV6_EMIOS1_CH8_X_I              NXP_SIUL2_PINMUX(4, 4, 342, 0, 110, 4)
#define PV7_EMIOS1_CH22_X_O             NXP_SIUL2_PINMUX(4, 4, 343, 1, 0, 0)
#define PV7_EMIOS1_CH22_X_I             NXP_SIUL2_PINMUX(4, 4, 343, 0, 124, 4)
#define PV9_EMIOS1_CH20_Y_O             NXP_SIUL2_PINMUX(4, 4, 345, 2, 0, 0)
#define PV9_EMIOS1_CH20_Y_I             NXP_SIUL2_PINMUX(4, 4, 345, 0, 122, 2)
#define PV10_EMIOS1_CH18_Y_O            NXP_SIUL2_PINMUX(4, 4, 346, 3, 0, 0)
#define PV10_EMIOS1_CH18_Y_I            NXP_SIUL2_PINMUX(4, 4, 346, 0, 120, 2)
#define PV11_EMIOS1_CH15_H_O            NXP_SIUL2_PINMUX(4, 4, 347, 4, 0, 0)
#define PV11_EMIOS1_CH15_H_I            NXP_SIUL2_PINMUX(4, 4, 347, 0, 117, 3)
#define PV12_EMIOS1_CH16_X_O            NXP_SIUL2_PINMUX(4, 4, 348, 2, 0, 0)
#define PV12_EMIOS1_CH16_X_I            NXP_SIUL2_PINMUX(4, 4, 348, 0, 118, 3)
#define PV13_EMIOS1_CH23_X_O            NXP_SIUL2_PINMUX(4, 4, 349, 2, 0, 0)
#define PV13_EMIOS1_CH23_X_I            NXP_SIUL2_PINMUX(4, 4, 349, 0, 125, 3)
#define PV14_EMIOS1_CH21_Y_O            NXP_SIUL2_PINMUX(4, 4, 350, 5, 0, 0)
#define PV14_EMIOS1_CH21_Y_I            NXP_SIUL2_PINMUX(4, 4, 350, 0, 123, 2)
#define PV15_EMIOS1_CH19_Y_O            NXP_SIUL2_PINMUX(4, 4, 351, 1, 0, 0)
#define PV15_EMIOS1_CH19_Y_I            NXP_SIUL2_PINMUX(4, 4, 351, 0, 121, 2)
#define PW0_EMIOS1_CH17_Y_O             NXP_SIUL2_PINMUX(4, 4, 352, 4, 0, 0)
#define PW0_EMIOS1_CH17_Y_I             NXP_SIUL2_PINMUX(4, 4, 352, 0, 119, 2)
#define PW1_EMIOS1_CH14_H_O             NXP_SIUL2_PINMUX(4, 4, 353, 4, 0, 0)
#define PW1_EMIOS1_CH14_H_I             NXP_SIUL2_PINMUX(4, 4, 353, 0, 116, 3)
#define PW2_EMIOS1_CH13_H_O             NXP_SIUL2_PINMUX(4, 4, 354, 4, 0, 0)
#define PW2_EMIOS1_CH13_H_I             NXP_SIUL2_PINMUX(4, 4, 354, 0, 115, 3)
#define PW3_EMIOS1_CH12_H_O             NXP_SIUL2_PINMUX(4, 4, 355, 5, 0, 0)
#define PW3_EMIOS1_CH12_H_I             NXP_SIUL2_PINMUX(4, 4, 355, 0, 114, 3)
#define PW4_EMIOS1_CH10_H_O             NXP_SIUL2_PINMUX(4, 4, 356, 2, 0, 0)
#define PW4_EMIOS1_CH10_H_I             NXP_SIUL2_PINMUX(4, 4, 356, 0, 112, 3)
#define PW5_EMIOS1_CH9_H_O              NXP_SIUL2_PINMUX(4, 4, 357, 5, 0, 0)
#define PW5_EMIOS1_CH9_H_I              NXP_SIUL2_PINMUX(4, 4, 357, 0, 111, 3)
#define PW6_EMIOS1_CH7_H_O              NXP_SIUL2_PINMUX(4, 4, 358, 2, 0, 0)
#define PW6_EMIOS1_CH7_H_I              NXP_SIUL2_PINMUX(4, 4, 358, 0, 109, 3)
#define PW7_EMIOS1_CH23_X_O             NXP_SIUL2_PINMUX(4, 4, 359, 4, 0, 0)
#define PW7_EMIOS1_CH23_X_I             NXP_SIUL2_PINMUX(4, 4, 359, 0, 125, 4)
#define PW8_EMIOS1_CH22_X_O             NXP_SIUL2_PINMUX(4, 4, 360, 3, 0, 0)
#define PW8_EMIOS1_CH22_X_I             NXP_SIUL2_PINMUX(4, 4, 360, 0, 124, 3)
#define PW11_EMIOS1_CH11_H_O            NXP_SIUL2_PINMUX(4, 4, 363, 1, 0, 0)
#define PW11_EMIOS1_CH11_H_I            NXP_SIUL2_PINMUX(4, 4, 363, 0, 113, 3)

/* EMIOS_2 */
#define PT0_EMIOS2_CH10_H_O             NXP_SIUL2_PINMUX(4, 4, 304, 8, 0, 0)
#define PT0_EMIOS2_CH10_H_I             NXP_SIUL2_PINMUX(4, 4, 304, 0, 139, 1)
#define PT1_EMIOS2_CH11_H_O             NXP_SIUL2_PINMUX(4, 4, 305, 8, 0, 0)
#define PT1_EMIOS2_CH11_H_I             NXP_SIUL2_PINMUX(4, 4, 305, 0, 140, 1)
#define PT3_EMIOS2_CH2_H_O              NXP_SIUL2_PINMUX(4, 4, 307, 6, 0, 0)
#define PT3_EMIOS2_CH8_X_O              NXP_SIUL2_PINMUX(4, 4, 307, 8, 0, 0)
#define PT3_EMIOS2_CH2_H_I              NXP_SIUL2_PINMUX(4, 4, 307, 0, 131, 1)
#define PT3_EMIOS2_CH8_X_I              NXP_SIUL2_PINMUX(4, 4, 307, 0, 137, 2)
#define PT4_EMIOS2_CH9_H_O              NXP_SIUL2_PINMUX(4, 4, 308, 2, 0, 0)
#define PT4_EMIOS2_CH9_H_I              NXP_SIUL2_PINMUX(4, 4, 308, 0, 138, 1)
#define PT6_EMIOS2_CH15_H_O             NXP_SIUL2_PINMUX(4, 4, 310, 3, 0, 0)
#define PT6_EMIOS2_CH15_H_I             NXP_SIUL2_PINMUX(4, 4, 310, 0, 144, 2)
#define PT7_EMIOS2_CH14_H_O             NXP_SIUL2_PINMUX(4, 4, 311, 4, 0, 0)
#define PT7_EMIOS2_CH14_H_I             NXP_SIUL2_PINMUX(4, 4, 311, 0, 143, 1)
#define PT8_EMIOS2_CH7_H_O              NXP_SIUL2_PINMUX(4, 4, 312, 6, 0, 0)
#define PT8_EMIOS2_CH7_H_I              NXP_SIUL2_PINMUX(4, 4, 312, 0, 136, 1)
#define PT9_EMIOS2_CH0_X_O              NXP_SIUL2_PINMUX(4, 4, 313, 5, 0, 0)
#define PT9_EMIOS2_CH0_X_I              NXP_SIUL2_PINMUX(4, 4, 313, 0, 129, 1)
#define PT10_EMIOS2_CH4_H_O             NXP_SIUL2_PINMUX(4, 4, 314, 8, 0, 0)
#define PT10_EMIOS2_CH4_H_I             NXP_SIUL2_PINMUX(4, 4, 314, 0, 133, 1)
#define PT12_EMIOS2_CH3_H_O             NXP_SIUL2_PINMUX(4, 4, 316, 5, 0, 0)
#define PT12_EMIOS2_CH16_X_O            NXP_SIUL2_PINMUX(4, 4, 316, 7, 0, 0)
#define PT12_EMIOS2_CH3_H_I             NXP_SIUL2_PINMUX(4, 4, 316, 0, 132, 1)
#define PT12_EMIOS2_CH16_X_I            NXP_SIUL2_PINMUX(4, 4, 316, 0, 145, 2)
#define PT14_EMIOS2_CH6_H_O             NXP_SIUL2_PINMUX(4, 4, 318, 7, 0, 0)
#define PT14_EMIOS2_CH6_H_I             NXP_SIUL2_PINMUX(4, 4, 318, 0, 135, 1)
#define PT15_EMIOS2_CH22_X_O            NXP_SIUL2_PINMUX(4, 4, 319, 4, 0, 0)
#define PT15_EMIOS2_CH4_H_O             NXP_SIUL2_PINMUX(4, 4, 319, 5, 0, 0)
#define PT15_EMIOS2_CH4_H_I             NXP_SIUL2_PINMUX(4, 4, 319, 0, 133, 2)
#define PT15_EMIOS2_CH22_X_I            NXP_SIUL2_PINMUX(4, 4, 319, 0, 151, 1)
#define PU0_EMIOS2_CH8_X_O              NXP_SIUL2_PINMUX(4, 4, 320, 4, 0, 0)
#define PU0_EMIOS2_CH2_H_O              NXP_SIUL2_PINMUX(4, 4, 320, 5, 0, 0)
#define PU0_EMIOS2_CH2_H_I              NXP_SIUL2_PINMUX(4, 4, 320, 0, 131, 2)
#define PU0_EMIOS2_CH8_X_I              NXP_SIUL2_PINMUX(4, 4, 320, 0, 137, 1)
#define PU2_EMIOS2_CH18_Y_O             NXP_SIUL2_PINMUX(4, 4, 322, 5, 0, 0)
#define PU2_EMIOS2_CH18_Y_I             NXP_SIUL2_PINMUX(4, 4, 322, 0, 147, 1)
#define PU3_EMIOS2_CH17_Y_O             NXP_SIUL2_PINMUX(4, 4, 323, 2, 0, 0)
#define PU3_EMIOS2_CH17_Y_I             NXP_SIUL2_PINMUX(4, 4, 323, 0, 146, 1)
#define PU4_EMIOS2_CH23_X_O             NXP_SIUL2_PINMUX(4, 4, 324, 3, 0, 0)
#define PU4_EMIOS2_CH6_H_O              NXP_SIUL2_PINMUX(4, 4, 324, 6, 0, 0)
#define PU4_EMIOS2_CH6_H_I              NXP_SIUL2_PINMUX(4, 4, 324, 0, 135, 3)
#define PU4_EMIOS2_CH23_X_I             NXP_SIUL2_PINMUX(4, 4, 324, 0, 152, 1)
#define PU5_EMIOS2_CH16_X_O             NXP_SIUL2_PINMUX(4, 4, 325, 4, 0, 0)
#define PU5_EMIOS2_CH3_H_O              NXP_SIUL2_PINMUX(4, 4, 325, 6, 0, 0)
#define PU5_EMIOS2_CH3_H_I              NXP_SIUL2_PINMUX(4, 4, 325, 0, 132, 2)
#define PU5_EMIOS2_CH16_X_I             NXP_SIUL2_PINMUX(4, 4, 325, 0, 145, 1)
#define PU7_EMIOS2_CH21_Y_O             NXP_SIUL2_PINMUX(4, 4, 327, 8, 0, 0)
#define PU7_EMIOS2_CH21_Y_I             NXP_SIUL2_PINMUX(4, 4, 327, 0, 150, 1)
#define PU8_EMIOS2_CH19_Y_O             NXP_SIUL2_PINMUX(4, 4, 328, 8, 0, 0)
#define PU8_EMIOS2_CH19_Y_I             NXP_SIUL2_PINMUX(4, 4, 328, 0, 148, 1)
#define PU9_EMIOS2_CH5_H_O              NXP_SIUL2_PINMUX(4, 4, 329, 10, 0, 0)
#define PU9_EMIOS2_CH5_H_I              NXP_SIUL2_PINMUX(4, 4, 329, 0, 134, 1)
#define PU10_EMIOS2_CH13_H_O            NXP_SIUL2_PINMUX(4, 4, 330, 3, 0, 0)
#define PU10_EMIOS2_CH13_H_I            NXP_SIUL2_PINMUX(4, 4, 330, 0, 142, 2)
#define PU11_EMIOS2_CH12_H_O            NXP_SIUL2_PINMUX(4, 4, 331, 2, 0, 0)
#define PU11_EMIOS2_CH12_H_I            NXP_SIUL2_PINMUX(4, 4, 331, 0, 141, 1)
#define PU13_EMIOS2_CH20_Y_O            NXP_SIUL2_PINMUX(4, 4, 333, 6, 0, 0)
#define PU13_EMIOS2_CH20_Y_I            NXP_SIUL2_PINMUX(4, 4, 333, 0, 149, 1)
#define PU14_EMIOS2_CH0_X_O             NXP_SIUL2_PINMUX(4, 4, 334, 4, 0, 0)
#define PU14_EMIOS2_CH1_H_O             NXP_SIUL2_PINMUX(4, 4, 334, 9, 0, 0)
#define PU14_EMIOS2_CH0_X_I             NXP_SIUL2_PINMUX(4, 4, 334, 0, 129, 2)
#define PU14_EMIOS2_CH1_H_I             NXP_SIUL2_PINMUX(4, 4, 334, 0, 130, 1)
#define PV0_EMIOS2_CH0_X_O              NXP_SIUL2_PINMUX(4, 4, 336, 1, 0, 0)
#define PV0_EMIOS2_CH0_X_I              NXP_SIUL2_PINMUX(4, 4, 336, 0, 129, 3)
#define PV1_EMIOS2_CH8_X_O              NXP_SIUL2_PINMUX(4, 4, 337, 1, 0, 0)
#define PV1_EMIOS2_CH8_X_I              NXP_SIUL2_PINMUX(4, 4, 337, 0, 137, 3)
#define PV2_EMIOS2_CH16_X_O             NXP_SIUL2_PINMUX(4, 4, 338, 1, 0, 0)
#define PV2_EMIOS2_CH16_X_I             NXP_SIUL2_PINMUX(4, 4, 338, 0, 145, 3)
#define PV3_EMIOS2_CH22_X_O             NXP_SIUL2_PINMUX(4, 4, 339, 1, 0, 0)
#define PV3_EMIOS2_CH22_X_I             NXP_SIUL2_PINMUX(4, 4, 339, 0, 151, 2)
#define PV4_EMIOS2_CH23_X_O             NXP_SIUL2_PINMUX(4, 4, 340, 1, 0, 0)
#define PV4_EMIOS2_CH23_X_I             NXP_SIUL2_PINMUX(4, 4, 340, 0, 152, 2)
#define PV8_EMIOS2_CH3_H_O              NXP_SIUL2_PINMUX(4, 4, 344, 2, 0, 0)
#define PV8_EMIOS2_CH3_H_I              NXP_SIUL2_PINMUX(4, 4, 344, 0, 132, 3)
#define PV9_EMIOS2_CH20_Y_O             NXP_SIUL2_PINMUX(4, 4, 345, 1, 0, 0)
#define PV9_EMIOS2_CH20_Y_I             NXP_SIUL2_PINMUX(4, 4, 345, 0, 149, 2)
#define PV10_EMIOS2_CH18_Y_O            NXP_SIUL2_PINMUX(4, 4, 346, 1, 0, 0)
#define PV10_EMIOS2_CH18_Y_I            NXP_SIUL2_PINMUX(4, 4, 346, 0, 147, 2)
#define PV11_EMIOS2_CH15_H_O            NXP_SIUL2_PINMUX(4, 4, 347, 1, 0, 0)
#define PV11_EMIOS2_CH15_H_I            NXP_SIUL2_PINMUX(4, 4, 347, 0, 144, 1)
#define PV13_EMIOS2_CH2_H_O             NXP_SIUL2_PINMUX(4, 4, 349, 3, 0, 0)
#define PV13_EMIOS2_CH2_H_I             NXP_SIUL2_PINMUX(4, 4, 349, 0, 131, 3)
#define PV14_EMIOS2_CH21_Y_O            NXP_SIUL2_PINMUX(4, 4, 350, 4, 0, 0)
#define PV14_EMIOS2_CH21_Y_I            NXP_SIUL2_PINMUX(4, 4, 350, 0, 150, 2)
#define PV15_EMIOS2_CH19_Y_O            NXP_SIUL2_PINMUX(4, 4, 351, 2, 0, 0)
#define PV15_EMIOS2_CH19_Y_I            NXP_SIUL2_PINMUX(4, 4, 351, 0, 148, 2)
#define PW0_EMIOS2_CH17_Y_O             NXP_SIUL2_PINMUX(4, 4, 352, 1, 0, 0)
#define PW0_EMIOS2_CH17_Y_I             NXP_SIUL2_PINMUX(4, 4, 352, 0, 146, 2)
#define PW1_EMIOS2_CH14_H_O             NXP_SIUL2_PINMUX(4, 4, 353, 1, 0, 0)
#define PW1_EMIOS2_CH14_H_I             NXP_SIUL2_PINMUX(4, 4, 353, 0, 143, 2)
#define PW2_EMIOS2_CH13_H_O             NXP_SIUL2_PINMUX(4, 4, 354, 1, 0, 0)
#define PW2_EMIOS2_CH13_H_I             NXP_SIUL2_PINMUX(4, 4, 354, 0, 142, 1)
#define PW3_EMIOS2_CH12_H_O             NXP_SIUL2_PINMUX(4, 4, 355, 1, 0, 0)
#define PW3_EMIOS2_CH12_H_I             NXP_SIUL2_PINMUX(4, 4, 355, 0, 141, 2)
#define PW4_EMIOS2_CH10_H_O             NXP_SIUL2_PINMUX(4, 4, 356, 1, 0, 0)
#define PW4_EMIOS2_CH10_H_I             NXP_SIUL2_PINMUX(4, 4, 356, 0, 139, 2)
#define PW5_EMIOS2_CH9_H_O              NXP_SIUL2_PINMUX(4, 4, 357, 1, 0, 0)
#define PW5_EMIOS2_CH9_H_I              NXP_SIUL2_PINMUX(4, 4, 357, 0, 138, 2)
#define PW6_EMIOS2_CH7_H_O              NXP_SIUL2_PINMUX(4, 4, 358, 1, 0, 0)
#define PW6_EMIOS2_CH7_H_I              NXP_SIUL2_PINMUX(4, 4, 358, 0, 136, 2)
#define PW7_EMIOS2_CH6_H_O              NXP_SIUL2_PINMUX(4, 4, 359, 1, 0, 0)
#define PW7_EMIOS2_CH6_H_I              NXP_SIUL2_PINMUX(4, 4, 359, 0, 135, 2)
#define PW8_EMIOS2_CH5_H_O              NXP_SIUL2_PINMUX(4, 4, 360, 1, 0, 0)
#define PW8_EMIOS2_CH5_H_I              NXP_SIUL2_PINMUX(4, 4, 360, 0, 134, 2)
#define PW9_EMIOS2_CH4_H_O              NXP_SIUL2_PINMUX(4, 4, 361, 2, 0, 0)
#define PW9_EMIOS2_CH4_H_I              NXP_SIUL2_PINMUX(4, 4, 361, 0, 133, 3)
#define PW10_EMIOS2_CH1_H_O             NXP_SIUL2_PINMUX(4, 4, 362, 1, 0, 0)
#define PW10_EMIOS2_CH1_H_I             NXP_SIUL2_PINMUX(4, 4, 362, 0, 130, 2)
#define PW11_EMIOS2_CH11_H_O            NXP_SIUL2_PINMUX(4, 4, 363, 2, 0, 0)
#define PW11_EMIOS2_CH11_H_I            NXP_SIUL2_PINMUX(4, 4, 363, 0, 140, 2)

/* ADC1 */
#define PT0_ADC1_MA2                    NXP_SIUL2_PINMUX(4, 4, 304, 9, 0, 0)
#define PT1_ADC1_MA0                    NXP_SIUL2_PINMUX(4, 4, 305, 9, 0, 0)
#define PT2_ADC1_MA1                    NXP_SIUL2_PINMUX(4, 4, 306, 6, 0, 0)
#define PT10_ADC1_MA1                   NXP_SIUL2_PINMUX(4, 4, 314, 6, 0, 0)
#define PT11_ADC1_MA0                   NXP_SIUL2_PINMUX(4, 4, 315, 4, 0, 0)
#define PU4_ADC1_MA0                    NXP_SIUL2_PINMUX(4, 4, 324, 7, 0, 0)
#define PU5_ADC1_MA1                    NXP_SIUL2_PINMUX(4, 4, 325, 7, 0, 0)
#define PU10_ADC1_MA1                   NXP_SIUL2_PINMUX(4, 4, 330, 6, 0, 0)
#define PU11_ADC1_MA0                   NXP_SIUL2_PINMUX(4, 4, 331, 4, 0, 0)
#define PU13_ADC1_MA2                   NXP_SIUL2_PINMUX(4, 4, 333, 3, 0, 0)
#define PV0_ADC1_MA0                    NXP_SIUL2_PINMUX(4, 4, 336, 2, 0, 0)
#define PV1_ADC1_MA1                    NXP_SIUL2_PINMUX(4, 4, 337, 2, 0, 0)
#define PV2_ADC1_MA2                    NXP_SIUL2_PINMUX(4, 4, 338, 2, 0, 0)
#define PV12_ADC1_MA0                   NXP_SIUL2_PINMUX(4, 4, 348, 7, 0, 0)
#define PV13_ADC1_MA1                   NXP_SIUL2_PINMUX(4, 4, 349, 5, 0, 0)
#define PV14_ADC1_MA2                   NXP_SIUL2_PINMUX(4, 4, 350, 3, 0, 0)

/* LPUART19 */
#define PT3_LPUART19_RX                 NXP_SIUL2_PINMUX(4, 4, 307, 0, 84, 1)
#define PT4_LPUART19_RX                 NXP_SIUL2_PINMUX(4, 4, 308, 0, 84, 2)
#define PT7_LPUART19_TX_O               NXP_SIUL2_PINMUX(4, 4, 311, 6, 0, 0)
#define PT7_LPUART19_TX_I               NXP_SIUL2_PINMUX(4, 4, 311, 0, 83, 1)
#define PT10_LPUART19_TX_O              NXP_SIUL2_PINMUX(4, 4, 314, 1, 0, 0)
#define PT10_LPUART19_TX_I              NXP_SIUL2_PINMUX(4, 4, 314, 0, 83, 2)
#define PT14_LPUART19_RX                NXP_SIUL2_PINMUX(4, 4, 318, 0, 84, 3)
#define PU14_LPUART19_TX_O              NXP_SIUL2_PINMUX(4, 4, 334, 2, 0, 0)
#define PU14_LPUART19_TX_I              NXP_SIUL2_PINMUX(4, 4, 334, 0, 83, 3)
#define PV1_LPUART19_TX_O               NXP_SIUL2_PINMUX(4, 4, 337, 5, 0, 0)
#define PV1_LPUART19_TX_I               NXP_SIUL2_PINMUX(4, 4, 337, 0, 83, 4)
#define PV5_LPUART19_RX                 NXP_SIUL2_PINMUX(4, 4, 341, 0, 84, 5)
#define PV6_LPUART19_RX                 NXP_SIUL2_PINMUX(4, 4, 342, 0, 84, 6)
#define PV7_LPUART19_TX_O               NXP_SIUL2_PINMUX(4, 4, 343, 2, 0, 0)
#define PV7_LPUART19_TX_I               NXP_SIUL2_PINMUX(4, 4, 343, 0, 83, 5)
#define PV12_LPUART19_RX                NXP_SIUL2_PINMUX(4, 4, 348, 0, 84, 4)
#define PW0_LPUART19_RX                 NXP_SIUL2_PINMUX(4, 4, 352, 0, 84, 7)
#define PW4_LPUART19_TX_O               NXP_SIUL2_PINMUX(4, 4, 356, 5, 0, 0)
#define PW4_LPUART19_TX_I               NXP_SIUL2_PINMUX(4, 4, 356, 0, 83, 6)

/* LPUART18 */
#define PT4_LPUART18_RX                 NXP_SIUL2_PINMUX(4, 4, 308, 0, 79, 1)
#define PT7_LPUART18_TX_O               NXP_SIUL2_PINMUX(4, 4, 311, 2, 0, 0)
#define PT7_LPUART18_TX_I               NXP_SIUL2_PINMUX(4, 4, 311, 0, 78, 1)
#define PU4_LPUART18_TX_O               NXP_SIUL2_PINMUX(4, 4, 324, 1, 0, 0)
#define PU4_LPUART18_TX_I               NXP_SIUL2_PINMUX(4, 4, 324, 0, 78, 2)
#define PU5_LPUART18_RX                 NXP_SIUL2_PINMUX(4, 4, 325, 0, 79, 2)
#define PU8_LPUART18_TX_O               NXP_SIUL2_PINMUX(4, 4, 328, 3, 0, 0)
#define PU8_LPUART18_TX_I               NXP_SIUL2_PINMUX(4, 4, 328, 0, 78, 3)
#define PU10_LPUART18_RX                NXP_SIUL2_PINMUX(4, 4, 330, 0, 79, 3)
#define PU11_LPUART18_TX_O              NXP_SIUL2_PINMUX(4, 4, 331, 8, 0, 0)
#define PU11_LPUART18_TX_I              NXP_SIUL2_PINMUX(4, 4, 331, 0, 78, 4)
#define PU13_LPUART18_RX                NXP_SIUL2_PINMUX(4, 4, 333, 0, 79, 4)
#define PW3_LPUART18_RX                 NXP_SIUL2_PINMUX(4, 4, 355, 0, 79, 5)
#define PW7_LPUART18_RX                 NXP_SIUL2_PINMUX(4, 4, 359, 0, 79, 6)
#define PW8_LPUART18_TX_O               NXP_SIUL2_PINMUX(4, 4, 360, 2, 0, 0)
#define PW8_LPUART18_TX_I               NXP_SIUL2_PINMUX(4, 4, 360, 0, 78, 5)

/* LPI2C3 */
#define PT5_LPI2C3_SCL_O                NXP_SIUL2_PINMUX(4, 4, 309, 2, 0, 0)
#define PT5_LPI2C3_SCL_I                NXP_SIUL2_PINMUX(4, 4, 309, 0, 66, 1)
#define PT6_LPI2C3_HREQ                 NXP_SIUL2_PINMUX(4, 4, 310, 0, 65, 1)
#define PT8_LPI2C3_SCL_O                NXP_SIUL2_PINMUX(4, 4, 312, 7, 0, 0)
#define PT8_LPI2C3_SCL_I                NXP_SIUL2_PINMUX(4, 4, 312, 0, 66, 2)
#define PT9_LPI2C3_SDA_O                NXP_SIUL2_PINMUX(4, 4, 313, 6, 0, 0)
#define PT9_LPI2C3_SDA_I                NXP_SIUL2_PINMUX(4, 4, 313, 0, 68, 1)
#define PT11_LPI2C3_SDA_O               NXP_SIUL2_PINMUX(4, 4, 315, 2, 0, 0)
#define PT11_LPI2C3_SDA_I               NXP_SIUL2_PINMUX(4, 4, 315, 0, 68, 2)
#define PT12_LPI2C3_SCL_O               NXP_SIUL2_PINMUX(4, 4, 316, 6, 0, 0)
#define PT12_LPI2C3_SCL_I               NXP_SIUL2_PINMUX(4, 4, 316, 0, 66, 3)
#define PU2_LPI2C3_HREQ                 NXP_SIUL2_PINMUX(4, 4, 322, 0, 65, 2)
#define PU4_LPI2C3_HREQ                 NXP_SIUL2_PINMUX(4, 4, 324, 0, 65, 3)
#define PU8_LPI2C3_SDA_O                NXP_SIUL2_PINMUX(4, 4, 328, 1, 0, 0)
#define PU8_LPI2C3_SDA_I                NXP_SIUL2_PINMUX(4, 4, 328, 0, 68, 3)
#define PU12_LPI2C3_SDAS_O              NXP_SIUL2_PINMUX(4, 4, 332, 6, 0, 0)
#define PU12_LPI2C3_SDAS_I              NXP_SIUL2_PINMUX(4, 4, 332, 0, 69, 1)
#define PU13_LPI2C3_SCLS_O              NXP_SIUL2_PINMUX(4, 4, 333, 9, 0, 0)
#define PU13_LPI2C3_SCLS_I              NXP_SIUL2_PINMUX(4, 4, 333, 0, 67, 1)
#define PV3_LPI2C3_SDA_O                NXP_SIUL2_PINMUX(4, 4, 339, 2, 0, 0)
#define PV3_LPI2C3_SDA_I                NXP_SIUL2_PINMUX(4, 4, 339, 0, 68, 5)
#define PV4_LPI2C3_SCL_O                NXP_SIUL2_PINMUX(4, 4, 340, 2, 0, 0)
#define PV4_LPI2C3_SCL_I                NXP_SIUL2_PINMUX(4, 4, 340, 0, 66, 5)
#define PV5_LPI2C3_HREQ                 NXP_SIUL2_PINMUX(4, 4, 341, 0, 65, 5)
#define PW3_LPI2C3_SDA_O                NXP_SIUL2_PINMUX(4, 4, 355, 3, 0, 0)
#define PW3_LPI2C3_SDA_I                NXP_SIUL2_PINMUX(4, 4, 355, 0, 68, 4)
#define PW5_LPI2C3_SCL_O                NXP_SIUL2_PINMUX(4, 4, 357, 3, 0, 0)
#define PW5_LPI2C3_SCL_I                NXP_SIUL2_PINMUX(4, 4, 357, 0, 66, 4)
#define PW7_LPI2C3_HREQ                 NXP_SIUL2_PINMUX(4, 4, 359, 0, 65, 4)
#define PW11_LPI2C3_SDA_O               NXP_SIUL2_PINMUX(4, 4, 363, 4, 0, 0)
#define PW11_LPI2C3_SDA_I               NXP_SIUL2_PINMUX(4, 4, 363, 0, 68, 6)

/* LPUART20 */
#define PT6_LPUART20_RX                 NXP_SIUL2_PINMUX(4, 4, 310, 0, 89, 1)
#define PT12_LPUART20_TX_O              NXP_SIUL2_PINMUX(4, 4, 316, 2, 0, 0)
#define PT12_LPUART20_TX_I              NXP_SIUL2_PINMUX(4, 4, 316, 0, 88, 1)
#define PT15_LPUART20_RX                NXP_SIUL2_PINMUX(4, 4, 319, 0, 89, 2)
#define PU1_LPUART20_RX                 NXP_SIUL2_PINMUX(4, 4, 321, 0, 89, 3)
#define PU2_LPUART20_TX_O               NXP_SIUL2_PINMUX(4, 4, 322, 1, 0, 0)
#define PU2_LPUART20_TX_I               NXP_SIUL2_PINMUX(4, 4, 322, 0, 88, 2)
#define PU3_LPUART20_TX_O               NXP_SIUL2_PINMUX(4, 4, 323, 1, 0, 0)
#define PU3_LPUART20_TX_I               NXP_SIUL2_PINMUX(4, 4, 323, 0, 88, 3)
#define PV11_LPUART20_TX_O              NXP_SIUL2_PINMUX(4, 4, 347, 3, 0, 0)
#define PV11_LPUART20_TX_I              NXP_SIUL2_PINMUX(4, 4, 347, 0, 88, 4)
#define PW2_LPUART20_RX                 NXP_SIUL2_PINMUX(4, 4, 354, 0, 89, 4)
#define PW3_LPUART20_TX_O               NXP_SIUL2_PINMUX(4, 4, 355, 4, 0, 0)
#define PW3_LPUART20_TX_I               NXP_SIUL2_PINMUX(4, 4, 355, 0, 88, 5)
#define PW5_LPUART20_RX                 NXP_SIUL2_PINMUX(4, 4, 357, 0, 89, 5)

/* HSE2 */
#define PT12_HSE2_BBSM_OUTPUT           NXP_SIUL2_PINMUX(4, 4, 316, 9, 0, 0)
#define PT13_HSE2_BBSM_OUTPUT           NXP_SIUL2_PINMUX(4, 4, 317, 8, 0, 0)
#define PU3_HSE2_BBSM_OUTPUT            NXP_SIUL2_PINMUX(4, 4, 323, 6, 0, 0)
#define PU4_HSE2_BBSM_OUTPUT            NXP_SIUL2_PINMUX(4, 4, 324, 8, 0, 0)

#endif /* HAL_NXP_DTS_NXP_S32_S32K56X_437BGA_PINCTRL_H_ */
