-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Sun May  4 19:09:56 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_0/design_1_noc_tg_pmon_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4496)
`protect data_block
jp9bwsEYh0aEChxMGwOnqdhazq6k2DO4OOl6S60qaF28AwQs55eQU39a6unloM6iNEgaLFgpzydi
WCNhtuV6TgqpNuYF93rZwfBhHCqYVteI5c9qWdNG+VeHrreMutY46gjYAJ1Uvi+lNFLcvuGDLQvm
unbiMi5n87TdZI+nD8XjcZCAJCkuO1dMXTbifzI1/JUCd0L2eiMsEgOGxum6fX/qkGdHxF/9nVUy
QevSzFARWcqcZIaU6LABTtGlR+O9IHY7kW1FdlsXEMRKO2ETMMU0IDqE4MtGuBGg/VydqW+xxO1N
6SOBKHpLN/5d/I2tb7J8DQH2wrHp6FFQ6FaCEIy1JhyY5dikKP6pLsijsWMgv56FljrnoH7eZ+Fz
7/Y3gUKi/tNO3MnUzua+VzLXOLvUFYEp3MySutGooEPHLsJPwGd6NLodzsMzvf0NeXDUn3ldYd4+
CZOk5eUuDxgAM09v85RNqP6VgV74sIGyF9gg5zdbyht+EnhHbuSxaXhspJR5JVSgRKcQrxI2DCs1
Icc0lHA36n4PtaAb2ePLxXLsm65i3XnoQ84nW2xQXdLOoIFnxkNjKiyyiQuIkTcxXUKEl5V0NTS+
8Cqwl+/1lHkD5DkTi9XNDudxG0E0u3DxoGpOm3B0MyvEPSGxAMN1DrdPIXZiDknI7+FqDz9W2oPC
pZBSQ0KrF1gQdPEbn6jkG6pQeo9E/9FKk9aE4V9hdPs+85uxNXqjljdf4ka7rVgkBpvMEr3kP5b+
NOduPYkIhSu+vcS058ocs9CrLzRaVp0OnPJKesyNwrcDrIelAvEybr54lGwmHh98BNg40N57XNJ/
jbT6DXP/8KJjzWWO2dFnQ28zoBmUSh52tdk5GS7G0pQLFCLkZFB1y5QEfM0DZJFFoJSsG47VbE9n
uQTsYMafzHHOtowEfK1wosUS6IK0qf8s/XfBvfYHWRAPUM/pd3Ii/TlliIqjUhPGzoZjfks4MphV
spkrtWuDrH0i6C5z83iZGKuleEcwxEULrqvDai+RRJTuiLj9QQN+gKBprdmO9OfOPiB/CxtdYTfm
duWH/RTScPllXzl91GsDvdEYfOQ4103rZGx0TXj7GFT4hYs38O1l31pvuGTXM5acaoiap7Yma+Cx
Ro7FO8mj3p8bFvhksu0Ve/i8UsTenCj6bvVnZTQju7kgS533Soktrw/+uV5EfDtDhWMVMGljoe3I
/oWJSUNFOUD2IvaqNcL7iMznLda3gml/IaftoyHu2NRNRnJYi0T89ioBbym4FhqbnhnNm8t0WEyp
yixgGBADuceFUZMUrvMnteY1xsViBAD20/8jL1DXlcFCt+fNsccmwWN5sWW3PNMpJUkyRJWSa+HQ
7gFsIlzHCYh7i9YxaLlqNBuIVAn1aQfgSm4IhVYvxkzRwcbjpAUpUH1Nfl+mkmPKKLTVWFAs/8fK
uylEl2/U6Tl8vcmStl0EXOZTdEmrzWKRQ39JMYoYuWw+mVJGiAxVJaPU7fCMTz2lIGU/m6In4T0/
ckDlXLEK60BMeh8NLEceHsulfb62EB8Bg1084FYKNxfCy3wOOrKoxefd8aMPrQyDJVf8SozSCUia
yCDZ5Ubuo+DN8KihiHp1onBURcsIYy79ZZ+sdv4MgwQkLgNAjOnV9AuSR0+D+w6oDVZq/uvL+05T
Rq9FcErvu7AzMu50+wmB2+JDInShFqnIIU+RJeXk7P0eI1QbfqbSicGD2pI3vGsWj3GI85M+nNSm
hCbk/agvVuoujehLe7+puiG/pWK2Sg24EBJEq2stTbKoaLZYcqGFvXAxlkujilepBo/bnKwj/loB
NUJmz6UlgCR6Cct/9WLtMV4HnZzwb/8iH15x3fRJdoYqaPpEZXhG0Wchs67ayYg/X1PujIHyBpag
RZfVlKfSbS8ljEkLYsCcJot/UTjbc1fBd5Tir6cE/b5U7luD+gMLFdx4240+EXRAiJmTEDrqscyc
mwmRKz60NtJdGUXCTzgyB2wdajpyJvK7qRsw/C0tlKoGe+pqE5bswWuMQAg50LFPpWP6t1kcnH9W
yrhYnE3JMqckWgo57MIFP9VXLWgXL+oCGrDPUcLoHD5dGTe+yteXzfBOFW8ln0k7WTliJ249lEoC
ppYciJ+Z3i4+mvpaCZaHKQet7cuJEZZY1GlR+2tZ6Ww2aFRGSAXtB95H9IATryLZLOGVUYa6jfzh
qOdSjF8n/jKqjCQZadFg04nuMRkhmZCr7uMbvwmE9IsE+HR5fAF4UVtsU0P7Pq7QOa39NbSEtUgt
19CCjcyf0XilWXsP0/p5+io+j6J+y5J8Xy+1+ctFWKUb8Ih52GQOywDdvNy+zRAmRSScd0ykotzR
Iw9dy8pExBtiOB7PNCnNB5tFvNtOl9PfRQjE/XDcPv0PNf6a4TSNfxAnMIalvjuTOhHXK6UOcsbv
E+fo/vg7VSCMTZICq0p8lG3LHleqKBSEeuJR165R1zNZe/yV+5c7n4cvRjlFctEEDVRRvfhVpgEE
THrVDb6JD78Yq+O/DR1fMdJIzI87C6T8y+TmOIdr6hR9irCXoPKG7zrwPksP4pdBxkSTFr0BTnlE
WQbxgcf865koqO+ECQF/lNLMrna7rYe7beiMzk4UbWKCvrX5Co0t+1A5FAplCxIP8a02XltXpk0i
fyzyGdZ9D0GCpHPZEISHz06QRgd+1WYbMcJD/nG3s1l1i9pffIpPY3/DUr4SYqsWlbC1Y2GEA3ok
TjvG1vm3jyN9J2yfA+KWG4U0YZzrDeHyP/mGQc6/i1YEa+W6iwrAG8xjIvO4k8E5l6ggWEjvnDBs
JCKGa87OGNzOdPsX5wfKlYEJGGuUd8nwgzKHWPShLC9kmvh3iAoLNick4tazoV6Kb/kzwenEbnL9
cwbKR5jp6V3pJ1U68vY4W4adXNJJTnBv6Hu++i6Txjk/qGtRQZq+VCuMg4VbvtKxTGw2jNx+Gii2
ybkZFakbdkOpHtK9b7BSLx5UCLtZKMZrsjmuR9cI1Knx4VxaV2WSKwTgRkesV6lNf7BX0gmWpfWp
m4Z541VP+pcm8xVctKj153z2CjH80atQLw89i2xkOiPTe1kqy8zrwh1V4014VuPA7idc6JZFo15z
IlhIfUZrkLWpmOtSW8zLWsBMfeIU53zw1BPuUm/xx49+dnRDwfkyCMIaYSK0tyETCqjb0zfEmXgB
9F/HsXUz50lfOIRPNlrkX7NowhxffH5GNM0IXkUEVtH8ebUq/oiKwGKHAmSr9XQrvE7AVN9U7bsM
0V0iOXZxS2LbEQucxGD/S76pkoCNkwCCnB8skVKwl4IIfya/TSKghVe0dNQc7K+0kFQ53rreCZmB
icxzJ/OhmvZimLwFJvO4CiJtriGucZodyJsx7QisRmU1Vszbcy/nj+9oW+QMl3vTyI/COLh7b49E
cDlWauDv2IyFt2g7ohJTzmNBCvwOewwc2TIMExxl/RkYkbDUN75b2KSq2IlvCaUt5sgrHh009JGn
9OQf9xYzt5C9qB5UVOmlmYYnoYPOmVYLLD90P26ZozhdwVXrvFiNlh8gxGtQgtzVYRvx3GcTRy+2
YZ+ApCJXYLVprjOIKCMV+KMkJHC6MP7v2sPpO1B5Uz/7ARadHhxoNCyYDlDmH/wPcx6zidUj5NhN
4BSoLHjzKQaIBqaMC4Tyu1S5od57TCKBE8q0kXKipkp3gVuwSPXzb0W0va+nBZ/Jv+TKkONXcdYI
P2SaV3r9lbdNpkgMXx80rcekK3jfCCxEtWCktG9Dbbsm038zY3yJ0gkfa/5PQzwnTcxw3DpoDt94
o97FZcdaX5VgWmJYX6NwQ6KaWOfLpJb5NL204jWKcEbQbMKGHOfzoK/4FQVdO81FXpbkpyr9O4nQ
LQbpJcb9oGRbpJNqUUV4F+306dZuGWr/t4E8s1egZLEG1SL6DD4W7+XxDs5cAlkUJOctQhBmgIyU
3l2vfXVStP/5fbxFXEHRq2a0CepIkvPx0V4XaPMyTBks72WcN7YASgWa+yWVTSKrVIQglU5FYQi7
Vt/wzeBNw69Kzw4BIj7MSwkSRDmEYVvTJ8M/wDMIbt4e6ReFXwP2Qf7j+xKygKc/3DmUEgLI5LqS
DKrXv/9+Gp6BgQpogDusHLdZb7z8GuoeVtNy1M68J8GpvIiRYcDLf9q+k9+HtkPFuKdQiXzy5LOC
QxlQIFODARFAFlqk771Kpb79iZF/vBvwy0A3BUa5DQ2Hwqfk1vqxsBp8cDrYk5M+hDa9YKGyJWzE
d35+xgr7D8xtenuA47oHxplqlw8epWroeSVM3B+6GaxTD7aPn8AS5XiWUmaX9yE1de1dKGangH+/
AvB5hbib4vqjO5fgCDzZRRdHz8FBWKCqvmrIHWlVlLjYWp/XovKzp0thtx5uqnYh0YWddgSUvHnZ
KFt1BSEr28xcAiiJY/MJ94GKHUfa1Ntfl9zlrtN47nbGwWsDMwz9rZYoKxQfoywPhl0g1HArOOGj
urpRQnUnBJNjVtaivyWaA83ACwGmWomltlXS6S32SprRMowRtRskb3zgjuoNV8Fv4Iwca4qLgF+N
UelrgN1bSTLek1aJ6MdIZdrjjUsuuTQ4hm4oIfNPnSq3HrbSYMwtfS/8hNC+IkhYhzIn4/ejLiSh
fw3gP1jQnv/8HUh+kTPntUdruSpJHdUHpcBcIlfqppzyuSTj+0yqobeEQjDAaxipkAXSw0DzGglH
/AFqKzVNUijwcAab64QRE2XoKZrX/YhaZzDAgFTBSU7hsqK/TRlJzSUqu40X65FltEypg/5gM+fI
Ldf1uelhh5aUkJCpFXZTHk7wXdUOICgeGp0VboI1zMSoiKPX+lVhLnvEsF7LtAdWDkf6pRoZshg/
EMm584opea77eGDG6Wzc6r1zz5qqhuvS7C+1GAiQNjfDWJSkr4Nb4SjR9IHwNnC3eBk11SKWRe7d
QlK9oQgWq6pjY0dox1iYj3pS6BZ7+hYwtTSDswUNTjt4VelvjYDnz/ei+iek4YJ+0796X0bRYm6R
SjBVJonPFY6mDcSi2kk6rWtJUmS58hATXUYgNNGs1HVMHdcJu2O4jFfYCJW+3SAS5WljZ4iLTKyZ
YEBB1ja1S3wVGuYagUBpv7c8zeGq8MZQcqNPgpQukeiqEY3YJ/vkT49FNXazvHrraHwvuaVYzIL+
/UYeAf/CC7IHXRI7gKJ4RZFw0VKH6crY4L29VUOlEez8VyBOSXM8SNqASECjcWK2eImNu2KN1Ac8
UwZ6ZhFf1ii5bM0kIuT+95/QabW83np9L2NweP0A8l/fdBH5Q/0YojI7NusneRXxm8jTu+VW3BIC
x8o3P+yLlxhdx+iXhDUXEQQvFM+wSgiypu4ATkOBKf26tBGmZSgU83HXw/jApQh8YvWmu693llTs
d7ucKQ1zM8P3iADBrvptckR0LRqD6FxxF7R8QtmyeX44cm49gio3swngbPy/Ejr/BWpLDNJxAFcS
OXBq9gMjH8otO2m5n+RaWELuW4HqmUH4x5UU+QlN1jzJDBjxkc9L/N+rsNuM1csfd5HoSEdqmtxa
f7NJzo0zGZKrXs0lGsOH6kyaGS20CDmdMr02wo0OTJsjQYZalUTNE5FcrG8UYmf8ud75l2vBm7bf
svZ/t1zFbRcWGYdCs/VbwCf/dOgDR+CNIKIy5+ki/eRLM1akNeMA/oKfRoCYhak9kqI7e2UM5jbX
THhWrEul3mjVRuMX0eL1fe5rm+ELYOauD+uGsB2obwveXBcsTm0XMxQvff+zErL4EMtBCyjk2cjl
qXuTOCMsKV4t0vxmxyDiOP18kratQyWctvHXWuK4HKIs4zC8HJoboZ6eAECWmf5XmX7+T/kBiEuI
HU52myObjDVU4zhw639OaEc5m7Pgj1kUTm2O71HyqGs6OjRhVkD7KyfYSseQeUScM9tAnNAKV7pU
48TEgLUb3ew0nFo//ZHDiFdPsct9hnwki8uulOmKTPKxiOBiK1esc9s/aigYNu0lGug=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_noc_tg_pmon_0 is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_noc_tg_pmon_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_noc_tg_pmon_0 : entity is "design_1_noc_tg_pmon_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_noc_tg_pmon_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_noc_tg_pmon_0 : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end design_1_noc_tg_pmon_0;

architecture STRUCTURE of design_1_noc_tg_pmon_0 is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 0;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_noc_tg_pmon_0_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
