Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Sep 23 10:19:28 2023
| Host         : Kamal-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file medianblur_design_wrapper_control_sets_placed.rpt
| Design       : medianblur_design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   269 |
|    Minimum number of control sets                        |   269 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   711 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   269 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    38 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |     4 |
| >= 16              |   129 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             453 |          175 |
| No           | No                    | Yes                    |              42 |           15 |
| No           | Yes                   | No                     |             535 |          224 |
| Yes          | No                    | No                     |            3220 |         1033 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            2459 |          678 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                                                                               Enable Signal                                                                                                                                                                              |                                                                                                                                                                     Set/Reset Signal                                                                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                      |                1 |              1 |         1.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                                                         | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[0]_i_1_n_0                                                                                                                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                       |                1 |              3 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                                                                                                                     | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                                                                                        | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                 |                1 |              3 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                                                                                           | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                         |                1 |              3 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[8]_i_1_n_0                                                                                                                                                                                                                                      | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                     | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                     | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                             | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                         | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                                                      | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                                                                             | medianblur_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_0                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                                                                                           | medianblur_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[3]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/ap_sync_reg_channel_write_imgOutput_rows_channel                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                                                       | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                      | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                  | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                     | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                        | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                        | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                            | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                                             | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                       | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              5 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                     | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                1 |              5 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                  | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                            | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                3 |              5 |         1.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                               | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                              | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/p_1_in                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                                                                                                | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                                                                       | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                   | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/row_ind_fu_102                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/ap_CS_fsm_state7                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                     | medianblur_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                       | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                                                 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                                                                       | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                3 |              7 |         2.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              7 |         2.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                                                                   | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              7 |         3.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                          | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                3 |              8 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                                                 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                          | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                3 |              8 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                      | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                           | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                4 |              8 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                        | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                                                                                                                     | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                                                                              | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                          | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                4 |              8 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                          | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                5 |              8 |         1.60 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                                                          | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                3 |              8 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                          | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                3 |              8 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                                                                                                                     | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                                                                           |                2 |              8 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                          | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                4 |              8 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                           | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg_0[0]                                                                                                                                        | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                     |                2 |              8 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                   | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                           | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                  |                4 |              9 |         2.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                                                               | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              9 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                  | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                3 |              9 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                        | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                2 |              9 |         4.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                                                           | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                6 |             10 |         1.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                           | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                      |                2 |             10 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                  | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                      |                2 |             10 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                           | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                 |                2 |             10 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                       | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                           |                2 |             10 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                   | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                 |                2 |             10 |         5.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                           |                3 |             10 |         3.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/j_fu_74                                                                                                                                                                                                                    | medianblur_design_i/median_blur_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/regslice_both_img_out_V_data_V_U/SR[0]                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                 |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0                                                                                                                                                                                                             | medianblur_design_i/median_blur_accel_0/inst/imgInput_rows_c_U/axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/imgOutput_rows_channel_U/U_median_blur_accel_fifo_w32_d4_S_ShiftReg/sel                                                                                                                                                                                                                                                     | medianblur_design_i/median_blur_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/ap_NS_fsm12_out                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                      |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                           |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/Q[1]                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/imgInput_data_U/E[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133/flow_control_loop_pipe_sequential_init_U/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133_ap_start_reg_reg[0] | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2_fu_133/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3_fu_144/flow_control_loop_pipe_sequential_init_U/icmp_ln435_fu_119_p2_carry[0]                                                                        |                                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/j_fu_60                                                                                                                                                                                                                   | medianblur_design_i/median_blur_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                            |                4 |             12 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/p_1_in                                                                                                                                                                                                                         | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/row_fu_98[0]_i_1_n_5                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                        |                4 |             13 |         3.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                                                                              | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                      |                5 |             13 |         2.60 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                        | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                2 |             13 |         6.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                                                                    | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                                                             |                3 |             14 |         4.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                            | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                         | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                            | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/ap_CS_fsm_state3                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                                                   | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                      | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |                3 |             20 |         6.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |                8 |             21 |         2.62 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                    | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                6 |             22 |         3.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                6 |             22 |         3.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                            | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                  |                6 |             23 |         3.83 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                  | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                  |                6 |             23 |         3.83 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/imgInput_rows_c_U/U_median_blur_accel_fifo_w32_d2_S_ShiftReg/push                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |               13 |             24 |         1.85 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |               12 |             24 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/imgInput_cols_c_U/U_median_blur_accel_fifo_w32_d2_S_ShiftReg/push                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/imgInput_cols_c_U/medianBlur_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/regslice_both_img_in_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/regslice_both_img_in_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/regslice_both_img_in_V_data_V_U/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[8]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/regslice_both_img_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/ap_phi_reg_pp0_iter4_src_buf_6_reg_2730                                                                                                               |                                                                                                                                                                                                                                                                                                                                                          |               18 |             24 |         1.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/src_buf_1_fu_118                                                                                                                                      | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/flow_control_loop_pipe_sequential_init_U/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg_reg[0] |                8 |             24 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/tmp_20_reg_6990                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/tmp_19_reg_6940                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/regslice_both_img_out_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |               13 |             24 |         1.85 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                                                    | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                                 | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                              |                7 |             25 |         3.57 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                               | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                            |                8 |             25 |         3.12 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                      | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                                                                      | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                            |                7 |             26 |         3.71 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                                                 | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                   | medianblur_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                                                              | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |               11 |             28 |         2.55 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                          |                5 |             29 |         5.80 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                          |                4 |             29 |         7.25 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                                                     | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |                6 |             31 |         5.17 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                      | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                          |               14 |             31 |         2.21 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/int_cols[31]_i_1_n_5                                                                                                                                                                                                                                                                                        | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh[31]_i_1_n_0                                                                                                                                                                                                                                         | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/push_2                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/push_1                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                                                                                                              | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/int_rows[31]_i_1_n_5                                                                                                                                                                                                                                                                                        | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                     | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[3]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                          |               11 |             33 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                      | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                                                      | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                                                     |               11 |             35 |         3.18 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                          |               11 |             35 |         3.18 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                            |               14 |             35 |         2.50 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |               17 |             37 |         2.18 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |               11 |             37 |         3.36 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                                                                                 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                             |               14 |             37 |         2.64 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |               18 |             37 |         2.06 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                    | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |               11 |             37 |         3.36 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                                  |               11 |             37 |         3.36 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                          |               15 |             37 |         2.47 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                       | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |               15 |             41 |         2.73 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                              |               10 |             41 |         4.10 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                           | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |               10 |             41 |         4.10 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                        | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                          |               13 |             42 |         3.23 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                          |                6 |             43 |         7.17 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                          |                6 |             43 |         7.17 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/ap_NS_fsm12_out                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                          |               13 |             44 |         3.38 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                          |               13 |             44 |         3.38 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                               | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                           |               12 |             44 |         3.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                          |               15 |             44 |         2.93 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                           | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |               12 |             45 |         3.75 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                                                       | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                           |                7 |             46 |         6.57 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                                        |                8 |             46 |         5.75 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                           | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                            |                9 |             46 |         5.11 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                          |                8 |             47 |         5.88 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                          |                9 |             47 |         5.22 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/push                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                          |               18 |             48 |         2.67 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |                7 |             48 |         6.86 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/regslice_both_img_in_V_data_V_U/push                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |               16 |             48 |         3.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                          |               14 |             48 |         3.43 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/src_buf_13_reg_7040                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                          |               19 |             48 |         2.53 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                          |                9 |             48 |         5.33 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                          |               12 |             48 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/ap_CS_fsm_state6                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                          |               17 |             50 |         2.94 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                      | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                   |               13 |             52 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |               23 |             54 |         2.35 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                                                                         | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                              |               10 |             59 |         5.90 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                                                                      | medianblur_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                              |               14 |             59 |         4.21 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                                                        | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |               15 |             60 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                                                                             | medianblur_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                       |               15 |             60 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/init_buf_fu_70[0]_i_1_n_5                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/push_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/push                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/Block_entry1_proc_U0_ap_ready                                                                                                                                                                                                                                                                               | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                |               17 |             64 |         3.76 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                                   | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |               13 |             66 |         5.08 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                          |               15 |             67 |         4.47 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |               16 |             67 |         4.19 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                          |               19 |             67 |         3.53 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                             | medianblur_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |               14 |             67 |         4.79 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                          |               23 |             67 |         2.91 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |               23 |             96 |         4.17 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          | medianblur_design_i/median_blur_accel_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                |               43 |             97 |         2.26 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                          |               24 |            109 |         4.54 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/src_buf_2_fu_102                                                                                                                                      | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/flow_control_loop_pipe_sequential_init_U/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg_reg[0] |               33 |            120 |         3.64 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                                                 |                                                                                                                                                                                                                                                                                                                                                          |               85 |            279 |         3.28 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                          |              176 |            454 |         2.58 |
|  medianblur_design_i/processing_system7_0/inst/FCLK_CLK0 | medianblur_design_i/median_blur_accel_0/inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFMedianProc_3_1_16_3_9_s_fu_282/ap_ce_reg                                                                                                        |                                                                                                                                                                                                                                                                                                                                                          |              268 |            648 |         2.42 |
+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


