# compile vhdl design source files
vhdl xil_defaultlib  \
"Part1_tb_func_synth.vhd" \
"../../../../../Lab 3.srcs/sim_1/new/Arith.vhd" \
"../../../../../Lab 3.srcs/sim_1/new/Part1_tb.vhd" \

# Do not sort compile order
nosort
