# RISC

Up: [RISC and CISC](risc_and_cisc)
Brother: [CISC](cisc)
TARGET DECK

RISC also uses fewer addresses per instruction, resulting in needing more instructions per program but a faster fetch/execution of intructions.





































#### Why:
#### How:









