
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -42 day(s)
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/ISE/UE_CTRL/pa.fromNetlist.tcl
# create_project -name UE_CTRL -dir "F:/ISE/UE_CTRL/planAhead_run_4" -part xc6slx25ftg256-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/ISE/UE_CTRL/CTRL_TOP.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/ISE/UE_CTRL} }
# set_property target_constrs_file "CTRL_TOP.ucf" [current_fileset -constrset]
Adding file 'F:/ISE/UE_CTRL/CTRL_TOP.ucf' to fileset 'constrs_1'
# add_files [list {CTRL_TOP.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx25ftg256-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design CTRL_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to CTRL_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus UART_RX_inst/receive_data_<79 : 32> on
   block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus ctrl_data<31 : 0> on block CTRL_TOP is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SPI_Listener_test/spi_data<31 : 0> on
   block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus uart_listener_inst/o_uart_data<31 : 0>
   on block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   UART_RX_inst/receive_data_[79]_receive_data_[79]_mux_126_OUT<79 : 32> on
   block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   SPI_Listener_test/spi_byte_cnt[1]_spi_slave_bytes[0][7]_wide_mux_4_OUT<23 :
   0> on block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SPI_Listener_test/spi_slave_bytes_2<23 :
   0> on block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file CTRL_TOP.edif ...
ngc2edif: Total memory usage is 4317940 kilobytes

Parsing EDIF File [./planAhead_run_4/UE_CTRL.data/cache/CTRL_TOP_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/UE_CTRL.data/cache/CTRL_TOP_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'CTRL_TOP' is not ideal for floorplanning, since the cellview 'CTRL_TOP' defined in file 'CTRL_TOP.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockBuffers.xml
Loading package pin functions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ftg256/Package.xml
Loading io standards from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [F:/ISE/UE_CTRL/CTRL_TOP.ucf]
Finished Parsing UCF File [F:/ISE/UE_CTRL/CTRL_TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 9293c277
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 666.664 ; gain = 154.512
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Mar 14 15:26:59 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
