;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB 0, 2
	ADD 10, 31
	SUB 10, 31
	ADD 30, 9
	JMN 300, 50
	SLT #0, 474
	SLT #0, 474
	CMP -0, 0
	SPL 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SPL 300, 50
	SPL 300, 50
	SPL 300, 50
	SPL 10, #10
	ADD 30, 9
	SPL @10, #200
	SLT @700, 174
	ADD <800, 11
	MOV #900, 474
	SPL 0, 2
	JMP @12, #201
	SPL @-80, 601
	DAT #0, <402
	JMP 0, <402
	SPL 0, <402
	SPL 0, <402
	DAT #50, #9
	SLT #0, 474
	DJN 50, #7
	SPL @300, -90
	SPL 0, <400
	DAT <10, <200
	SPL 0, 2
	SPL 300, 50
	SPL 0, 2
	JMP @12, #201
	ADD 210, 30
	CMP -1, -20
	CMP -1, -20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
