// Seed: 2705321160
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_3 = 0;
  output wire id_1;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd83
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_1,
      id_16
  );
  output logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  output wire id_1;
  assign id_8[-1] = -1;
  assign id_7 = id_10;
  logic id_17;
  wire [1 : -1] id_18;
endmodule
