#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 15 16:28:32 2023
# Process ID: 15309
# Current directory: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1
# Command line: vivado -log base_pixel_unpack_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_pixel_unpack_0.tcl
# Log file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/base_pixel_unpack_0.vds
# Journal file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/vivado.jou
# Running On: bobby, OS: Linux, CPU Frequency: 3892.934 MHz, CPU Physical cores: 16, Host memory: 16072 MB
#-----------------------------------------------------------
source base_pixel_unpack_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.434 ; gain = 5.961 ; free physical = 536 ; free virtual = 53491
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/RCD_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/topnotches/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_pixel_unpack_0
Command: synth_design -top base_pixel_unpack_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2111.461 ; gain = 402.746 ; free physical = 228 ; free virtual = 37720
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_pixel_unpack_0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/synth/base_pixel_unpack_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_flow_control_loop_pipe_sequential_init' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_flow_control_loop_pipe_sequential_init' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_control_s_axi' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_control_s_axi.v:166]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_control_s_axi' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both__parameterized0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both__parameterized0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both__parameterized1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both__parameterized1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both__parameterized2' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both__parameterized2' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both__parameterized3' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both__parameterized3' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_pixel_unpack_0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/synth/base_pixel_unpack_0.v:53]
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[31] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[30] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[29] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[28] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[27] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[26] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[25] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[24] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2208.398 ; gain = 499.684 ; free physical = 236 ; free virtual = 36081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2223.242 ; gain = 514.527 ; free physical = 235 ; free virtual = 36043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2223.242 ; gain = 514.527 ; free physical = 236 ; free virtual = 36043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2223.242 ; gain = 0.000 ; free physical = 259 ; free virtual = 35978
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/constraints/pixel_unpack_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/constraints/pixel_unpack_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.992 ; gain = 0.000 ; free physical = 160 ; free virtual = 35271
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2369.027 ; gain = 0.000 ; free physical = 149 ; free virtual = 35254
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 165 ; free virtual = 34023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 165 ; free virtual = 34023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 162 ; free virtual = 34023
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pixel_unpack_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pixel_unpack_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pixel_unpack_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pixel_unpack_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 154 ; free virtual = 33973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module pixel_unpack.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module pixel_unpack.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 147 ; free virtual = 33090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 145 ; free virtual = 32482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 191 ; free virtual = 32510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 162 ; free virtual = 32458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 178 ; free virtual = 34272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 177 ; free virtual = 34268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 172 ; free virtual = 34270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 170 ; free virtual = 34269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 162 ; free virtual = 34262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 160 ; free virtual = 34261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |    13|
|3     |LUT3  |   139|
|4     |LUT4  |    36|
|5     |LUT5  |    40|
|6     |LUT6  |   151|
|7     |MUXF7 |     7|
|8     |FDRE  |   481|
|9     |FDSE  |     5|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 157 ; free virtual = 34259
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 2369.027 ; gain = 514.527 ; free physical = 151 ; free virtual = 34261
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2369.027 ; gain = 660.312 ; free physical = 153 ; free virtual = 34262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2369.027 ; gain = 0.000 ; free physical = 133 ; free virtual = 34223
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.027 ; gain = 0.000 ; free physical = 180 ; free virtual = 34435
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d1118f6e
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 2369.027 ; gain = 1010.812 ; free physical = 180 ; free virtual = 34418
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 833.994; main = 693.505; forked = 281.692
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3313.320; main = 2368.996; forked = 976.340
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.004 ; gain = 0.000 ; free physical = 180 ; free virtual = 34415
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/base_pixel_unpack_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_pixel_unpack_0, cache-ID = b4eefef3c18b472d
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.004 ; gain = 0.000 ; free physical = 231 ; free virtual = 34484
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/base_pixel_unpack_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_pixel_unpack_0_utilization_synth.rpt -pb base_pixel_unpack_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 16:29:52 2023...
