// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_ProverCircuitEval (
        ch1_val1,
        u_0_address0,
        u_0_ce0,
        u_0_d0,
        u_0_q0,
        u_0_we0,
        u_0_address1,
        u_0_ce1,
        u_0_d1,
        u_0_q1,
        u_0_we1,
        u_1_address0,
        u_1_ce0,
        u_1_d0,
        u_1_q0,
        u_1_we0,
        u_1_address1,
        u_1_ce1,
        u_1_d1,
        u_1_q1,
        u_1_we1,
        V_0_address0,
        V_0_ce0,
        V_0_d0,
        V_0_q0,
        V_0_we0,
        V_0_address1,
        V_0_ce1,
        V_0_d1,
        V_0_q1,
        V_0_we1,
        V_1_address0,
        V_1_ce0,
        V_1_d0,
        V_1_q0,
        V_1_we0,
        V_1_address1,
        V_1_ce1,
        V_1_d1,
        V_1_q1,
        V_1_we1,
        witness_TDATA,
        circuit_TDATA,
        d_strm_TDATA,
        a0_tilde,
        a1_tilde,
        ap_clk,
        ap_rst,
        witness_TVALID,
        witness_TREADY,
        circuit_TVALID,
        circuit_TREADY,
        d_strm_TVALID,
        d_strm_TREADY,
        ap_start,
        ap_done,
        ch1_val1_ap_vld,
        a0_tilde_ap_vld,
        a1_tilde_ap_vld,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [127:0] ch1_val1;
output  [17:0] u_0_address0;
output   u_0_ce0;
output  [0:0] u_0_d0;
input  [0:0] u_0_q0;
output   u_0_we0;
output  [17:0] u_0_address1;
output   u_0_ce1;
output  [0:0] u_0_d1;
input  [0:0] u_0_q1;
output   u_0_we1;
output  [17:0] u_1_address0;
output   u_1_ce0;
output  [0:0] u_1_d0;
input  [0:0] u_1_q0;
output   u_1_we0;
output  [17:0] u_1_address1;
output   u_1_ce1;
output  [0:0] u_1_d1;
input  [0:0] u_1_q1;
output   u_1_we1;
output  [17:0] V_0_address0;
output   V_0_ce0;
output  [127:0] V_0_d0;
input  [127:0] V_0_q0;
output   V_0_we0;
output  [17:0] V_0_address1;
output   V_0_ce1;
output  [127:0] V_0_d1;
input  [127:0] V_0_q1;
output   V_0_we1;
output  [17:0] V_1_address0;
output   V_1_ce0;
output  [127:0] V_1_d0;
input  [127:0] V_1_q0;
output   V_1_we0;
output  [17:0] V_1_address1;
output   V_1_ce1;
output  [127:0] V_1_d1;
input  [127:0] V_1_q1;
output   V_1_we1;
input  [7:0] witness_TDATA;
input  [127:0] circuit_TDATA;
output  [7:0] d_strm_TDATA;
output  [127:0] a0_tilde;
output  [127:0] a1_tilde;
input   ap_clk;
input   ap_rst;
input   witness_TVALID;
output   witness_TREADY;
input   circuit_TVALID;
output   circuit_TREADY;
output   d_strm_TVALID;
input   d_strm_TREADY;
input   ap_start;
output   ap_done;
input   ch1_val1_ap_vld;
output   a0_tilde_ap_vld;
output   a1_tilde_ap_vld;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_start;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_start_full_n;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_done;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_continue;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_idle;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_ready;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_start_out;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_start_write;
wire   [17:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_address0;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_ce0;
wire   [17:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_address1;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_ce1;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_we1;
wire   [0:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_d1;
wire   [17:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_address0;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_ce0;
wire   [17:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_address1;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_ce1;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_we1;
wire   [0:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_d1;
wire   [17:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_address0;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_ce0;
wire   [17:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_address1;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_ce1;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_we1;
wire   [127:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_d1;
wire   [17:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_address0;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_ce0;
wire   [17:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_address1;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_ce1;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_we1;
wire   [127:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_d1;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_witness_TREADY;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_circuit_TREADY;
wire   [7:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_TDATA;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_TVALID;
wire   [0:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_cp_din;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_cp_write;
wire   [255:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a0_strm_din;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a0_strm_write;
wire   [127:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a1_strm_din;
wire    ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a1_strm_write;
wire   [127:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_return_0;
wire   [127:0] ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_return_1;
wire    ap_channel_done_v_mask;
wire    v_mask_full_n;
reg    ap_sync_reg_channel_write_v_mask;
wire    ap_sync_channel_write_v_mask;
wire    ap_sync_continue;
wire    ToField_U0_ap_start;
wire    ToField_U0_ap_done;
wire    ToField_U0_ap_continue;
wire    ToField_U0_ap_idle;
wire    ToField_U0_ap_ready;
wire    ToField_U0_a1_strm_read;
wire    ToField_U0_a0_strm_read;
wire   [255:0] ToField_U0_a_strm_din;
wire    ToField_U0_a_strm_write;
wire   [31:0] ToField_U0_a_strm_num_data_valid;
wire   [31:0] ToField_U0_a_strm_fifo_cap;
wire    chal2_U0_ap_start;
wire    chal2_U0_ap_done;
wire    chal2_U0_ap_continue;
wire    chal2_U0_ap_idle;
wire    chal2_U0_ap_ready;
wire    chal2_U0_d_strm_cp_read;
wire   [127:0] chal2_U0_ch2_strm_din;
wire    chal2_U0_ch2_strm_write;
wire    aggregate_coef_U0_ap_start;
wire    aggregate_coef_U0_ap_done;
wire    aggregate_coef_U0_ap_continue;
wire    aggregate_coef_U0_ap_idle;
wire    aggregate_coef_U0_ap_ready;
wire    aggregate_coef_U0_a_strm_read;
wire    aggregate_coef_U0_ch2_strm_read;
wire   [127:0] aggregate_coef_U0_a0_tilde;
wire    aggregate_coef_U0_a0_tilde_ap_vld;
wire   [127:0] aggregate_coef_U0_a1_tilde;
wire    aggregate_coef_U0_a1_tilde_ap_vld;
wire    d_strm_cp_full_n;
wire   [0:0] d_strm_cp_dout;
wire    d_strm_cp_empty_n;
wire   [2:0] d_strm_cp_num_data_valid;
wire   [2:0] d_strm_cp_fifo_cap;
wire    a0_strm_full_n;
wire   [255:0] a0_strm_dout;
wire    a0_strm_empty_n;
wire   [2:0] a0_strm_num_data_valid;
wire   [2:0] a0_strm_fifo_cap;
wire    a1_strm_full_n;
wire   [127:0] a1_strm_dout;
wire    a1_strm_empty_n;
wire   [2:0] a1_strm_num_data_valid;
wire   [2:0] a1_strm_fifo_cap;
wire    u_mask_full_n;
wire   [127:0] u_mask_dout;
wire    u_mask_empty_n;
wire   [2:0] u_mask_num_data_valid;
wire   [2:0] u_mask_fifo_cap;
wire   [127:0] v_mask_dout;
wire    v_mask_empty_n;
wire   [2:0] v_mask_num_data_valid;
wire   [2:0] v_mask_fifo_cap;
wire    a_strm_full_n;
wire   [255:0] a_strm_dout;
wire    a_strm_empty_n;
wire   [2:0] a_strm_num_data_valid;
wire   [2:0] a_strm_fifo_cap;
wire    ch2_strm_full_n;
wire   [127:0] ch2_strm_dout;
wire    ch2_strm_empty_n;
wire   [2:0] ch2_strm_num_data_valid;
wire   [2:0] ch2_strm_fifo_cap;
reg    ap_sync_done;
wire   [0:0] start_for_ToField_U0_din;
wire    start_for_ToField_U0_full_n;
wire   [0:0] start_for_ToField_U0_dout;
wire    start_for_ToField_U0_empty_n;
wire   [0:0] start_for_chal2_U0_din;
wire    start_for_chal2_U0_full_n;
wire   [0:0] start_for_chal2_U0_dout;
wire    start_for_chal2_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_v_mask = 1'b0;
end

GenerateProof_ProverCircuitEval_Block_entry_u_0_arg_proc ProverCircuitEval_Block_entry_u_0_arg_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_start),
    .start_full_n(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_start_full_n),
    .ap_done(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_done),
    .ap_continue(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_continue),
    .ap_idle(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_idle),
    .ap_ready(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_ready),
    .start_out(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_start_out),
    .start_write(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_start_write),
    .u_0_address0(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_address0),
    .u_0_ce0(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_ce0),
    .u_0_q0(u_0_q0),
    .u_0_address1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_address1),
    .u_0_ce1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_ce1),
    .u_0_we1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_we1),
    .u_0_d1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_d1),
    .u_1_address0(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_address0),
    .u_1_ce0(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_ce0),
    .u_1_q0(u_1_q0),
    .u_1_address1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_address1),
    .u_1_ce1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_ce1),
    .u_1_we1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_we1),
    .u_1_d1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_d1),
    .V_0_address0(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_address0),
    .V_0_ce0(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_ce0),
    .V_0_q0(V_0_q0),
    .V_0_address1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_address1),
    .V_0_ce1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_ce1),
    .V_0_we1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_we1),
    .V_0_d1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_d1),
    .V_0_q1(V_0_q1),
    .V_1_address0(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_address0),
    .V_1_ce0(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_ce0),
    .V_1_q0(V_1_q0),
    .V_1_address1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_address1),
    .V_1_ce1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_ce1),
    .V_1_we1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_we1),
    .V_1_d1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_d1),
    .V_1_q1(V_1_q1),
    .witness_TDATA(witness_TDATA),
    .witness_TVALID(witness_TVALID),
    .witness_TREADY(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_witness_TREADY),
    .circuit_TDATA(circuit_TDATA),
    .circuit_TVALID(circuit_TVALID),
    .circuit_TREADY(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_circuit_TREADY),
    .d_strm_TDATA(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_TDATA),
    .d_strm_TVALID(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_TVALID),
    .d_strm_TREADY(d_strm_TREADY),
    .d_strm_cp_din(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_cp_din),
    .d_strm_cp_full_n(d_strm_cp_full_n),
    .d_strm_cp_write(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_cp_write),
    .d_strm_cp_num_data_valid(d_strm_cp_num_data_valid),
    .d_strm_cp_fifo_cap(d_strm_cp_fifo_cap),
    .a0_strm_din(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a0_strm_din),
    .a0_strm_full_n(a0_strm_full_n),
    .a0_strm_write(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a0_strm_write),
    .a0_strm_num_data_valid(a0_strm_num_data_valid),
    .a0_strm_fifo_cap(a0_strm_fifo_cap),
    .a1_strm_din(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a1_strm_din),
    .a1_strm_full_n(a1_strm_full_n),
    .a1_strm_write(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a1_strm_write),
    .a1_strm_num_data_valid(a1_strm_num_data_valid),
    .a1_strm_fifo_cap(a1_strm_fifo_cap),
    .ap_return_0(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_return_0),
    .ap_return_1(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_return_1)
);

GenerateProof_ToField ToField_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ToField_U0_ap_start),
    .ap_done(ToField_U0_ap_done),
    .ap_continue(ToField_U0_ap_continue),
    .ap_idle(ToField_U0_ap_idle),
    .ap_ready(ToField_U0_ap_ready),
    .a1_strm_dout(a1_strm_dout),
    .a1_strm_empty_n(a1_strm_empty_n),
    .a1_strm_read(ToField_U0_a1_strm_read),
    .a1_strm_num_data_valid(a1_strm_num_data_valid),
    .a1_strm_fifo_cap(a1_strm_fifo_cap),
    .a0_strm_dout(a0_strm_dout),
    .a0_strm_empty_n(a0_strm_empty_n),
    .a0_strm_read(ToField_U0_a0_strm_read),
    .a0_strm_num_data_valid(a0_strm_num_data_valid),
    .a0_strm_fifo_cap(a0_strm_fifo_cap),
    .a_strm_din(ToField_U0_a_strm_din),
    .a_strm_full_n(a_strm_full_n),
    .a_strm_write(ToField_U0_a_strm_write),
    .a_strm_num_data_valid(ToField_U0_a_strm_num_data_valid),
    .a_strm_fifo_cap(ToField_U0_a_strm_fifo_cap)
);

GenerateProof_chal2 chal2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(chal2_U0_ap_start),
    .ap_done(chal2_U0_ap_done),
    .ap_continue(chal2_U0_ap_continue),
    .ap_idle(chal2_U0_ap_idle),
    .ap_ready(chal2_U0_ap_ready),
    .d_strm_cp_dout(d_strm_cp_dout),
    .d_strm_cp_empty_n(d_strm_cp_empty_n),
    .d_strm_cp_read(chal2_U0_d_strm_cp_read),
    .d_strm_cp_num_data_valid(d_strm_cp_num_data_valid),
    .d_strm_cp_fifo_cap(d_strm_cp_fifo_cap),
    .ch1_val(ch1_val1),
    .ch2_strm_din(chal2_U0_ch2_strm_din),
    .ch2_strm_full_n(ch2_strm_full_n),
    .ch2_strm_write(chal2_U0_ch2_strm_write),
    .ch2_strm_num_data_valid(ch2_strm_num_data_valid),
    .ch2_strm_fifo_cap(ch2_strm_fifo_cap)
);

GenerateProof_aggregate_coef aggregate_coef_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(aggregate_coef_U0_ap_start),
    .ap_done(aggregate_coef_U0_ap_done),
    .ap_continue(aggregate_coef_U0_ap_continue),
    .ap_idle(aggregate_coef_U0_ap_idle),
    .ap_ready(aggregate_coef_U0_ap_ready),
    .p_read(u_mask_dout),
    .p_read1(v_mask_dout),
    .a_strm_dout(a_strm_dout),
    .a_strm_empty_n(a_strm_empty_n),
    .a_strm_read(aggregate_coef_U0_a_strm_read),
    .a_strm_num_data_valid(a_strm_num_data_valid),
    .a_strm_fifo_cap(a_strm_fifo_cap),
    .ch2_strm_dout(ch2_strm_dout),
    .ch2_strm_empty_n(ch2_strm_empty_n),
    .ch2_strm_read(aggregate_coef_U0_ch2_strm_read),
    .ch2_strm_num_data_valid(ch2_strm_num_data_valid),
    .ch2_strm_fifo_cap(ch2_strm_fifo_cap),
    .a0_tilde(aggregate_coef_U0_a0_tilde),
    .a0_tilde_ap_vld(aggregate_coef_U0_a0_tilde_ap_vld),
    .a1_tilde(aggregate_coef_U0_a1_tilde),
    .a1_tilde_ap_vld(aggregate_coef_U0_a1_tilde_ap_vld)
);

GenerateProof_fifo_w1_d2_S_x2 d_strm_cp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_cp_din),
    .if_full_n(d_strm_cp_full_n),
    .if_write(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_cp_write),
    .if_dout(d_strm_cp_dout),
    .if_empty_n(d_strm_cp_empty_n),
    .if_read(chal2_U0_d_strm_cp_read),
    .if_num_data_valid(d_strm_cp_num_data_valid),
    .if_fifo_cap(d_strm_cp_fifo_cap)
);

GenerateProof_fifo_w256_d2_S_x2 a0_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a0_strm_din),
    .if_full_n(a0_strm_full_n),
    .if_write(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a0_strm_write),
    .if_dout(a0_strm_dout),
    .if_empty_n(a0_strm_empty_n),
    .if_read(ToField_U0_a0_strm_read),
    .if_num_data_valid(a0_strm_num_data_valid),
    .if_fifo_cap(a0_strm_fifo_cap)
);

GenerateProof_fifo_w128_d2_S_x4 a1_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a1_strm_din),
    .if_full_n(a1_strm_full_n),
    .if_write(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_a1_strm_write),
    .if_dout(a1_strm_dout),
    .if_empty_n(a1_strm_empty_n),
    .if_read(ToField_U0_a1_strm_read),
    .if_num_data_valid(a1_strm_num_data_valid),
    .if_fifo_cap(a1_strm_fifo_cap)
);

GenerateProof_fifo_w128_d3_S u_mask_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_return_0),
    .if_full_n(u_mask_full_n),
    .if_write(ap_channel_done_v_mask),
    .if_dout(u_mask_dout),
    .if_empty_n(u_mask_empty_n),
    .if_read(aggregate_coef_U0_ap_ready),
    .if_num_data_valid(u_mask_num_data_valid),
    .if_fifo_cap(u_mask_fifo_cap)
);

GenerateProof_fifo_w128_d3_S v_mask_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_return_1),
    .if_full_n(v_mask_full_n),
    .if_write(ap_channel_done_v_mask),
    .if_dout(v_mask_dout),
    .if_empty_n(v_mask_empty_n),
    .if_read(aggregate_coef_U0_ap_ready),
    .if_num_data_valid(v_mask_num_data_valid),
    .if_fifo_cap(v_mask_fifo_cap)
);

GenerateProof_fifo_w256_d2_S_x2 a_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ToField_U0_a_strm_din),
    .if_full_n(a_strm_full_n),
    .if_write(ToField_U0_a_strm_write),
    .if_dout(a_strm_dout),
    .if_empty_n(a_strm_empty_n),
    .if_read(aggregate_coef_U0_a_strm_read),
    .if_num_data_valid(a_strm_num_data_valid),
    .if_fifo_cap(a_strm_fifo_cap)
);

GenerateProof_fifo_w128_d2_S_x4 ch2_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(chal2_U0_ch2_strm_din),
    .if_full_n(ch2_strm_full_n),
    .if_write(chal2_U0_ch2_strm_write),
    .if_dout(ch2_strm_dout),
    .if_empty_n(ch2_strm_empty_n),
    .if_read(aggregate_coef_U0_ch2_strm_read),
    .if_num_data_valid(ch2_strm_num_data_valid),
    .if_fifo_cap(ch2_strm_fifo_cap)
);

GenerateProof_start_for_ToField_U0 start_for_ToField_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ToField_U0_din),
    .if_full_n(start_for_ToField_U0_full_n),
    .if_write(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_start_write),
    .if_dout(start_for_ToField_U0_dout),
    .if_empty_n(start_for_ToField_U0_empty_n),
    .if_read(ToField_U0_ap_ready)
);

GenerateProof_start_for_chal2_U0 start_for_chal2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_chal2_U0_din),
    .if_full_n(start_for_chal2_U0_full_n),
    .if_write(ProverCircuitEval_Block_entry_u_0_arg_proc_U0_start_write),
    .if_dout(start_for_chal2_U0_dout),
    .if_empty_n(start_for_chal2_U0_empty_n),
    .if_read(chal2_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_v_mask <= 1'b0;
    end else begin
        if (((ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_done & ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_v_mask <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_v_mask <= ap_sync_channel_write_v_mask;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_sync_done <= (~ap_sync_continue & aggregate_coef_U0_ap_done & ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_done);
end

assign ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_continue = (ap_sync_continue & ap_sync_channel_write_v_mask);

assign ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_start = ap_start;

assign ProverCircuitEval_Block_entry_u_0_arg_proc_U0_start_full_n = (start_for_chal2_U0_full_n & start_for_ToField_U0_full_n);

assign ToField_U0_a_strm_fifo_cap = a_strm_fifo_cap;

assign ToField_U0_a_strm_num_data_valid = a_strm_num_data_valid;

assign ToField_U0_ap_continue = 1'b1;

assign ToField_U0_ap_start = start_for_ToField_U0_empty_n;

assign V_0_address0 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_address0;

assign V_0_address1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_address1;

assign V_0_ce0 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_ce0;

assign V_0_ce1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_ce1;

assign V_0_d0 = 128'd0;

assign V_0_d1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_d1;

assign V_0_we0 = 1'b0;

assign V_0_we1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_0_we1;

assign V_1_address0 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_address0;

assign V_1_address1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_address1;

assign V_1_ce0 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_ce0;

assign V_1_ce1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_ce1;

assign V_1_d0 = 128'd0;

assign V_1_d1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_d1;

assign V_1_we0 = 1'b0;

assign V_1_we1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_V_1_we1;

assign a0_tilde = aggregate_coef_U0_a0_tilde;

assign a0_tilde_ap_vld = aggregate_coef_U0_a0_tilde_ap_vld;

assign a1_tilde = aggregate_coef_U0_a1_tilde;

assign a1_tilde_ap_vld = aggregate_coef_U0_a1_tilde_ap_vld;

assign aggregate_coef_U0_ap_continue = ap_sync_continue;

assign aggregate_coef_U0_ap_start = u_mask_empty_n;

assign ap_channel_done_v_mask = ((ap_sync_reg_channel_write_v_mask ^ 1'b1) & ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_done);

assign ap_done = ap_sync_done;

assign ap_idle = ((u_mask_empty_n ^ 1'b1) & chal2_U0_ap_idle & aggregate_coef_U0_ap_idle & ToField_U0_ap_idle & ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_idle);

assign ap_ready = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_ap_ready;

assign ap_sync_channel_write_v_mask = ((v_mask_full_n & ap_channel_done_v_mask) | ap_sync_reg_channel_write_v_mask);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign chal2_U0_ap_continue = 1'b1;

assign chal2_U0_ap_start = start_for_chal2_U0_empty_n;

assign circuit_TREADY = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_circuit_TREADY;

assign d_strm_TDATA = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_TDATA;

assign d_strm_TVALID = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_d_strm_TVALID;

assign start_for_ToField_U0_din = 1'b1;

assign start_for_chal2_U0_din = 1'b1;

assign u_0_address0 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_address0;

assign u_0_address1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_address1;

assign u_0_ce0 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_ce0;

assign u_0_ce1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_ce1;

assign u_0_d0 = 1'd0;

assign u_0_d1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_d1;

assign u_0_we0 = 1'b0;

assign u_0_we1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_0_we1;

assign u_1_address0 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_address0;

assign u_1_address1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_address1;

assign u_1_ce0 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_ce0;

assign u_1_ce1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_ce1;

assign u_1_d0 = 1'd0;

assign u_1_d1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_d1;

assign u_1_we0 = 1'b0;

assign u_1_we1 = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_u_1_we1;

assign witness_TREADY = ProverCircuitEval_Block_entry_u_0_arg_proc_U0_witness_TREADY;

endmodule //GenerateProof_ProverCircuitEval
