{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414122939507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414122939507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 22:55:39 2014 " "Processing started: Thu Oct 23 22:55:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414122939507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414122939507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off twosegment -c twosegment " "Command: quartus_map --read_settings_files=on --write_settings_files=off twosegment -c twosegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414122939507 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414122941644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twosegment.v 1 1 " "Found 1 design units, including 1 entities, in source file twosegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 twosegment " "Found entity 1: twosegment" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414122941878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414122941878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "twosegment " "Elaborating entity \"twosegment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414122942268 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h twosegment.v(6) " "Verilog HDL Always Construct warning at twosegment.v(6): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414122942268 "|twosegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i twosegment.v(6) " "Verilog HDL Always Construct warning at twosegment.v(6): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414122942268 "|twosegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j twosegment.v(6) " "Verilog HDL Always Construct warning at twosegment.v(6): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414122942268 "|twosegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k twosegment.v(6) " "Verilog HDL Always Construct warning at twosegment.v(6): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414122942268 "|twosegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l twosegment.v(6) " "Verilog HDL Always Construct warning at twosegment.v(6): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m twosegment.v(6) " "Verilog HDL Always Construct warning at twosegment.v(6): inferring latch(es) for variable \"m\", which holds its previous value in one or more paths through the always construct" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n twosegment.v(6) " "Verilog HDL Always Construct warning at twosegment.v(6): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n twosegment.v(6) " "Inferred latch for \"n\" at twosegment.v(6)" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m twosegment.v(6) " "Inferred latch for \"m\" at twosegment.v(6)" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l twosegment.v(6) " "Inferred latch for \"l\" at twosegment.v(6)" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k twosegment.v(6) " "Inferred latch for \"k\" at twosegment.v(6)" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j twosegment.v(6) " "Inferred latch for \"j\" at twosegment.v(6)" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i twosegment.v(6) " "Inferred latch for \"i\" at twosegment.v(6)" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h twosegment.v(6) " "Inferred latch for \"h\" at twosegment.v(6)" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414122942284 "|twosegment"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h VCC " "Pin \"h\" is stuck at VCC" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414122947026 "|twosegment|h"} { "Warning" "WMLS_MLS_STUCK_PIN" "i VCC " "Pin \"i\" is stuck at VCC" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414122947026 "|twosegment|i"} { "Warning" "WMLS_MLS_STUCK_PIN" "j VCC " "Pin \"j\" is stuck at VCC" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414122947026 "|twosegment|j"} { "Warning" "WMLS_MLS_STUCK_PIN" "k VCC " "Pin \"k\" is stuck at VCC" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414122947026 "|twosegment|k"} { "Warning" "WMLS_MLS_STUCK_PIN" "l VCC " "Pin \"l\" is stuck at VCC" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414122947026 "|twosegment|l"} { "Warning" "WMLS_MLS_STUCK_PIN" "m VCC " "Pin \"m\" is stuck at VCC" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414122947026 "|twosegment|m"} { "Warning" "WMLS_MLS_STUCK_PIN" "n VCC " "Pin \"n\" is stuck at VCC" {  } { { "twosegment.v" "" { Text "F:/Lab7/twosegment/twosegment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414122947026 "|twosegment|n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414122947026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414122947198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414122951597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414122951597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414122953828 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414122953828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414122953828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414122953828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414122955544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 22:55:55 2014 " "Processing ended: Thu Oct 23 22:55:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414122955544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414122955544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414122955544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414122955544 ""}
