// Seed: 1557628933
module module_0;
  logic [7:0] id_1;
  ;
  always @(posedge id_1 or -1'b0) if (-1) id_1[1] <= 1;
  assign module_1.id_11 = 0;
  logic id_2 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd7,
    parameter id_8 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  output wire id_9;
  inout wire _id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire _id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_10;
  supply0 [1 : -1] id_11;
  wire [id_8  ==  -1 : 1 'b0] \id_12 ;
  wire id_13;
  assign id_11 = 1;
  logic id_14;
  module_0 modCall_1 ();
  wire id_15;
  nor primCall (id_1, id_10, id_11, id_13, id_14, id_3, id_5, id_6, id_7);
  assign id_11 = 1;
endmodule
