// Seed: 2149412537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11;
  always_ff @(*) begin : LABEL_0
    $signed(45);
    ;
  end
  assign module_1.id_11 = 0;
  logic [1 : -1] id_12;
endmodule
module module_1 #(
    parameter id_12 = 32'd81
) (
    output wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    output wor id_5,
    output tri id_6,
    input supply1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output supply0 id_10,
    input tri1 id_11,
    input tri0 _id_12
);
  assign id_5 = id_12 == -1;
  wire id_14;
  assign id_6 = id_4;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire id_15;
  assign id_0 = -1;
  logic [1 : id_12] id_16 = 1;
endmodule
