// Seed: 1762828518
module module_0 (
    output wor id_0,
    input wire id_1,
    output supply1 id_2,
    input supply0 id_3
);
  wire id_5;
  assign id_0 = id_1;
  wire id_6, id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wire id_3,
    output wire id_4,
    output wor id_5,
    id_29,
    output wand id_6,
    output supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri1 id_10,
    output tri0 id_11,
    output logic id_12,
    input tri id_13,
    input tri id_14,
    output uwire id_15,
    output uwire id_16,
    input supply0 id_17,
    input wand id_18,
    input tri id_19,
    input tri1 id_20,
    id_30,
    input supply1 id_21,
    inout tri1 id_22,
    id_31,
    input wire id_23,
    input wire id_24,
    input supply1 id_25,
    input tri id_26,
    output tri id_27
);
  always @(1 or id_3.id_3) id_12 <= -1;
  module_0 modCall_1 (
      id_6,
      id_26,
      id_5,
      id_2
  );
endmodule
