IDLE 0 [(0,0)] 33 [] [] [] [] []
INJECT_T 1 [(1,0)] D [] [] [] [] []
MERGE 2 [(1,0),(0,0)] D [] [4] [] [] [((0,0),(1,0))]
DISCARD 3 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] []
IDLE 5 [(0,0)] 41 [] [] [] [] []
INJECT_T 6 [(0,1)] D [] [] [] [] []
MERGE 7 [(0,1),(0,0)] D [] [9] [] [] [((0,0),(0,1))]
DISCARD 8 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9 [(0,0)] HALF_D_PLUS_2 [7] [] [] [] []
IDLE 10 [(0,0)] 11 [] [] [] [] []
INJECT_T 11 [(1,0)] D [] [] [] [] []
MERGE 12 [(1,0),(0,0)] D [] [14] [] [] [((0,0),(1,0))]
DISCARD 13 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14 [(0,0)] HALF_D_PLUS_2 [12] [] [] [] []
IDLE 15 [(0,0)] 8 [] [] [] [] []
INJECT_T 16 [(0,1)] D [] [] [] [] []
MERGE 17 [(0,1),(0,0)] D [] [19] [] [] [((0,0),(0,1))]
DISCARD 18 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19 [(0,0)] HALF_D_PLUS_2 [17] [] [] [] []
IDLE 20 [(0,0)] 34 [] [] [] [] []
INJECT_T 21 [(1,0)] D [] [] [] [] []
MERGE 22 [(1,0),(0,0)] D [] [24] [] [] [((0,0),(1,0))]
DISCARD 23 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24 [(0,0)] HALF_D_PLUS_2 [22] [] [] [] []
IDLE 25 [(0,0)] 35 [] [] [] [] []
INJECT_T 26 [(0,1)] D [] [] [] [] []
MERGE 27 [(0,1),(0,0)] D [] [29] [] [] [((0,0),(0,1))]
DISCARD 28 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29 [(0,0)] HALF_D_PLUS_2 [27] [] [] [] []
IDLE 30 [(0,0)] 22 [] [] [] [] []
INJECT_T 31 [(1,0)] D [] [] [] [] []
MERGE 32 [(1,0),(0,0)] D [] [34] [] [] [((0,0),(1,0))]
DISCARD 33 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34 [(0,0)] HALF_D_PLUS_2 [32] [] [] [] []
IDLE 35 [(0,0)] 6 [] [] [] [] []
INJECT_T 36 [(0,1)] D [] [] [] [] []
MERGE 37 [(0,1),(0,0)] D [] [39] [] [] [((0,0),(0,1))]
DISCARD 38 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39 [(0,0)] HALF_D_PLUS_2 [37] [] [] [] []
IDLE 40 [(0,0)] 35 [] [] [] [] []
INJECT_T 41 [(1,0)] D [] [] [] [] []
MERGE 42 [(1,0),(0,0)] D [] [44] [] [] [((0,0),(1,0))]
DISCARD 43 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] []
IDLE 45 [(0,0)] 22 [] [] [] [] []
INJECT_T 46 [(0,1)] D [] [] [] [] []
MERGE 47 [(0,1),(0,0)] D [] [49] [] [] [((0,0),(0,1))]
DISCARD 48 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49 [(0,0)] HALF_D_PLUS_2 [47] [] [] [] []
IDLE 50 [(0,0)] 6 [] [] [] [] []
INJECT_T 51 [(1,0)] D [] [] [] [] []
MERGE 52 [(1,0),(0,0)] D [] [54] [] [] [((0,0),(1,0))]
DISCARD 53 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 54 [(0,0)] HALF_D_PLUS_2 [52] [] [] [] []
IDLE 55 [(0,0)] 5 [] [] [] [] []
INJECT_T 56 [(0,1)] D [] [] [] [] []
MERGE 57 [(0,1),(0,0)] D [] [59] [] [] [((0,0),(0,1))]
DISCARD 58 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 59 [(0,0)] HALF_D_PLUS_2 [57] [] [] [] []
IDLE 60 [(0,0)] 17 [] [] [] [] []
INJECT_T 61 [(1,0)] D [] [] [] [] []
MERGE 62 [(1,0),(0,0)] D [] [64] [] [] [((0,0),(1,0))]
DISCARD 63 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 64 [(0,0)] HALF_D_PLUS_2 [62] [] [] [] []
IDLE 65 [(0,0)] 29 [] [] [] [] []
INJECT_T 66 [(0,1)] D [] [] [] [] []
MERGE 67 [(0,1),(0,0)] D [] [69] [] [] [((0,0),(0,1))]
DISCARD 68 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 69 [(0,0)] HALF_D_PLUS_2 [67] [] [] [] []
IDLE 70 [(0,0)] 17 [] [] [] [] []
INJECT_T 71 [(1,0)] D [] [] [] [] []
MERGE 72 [(1,0),(0,0)] D [] [74] [] [] [((0,0),(1,0))]
DISCARD 73 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 74 [(0,0)] HALF_D_PLUS_2 [72] [] [] [] []
IDLE 75 [(0,0)] 36 [] [] [] [] []
INJECT_T 76 [(0,1)] D [] [] [] [] []
MERGE 77 [(0,1),(0,0)] D [] [79] [] [] [((0,0),(0,1))]
DISCARD 78 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 79 [(0,0)] HALF_D_PLUS_2 [77] [] [] [] []
INJECT_T 80 [(1,0)] D [] [] [] [] []
MERGE 81 [(1,0),(0,0)] D [] [83] [] [] [((0,0),(1,0))]
DISCARD 82 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 83 [(0,0)] HALF_D_PLUS_2 [81] [] [] [] []
IDLE 84 [(0,0)] 18 [] [] [] [] []
INJECT_T 85 [(0,1)] D [] [] [] [] []
MERGE 86 [(0,1),(0,0)] D [] [88] [] [] [((0,0),(0,1))]
DISCARD 87 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 88 [(0,0)] HALF_D_PLUS_2 [86] [] [] [] []
IDLE 89 [(0,0)] 22 [] [] [] [] []
INJECT_T 90 [(1,0)] D [] [] [] [] []
MERGE 91 [(1,0),(0,0)] D [] [93] [] [] [((0,0),(1,0))]
DISCARD 92 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 93 [(0,0)] HALF_D_PLUS_2 [91] [] [] [] []
IDLE 94 [(0,0)] 41 [] [] [] [] []
INJECT_T 95 [(0,1)] D [] [] [] [] []
MERGE 96 [(0,1),(0,0)] D [] [98] [] [] [((0,0),(0,1))]
DISCARD 97 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 98 [(0,0)] HALF_D_PLUS_2 [96] [] [] [] []
IDLE 99 [(0,0)] 10 [] [] [] [] []
INJECT_T 100 [(1,0)] D [] [] [] [] []
MERGE 101 [(1,0),(0,0)] D [] [103] [] [] [((0,0),(1,0))]
DISCARD 102 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 103 [(0,0)] HALF_D_PLUS_2 [101] [] [] [] []
IDLE 104 [(0,0)] 35 [] [] [] [] []
INJECT_T 105 [(0,1)] D [] [] [] [] []
MERGE 106 [(0,1),(0,0)] D [] [108] [] [] [((0,0),(0,1))]
DISCARD 107 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 108 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] []
IDLE 109 [(0,0)] 3 [] [] [] [] []
INJECT_T 110 [(1,0)] D [] [] [] [] []
MERGE 111 [(1,0),(0,0)] D [] [113] [] [] [((0,0),(1,0))]
DISCARD 112 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 113 [(0,0)] HALF_D_PLUS_2 [111] [] [] [] []
IDLE 114 [(0,0)] 14 [] [] [] [] []
INJECT_T 115 [(0,1)] D [] [] [] [] []
MERGE 116 [(0,1),(0,0)] D [] [118] [] [] [((0,0),(0,1))]
DISCARD 117 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 118 [(0,0)] HALF_D_PLUS_2 [116] [] [] [] []
IDLE 119 [(0,0)] 32 [] [] [] [] []
INJECT_T 120 [(1,0)] D [] [] [] [] []
MERGE 121 [(1,0),(0,0)] D [] [123] [] [] [((0,0),(1,0))]
DISCARD 122 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 123 [(0,0)] HALF_D_PLUS_2 [121] [] [] [] []
IDLE 124 [(0,0)] 24 [] [] [] [] []
INJECT_T 125 [(0,1)] D [] [] [] [] []
MERGE 126 [(0,1),(0,0)] D [] [128] [] [] [((0,0),(0,1))]
DISCARD 127 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 128 [(0,0)] HALF_D_PLUS_2 [126] [] [] [] []
IDLE 129 [(0,0)] 40 [] [] [] [] []
INJECT_T 130 [(1,0)] D [] [] [] [] []
MERGE 131 [(1,0),(0,0)] D [] [133] [] [] [((0,0),(1,0))]
DISCARD 132 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 133 [(0,0)] HALF_D_PLUS_2 [131] [] [] [] []
IDLE 134 [(0,0)] 32 [] [] [] [] []
INJECT_T 135 [(0,1)] D [] [] [] [] []
MERGE 136 [(0,1),(0,0)] D [] [138] [] [] [((0,0),(0,1))]
DISCARD 137 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 138 [(0,0)] HALF_D_PLUS_2 [136] [] [] [] []
IDLE 139 [(0,0)] 39 [] [] [] [] []
INJECT_T 140 [(1,0)] D [] [] [] [] []
MERGE 141 [(1,0),(0,0)] D [] [143] [] [] [((0,0),(1,0))]
DISCARD 142 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 143 [(0,0)] HALF_D_PLUS_2 [141] [] [] [] []
IDLE 144 [(0,0)] 35 [] [] [] [] []
INJECT_T 145 [(0,1)] D [] [] [] [] []
MERGE 146 [(0,1),(0,0)] D [] [148] [] [] [((0,0),(0,1))]
DISCARD 147 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 148 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] []
IDLE 149 [(0,0)] 5 [] [] [] [] []
INJECT_T 150 [(1,0)] D [] [] [] [] []
MERGE 151 [(1,0),(0,0)] D [] [153] [] [] [((0,0),(1,0))]
DISCARD 152 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 153 [(0,0)] HALF_D_PLUS_2 [151] [] [] [] []
IDLE 154 [(0,0)] 40 [] [] [] [] []
INJECT_T 155 [(0,1)] D [] [] [] [] []
MERGE 156 [(0,1),(0,0)] D [] [158] [] [] [((0,0),(0,1))]
DISCARD 157 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 158 [(0,0)] HALF_D_PLUS_2 [156] [] [] [] []
IDLE 159 [(0,0)] 36 [] [] [] [] []
INJECT_T 160 [(1,0)] D [] [] [] [] []
MERGE 161 [(1,0),(0,0)] D [] [163] [] [] [((0,0),(1,0))]
DISCARD 162 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 163 [(0,0)] HALF_D_PLUS_2 [161] [] [] [] []
IDLE 164 [(0,0)] 6 [] [] [] [] []
INJECT_T 165 [(0,1)] D [] [] [] [] []
MERGE 166 [(0,1),(0,0)] D [] [168] [] [] [((0,0),(0,1))]
DISCARD 167 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 168 [(0,0)] HALF_D_PLUS_2 [166] [] [] [] []
IDLE 169 [(0,0)] 42 [] [] [] [] []
INJECT_T 170 [(1,0)] D [] [] [] [] []
MERGE 171 [(1,0),(0,0)] D [] [173] [] [] [((0,0),(1,0))]
DISCARD 172 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 173 [(0,0)] HALF_D_PLUS_2 [171] [] [] [] []
IDLE 174 [(0,0)] 32 [] [] [] [] []
INJECT_T 175 [(0,1)] D [] [] [] [] []
MERGE 176 [(0,1),(0,0)] D [] [178] [] [] [((0,0),(0,1))]
DISCARD 177 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 178 [(0,0)] HALF_D_PLUS_2 [176] [] [] [] []
IDLE 179 [(0,0)] 13 [] [] [] [] []
INJECT_T 180 [(1,0)] D [] [] [] [] []
MERGE 181 [(1,0),(0,0)] D [] [183] [] [] [((0,0),(1,0))]
DISCARD 182 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 183 [(0,0)] HALF_D_PLUS_2 [181] [] [] [] []
IDLE 184 [(0,0)] 5 [] [] [] [] []
INJECT_T 185 [(0,1)] D [] [] [] [] []
MERGE 186 [(0,1),(0,0)] D [] [188] [] [] [((0,0),(0,1))]
DISCARD 187 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 188 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] []
IDLE 189 [(0,0)] 16 [] [] [] [] []
INJECT_T 190 [(1,0)] D [] [] [] [] []
MERGE 191 [(1,0),(0,0)] D [] [193] [] [] [((0,0),(1,0))]
DISCARD 192 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 193 [(0,0)] HALF_D_PLUS_2 [191] [] [] [] []
IDLE 194 [(0,0)] 38 [] [] [] [] []
INJECT_T 195 [(0,1)] D [] [] [] [] []
MERGE 196 [(0,1),(0,0)] D [] [198] [] [] [((0,0),(0,1))]
DISCARD 197 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 198 [(0,0)] HALF_D_PLUS_2 [196] [] [] [] []
IDLE 199 [(0,0)] 33 [] [] [] [] []
INJECT_T 200 [(1,0)] D [] [] [] [] []
MERGE 201 [(1,0),(0,0)] D [] [203] [] [] [((0,0),(1,0))]
DISCARD 202 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 203 [(0,0)] HALF_D_PLUS_2 [201] [] [] [] []
IDLE 204 [(0,0)] 9 [] [] [] [] []
INJECT_T 205 [(0,1)] D [] [] [] [] []
MERGE 206 [(0,1),(0,0)] D [] [208] [] [] [((0,0),(0,1))]
DISCARD 207 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 208 [(0,0)] HALF_D_PLUS_2 [206] [] [] [] []
IDLE 209 [(0,0)] 21 [] [] [] [] []
INJECT_T 210 [(1,0)] D [] [] [] [] []
MERGE 211 [(1,0),(0,0)] D [] [213] [] [] [((0,0),(1,0))]
DISCARD 212 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 213 [(0,0)] HALF_D_PLUS_2 [211] [] [] [] []
IDLE 214 [(0,0)] 36 [] [] [] [] []
INJECT_T 215 [(0,1)] D [] [] [] [] []
MERGE 216 [(0,1),(0,0)] D [] [218] [] [] [((0,0),(0,1))]
DISCARD 217 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 218 [(0,0)] HALF_D_PLUS_2 [216] [] [] [] []
IDLE 219 [(0,0)] 27 [] [] [] [] []
INJECT_T 220 [(1,0)] D [] [] [] [] []
MERGE 221 [(1,0),(0,0)] D [] [223] [] [] [((0,0),(1,0))]
DISCARD 222 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 223 [(0,0)] HALF_D_PLUS_2 [221] [] [] [] []
IDLE 224 [(0,0)] 13 [] [] [] [] []
INJECT_T 225 [(0,1)] D [] [] [] [] []
MERGE 226 [(0,1),(0,0)] D [] [228] [] [] [((0,0),(0,1))]
DISCARD 227 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 228 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] []
IDLE 229 [(0,0)] 4 [] [] [] [] []
INJECT_T 230 [(1,0)] D [] [] [] [] []
MERGE 231 [(1,0),(0,0)] D [] [233] [] [] [((0,0),(1,0))]
DISCARD 232 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 233 [(0,0)] HALF_D_PLUS_2 [231] [] [] [] []
IDLE 234 [(0,0)] 41 [] [] [] [] []
INJECT_T 235 [(0,1)] D [] [] [] [] []
MERGE 236 [(0,1),(0,0)] D [] [238] [] [] [((0,0),(0,1))]
DISCARD 237 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 238 [(0,0)] HALF_D_PLUS_2 [236] [] [] [] []
IDLE 239 [(0,0)] 10 [] [] [] [] []
INJECT_T 240 [(1,0)] D [] [] [] [] []
MERGE 241 [(1,0),(0,0)] D [] [243] [] [] [((0,0),(1,0))]
DISCARD 242 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 243 [(0,0)] HALF_D_PLUS_2 [241] [] [] [] []
IDLE 244 [(0,0)] 22 [] [] [] [] []
INJECT_T 245 [(0,1)] D [] [] [] [] []
MERGE 246 [(0,1),(0,0)] D [] [248] [] [] [((0,0),(0,1))]
DISCARD 247 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 248 [(0,0)] HALF_D_PLUS_2 [246] [] [] [] []
IDLE 249 [(0,0)] 29 [] [] [] [] []
INJECT_T 250 [(1,0)] D [] [] [] [] []
MERGE 251 [(1,0),(0,0)] D [] [253] [] [] [((0,0),(1,0))]
DISCARD 252 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 253 [(0,0)] HALF_D_PLUS_2 [251] [] [] [] []
IDLE 254 [(0,0)] 13 [] [] [] [] []
INJECT_T 255 [(0,1)] D [] [] [] [] []
MERGE 256 [(0,1),(0,0)] D [] [258] [] [] [((0,0),(0,1))]
DISCARD 257 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 258 [(0,0)] HALF_D_PLUS_2 [256] [] [] [] []
IDLE 259 [(0,0)] 22 [] [] [] [] []
INJECT_T 260 [(1,0)] D [] [] [] [] []
MERGE 261 [(1,0),(0,0)] D [] [263] [] [] [((0,0),(1,0))]
DISCARD 262 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 263 [(0,0)] HALF_D_PLUS_2 [261] [] [] [] []
IDLE 264 [(0,0)] 12 [] [] [] [] []
INJECT_T 265 [(0,1)] D [] [] [] [] []
MERGE 266 [(0,1),(0,0)] D [] [268] [] [] [((0,0),(0,1))]
DISCARD 267 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 268 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] []
IDLE 269 [(0,0)] 35 [] [] [] [] []
INJECT_T 270 [(1,0)] D [] [] [] [] []
MERGE 271 [(1,0),(0,0)] D [] [273] [] [] [((0,0),(1,0))]
DISCARD 272 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 273 [(0,0)] HALF_D_PLUS_2 [271] [] [] [] []
IDLE 274 [(0,0)] 26 [] [] [] [] []
INJECT_T 275 [(0,1)] D [] [] [] [] []
MERGE 276 [(0,1),(0,0)] D [] [278] [] [] [((0,0),(0,1))]
DISCARD 277 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 278 [(0,0)] HALF_D_PLUS_2 [276] [] [] [] []
IDLE 279 [(0,0)] 7 [] [] [] [] []
INJECT_T 280 [(1,0)] D [] [] [] [] []
MERGE 281 [(1,0),(0,0)] D [] [283] [] [] [((0,0),(1,0))]
DISCARD 282 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 283 [(0,0)] HALF_D_PLUS_2 [281] [] [] [] []
IDLE 284 [(0,0)] 14 [] [] [] [] []
INJECT_T 285 [(0,1)] D [] [] [] [] []
MERGE 286 [(0,1),(0,0)] D [] [288] [] [] [((0,0),(0,1))]
DISCARD 287 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 288 [(0,0)] HALF_D_PLUS_2 [286] [] [] [] []
IDLE 289 [(0,0)] 29 [] [] [] [] []
INJECT_T 290 [(1,0)] D [] [] [] [] []
MERGE 291 [(1,0),(0,0)] D [] [293] [] [] [((0,0),(1,0))]
DISCARD 292 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 293 [(0,0)] HALF_D_PLUS_2 [291] [] [] [] []
IDLE 294 [(0,0)] 29 [] [] [] [] []
INJECT_T 295 [(0,1)] D [] [] [] [] []
MERGE 296 [(0,1),(0,0)] D [] [298] [] [] [((0,0),(0,1))]
DISCARD 297 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 298 [(0,0)] HALF_D_PLUS_2 [296] [] [] [] []
IDLE 299 [(0,0)] 13 [] [] [] [] []
INJECT_T 300 [(1,0)] D [] [] [] [] []
MERGE 301 [(1,0),(0,0)] D [] [303] [] [] [((0,0),(1,0))]
DISCARD 302 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 303 [(0,0)] HALF_D_PLUS_2 [301] [] [] [] []
IDLE 304 [(0,0)] 6 [] [] [] [] []
INJECT_T 305 [(0,1)] D [] [] [] [] []
MERGE 306 [(0,1),(0,0)] D [] [308] [] [] [((0,0),(0,1))]
DISCARD 307 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 308 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] []
IDLE 309 [(0,0)] 6 [] [] [] [] []
INJECT_T 310 [(1,0)] D [] [] [] [] []
MERGE 311 [(1,0),(0,0)] D [] [313] [] [] [((0,0),(1,0))]
DISCARD 312 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 313 [(0,0)] HALF_D_PLUS_2 [311] [] [] [] []
IDLE 314 [(0,0)] 10 [] [] [] [] []
INJECT_T 315 [(0,1)] D [] [] [] [] []
MERGE 316 [(0,1),(0,0)] D [] [318] [] [] [((0,0),(0,1))]
DISCARD 317 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 318 [(0,0)] HALF_D_PLUS_2 [316] [] [] [] []
IDLE 319 [(0,0)] 33 [] [] [] [] []
INJECT_T 320 [(1,0)] D [] [] [] [] []
MERGE 321 [(1,0),(0,0)] D [] [323] [] [] [((0,0),(1,0))]
DISCARD 322 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 323 [(0,0)] HALF_D_PLUS_2 [321] [] [] [] []
IDLE 324 [(0,0)] 37 [] [] [] [] []
INJECT_T 325 [(0,1)] D [] [] [] [] []
MERGE 326 [(0,1),(0,0)] D [] [328] [] [] [((0,0),(0,1))]
DISCARD 327 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 328 [(0,0)] HALF_D_PLUS_2 [326] [] [] [] []
IDLE 329 [(0,0)] 14 [] [] [] [] []
INJECT_T 330 [(1,0)] D [] [] [] [] []
MERGE 331 [(1,0),(0,0)] D [] [333] [] [] [((0,0),(1,0))]
DISCARD 332 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 333 [(0,0)] HALF_D_PLUS_2 [331] [] [] [] []
IDLE 334 [(0,0)] 25 [] [] [] [] []
INJECT_T 335 [(0,1)] D [] [] [] [] []
MERGE 336 [(0,1),(0,0)] D [] [338] [] [] [((0,0),(0,1))]
DISCARD 337 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 338 [(0,0)] HALF_D_PLUS_2 [336] [] [] [] []
IDLE 339 [(0,0)] 21 [] [] [] [] []
INJECT_T 340 [(1,0)] D [] [] [] [] []
MERGE 341 [(1,0),(0,0)] D [] [343] [] [] [((0,0),(1,0))]
DISCARD 342 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 343 [(0,0)] HALF_D_PLUS_2 [341] [] [] [] []
IDLE 344 [(0,0)] 11 [] [] [] [] []
INJECT_T 345 [(0,1)] D [] [] [] [] []
MERGE 346 [(0,1),(0,0)] D [] [348] [] [] [((0,0),(0,1))]
DISCARD 347 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 348 [(0,0)] HALF_D_PLUS_2 [346] [] [] [] []
IDLE 349 [(0,0)] 22 [] [] [] [] []
INJECT_T 350 [(1,0)] D [] [] [] [] []
MERGE 351 [(1,0),(0,0)] D [] [353] [] [] [((0,0),(1,0))]
DISCARD 352 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 353 [(0,0)] HALF_D_PLUS_2 [351] [] [] [] []
IDLE 354 [(0,0)] 6 [] [] [] [] []
INJECT_T 355 [(0,1)] D [] [] [] [] []
MERGE 356 [(0,1),(0,0)] D [] [358] [] [] [((0,0),(0,1))]
DISCARD 357 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 358 [(0,0)] HALF_D_PLUS_2 [356] [] [] [] []
IDLE 359 [(0,0)] 20 [] [] [] [] []
INJECT_T 360 [(1,0)] D [] [] [] [] []
MERGE 361 [(1,0),(0,0)] D [] [363] [] [] [((0,0),(1,0))]
DISCARD 362 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 363 [(0,0)] HALF_D_PLUS_2 [361] [] [] [] []
IDLE 364 [(0,0)] 5 [] [] [] [] []
INJECT_T 365 [(0,1)] D [] [] [] [] []
MERGE 366 [(0,1),(0,0)] D [] [368] [] [] [((0,0),(0,1))]
DISCARD 367 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 368 [(0,0)] HALF_D_PLUS_2 [366] [] [] [] []
IDLE 369 [(0,0)] 10 [] [] [] [] []
INJECT_T 370 [(1,0)] D [] [] [] [] []
MERGE 371 [(1,0),(0,0)] D [] [373] [] [] [((0,0),(1,0))]
DISCARD 372 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 373 [(0,0)] HALF_D_PLUS_2 [371] [] [] [] []
IDLE 374 [(0,0)] 10 [] [] [] [] []
INJECT_T 375 [(0,1)] D [] [] [] [] []
MERGE 376 [(0,1),(0,0)] D [] [378] [] [] [((0,0),(0,1))]
DISCARD 377 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 378 [(0,0)] HALF_D_PLUS_2 [376] [] [] [] []
INJECT_T 379 [(1,0)] D [] [] [] [] []
MERGE 380 [(1,0),(0,0)] D [] [382] [] [] [((0,0),(1,0))]
DISCARD 381 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 382 [(0,0)] HALF_D_PLUS_2 [380] [] [] [] []
IDLE 383 [(0,0)] 16 [] [] [] [] []
INJECT_T 384 [(0,1)] D [] [] [] [] []
MERGE 385 [(0,1),(0,0)] D [] [387] [] [] [((0,0),(0,1))]
DISCARD 386 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 387 [(0,0)] HALF_D_PLUS_2 [385] [] [] [] []
IDLE 388 [(0,0)] 30 [] [] [] [] []
INJECT_T 389 [(1,0)] D [] [] [] [] []
MERGE 390 [(1,0),(0,0)] D [] [392] [] [] [((0,0),(1,0))]
DISCARD 391 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 392 [(0,0)] HALF_D_PLUS_2 [390] [] [] [] []
IDLE 393 [(0,0)] 27 [] [] [] [] []
INJECT_T 394 [(0,1)] D [] [] [] [] []
MERGE 395 [(0,1),(0,0)] D [] [397] [] [] [((0,0),(0,1))]
DISCARD 396 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 397 [(0,0)] HALF_D_PLUS_2 [395] [] [] [] []
IDLE 398 [(0,0)] 33 [] [] [] [] []
INJECT_T 399 [(1,0)] D [] [] [] [] []
MERGE 400 [(1,0),(0,0)] D [] [402] [] [] [((0,0),(1,0))]
DISCARD 401 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 402 [(0,0)] HALF_D_PLUS_2 [400] [] [] [] []
IDLE 403 [(0,0)] 36 [] [] [] [] []
INJECT_T 404 [(0,1)] D [] [] [] [] []
MERGE 405 [(0,1),(0,0)] D [] [407] [] [] [((0,0),(0,1))]
DISCARD 406 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 407 [(0,0)] HALF_D_PLUS_2 [405] [] [] [] []
IDLE 408 [(0,0)] 2 [] [] [] [] []
INJECT_T 409 [(1,0)] D [] [] [] [] []
MERGE 410 [(1,0),(0,0)] D [] [412] [] [] [((0,0),(1,0))]
DISCARD 411 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 412 [(0,0)] HALF_D_PLUS_2 [410] [] [] [] []
IDLE 413 [(0,0)] 33 [] [] [] [] []
INJECT_T 414 [(0,1)] D [] [] [] [] []
MERGE 415 [(0,1),(0,0)] D [] [417] [] [] [((0,0),(0,1))]
DISCARD 416 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 417 [(0,0)] HALF_D_PLUS_2 [415] [] [] [] []
IDLE 418 [(0,0)] 4 [] [] [] [] []
INJECT_T 419 [(1,0)] D [] [] [] [] []
MERGE 420 [(1,0),(0,0)] D [] [422] [] [] [((0,0),(1,0))]
DISCARD 421 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 422 [(0,0)] HALF_D_PLUS_2 [420] [] [] [] []
IDLE 423 [(0,0)] 14 [] [] [] [] []
INJECT_T 424 [(0,1)] D [] [] [] [] []
MERGE 425 [(0,1),(0,0)] D [] [427] [] [] [((0,0),(0,1))]
DISCARD 426 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 427 [(0,0)] HALF_D_PLUS_2 [425] [] [] [] []
IDLE 428 [(0,0)] 3 [] [] [] [] []
INJECT_T 429 [(1,0)] D [] [] [] [] []
MERGE 430 [(1,0),(0,0)] D [] [432] [] [] [((0,0),(1,0))]
DISCARD 431 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 432 [(0,0)] HALF_D_PLUS_2 [430] [] [] [] []
IDLE 433 [(0,0)] 6 [] [] [] [] []
INJECT_T 434 [(0,1)] D [] [] [] [] []
MERGE 435 [(0,1),(0,0)] D [] [437] [] [] [((0,0),(0,1))]
DISCARD 436 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 437 [(0,0)] HALF_D_PLUS_2 [435] [] [] [] []
IDLE 438 [(0,0)] 20 [] [] [] [] []
INJECT_T 439 [(1,0)] D [] [] [] [] []
MERGE 440 [(1,0),(0,0)] D [] [442] [] [] [((0,0),(1,0))]
DISCARD 441 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 442 [(0,0)] HALF_D_PLUS_2 [440] [] [] [] []
IDLE 443 [(0,0)] 19 [] [] [] [] []
INJECT_T 444 [(0,1)] D [] [] [] [] []
MERGE 445 [(0,1),(0,0)] D [] [447] [] [] [((0,0),(0,1))]
DISCARD 446 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 447 [(0,0)] HALF_D_PLUS_2 [445] [] [] [] []
IDLE 448 [(0,0)] 15 [] [] [] [] []
INJECT_T 449 [(1,0)] D [] [] [] [] []
MERGE 450 [(1,0),(0,0)] D [] [452] [] [] [((0,0),(1,0))]
DISCARD 451 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 452 [(0,0)] HALF_D_PLUS_2 [450] [] [] [] []
IDLE 453 [(0,0)] 18 [] [] [] [] []
INJECT_T 454 [(0,1)] D [] [] [] [] []
MERGE 455 [(0,1),(0,0)] D [] [457] [] [] [((0,0),(0,1))]
DISCARD 456 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 457 [(0,0)] HALF_D_PLUS_2 [455] [] [] [] []
IDLE 458 [(0,0)] 18 [] [] [] [] []
INJECT_T 459 [(1,0)] D [] [] [] [] []
MERGE 460 [(1,0),(0,0)] D [] [462] [] [] [((0,0),(1,0))]
DISCARD 461 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 462 [(0,0)] HALF_D_PLUS_2 [460] [] [] [] []
IDLE 463 [(0,0)] 24 [] [] [] [] []
INJECT_T 464 [(0,1)] D [] [] [] [] []
MERGE 465 [(0,1),(0,0)] D [] [467] [] [] [((0,0),(0,1))]
DISCARD 466 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 467 [(0,0)] HALF_D_PLUS_2 [465] [] [] [] []
IDLE 468 [(0,0)] 26 [] [] [] [] []
INJECT_T 469 [(1,0)] D [] [] [] [] []
MERGE 470 [(1,0),(0,0)] D [] [472] [] [] [((0,0),(1,0))]
DISCARD 471 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 472 [(0,0)] HALF_D_PLUS_2 [470] [] [] [] []
IDLE 473 [(0,0)] 16 [] [] [] [] []
INJECT_T 474 [(0,1)] D [] [] [] [] []
MERGE 475 [(0,1),(0,0)] D [] [477] [] [] [((0,0),(0,1))]
DISCARD 476 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 477 [(0,0)] HALF_D_PLUS_2 [475] [] [] [] []
IDLE 478 [(0,0)] 32 [] [] [] [] []
INJECT_T 479 [(1,0)] D [] [] [] [] []
MERGE 480 [(1,0),(0,0)] D [] [482] [] [] [((0,0),(1,0))]
DISCARD 481 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 482 [(0,0)] HALF_D_PLUS_2 [480] [] [] [] []
IDLE 483 [(0,0)] 27 [] [] [] [] []
INJECT_T 484 [(0,1)] D [] [] [] [] []
MERGE 485 [(0,1),(0,0)] D [] [487] [] [] [((0,0),(0,1))]
DISCARD 486 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 487 [(0,0)] HALF_D_PLUS_2 [485] [] [] [] []
IDLE 488 [(0,0)] 20 [] [] [] [] []
INJECT_T 489 [(1,0)] D [] [] [] [] []
MERGE 490 [(1,0),(0,0)] D [] [492] [] [] [((0,0),(1,0))]
DISCARD 491 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 492 [(0,0)] HALF_D_PLUS_2 [490] [] [] [] []
IDLE 493 [(0,0)] 4 [] [] [] [] []
INJECT_T 494 [(0,1)] D [] [] [] [] []
MERGE 495 [(0,1),(0,0)] D [] [497] [] [] [((0,0),(0,1))]
DISCARD 496 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 497 [(0,0)] HALF_D_PLUS_2 [495] [] [] [] []
IDLE 498 [(0,0)] 35 [] [] [] [] []
INJECT_T 499 [(1,0)] D [] [] [] [] []
MERGE 500 [(1,0),(0,0)] D [] [502] [] [] [((0,0),(1,0))]
DISCARD 501 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 502 [(0,0)] HALF_D_PLUS_2 [500] [] [] [] []
IDLE 503 [(0,0)] 10 [] [] [] [] []
INJECT_T 504 [(0,1)] D [] [] [] [] []
MERGE 505 [(0,1),(0,0)] D [] [507] [] [] [((0,0),(0,1))]
DISCARD 506 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 507 [(0,0)] HALF_D_PLUS_2 [505] [] [] [] []
IDLE 508 [(0,0)] 14 [] [] [] [] []
INJECT_T 509 [(1,0)] D [] [] [] [] []
MERGE 510 [(1,0),(0,0)] D [] [512] [] [] [((0,0),(1,0))]
DISCARD 511 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 512 [(0,0)] HALF_D_PLUS_2 [510] [] [] [] []
IDLE 513 [(0,0)] 32 [] [] [] [] []
INJECT_T 514 [(0,1)] D [] [] [] [] []
MERGE 515 [(0,1),(0,0)] D [] [517] [] [] [((0,0),(0,1))]
DISCARD 516 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 517 [(0,0)] HALF_D_PLUS_2 [515] [] [] [] []
IDLE 518 [(0,0)] 36 [] [] [] [] []
INJECT_T 519 [(1,0)] D [] [] [] [] []
MERGE 520 [(1,0),(0,0)] D [] [522] [] [] [((0,0),(1,0))]
DISCARD 521 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 522 [(0,0)] HALF_D_PLUS_2 [520] [] [] [] []
IDLE 523 [(0,0)] 42 [] [] [] [] []
INJECT_T 524 [(0,1)] D [] [] [] [] []
MERGE 525 [(0,1),(0,0)] D [] [527] [] [] [((0,0),(0,1))]
DISCARD 526 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 527 [(0,0)] HALF_D_PLUS_2 [525] [] [] [] []
IDLE 528 [(0,0)] 35 [] [] [] [] []
INJECT_T 529 [(1,0)] D [] [] [] [] []
MERGE 530 [(1,0),(0,0)] D [] [532] [] [] [((0,0),(1,0))]
DISCARD 531 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 532 [(0,0)] HALF_D_PLUS_2 [530] [] [] [] []
IDLE 533 [(0,0)] 34 [] [] [] [] []
INJECT_T 534 [(0,1)] D [] [] [] [] []
MERGE 535 [(0,1),(0,0)] D [] [537] [] [] [((0,0),(0,1))]
DISCARD 536 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 537 [(0,0)] HALF_D_PLUS_2 [535] [] [] [] []
IDLE 538 [(0,0)] 31 [] [] [] [] []
INJECT_T 539 [(1,0)] D [] [] [] [] []
MERGE 540 [(1,0),(0,0)] D [] [542] [] [] [((0,0),(1,0))]
DISCARD 541 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 542 [(0,0)] HALF_D_PLUS_2 [540] [] [] [] []
IDLE 543 [(0,0)] 36 [] [] [] [] []
INJECT_T 544 [(0,1)] D [] [] [] [] []
MERGE 545 [(0,1),(0,0)] D [] [547] [] [] [((0,0),(0,1))]
DISCARD 546 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 547 [(0,0)] HALF_D_PLUS_2 [545] [] [] [] []
IDLE 548 [(0,0)] 24 [] [] [] [] []
INJECT_T 549 [(1,0)] D [] [] [] [] []
MERGE 550 [(1,0),(0,0)] D [] [552] [] [] [((0,0),(1,0))]
DISCARD 551 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 552 [(0,0)] HALF_D_PLUS_2 [550] [] [] [] []
IDLE 553 [(0,0)] 34 [] [] [] [] []
INJECT_T 554 [(0,1)] D [] [] [] [] []
MERGE 555 [(0,1),(0,0)] D [] [557] [] [] [((0,0),(0,1))]
DISCARD 556 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 557 [(0,0)] HALF_D_PLUS_2 [555] [] [] [] []
IDLE 558 [(0,0)] 10 [] [] [] [] []
INJECT_T 559 [(1,0)] D [] [] [] [] []
MERGE 560 [(1,0),(0,0)] D [] [562] [] [] [((0,0),(1,0))]
DISCARD 561 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 562 [(0,0)] HALF_D_PLUS_2 [560] [] [] [] []
IDLE 563 [(0,0)] 19 [] [] [] [] []
INJECT_T 564 [(0,1)] D [] [] [] [] []
MERGE 565 [(0,1),(0,0)] D [] [567] [] [] [((0,0),(0,1))]
DISCARD 566 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 567 [(0,0)] HALF_D_PLUS_2 [565] [] [] [] []
IDLE 568 [(0,0)] 34 [] [] [] [] []
INJECT_T 569 [(1,0)] D [] [] [] [] []
MERGE 570 [(1,0),(0,0)] D [] [572] [] [] [((0,0),(1,0))]
DISCARD 571 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 572 [(0,0)] HALF_D_PLUS_2 [570] [] [] [] []
IDLE 573 [(0,0)] 31 [] [] [] [] []
INJECT_T 574 [(0,1)] D [] [] [] [] []
MERGE 575 [(0,1),(0,0)] D [] [577] [] [] [((0,0),(0,1))]
DISCARD 576 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 577 [(0,0)] HALF_D_PLUS_2 [575] [] [] [] []
IDLE 578 [(0,0)] 18 [] [] [] [] []
INJECT_T 579 [(1,0)] D [] [] [] [] []
MERGE 580 [(1,0),(0,0)] D [] [582] [] [] [((0,0),(1,0))]
DISCARD 581 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 582 [(0,0)] HALF_D_PLUS_2 [580] [] [] [] []
IDLE 583 [(0,0)] 24 [] [] [] [] []
INJECT_T 584 [(0,1)] D [] [] [] [] []
MERGE 585 [(0,1),(0,0)] D [] [587] [] [] [((0,0),(0,1))]
DISCARD 586 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 587 [(0,0)] HALF_D_PLUS_2 [585] [] [] [] []
IDLE 588 [(0,0)] 15 [] [] [] [] []
INJECT_T 589 [(1,0)] D [] [] [] [] []
MERGE 590 [(1,0),(0,0)] D [] [592] [] [] [((0,0),(1,0))]
DISCARD 591 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 592 [(0,0)] HALF_D_PLUS_2 [590] [] [] [] []
IDLE 593 [(0,0)] 19 [] [] [] [] []
INJECT_T 594 [(0,1)] D [] [] [] [] []
MERGE 595 [(0,1),(0,0)] D [] [597] [] [] [((0,0),(0,1))]
DISCARD 596 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 597 [(0,0)] HALF_D_PLUS_2 [595] [] [] [] []
IDLE 598 [(0,0)] 1 [] [] [] [] []
INJECT_T 599 [(1,0)] D [] [] [] [] []
MERGE 600 [(1,0),(0,0)] D [] [602] [] [] [((0,0),(1,0))]
DISCARD 601 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 602 [(0,0)] HALF_D_PLUS_2 [600] [] [] [] []
IDLE 603 [(0,0)] 11 [] [] [] [] []
INJECT_T 604 [(0,1)] D [] [] [] [] []
MERGE 605 [(0,1),(0,0)] D [] [607] [] [] [((0,0),(0,1))]
DISCARD 606 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 607 [(0,0)] HALF_D_PLUS_2 [605] [] [] [] []
IDLE 608 [(0,0)] 31 [] [] [] [] []
INJECT_T 609 [(1,0)] D [] [] [] [] []
MERGE 610 [(1,0),(0,0)] D [] [612] [] [] [((0,0),(1,0))]
DISCARD 611 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 612 [(0,0)] HALF_D_PLUS_2 [610] [] [] [] []
IDLE 613 [(0,0)] 37 [] [] [] [] []
INJECT_T 614 [(0,1)] D [] [] [] [] []
MERGE 615 [(0,1),(0,0)] D [] [617] [] [] [((0,0),(0,1))]
DISCARD 616 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 617 [(0,0)] HALF_D_PLUS_2 [615] [] [] [] []
IDLE 618 [(0,0)] 34 [] [] [] [] []
INJECT_T 619 [(1,0)] D [] [] [] [] []
MERGE 620 [(1,0),(0,0)] D [] [622] [] [] [((0,0),(1,0))]
DISCARD 621 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 622 [(0,0)] HALF_D_PLUS_2 [620] [] [] [] []
IDLE 623 [(0,0)] 2 [] [] [] [] []
INJECT_T 624 [(0,1)] D [] [] [] [] []
MERGE 625 [(0,1),(0,0)] D [] [627] [] [] [((0,0),(0,1))]
DISCARD 626 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 627 [(0,0)] HALF_D_PLUS_2 [625] [] [] [] []
IDLE 628 [(0,0)] 6 [] [] [] [] []
INJECT_T 629 [(1,0)] D [] [] [] [] []
MERGE 630 [(1,0),(0,0)] D [] [632] [] [] [((0,0),(1,0))]
DISCARD 631 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 632 [(0,0)] HALF_D_PLUS_2 [630] [] [] [] []
IDLE 633 [(0,0)] 35 [] [] [] [] []
INJECT_T 634 [(0,1)] D [] [] [] [] []
MERGE 635 [(0,1),(0,0)] D [] [637] [] [] [((0,0),(0,1))]
DISCARD 636 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 637 [(0,0)] HALF_D_PLUS_2 [635] [] [] [] []
IDLE 638 [(0,0)] 28 [] [] [] [] []
INJECT_T 639 [(1,0)] D [] [] [] [] []
MERGE 640 [(1,0),(0,0)] D [] [642] [] [] [((0,0),(1,0))]
DISCARD 641 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 642 [(0,0)] HALF_D_PLUS_2 [640] [] [] [] []
IDLE 643 [(0,0)] 37 [] [] [] [] []
INJECT_T 644 [(0,1)] D [] [] [] [] []
MERGE 645 [(0,1),(0,0)] D [] [647] [] [] [((0,0),(0,1))]
DISCARD 646 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 647 [(0,0)] HALF_D_PLUS_2 [645] [] [] [] []
IDLE 648 [(0,0)] 19 [] [] [] [] []
INJECT_T 649 [(1,0)] D [] [] [] [] []
MERGE 650 [(1,0),(0,0)] D [] [652] [] [] [((0,0),(1,0))]
DISCARD 651 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 652 [(0,0)] HALF_D_PLUS_2 [650] [] [] [] []
IDLE 653 [(0,0)] 18 [] [] [] [] []
INJECT_T 654 [(0,1)] D [] [] [] [] []
MERGE 655 [(0,1),(0,0)] D [] [657] [] [] [((0,0),(0,1))]
DISCARD 656 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 657 [(0,0)] HALF_D_PLUS_2 [655] [] [] [] []
IDLE 658 [(0,0)] 10 [] [] [] [] []
INJECT_T 659 [(1,0)] D [] [] [] [] []
MERGE 660 [(1,0),(0,0)] D [] [662] [] [] [((0,0),(1,0))]
DISCARD 661 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 662 [(0,0)] HALF_D_PLUS_2 [660] [] [] [] []
IDLE 663 [(0,0)] 35 [] [] [] [] []
INJECT_T 664 [(0,1)] D [] [] [] [] []
MERGE 665 [(0,1),(0,0)] D [] [667] [] [] [((0,0),(0,1))]
DISCARD 666 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 667 [(0,0)] HALF_D_PLUS_2 [665] [] [] [] []
IDLE 668 [(0,0)] 6 [] [] [] [] []
INJECT_T 669 [(1,0)] D [] [] [] [] []
MERGE 670 [(1,0),(0,0)] D [] [672] [] [] [((0,0),(1,0))]
DISCARD 671 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 672 [(0,0)] HALF_D_PLUS_2 [670] [] [] [] []
IDLE 673 [(0,0)] 14 [] [] [] [] []
INJECT_T 674 [(0,1)] D [] [] [] [] []
MERGE 675 [(0,1),(0,0)] D [] [677] [] [] [((0,0),(0,1))]
DISCARD 676 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 677 [(0,0)] HALF_D_PLUS_2 [675] [] [] [] []
IDLE 678 [(0,0)] 2 [] [] [] [] []
INJECT_T 679 [(1,0)] D [] [] [] [] []
MERGE 680 [(1,0),(0,0)] D [] [682] [] [] [((0,0),(1,0))]
DISCARD 681 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 682 [(0,0)] HALF_D_PLUS_2 [680] [] [] [] []
IDLE 683 [(0,0)] 22 [] [] [] [] []
INJECT_T 684 [(0,1)] D [] [] [] [] []
MERGE 685 [(0,1),(0,0)] D [] [687] [] [] [((0,0),(0,1))]
DISCARD 686 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 687 [(0,0)] HALF_D_PLUS_2 [685] [] [] [] []
IDLE 688 [(0,0)] 26 [] [] [] [] []
INJECT_T 689 [(1,0)] D [] [] [] [] []
MERGE 690 [(1,0),(0,0)] D [] [692] [] [] [((0,0),(1,0))]
DISCARD 691 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 692 [(0,0)] HALF_D_PLUS_2 [690] [] [] [] []
IDLE 693 [(0,0)] 23 [] [] [] [] []
INJECT_T 694 [(0,1)] D [] [] [] [] []
MERGE 695 [(0,1),(0,0)] D [] [697] [] [] [((0,0),(0,1))]
DISCARD 696 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 697 [(0,0)] HALF_D_PLUS_2 [695] [] [] [] []
IDLE 698 [(0,0)] 23 [] [] [] [] []
INJECT_T 699 [(1,0)] D [] [] [] [] []
MERGE 700 [(1,0),(0,0)] D [] [702] [] [] [((0,0),(1,0))]
DISCARD 701 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 702 [(0,0)] HALF_D_PLUS_2 [700] [] [] [] []
IDLE 703 [(0,0)] 8 [] [] [] [] []
INJECT_T 704 [(0,1)] D [] [] [] [] []
MERGE 705 [(0,1),(0,0)] D [] [707] [] [] [((0,0),(0,1))]
DISCARD 706 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 707 [(0,0)] HALF_D_PLUS_2 [705] [] [] [] []
IDLE 708 [(0,0)] 16 [] [] [] [] []
INJECT_T 709 [(1,0)] D [] [] [] [] []
MERGE 710 [(1,0),(0,0)] D [] [712] [] [] [((0,0),(1,0))]
DISCARD 711 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 712 [(0,0)] HALF_D_PLUS_2 [710] [] [] [] []
IDLE 713 [(0,0)] 14 [] [] [] [] []
INJECT_T 714 [(0,1)] D [] [] [] [] []
MERGE 715 [(0,1),(0,0)] D [] [717] [] [] [((0,0),(0,1))]
DISCARD 716 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 717 [(0,0)] HALF_D_PLUS_2 [715] [] [] [] []
IDLE 718 [(0,0)] 29 [] [] [] [] []
INJECT_T 719 [(1,0)] D [] [] [] [] []
MERGE 720 [(1,0),(0,0)] D [] [722] [] [] [((0,0),(1,0))]
DISCARD 721 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 722 [(0,0)] HALF_D_PLUS_2 [720] [] [] [] []
IDLE 723 [(0,0)] 11 [] [] [] [] []
INJECT_T 724 [(0,1)] D [] [] [] [] []
MERGE 725 [(0,1),(0,0)] D [] [727] [] [] [((0,0),(0,1))]
DISCARD 726 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 727 [(0,0)] HALF_D_PLUS_2 [725] [] [] [] []
IDLE 728 [(0,0)] 26 [] [] [] [] []
INJECT_T 729 [(1,0)] D [] [] [] [] []
MERGE 730 [(1,0),(0,0)] D [] [732] [] [] [((0,0),(1,0))]
DISCARD 731 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 732 [(0,0)] HALF_D_PLUS_2 [730] [] [] [] []
IDLE 733 [(0,0)] 19 [] [] [] [] []
INJECT_T 734 [(0,1)] D [] [] [] [] []
MERGE 735 [(0,1),(0,0)] D [] [737] [] [] [((0,0),(0,1))]
DISCARD 736 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 737 [(0,0)] HALF_D_PLUS_2 [735] [] [] [] []
IDLE 738 [(0,0)] 41 [] [] [] [] []
INJECT_T 739 [(1,0)] D [] [] [] [] []
MERGE 740 [(1,0),(0,0)] D [] [742] [] [] [((0,0),(1,0))]
DISCARD 741 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 742 [(0,0)] HALF_D_PLUS_2 [740] [] [] [] []
IDLE 743 [(0,0)] 29 [] [] [] [] []
INJECT_T 744 [(0,1)] D [] [] [] [] []
MERGE 745 [(0,1),(0,0)] D [] [747] [] [] [((0,0),(0,1))]
DISCARD 746 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 747 [(0,0)] HALF_D_PLUS_2 [745] [] [] [] []
IDLE 748 [(0,0)] 7 [] [] [] [] []
INJECT_T 749 [(1,0)] D [] [] [] [] []
MERGE 750 [(1,0),(0,0)] D [] [752] [] [] [((0,0),(1,0))]
DISCARD 751 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 752 [(0,0)] HALF_D_PLUS_2 [750] [] [] [] []
IDLE 753 [(0,0)] 29 [] [] [] [] []
INJECT_T 754 [(0,1)] D [] [] [] [] []
MERGE 755 [(0,1),(0,0)] D [] [757] [] [] [((0,0),(0,1))]
DISCARD 756 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 757 [(0,0)] HALF_D_PLUS_2 [755] [] [] [] []
IDLE 758 [(0,0)] 13 [] [] [] [] []
INJECT_T 759 [(1,0)] D [] [] [] [] []
MERGE 760 [(1,0),(0,0)] D [] [762] [] [] [((0,0),(1,0))]
DISCARD 761 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 762 [(0,0)] HALF_D_PLUS_2 [760] [] [] [] []
IDLE 763 [(0,0)] 22 [] [] [] [] []
INJECT_T 764 [(0,1)] D [] [] [] [] []
MERGE 765 [(0,1),(0,0)] D [] [767] [] [] [((0,0),(0,1))]
DISCARD 766 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 767 [(0,0)] HALF_D_PLUS_2 [765] [] [] [] []
IDLE 768 [(0,0)] 9 [] [] [] [] []
INJECT_T 769 [(1,0)] D [] [] [] [] []
MERGE 770 [(1,0),(0,0)] D [] [772] [] [] [((0,0),(1,0))]
DISCARD 771 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 772 [(0,0)] HALF_D_PLUS_2 [770] [] [] [] []
IDLE 773 [(0,0)] 19 [] [] [] [] []
INJECT_T 774 [(0,1)] D [] [] [] [] []
MERGE 775 [(0,1),(0,0)] D [] [777] [] [] [((0,0),(0,1))]
DISCARD 776 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 777 [(0,0)] HALF_D_PLUS_2 [775] [] [] [] []
IDLE 778 [(0,0)] 2 [] [] [] [] []
INJECT_T 779 [(1,0)] D [] [] [] [] []
MERGE 780 [(1,0),(0,0)] D [] [782] [] [] [((0,0),(1,0))]
DISCARD 781 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 782 [(0,0)] HALF_D_PLUS_2 [780] [] [] [] []
IDLE 783 [(0,0)] 21 [] [] [] [] []
INJECT_T 784 [(0,1)] D [] [] [] [] []
MERGE 785 [(0,1),(0,0)] D [] [787] [] [] [((0,0),(0,1))]
DISCARD 786 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 787 [(0,0)] HALF_D_PLUS_2 [785] [] [] [] []
IDLE 788 [(0,0)] 22 [] [] [] [] []
INJECT_T 789 [(1,0)] D [] [] [] [] []
MERGE 790 [(1,0),(0,0)] D [] [792] [] [] [((0,0),(1,0))]
DISCARD 791 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 792 [(0,0)] HALF_D_PLUS_2 [790] [] [] [] []
IDLE 793 [(0,0)] 13 [] [] [] [] []
INJECT_T 794 [(0,1)] D [] [] [] [] []
MERGE 795 [(0,1),(0,0)] D [] [797] [] [] [((0,0),(0,1))]
DISCARD 796 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 797 [(0,0)] HALF_D_PLUS_2 [795] [] [] [] []
IDLE 798 [(0,0)] 21 [] [] [] [] []
INJECT_T 799 [(1,0)] D [] [] [] [] []
MERGE 800 [(1,0),(0,0)] D [] [802] [] [] [((0,0),(1,0))]
DISCARD 801 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 802 [(0,0)] HALF_D_PLUS_2 [800] [] [] [] []
IDLE 803 [(0,0)] 7 [] [] [] [] []
INJECT_T 804 [(0,1)] D [] [] [] [] []
MERGE 805 [(0,1),(0,0)] D [] [807] [] [] [((0,0),(0,1))]
DISCARD 806 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 807 [(0,0)] HALF_D_PLUS_2 [805] [] [] [] []
IDLE 808 [(0,0)] 39 [] [] [] [] []
INJECT_T 809 [(1,0)] D [] [] [] [] []
MERGE 810 [(1,0),(0,0)] D [] [812] [] [] [((0,0),(1,0))]
DISCARD 811 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 812 [(0,0)] HALF_D_PLUS_2 [810] [] [] [] []
IDLE 813 [(0,0)] 12 [] [] [] [] []
INJECT_T 814 [(0,1)] D [] [] [] [] []
MERGE 815 [(0,1),(0,0)] D [] [817] [] [] [((0,0),(0,1))]
DISCARD 816 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 817 [(0,0)] HALF_D_PLUS_2 [815] [] [] [] []
IDLE 818 [(0,0)] 34 [] [] [] [] []
INJECT_T 819 [(1,0)] D [] [] [] [] []
MERGE 820 [(1,0),(0,0)] D [] [822] [] [] [((0,0),(1,0))]
DISCARD 821 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 822 [(0,0)] HALF_D_PLUS_2 [820] [] [] [] []
IDLE 823 [(0,0)] 27 [] [] [] [] []
INJECT_T 824 [(0,1)] D [] [] [] [] []
MERGE 825 [(0,1),(0,0)] D [] [827] [] [] [((0,0),(0,1))]
DISCARD 826 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 827 [(0,0)] HALF_D_PLUS_2 [825] [] [] [] []
IDLE 828 [(0,0)] 30 [] [] [] [] []
INJECT_T 829 [(1,0)] D [] [] [] [] []
MERGE 830 [(1,0),(0,0)] D [] [832] [] [] [((0,0),(1,0))]
DISCARD 831 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 832 [(0,0)] HALF_D_PLUS_2 [830] [] [] [] []
IDLE 833 [(0,0)] 2 [] [] [] [] []
INJECT_T 834 [(0,1)] D [] [] [] [] []
MERGE 835 [(0,1),(0,0)] D [] [837] [] [] [((0,0),(0,1))]
DISCARD 836 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 837 [(0,0)] HALF_D_PLUS_2 [835] [] [] [] []
IDLE 838 [(0,0)] 31 [] [] [] [] []
INJECT_T 839 [(1,0)] D [] [] [] [] []
MERGE 840 [(1,0),(0,0)] D [] [842] [] [] [((0,0),(1,0))]
DISCARD 841 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 842 [(0,0)] HALF_D_PLUS_2 [840] [] [] [] []
IDLE 843 [(0,0)] 27 [] [] [] [] []
INJECT_T 844 [(0,1)] D [] [] [] [] []
MERGE 845 [(0,1),(0,0)] D [] [847] [] [] [((0,0),(0,1))]
DISCARD 846 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 847 [(0,0)] HALF_D_PLUS_2 [845] [] [] [] []
IDLE 848 [(0,0)] 3 [] [] [] [] []
INJECT_T 849 [(1,0)] D [] [] [] [] []
MERGE 850 [(1,0),(0,0)] D [] [852] [] [] [((0,0),(1,0))]
DISCARD 851 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 852 [(0,0)] HALF_D_PLUS_2 [850] [] [] [] []
IDLE 853 [(0,0)] 11 [] [] [] [] []
INJECT_T 854 [(0,1)] D [] [] [] [] []
MERGE 855 [(0,1),(0,0)] D [] [857] [] [] [((0,0),(0,1))]
DISCARD 856 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 857 [(0,0)] HALF_D_PLUS_2 [855] [] [] [] []
IDLE 858 [(0,0)] 38 [] [] [] [] []
INJECT_T 859 [(1,0)] D [] [] [] [] []
MERGE 860 [(1,0),(0,0)] D [] [862] [] [] [((0,0),(1,0))]
DISCARD 861 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 862 [(0,0)] HALF_D_PLUS_2 [860] [] [] [] []
IDLE 863 [(0,0)] 7 [] [] [] [] []
INJECT_T 864 [(0,1)] D [] [] [] [] []
MERGE 865 [(0,1),(0,0)] D [] [867] [] [] [((0,0),(0,1))]
DISCARD 866 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 867 [(0,0)] HALF_D_PLUS_2 [865] [] [] [] []
IDLE 868 [(0,0)] 35 [] [] [] [] []
INJECT_T 869 [(1,0)] D [] [] [] [] []
MERGE 870 [(1,0),(0,0)] D [] [872] [] [] [((0,0),(1,0))]
DISCARD 871 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 872 [(0,0)] HALF_D_PLUS_2 [870] [] [] [] []
IDLE 873 [(0,0)] 21 [] [] [] [] []
INJECT_T 874 [(0,1)] D [] [] [] [] []
MERGE 875 [(0,1),(0,0)] D [] [877] [] [] [((0,0),(0,1))]
DISCARD 876 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 877 [(0,0)] HALF_D_PLUS_2 [875] [] [] [] []
IDLE 878 [(0,0)] 14 [] [] [] [] []
INJECT_T 879 [(1,0)] D [] [] [] [] []
MERGE 880 [(1,0),(0,0)] D [] [882] [] [] [((0,0),(1,0))]
DISCARD 881 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 882 [(0,0)] HALF_D_PLUS_2 [880] [] [] [] []
IDLE 883 [(0,0)] 15 [] [] [] [] []
INJECT_T 884 [(0,1)] D [] [] [] [] []
MERGE 885 [(0,1),(0,0)] D [] [887] [] [] [((0,0),(0,1))]
DISCARD 886 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 887 [(0,0)] HALF_D_PLUS_2 [885] [] [] [] []
IDLE 888 [(0,0)] 3 [] [] [] [] []
INJECT_T 889 [(1,0)] D [] [] [] [] []
MERGE 890 [(1,0),(0,0)] D [] [892] [] [] [((0,0),(1,0))]
DISCARD 891 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 892 [(0,0)] HALF_D_PLUS_2 [890] [] [] [] []
IDLE 893 [(0,0)] 4 [] [] [] [] []
INJECT_T 894 [(0,1)] D [] [] [] [] []
MERGE 895 [(0,1),(0,0)] D [] [897] [] [] [((0,0),(0,1))]
DISCARD 896 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 897 [(0,0)] HALF_D_PLUS_2 [895] [] [] [] []
IDLE 898 [(0,0)] 35 [] [] [] [] []
INJECT_T 899 [(1,0)] D [] [] [] [] []
MERGE 900 [(1,0),(0,0)] D [] [902] [] [] [((0,0),(1,0))]
DISCARD 901 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 902 [(0,0)] HALF_D_PLUS_2 [900] [] [] [] []
IDLE 903 [(0,0)] 30 [] [] [] [] []
INJECT_T 904 [(0,1)] D [] [] [] [] []
MERGE 905 [(0,1),(0,0)] D [] [907] [] [] [((0,0),(0,1))]
DISCARD 906 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 907 [(0,0)] HALF_D_PLUS_2 [905] [] [] [] []
IDLE 908 [(0,0)] 5 [] [] [] [] []
INJECT_T 909 [(1,0)] D [] [] [] [] []
MERGE 910 [(1,0),(0,0)] D [] [912] [] [] [((0,0),(1,0))]
DISCARD 911 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 912 [(0,0)] HALF_D_PLUS_2 [910] [] [] [] []
IDLE 913 [(0,0)] 34 [] [] [] [] []
INJECT_T 914 [(0,1)] D [] [] [] [] []
MERGE 915 [(0,1),(0,0)] D [] [917] [] [] [((0,0),(0,1))]
DISCARD 916 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 917 [(0,0)] HALF_D_PLUS_2 [915] [] [] [] []
IDLE 918 [(0,0)] 33 [] [] [] [] []
INJECT_T 919 [(1,0)] D [] [] [] [] []
MERGE 920 [(1,0),(0,0)] D [] [922] [] [] [((0,0),(1,0))]
DISCARD 921 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 922 [(0,0)] HALF_D_PLUS_2 [920] [] [] [] []
IDLE 923 [(0,0)] 1 [] [] [] [] []
INJECT_T 924 [(0,1)] D [] [] [] [] []
MERGE 925 [(0,1),(0,0)] D [] [927] [] [] [((0,0),(0,1))]
DISCARD 926 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 927 [(0,0)] HALF_D_PLUS_2 [925] [] [] [] []
IDLE 928 [(0,0)] 38 [] [] [] [] []
INJECT_T 929 [(1,0)] D [] [] [] [] []
MERGE 930 [(1,0),(0,0)] D [] [932] [] [] [((0,0),(1,0))]
DISCARD 931 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 932 [(0,0)] HALF_D_PLUS_2 [930] [] [] [] []
IDLE 933 [(0,0)] 26 [] [] [] [] []
INJECT_T 934 [(0,1)] D [] [] [] [] []
MERGE 935 [(0,1),(0,0)] D [] [937] [] [] [((0,0),(0,1))]
DISCARD 936 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 937 [(0,0)] HALF_D_PLUS_2 [935] [] [] [] []
IDLE 938 [(0,0)] 26 [] [] [] [] []
INJECT_T 939 [(1,0)] D [] [] [] [] []
MERGE 940 [(1,0),(0,0)] D [] [942] [] [] [((0,0),(1,0))]
DISCARD 941 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 942 [(0,0)] HALF_D_PLUS_2 [940] [] [] [] []
IDLE 943 [(0,0)] 10 [] [] [] [] []
INJECT_T 944 [(0,1)] D [] [] [] [] []
MERGE 945 [(0,1),(0,0)] D [] [947] [] [] [((0,0),(0,1))]
DISCARD 946 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 947 [(0,0)] HALF_D_PLUS_2 [945] [] [] [] []
IDLE 948 [(0,0)] 33 [] [] [] [] []
INJECT_T 949 [(1,0)] D [] [] [] [] []
MERGE 950 [(1,0),(0,0)] D [] [952] [] [] [((0,0),(1,0))]
DISCARD 951 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 952 [(0,0)] HALF_D_PLUS_2 [950] [] [] [] []
IDLE 953 [(0,0)] 18 [] [] [] [] []
INJECT_T 954 [(0,1)] D [] [] [] [] []
MERGE 955 [(0,1),(0,0)] D [] [957] [] [] [((0,0),(0,1))]
DISCARD 956 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 957 [(0,0)] HALF_D_PLUS_2 [955] [] [] [] []
IDLE 958 [(0,0)] 33 [] [] [] [] []
INJECT_T 959 [(1,0)] D [] [] [] [] []
MERGE 960 [(1,0),(0,0)] D [] [962] [] [] [((0,0),(1,0))]
DISCARD 961 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 962 [(0,0)] HALF_D_PLUS_2 [960] [] [] [] []
IDLE 963 [(0,0)] 33 [] [] [] [] []
INJECT_T 964 [(0,1)] D [] [] [] [] []
MERGE 965 [(0,1),(0,0)] D [] [967] [] [] [((0,0),(0,1))]
DISCARD 966 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 967 [(0,0)] HALF_D_PLUS_2 [965] [] [] [] []
IDLE 968 [(0,0)] 25 [] [] [] [] []
INJECT_T 969 [(1,0)] D [] [] [] [] []
MERGE 970 [(1,0),(0,0)] D [] [972] [] [] [((0,0),(1,0))]
DISCARD 971 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 972 [(0,0)] HALF_D_PLUS_2 [970] [] [] [] []
IDLE 973 [(0,0)] 22 [] [] [] [] []
INJECT_T 974 [(0,1)] D [] [] [] [] []
MERGE 975 [(0,1),(0,0)] D [] [977] [] [] [((0,0),(0,1))]
DISCARD 976 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 977 [(0,0)] HALF_D_PLUS_2 [975] [] [] [] []
IDLE 978 [(0,0)] 20 [] [] [] [] []
INJECT_T 979 [(1,0)] D [] [] [] [] []
MERGE 980 [(1,0),(0,0)] D [] [982] [] [] [((0,0),(1,0))]
DISCARD 981 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 982 [(0,0)] HALF_D_PLUS_2 [980] [] [] [] []
INJECT_T 983 [(0,1)] D [] [] [] [] []
MERGE 984 [(0,1),(0,0)] D [] [986] [] [] [((0,0),(0,1))]
DISCARD 985 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 986 [(0,0)] HALF_D_PLUS_2 [984] [] [] [] []
IDLE 987 [(0,0)] 26 [] [] [] [] []
INJECT_T 988 [(1,0)] D [] [] [] [] []
MERGE 989 [(1,0),(0,0)] D [] [991] [] [] [((0,0),(1,0))]
DISCARD 990 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 991 [(0,0)] HALF_D_PLUS_2 [989] [] [] [] []
INJECT_T 992 [(0,1)] D [] [] [] [] []
MERGE 993 [(0,1),(0,0)] D [] [995] [] [] [((0,0),(0,1))]
DISCARD 994 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 995 [(0,0)] HALF_D_PLUS_2 [993] [] [] [] []
IDLE 996 [(0,0)] 36 [] [] [] [] []
INJECT_T 997 [(1,0)] D [] [] [] [] []
MERGE 998 [(1,0),(0,0)] D [] [1000] [] [] [((0,0),(1,0))]
DISCARD 999 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1000 [(0,0)] HALF_D_PLUS_2 [998] [] [] [] []
IDLE 1001 [(0,0)] 16 [] [] [] [] []
INJECT_T 1002 [(0,1)] D [] [] [] [] []
MERGE 1003 [(0,1),(0,0)] D [] [1005] [] [] [((0,0),(0,1))]
DISCARD 1004 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1005 [(0,0)] HALF_D_PLUS_2 [1003] [] [] [] []
IDLE 1006 [(0,0)] 27 [] [] [] [] []
INJECT_T 1007 [(1,0)] D [] [] [] [] []
MERGE 1008 [(1,0),(0,0)] D [] [1010] [] [] [((0,0),(1,0))]
DISCARD 1009 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1010 [(0,0)] HALF_D_PLUS_2 [1008] [] [] [] []
IDLE 1011 [(0,0)] 38 [] [] [] [] []
INJECT_T 1012 [(0,1)] D [] [] [] [] []
MERGE 1013 [(0,1),(0,0)] D [] [1015] [] [] [((0,0),(0,1))]
DISCARD 1014 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1015 [(0,0)] HALF_D_PLUS_2 [1013] [] [] [] []
IDLE 1016 [(0,0)] 38 [] [] [] [] []
INJECT_T 1017 [(1,0)] D [] [] [] [] []
MERGE 1018 [(1,0),(0,0)] D [] [1020] [] [] [((0,0),(1,0))]
DISCARD 1019 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1020 [(0,0)] HALF_D_PLUS_2 [1018] [] [] [] []
IDLE 1021 [(0,0)] 9 [] [] [] [] []
INJECT_T 1022 [(0,1)] D [] [] [] [] []
MERGE 1023 [(0,1),(0,0)] D [] [1025] [] [] [((0,0),(0,1))]
DISCARD 1024 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1025 [(0,0)] HALF_D_PLUS_2 [1023] [] [] [] []
IDLE 1026 [(0,0)] 13 [] [] [] [] []
INJECT_T 1027 [(1,0)] D [] [] [] [] []
MERGE 1028 [(1,0),(0,0)] D [] [1030] [] [] [((0,0),(1,0))]
DISCARD 1029 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1030 [(0,0)] HALF_D_PLUS_2 [1028] [] [] [] []
IDLE 1031 [(0,0)] 19 [] [] [] [] []
INJECT_T 1032 [(0,1)] D [] [] [] [] []
MERGE 1033 [(0,1),(0,0)] D [] [1035] [] [] [((0,0),(0,1))]
DISCARD 1034 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1035 [(0,0)] HALF_D_PLUS_2 [1033] [] [] [] []
IDLE 1036 [(0,0)] 17 [] [] [] [] []
INJECT_T 1037 [(1,0)] D [] [] [] [] []
MERGE 1038 [(1,0),(0,0)] D [] [1040] [] [] [((0,0),(1,0))]
DISCARD 1039 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1040 [(0,0)] HALF_D_PLUS_2 [1038] [] [] [] []
IDLE 1041 [(0,0)] 6 [] [] [] [] []
INJECT_T 1042 [(0,1)] D [] [] [] [] []
MERGE 1043 [(0,1),(0,0)] D [] [1045] [] [] [((0,0),(0,1))]
DISCARD 1044 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1045 [(0,0)] HALF_D_PLUS_2 [1043] [] [] [] []
IDLE 1046 [(0,0)] 6 [] [] [] [] []
INJECT_T 1047 [(1,0)] D [] [] [] [] []
MERGE 1048 [(1,0),(0,0)] D [] [1050] [] [] [((0,0),(1,0))]
DISCARD 1049 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1050 [(0,0)] HALF_D_PLUS_2 [1048] [] [] [] []
IDLE 1051 [(0,0)] 34 [] [] [] [] []
INJECT_T 1052 [(0,1)] D [] [] [] [] []
MERGE 1053 [(0,1),(0,0)] D [] [1055] [] [] [((0,0),(0,1))]
DISCARD 1054 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1055 [(0,0)] HALF_D_PLUS_2 [1053] [] [] [] []
IDLE 1056 [(0,0)] 8 [] [] [] [] []
INJECT_T 1057 [(1,0)] D [] [] [] [] []
MERGE 1058 [(1,0),(0,0)] D [] [1060] [] [] [((0,0),(1,0))]
DISCARD 1059 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1060 [(0,0)] HALF_D_PLUS_2 [1058] [] [] [] []
IDLE 1061 [(0,0)] 16 [] [] [] [] []
INJECT_T 1062 [(0,1)] D [] [] [] [] []
MERGE 1063 [(0,1),(0,0)] D [] [1065] [] [] [((0,0),(0,1))]
DISCARD 1064 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1065 [(0,0)] HALF_D_PLUS_2 [1063] [] [] [] []
IDLE 1066 [(0,0)] 37 [] [] [] [] []
INJECT_T 1067 [(1,0)] D [] [] [] [] []
MERGE 1068 [(1,0),(0,0)] D [] [1070] [] [] [((0,0),(1,0))]
DISCARD 1069 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1070 [(0,0)] HALF_D_PLUS_2 [1068] [] [] [] []
IDLE 1071 [(0,0)] 15 [] [] [] [] []
INJECT_T 1072 [(0,1)] D [] [] [] [] []
MERGE 1073 [(0,1),(0,0)] D [] [1075] [] [] [((0,0),(0,1))]
DISCARD 1074 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1075 [(0,0)] HALF_D_PLUS_2 [1073] [] [] [] []
IDLE 1076 [(0,0)] 14 [] [] [] [] []
INJECT_T 1077 [(1,0)] D [] [] [] [] []
MERGE 1078 [(1,0),(0,0)] D [] [1080] [] [] [((0,0),(1,0))]
DISCARD 1079 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1080 [(0,0)] HALF_D_PLUS_2 [1078] [] [] [] []
IDLE 1081 [(0,0)] 11 [] [] [] [] []
INJECT_T 1082 [(0,1)] D [] [] [] [] []
MERGE 1083 [(0,1),(0,0)] D [] [1085] [] [] [((0,0),(0,1))]
DISCARD 1084 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1085 [(0,0)] HALF_D_PLUS_2 [1083] [] [] [] []
IDLE 1086 [(0,0)] 40 [] [] [] [] []
INJECT_T 1087 [(1,0)] D [] [] [] [] []
MERGE 1088 [(1,0),(0,0)] D [] [1090] [] [] [((0,0),(1,0))]
DISCARD 1089 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1090 [(0,0)] HALF_D_PLUS_2 [1088] [] [] [] []
IDLE 1091 [(0,0)] 35 [] [] [] [] []
INJECT_T 1092 [(0,1)] D [] [] [] [] []
MERGE 1093 [(0,1),(0,0)] D [] [1095] [] [] [((0,0),(0,1))]
DISCARD 1094 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1095 [(0,0)] HALF_D_PLUS_2 [1093] [] [] [] []
IDLE 1096 [(0,0)] 34 [] [] [] [] []
INJECT_T 1097 [(1,0)] D [] [] [] [] []
MERGE 1098 [(1,0),(0,0)] D [] [1100] [] [] [((0,0),(1,0))]
DISCARD 1099 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1100 [(0,0)] HALF_D_PLUS_2 [1098] [] [] [] []
IDLE 1101 [(0,0)] 18 [] [] [] [] []
INJECT_T 1102 [(0,1)] D [] [] [] [] []
MERGE 1103 [(0,1),(0,0)] D [] [1105] [] [] [((0,0),(0,1))]
DISCARD 1104 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1105 [(0,0)] HALF_D_PLUS_2 [1103] [] [] [] []
IDLE 1106 [(0,0)] 17 [] [] [] [] []
INJECT_T 1107 [(1,0)] D [] [] [] [] []
MERGE 1108 [(1,0),(0,0)] D [] [1110] [] [] [((0,0),(1,0))]
DISCARD 1109 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1110 [(0,0)] HALF_D_PLUS_2 [1108] [] [] [] []
IDLE 1111 [(0,0)] 2 [] [] [] [] []
INJECT_T 1112 [(0,1)] D [] [] [] [] []
MERGE 1113 [(0,1),(0,0)] D [] [1115] [] [] [((0,0),(0,1))]
DISCARD 1114 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1115 [(0,0)] HALF_D_PLUS_2 [1113] [] [] [] []
IDLE 1116 [(0,0)] 13 [] [] [] [] []
INJECT_T 1117 [(1,0)] D [] [] [] [] []
MERGE 1118 [(1,0),(0,0)] D [] [1120] [] [] [((0,0),(1,0))]
DISCARD 1119 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1120 [(0,0)] HALF_D_PLUS_2 [1118] [] [] [] []
IDLE 1121 [(0,0)] 34 [] [] [] [] []
INJECT_T 1122 [(0,1)] D [] [] [] [] []
MERGE 1123 [(0,1),(0,0)] D [] [1125] [] [] [((0,0),(0,1))]
DISCARD 1124 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1125 [(0,0)] HALF_D_PLUS_2 [1123] [] [] [] []
IDLE 1126 [(0,0)] 37 [] [] [] [] []
INJECT_T 1127 [(1,0)] D [] [] [] [] []
MERGE 1128 [(1,0),(0,0)] D [] [1130] [] [] [((0,0),(1,0))]
DISCARD 1129 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1130 [(0,0)] HALF_D_PLUS_2 [1128] [] [] [] []
IDLE 1131 [(0,0)] 10 [] [] [] [] []
INJECT_T 1132 [(0,1)] D [] [] [] [] []
MERGE 1133 [(0,1),(0,0)] D [] [1135] [] [] [((0,0),(0,1))]
DISCARD 1134 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1135 [(0,0)] HALF_D_PLUS_2 [1133] [] [] [] []
IDLE 1136 [(0,0)] 5 [] [] [] [] []
INJECT_T 1137 [(1,0)] D [] [] [] [] []
MERGE 1138 [(1,0),(0,0)] D [] [1140] [] [] [((0,0),(1,0))]
DISCARD 1139 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1140 [(0,0)] HALF_D_PLUS_2 [1138] [] [] [] []
IDLE 1141 [(0,0)] 7 [] [] [] [] []
INJECT_T 1142 [(0,1)] D [] [] [] [] []
MERGE 1143 [(0,1),(0,0)] D [] [1145] [] [] [((0,0),(0,1))]
DISCARD 1144 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1145 [(0,0)] HALF_D_PLUS_2 [1143] [] [] [] []
IDLE 1146 [(0,0)] 28 [] [] [] [] []
INJECT_T 1147 [(1,0)] D [] [] [] [] []
MERGE 1148 [(1,0),(0,0)] D [] [1150] [] [] [((0,0),(1,0))]
DISCARD 1149 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1150 [(0,0)] HALF_D_PLUS_2 [1148] [] [] [] []
IDLE 1151 [(0,0)] 10 [] [] [] [] []
INJECT_T 1152 [(0,1)] D [] [] [] [] []
MERGE 1153 [(0,1),(0,0)] D [] [1155] [] [] [((0,0),(0,1))]
DISCARD 1154 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1155 [(0,0)] HALF_D_PLUS_2 [1153] [] [] [] []
IDLE 1156 [(0,0)] 17 [] [] [] [] []
INJECT_T 1157 [(1,0)] D [] [] [] [] []
MERGE 1158 [(1,0),(0,0)] D [] [1160] [] [] [((0,0),(1,0))]
DISCARD 1159 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1160 [(0,0)] HALF_D_PLUS_2 [1158] [] [] [] []
IDLE 1161 [(0,0)] 23 [] [] [] [] []
INJECT_T 1162 [(0,1)] D [] [] [] [] []
MERGE 1163 [(0,1),(0,0)] D [] [1165] [] [] [((0,0),(0,1))]
DISCARD 1164 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1165 [(0,0)] HALF_D_PLUS_2 [1163] [] [] [] []
IDLE 1166 [(0,0)] 37 [] [] [] [] []
INJECT_T 1167 [(1,0)] D [] [] [] [] []
MERGE 1168 [(1,0),(0,0)] D [] [1170] [] [] [((0,0),(1,0))]
DISCARD 1169 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1170 [(0,0)] HALF_D_PLUS_2 [1168] [] [] [] []
IDLE 1171 [(0,0)] 41 [] [] [] [] []
INJECT_T 1172 [(0,1)] D [] [] [] [] []
MERGE 1173 [(0,1),(0,0)] D [] [1175] [] [] [((0,0),(0,1))]
DISCARD 1174 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1175 [(0,0)] HALF_D_PLUS_2 [1173] [] [] [] []
IDLE 1176 [(0,0)] 5 [] [] [] [] []
INJECT_T 1177 [(1,0)] D [] [] [] [] []
MERGE 1178 [(1,0),(0,0)] D [] [1180] [] [] [((0,0),(1,0))]
DISCARD 1179 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1180 [(0,0)] HALF_D_PLUS_2 [1178] [] [] [] []
IDLE 1181 [(0,0)] 12 [] [] [] [] []
INJECT_T 1182 [(0,1)] D [] [] [] [] []
MERGE 1183 [(0,1),(0,0)] D [] [1185] [] [] [((0,0),(0,1))]
DISCARD 1184 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1185 [(0,0)] HALF_D_PLUS_2 [1183] [] [] [] []
IDLE 1186 [(0,0)] 23 [] [] [] [] []
INJECT_T 1187 [(1,0)] D [] [] [] [] []
MERGE 1188 [(1,0),(0,0)] D [] [1190] [] [] [((0,0),(1,0))]
DISCARD 1189 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1190 [(0,0)] HALF_D_PLUS_2 [1188] [] [] [] []
IDLE 1191 [(0,0)] 19 [] [] [] [] []
INJECT_T 1192 [(0,1)] D [] [] [] [] []
MERGE 1193 [(0,1),(0,0)] D [] [1195] [] [] [((0,0),(0,1))]
DISCARD 1194 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1195 [(0,0)] HALF_D_PLUS_2 [1193] [] [] [] []
IDLE 1196 [(0,0)] 2 [] [] [] [] []
INJECT_T 1197 [(1,0)] D [] [] [] [] []
MERGE 1198 [(1,0),(0,0)] D [] [1200] [] [] [((0,0),(1,0))]
DISCARD 1199 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1200 [(0,0)] HALF_D_PLUS_2 [1198] [] [] [] []
IDLE 1201 [(0,0)] 26 [] [] [] [] []
INJECT_T 1202 [(0,1)] D [] [] [] [] []
MERGE 1203 [(0,1),(0,0)] D [] [1205] [] [] [((0,0),(0,1))]
DISCARD 1204 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1205 [(0,0)] HALF_D_PLUS_2 [1203] [] [] [] []
IDLE 1206 [(0,0)] 28 [] [] [] [] []
INJECT_T 1207 [(1,0)] D [] [] [] [] []
MERGE 1208 [(1,0),(0,0)] D [] [1210] [] [] [((0,0),(1,0))]
DISCARD 1209 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1210 [(0,0)] HALF_D_PLUS_2 [1208] [] [] [] []
IDLE 1211 [(0,0)] 41 [] [] [] [] []
INJECT_T 1212 [(0,1)] D [] [] [] [] []
MERGE 1213 [(0,1),(0,0)] D [] [1215] [] [] [((0,0),(0,1))]
DISCARD 1214 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1215 [(0,0)] HALF_D_PLUS_2 [1213] [] [] [] []
IDLE 1216 [(0,0)] 41 [] [] [] [] []
INJECT_T 1217 [(1,0)] D [] [] [] [] []
MERGE 1218 [(1,0),(0,0)] D [] [1220] [] [] [((0,0),(1,0))]
DISCARD 1219 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1220 [(0,0)] HALF_D_PLUS_2 [1218] [] [] [] []
IDLE 1221 [(0,0)] 40 [] [] [] [] []
INJECT_T 1222 [(0,1)] D [] [] [] [] []
MERGE 1223 [(0,1),(0,0)] D [] [1225] [] [] [((0,0),(0,1))]
DISCARD 1224 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1225 [(0,0)] HALF_D_PLUS_2 [1223] [] [] [] []
IDLE 1226 [(0,0)] 11 [] [] [] [] []
INJECT_T 1227 [(1,0)] D [] [] [] [] []
MERGE 1228 [(1,0),(0,0)] D [] [1230] [] [] [((0,0),(1,0))]
DISCARD 1229 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1230 [(0,0)] HALF_D_PLUS_2 [1228] [] [] [] []
IDLE 1231 [(0,0)] 17 [] [] [] [] []
INJECT_T 1232 [(0,1)] D [] [] [] [] []
MERGE 1233 [(0,1),(0,0)] D [] [1235] [] [] [((0,0),(0,1))]
DISCARD 1234 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1235 [(0,0)] HALF_D_PLUS_2 [1233] [] [] [] []
IDLE 1236 [(0,0)] 13 [] [] [] [] []
INJECT_T 1237 [(1,0)] D [] [] [] [] []
MERGE 1238 [(1,0),(0,0)] D [] [1240] [] [] [((0,0),(1,0))]
DISCARD 1239 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1240 [(0,0)] HALF_D_PLUS_2 [1238] [] [] [] []
IDLE 1241 [(0,0)] 16 [] [] [] [] []
INJECT_T 1242 [(0,1)] D [] [] [] [] []
MERGE 1243 [(0,1),(0,0)] D [] [1245] [] [] [((0,0),(0,1))]
DISCARD 1244 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1245 [(0,0)] HALF_D_PLUS_2 [1243] [] [] [] []
IDLE 1246 [(0,0)] 16 [] [] [] [] []
INJECT_T 1247 [(1,0)] D [] [] [] [] []
MERGE 1248 [(1,0),(0,0)] D [] [1250] [] [] [((0,0),(1,0))]
DISCARD 1249 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1250 [(0,0)] HALF_D_PLUS_2 [1248] [] [] [] []
IDLE 1251 [(0,0)] 18 [] [] [] [] []
INJECT_T 1252 [(0,1)] D [] [] [] [] []
MERGE 1253 [(0,1),(0,0)] D [] [1255] [] [] [((0,0),(0,1))]
DISCARD 1254 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1255 [(0,0)] HALF_D_PLUS_2 [1253] [] [] [] []
IDLE 1256 [(0,0)] 35 [] [] [] [] []
INJECT_T 1257 [(1,0)] D [] [] [] [] []
MERGE 1258 [(1,0),(0,0)] D [] [1260] [] [] [((0,0),(1,0))]
DISCARD 1259 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1260 [(0,0)] HALF_D_PLUS_2 [1258] [] [] [] []
IDLE 1261 [(0,0)] 4 [] [] [] [] []
INJECT_T 1262 [(0,1)] D [] [] [] [] []
MERGE 1263 [(0,1),(0,0)] D [] [1265] [] [] [((0,0),(0,1))]
DISCARD 1264 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1265 [(0,0)] HALF_D_PLUS_2 [1263] [] [] [] []
IDLE 1266 [(0,0)] 36 [] [] [] [] []
INJECT_T 1267 [(1,0)] D [] [] [] [] []
MERGE 1268 [(1,0),(0,0)] D [] [1270] [] [] [((0,0),(1,0))]
DISCARD 1269 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1270 [(0,0)] HALF_D_PLUS_2 [1268] [] [] [] []
IDLE 1271 [(0,0)] 35 [] [] [] [] []
INJECT_T 1272 [(0,1)] D [] [] [] [] []
MERGE 1273 [(0,1),(0,0)] D [] [1275] [] [] [((0,0),(0,1))]
DISCARD 1274 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1275 [(0,0)] HALF_D_PLUS_2 [1273] [] [] [] []
IDLE 1276 [(0,0)] 24 [] [] [] [] []
INJECT_T 1277 [(1,0)] D [] [] [] [] []
MERGE 1278 [(1,0),(0,0)] D [] [1280] [] [] [((0,0),(1,0))]
DISCARD 1279 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1280 [(0,0)] HALF_D_PLUS_2 [1278] [] [] [] []
IDLE 1281 [(0,0)] 38 [] [] [] [] []
INJECT_T 1282 [(0,1)] D [] [] [] [] []
MERGE 1283 [(0,1),(0,0)] D [] [1285] [] [] [((0,0),(0,1))]
DISCARD 1284 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1285 [(0,0)] HALF_D_PLUS_2 [1283] [] [] [] []
IDLE 1286 [(0,0)] 40 [] [] [] [] []
INJECT_T 1287 [(1,0)] D [] [] [] [] []
MERGE 1288 [(1,0),(0,0)] D [] [1290] [] [] [((0,0),(1,0))]
DISCARD 1289 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1290 [(0,0)] HALF_D_PLUS_2 [1288] [] [] [] []
IDLE 1291 [(0,0)] 16 [] [] [] [] []
INJECT_T 1292 [(0,1)] D [] [] [] [] []
MERGE 1293 [(0,1),(0,0)] D [] [1295] [] [] [((0,0),(0,1))]
DISCARD 1294 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1295 [(0,0)] HALF_D_PLUS_2 [1293] [] [] [] []
IDLE 1296 [(0,0)] 30 [] [] [] [] []
INJECT_T 1297 [(1,0)] D [] [] [] [] []
MERGE 1298 [(1,0),(0,0)] D [] [1300] [] [] [((0,0),(1,0))]
DISCARD 1299 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1300 [(0,0)] HALF_D_PLUS_2 [1298] [] [] [] []
IDLE 1301 [(0,0)] 31 [] [] [] [] []
INJECT_T 1302 [(0,1)] D [] [] [] [] []
MERGE 1303 [(0,1),(0,0)] D [] [1305] [] [] [((0,0),(0,1))]
DISCARD 1304 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1305 [(0,0)] HALF_D_PLUS_2 [1303] [] [] [] []
IDLE 1306 [(0,0)] 23 [] [] [] [] []
INJECT_T 1307 [(1,0)] D [] [] [] [] []
MERGE 1308 [(1,0),(0,0)] D [] [1310] [] [] [((0,0),(1,0))]
DISCARD 1309 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1310 [(0,0)] HALF_D_PLUS_2 [1308] [] [] [] []
IDLE 1311 [(0,0)] 31 [] [] [] [] []
INJECT_T 1312 [(0,1)] D [] [] [] [] []
MERGE 1313 [(0,1),(0,0)] D [] [1315] [] [] [((0,0),(0,1))]
DISCARD 1314 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1315 [(0,0)] HALF_D_PLUS_2 [1313] [] [] [] []
IDLE 1316 [(0,0)] 35 [] [] [] [] []
INJECT_T 1317 [(1,0)] D [] [] [] [] []
MERGE 1318 [(1,0),(0,0)] D [] [1320] [] [] [((0,0),(1,0))]
DISCARD 1319 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1320 [(0,0)] HALF_D_PLUS_2 [1318] [] [] [] []
IDLE 1321 [(0,0)] 18 [] [] [] [] []
INJECT_T 1322 [(0,1)] D [] [] [] [] []
MERGE 1323 [(0,1),(0,0)] D [] [1325] [] [] [((0,0),(0,1))]
DISCARD 1324 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1325 [(0,0)] HALF_D_PLUS_2 [1323] [] [] [] []
IDLE 1326 [(0,0)] 42 [] [] [] [] []
INJECT_T 1327 [(1,0)] D [] [] [] [] []
MERGE 1328 [(1,0),(0,0)] D [] [1330] [] [] [((0,0),(1,0))]
DISCARD 1329 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1330 [(0,0)] HALF_D_PLUS_2 [1328] [] [] [] []
IDLE 1331 [(0,0)] 36 [] [] [] [] []
INJECT_T 1332 [(0,1)] D [] [] [] [] []
MERGE 1333 [(0,1),(0,0)] D [] [1335] [] [] [((0,0),(0,1))]
DISCARD 1334 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1335 [(0,0)] HALF_D_PLUS_2 [1333] [] [] [] []
IDLE 1336 [(0,0)] 19 [] [] [] [] []
INJECT_T 1337 [(1,0)] D [] [] [] [] []
MERGE 1338 [(1,0),(0,0)] D [] [1340] [] [] [((0,0),(1,0))]
DISCARD 1339 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1340 [(0,0)] HALF_D_PLUS_2 [1338] [] [] [] []
IDLE 1341 [(0,0)] 42 [] [] [] [] []
INJECT_T 1342 [(0,1)] D [] [] [] [] []
MERGE 1343 [(0,1),(0,0)] D [] [1345] [] [] [((0,0),(0,1))]
DISCARD 1344 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1345 [(0,0)] HALF_D_PLUS_2 [1343] [] [] [] []
IDLE 1346 [(0,0)] 15 [] [] [] [] []
INJECT_T 1347 [(1,0)] D [] [] [] [] []
MERGE 1348 [(1,0),(0,0)] D [] [1350] [] [] [((0,0),(1,0))]
DISCARD 1349 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1350 [(0,0)] HALF_D_PLUS_2 [1348] [] [] [] []
IDLE 1351 [(0,0)] 41 [] [] [] [] []
INJECT_T 1352 [(0,1)] D [] [] [] [] []
MERGE 1353 [(0,1),(0,0)] D [] [1355] [] [] [((0,0),(0,1))]
DISCARD 1354 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1355 [(0,0)] HALF_D_PLUS_2 [1353] [] [] [] []
IDLE 1356 [(0,0)] 24 [] [] [] [] []
INJECT_T 1357 [(1,0)] D [] [] [] [] []
MERGE 1358 [(1,0),(0,0)] D [] [1360] [] [] [((0,0),(1,0))]
DISCARD 1359 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1360 [(0,0)] HALF_D_PLUS_2 [1358] [] [] [] []
IDLE 1361 [(0,0)] 18 [] [] [] [] []
INJECT_T 1362 [(0,1)] D [] [] [] [] []
MERGE 1363 [(0,1),(0,0)] D [] [1365] [] [] [((0,0),(0,1))]
DISCARD 1364 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1365 [(0,0)] HALF_D_PLUS_2 [1363] [] [] [] []
IDLE 1366 [(0,0)] 10 [] [] [] [] []
INJECT_T 1367 [(1,0)] D [] [] [] [] []
MERGE 1368 [(1,0),(0,0)] D [] [1370] [] [] [((0,0),(1,0))]
DISCARD 1369 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1370 [(0,0)] HALF_D_PLUS_2 [1368] [] [] [] []
IDLE 1371 [(0,0)] 7 [] [] [] [] []
INJECT_T 1372 [(0,1)] D [] [] [] [] []
MERGE 1373 [(0,1),(0,0)] D [] [1375] [] [] [((0,0),(0,1))]
DISCARD 1374 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1375 [(0,0)] HALF_D_PLUS_2 [1373] [] [] [] []
IDLE 1376 [(0,0)] 9 [] [] [] [] []
INJECT_T 1377 [(1,0)] D [] [] [] [] []
MERGE 1378 [(1,0),(0,0)] D [] [1380] [] [] [((0,0),(1,0))]
DISCARD 1379 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1380 [(0,0)] HALF_D_PLUS_2 [1378] [] [] [] []
IDLE 1381 [(0,0)] 33 [] [] [] [] []
INJECT_T 1382 [(0,1)] D [] [] [] [] []
MERGE 1383 [(0,1),(0,0)] D [] [1385] [] [] [((0,0),(0,1))]
DISCARD 1384 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1385 [(0,0)] HALF_D_PLUS_2 [1383] [] [] [] []
IDLE 1386 [(0,0)] 31 [] [] [] [] []
INJECT_T 1387 [(1,0)] D [] [] [] [] []
MERGE 1388 [(1,0),(0,0)] D [] [1390] [] [] [((0,0),(1,0))]
DISCARD 1389 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1390 [(0,0)] HALF_D_PLUS_2 [1388] [] [] [] []
IDLE 1391 [(0,0)] 40 [] [] [] [] []
INJECT_T 1392 [(0,1)] D [] [] [] [] []
MERGE 1393 [(0,1),(0,0)] D [] [1395] [] [] [((0,0),(0,1))]
DISCARD 1394 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1395 [(0,0)] HALF_D_PLUS_2 [1393] [] [] [] []
IDLE 1396 [(0,0)] 21 [] [] [] [] []
INJECT_T 1397 [(1,0)] D [] [] [] [] []
MERGE 1398 [(1,0),(0,0)] D [] [1400] [] [] [((0,0),(1,0))]
DISCARD 1399 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1400 [(0,0)] HALF_D_PLUS_2 [1398] [] [] [] []
IDLE 1401 [(0,0)] 22 [] [] [] [] []
INJECT_T 1402 [(0,1)] D [] [] [] [] []
MERGE 1403 [(0,1),(0,0)] D [] [1405] [] [] [((0,0),(0,1))]
DISCARD 1404 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1405 [(0,0)] HALF_D_PLUS_2 [1403] [] [] [] []
IDLE 1406 [(0,0)] 38 [] [] [] [] []
INJECT_T 1407 [(1,0)] D [] [] [] [] []
MERGE 1408 [(1,0),(0,0)] D [] [1410] [] [] [((0,0),(1,0))]
DISCARD 1409 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1410 [(0,0)] HALF_D_PLUS_2 [1408] [] [] [] []
IDLE 1411 [(0,0)] 12 [] [] [] [] []
INJECT_T 1412 [(0,1)] D [] [] [] [] []
MERGE 1413 [(0,1),(0,0)] D [] [1415] [] [] [((0,0),(0,1))]
DISCARD 1414 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1415 [(0,0)] HALF_D_PLUS_2 [1413] [] [] [] []
IDLE 1416 [(0,0)] 32 [] [] [] [] []
INJECT_T 1417 [(1,0)] D [] [] [] [] []
MERGE 1418 [(1,0),(0,0)] D [] [1420] [] [] [((0,0),(1,0))]
DISCARD 1419 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1420 [(0,0)] HALF_D_PLUS_2 [1418] [] [] [] []
IDLE 1421 [(0,0)] 39 [] [] [] [] []
INJECT_T 1422 [(0,1)] D [] [] [] [] []
MERGE 1423 [(0,1),(0,0)] D [] [1425] [] [] [((0,0),(0,1))]
DISCARD 1424 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1425 [(0,0)] HALF_D_PLUS_2 [1423] [] [] [] []
IDLE 1426 [(0,0)] 29 [] [] [] [] []
INJECT_T 1427 [(1,0)] D [] [] [] [] []
MERGE 1428 [(1,0),(0,0)] D [] [1430] [] [] [((0,0),(1,0))]
DISCARD 1429 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1430 [(0,0)] HALF_D_PLUS_2 [1428] [] [] [] []
IDLE 1431 [(0,0)] 37 [] [] [] [] []
INJECT_T 1432 [(0,1)] D [] [] [] [] []
MERGE 1433 [(0,1),(0,0)] D [] [1435] [] [] [((0,0),(0,1))]
DISCARD 1434 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1435 [(0,0)] HALF_D_PLUS_2 [1433] [] [] [] []
IDLE 1436 [(0,0)] 22 [] [] [] [] []
INJECT_T 1437 [(1,0)] D [] [] [] [] []
MERGE 1438 [(1,0),(0,0)] D [] [1440] [] [] [((0,0),(1,0))]
DISCARD 1439 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1440 [(0,0)] HALF_D_PLUS_2 [1438] [] [] [] []
IDLE 1441 [(0,0)] 21 [] [] [] [] []
INJECT_T 1442 [(0,1)] D [] [] [] [] []
MERGE 1443 [(0,1),(0,0)] D [] [1445] [] [] [((0,0),(0,1))]
DISCARD 1444 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1445 [(0,0)] HALF_D_PLUS_2 [1443] [] [] [] []
IDLE 1446 [(0,0)] 36 [] [] [] [] []
INJECT_T 1447 [(1,0)] D [] [] [] [] []
MERGE 1448 [(1,0),(0,0)] D [] [1450] [] [] [((0,0),(1,0))]
DISCARD 1449 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1450 [(0,0)] HALF_D_PLUS_2 [1448] [] [] [] []
IDLE 1451 [(0,0)] 37 [] [] [] [] []
INJECT_T 1452 [(0,1)] D [] [] [] [] []
MERGE 1453 [(0,1),(0,0)] D [] [1455] [] [] [((0,0),(0,1))]
DISCARD 1454 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1455 [(0,0)] HALF_D_PLUS_2 [1453] [] [] [] []
IDLE 1456 [(0,0)] 36 [] [] [] [] []
INJECT_T 1457 [(1,0)] D [] [] [] [] []
MERGE 1458 [(1,0),(0,0)] D [] [1460] [] [] [((0,0),(1,0))]
DISCARD 1459 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1460 [(0,0)] HALF_D_PLUS_2 [1458] [] [] [] []
IDLE 1461 [(0,0)] 16 [] [] [] [] []
INJECT_T 1462 [(0,1)] D [] [] [] [] []
MERGE 1463 [(0,1),(0,0)] D [] [1465] [] [] [((0,0),(0,1))]
DISCARD 1464 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1465 [(0,0)] HALF_D_PLUS_2 [1463] [] [] [] []
IDLE 1466 [(0,0)] 4 [] [] [] [] []
INJECT_T 1467 [(1,0)] D [] [] [] [] []
MERGE 1468 [(1,0),(0,0)] D [] [1470] [] [] [((0,0),(1,0))]
DISCARD 1469 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1470 [(0,0)] HALF_D_PLUS_2 [1468] [] [] [] []
IDLE 1471 [(0,0)] 1 [] [] [] [] []
INJECT_T 1472 [(0,1)] D [] [] [] [] []
MERGE 1473 [(0,1),(0,0)] D [] [1475] [] [] [((0,0),(0,1))]
DISCARD 1474 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1475 [(0,0)] HALF_D_PLUS_2 [1473] [] [] [] []
IDLE 1476 [(0,0)] 34 [] [] [] [] []
INJECT_T 1477 [(1,0)] D [] [] [] [] []
MERGE 1478 [(1,0),(0,0)] D [] [1480] [] [] [((0,0),(1,0))]
DISCARD 1479 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1480 [(0,0)] HALF_D_PLUS_2 [1478] [] [] [] []
IDLE 1481 [(0,0)] 4 [] [] [] [] []
INJECT_T 1482 [(0,1)] D [] [] [] [] []
MERGE 1483 [(0,1),(0,0)] D [] [1485] [] [] [((0,0),(0,1))]
DISCARD 1484 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1485 [(0,0)] HALF_D_PLUS_2 [1483] [] [] [] []
IDLE 1486 [(0,0)] 13 [] [] [] [] []
INJECT_T 1487 [(1,0)] D [] [] [] [] []
MERGE 1488 [(1,0),(0,0)] D [] [1490] [] [] [((0,0),(1,0))]
DISCARD 1489 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1490 [(0,0)] HALF_D_PLUS_2 [1488] [] [] [] []
IDLE 1491 [(0,0)] 20 [] [] [] [] []
INJECT_T 1492 [(0,1)] D [] [] [] [] []
MERGE 1493 [(0,1),(0,0)] D [] [1495] [] [] [((0,0),(0,1))]
DISCARD 1494 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1495 [(0,0)] HALF_D_PLUS_2 [1493] [] [] [] []
IDLE 1496 [(0,0)] 13 [] [] [] [] []
INJECT_T 1497 [(1,0)] D [] [] [] [] []
MERGE 1498 [(1,0),(0,0)] D [] [1500] [] [] [((0,0),(1,0))]
DISCARD 1499 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1500 [(0,0)] HALF_D_PLUS_2 [1498] [] [] [] []
IDLE 1501 [(0,0)] 11 [] [] [] [] []
INJECT_T 1502 [(0,1)] D [] [] [] [] []
MERGE 1503 [(0,1),(0,0)] D [] [1505] [] [] [((0,0),(0,1))]
DISCARD 1504 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1505 [(0,0)] HALF_D_PLUS_2 [1503] [] [] [] []
IDLE 1506 [(0,0)] 35 [] [] [] [] []
INJECT_T 1507 [(1,0)] D [] [] [] [] []
MERGE 1508 [(1,0),(0,0)] D [] [1510] [] [] [((0,0),(1,0))]
DISCARD 1509 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1510 [(0,0)] HALF_D_PLUS_2 [1508] [] [] [] []
INJECT_T 1511 [(0,1)] D [] [] [] [] []
MERGE 1512 [(0,1),(0,0)] D [] [1514] [] [] [((0,0),(0,1))]
DISCARD 1513 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1514 [(0,0)] HALF_D_PLUS_2 [1512] [] [] [] []
IDLE 1515 [(0,0)] 36 [] [] [] [] []
INJECT_T 1516 [(1,0)] D [] [] [] [] []
MERGE 1517 [(1,0),(0,0)] D [] [1519] [] [] [((0,0),(1,0))]
DISCARD 1518 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1519 [(0,0)] HALF_D_PLUS_2 [1517] [] [] [] []
IDLE 1520 [(0,0)] 8 [] [] [] [] []
INJECT_T 1521 [(0,1)] D [] [] [] [] []
MERGE 1522 [(0,1),(0,0)] D [] [1524] [] [] [((0,0),(0,1))]
DISCARD 1523 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1524 [(0,0)] HALF_D_PLUS_2 [1522] [] [] [] []
IDLE 1525 [(0,0)] 37 [] [] [] [] []
INJECT_T 1526 [(1,0)] D [] [] [] [] []
MERGE 1527 [(1,0),(0,0)] D [] [1529] [] [] [((0,0),(1,0))]
DISCARD 1528 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1529 [(0,0)] HALF_D_PLUS_2 [1527] [] [] [] []
IDLE 1530 [(0,0)] 33 [] [] [] [] []
INJECT_T 1531 [(0,1)] D [] [] [] [] []
MERGE 1532 [(0,1),(0,0)] D [] [1534] [] [] [((0,0),(0,1))]
DISCARD 1533 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1534 [(0,0)] HALF_D_PLUS_2 [1532] [] [] [] []
IDLE 1535 [(0,0)] 7 [] [] [] [] []
INJECT_T 1536 [(1,0)] D [] [] [] [] []
MERGE 1537 [(1,0),(0,0)] D [] [1539] [] [] [((0,0),(1,0))]
DISCARD 1538 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1539 [(0,0)] HALF_D_PLUS_2 [1537] [] [] [] []
IDLE 1540 [(0,0)] 7 [] [] [] [] []
INJECT_T 1541 [(0,1)] D [] [] [] [] []
MERGE 1542 [(0,1),(0,0)] D [] [1544] [] [] [((0,0),(0,1))]
DISCARD 1543 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1544 [(0,0)] HALF_D_PLUS_2 [1542] [] [] [] []
IDLE 1545 [(0,0)] 15 [] [] [] [] []
INJECT_T 1546 [(1,0)] D [] [] [] [] []
MERGE 1547 [(1,0),(0,0)] D [] [1549] [] [] [((0,0),(1,0))]
DISCARD 1548 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1549 [(0,0)] HALF_D_PLUS_2 [1547] [] [] [] []
IDLE 1550 [(0,0)] 8 [] [] [] [] []
INJECT_T 1551 [(0,1)] D [] [] [] [] []
MERGE 1552 [(0,1),(0,0)] D [] [1554] [] [] [((0,0),(0,1))]
DISCARD 1553 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1554 [(0,0)] HALF_D_PLUS_2 [1552] [] [] [] []
IDLE 1555 [(0,0)] 18 [] [] [] [] []
INJECT_T 1556 [(1,0)] D [] [] [] [] []
MERGE 1557 [(1,0),(0,0)] D [] [1559] [] [] [((0,0),(1,0))]
DISCARD 1558 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1559 [(0,0)] HALF_D_PLUS_2 [1557] [] [] [] []
IDLE 1560 [(0,0)] 38 [] [] [] [] []
INJECT_T 1561 [(0,1)] D [] [] [] [] []
MERGE 1562 [(0,1),(0,0)] D [] [1564] [] [] [((0,0),(0,1))]
DISCARD 1563 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1564 [(0,0)] HALF_D_PLUS_2 [1562] [] [] [] []
IDLE 1565 [(0,0)] 34 [] [] [] [] []
INJECT_T 1566 [(1,0)] D [] [] [] [] []
MERGE 1567 [(1,0),(0,0)] D [] [1569] [] [] [((0,0),(1,0))]
DISCARD 1568 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1569 [(0,0)] HALF_D_PLUS_2 [1567] [] [] [] []
IDLE 1570 [(0,0)] 4 [] [] [] [] []
INJECT_T 1571 [(0,1)] D [] [] [] [] []
MERGE 1572 [(0,1),(0,0)] D [] [1574] [] [] [((0,0),(0,1))]
DISCARD 1573 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1574 [(0,0)] HALF_D_PLUS_2 [1572] [] [] [] []
IDLE 1575 [(0,0)] 13 [] [] [] [] []
INJECT_T 1576 [(1,0)] D [] [] [] [] []
MERGE 1577 [(1,0),(0,0)] D [] [1579] [] [] [((0,0),(1,0))]
DISCARD 1578 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1579 [(0,0)] HALF_D_PLUS_2 [1577] [] [] [] []
IDLE 1580 [(0,0)] 16 [] [] [] [] []
INJECT_T 1581 [(0,1)] D [] [] [] [] []
MERGE 1582 [(0,1),(0,0)] D [] [1584] [] [] [((0,0),(0,1))]
DISCARD 1583 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1584 [(0,0)] HALF_D_PLUS_2 [1582] [] [] [] []
IDLE 1585 [(0,0)] 29 [] [] [] [] []
INJECT_T 1586 [(1,0)] D [] [] [] [] []
MERGE 1587 [(1,0),(0,0)] D [] [1589] [] [] [((0,0),(1,0))]
DISCARD 1588 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1589 [(0,0)] HALF_D_PLUS_2 [1587] [] [] [] []
IDLE 1590 [(0,0)] 5 [] [] [] [] []
INJECT_T 1591 [(0,1)] D [] [] [] [] []
MERGE 1592 [(0,1),(0,0)] D [] [1594] [] [] [((0,0),(0,1))]
DISCARD 1593 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1594 [(0,0)] HALF_D_PLUS_2 [1592] [] [] [] []
IDLE 1595 [(0,0)] 2 [] [] [] [] []
INJECT_T 1596 [(1,0)] D [] [] [] [] []
MERGE 1597 [(1,0),(0,0)] D [] [1599] [] [] [((0,0),(1,0))]
DISCARD 1598 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1599 [(0,0)] HALF_D_PLUS_2 [1597] [] [] [] []
IDLE 1600 [(0,0)] 29 [] [] [] [] []
INJECT_T 1601 [(0,1)] D [] [] [] [] []
MERGE 1602 [(0,1),(0,0)] D [] [1604] [] [] [((0,0),(0,1))]
DISCARD 1603 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1604 [(0,0)] HALF_D_PLUS_2 [1602] [] [] [] []
IDLE 1605 [(0,0)] 7 [] [] [] [] []
INJECT_T 1606 [(1,0)] D [] [] [] [] []
MERGE 1607 [(1,0),(0,0)] D [] [1609] [] [] [((0,0),(1,0))]
DISCARD 1608 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1609 [(0,0)] HALF_D_PLUS_2 [1607] [] [] [] []
INJECT_T 1610 [(0,1)] D [] [] [] [] []
MERGE 1611 [(0,1),(0,0)] D [] [1613] [] [] [((0,0),(0,1))]
DISCARD 1612 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1613 [(0,0)] HALF_D_PLUS_2 [1611] [] [] [] []
IDLE 1614 [(0,0)] 41 [] [] [] [] []
INJECT_T 1615 [(1,0)] D [] [] [] [] []
MERGE 1616 [(1,0),(0,0)] D [] [1618] [] [] [((0,0),(1,0))]
DISCARD 1617 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1618 [(0,0)] HALF_D_PLUS_2 [1616] [] [] [] []
IDLE 1619 [(0,0)] 36 [] [] [] [] []
INJECT_T 1620 [(0,1)] D [] [] [] [] []
MERGE 1621 [(0,1),(0,0)] D [] [1623] [] [] [((0,0),(0,1))]
DISCARD 1622 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1623 [(0,0)] HALF_D_PLUS_2 [1621] [] [] [] []
IDLE 1624 [(0,0)] 18 [] [] [] [] []
INJECT_T 1625 [(1,0)] D [] [] [] [] []
MERGE 1626 [(1,0),(0,0)] D [] [1628] [] [] [((0,0),(1,0))]
DISCARD 1627 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1628 [(0,0)] HALF_D_PLUS_2 [1626] [] [] [] []
IDLE 1629 [(0,0)] 5 [] [] [] [] []
INJECT_T 1630 [(0,1)] D [] [] [] [] []
MERGE 1631 [(0,1),(0,0)] D [] [1633] [] [] [((0,0),(0,1))]
DISCARD 1632 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1633 [(0,0)] HALF_D_PLUS_2 [1631] [] [] [] []
IDLE 1634 [(0,0)] 14 [] [] [] [] []
INJECT_T 1635 [(1,0)] D [] [] [] [] []
MERGE 1636 [(1,0),(0,0)] D [] [1638] [] [] [((0,0),(1,0))]
DISCARD 1637 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1638 [(0,0)] HALF_D_PLUS_2 [1636] [] [] [] []
IDLE 1639 [(0,0)] 36 [] [] [] [] []
INJECT_T 1640 [(0,1)] D [] [] [] [] []
MERGE 1641 [(0,1),(0,0)] D [] [1643] [] [] [((0,0),(0,1))]
DISCARD 1642 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1643 [(0,0)] HALF_D_PLUS_2 [1641] [] [] [] []
IDLE 1644 [(0,0)] 15 [] [] [] [] []
INJECT_T 1645 [(1,0)] D [] [] [] [] []
MERGE 1646 [(1,0),(0,0)] D [] [1648] [] [] [((0,0),(1,0))]
DISCARD 1647 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1648 [(0,0)] HALF_D_PLUS_2 [1646] [] [] [] []
IDLE 1649 [(0,0)] 24 [] [] [] [] []
INJECT_T 1650 [(0,1)] D [] [] [] [] []
MERGE 1651 [(0,1),(0,0)] D [] [1653] [] [] [((0,0),(0,1))]
DISCARD 1652 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1653 [(0,0)] HALF_D_PLUS_2 [1651] [] [] [] []
IDLE 1654 [(0,0)] 7 [] [] [] [] []
INJECT_T 1655 [(1,0)] D [] [] [] [] []
MERGE 1656 [(1,0),(0,0)] D [] [1658] [] [] [((0,0),(1,0))]
DISCARD 1657 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1658 [(0,0)] HALF_D_PLUS_2 [1656] [] [] [] []
IDLE 1659 [(0,0)] 16 [] [] [] [] []
INJECT_T 1660 [(0,1)] D [] [] [] [] []
MERGE 1661 [(0,1),(0,0)] D [] [1663] [] [] [((0,0),(0,1))]
DISCARD 1662 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1663 [(0,0)] HALF_D_PLUS_2 [1661] [] [] [] []
IDLE 1664 [(0,0)] 6 [] [] [] [] []
INJECT_T 1665 [(1,0)] D [] [] [] [] []
MERGE 1666 [(1,0),(0,0)] D [] [1668] [] [] [((0,0),(1,0))]
DISCARD 1667 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1668 [(0,0)] HALF_D_PLUS_2 [1666] [] [] [] []
IDLE 1669 [(0,0)] 20 [] [] [] [] []
INJECT_T 1670 [(0,1)] D [] [] [] [] []
MERGE 1671 [(0,1),(0,0)] D [] [1673] [] [] [((0,0),(0,1))]
DISCARD 1672 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1673 [(0,0)] HALF_D_PLUS_2 [1671] [] [] [] []
IDLE 1674 [(0,0)] 33 [] [] [] [] []
INJECT_T 1675 [(1,0)] D [] [] [] [] []
MERGE 1676 [(1,0),(0,0)] D [] [1678] [] [] [((0,0),(1,0))]
DISCARD 1677 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1678 [(0,0)] HALF_D_PLUS_2 [1676] [] [] [] []
IDLE 1679 [(0,0)] 17 [] [] [] [] []
INJECT_T 1680 [(0,1)] D [] [] [] [] []
MERGE 1681 [(0,1),(0,0)] D [] [1683] [] [] [((0,0),(0,1))]
DISCARD 1682 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1683 [(0,0)] HALF_D_PLUS_2 [1681] [] [] [] []
IDLE 1684 [(0,0)] 12 [] [] [] [] []
INJECT_T 1685 [(1,0)] D [] [] [] [] []
MERGE 1686 [(1,0),(0,0)] D [] [1688] [] [] [((0,0),(1,0))]
DISCARD 1687 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1688 [(0,0)] HALF_D_PLUS_2 [1686] [] [] [] []
IDLE 1689 [(0,0)] 12 [] [] [] [] []
INJECT_T 1690 [(0,1)] D [] [] [] [] []
MERGE 1691 [(0,1),(0,0)] D [] [1693] [] [] [((0,0),(0,1))]
DISCARD 1692 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1693 [(0,0)] HALF_D_PLUS_2 [1691] [] [] [] []
IDLE 1694 [(0,0)] 10 [] [] [] [] []
INJECT_T 1695 [(1,0)] D [] [] [] [] []
MERGE 1696 [(1,0),(0,0)] D [] [1698] [] [] [((0,0),(1,0))]
DISCARD 1697 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1698 [(0,0)] HALF_D_PLUS_2 [1696] [] [] [] []
IDLE 1699 [(0,0)] 41 [] [] [] [] []
INJECT_T 1700 [(0,1)] D [] [] [] [] []
MERGE 1701 [(0,1),(0,0)] D [] [1703] [] [] [((0,0),(0,1))]
DISCARD 1702 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1703 [(0,0)] HALF_D_PLUS_2 [1701] [] [] [] []
IDLE 1704 [(0,0)] 10 [] [] [] [] []
INJECT_T 1705 [(1,0)] D [] [] [] [] []
MERGE 1706 [(1,0),(0,0)] D [] [1708] [] [] [((0,0),(1,0))]
DISCARD 1707 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1708 [(0,0)] HALF_D_PLUS_2 [1706] [] [] [] []
IDLE 1709 [(0,0)] 17 [] [] [] [] []
INJECT_T 1710 [(0,1)] D [] [] [] [] []
MERGE 1711 [(0,1),(0,0)] D [] [1713] [] [] [((0,0),(0,1))]
DISCARD 1712 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1713 [(0,0)] HALF_D_PLUS_2 [1711] [] [] [] []
IDLE 1714 [(0,0)] 32 [] [] [] [] []
INJECT_T 1715 [(1,0)] D [] [] [] [] []
MERGE 1716 [(1,0),(0,0)] D [] [1718] [] [] [((0,0),(1,0))]
DISCARD 1717 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1718 [(0,0)] HALF_D_PLUS_2 [1716] [] [] [] []
IDLE 1719 [(0,0)] 21 [] [] [] [] []
INJECT_T 1720 [(0,1)] D [] [] [] [] []
MERGE 1721 [(0,1),(0,0)] D [] [1723] [] [] [((0,0),(0,1))]
DISCARD 1722 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1723 [(0,0)] HALF_D_PLUS_2 [1721] [] [] [] []
IDLE 1724 [(0,0)] 26 [] [] [] [] []
INJECT_T 1725 [(1,0)] D [] [] [] [] []
MERGE 1726 [(1,0),(0,0)] D [] [1728] [] [] [((0,0),(1,0))]
DISCARD 1727 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1728 [(0,0)] HALF_D_PLUS_2 [1726] [] [] [] []
IDLE 1729 [(0,0)] 36 [] [] [] [] []
INJECT_T 1730 [(0,1)] D [] [] [] [] []
MERGE 1731 [(0,1),(0,0)] D [] [1733] [] [] [((0,0),(0,1))]
DISCARD 1732 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1733 [(0,0)] HALF_D_PLUS_2 [1731] [] [] [] []
IDLE 1734 [(0,0)] 22 [] [] [] [] []
INJECT_T 1735 [(1,0)] D [] [] [] [] []
MERGE 1736 [(1,0),(0,0)] D [] [1738] [] [] [((0,0),(1,0))]
DISCARD 1737 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1738 [(0,0)] HALF_D_PLUS_2 [1736] [] [] [] []
IDLE 1739 [(0,0)] 3 [] [] [] [] []
INJECT_T 1740 [(0,1)] D [] [] [] [] []
MERGE 1741 [(0,1),(0,0)] D [] [1743] [] [] [((0,0),(0,1))]
DISCARD 1742 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1743 [(0,0)] HALF_D_PLUS_2 [1741] [] [] [] []
IDLE 1744 [(0,0)] 33 [] [] [] [] []
INJECT_T 1745 [(1,0)] D [] [] [] [] []
MERGE 1746 [(1,0),(0,0)] D [] [1748] [] [] [((0,0),(1,0))]
DISCARD 1747 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1748 [(0,0)] HALF_D_PLUS_2 [1746] [] [] [] []
IDLE 1749 [(0,0)] 4 [] [] [] [] []
INJECT_T 1750 [(0,1)] D [] [] [] [] []
MERGE 1751 [(0,1),(0,0)] D [] [1753] [] [] [((0,0),(0,1))]
DISCARD 1752 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1753 [(0,0)] HALF_D_PLUS_2 [1751] [] [] [] []
IDLE 1754 [(0,0)] 27 [] [] [] [] []
INJECT_T 1755 [(1,0)] D [] [] [] [] []
MERGE 1756 [(1,0),(0,0)] D [] [1758] [] [] [((0,0),(1,0))]
DISCARD 1757 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1758 [(0,0)] HALF_D_PLUS_2 [1756] [] [] [] []
IDLE 1759 [(0,0)] 41 [] [] [] [] []
INJECT_T 1760 [(0,1)] D [] [] [] [] []
MERGE 1761 [(0,1),(0,0)] D [] [1763] [] [] [((0,0),(0,1))]
DISCARD 1762 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1763 [(0,0)] HALF_D_PLUS_2 [1761] [] [] [] []
IDLE 1764 [(0,0)] 39 [] [] [] [] []
INJECT_T 1765 [(1,0)] D [] [] [] [] []
MERGE 1766 [(1,0),(0,0)] D [] [1768] [] [] [((0,0),(1,0))]
DISCARD 1767 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1768 [(0,0)] HALF_D_PLUS_2 [1766] [] [] [] []
IDLE 1769 [(0,0)] 29 [] [] [] [] []
INJECT_T 1770 [(0,1)] D [] [] [] [] []
MERGE 1771 [(0,1),(0,0)] D [] [1773] [] [] [((0,0),(0,1))]
DISCARD 1772 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1773 [(0,0)] HALF_D_PLUS_2 [1771] [] [] [] []
IDLE 1774 [(0,0)] 31 [] [] [] [] []
INJECT_T 1775 [(1,0)] D [] [] [] [] []
MERGE 1776 [(1,0),(0,0)] D [] [1778] [] [] [((0,0),(1,0))]
DISCARD 1777 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1778 [(0,0)] HALF_D_PLUS_2 [1776] [] [] [] []
IDLE 1779 [(0,0)] 15 [] [] [] [] []
INJECT_T 1780 [(0,1)] D [] [] [] [] []
MERGE 1781 [(0,1),(0,0)] D [] [1783] [] [] [((0,0),(0,1))]
DISCARD 1782 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1783 [(0,0)] HALF_D_PLUS_2 [1781] [] [] [] []
IDLE 1784 [(0,0)] 33 [] [] [] [] []
INJECT_T 1785 [(1,0)] D [] [] [] [] []
MERGE 1786 [(1,0),(0,0)] D [] [1788] [] [] [((0,0),(1,0))]
DISCARD 1787 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1788 [(0,0)] HALF_D_PLUS_2 [1786] [] [] [] []
IDLE 1789 [(0,0)] 42 [] [] [] [] []
INJECT_T 1790 [(0,1)] D [] [] [] [] []
MERGE 1791 [(0,1),(0,0)] D [] [1793] [] [] [((0,0),(0,1))]
DISCARD 1792 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1793 [(0,0)] HALF_D_PLUS_2 [1791] [] [] [] []
IDLE 1794 [(0,0)] 6 [] [] [] [] []
INJECT_T 1795 [(1,0)] D [] [] [] [] []
MERGE 1796 [(1,0),(0,0)] D [] [1798] [] [] [((0,0),(1,0))]
DISCARD 1797 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1798 [(0,0)] HALF_D_PLUS_2 [1796] [] [] [] []
IDLE 1799 [(0,0)] 21 [] [] [] [] []
INJECT_T 1800 [(0,1)] D [] [] [] [] []
MERGE 1801 [(0,1),(0,0)] D [] [1803] [] [] [((0,0),(0,1))]
DISCARD 1802 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1803 [(0,0)] HALF_D_PLUS_2 [1801] [] [] [] []
IDLE 1804 [(0,0)] 5 [] [] [] [] []
INJECT_T 1805 [(1,0)] D [] [] [] [] []
MERGE 1806 [(1,0),(0,0)] D [] [1808] [] [] [((0,0),(1,0))]
DISCARD 1807 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1808 [(0,0)] HALF_D_PLUS_2 [1806] [] [] [] []
IDLE 1809 [(0,0)] 19 [] [] [] [] []
INJECT_T 1810 [(0,1)] D [] [] [] [] []
MERGE 1811 [(0,1),(0,0)] D [] [1813] [] [] [((0,0),(0,1))]
DISCARD 1812 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1813 [(0,0)] HALF_D_PLUS_2 [1811] [] [] [] []
IDLE 1814 [(0,0)] 14 [] [] [] [] []
INJECT_T 1815 [(1,0)] D [] [] [] [] []
MERGE 1816 [(1,0),(0,0)] D [] [1818] [] [] [((0,0),(1,0))]
DISCARD 1817 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1818 [(0,0)] HALF_D_PLUS_2 [1816] [] [] [] []
IDLE 1819 [(0,0)] 9 [] [] [] [] []
INJECT_T 1820 [(0,1)] D [] [] [] [] []
MERGE 1821 [(0,1),(0,0)] D [] [1823] [] [] [((0,0),(0,1))]
DISCARD 1822 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1823 [(0,0)] HALF_D_PLUS_2 [1821] [] [] [] []
IDLE 1824 [(0,0)] 5 [] [] [] [] []
INJECT_T 1825 [(1,0)] D [] [] [] [] []
MERGE 1826 [(1,0),(0,0)] D [] [1828] [] [] [((0,0),(1,0))]
DISCARD 1827 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1828 [(0,0)] HALF_D_PLUS_2 [1826] [] [] [] []
IDLE 1829 [(0,0)] 23 [] [] [] [] []
INJECT_T 1830 [(0,1)] D [] [] [] [] []
MERGE 1831 [(0,1),(0,0)] D [] [1833] [] [] [((0,0),(0,1))]
DISCARD 1832 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1833 [(0,0)] HALF_D_PLUS_2 [1831] [] [] [] []
IDLE 1834 [(0,0)] 12 [] [] [] [] []
INJECT_T 1835 [(1,0)] D [] [] [] [] []
MERGE 1836 [(1,0),(0,0)] D [] [1838] [] [] [((0,0),(1,0))]
DISCARD 1837 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1838 [(0,0)] HALF_D_PLUS_2 [1836] [] [] [] []
IDLE 1839 [(0,0)] 13 [] [] [] [] []
INJECT_T 1840 [(0,1)] D [] [] [] [] []
MERGE 1841 [(0,1),(0,0)] D [] [1843] [] [] [((0,0),(0,1))]
DISCARD 1842 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1843 [(0,0)] HALF_D_PLUS_2 [1841] [] [] [] []
IDLE 1844 [(0,0)] 1 [] [] [] [] []
INJECT_T 1845 [(1,0)] D [] [] [] [] []
MERGE 1846 [(1,0),(0,0)] D [] [1848] [] [] [((0,0),(1,0))]
DISCARD 1847 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1848 [(0,0)] HALF_D_PLUS_2 [1846] [] [] [] []
IDLE 1849 [(0,0)] 28 [] [] [] [] []
INJECT_T 1850 [(0,1)] D [] [] [] [] []
MERGE 1851 [(0,1),(0,0)] D [] [1853] [] [] [((0,0),(0,1))]
DISCARD 1852 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1853 [(0,0)] HALF_D_PLUS_2 [1851] [] [] [] []
IDLE 1854 [(0,0)] 19 [] [] [] [] []
INJECT_T 1855 [(1,0)] D [] [] [] [] []
MERGE 1856 [(1,0),(0,0)] D [] [1858] [] [] [((0,0),(1,0))]
DISCARD 1857 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1858 [(0,0)] HALF_D_PLUS_2 [1856] [] [] [] []
IDLE 1859 [(0,0)] 10 [] [] [] [] []
INJECT_T 1860 [(0,1)] D [] [] [] [] []
MERGE 1861 [(0,1),(0,0)] D [] [1863] [] [] [((0,0),(0,1))]
DISCARD 1862 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1863 [(0,0)] HALF_D_PLUS_2 [1861] [] [] [] []
IDLE 1864 [(0,0)] 24 [] [] [] [] []
INJECT_T 1865 [(1,0)] D [] [] [] [] []
MERGE 1866 [(1,0),(0,0)] D [] [1868] [] [] [((0,0),(1,0))]
DISCARD 1867 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1868 [(0,0)] HALF_D_PLUS_2 [1866] [] [] [] []
IDLE 1869 [(0,0)] 28 [] [] [] [] []
INJECT_T 1870 [(0,1)] D [] [] [] [] []
MERGE 1871 [(0,1),(0,0)] D [] [1873] [] [] [((0,0),(0,1))]
DISCARD 1872 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1873 [(0,0)] HALF_D_PLUS_2 [1871] [] [] [] []
IDLE 1874 [(0,0)] 4 [] [] [] [] []
INJECT_T 1875 [(1,0)] D [] [] [] [] []
MERGE 1876 [(1,0),(0,0)] D [] [1878] [] [] [((0,0),(1,0))]
DISCARD 1877 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1878 [(0,0)] HALF_D_PLUS_2 [1876] [] [] [] []
IDLE 1879 [(0,0)] 18 [] [] [] [] []
INJECT_T 1880 [(0,1)] D [] [] [] [] []
MERGE 1881 [(0,1),(0,0)] D [] [1883] [] [] [((0,0),(0,1))]
DISCARD 1882 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1883 [(0,0)] HALF_D_PLUS_2 [1881] [] [] [] []
IDLE 1884 [(0,0)] 13 [] [] [] [] []
INJECT_T 1885 [(1,0)] D [] [] [] [] []
MERGE 1886 [(1,0),(0,0)] D [] [1888] [] [] [((0,0),(1,0))]
DISCARD 1887 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1888 [(0,0)] HALF_D_PLUS_2 [1886] [] [] [] []
IDLE 1889 [(0,0)] 15 [] [] [] [] []
INJECT_T 1890 [(0,1)] D [] [] [] [] []
MERGE 1891 [(0,1),(0,0)] D [] [1893] [] [] [((0,0),(0,1))]
DISCARD 1892 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1893 [(0,0)] HALF_D_PLUS_2 [1891] [] [] [] []
IDLE 1894 [(0,0)] 5 [] [] [] [] []
INJECT_T 1895 [(1,0)] D [] [] [] [] []
MERGE 1896 [(1,0),(0,0)] D [] [1898] [] [] [((0,0),(1,0))]
DISCARD 1897 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1898 [(0,0)] HALF_D_PLUS_2 [1896] [] [] [] []
IDLE 1899 [(0,0)] 4 [] [] [] [] []
INJECT_T 1900 [(0,1)] D [] [] [] [] []
MERGE 1901 [(0,1),(0,0)] D [] [1903] [] [] [((0,0),(0,1))]
DISCARD 1902 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1903 [(0,0)] HALF_D_PLUS_2 [1901] [] [] [] []
IDLE 1904 [(0,0)] 8 [] [] [] [] []
INJECT_T 1905 [(1,0)] D [] [] [] [] []
MERGE 1906 [(1,0),(0,0)] D [] [1908] [] [] [((0,0),(1,0))]
DISCARD 1907 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1908 [(0,0)] HALF_D_PLUS_2 [1906] [] [] [] []
IDLE 1909 [(0,0)] 6 [] [] [] [] []
INJECT_T 1910 [(0,1)] D [] [] [] [] []
MERGE 1911 [(0,1),(0,0)] D [] [1913] [] [] [((0,0),(0,1))]
DISCARD 1912 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1913 [(0,0)] HALF_D_PLUS_2 [1911] [] [] [] []
IDLE 1914 [(0,0)] 38 [] [] [] [] []
INJECT_T 1915 [(1,0)] D [] [] [] [] []
MERGE 1916 [(1,0),(0,0)] D [] [1918] [] [] [((0,0),(1,0))]
DISCARD 1917 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1918 [(0,0)] HALF_D_PLUS_2 [1916] [] [] [] []
IDLE 1919 [(0,0)] 15 [] [] [] [] []
INJECT_T 1920 [(0,1)] D [] [] [] [] []
MERGE 1921 [(0,1),(0,0)] D [] [1923] [] [] [((0,0),(0,1))]
DISCARD 1922 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1923 [(0,0)] HALF_D_PLUS_2 [1921] [] [] [] []
IDLE 1924 [(0,0)] 25 [] [] [] [] []
INJECT_T 1925 [(1,0)] D [] [] [] [] []
MERGE 1926 [(1,0),(0,0)] D [] [1928] [] [] [((0,0),(1,0))]
DISCARD 1927 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1928 [(0,0)] HALF_D_PLUS_2 [1926] [] [] [] []
IDLE 1929 [(0,0)] 40 [] [] [] [] []
INJECT_T 1930 [(0,1)] D [] [] [] [] []
MERGE 1931 [(0,1),(0,0)] D [] [1933] [] [] [((0,0),(0,1))]
DISCARD 1932 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1933 [(0,0)] HALF_D_PLUS_2 [1931] [] [] [] []
IDLE 1934 [(0,0)] 18 [] [] [] [] []
INJECT_T 1935 [(1,0)] D [] [] [] [] []
MERGE 1936 [(1,0),(0,0)] D [] [1938] [] [] [((0,0),(1,0))]
DISCARD 1937 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1938 [(0,0)] HALF_D_PLUS_2 [1936] [] [] [] []
IDLE 1939 [(0,0)] 24 [] [] [] [] []
INJECT_T 1940 [(0,1)] D [] [] [] [] []
MERGE 1941 [(0,1),(0,0)] D [] [1943] [] [] [((0,0),(0,1))]
DISCARD 1942 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1943 [(0,0)] HALF_D_PLUS_2 [1941] [] [] [] []
IDLE 1944 [(0,0)] 5 [] [] [] [] []
INJECT_T 1945 [(1,0)] D [] [] [] [] []
MERGE 1946 [(1,0),(0,0)] D [] [1948] [] [] [((0,0),(1,0))]
DISCARD 1947 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1948 [(0,0)] HALF_D_PLUS_2 [1946] [] [] [] []
IDLE 1949 [(0,0)] 5 [] [] [] [] []
INJECT_T 1950 [(0,1)] D [] [] [] [] []
MERGE 1951 [(0,1),(0,0)] D [] [1953] [] [] [((0,0),(0,1))]
DISCARD 1952 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1953 [(0,0)] HALF_D_PLUS_2 [1951] [] [] [] []
IDLE 1954 [(0,0)] 10 [] [] [] [] []
INJECT_T 1955 [(1,0)] D [] [] [] [] []
MERGE 1956 [(1,0),(0,0)] D [] [1958] [] [] [((0,0),(1,0))]
DISCARD 1957 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1958 [(0,0)] HALF_D_PLUS_2 [1956] [] [] [] []
IDLE 1959 [(0,0)] 23 [] [] [] [] []
INJECT_T 1960 [(0,1)] D [] [] [] [] []
MERGE 1961 [(0,1),(0,0)] D [] [1963] [] [] [((0,0),(0,1))]
DISCARD 1962 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1963 [(0,0)] HALF_D_PLUS_2 [1961] [] [] [] []
IDLE 1964 [(0,0)] 40 [] [] [] [] []
INJECT_T 1965 [(1,0)] D [] [] [] [] []
MERGE 1966 [(1,0),(0,0)] D [] [1968] [] [] [((0,0),(1,0))]
DISCARD 1967 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1968 [(0,0)] HALF_D_PLUS_2 [1966] [] [] [] []
IDLE 1969 [(0,0)] 15 [] [] [] [] []
INJECT_T 1970 [(0,1)] D [] [] [] [] []
MERGE 1971 [(0,1),(0,0)] D [] [1973] [] [] [((0,0),(0,1))]
DISCARD 1972 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1973 [(0,0)] HALF_D_PLUS_2 [1971] [] [] [] []
IDLE 1974 [(0,0)] 32 [] [] [] [] []
INJECT_T 1975 [(1,0)] D [] [] [] [] []
MERGE 1976 [(1,0),(0,0)] D [] [1978] [] [] [((0,0),(1,0))]
DISCARD 1977 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1978 [(0,0)] HALF_D_PLUS_2 [1976] [] [] [] []
IDLE 1979 [(0,0)] 4 [] [] [] [] []
INJECT_T 1980 [(0,1)] D [] [] [] [] []
MERGE 1981 [(0,1),(0,0)] D [] [1983] [] [] [((0,0),(0,1))]
DISCARD 1982 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1983 [(0,0)] HALF_D_PLUS_2 [1981] [] [] [] []
IDLE 1984 [(0,0)] 17 [] [] [] [] []
INJECT_T 1985 [(1,0)] D [] [] [] [] []
MERGE 1986 [(1,0),(0,0)] D [] [1988] [] [] [((0,0),(1,0))]
DISCARD 1987 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1988 [(0,0)] HALF_D_PLUS_2 [1986] [] [] [] []
IDLE 1989 [(0,0)] 15 [] [] [] [] []
INJECT_T 1990 [(0,1)] D [] [] [] [] []
MERGE 1991 [(0,1),(0,0)] D [] [1993] [] [] [((0,0),(0,1))]
DISCARD 1992 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1993 [(0,0)] HALF_D_PLUS_2 [1991] [] [] [] []
IDLE 1994 [(0,0)] 11 [] [] [] [] []
INJECT_T 1995 [(1,0)] D [] [] [] [] []
MERGE 1996 [(1,0),(0,0)] D [] [1998] [] [] [((0,0),(1,0))]
DISCARD 1997 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1998 [(0,0)] HALF_D_PLUS_2 [1996] [] [] [] []
IDLE 1999 [(0,0)] 9 [] [] [] [] []
INJECT_T 2000 [(0,1)] D [] [] [] [] []
MERGE 2001 [(0,1),(0,0)] D [] [2003] [] [] [((0,0),(0,1))]
DISCARD 2002 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2003 [(0,0)] HALF_D_PLUS_2 [2001] [] [] [] []
IDLE 2004 [(0,0)] 16 [] [] [] [] []
INJECT_T 2005 [(1,0)] D [] [] [] [] []
MERGE 2006 [(1,0),(0,0)] D [] [2008] [] [] [((0,0),(1,0))]
DISCARD 2007 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2008 [(0,0)] HALF_D_PLUS_2 [2006] [] [] [] []
IDLE 2009 [(0,0)] 34 [] [] [] [] []
INJECT_T 2010 [(0,1)] D [] [] [] [] []
MERGE 2011 [(0,1),(0,0)] D [] [2013] [] [] [((0,0),(0,1))]
DISCARD 2012 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2013 [(0,0)] HALF_D_PLUS_2 [2011] [] [] [] []
IDLE 2014 [(0,0)] 9 [] [] [] [] []
INJECT_T 2015 [(1,0)] D [] [] [] [] []
MERGE 2016 [(1,0),(0,0)] D [] [2018] [] [] [((0,0),(1,0))]
DISCARD 2017 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2018 [(0,0)] HALF_D_PLUS_2 [2016] [] [] [] []
IDLE 2019 [(0,0)] 30 [] [] [] [] []
INJECT_T 2020 [(0,1)] D [] [] [] [] []
MERGE 2021 [(0,1),(0,0)] D [] [2023] [] [] [((0,0),(0,1))]
DISCARD 2022 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2023 [(0,0)] HALF_D_PLUS_2 [2021] [] [] [] []
IDLE 2024 [(0,0)] 33 [] [] [] [] []
INJECT_T 2025 [(1,0)] D [] [] [] [] []
MERGE 2026 [(1,0),(0,0)] D [] [2028] [] [] [((0,0),(1,0))]
DISCARD 2027 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2028 [(0,0)] HALF_D_PLUS_2 [2026] [] [] [] []
IDLE 2029 [(0,0)] 12 [] [] [] [] []
INJECT_T 2030 [(0,1)] D [] [] [] [] []
MERGE 2031 [(0,1),(0,0)] D [] [2033] [] [] [((0,0),(0,1))]
DISCARD 2032 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2033 [(0,0)] HALF_D_PLUS_2 [2031] [] [] [] []
IDLE 2034 [(0,0)] 32 [] [] [] [] []
INJECT_T 2035 [(1,0)] D [] [] [] [] []
MERGE 2036 [(1,0),(0,0)] D [] [2038] [] [] [((0,0),(1,0))]
DISCARD 2037 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2038 [(0,0)] HALF_D_PLUS_2 [2036] [] [] [] []
IDLE 2039 [(0,0)] 33 [] [] [] [] []
INJECT_T 2040 [(0,1)] D [] [] [] [] []
MERGE 2041 [(0,1),(0,0)] D [] [2043] [] [] [((0,0),(0,1))]
DISCARD 2042 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2043 [(0,0)] HALF_D_PLUS_2 [2041] [] [] [] []
IDLE 2044 [(0,0)] 33 [] [] [] [] []
INJECT_T 2045 [(1,0)] D [] [] [] [] []
MERGE 2046 [(1,0),(0,0)] D [] [2048] [] [] [((0,0),(1,0))]
DISCARD 2047 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2048 [(0,0)] HALF_D_PLUS_2 [2046] [] [] [] []
IDLE 2049 [(0,0)] 18 [] [] [] [] []
INJECT_T 2050 [(0,1)] D [] [] [] [] []
MERGE 2051 [(0,1),(0,0)] D [] [2053] [] [] [((0,0),(0,1))]
DISCARD 2052 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2053 [(0,0)] HALF_D_PLUS_2 [2051] [] [] [] []
IDLE 2054 [(0,0)] 18 [] [] [] [] []
INJECT_T 2055 [(1,0)] D [] [] [] [] []
MERGE 2056 [(1,0),(0,0)] D [] [2058] [] [] [((0,0),(1,0))]
DISCARD 2057 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2058 [(0,0)] HALF_D_PLUS_2 [2056] [] [] [] []
IDLE 2059 [(0,0)] 42 [] [] [] [] []
INJECT_T 2060 [(0,1)] D [] [] [] [] []
MERGE 2061 [(0,1),(0,0)] D [] [2063] [] [] [((0,0),(0,1))]
DISCARD 2062 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2063 [(0,0)] HALF_D_PLUS_2 [2061] [] [] [] []
INJECT_T 2064 [(1,0)] D [] [] [] [] []
MERGE 2065 [(1,0),(0,0)] D [] [2067] [] [] [((0,0),(1,0))]
DISCARD 2066 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2067 [(0,0)] HALF_D_PLUS_2 [2065] [] [] [] []
IDLE 2068 [(0,0)] 33 [] [] [] [] []
INJECT_T 2069 [(0,1)] D [] [] [] [] []
MERGE 2070 [(0,1),(0,0)] D [] [2072] [] [] [((0,0),(0,1))]
DISCARD 2071 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2072 [(0,0)] HALF_D_PLUS_2 [2070] [] [] [] []
IDLE 2073 [(0,0)] 41 [] [] [] [] []
INJECT_T 2074 [(1,0)] D [] [] [] [] []
MERGE 2075 [(1,0),(0,0)] D [] [2077] [] [] [((0,0),(1,0))]
DISCARD 2076 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2077 [(0,0)] HALF_D_PLUS_2 [2075] [] [] [] []
IDLE 2078 [(0,0)] 16 [] [] [] [] []
INJECT_T 2079 [(0,1)] D [] [] [] [] []
MERGE 2080 [(0,1),(0,0)] D [] [2082] [] [] [((0,0),(0,1))]
DISCARD 2081 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2082 [(0,0)] HALF_D_PLUS_2 [2080] [] [] [] []
IDLE 2083 [(0,0)] 13 [] [] [] [] []
INJECT_T 2084 [(1,0)] D [] [] [] [] []
MERGE 2085 [(1,0),(0,0)] D [] [2087] [] [] [((0,0),(1,0))]
DISCARD 2086 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2087 [(0,0)] HALF_D_PLUS_2 [2085] [] [] [] []
IDLE 2088 [(0,0)] 20 [] [] [] [] []
INJECT_T 2089 [(0,1)] D [] [] [] [] []
MERGE 2090 [(0,1),(0,0)] D [] [2092] [] [] [((0,0),(0,1))]
DISCARD 2091 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2092 [(0,0)] HALF_D_PLUS_2 [2090] [] [] [] []
IDLE 2093 [(0,0)] 42 [] [] [] [] []
INJECT_T 2094 [(1,0)] D [] [] [] [] []
MERGE 2095 [(1,0),(0,0)] D [] [2097] [] [] [((0,0),(1,0))]
DISCARD 2096 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2097 [(0,0)] HALF_D_PLUS_2 [2095] [] [] [] []
IDLE 2098 [(0,0)] 20 [] [] [] [] []
INJECT_T 2099 [(0,1)] D [] [] [] [] []
MERGE 2100 [(0,1),(0,0)] D [] [2102] [] [] [((0,0),(0,1))]
DISCARD 2101 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2102 [(0,0)] HALF_D_PLUS_2 [2100] [] [] [] []
IDLE 2103 [(0,0)] 12 [] [] [] [] []
INJECT_T 2104 [(1,0)] D [] [] [] [] []
MERGE 2105 [(1,0),(0,0)] D [] [2107] [] [] [((0,0),(1,0))]
DISCARD 2106 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2107 [(0,0)] HALF_D_PLUS_2 [2105] [] [] [] []
IDLE 2108 [(0,0)] 24 [] [] [] [] []
INJECT_T 2109 [(0,1)] D [] [] [] [] []
MERGE 2110 [(0,1),(0,0)] D [] [2112] [] [] [((0,0),(0,1))]
DISCARD 2111 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2112 [(0,0)] HALF_D_PLUS_2 [2110] [] [] [] []
IDLE 2113 [(0,0)] 12 [] [] [] [] []
INJECT_T 2114 [(1,0)] D [] [] [] [] []
MERGE 2115 [(1,0),(0,0)] D [] [2117] [] [] [((0,0),(1,0))]
DISCARD 2116 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2117 [(0,0)] HALF_D_PLUS_2 [2115] [] [] [] []
IDLE 2118 [(0,0)] 5 [] [] [] [] []
INJECT_T 2119 [(0,1)] D [] [] [] [] []
MERGE 2120 [(0,1),(0,0)] D [] [2122] [] [] [((0,0),(0,1))]
DISCARD 2121 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2122 [(0,0)] HALF_D_PLUS_2 [2120] [] [] [] []
IDLE 2123 [(0,0)] 22 [] [] [] [] []
INJECT_T 2124 [(1,0)] D [] [] [] [] []
MERGE 2125 [(1,0),(0,0)] D [] [2127] [] [] [((0,0),(1,0))]
DISCARD 2126 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2127 [(0,0)] HALF_D_PLUS_2 [2125] [] [] [] []
IDLE 2128 [(0,0)] 9 [] [] [] [] []
INJECT_T 2129 [(0,1)] D [] [] [] [] []
MERGE 2130 [(0,1),(0,0)] D [] [2132] [] [] [((0,0),(0,1))]
DISCARD 2131 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2132 [(0,0)] HALF_D_PLUS_2 [2130] [] [] [] []
IDLE 2133 [(0,0)] 9 [] [] [] [] []
INJECT_T 2134 [(1,0)] D [] [] [] [] []
MERGE 2135 [(1,0),(0,0)] D [] [2137] [] [] [((0,0),(1,0))]
DISCARD 2136 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2137 [(0,0)] HALF_D_PLUS_2 [2135] [] [] [] []
IDLE 2138 [(0,0)] 14 [] [] [] [] []
INJECT_T 2139 [(0,1)] D [] [] [] [] []
MERGE 2140 [(0,1),(0,0)] D [] [2142] [] [] [((0,0),(0,1))]
DISCARD 2141 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2142 [(0,0)] HALF_D_PLUS_2 [2140] [] [] [] []
IDLE 2143 [(0,0)] 16 [] [] [] [] []
INJECT_T 2144 [(1,0)] D [] [] [] [] []
MERGE 2145 [(1,0),(0,0)] D [] [2147] [] [] [((0,0),(1,0))]
DISCARD 2146 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2147 [(0,0)] HALF_D_PLUS_2 [2145] [] [] [] []
IDLE 2148 [(0,0)] 22 [] [] [] [] []
INJECT_T 2149 [(0,1)] D [] [] [] [] []
MERGE 2150 [(0,1),(0,0)] D [] [2152] [] [] [((0,0),(0,1))]
DISCARD 2151 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2152 [(0,0)] HALF_D_PLUS_2 [2150] [] [] [] []
IDLE 2153 [(0,0)] 16 [] [] [] [] []
INJECT_T 2154 [(1,0)] D [] [] [] [] []
MERGE 2155 [(1,0),(0,0)] D [] [2157] [] [] [((0,0),(1,0))]
DISCARD 2156 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2157 [(0,0)] HALF_D_PLUS_2 [2155] [] [] [] []
IDLE 2158 [(0,0)] 7 [] [] [] [] []
INJECT_T 2159 [(0,1)] D [] [] [] [] []
MERGE 2160 [(0,1),(0,0)] D [] [2162] [] [] [((0,0),(0,1))]
DISCARD 2161 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2162 [(0,0)] HALF_D_PLUS_2 [2160] [] [] [] []
IDLE 2163 [(0,0)] 40 [] [] [] [] []
INJECT_T 2164 [(1,0)] D [] [] [] [] []
MERGE 2165 [(1,0),(0,0)] D [] [2167] [] [] [((0,0),(1,0))]
DISCARD 2166 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2167 [(0,0)] HALF_D_PLUS_2 [2165] [] [] [] []
IDLE 2168 [(0,0)] 38 [] [] [] [] []
INJECT_T 2169 [(0,1)] D [] [] [] [] []
MERGE 2170 [(0,1),(0,0)] D [] [2172] [] [] [((0,0),(0,1))]
DISCARD 2171 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2172 [(0,0)] HALF_D_PLUS_2 [2170] [] [] [] []
IDLE 2173 [(0,0)] 21 [] [] [] [] []
INJECT_T 2174 [(1,0)] D [] [] [] [] []
MERGE 2175 [(1,0),(0,0)] D [] [2177] [] [] [((0,0),(1,0))]
DISCARD 2176 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2177 [(0,0)] HALF_D_PLUS_2 [2175] [] [] [] []
IDLE 2178 [(0,0)] 7 [] [] [] [] []
INJECT_T 2179 [(0,1)] D [] [] [] [] []
MERGE 2180 [(0,1),(0,0)] D [] [2182] [] [] [((0,0),(0,1))]
DISCARD 2181 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2182 [(0,0)] HALF_D_PLUS_2 [2180] [] [] [] []
IDLE 2183 [(0,0)] 16 [] [] [] [] []
INJECT_T 2184 [(1,0)] D [] [] [] [] []
MERGE 2185 [(1,0),(0,0)] D [] [2187] [] [] [((0,0),(1,0))]
DISCARD 2186 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2187 [(0,0)] HALF_D_PLUS_2 [2185] [] [] [] []
IDLE 2188 [(0,0)] 35 [] [] [] [] []
INJECT_T 2189 [(0,1)] D [] [] [] [] []
MERGE 2190 [(0,1),(0,0)] D [] [2192] [] [] [((0,0),(0,1))]
DISCARD 2191 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2192 [(0,0)] HALF_D_PLUS_2 [2190] [] [] [] []
IDLE 2193 [(0,0)] 23 [] [] [] [] []
INJECT_T 2194 [(1,0)] D [] [] [] [] []
MERGE 2195 [(1,0),(0,0)] D [] [2197] [] [] [((0,0),(1,0))]
DISCARD 2196 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2197 [(0,0)] HALF_D_PLUS_2 [2195] [] [] [] []
IDLE 2198 [(0,0)] 8 [] [] [] [] []
INJECT_T 2199 [(0,1)] D [] [] [] [] []
MERGE 2200 [(0,1),(0,0)] D [] [2202] [] [] [((0,0),(0,1))]
DISCARD 2201 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2202 [(0,0)] HALF_D_PLUS_2 [2200] [] [] [] []
IDLE 2203 [(0,0)] 2 [] [] [] [] []
INJECT_T 2204 [(1,0)] D [] [] [] [] []
MERGE 2205 [(1,0),(0,0)] D [] [2207] [] [] [((0,0),(1,0))]
DISCARD 2206 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2207 [(0,0)] HALF_D_PLUS_2 [2205] [] [] [] []
IDLE 2208 [(0,0)] 23 [] [] [] [] []
INJECT_T 2209 [(0,1)] D [] [] [] [] []
MERGE 2210 [(0,1),(0,0)] D [] [2212] [] [] [((0,0),(0,1))]
DISCARD 2211 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2212 [(0,0)] HALF_D_PLUS_2 [2210] [] [] [] []
IDLE 2213 [(0,0)] 4 [] [] [] [] []
INJECT_T 2214 [(1,0)] D [] [] [] [] []
MERGE 2215 [(1,0),(0,0)] D [] [2217] [] [] [((0,0),(1,0))]
DISCARD 2216 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2217 [(0,0)] HALF_D_PLUS_2 [2215] [] [] [] []
IDLE 2218 [(0,0)] 6 [] [] [] [] []
INJECT_T 2219 [(0,1)] D [] [] [] [] []
MERGE 2220 [(0,1),(0,0)] D [] [2222] [] [] [((0,0),(0,1))]
DISCARD 2221 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2222 [(0,0)] HALF_D_PLUS_2 [2220] [] [] [] []
IDLE 2223 [(0,0)] 42 [] [] [] [] []
INJECT_T 2224 [(1,0)] D [] [] [] [] []
MERGE 2225 [(1,0),(0,0)] D [] [2227] [] [] [((0,0),(1,0))]
DISCARD 2226 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2227 [(0,0)] HALF_D_PLUS_2 [2225] [] [] [] []
IDLE 2228 [(0,0)] 22 [] [] [] [] []
INJECT_T 2229 [(0,1)] D [] [] [] [] []
MERGE 2230 [(0,1),(0,0)] D [] [2232] [] [] [((0,0),(0,1))]
DISCARD 2231 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2232 [(0,0)] HALF_D_PLUS_2 [2230] [] [] [] []
IDLE 2233 [(0,0)] 2 [] [] [] [] []
INJECT_T 2234 [(1,0)] D [] [] [] [] []
MERGE 2235 [(1,0),(0,0)] D [] [2237] [] [] [((0,0),(1,0))]
DISCARD 2236 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2237 [(0,0)] HALF_D_PLUS_2 [2235] [] [] [] []
IDLE 2238 [(0,0)] 4 [] [] [] [] []
INJECT_T 2239 [(0,1)] D [] [] [] [] []
MERGE 2240 [(0,1),(0,0)] D [] [2242] [] [] [((0,0),(0,1))]
DISCARD 2241 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2242 [(0,0)] HALF_D_PLUS_2 [2240] [] [] [] []
IDLE 2243 [(0,0)] 39 [] [] [] [] []
INJECT_T 2244 [(1,0)] D [] [] [] [] []
MERGE 2245 [(1,0),(0,0)] D [] [2247] [] [] [((0,0),(1,0))]
DISCARD 2246 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2247 [(0,0)] HALF_D_PLUS_2 [2245] [] [] [] []
IDLE 2248 [(0,0)] 27 [] [] [] [] []
INJECT_T 2249 [(0,1)] D [] [] [] [] []
MERGE 2250 [(0,1),(0,0)] D [] [2252] [] [] [((0,0),(0,1))]
DISCARD 2251 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2252 [(0,0)] HALF_D_PLUS_2 [2250] [] [] [] []
IDLE 2253 [(0,0)] 23 [] [] [] [] []
INJECT_T 2254 [(1,0)] D [] [] [] [] []
MERGE 2255 [(1,0),(0,0)] D [] [2257] [] [] [((0,0),(1,0))]
DISCARD 2256 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2257 [(0,0)] HALF_D_PLUS_2 [2255] [] [] [] []
IDLE 2258 [(0,0)] 6 [] [] [] [] []
INJECT_T 2259 [(0,1)] D [] [] [] [] []
MERGE 2260 [(0,1),(0,0)] D [] [2262] [] [] [((0,0),(0,1))]
DISCARD 2261 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2262 [(0,0)] HALF_D_PLUS_2 [2260] [] [] [] []
IDLE 2263 [(0,0)] 15 [] [] [] [] []
INJECT_T 2264 [(1,0)] D [] [] [] [] []
MERGE 2265 [(1,0),(0,0)] D [] [2267] [] [] [((0,0),(1,0))]
DISCARD 2266 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2267 [(0,0)] HALF_D_PLUS_2 [2265] [] [] [] []
IDLE 2268 [(0,0)] 29 [] [] [] [] []
INJECT_T 2269 [(0,1)] D [] [] [] [] []
MERGE 2270 [(0,1),(0,0)] D [] [2272] [] [] [((0,0),(0,1))]
DISCARD 2271 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2272 [(0,0)] HALF_D_PLUS_2 [2270] [] [] [] []
IDLE 2273 [(0,0)] 34 [] [] [] [] []
INJECT_T 2274 [(1,0)] D [] [] [] [] []
MERGE 2275 [(1,0),(0,0)] D [] [2277] [] [] [((0,0),(1,0))]
DISCARD 2276 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2277 [(0,0)] HALF_D_PLUS_2 [2275] [] [] [] []
IDLE 2278 [(0,0)] 6 [] [] [] [] []
INJECT_T 2279 [(0,1)] D [] [] [] [] []
MERGE 2280 [(0,1),(0,0)] D [] [2282] [] [] [((0,0),(0,1))]
DISCARD 2281 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2282 [(0,0)] HALF_D_PLUS_2 [2280] [] [] [] []
IDLE 2283 [(0,0)] 8 [] [] [] [] []
INJECT_T 2284 [(1,0)] D [] [] [] [] []
MERGE 2285 [(1,0),(0,0)] D [] [2287] [] [] [((0,0),(1,0))]
DISCARD 2286 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2287 [(0,0)] HALF_D_PLUS_2 [2285] [] [] [] []
IDLE 2288 [(0,0)] 41 [] [] [] [] []
INJECT_T 2289 [(0,1)] D [] [] [] [] []
MERGE 2290 [(0,1),(0,0)] D [] [2292] [] [] [((0,0),(0,1))]
DISCARD 2291 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2292 [(0,0)] HALF_D_PLUS_2 [2290] [] [] [] []
IDLE 2293 [(0,0)] 15 [] [] [] [] []
INJECT_T 2294 [(1,0)] D [] [] [] [] []
MERGE 2295 [(1,0),(0,0)] D [] [2297] [] [] [((0,0),(1,0))]
DISCARD 2296 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2297 [(0,0)] HALF_D_PLUS_2 [2295] [] [] [] []
IDLE 2298 [(0,0)] 21 [] [] [] [] []
INJECT_T 2299 [(0,1)] D [] [] [] [] []
MERGE 2300 [(0,1),(0,0)] D [] [2302] [] [] [((0,0),(0,1))]
DISCARD 2301 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2302 [(0,0)] HALF_D_PLUS_2 [2300] [] [] [] []
IDLE 2303 [(0,0)] 12 [] [] [] [] []
INJECT_T 2304 [(1,0)] D [] [] [] [] []
MERGE 2305 [(1,0),(0,0)] D [] [2307] [] [] [((0,0),(1,0))]
DISCARD 2306 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2307 [(0,0)] HALF_D_PLUS_2 [2305] [] [] [] []
IDLE 2308 [(0,0)] 11 [] [] [] [] []
INJECT_T 2309 [(0,1)] D [] [] [] [] []
MERGE 2310 [(0,1),(0,0)] D [] [2312] [] [] [((0,0),(0,1))]
DISCARD 2311 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2312 [(0,0)] HALF_D_PLUS_2 [2310] [] [] [] []
IDLE 2313 [(0,0)] 9 [] [] [] [] []
INJECT_T 2314 [(1,0)] D [] [] [] [] []
MERGE 2315 [(1,0),(0,0)] D [] [2317] [] [] [((0,0),(1,0))]
DISCARD 2316 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2317 [(0,0)] HALF_D_PLUS_2 [2315] [] [] [] []
IDLE 2318 [(0,0)] 1 [] [] [] [] []
INJECT_T 2319 [(0,1)] D [] [] [] [] []
MERGE 2320 [(0,1),(0,0)] D [] [2322] [] [] [((0,0),(0,1))]
DISCARD 2321 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2322 [(0,0)] HALF_D_PLUS_2 [2320] [] [] [] []
IDLE 2323 [(0,0)] 26 [] [] [] [] []
INJECT_T 2324 [(1,0)] D [] [] [] [] []
MERGE 2325 [(1,0),(0,0)] D [] [2327] [] [] [((0,0),(1,0))]
DISCARD 2326 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2327 [(0,0)] HALF_D_PLUS_2 [2325] [] [] [] []
IDLE 2328 [(0,0)] 14 [] [] [] [] []
INJECT_T 2329 [(0,1)] D [] [] [] [] []
MERGE 2330 [(0,1),(0,0)] D [] [2332] [] [] [((0,0),(0,1))]
DISCARD 2331 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2332 [(0,0)] HALF_D_PLUS_2 [2330] [] [] [] []
IDLE 2333 [(0,0)] 6 [] [] [] [] []
INJECT_T 2334 [(1,0)] D [] [] [] [] []
MERGE 2335 [(1,0),(0,0)] D [] [2337] [] [] [((0,0),(1,0))]
DISCARD 2336 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2337 [(0,0)] HALF_D_PLUS_2 [2335] [] [] [] []
IDLE 2338 [(0,0)] 40 [] [] [] [] []
INJECT_T 2339 [(0,1)] D [] [] [] [] []
MERGE 2340 [(0,1),(0,0)] D [] [2342] [] [] [((0,0),(0,1))]
DISCARD 2341 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2342 [(0,0)] HALF_D_PLUS_2 [2340] [] [] [] []
IDLE 2343 [(0,0)] 26 [] [] [] [] []
INJECT_T 2344 [(1,0)] D [] [] [] [] []
MERGE 2345 [(1,0),(0,0)] D [] [2347] [] [] [((0,0),(1,0))]
DISCARD 2346 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2347 [(0,0)] HALF_D_PLUS_2 [2345] [] [] [] []
IDLE 2348 [(0,0)] 17 [] [] [] [] []
INJECT_T 2349 [(0,1)] D [] [] [] [] []
MERGE 2350 [(0,1),(0,0)] D [] [2352] [] [] [((0,0),(0,1))]
DISCARD 2351 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2352 [(0,0)] HALF_D_PLUS_2 [2350] [] [] [] []
IDLE 2353 [(0,0)] 9 [] [] [] [] []
INJECT_T 2354 [(1,0)] D [] [] [] [] []
MERGE 2355 [(1,0),(0,0)] D [] [2357] [] [] [((0,0),(1,0))]
DISCARD 2356 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2357 [(0,0)] HALF_D_PLUS_2 [2355] [] [] [] []
IDLE 2358 [(0,0)] 38 [] [] [] [] []
INJECT_T 2359 [(0,1)] D [] [] [] [] []
MERGE 2360 [(0,1),(0,0)] D [] [2362] [] [] [((0,0),(0,1))]
DISCARD 2361 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2362 [(0,0)] HALF_D_PLUS_2 [2360] [] [] [] []
IDLE 2363 [(0,0)] 33 [] [] [] [] []
INJECT_T 2364 [(1,0)] D [] [] [] [] []
MERGE 2365 [(1,0),(0,0)] D [] [2367] [] [] [((0,0),(1,0))]
DISCARD 2366 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2367 [(0,0)] HALF_D_PLUS_2 [2365] [] [] [] []
IDLE 2368 [(0,0)] 3 [] [] [] [] []
INJECT_T 2369 [(0,1)] D [] [] [] [] []
MERGE 2370 [(0,1),(0,0)] D [] [2372] [] [] [((0,0),(0,1))]
DISCARD 2371 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2372 [(0,0)] HALF_D_PLUS_2 [2370] [] [] [] []
IDLE 2373 [(0,0)] 17 [] [] [] [] []
INJECT_T 2374 [(1,0)] D [] [] [] [] []
MERGE 2375 [(1,0),(0,0)] D [] [2377] [] [] [((0,0),(1,0))]
DISCARD 2376 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2377 [(0,0)] HALF_D_PLUS_2 [2375] [] [] [] []
IDLE 2378 [(0,0)] 11 [] [] [] [] []
INJECT_T 2379 [(0,1)] D [] [] [] [] []
MERGE 2380 [(0,1),(0,0)] D [] [2382] [] [] [((0,0),(0,1))]
DISCARD 2381 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2382 [(0,0)] HALF_D_PLUS_2 [2380] [] [] [] []
IDLE 2383 [(0,0)] 1 [] [] [] [] []
INJECT_T 2384 [(1,0)] D [] [] [] [] []
MERGE 2385 [(1,0),(0,0)] D [] [2387] [] [] [((0,0),(1,0))]
DISCARD 2386 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2387 [(0,0)] HALF_D_PLUS_2 [2385] [] [] [] []
IDLE 2388 [(0,0)] 40 [] [] [] [] []
INJECT_T 2389 [(0,1)] D [] [] [] [] []
MERGE 2390 [(0,1),(0,0)] D [] [2392] [] [] [((0,0),(0,1))]
DISCARD 2391 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2392 [(0,0)] HALF_D_PLUS_2 [2390] [] [] [] []
IDLE 2393 [(0,0)] 12 [] [] [] [] []
INJECT_T 2394 [(1,0)] D [] [] [] [] []
MERGE 2395 [(1,0),(0,0)] D [] [2397] [] [] [((0,0),(1,0))]
DISCARD 2396 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2397 [(0,0)] HALF_D_PLUS_2 [2395] [] [] [] []
IDLE 2398 [(0,0)] 15 [] [] [] [] []
INJECT_T 2399 [(0,1)] D [] [] [] [] []
MERGE 2400 [(0,1),(0,0)] D [] [2402] [] [] [((0,0),(0,1))]
DISCARD 2401 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2402 [(0,0)] HALF_D_PLUS_2 [2400] [] [] [] []
IDLE 2403 [(0,0)] 19 [] [] [] [] []
INJECT_T 2404 [(1,0)] D [] [] [] [] []
MERGE 2405 [(1,0),(0,0)] D [] [2407] [] [] [((0,0),(1,0))]
DISCARD 2406 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2407 [(0,0)] HALF_D_PLUS_2 [2405] [] [] [] []
IDLE 2408 [(0,0)] 4 [] [] [] [] []
INJECT_T 2409 [(0,1)] D [] [] [] [] []
MERGE 2410 [(0,1),(0,0)] D [] [2412] [] [] [((0,0),(0,1))]
DISCARD 2411 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2412 [(0,0)] HALF_D_PLUS_2 [2410] [] [] [] []
IDLE 2413 [(0,0)] 21 [] [] [] [] []
INJECT_T 2414 [(1,0)] D [] [] [] [] []
MERGE 2415 [(1,0),(0,0)] D [] [2417] [] [] [((0,0),(1,0))]
DISCARD 2416 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2417 [(0,0)] HALF_D_PLUS_2 [2415] [] [] [] []
IDLE 2418 [(0,0)] 32 [] [] [] [] []
INJECT_T 2419 [(0,1)] D [] [] [] [] []
MERGE 2420 [(0,1),(0,0)] D [] [2422] [] [] [((0,0),(0,1))]
DISCARD 2421 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2422 [(0,0)] HALF_D_PLUS_2 [2420] [] [] [] []
IDLE 2423 [(0,0)] 15 [] [] [] [] []
INJECT_T 2424 [(1,0)] D [] [] [] [] []
MERGE 2425 [(1,0),(0,0)] D [] [2427] [] [] [((0,0),(1,0))]
DISCARD 2426 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2427 [(0,0)] HALF_D_PLUS_2 [2425] [] [] [] []
IDLE 2428 [(0,0)] 32 [] [] [] [] []
INJECT_T 2429 [(0,1)] D [] [] [] [] []
MERGE 2430 [(0,1),(0,0)] D [] [2432] [] [] [((0,0),(0,1))]
DISCARD 2431 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2432 [(0,0)] HALF_D_PLUS_2 [2430] [] [] [] []
IDLE 2433 [(0,0)] 15 [] [] [] [] []
INJECT_T 2434 [(1,0)] D [] [] [] [] []
MERGE 2435 [(1,0),(0,0)] D [] [2437] [] [] [((0,0),(1,0))]
DISCARD 2436 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2437 [(0,0)] HALF_D_PLUS_2 [2435] [] [] [] []
IDLE 2438 [(0,0)] 10 [] [] [] [] []
INJECT_T 2439 [(0,1)] D [] [] [] [] []
MERGE 2440 [(0,1),(0,0)] D [] [2442] [] [] [((0,0),(0,1))]
DISCARD 2441 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2442 [(0,0)] HALF_D_PLUS_2 [2440] [] [] [] []
IDLE 2443 [(0,0)] 16 [] [] [] [] []
INJECT_T 2444 [(1,0)] D [] [] [] [] []
MERGE 2445 [(1,0),(0,0)] D [] [2447] [] [] [((0,0),(1,0))]
DISCARD 2446 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2447 [(0,0)] HALF_D_PLUS_2 [2445] [] [] [] []
IDLE 2448 [(0,0)] 26 [] [] [] [] []
INJECT_T 2449 [(0,1)] D [] [] [] [] []
MERGE 2450 [(0,1),(0,0)] D [] [2452] [] [] [((0,0),(0,1))]
DISCARD 2451 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2452 [(0,0)] HALF_D_PLUS_2 [2450] [] [] [] []
INJECT_T 2453 [(1,0)] D [] [] [] [] []
MERGE 2454 [(1,0),(0,0)] D [] [2456] [] [] [((0,0),(1,0))]
DISCARD 2455 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2456 [(0,0)] HALF_D_PLUS_2 [2454] [] [] [] []
IDLE 2457 [(0,0)] 41 [] [] [] [] []
INJECT_T 2458 [(0,1)] D [] [] [] [] []
MERGE 2459 [(0,1),(0,0)] D [] [2461] [] [] [((0,0),(0,1))]
DISCARD 2460 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2461 [(0,0)] HALF_D_PLUS_2 [2459] [] [] [] []
IDLE 2462 [(0,0)] 17 [] [] [] [] []
INJECT_T 2463 [(1,0)] D [] [] [] [] []
MERGE 2464 [(1,0),(0,0)] D [] [2466] [] [] [((0,0),(1,0))]
DISCARD 2465 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2466 [(0,0)] HALF_D_PLUS_2 [2464] [] [] [] []
IDLE 2467 [(0,0)] 14 [] [] [] [] []
INJECT_T 2468 [(0,1)] D [] [] [] [] []
MERGE 2469 [(0,1),(0,0)] D [] [2471] [] [] [((0,0),(0,1))]
DISCARD 2470 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2471 [(0,0)] HALF_D_PLUS_2 [2469] [] [] [] []
IDLE 2472 [(0,0)] 12 [] [] [] [] []
INJECT_T 2473 [(1,0)] D [] [] [] [] []
MERGE 2474 [(1,0),(0,0)] D [] [2476] [] [] [((0,0),(1,0))]
DISCARD 2475 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2476 [(0,0)] HALF_D_PLUS_2 [2474] [] [] [] []
IDLE 2477 [(0,0)] 6 [] [] [] [] []
INJECT_T 2478 [(0,1)] D [] [] [] [] []
MERGE 2479 [(0,1),(0,0)] D [] [2481] [] [] [((0,0),(0,1))]
DISCARD 2480 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2481 [(0,0)] HALF_D_PLUS_2 [2479] [] [] [] []
IDLE 2482 [(0,0)] 11 [] [] [] [] []
INJECT_T 2483 [(1,0)] D [] [] [] [] []
MERGE 2484 [(1,0),(0,0)] D [] [2486] [] [] [((0,0),(1,0))]
DISCARD 2485 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2486 [(0,0)] HALF_D_PLUS_2 [2484] [] [] [] []
IDLE 2487 [(0,0)] 37 [] [] [] [] []
INJECT_T 2488 [(0,1)] D [] [] [] [] []
MERGE 2489 [(0,1),(0,0)] D [] [2491] [] [] [((0,0),(0,1))]
DISCARD 2490 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2491 [(0,0)] HALF_D_PLUS_2 [2489] [] [] [] []
IDLE 2492 [(0,0)] 16 [] [] [] [] []
INJECT_T 2493 [(1,0)] D [] [] [] [] []
MERGE 2494 [(1,0),(0,0)] D [] [2496] [] [] [((0,0),(1,0))]
DISCARD 2495 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2496 [(0,0)] HALF_D_PLUS_2 [2494] [] [] [] []
IDLE 2497 [(0,0)] 20 [] [] [] [] []
INJECT_T 2498 [(0,1)] D [] [] [] [] []
MERGE 2499 [(0,1),(0,0)] D [] [2501] [] [] [((0,0),(0,1))]
DISCARD 2500 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2501 [(0,0)] HALF_D_PLUS_2 [2499] [] [] [] []
IDLE 2502 [(0,0)] 5 [] [] [] [] []
INJECT_T 2503 [(1,0)] D [] [] [] [] []
MERGE 2504 [(1,0),(0,0)] D [] [2506] [] [] [((0,0),(1,0))]
DISCARD 2505 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2506 [(0,0)] HALF_D_PLUS_2 [2504] [] [] [] []
IDLE 2507 [(0,0)] 25 [] [] [] [] []
INJECT_T 2508 [(0,1)] D [] [] [] [] []
MERGE 2509 [(0,1),(0,0)] D [] [2511] [] [] [((0,0),(0,1))]
DISCARD 2510 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2511 [(0,0)] HALF_D_PLUS_2 [2509] [] [] [] []
IDLE 2512 [(0,0)] 26 [] [] [] [] []
INJECT_T 2513 [(1,0)] D [] [] [] [] []
MERGE 2514 [(1,0),(0,0)] D [] [2516] [] [] [((0,0),(1,0))]
DISCARD 2515 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2516 [(0,0)] HALF_D_PLUS_2 [2514] [] [] [] []
IDLE 2517 [(0,0)] 31 [] [] [] [] []
INJECT_T 2518 [(0,1)] D [] [] [] [] []
MERGE 2519 [(0,1),(0,0)] D [] [2521] [] [] [((0,0),(0,1))]
DISCARD 2520 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2521 [(0,0)] HALF_D_PLUS_2 [2519] [] [] [] []
IDLE 2522 [(0,0)] 8 [] [] [] [] []
INJECT_T 2523 [(1,0)] D [] [] [] [] []
MERGE 2524 [(1,0),(0,0)] D [] [2526] [] [] [((0,0),(1,0))]
DISCARD 2525 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2526 [(0,0)] HALF_D_PLUS_2 [2524] [] [] [] []
IDLE 2527 [(0,0)] 3 [] [] [] [] []
INJECT_T 2528 [(0,1)] D [] [] [] [] []
MERGE 2529 [(0,1),(0,0)] D [] [2531] [] [] [((0,0),(0,1))]
DISCARD 2530 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2531 [(0,0)] HALF_D_PLUS_2 [2529] [] [] [] []
IDLE 2532 [(0,0)] 14 [] [] [] [] []
INJECT_T 2533 [(1,0)] D [] [] [] [] []
MERGE 2534 [(1,0),(0,0)] D [] [2536] [] [] [((0,0),(1,0))]
DISCARD 2535 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2536 [(0,0)] HALF_D_PLUS_2 [2534] [] [] [] []
IDLE 2537 [(0,0)] 9 [] [] [] [] []
INJECT_T 2538 [(0,1)] D [] [] [] [] []
MERGE 2539 [(0,1),(0,0)] D [] [2541] [] [] [((0,0),(0,1))]
DISCARD 2540 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2541 [(0,0)] HALF_D_PLUS_2 [2539] [] [] [] []
IDLE 2542 [(0,0)] 27 [] [] [] [] []
INJECT_T 2543 [(1,0)] D [] [] [] [] []
MERGE 2544 [(1,0),(0,0)] D [] [2546] [] [] [((0,0),(1,0))]
DISCARD 2545 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2546 [(0,0)] HALF_D_PLUS_2 [2544] [] [] [] []
IDLE 2547 [(0,0)] 30 [] [] [] [] []
INJECT_T 2548 [(0,1)] D [] [] [] [] []
MERGE 2549 [(0,1),(0,0)] D [] [2551] [] [] [((0,0),(0,1))]
DISCARD 2550 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2551 [(0,0)] HALF_D_PLUS_2 [2549] [] [] [] []
IDLE 2552 [(0,0)] 32 [] [] [] [] []
INJECT_T 2553 [(1,0)] D [] [] [] [] []
MERGE 2554 [(1,0),(0,0)] D [] [2556] [] [] [((0,0),(1,0))]
DISCARD 2555 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2556 [(0,0)] HALF_D_PLUS_2 [2554] [] [] [] []
IDLE 2557 [(0,0)] 36 [] [] [] [] []
INJECT_T 2558 [(0,1)] D [] [] [] [] []
MERGE 2559 [(0,1),(0,0)] D [] [2561] [] [] [((0,0),(0,1))]
DISCARD 2560 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2561 [(0,0)] HALF_D_PLUS_2 [2559] [] [] [] []
IDLE 2562 [(0,0)] 11 [] [] [] [] []
INJECT_T 2563 [(1,0)] D [] [] [] [] []
MERGE 2564 [(1,0),(0,0)] D [] [2566] [] [] [((0,0),(1,0))]
DISCARD 2565 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2566 [(0,0)] HALF_D_PLUS_2 [2564] [] [] [] []
IDLE 2567 [(0,0)] 15 [] [] [] [] []
INJECT_T 2568 [(0,1)] D [] [] [] [] []
MERGE 2569 [(0,1),(0,0)] D [] [2571] [] [] [((0,0),(0,1))]
DISCARD 2570 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2571 [(0,0)] HALF_D_PLUS_2 [2569] [] [] [] []
IDLE 2572 [(0,0)] 10 [] [] [] [] []
INJECT_T 2573 [(1,0)] D [] [] [] [] []
MERGE 2574 [(1,0),(0,0)] D [] [2576] [] [] [((0,0),(1,0))]
DISCARD 2575 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2576 [(0,0)] HALF_D_PLUS_2 [2574] [] [] [] []
IDLE 2577 [(0,0)] 21 [] [] [] [] []
INJECT_T 2578 [(0,1)] D [] [] [] [] []
MERGE 2579 [(0,1),(0,0)] D [] [2581] [] [] [((0,0),(0,1))]
DISCARD 2580 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2581 [(0,0)] HALF_D_PLUS_2 [2579] [] [] [] []
IDLE 2582 [(0,0)] 2 [] [] [] [] []
INJECT_T 2583 [(1,0)] D [] [] [] [] []
MERGE 2584 [(1,0),(0,0)] D [] [2586] [] [] [((0,0),(1,0))]
DISCARD 2585 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2586 [(0,0)] HALF_D_PLUS_2 [2584] [] [] [] []
IDLE 2587 [(0,0)] 40 [] [] [] [] []
INJECT_T 2588 [(0,1)] D [] [] [] [] []
MERGE 2589 [(0,1),(0,0)] D [] [2591] [] [] [((0,0),(0,1))]
DISCARD 2590 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2591 [(0,0)] HALF_D_PLUS_2 [2589] [] [] [] []
IDLE 2592 [(0,0)] 13 [] [] [] [] []
INJECT_T 2593 [(1,0)] D [] [] [] [] []
MERGE 2594 [(1,0),(0,0)] D [] [2596] [] [] [((0,0),(1,0))]
DISCARD 2595 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2596 [(0,0)] HALF_D_PLUS_2 [2594] [] [] [] []
IDLE 2597 [(0,0)] 27 [] [] [] [] []
INJECT_T 2598 [(0,1)] D [] [] [] [] []
MERGE 2599 [(0,1),(0,0)] D [] [2601] [] [] [((0,0),(0,1))]
DISCARD 2600 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2601 [(0,0)] HALF_D_PLUS_2 [2599] [] [] [] []
IDLE 2602 [(0,0)] 34 [] [] [] [] []
INJECT_T 2603 [(1,0)] D [] [] [] [] []
MERGE 2604 [(1,0),(0,0)] D [] [2606] [] [] [((0,0),(1,0))]
DISCARD 2605 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2606 [(0,0)] HALF_D_PLUS_2 [2604] [] [] [] []
IDLE 2607 [(0,0)] 42 [] [] [] [] []
INJECT_T 2608 [(0,1)] D [] [] [] [] []
MERGE 2609 [(0,1),(0,0)] D [] [2611] [] [] [((0,0),(0,1))]
DISCARD 2610 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2611 [(0,0)] HALF_D_PLUS_2 [2609] [] [] [] []
IDLE 2612 [(0,0)] 12 [] [] [] [] []
INJECT_T 2613 [(1,0)] D [] [] [] [] []
MERGE 2614 [(1,0),(0,0)] D [] [2616] [] [] [((0,0),(1,0))]
DISCARD 2615 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2616 [(0,0)] HALF_D_PLUS_2 [2614] [] [] [] []
IDLE 2617 [(0,0)] 32 [] [] [] [] []
INJECT_T 2618 [(0,1)] D [] [] [] [] []
MERGE 2619 [(0,1),(0,0)] D [] [2621] [] [] [((0,0),(0,1))]
DISCARD 2620 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2621 [(0,0)] HALF_D_PLUS_2 [2619] [] [] [] []
IDLE 2622 [(0,0)] 33 [] [] [] [] []
INJECT_T 2623 [(1,0)] D [] [] [] [] []
MERGE 2624 [(1,0),(0,0)] D [] [2626] [] [] [((0,0),(1,0))]
DISCARD 2625 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2626 [(0,0)] HALF_D_PLUS_2 [2624] [] [] [] []
IDLE 2627 [(0,0)] 27 [] [] [] [] []
INJECT_T 2628 [(0,1)] D [] [] [] [] []
MERGE 2629 [(0,1),(0,0)] D [] [2631] [] [] [((0,0),(0,1))]
DISCARD 2630 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2631 [(0,0)] HALF_D_PLUS_2 [2629] [] [] [] []
IDLE 2632 [(0,0)] 7 [] [] [] [] []
INJECT_T 2633 [(1,0)] D [] [] [] [] []
MERGE 2634 [(1,0),(0,0)] D [] [2636] [] [] [((0,0),(1,0))]
DISCARD 2635 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2636 [(0,0)] HALF_D_PLUS_2 [2634] [] [] [] []
IDLE 2637 [(0,0)] 17 [] [] [] [] []
INJECT_T 2638 [(0,1)] D [] [] [] [] []
MERGE 2639 [(0,1),(0,0)] D [] [2641] [] [] [((0,0),(0,1))]
DISCARD 2640 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2641 [(0,0)] HALF_D_PLUS_2 [2639] [] [] [] []
IDLE 2642 [(0,0)] 8 [] [] [] [] []
INJECT_T 2643 [(1,0)] D [] [] [] [] []
MERGE 2644 [(1,0),(0,0)] D [] [2646] [] [] [((0,0),(1,0))]
DISCARD 2645 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2646 [(0,0)] HALF_D_PLUS_2 [2644] [] [] [] []
IDLE 2647 [(0,0)] 18 [] [] [] [] []
INJECT_T 2648 [(0,1)] D [] [] [] [] []
MERGE 2649 [(0,1),(0,0)] D [] [2651] [] [] [((0,0),(0,1))]
DISCARD 2650 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2651 [(0,0)] HALF_D_PLUS_2 [2649] [] [] [] []
IDLE 2652 [(0,0)] 42 [] [] [] [] []
INJECT_T 2653 [(1,0)] D [] [] [] [] []
MERGE 2654 [(1,0),(0,0)] D [] [2656] [] [] [((0,0),(1,0))]
DISCARD 2655 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2656 [(0,0)] HALF_D_PLUS_2 [2654] [] [] [] []
IDLE 2657 [(0,0)] 19 [] [] [] [] []
INJECT_T 2658 [(0,1)] D [] [] [] [] []
MERGE 2659 [(0,1),(0,0)] D [] [2661] [] [] [((0,0),(0,1))]
DISCARD 2660 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2661 [(0,0)] HALF_D_PLUS_2 [2659] [] [] [] []
IDLE 2662 [(0,0)] 11 [] [] [] [] []
INJECT_T 2663 [(1,0)] D [] [] [] [] []
MERGE 2664 [(1,0),(0,0)] D [] [2666] [] [] [((0,0),(1,0))]
DISCARD 2665 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2666 [(0,0)] HALF_D_PLUS_2 [2664] [] [] [] []
IDLE 2667 [(0,0)] 18 [] [] [] [] []
INJECT_T 2668 [(0,1)] D [] [] [] [] []
MERGE 2669 [(0,1),(0,0)] D [] [2671] [] [] [((0,0),(0,1))]
DISCARD 2670 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2671 [(0,0)] HALF_D_PLUS_2 [2669] [] [] [] []
IDLE 2672 [(0,0)] 29 [] [] [] [] []
INJECT_T 2673 [(1,0)] D [] [] [] [] []
MERGE 2674 [(1,0),(0,0)] D [] [2676] [] [] [((0,0),(1,0))]
DISCARD 2675 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2676 [(0,0)] HALF_D_PLUS_2 [2674] [] [] [] []
IDLE 2677 [(0,0)] 27 [] [] [] [] []
INJECT_T 2678 [(0,1)] D [] [] [] [] []
MERGE 2679 [(0,1),(0,0)] D [] [2681] [] [] [((0,0),(0,1))]
DISCARD 2680 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2681 [(0,0)] HALF_D_PLUS_2 [2679] [] [] [] []
IDLE 2682 [(0,0)] 5 [] [] [] [] []
INJECT_T 2683 [(1,0)] D [] [] [] [] []
MERGE 2684 [(1,0),(0,0)] D [] [2686] [] [] [((0,0),(1,0))]
DISCARD 2685 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2686 [(0,0)] HALF_D_PLUS_2 [2684] [] [] [] []
IDLE 2687 [(0,0)] 2 [] [] [] [] []
INJECT_T 2688 [(0,1)] D [] [] [] [] []
MERGE 2689 [(0,1),(0,0)] D [] [2691] [] [] [((0,0),(0,1))]
DISCARD 2690 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2691 [(0,0)] HALF_D_PLUS_2 [2689] [] [] [] []
IDLE 2692 [(0,0)] 32 [] [] [] [] []
INJECT_T 2693 [(1,0)] D [] [] [] [] []
MERGE 2694 [(1,0),(0,0)] D [] [2696] [] [] [((0,0),(1,0))]
DISCARD 2695 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2696 [(0,0)] HALF_D_PLUS_2 [2694] [] [] [] []
IDLE 2697 [(0,0)] 6 [] [] [] [] []
INJECT_T 2698 [(0,1)] D [] [] [] [] []
MERGE 2699 [(0,1),(0,0)] D [] [2701] [] [] [((0,0),(0,1))]
DISCARD 2700 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2701 [(0,0)] HALF_D_PLUS_2 [2699] [] [] [] []
IDLE 2702 [(0,0)] 1 [] [] [] [] []
INJECT_T 2703 [(1,0)] D [] [] [] [] []
MERGE 2704 [(1,0),(0,0)] D [] [2706] [] [] [((0,0),(1,0))]
DISCARD 2705 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2706 [(0,0)] HALF_D_PLUS_2 [2704] [] [] [] []
IDLE 2707 [(0,0)] 26 [] [] [] [] []
INJECT_T 2708 [(0,1)] D [] [] [] [] []
MERGE 2709 [(0,1),(0,0)] D [] [2711] [] [] [((0,0),(0,1))]
DISCARD 2710 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2711 [(0,0)] HALF_D_PLUS_2 [2709] [] [] [] []
IDLE 2712 [(0,0)] 2 [] [] [] [] []
INJECT_T 2713 [(1,0)] D [] [] [] [] []
MERGE 2714 [(1,0),(0,0)] D [] [2716] [] [] [((0,0),(1,0))]
DISCARD 2715 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2716 [(0,0)] HALF_D_PLUS_2 [2714] [] [] [] []
IDLE 2717 [(0,0)] 22 [] [] [] [] []
INJECT_T 2718 [(0,1)] D [] [] [] [] []
MERGE 2719 [(0,1),(0,0)] D [] [2721] [] [] [((0,0),(0,1))]
DISCARD 2720 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2721 [(0,0)] HALF_D_PLUS_2 [2719] [] [] [] []
IDLE 2722 [(0,0)] 20 [] [] [] [] []
INJECT_T 2723 [(1,0)] D [] [] [] [] []
MERGE 2724 [(1,0),(0,0)] D [] [2726] [] [] [((0,0),(1,0))]
DISCARD 2725 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2726 [(0,0)] HALF_D_PLUS_2 [2724] [] [] [] []
IDLE 2727 [(0,0)] 11 [] [] [] [] []
INJECT_T 2728 [(0,1)] D [] [] [] [] []
MERGE 2729 [(0,1),(0,0)] D [] [2731] [] [] [((0,0),(0,1))]
DISCARD 2730 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2731 [(0,0)] HALF_D_PLUS_2 [2729] [] [] [] []
IDLE 2732 [(0,0)] 18 [] [] [] [] []
INJECT_T 2733 [(1,0)] D [] [] [] [] []
MERGE 2734 [(1,0),(0,0)] D [] [2736] [] [] [((0,0),(1,0))]
DISCARD 2735 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2736 [(0,0)] HALF_D_PLUS_2 [2734] [] [] [] []
IDLE 2737 [(0,0)] 1 [] [] [] [] []
INJECT_T 2738 [(0,1)] D [] [] [] [] []
MERGE 2739 [(0,1),(0,0)] D [] [2741] [] [] [((0,0),(0,1))]
DISCARD 2740 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2741 [(0,0)] HALF_D_PLUS_2 [2739] [] [] [] []
IDLE 2742 [(0,0)] 29 [] [] [] [] []
INJECT_T 2743 [(1,0)] D [] [] [] [] []
MERGE 2744 [(1,0),(0,0)] D [] [2746] [] [] [((0,0),(1,0))]
DISCARD 2745 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2746 [(0,0)] HALF_D_PLUS_2 [2744] [] [] [] []
IDLE 2747 [(0,0)] 5 [] [] [] [] []
INJECT_T 2748 [(0,1)] D [] [] [] [] []
MERGE 2749 [(0,1),(0,0)] D [] [2751] [] [] [((0,0),(0,1))]
DISCARD 2750 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2751 [(0,0)] HALF_D_PLUS_2 [2749] [] [] [] []
IDLE 2752 [(0,0)] 3 [] [] [] [] []
INJECT_T 2753 [(1,0)] D [] [] [] [] []
MERGE 2754 [(1,0),(0,0)] D [] [2756] [] [] [((0,0),(1,0))]
DISCARD 2755 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2756 [(0,0)] HALF_D_PLUS_2 [2754] [] [] [] []
IDLE 2757 [(0,0)] 41 [] [] [] [] []
INJECT_T 2758 [(0,1)] D [] [] [] [] []
MERGE 2759 [(0,1),(0,0)] D [] [2761] [] [] [((0,0),(0,1))]
DISCARD 2760 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2761 [(0,0)] HALF_D_PLUS_2 [2759] [] [] [] []
IDLE 2762 [(0,0)] 21 [] [] [] [] []
INJECT_T 2763 [(1,0)] D [] [] [] [] []
MERGE 2764 [(1,0),(0,0)] D [] [2766] [] [] [((0,0),(1,0))]
DISCARD 2765 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2766 [(0,0)] HALF_D_PLUS_2 [2764] [] [] [] []
IDLE 2767 [(0,0)] 19 [] [] [] [] []
INJECT_T 2768 [(0,1)] D [] [] [] [] []
MERGE 2769 [(0,1),(0,0)] D [] [2771] [] [] [((0,0),(0,1))]
DISCARD 2770 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2771 [(0,0)] HALF_D_PLUS_2 [2769] [] [] [] []
IDLE 2772 [(0,0)] 25 [] [] [] [] []
INJECT_T 2773 [(1,0)] D [] [] [] [] []
MERGE 2774 [(1,0),(0,0)] D [] [2776] [] [] [((0,0),(1,0))]
DISCARD 2775 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2776 [(0,0)] HALF_D_PLUS_2 [2774] [] [] [] []
IDLE 2777 [(0,0)] 7 [] [] [] [] []
INJECT_T 2778 [(0,1)] D [] [] [] [] []
MERGE 2779 [(0,1),(0,0)] D [] [2781] [] [] [((0,0),(0,1))]
DISCARD 2780 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2781 [(0,0)] HALF_D_PLUS_2 [2779] [] [] [] []
IDLE 2782 [(0,0)] 9 [] [] [] [] []
INJECT_T 2783 [(1,0)] D [] [] [] [] []
MERGE 2784 [(1,0),(0,0)] D [] [2786] [] [] [((0,0),(1,0))]
DISCARD 2785 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2786 [(0,0)] HALF_D_PLUS_2 [2784] [] [] [] []
IDLE 2787 [(0,0)] 3 [] [] [] [] []
INJECT_T 2788 [(0,1)] D [] [] [] [] []
MERGE 2789 [(0,1),(0,0)] D [] [2791] [] [] [((0,0),(0,1))]
DISCARD 2790 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2791 [(0,0)] HALF_D_PLUS_2 [2789] [] [] [] []
IDLE 2792 [(0,0)] 34 [] [] [] [] []
INJECT_T 2793 [(1,0)] D [] [] [] [] []
MERGE 2794 [(1,0),(0,0)] D [] [2796] [] [] [((0,0),(1,0))]
DISCARD 2795 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2796 [(0,0)] HALF_D_PLUS_2 [2794] [] [] [] []
IDLE 2797 [(0,0)] 34 [] [] [] [] []
INJECT_T 2798 [(0,1)] D [] [] [] [] []
MERGE 2799 [(0,1),(0,0)] D [] [2801] [] [] [((0,0),(0,1))]
DISCARD 2800 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2801 [(0,0)] HALF_D_PLUS_2 [2799] [] [] [] []
IDLE 2802 [(0,0)] 27 [] [] [] [] []
INJECT_T 2803 [(1,0)] D [] [] [] [] []
MERGE 2804 [(1,0),(0,0)] D [] [2806] [] [] [((0,0),(1,0))]
DISCARD 2805 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2806 [(0,0)] HALF_D_PLUS_2 [2804] [] [] [] []
IDLE 2807 [(0,0)] 6 [] [] [] [] []
INJECT_T 2808 [(0,1)] D [] [] [] [] []
MERGE 2809 [(0,1),(0,0)] D [] [2811] [] [] [((0,0),(0,1))]
DISCARD 2810 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2811 [(0,0)] HALF_D_PLUS_2 [2809] [] [] [] []
IDLE 2812 [(0,0)] 23 [] [] [] [] []
INJECT_T 2813 [(1,0)] D [] [] [] [] []
MERGE 2814 [(1,0),(0,0)] D [] [2816] [] [] [((0,0),(1,0))]
DISCARD 2815 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2816 [(0,0)] HALF_D_PLUS_2 [2814] [] [] [] []
IDLE 2817 [(0,0)] 19 [] [] [] [] []
INJECT_T 2818 [(0,1)] D [] [] [] [] []
MERGE 2819 [(0,1),(0,0)] D [] [2821] [] [] [((0,0),(0,1))]
DISCARD 2820 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2821 [(0,0)] HALF_D_PLUS_2 [2819] [] [] [] []
INJECT_T 2822 [(1,0)] D [] [] [] [] []
MERGE 2823 [(1,0),(0,0)] D [] [2825] [] [] [((0,0),(1,0))]
DISCARD 2824 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2825 [(0,0)] HALF_D_PLUS_2 [2823] [] [] [] []
IDLE 2826 [(0,0)] 19 [] [] [] [] []
INJECT_T 2827 [(0,1)] D [] [] [] [] []
MERGE 2828 [(0,1),(0,0)] D [] [2830] [] [] [((0,0),(0,1))]
DISCARD 2829 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2830 [(0,0)] HALF_D_PLUS_2 [2828] [] [] [] []
IDLE 2831 [(0,0)] 39 [] [] [] [] []
INJECT_T 2832 [(1,0)] D [] [] [] [] []
MERGE 2833 [(1,0),(0,0)] D [] [2835] [] [] [((0,0),(1,0))]
DISCARD 2834 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2835 [(0,0)] HALF_D_PLUS_2 [2833] [] [] [] []
IDLE 2836 [(0,0)] 23 [] [] [] [] []
INJECT_T 2837 [(0,1)] D [] [] [] [] []
MERGE 2838 [(0,1),(0,0)] D [] [2840] [] [] [((0,0),(0,1))]
DISCARD 2839 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2840 [(0,0)] HALF_D_PLUS_2 [2838] [] [] [] []
IDLE 2841 [(0,0)] 37 [] [] [] [] []
INJECT_T 2842 [(1,0)] D [] [] [] [] []
MERGE 2843 [(1,0),(0,0)] D [] [2845] [] [] [((0,0),(1,0))]
DISCARD 2844 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2845 [(0,0)] HALF_D_PLUS_2 [2843] [] [] [] []
IDLE 2846 [(0,0)] 42 [] [] [] [] []
INJECT_T 2847 [(0,1)] D [] [] [] [] []
MERGE 2848 [(0,1),(0,0)] D [] [2850] [] [] [((0,0),(0,1))]
DISCARD 2849 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2850 [(0,0)] HALF_D_PLUS_2 [2848] [] [] [] []
IDLE 2851 [(0,0)] 4 [] [] [] [] []
INJECT_T 2852 [(1,0)] D [] [] [] [] []
MERGE 2853 [(1,0),(0,0)] D [] [2855] [] [] [((0,0),(1,0))]
DISCARD 2854 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2855 [(0,0)] HALF_D_PLUS_2 [2853] [] [] [] []
IDLE 2856 [(0,0)] 21 [] [] [] [] []
INJECT_T 2857 [(0,1)] D [] [] [] [] []
MERGE 2858 [(0,1),(0,0)] D [] [2860] [] [] [((0,0),(0,1))]
DISCARD 2859 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2860 [(0,0)] HALF_D_PLUS_2 [2858] [] [] [] []
IDLE 2861 [(0,0)] 25 [] [] [] [] []
INJECT_T 2862 [(1,0)] D [] [] [] [] []
MERGE 2863 [(1,0),(0,0)] D [] [2865] [] [] [((0,0),(1,0))]
DISCARD 2864 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2865 [(0,0)] HALF_D_PLUS_2 [2863] [] [] [] []
IDLE 2866 [(0,0)] 3 [] [] [] [] []
INJECT_T 2867 [(0,1)] D [] [] [] [] []
MERGE 2868 [(0,1),(0,0)] D [] [2870] [] [] [((0,0),(0,1))]
DISCARD 2869 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2870 [(0,0)] HALF_D_PLUS_2 [2868] [] [] [] []
IDLE 2871 [(0,0)] 39 [] [] [] [] []
INJECT_T 2872 [(1,0)] D [] [] [] [] []
MERGE 2873 [(1,0),(0,0)] D [] [2875] [] [] [((0,0),(1,0))]
DISCARD 2874 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2875 [(0,0)] HALF_D_PLUS_2 [2873] [] [] [] []
IDLE 2876 [(0,0)] 30 [] [] [] [] []
INJECT_T 2877 [(0,1)] D [] [] [] [] []
MERGE 2878 [(0,1),(0,0)] D [] [2880] [] [] [((0,0),(0,1))]
DISCARD 2879 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2880 [(0,0)] HALF_D_PLUS_2 [2878] [] [] [] []
IDLE 2881 [(0,0)] 24 [] [] [] [] []
INJECT_T 2882 [(1,0)] D [] [] [] [] []
MERGE 2883 [(1,0),(0,0)] D [] [2885] [] [] [((0,0),(1,0))]
DISCARD 2884 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2885 [(0,0)] HALF_D_PLUS_2 [2883] [] [] [] []
IDLE 2886 [(0,0)] 32 [] [] [] [] []
INJECT_T 2887 [(0,1)] D [] [] [] [] []
MERGE 2888 [(0,1),(0,0)] D [] [2890] [] [] [((0,0),(0,1))]
DISCARD 2889 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2890 [(0,0)] HALF_D_PLUS_2 [2888] [] [] [] []
IDLE 2891 [(0,0)] 34 [] [] [] [] []
INJECT_T 2892 [(1,0)] D [] [] [] [] []
MERGE 2893 [(1,0),(0,0)] D [] [2895] [] [] [((0,0),(1,0))]
DISCARD 2894 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2895 [(0,0)] HALF_D_PLUS_2 [2893] [] [] [] []
IDLE 2896 [(0,0)] 36 [] [] [] [] []
INJECT_T 2897 [(0,1)] D [] [] [] [] []
MERGE 2898 [(0,1),(0,0)] D [] [2900] [] [] [((0,0),(0,1))]
DISCARD 2899 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2900 [(0,0)] HALF_D_PLUS_2 [2898] [] [] [] []
IDLE 2901 [(0,0)] 13 [] [] [] [] []
INJECT_T 2902 [(1,0)] D [] [] [] [] []
MERGE 2903 [(1,0),(0,0)] D [] [2905] [] [] [((0,0),(1,0))]
DISCARD 2904 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2905 [(0,0)] HALF_D_PLUS_2 [2903] [] [] [] []
INJECT_T 2906 [(0,1)] D [] [] [] [] []
MERGE 2907 [(0,1),(0,0)] D [] [2909] [] [] [((0,0),(0,1))]
DISCARD 2908 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2909 [(0,0)] HALF_D_PLUS_2 [2907] [] [] [] []
IDLE 2910 [(0,0)] 35 [] [] [] [] []
INJECT_T 2911 [(1,0)] D [] [] [] [] []
MERGE 2912 [(1,0),(0,0)] D [] [2914] [] [] [((0,0),(1,0))]
DISCARD 2913 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2914 [(0,0)] HALF_D_PLUS_2 [2912] [] [] [] []
IDLE 2915 [(0,0)] 39 [] [] [] [] []
INJECT_T 2916 [(0,1)] D [] [] [] [] []
MERGE 2917 [(0,1),(0,0)] D [] [2919] [] [] [((0,0),(0,1))]
DISCARD 2918 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2919 [(0,0)] HALF_D_PLUS_2 [2917] [] [] [] []
IDLE 2920 [(0,0)] 16 [] [] [] [] []
INJECT_T 2921 [(1,0)] D [] [] [] [] []
MERGE 2922 [(1,0),(0,0)] D [] [2924] [] [] [((0,0),(1,0))]
DISCARD 2923 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2924 [(0,0)] HALF_D_PLUS_2 [2922] [] [] [] []
IDLE 2925 [(0,0)] 30 [] [] [] [] []
INJECT_T 2926 [(0,1)] D [] [] [] [] []
MERGE 2927 [(0,1),(0,0)] D [] [2929] [] [] [((0,0),(0,1))]
DISCARD 2928 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2929 [(0,0)] HALF_D_PLUS_2 [2927] [] [] [] []
IDLE 2930 [(0,0)] 42 [] [] [] [] []
INJECT_T 2931 [(1,0)] D [] [] [] [] []
MERGE 2932 [(1,0),(0,0)] D [] [2934] [] [] [((0,0),(1,0))]
DISCARD 2933 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2934 [(0,0)] HALF_D_PLUS_2 [2932] [] [] [] []
IDLE 2935 [(0,0)] 29 [] [] [] [] []
INJECT_T 2936 [(0,1)] D [] [] [] [] []
MERGE 2937 [(0,1),(0,0)] D [] [2939] [] [] [((0,0),(0,1))]
DISCARD 2938 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2939 [(0,0)] HALF_D_PLUS_2 [2937] [] [] [] []
IDLE 2940 [(0,0)] 9 [] [] [] [] []
INJECT_T 2941 [(1,0)] D [] [] [] [] []
MERGE 2942 [(1,0),(0,0)] D [] [2944] [] [] [((0,0),(1,0))]
DISCARD 2943 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2944 [(0,0)] HALF_D_PLUS_2 [2942] [] [] [] []
IDLE 2945 [(0,0)] 29 [] [] [] [] []
INJECT_T 2946 [(0,1)] D [] [] [] [] []
MERGE 2947 [(0,1),(0,0)] D [] [2949] [] [] [((0,0),(0,1))]
DISCARD 2948 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2949 [(0,0)] HALF_D_PLUS_2 [2947] [] [] [] []
IDLE 2950 [(0,0)] 27 [] [] [] [] []
INJECT_T 2951 [(1,0)] D [] [] [] [] []
MERGE 2952 [(1,0),(0,0)] D [] [2954] [] [] [((0,0),(1,0))]
DISCARD 2953 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2954 [(0,0)] HALF_D_PLUS_2 [2952] [] [] [] []
IDLE 2955 [(0,0)] 24 [] [] [] [] []
INJECT_T 2956 [(0,1)] D [] [] [] [] []
MERGE 2957 [(0,1),(0,0)] D [] [2959] [] [] [((0,0),(0,1))]
DISCARD 2958 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2959 [(0,0)] HALF_D_PLUS_2 [2957] [] [] [] []
IDLE 2960 [(0,0)] 4 [] [] [] [] []
INJECT_T 2961 [(1,0)] D [] [] [] [] []
MERGE 2962 [(1,0),(0,0)] D [] [2964] [] [] [((0,0),(1,0))]
DISCARD 2963 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2964 [(0,0)] HALF_D_PLUS_2 [2962] [] [] [] []
IDLE 2965 [(0,0)] 21 [] [] [] [] []
INJECT_T 2966 [(0,1)] D [] [] [] [] []
MERGE 2967 [(0,1),(0,0)] D [] [2969] [] [] [((0,0),(0,1))]
DISCARD 2968 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2969 [(0,0)] HALF_D_PLUS_2 [2967] [] [] [] []
IDLE 2970 [(0,0)] 15 [] [] [] [] []
INJECT_T 2971 [(1,0)] D [] [] [] [] []
MERGE 2972 [(1,0),(0,0)] D [] [2974] [] [] [((0,0),(1,0))]
DISCARD 2973 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2974 [(0,0)] HALF_D_PLUS_2 [2972] [] [] [] []
IDLE 2975 [(0,0)] 3 [] [] [] [] []
INJECT_T 2976 [(0,1)] D [] [] [] [] []
MERGE 2977 [(0,1),(0,0)] D [] [2979] [] [] [((0,0),(0,1))]
DISCARD 2978 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2979 [(0,0)] HALF_D_PLUS_2 [2977] [] [] [] []
IDLE 2980 [(0,0)] 34 [] [] [] [] []
INJECT_T 2981 [(1,0)] D [] [] [] [] []
MERGE 2982 [(1,0),(0,0)] D [] [2984] [] [] [((0,0),(1,0))]
DISCARD 2983 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2984 [(0,0)] HALF_D_PLUS_2 [2982] [] [] [] []
IDLE 2985 [(0,0)] 21 [] [] [] [] []
INJECT_T 2986 [(0,1)] D [] [] [] [] []
MERGE 2987 [(0,1),(0,0)] D [] [2989] [] [] [((0,0),(0,1))]
DISCARD 2988 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2989 [(0,0)] HALF_D_PLUS_2 [2987] [] [] [] []
IDLE 2990 [(0,0)] 25 [] [] [] [] []
INJECT_T 2991 [(1,0)] D [] [] [] [] []
MERGE 2992 [(1,0),(0,0)] D [] [2994] [] [] [((0,0),(1,0))]
DISCARD 2993 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2994 [(0,0)] HALF_D_PLUS_2 [2992] [] [] [] []
IDLE 2995 [(0,0)] 29 [] [] [] [] []
INJECT_T 2996 [(0,1)] D [] [] [] [] []
MERGE 2997 [(0,1),(0,0)] D [] [2999] [] [] [((0,0),(0,1))]
DISCARD 2998 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2999 [(0,0)] HALF_D_PLUS_2 [2997] [] [] [] []
IDLE 3000 [(0,0)] 33 [] [] [] [] []
INJECT_T 3001 [(1,0)] D [] [] [] [] []
MERGE 3002 [(1,0),(0,0)] D [] [3004] [] [] [((0,0),(1,0))]
DISCARD 3003 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3004 [(0,0)] HALF_D_PLUS_2 [3002] [] [] [] []
IDLE 3005 [(0,0)] 27 [] [] [] [] []
INJECT_T 3006 [(0,1)] D [] [] [] [] []
MERGE 3007 [(0,1),(0,0)] D [] [3009] [] [] [((0,0),(0,1))]
DISCARD 3008 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3009 [(0,0)] HALF_D_PLUS_2 [3007] [] [] [] []
IDLE 3010 [(0,0)] 10 [] [] [] [] []
INJECT_T 3011 [(1,0)] D [] [] [] [] []
MERGE 3012 [(1,0),(0,0)] D [] [3014] [] [] [((0,0),(1,0))]
DISCARD 3013 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3014 [(0,0)] HALF_D_PLUS_2 [3012] [] [] [] []
IDLE 3015 [(0,0)] 13 [] [] [] [] []
INJECT_T 3016 [(0,1)] D [] [] [] [] []
MERGE 3017 [(0,1),(0,0)] D [] [3019] [] [] [((0,0),(0,1))]
DISCARD 3018 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3019 [(0,0)] HALF_D_PLUS_2 [3017] [] [] [] []
IDLE 3020 [(0,0)] 36 [] [] [] [] []
INJECT_T 3021 [(1,0)] D [] [] [] [] []
MERGE 3022 [(1,0),(0,0)] D [] [3024] [] [] [((0,0),(1,0))]
DISCARD 3023 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3024 [(0,0)] HALF_D_PLUS_2 [3022] [] [] [] []
IDLE 3025 [(0,0)] 19 [] [] [] [] []
INJECT_T 3026 [(0,1)] D [] [] [] [] []
MERGE 3027 [(0,1),(0,0)] D [] [3029] [] [] [((0,0),(0,1))]
DISCARD 3028 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3029 [(0,0)] HALF_D_PLUS_2 [3027] [] [] [] []
IDLE 3030 [(0,0)] 40 [] [] [] [] []
INJECT_T 3031 [(1,0)] D [] [] [] [] []
MERGE 3032 [(1,0),(0,0)] D [] [3034] [] [] [((0,0),(1,0))]
DISCARD 3033 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3034 [(0,0)] HALF_D_PLUS_2 [3032] [] [] [] []
IDLE 3035 [(0,0)] 35 [] [] [] [] []
INJECT_T 3036 [(0,1)] D [] [] [] [] []
MERGE 3037 [(0,1),(0,0)] D [] [3039] [] [] [((0,0),(0,1))]
DISCARD 3038 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3039 [(0,0)] HALF_D_PLUS_2 [3037] [] [] [] []
IDLE 3040 [(0,0)] 11 [] [] [] [] []
INJECT_T 3041 [(1,0)] D [] [] [] [] []
MERGE 3042 [(1,0),(0,0)] D [] [3044] [] [] [((0,0),(1,0))]
DISCARD 3043 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3044 [(0,0)] HALF_D_PLUS_2 [3042] [] [] [] []
IDLE 3045 [(0,0)] 27 [] [] [] [] []
INJECT_T 3046 [(0,1)] D [] [] [] [] []
MERGE 3047 [(0,1),(0,0)] D [] [3049] [] [] [((0,0),(0,1))]
DISCARD 3048 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3049 [(0,0)] HALF_D_PLUS_2 [3047] [] [] [] []
IDLE 3050 [(0,0)] 38 [] [] [] [] []
INJECT_T 3051 [(1,0)] D [] [] [] [] []
MERGE 3052 [(1,0),(0,0)] D [] [3054] [] [] [((0,0),(1,0))]
DISCARD 3053 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3054 [(0,0)] HALF_D_PLUS_2 [3052] [] [] [] []
IDLE 3055 [(0,0)] 38 [] [] [] [] []
INJECT_T 3056 [(0,1)] D [] [] [] [] []
MERGE 3057 [(0,1),(0,0)] D [] [3059] [] [] [((0,0),(0,1))]
DISCARD 3058 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3059 [(0,0)] HALF_D_PLUS_2 [3057] [] [] [] []
IDLE 3060 [(0,0)] 25 [] [] [] [] []
INJECT_T 3061 [(1,0)] D [] [] [] [] []
MERGE 3062 [(1,0),(0,0)] D [] [3064] [] [] [((0,0),(1,0))]
DISCARD 3063 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3064 [(0,0)] HALF_D_PLUS_2 [3062] [] [] [] []
IDLE 3065 [(0,0)] 21 [] [] [] [] []
INJECT_T 3066 [(0,1)] D [] [] [] [] []
MERGE 3067 [(0,1),(0,0)] D [] [3069] [] [] [((0,0),(0,1))]
DISCARD 3068 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3069 [(0,0)] HALF_D_PLUS_2 [3067] [] [] [] []
IDLE 3070 [(0,0)] 3 [] [] [] [] []
INJECT_T 3071 [(1,0)] D [] [] [] [] []
MERGE 3072 [(1,0),(0,0)] D [] [3074] [] [] [((0,0),(1,0))]
DISCARD 3073 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3074 [(0,0)] HALF_D_PLUS_2 [3072] [] [] [] []
IDLE 3075 [(0,0)] 21 [] [] [] [] []
INJECT_T 3076 [(0,1)] D [] [] [] [] []
MERGE 3077 [(0,1),(0,0)] D [] [3079] [] [] [((0,0),(0,1))]
DISCARD 3078 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3079 [(0,0)] HALF_D_PLUS_2 [3077] [] [] [] []
IDLE 3080 [(0,0)] 9 [] [] [] [] []
INJECT_T 3081 [(1,0)] D [] [] [] [] []
MERGE 3082 [(1,0),(0,0)] D [] [3084] [] [] [((0,0),(1,0))]
DISCARD 3083 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3084 [(0,0)] HALF_D_PLUS_2 [3082] [] [] [] []
IDLE 3085 [(0,0)] 11 [] [] [] [] []
INJECT_T 3086 [(0,1)] D [] [] [] [] []
MERGE 3087 [(0,1),(0,0)] D [] [3089] [] [] [((0,0),(0,1))]
DISCARD 3088 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3089 [(0,0)] HALF_D_PLUS_2 [3087] [] [] [] []
IDLE 3090 [(0,0)] 12 [] [] [] [] []
INJECT_T 3091 [(1,0)] D [] [] [] [] []
MERGE 3092 [(1,0),(0,0)] D [] [3094] [] [] [((0,0),(1,0))]
DISCARD 3093 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3094 [(0,0)] HALF_D_PLUS_2 [3092] [] [] [] []
IDLE 3095 [(0,0)] 26 [] [] [] [] []
INJECT_T 3096 [(0,1)] D [] [] [] [] []
MERGE 3097 [(0,1),(0,0)] D [] [3099] [] [] [((0,0),(0,1))]
DISCARD 3098 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3099 [(0,0)] HALF_D_PLUS_2 [3097] [] [] [] []
IDLE 3100 [(0,0)] 20 [] [] [] [] []
INJECT_T 3101 [(1,0)] D [] [] [] [] []
MERGE 3102 [(1,0),(0,0)] D [] [3104] [] [] [((0,0),(1,0))]
DISCARD 3103 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3104 [(0,0)] HALF_D_PLUS_2 [3102] [] [] [] []
IDLE 3105 [(0,0)] 1 [] [] [] [] []
INJECT_T 3106 [(0,1)] D [] [] [] [] []
MERGE 3107 [(0,1),(0,0)] D [] [3109] [] [] [((0,0),(0,1))]
DISCARD 3108 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3109 [(0,0)] HALF_D_PLUS_2 [3107] [] [] [] []
IDLE 3110 [(0,0)] 8 [] [] [] [] []
INJECT_T 3111 [(1,0)] D [] [] [] [] []
MERGE 3112 [(1,0),(0,0)] D [] [3114] [] [] [((0,0),(1,0))]
DISCARD 3113 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3114 [(0,0)] HALF_D_PLUS_2 [3112] [] [] [] []
IDLE 3115 [(0,0)] 24 [] [] [] [] []
INJECT_T 3116 [(0,1)] D [] [] [] [] []
MERGE 3117 [(0,1),(0,0)] D [] [3119] [] [] [((0,0),(0,1))]
DISCARD 3118 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3119 [(0,0)] HALF_D_PLUS_2 [3117] [] [] [] []
IDLE 3120 [(0,0)] 20 [] [] [] [] []
INJECT_T 3121 [(1,0)] D [] [] [] [] []
MERGE 3122 [(1,0),(0,0)] D [] [3124] [] [] [((0,0),(1,0))]
DISCARD 3123 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3124 [(0,0)] HALF_D_PLUS_2 [3122] [] [] [] []
IDLE 3125 [(0,0)] 32 [] [] [] [] []
INJECT_T 3126 [(0,1)] D [] [] [] [] []
MERGE 3127 [(0,1),(0,0)] D [] [3129] [] [] [((0,0),(0,1))]
DISCARD 3128 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3129 [(0,0)] HALF_D_PLUS_2 [3127] [] [] [] []
IDLE 3130 [(0,0)] 18 [] [] [] [] []
INJECT_T 3131 [(1,0)] D [] [] [] [] []
MERGE 3132 [(1,0),(0,0)] D [] [3134] [] [] [((0,0),(1,0))]
DISCARD 3133 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3134 [(0,0)] HALF_D_PLUS_2 [3132] [] [] [] []
IDLE 3135 [(0,0)] 31 [] [] [] [] []
INJECT_T 3136 [(0,1)] D [] [] [] [] []
MERGE 3137 [(0,1),(0,0)] D [] [3139] [] [] [((0,0),(0,1))]
DISCARD 3138 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3139 [(0,0)] HALF_D_PLUS_2 [3137] [] [] [] []
IDLE 3140 [(0,0)] 22 [] [] [] [] []
INJECT_T 3141 [(1,0)] D [] [] [] [] []
MERGE 3142 [(1,0),(0,0)] D [] [3144] [] [] [((0,0),(1,0))]
DISCARD 3143 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3144 [(0,0)] HALF_D_PLUS_2 [3142] [] [] [] []
IDLE 3145 [(0,0)] 23 [] [] [] [] []
INJECT_T 3146 [(0,1)] D [] [] [] [] []
MERGE 3147 [(0,1),(0,0)] D [] [3149] [] [] [((0,0),(0,1))]
DISCARD 3148 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3149 [(0,0)] HALF_D_PLUS_2 [3147] [] [] [] []
IDLE 3150 [(0,0)] 37 [] [] [] [] []
INJECT_T 3151 [(1,0)] D [] [] [] [] []
MERGE 3152 [(1,0),(0,0)] D [] [3154] [] [] [((0,0),(1,0))]
DISCARD 3153 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3154 [(0,0)] HALF_D_PLUS_2 [3152] [] [] [] []
IDLE 3155 [(0,0)] 18 [] [] [] [] []
INJECT_T 3156 [(0,1)] D [] [] [] [] []
MERGE 3157 [(0,1),(0,0)] D [] [3159] [] [] [((0,0),(0,1))]
DISCARD 3158 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3159 [(0,0)] HALF_D_PLUS_2 [3157] [] [] [] []
IDLE 3160 [(0,0)] 5 [] [] [] [] []
INJECT_T 3161 [(1,0)] D [] [] [] [] []
MERGE 3162 [(1,0),(0,0)] D [] [3164] [] [] [((0,0),(1,0))]
DISCARD 3163 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3164 [(0,0)] HALF_D_PLUS_2 [3162] [] [] [] []
IDLE 3165 [(0,0)] 8 [] [] [] [] []
INJECT_T 3166 [(0,1)] D [] [] [] [] []
MERGE 3167 [(0,1),(0,0)] D [] [3169] [] [] [((0,0),(0,1))]
DISCARD 3168 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3169 [(0,0)] HALF_D_PLUS_2 [3167] [] [] [] []
IDLE 3170 [(0,0)] 36 [] [] [] [] []
INJECT_T 3171 [(1,0)] D [] [] [] [] []
MERGE 3172 [(1,0),(0,0)] D [] [3174] [] [] [((0,0),(1,0))]
DISCARD 3173 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3174 [(0,0)] HALF_D_PLUS_2 [3172] [] [] [] []
IDLE 3175 [(0,0)] 15 [] [] [] [] []
INJECT_T 3176 [(0,1)] D [] [] [] [] []
MERGE 3177 [(0,1),(0,0)] D [] [3179] [] [] [((0,0),(0,1))]
DISCARD 3178 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3179 [(0,0)] HALF_D_PLUS_2 [3177] [] [] [] []
IDLE 3180 [(0,0)] 17 [] [] [] [] []
INJECT_T 3181 [(1,0)] D [] [] [] [] []
MERGE 3182 [(1,0),(0,0)] D [] [3184] [] [] [((0,0),(1,0))]
DISCARD 3183 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3184 [(0,0)] HALF_D_PLUS_2 [3182] [] [] [] []
IDLE 3185 [(0,0)] 1 [] [] [] [] []
INJECT_T 3186 [(0,1)] D [] [] [] [] []
MERGE 3187 [(0,1),(0,0)] D [] [3189] [] [] [((0,0),(0,1))]
DISCARD 3188 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3189 [(0,0)] HALF_D_PLUS_2 [3187] [] [] [] []
IDLE 3190 [(0,0)] 3 [] [] [] [] []
INJECT_T 3191 [(1,0)] D [] [] [] [] []
MERGE 3192 [(1,0),(0,0)] D [] [3194] [] [] [((0,0),(1,0))]
DISCARD 3193 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3194 [(0,0)] HALF_D_PLUS_2 [3192] [] [] [] []
IDLE 3195 [(0,0)] 33 [] [] [] [] []
INJECT_T 3196 [(0,1)] D [] [] [] [] []
MERGE 3197 [(0,1),(0,0)] D [] [3199] [] [] [((0,0),(0,1))]
DISCARD 3198 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3199 [(0,0)] HALF_D_PLUS_2 [3197] [] [] [] []
IDLE 3200 [(0,0)] 28 [] [] [] [] []
INJECT_T 3201 [(1,0)] D [] [] [] [] []
MERGE 3202 [(1,0),(0,0)] D [] [3204] [] [] [((0,0),(1,0))]
DISCARD 3203 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3204 [(0,0)] HALF_D_PLUS_2 [3202] [] [] [] []
IDLE 3205 [(0,0)] 39 [] [] [] [] []
INJECT_T 3206 [(0,1)] D [] [] [] [] []
MERGE 3207 [(0,1),(0,0)] D [] [3209] [] [] [((0,0),(0,1))]
DISCARD 3208 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3209 [(0,0)] HALF_D_PLUS_2 [3207] [] [] [] []
IDLE 3210 [(0,0)] 5 [] [] [] [] []
INJECT_T 3211 [(1,0)] D [] [] [] [] []
MERGE 3212 [(1,0),(0,0)] D [] [3214] [] [] [((0,0),(1,0))]
DISCARD 3213 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3214 [(0,0)] HALF_D_PLUS_2 [3212] [] [] [] []
IDLE 3215 [(0,0)] 15 [] [] [] [] []
INJECT_T 3216 [(0,1)] D [] [] [] [] []
MERGE 3217 [(0,1),(0,0)] D [] [3219] [] [] [((0,0),(0,1))]
DISCARD 3218 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3219 [(0,0)] HALF_D_PLUS_2 [3217] [] [] [] []
IDLE 3220 [(0,0)] 4 [] [] [] [] []
INJECT_T 3221 [(1,0)] D [] [] [] [] []
MERGE 3222 [(1,0),(0,0)] D [] [3224] [] [] [((0,0),(1,0))]
DISCARD 3223 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3224 [(0,0)] HALF_D_PLUS_2 [3222] [] [] [] []
IDLE 3225 [(0,0)] 3 [] [] [] [] []
INJECT_T 3226 [(0,1)] D [] [] [] [] []
MERGE 3227 [(0,1),(0,0)] D [] [3229] [] [] [((0,0),(0,1))]
DISCARD 3228 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3229 [(0,0)] HALF_D_PLUS_2 [3227] [] [] [] []
INJECT_T 3230 [(1,0)] D [] [] [] [] []
MERGE 3231 [(1,0),(0,0)] D [] [3233] [] [] [((0,0),(1,0))]
DISCARD 3232 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3233 [(0,0)] HALF_D_PLUS_2 [3231] [] [] [] []
IDLE 3234 [(0,0)] 27 [] [] [] [] []
INJECT_T 3235 [(0,1)] D [] [] [] [] []
MERGE 3236 [(0,1),(0,0)] D [] [3238] [] [] [((0,0),(0,1))]
DISCARD 3237 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3238 [(0,0)] HALF_D_PLUS_2 [3236] [] [] [] []
IDLE 3239 [(0,0)] 10 [] [] [] [] []
INJECT_T 3240 [(1,0)] D [] [] [] [] []
MERGE 3241 [(1,0),(0,0)] D [] [3243] [] [] [((0,0),(1,0))]
DISCARD 3242 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3243 [(0,0)] HALF_D_PLUS_2 [3241] [] [] [] []
IDLE 3244 [(0,0)] 16 [] [] [] [] []
INJECT_T 3245 [(0,1)] D [] [] [] [] []
MERGE 3246 [(0,1),(0,0)] D [] [3248] [] [] [((0,0),(0,1))]
DISCARD 3247 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3248 [(0,0)] HALF_D_PLUS_2 [3246] [] [] [] []
IDLE 3249 [(0,0)] 26 [] [] [] [] []
INJECT_T 3250 [(1,0)] D [] [] [] [] []
MERGE 3251 [(1,0),(0,0)] D [] [3253] [] [] [((0,0),(1,0))]
DISCARD 3252 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3253 [(0,0)] HALF_D_PLUS_2 [3251] [] [] [] []
IDLE 3254 [(0,0)] 42 [] [] [] [] []
INJECT_T 3255 [(0,1)] D [] [] [] [] []
MERGE 3256 [(0,1),(0,0)] D [] [3258] [] [] [((0,0),(0,1))]
DISCARD 3257 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3258 [(0,0)] HALF_D_PLUS_2 [3256] [] [] [] []
IDLE 3259 [(0,0)] 11 [] [] [] [] []
INJECT_T 3260 [(1,0)] D [] [] [] [] []
MERGE 3261 [(1,0),(0,0)] D [] [3263] [] [] [((0,0),(1,0))]
DISCARD 3262 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3263 [(0,0)] HALF_D_PLUS_2 [3261] [] [] [] []
IDLE 3264 [(0,0)] 30 [] [] [] [] []
INJECT_T 3265 [(0,1)] D [] [] [] [] []
MERGE 3266 [(0,1),(0,0)] D [] [3268] [] [] [((0,0),(0,1))]
DISCARD 3267 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3268 [(0,0)] HALF_D_PLUS_2 [3266] [] [] [] []
IDLE 3269 [(0,0)] 41 [] [] [] [] []
INJECT_T 3270 [(1,0)] D [] [] [] [] []
MERGE 3271 [(1,0),(0,0)] D [] [3273] [] [] [((0,0),(1,0))]
DISCARD 3272 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3273 [(0,0)] HALF_D_PLUS_2 [3271] [] [] [] []
IDLE 3274 [(0,0)] 1 [] [] [] [] []
INJECT_T 3275 [(0,1)] D [] [] [] [] []
MERGE 3276 [(0,1),(0,0)] D [] [3278] [] [] [((0,0),(0,1))]
DISCARD 3277 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3278 [(0,0)] HALF_D_PLUS_2 [3276] [] [] [] []
IDLE 3279 [(0,0)] 14 [] [] [] [] []
INJECT_T 3280 [(1,0)] D [] [] [] [] []
MERGE 3281 [(1,0),(0,0)] D [] [3283] [] [] [((0,0),(1,0))]
DISCARD 3282 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3283 [(0,0)] HALF_D_PLUS_2 [3281] [] [] [] []
IDLE 3284 [(0,0)] 24 [] [] [] [] []
INJECT_T 3285 [(0,1)] D [] [] [] [] []
MERGE 3286 [(0,1),(0,0)] D [] [3288] [] [] [((0,0),(0,1))]
DISCARD 3287 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3288 [(0,0)] HALF_D_PLUS_2 [3286] [] [] [] []
IDLE 3289 [(0,0)] 41 [] [] [] [] []
INJECT_T 3290 [(1,0)] D [] [] [] [] []
MERGE 3291 [(1,0),(0,0)] D [] [3293] [] [] [((0,0),(1,0))]
DISCARD 3292 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3293 [(0,0)] HALF_D_PLUS_2 [3291] [] [] [] []
IDLE 3294 [(0,0)] 18 [] [] [] [] []
INJECT_T 3295 [(0,1)] D [] [] [] [] []
MERGE 3296 [(0,1),(0,0)] D [] [3298] [] [] [((0,0),(0,1))]
DISCARD 3297 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3298 [(0,0)] HALF_D_PLUS_2 [3296] [] [] [] []
IDLE 3299 [(0,0)] 8 [] [] [] [] []
INJECT_T 3300 [(1,0)] D [] [] [] [] []
MERGE 3301 [(1,0),(0,0)] D [] [3303] [] [] [((0,0),(1,0))]
DISCARD 3302 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3303 [(0,0)] HALF_D_PLUS_2 [3301] [] [] [] []
IDLE 3304 [(0,0)] 35 [] [] [] [] []
INJECT_T 3305 [(0,1)] D [] [] [] [] []
MERGE 3306 [(0,1),(0,0)] D [] [3308] [] [] [((0,0),(0,1))]
DISCARD 3307 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3308 [(0,0)] HALF_D_PLUS_2 [3306] [] [] [] []
IDLE 3309 [(0,0)] 40 [] [] [] [] []
INJECT_T 3310 [(1,0)] D [] [] [] [] []
MERGE 3311 [(1,0),(0,0)] D [] [3313] [] [] [((0,0),(1,0))]
DISCARD 3312 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3313 [(0,0)] HALF_D_PLUS_2 [3311] [] [] [] []
IDLE 3314 [(0,0)] 26 [] [] [] [] []
INJECT_T 3315 [(0,1)] D [] [] [] [] []
MERGE 3316 [(0,1),(0,0)] D [] [3318] [] [] [((0,0),(0,1))]
DISCARD 3317 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3318 [(0,0)] HALF_D_PLUS_2 [3316] [] [] [] []
IDLE 3319 [(0,0)] 23 [] [] [] [] []
INJECT_T 3320 [(1,0)] D [] [] [] [] []
MERGE 3321 [(1,0),(0,0)] D [] [3323] [] [] [((0,0),(1,0))]
DISCARD 3322 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3323 [(0,0)] HALF_D_PLUS_2 [3321] [] [] [] []
IDLE 3324 [(0,0)] 1 [] [] [] [] []
INJECT_T 3325 [(0,1)] D [] [] [] [] []
MERGE 3326 [(0,1),(0,0)] D [] [3328] [] [] [((0,0),(0,1))]
DISCARD 3327 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3328 [(0,0)] HALF_D_PLUS_2 [3326] [] [] [] []
IDLE 3329 [(0,0)] 9 [] [] [] [] []
INJECT_T 3330 [(1,0)] D [] [] [] [] []
MERGE 3331 [(1,0),(0,0)] D [] [3333] [] [] [((0,0),(1,0))]
DISCARD 3332 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3333 [(0,0)] HALF_D_PLUS_2 [3331] [] [] [] []
IDLE 3334 [(0,0)] 20 [] [] [] [] []
INJECT_T 3335 [(0,1)] D [] [] [] [] []
MERGE 3336 [(0,1),(0,0)] D [] [3338] [] [] [((0,0),(0,1))]
DISCARD 3337 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3338 [(0,0)] HALF_D_PLUS_2 [3336] [] [] [] []
IDLE 3339 [(0,0)] 34 [] [] [] [] []
INJECT_T 3340 [(1,0)] D [] [] [] [] []
MERGE 3341 [(1,0),(0,0)] D [] [3343] [] [] [((0,0),(1,0))]
DISCARD 3342 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3343 [(0,0)] HALF_D_PLUS_2 [3341] [] [] [] []
IDLE 3344 [(0,0)] 38 [] [] [] [] []
INJECT_T 3345 [(0,1)] D [] [] [] [] []
MERGE 3346 [(0,1),(0,0)] D [] [3348] [] [] [((0,0),(0,1))]
DISCARD 3347 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3348 [(0,0)] HALF_D_PLUS_2 [3346] [] [] [] []
IDLE 3349 [(0,0)] 32 [] [] [] [] []
INJECT_T 3350 [(1,0)] D [] [] [] [] []
MERGE 3351 [(1,0),(0,0)] D [] [3353] [] [] [((0,0),(1,0))]
DISCARD 3352 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3353 [(0,0)] HALF_D_PLUS_2 [3351] [] [] [] []
IDLE 3354 [(0,0)] 24 [] [] [] [] []
INJECT_T 3355 [(0,1)] D [] [] [] [] []
MERGE 3356 [(0,1),(0,0)] D [] [3358] [] [] [((0,0),(0,1))]
DISCARD 3357 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3358 [(0,0)] HALF_D_PLUS_2 [3356] [] [] [] []
IDLE 3359 [(0,0)] 41 [] [] [] [] []
INJECT_T 3360 [(1,0)] D [] [] [] [] []
MERGE 3361 [(1,0),(0,0)] D [] [3363] [] [] [((0,0),(1,0))]
DISCARD 3362 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3363 [(0,0)] HALF_D_PLUS_2 [3361] [] [] [] []
IDLE 3364 [(0,0)] 10 [] [] [] [] []
INJECT_T 3365 [(0,1)] D [] [] [] [] []
MERGE 3366 [(0,1),(0,0)] D [] [3368] [] [] [((0,0),(0,1))]
DISCARD 3367 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3368 [(0,0)] HALF_D_PLUS_2 [3366] [] [] [] []
IDLE 3369 [(0,0)] 39 [] [] [] [] []
INJECT_T 3370 [(1,0)] D [] [] [] [] []
MERGE 3371 [(1,0),(0,0)] D [] [3373] [] [] [((0,0),(1,0))]
DISCARD 3372 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3373 [(0,0)] HALF_D_PLUS_2 [3371] [] [] [] []
IDLE 3374 [(0,0)] 1 [] [] [] [] []
INJECT_T 3375 [(0,1)] D [] [] [] [] []
MERGE 3376 [(0,1),(0,0)] D [] [3378] [] [] [((0,0),(0,1))]
DISCARD 3377 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3378 [(0,0)] HALF_D_PLUS_2 [3376] [] [] [] []
IDLE 3379 [(0,0)] 1 [] [] [] [] []
INJECT_T 3380 [(1,0)] D [] [] [] [] []
MERGE 3381 [(1,0),(0,0)] D [] [3383] [] [] [((0,0),(1,0))]
DISCARD 3382 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3383 [(0,0)] HALF_D_PLUS_2 [3381] [] [] [] []
IDLE 3384 [(0,0)] 33 [] [] [] [] []
INJECT_T 3385 [(0,1)] D [] [] [] [] []
MERGE 3386 [(0,1),(0,0)] D [] [3388] [] [] [((0,0),(0,1))]
DISCARD 3387 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3388 [(0,0)] HALF_D_PLUS_2 [3386] [] [] [] []
IDLE 3389 [(0,0)] 6 [] [] [] [] []
INJECT_T 3390 [(1,0)] D [] [] [] [] []
MERGE 3391 [(1,0),(0,0)] D [] [3393] [] [] [((0,0),(1,0))]
DISCARD 3392 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3393 [(0,0)] HALF_D_PLUS_2 [3391] [] [] [] []
IDLE 3394 [(0,0)] 4 [] [] [] [] []
INJECT_T 3395 [(0,1)] D [] [] [] [] []
MERGE 3396 [(0,1),(0,0)] D [] [3398] [] [] [((0,0),(0,1))]
DISCARD 3397 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3398 [(0,0)] HALF_D_PLUS_2 [3396] [] [] [] []
IDLE 3399 [(0,0)] 17 [] [] [] [] []
INJECT_T 3400 [(1,0)] D [] [] [] [] []
MERGE 3401 [(1,0),(0,0)] D [] [3403] [] [] [((0,0),(1,0))]
DISCARD 3402 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3403 [(0,0)] HALF_D_PLUS_2 [3401] [] [] [] []
IDLE 3404 [(0,0)] 24 [] [] [] [] []
INJECT_T 3405 [(0,1)] D [] [] [] [] []
MERGE 3406 [(0,1),(0,0)] D [] [3408] [] [] [((0,0),(0,1))]
DISCARD 3407 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3408 [(0,0)] HALF_D_PLUS_2 [3406] [] [] [] []
IDLE 3409 [(0,0)] 7 [] [] [] [] []
INJECT_T 3410 [(1,0)] D [] [] [] [] []
MERGE 3411 [(1,0),(0,0)] D [] [3413] [] [] [((0,0),(1,0))]
DISCARD 3412 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3413 [(0,0)] HALF_D_PLUS_2 [3411] [] [] [] []
IDLE 3414 [(0,0)] 40 [] [] [] [] []
INJECT_T 3415 [(0,1)] D [] [] [] [] []
MERGE 3416 [(0,1),(0,0)] D [] [3418] [] [] [((0,0),(0,1))]
DISCARD 3417 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3418 [(0,0)] HALF_D_PLUS_2 [3416] [] [] [] []
IDLE 3419 [(0,0)] 14 [] [] [] [] []
INJECT_T 3420 [(1,0)] D [] [] [] [] []
MERGE 3421 [(1,0),(0,0)] D [] [3423] [] [] [((0,0),(1,0))]
DISCARD 3422 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3423 [(0,0)] HALF_D_PLUS_2 [3421] [] [] [] []
IDLE 3424 [(0,0)] 34 [] [] [] [] []
INJECT_T 3425 [(0,1)] D [] [] [] [] []
MERGE 3426 [(0,1),(0,0)] D [] [3428] [] [] [((0,0),(0,1))]
DISCARD 3427 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3428 [(0,0)] HALF_D_PLUS_2 [3426] [] [] [] []
IDLE 3429 [(0,0)] 7 [] [] [] [] []
INJECT_T 3430 [(1,0)] D [] [] [] [] []
MERGE 3431 [(1,0),(0,0)] D [] [3433] [] [] [((0,0),(1,0))]
DISCARD 3432 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3433 [(0,0)] HALF_D_PLUS_2 [3431] [] [] [] []
INJECT_T 3434 [(0,1)] D [] [] [] [] []
MERGE 3435 [(0,1),(0,0)] D [] [3437] [] [] [((0,0),(0,1))]
DISCARD 3436 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3437 [(0,0)] HALF_D_PLUS_2 [3435] [] [] [] []
IDLE 3438 [(0,0)] 6 [] [] [] [] []
INJECT_T 3439 [(1,0)] D [] [] [] [] []
MERGE 3440 [(1,0),(0,0)] D [] [3442] [] [] [((0,0),(1,0))]
DISCARD 3441 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3442 [(0,0)] HALF_D_PLUS_2 [3440] [] [] [] []
IDLE 3443 [(0,0)] 20 [] [] [] [] []
INJECT_T 3444 [(0,1)] D [] [] [] [] []
MERGE 3445 [(0,1),(0,0)] D [] [3447] [] [] [((0,0),(0,1))]
DISCARD 3446 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3447 [(0,0)] HALF_D_PLUS_2 [3445] [] [] [] []
IDLE 3448 [(0,0)] 13 [] [] [] [] []
INJECT_T 3449 [(1,0)] D [] [] [] [] []
MERGE 3450 [(1,0),(0,0)] D [] [3452] [] [] [((0,0),(1,0))]
DISCARD 3451 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3452 [(0,0)] HALF_D_PLUS_2 [3450] [] [] [] []
IDLE 3453 [(0,0)] 42 [] [] [] [] []
INJECT_T 3454 [(0,1)] D [] [] [] [] []
MERGE 3455 [(0,1),(0,0)] D [] [3457] [] [] [((0,0),(0,1))]
DISCARD 3456 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3457 [(0,0)] HALF_D_PLUS_2 [3455] [] [] [] []
IDLE 3458 [(0,0)] 34 [] [] [] [] []
INJECT_T 3459 [(1,0)] D [] [] [] [] []
MERGE 3460 [(1,0),(0,0)] D [] [3462] [] [] [((0,0),(1,0))]
DISCARD 3461 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3462 [(0,0)] HALF_D_PLUS_2 [3460] [] [] [] []
IDLE 3463 [(0,0)] 14 [] [] [] [] []
INJECT_T 3464 [(0,1)] D [] [] [] [] []
MERGE 3465 [(0,1),(0,0)] D [] [3467] [] [] [((0,0),(0,1))]
DISCARD 3466 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3467 [(0,0)] HALF_D_PLUS_2 [3465] [] [] [] []
IDLE 3468 [(0,0)] 6 [] [] [] [] []
INJECT_T 3469 [(1,0)] D [] [] [] [] []
MERGE 3470 [(1,0),(0,0)] D [] [3472] [] [] [((0,0),(1,0))]
DISCARD 3471 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3472 [(0,0)] HALF_D_PLUS_2 [3470] [] [] [] []
IDLE 3473 [(0,0)] 29 [] [] [] [] []
INJECT_T 3474 [(0,1)] D [] [] [] [] []
MERGE 3475 [(0,1),(0,0)] D [] [3477] [] [] [((0,0),(0,1))]
DISCARD 3476 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3477 [(0,0)] HALF_D_PLUS_2 [3475] [] [] [] []
IDLE 3478 [(0,0)] 13 [] [] [] [] []
INJECT_T 3479 [(1,0)] D [] [] [] [] []
MERGE 3480 [(1,0),(0,0)] D [] [3482] [] [] [((0,0),(1,0))]
DISCARD 3481 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3482 [(0,0)] HALF_D_PLUS_2 [3480] [] [] [] []
IDLE 3483 [(0,0)] 39 [] [] [] [] []
INJECT_T 3484 [(0,1)] D [] [] [] [] []
MERGE 3485 [(0,1),(0,0)] D [] [3487] [] [] [((0,0),(0,1))]
DISCARD 3486 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3487 [(0,0)] HALF_D_PLUS_2 [3485] [] [] [] []
IDLE 3488 [(0,0)] 10 [] [] [] [] []
INJECT_T 3489 [(1,0)] D [] [] [] [] []
MERGE 3490 [(1,0),(0,0)] D [] [3492] [] [] [((0,0),(1,0))]
DISCARD 3491 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3492 [(0,0)] HALF_D_PLUS_2 [3490] [] [] [] []
IDLE 3493 [(0,0)] 18 [] [] [] [] []
INJECT_T 3494 [(0,1)] D [] [] [] [] []
MERGE 3495 [(0,1),(0,0)] D [] [3497] [] [] [((0,0),(0,1))]
DISCARD 3496 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3497 [(0,0)] HALF_D_PLUS_2 [3495] [] [] [] []
IDLE 3498 [(0,0)] 41 [] [] [] [] []
INJECT_T 3499 [(1,0)] D [] [] [] [] []
MERGE 3500 [(1,0),(0,0)] D [] [3502] [] [] [((0,0),(1,0))]
DISCARD 3501 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3502 [(0,0)] HALF_D_PLUS_2 [3500] [] [] [] []
IDLE 3503 [(0,0)] 9 [] [] [] [] []
INJECT_T 3504 [(0,1)] D [] [] [] [] []
MERGE 3505 [(0,1),(0,0)] D [] [3507] [] [] [((0,0),(0,1))]
DISCARD 3506 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3507 [(0,0)] HALF_D_PLUS_2 [3505] [] [] [] []
IDLE 3508 [(0,0)] 19 [] [] [] [] []
INJECT_T 3509 [(1,0)] D [] [] [] [] []
MERGE 3510 [(1,0),(0,0)] D [] [3512] [] [] [((0,0),(1,0))]
DISCARD 3511 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3512 [(0,0)] HALF_D_PLUS_2 [3510] [] [] [] []
IDLE 3513 [(0,0)] 35 [] [] [] [] []
INJECT_T 3514 [(0,1)] D [] [] [] [] []
MERGE 3515 [(0,1),(0,0)] D [] [3517] [] [] [((0,0),(0,1))]
DISCARD 3516 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3517 [(0,0)] HALF_D_PLUS_2 [3515] [] [] [] []
IDLE 3518 [(0,0)] 31 [] [] [] [] []
INJECT_T 3519 [(1,0)] D [] [] [] [] []
MERGE 3520 [(1,0),(0,0)] D [] [3522] [] [] [((0,0),(1,0))]
DISCARD 3521 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3522 [(0,0)] HALF_D_PLUS_2 [3520] [] [] [] []
IDLE 3523 [(0,0)] 39 [] [] [] [] []
INJECT_T 3524 [(0,1)] D [] [] [] [] []
MERGE 3525 [(0,1),(0,0)] D [] [3527] [] [] [((0,0),(0,1))]
DISCARD 3526 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3527 [(0,0)] HALF_D_PLUS_2 [3525] [] [] [] []
IDLE 3528 [(0,0)] 33 [] [] [] [] []
INJECT_T 3529 [(1,0)] D [] [] [] [] []
MERGE 3530 [(1,0),(0,0)] D [] [3532] [] [] [((0,0),(1,0))]
DISCARD 3531 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3532 [(0,0)] HALF_D_PLUS_2 [3530] [] [] [] []
IDLE 3533 [(0,0)] 20 [] [] [] [] []
INJECT_T 3534 [(0,1)] D [] [] [] [] []
MERGE 3535 [(0,1),(0,0)] D [] [3537] [] [] [((0,0),(0,1))]
DISCARD 3536 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3537 [(0,0)] HALF_D_PLUS_2 [3535] [] [] [] []
IDLE 3538 [(0,0)] 4 [] [] [] [] []
INJECT_T 3539 [(1,0)] D [] [] [] [] []
MERGE 3540 [(1,0),(0,0)] D [] [3542] [] [] [((0,0),(1,0))]
DISCARD 3541 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3542 [(0,0)] HALF_D_PLUS_2 [3540] [] [] [] []
IDLE 3543 [(0,0)] 28 [] [] [] [] []
INJECT_T 3544 [(0,1)] D [] [] [] [] []
MERGE 3545 [(0,1),(0,0)] D [] [3547] [] [] [((0,0),(0,1))]
DISCARD 3546 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3547 [(0,0)] HALF_D_PLUS_2 [3545] [] [] [] []
IDLE 3548 [(0,0)] 28 [] [] [] [] []
INJECT_T 3549 [(1,0)] D [] [] [] [] []
MERGE 3550 [(1,0),(0,0)] D [] [3552] [] [] [((0,0),(1,0))]
DISCARD 3551 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3552 [(0,0)] HALF_D_PLUS_2 [3550] [] [] [] []
IDLE 3553 [(0,0)] 34 [] [] [] [] []
INJECT_T 3554 [(0,1)] D [] [] [] [] []
MERGE 3555 [(0,1),(0,0)] D [] [3557] [] [] [((0,0),(0,1))]
DISCARD 3556 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3557 [(0,0)] HALF_D_PLUS_2 [3555] [] [] [] []
IDLE 3558 [(0,0)] 5 [] [] [] [] []
INJECT_T 3559 [(1,0)] D [] [] [] [] []
MERGE 3560 [(1,0),(0,0)] D [] [3562] [] [] [((0,0),(1,0))]
DISCARD 3561 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3562 [(0,0)] HALF_D_PLUS_2 [3560] [] [] [] []
INJECT_T 3563 [(0,1)] D [] [] [] [] []
MERGE 3564 [(0,1),(0,0)] D [] [3566] [] [] [((0,0),(0,1))]
DISCARD 3565 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3566 [(0,0)] HALF_D_PLUS_2 [3564] [] [] [] []
IDLE 3567 [(0,0)] 19 [] [] [] [] []
INJECT_T 3568 [(1,0)] D [] [] [] [] []
MERGE 3569 [(1,0),(0,0)] D [] [3571] [] [] [((0,0),(1,0))]
DISCARD 3570 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3571 [(0,0)] HALF_D_PLUS_2 [3569] [] [] [] []
IDLE 3572 [(0,0)] 26 [] [] [] [] []
INJECT_T 3573 [(0,1)] D [] [] [] [] []
MERGE 3574 [(0,1),(0,0)] D [] [3576] [] [] [((0,0),(0,1))]
DISCARD 3575 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3576 [(0,0)] HALF_D_PLUS_2 [3574] [] [] [] []
INJECT_T 3577 [(1,0)] D [] [] [] [] []
MERGE 3578 [(1,0),(0,0)] D [] [3580] [] [] [((0,0),(1,0))]
DISCARD 3579 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3580 [(0,0)] HALF_D_PLUS_2 [3578] [] [] [] []
IDLE 3581 [(0,0)] 15 [] [] [] [] []
INJECT_T 3582 [(0,1)] D [] [] [] [] []
MERGE 3583 [(0,1),(0,0)] D [] [3585] [] [] [((0,0),(0,1))]
DISCARD 3584 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3585 [(0,0)] HALF_D_PLUS_2 [3583] [] [] [] []
IDLE 3586 [(0,0)] 31 [] [] [] [] []
INJECT_T 3587 [(1,0)] D [] [] [] [] []
MERGE 3588 [(1,0),(0,0)] D [] [3590] [] [] [((0,0),(1,0))]
DISCARD 3589 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3590 [(0,0)] HALF_D_PLUS_2 [3588] [] [] [] []
IDLE 3591 [(0,0)] 24 [] [] [] [] []
INJECT_T 3592 [(0,1)] D [] [] [] [] []
MERGE 3593 [(0,1),(0,0)] D [] [3595] [] [] [((0,0),(0,1))]
DISCARD 3594 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3595 [(0,0)] HALF_D_PLUS_2 [3593] [] [] [] []
IDLE 3596 [(0,0)] 23 [] [] [] [] []
INJECT_T 3597 [(1,0)] D [] [] [] [] []
MERGE 3598 [(1,0),(0,0)] D [] [3600] [] [] [((0,0),(1,0))]
DISCARD 3599 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3600 [(0,0)] HALF_D_PLUS_2 [3598] [] [] [] []
IDLE 3601 [(0,0)] 36 [] [] [] [] []
INJECT_T 3602 [(0,1)] D [] [] [] [] []
MERGE 3603 [(0,1),(0,0)] D [] [3605] [] [] [((0,0),(0,1))]
DISCARD 3604 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3605 [(0,0)] HALF_D_PLUS_2 [3603] [] [] [] []
IDLE 3606 [(0,0)] 9 [] [] [] [] []
INJECT_T 3607 [(1,0)] D [] [] [] [] []
MERGE 3608 [(1,0),(0,0)] D [] [3610] [] [] [((0,0),(1,0))]
DISCARD 3609 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3610 [(0,0)] HALF_D_PLUS_2 [3608] [] [] [] []
IDLE 3611 [(0,0)] 9 [] [] [] [] []
INJECT_T 3612 [(0,1)] D [] [] [] [] []
MERGE 3613 [(0,1),(0,0)] D [] [3615] [] [] [((0,0),(0,1))]
DISCARD 3614 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3615 [(0,0)] HALF_D_PLUS_2 [3613] [] [] [] []
IDLE 3616 [(0,0)] 29 [] [] [] [] []
INJECT_T 3617 [(1,0)] D [] [] [] [] []
MERGE 3618 [(1,0),(0,0)] D [] [3620] [] [] [((0,0),(1,0))]
DISCARD 3619 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3620 [(0,0)] HALF_D_PLUS_2 [3618] [] [] [] []
IDLE 3621 [(0,0)] 2 [] [] [] [] []
INJECT_T 3622 [(0,1)] D [] [] [] [] []
MERGE 3623 [(0,1),(0,0)] D [] [3625] [] [] [((0,0),(0,1))]
DISCARD 3624 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3625 [(0,0)] HALF_D_PLUS_2 [3623] [] [] [] []
IDLE 3626 [(0,0)] 13 [] [] [] [] []
INJECT_T 3627 [(1,0)] D [] [] [] [] []
MERGE 3628 [(1,0),(0,0)] D [] [3630] [] [] [((0,0),(1,0))]
DISCARD 3629 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3630 [(0,0)] HALF_D_PLUS_2 [3628] [] [] [] []
IDLE 3631 [(0,0)] 24 [] [] [] [] []
INJECT_T 3632 [(0,1)] D [] [] [] [] []
MERGE 3633 [(0,1),(0,0)] D [] [3635] [] [] [((0,0),(0,1))]
DISCARD 3634 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3635 [(0,0)] HALF_D_PLUS_2 [3633] [] [] [] []
IDLE 3636 [(0,0)] 22 [] [] [] [] []
INJECT_T 3637 [(1,0)] D [] [] [] [] []
MERGE 3638 [(1,0),(0,0)] D [] [3640] [] [] [((0,0),(1,0))]
DISCARD 3639 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3640 [(0,0)] HALF_D_PLUS_2 [3638] [] [] [] []
IDLE 3641 [(0,0)] 40 [] [] [] [] []
INJECT_T 3642 [(0,1)] D [] [] [] [] []
MERGE 3643 [(0,1),(0,0)] D [] [3645] [] [] [((0,0),(0,1))]
DISCARD 3644 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3645 [(0,0)] HALF_D_PLUS_2 [3643] [] [] [] []
IDLE 3646 [(0,0)] 39 [] [] [] [] []
INJECT_T 3647 [(1,0)] D [] [] [] [] []
MERGE 3648 [(1,0),(0,0)] D [] [3650] [] [] [((0,0),(1,0))]
DISCARD 3649 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3650 [(0,0)] HALF_D_PLUS_2 [3648] [] [] [] []
IDLE 3651 [(0,0)] 9 [] [] [] [] []
INJECT_T 3652 [(0,1)] D [] [] [] [] []
MERGE 3653 [(0,1),(0,0)] D [] [3655] [] [] [((0,0),(0,1))]
DISCARD 3654 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3655 [(0,0)] HALF_D_PLUS_2 [3653] [] [] [] []
IDLE 3656 [(0,0)] 35 [] [] [] [] []
INJECT_T 3657 [(1,0)] D [] [] [] [] []
MERGE 3658 [(1,0),(0,0)] D [] [3660] [] [] [((0,0),(1,0))]
DISCARD 3659 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3660 [(0,0)] HALF_D_PLUS_2 [3658] [] [] [] []
IDLE 3661 [(0,0)] 40 [] [] [] [] []
INJECT_T 3662 [(0,1)] D [] [] [] [] []
MERGE 3663 [(0,1),(0,0)] D [] [3665] [] [] [((0,0),(0,1))]
DISCARD 3664 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3665 [(0,0)] HALF_D_PLUS_2 [3663] [] [] [] []
IDLE 3666 [(0,0)] 35 [] [] [] [] []
INJECT_T 3667 [(1,0)] D [] [] [] [] []
MERGE 3668 [(1,0),(0,0)] D [] [3670] [] [] [((0,0),(1,0))]
DISCARD 3669 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3670 [(0,0)] HALF_D_PLUS_2 [3668] [] [] [] []
IDLE 3671 [(0,0)] 39 [] [] [] [] []
INJECT_T 3672 [(0,1)] D [] [] [] [] []
MERGE 3673 [(0,1),(0,0)] D [] [3675] [] [] [((0,0),(0,1))]
DISCARD 3674 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3675 [(0,0)] HALF_D_PLUS_2 [3673] [] [] [] []
IDLE 3676 [(0,0)] 6 [] [] [] [] []
INJECT_T 3677 [(1,0)] D [] [] [] [] []
MERGE 3678 [(1,0),(0,0)] D [] [3680] [] [] [((0,0),(1,0))]
DISCARD 3679 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3680 [(0,0)] HALF_D_PLUS_2 [3678] [] [] [] []
IDLE 3681 [(0,0)] 35 [] [] [] [] []
INJECT_T 3682 [(0,1)] D [] [] [] [] []
MERGE 3683 [(0,1),(0,0)] D [] [3685] [] [] [((0,0),(0,1))]
DISCARD 3684 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3685 [(0,0)] HALF_D_PLUS_2 [3683] [] [] [] []
IDLE 3686 [(0,0)] 24 [] [] [] [] []
INJECT_T 3687 [(1,0)] D [] [] [] [] []
MERGE 3688 [(1,0),(0,0)] D [] [3690] [] [] [((0,0),(1,0))]
DISCARD 3689 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3690 [(0,0)] HALF_D_PLUS_2 [3688] [] [] [] []
IDLE 3691 [(0,0)] 25 [] [] [] [] []
INJECT_T 3692 [(0,1)] D [] [] [] [] []
MERGE 3693 [(0,1),(0,0)] D [] [3695] [] [] [((0,0),(0,1))]
DISCARD 3694 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3695 [(0,0)] HALF_D_PLUS_2 [3693] [] [] [] []
IDLE 3696 [(0,0)] 3 [] [] [] [] []
INJECT_T 3697 [(1,0)] D [] [] [] [] []
MERGE 3698 [(1,0),(0,0)] D [] [3700] [] [] [((0,0),(1,0))]
DISCARD 3699 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3700 [(0,0)] HALF_D_PLUS_2 [3698] [] [] [] []
IDLE 3701 [(0,0)] 24 [] [] [] [] []
INJECT_T 3702 [(0,1)] D [] [] [] [] []
MERGE 3703 [(0,1),(0,0)] D [] [3705] [] [] [((0,0),(0,1))]
DISCARD 3704 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3705 [(0,0)] HALF_D_PLUS_2 [3703] [] [] [] []
IDLE 3706 [(0,0)] 2 [] [] [] [] []
INJECT_T 3707 [(1,0)] D [] [] [] [] []
MERGE 3708 [(1,0),(0,0)] D [] [3710] [] [] [((0,0),(1,0))]
DISCARD 3709 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3710 [(0,0)] HALF_D_PLUS_2 [3708] [] [] [] []
IDLE 3711 [(0,0)] 27 [] [] [] [] []
INJECT_T 3712 [(0,1)] D [] [] [] [] []
MERGE 3713 [(0,1),(0,0)] D [] [3715] [] [] [((0,0),(0,1))]
DISCARD 3714 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3715 [(0,0)] HALF_D_PLUS_2 [3713] [] [] [] []
IDLE 3716 [(0,0)] 12 [] [] [] [] []
INJECT_T 3717 [(1,0)] D [] [] [] [] []
MERGE 3718 [(1,0),(0,0)] D [] [3720] [] [] [((0,0),(1,0))]
DISCARD 3719 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3720 [(0,0)] HALF_D_PLUS_2 [3718] [] [] [] []
IDLE 3721 [(0,0)] 33 [] [] [] [] []
INJECT_T 3722 [(0,1)] D [] [] [] [] []
MERGE 3723 [(0,1),(0,0)] D [] [3725] [] [] [((0,0),(0,1))]
DISCARD 3724 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3725 [(0,0)] HALF_D_PLUS_2 [3723] [] [] [] []
IDLE 3726 [(0,0)] 17 [] [] [] [] []
INJECT_T 3727 [(1,0)] D [] [] [] [] []
MERGE 3728 [(1,0),(0,0)] D [] [3730] [] [] [((0,0),(1,0))]
DISCARD 3729 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3730 [(0,0)] HALF_D_PLUS_2 [3728] [] [] [] []
IDLE 3731 [(0,0)] 4 [] [] [] [] []
INJECT_T 3732 [(0,1)] D [] [] [] [] []
MERGE 3733 [(0,1),(0,0)] D [] [3735] [] [] [((0,0),(0,1))]
DISCARD 3734 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3735 [(0,0)] HALF_D_PLUS_2 [3733] [] [] [] []
IDLE 3736 [(0,0)] 36 [] [] [] [] []
INJECT_T 3737 [(1,0)] D [] [] [] [] []
MERGE 3738 [(1,0),(0,0)] D [] [3740] [] [] [((0,0),(1,0))]
DISCARD 3739 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3740 [(0,0)] HALF_D_PLUS_2 [3738] [] [] [] []
IDLE 3741 [(0,0)] 31 [] [] [] [] []
INJECT_T 3742 [(0,1)] D [] [] [] [] []
MERGE 3743 [(0,1),(0,0)] D [] [3745] [] [] [((0,0),(0,1))]
DISCARD 3744 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3745 [(0,0)] HALF_D_PLUS_2 [3743] [] [] [] []
IDLE 3746 [(0,0)] 16 [] [] [] [] []
INJECT_T 3747 [(1,0)] D [] [] [] [] []
MERGE 3748 [(1,0),(0,0)] D [] [3750] [] [] [((0,0),(1,0))]
DISCARD 3749 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3750 [(0,0)] HALF_D_PLUS_2 [3748] [] [] [] []
IDLE 3751 [(0,0)] 6 [] [] [] [] []
INJECT_T 3752 [(0,1)] D [] [] [] [] []
MERGE 3753 [(0,1),(0,0)] D [] [3755] [] [] [((0,0),(0,1))]
DISCARD 3754 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3755 [(0,0)] HALF_D_PLUS_2 [3753] [] [] [] []
IDLE 3756 [(0,0)] 21 [] [] [] [] []
INJECT_T 3757 [(1,0)] D [] [] [] [] []
MERGE 3758 [(1,0),(0,0)] D [] [3760] [] [] [((0,0),(1,0))]
DISCARD 3759 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3760 [(0,0)] HALF_D_PLUS_2 [3758] [] [] [] []
IDLE 3761 [(0,0)] 27 [] [] [] [] []
INJECT_T 3762 [(0,1)] D [] [] [] [] []
MERGE 3763 [(0,1),(0,0)] D [] [3765] [] [] [((0,0),(0,1))]
DISCARD 3764 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3765 [(0,0)] HALF_D_PLUS_2 [3763] [] [] [] []
IDLE 3766 [(0,0)] 21 [] [] [] [] []
INJECT_T 3767 [(1,0)] D [] [] [] [] []
MERGE 3768 [(1,0),(0,0)] D [] [3770] [] [] [((0,0),(1,0))]
DISCARD 3769 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3770 [(0,0)] HALF_D_PLUS_2 [3768] [] [] [] []
IDLE 3771 [(0,0)] 19 [] [] [] [] []
INJECT_T 3772 [(0,1)] D [] [] [] [] []
MERGE 3773 [(0,1),(0,0)] D [] [3775] [] [] [((0,0),(0,1))]
DISCARD 3774 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3775 [(0,0)] HALF_D_PLUS_2 [3773] [] [] [] []
IDLE 3776 [(0,0)] 37 [] [] [] [] []
INJECT_T 3777 [(1,0)] D [] [] [] [] []
MERGE 3778 [(1,0),(0,0)] D [] [3780] [] [] [((0,0),(1,0))]
DISCARD 3779 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3780 [(0,0)] HALF_D_PLUS_2 [3778] [] [] [] []
IDLE 3781 [(0,0)] 28 [] [] [] [] []
INJECT_T 3782 [(0,1)] D [] [] [] [] []
MERGE 3783 [(0,1),(0,0)] D [] [3785] [] [] [((0,0),(0,1))]
DISCARD 3784 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3785 [(0,0)] HALF_D_PLUS_2 [3783] [] [] [] []
IDLE 3786 [(0,0)] 41 [] [] [] [] []
INJECT_T 3787 [(1,0)] D [] [] [] [] []
MERGE 3788 [(1,0),(0,0)] D [] [3790] [] [] [((0,0),(1,0))]
DISCARD 3789 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3790 [(0,0)] HALF_D_PLUS_2 [3788] [] [] [] []
IDLE 3791 [(0,0)] 12 [] [] [] [] []
INJECT_T 3792 [(0,1)] D [] [] [] [] []
MERGE 3793 [(0,1),(0,0)] D [] [3795] [] [] [((0,0),(0,1))]
DISCARD 3794 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3795 [(0,0)] HALF_D_PLUS_2 [3793] [] [] [] []
IDLE 3796 [(0,0)] 14 [] [] [] [] []
INJECT_T 3797 [(1,0)] D [] [] [] [] []
MERGE 3798 [(1,0),(0,0)] D [] [3800] [] [] [((0,0),(1,0))]
DISCARD 3799 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3800 [(0,0)] HALF_D_PLUS_2 [3798] [] [] [] []
IDLE 3801 [(0,0)] 5 [] [] [] [] []
INJECT_T 3802 [(0,1)] D [] [] [] [] []
MERGE 3803 [(0,1),(0,0)] D [] [3805] [] [] [((0,0),(0,1))]
DISCARD 3804 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3805 [(0,0)] HALF_D_PLUS_2 [3803] [] [] [] []
IDLE 3806 [(0,0)] 9 [] [] [] [] []
INJECT_T 3807 [(1,0)] D [] [] [] [] []
MERGE 3808 [(1,0),(0,0)] D [] [3810] [] [] [((0,0),(1,0))]
DISCARD 3809 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3810 [(0,0)] HALF_D_PLUS_2 [3808] [] [] [] []
IDLE 3811 [(0,0)] 27 [] [] [] [] []
INJECT_T 3812 [(0,1)] D [] [] [] [] []
MERGE 3813 [(0,1),(0,0)] D [] [3815] [] [] [((0,0),(0,1))]
DISCARD 3814 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3815 [(0,0)] HALF_D_PLUS_2 [3813] [] [] [] []
IDLE 3816 [(0,0)] 21 [] [] [] [] []
INJECT_T 3817 [(1,0)] D [] [] [] [] []
MERGE 3818 [(1,0),(0,0)] D [] [3820] [] [] [((0,0),(1,0))]
DISCARD 3819 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3820 [(0,0)] HALF_D_PLUS_2 [3818] [] [] [] []
IDLE 3821 [(0,0)] 17 [] [] [] [] []
INJECT_T 3822 [(0,1)] D [] [] [] [] []
MERGE 3823 [(0,1),(0,0)] D [] [3825] [] [] [((0,0),(0,1))]
DISCARD 3824 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3825 [(0,0)] HALF_D_PLUS_2 [3823] [] [] [] []
IDLE 3826 [(0,0)] 42 [] [] [] [] []
INJECT_T 3827 [(1,0)] D [] [] [] [] []
MERGE 3828 [(1,0),(0,0)] D [] [3830] [] [] [((0,0),(1,0))]
DISCARD 3829 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3830 [(0,0)] HALF_D_PLUS_2 [3828] [] [] [] []
IDLE 3831 [(0,0)] 29 [] [] [] [] []
INJECT_T 3832 [(0,1)] D [] [] [] [] []
MERGE 3833 [(0,1),(0,0)] D [] [3835] [] [] [((0,0),(0,1))]
DISCARD 3834 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3835 [(0,0)] HALF_D_PLUS_2 [3833] [] [] [] []
IDLE 3836 [(0,0)] 13 [] [] [] [] []
INJECT_T 3837 [(1,0)] D [] [] [] [] []
MERGE 3838 [(1,0),(0,0)] D [] [3840] [] [] [((0,0),(1,0))]
DISCARD 3839 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3840 [(0,0)] HALF_D_PLUS_2 [3838] [] [] [] []
IDLE 3841 [(0,0)] 11 [] [] [] [] []
INJECT_T 3842 [(0,1)] D [] [] [] [] []
MERGE 3843 [(0,1),(0,0)] D [] [3845] [] [] [((0,0),(0,1))]
DISCARD 3844 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3845 [(0,0)] HALF_D_PLUS_2 [3843] [] [] [] []
IDLE 3846 [(0,0)] 5 [] [] [] [] []
INJECT_T 3847 [(1,0)] D [] [] [] [] []
MERGE 3848 [(1,0),(0,0)] D [] [3850] [] [] [((0,0),(1,0))]
DISCARD 3849 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3850 [(0,0)] HALF_D_PLUS_2 [3848] [] [] [] []
IDLE 3851 [(0,0)] 22 [] [] [] [] []
INJECT_T 3852 [(0,1)] D [] [] [] [] []
MERGE 3853 [(0,1),(0,0)] D [] [3855] [] [] [((0,0),(0,1))]
DISCARD 3854 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3855 [(0,0)] HALF_D_PLUS_2 [3853] [] [] [] []
IDLE 3856 [(0,0)] 27 [] [] [] [] []
INJECT_T 3857 [(1,0)] D [] [] [] [] []
MERGE 3858 [(1,0),(0,0)] D [] [3860] [] [] [((0,0),(1,0))]
DISCARD 3859 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3860 [(0,0)] HALF_D_PLUS_2 [3858] [] [] [] []
IDLE 3861 [(0,0)] 36 [] [] [] [] []
INJECT_T 3862 [(0,1)] D [] [] [] [] []
MERGE 3863 [(0,1),(0,0)] D [] [3865] [] [] [((0,0),(0,1))]
DISCARD 3864 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3865 [(0,0)] HALF_D_PLUS_2 [3863] [] [] [] []
IDLE 3866 [(0,0)] 8 [] [] [] [] []
INJECT_T 3867 [(1,0)] D [] [] [] [] []
MERGE 3868 [(1,0),(0,0)] D [] [3870] [] [] [((0,0),(1,0))]
DISCARD 3869 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3870 [(0,0)] HALF_D_PLUS_2 [3868] [] [] [] []
IDLE 3871 [(0,0)] 4 [] [] [] [] []
INJECT_T 3872 [(0,1)] D [] [] [] [] []
MERGE 3873 [(0,1),(0,0)] D [] [3875] [] [] [((0,0),(0,1))]
DISCARD 3874 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3875 [(0,0)] HALF_D_PLUS_2 [3873] [] [] [] []
IDLE 3876 [(0,0)] 5 [] [] [] [] []
INJECT_T 3877 [(1,0)] D [] [] [] [] []
MERGE 3878 [(1,0),(0,0)] D [] [3880] [] [] [((0,0),(1,0))]
DISCARD 3879 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3880 [(0,0)] HALF_D_PLUS_2 [3878] [] [] [] []
IDLE 3881 [(0,0)] 24 [] [] [] [] []
INJECT_T 3882 [(0,1)] D [] [] [] [] []
MERGE 3883 [(0,1),(0,0)] D [] [3885] [] [] [((0,0),(0,1))]
DISCARD 3884 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3885 [(0,0)] HALF_D_PLUS_2 [3883] [] [] [] []
IDLE 3886 [(0,0)] 17 [] [] [] [] []
INJECT_T 3887 [(1,0)] D [] [] [] [] []
MERGE 3888 [(1,0),(0,0)] D [] [3890] [] [] [((0,0),(1,0))]
DISCARD 3889 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3890 [(0,0)] HALF_D_PLUS_2 [3888] [] [] [] []
IDLE 3891 [(0,0)] 37 [] [] [] [] []
INJECT_T 3892 [(0,1)] D [] [] [] [] []
MERGE 3893 [(0,1),(0,0)] D [] [3895] [] [] [((0,0),(0,1))]
DISCARD 3894 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3895 [(0,0)] HALF_D_PLUS_2 [3893] [] [] [] []
IDLE 3896 [(0,0)] 21 [] [] [] [] []
INJECT_T 3897 [(1,0)] D [] [] [] [] []
MERGE 3898 [(1,0),(0,0)] D [] [3900] [] [] [((0,0),(1,0))]
DISCARD 3899 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3900 [(0,0)] HALF_D_PLUS_2 [3898] [] [] [] []
IDLE 3901 [(0,0)] 38 [] [] [] [] []
INJECT_T 3902 [(0,1)] D [] [] [] [] []
MERGE 3903 [(0,1),(0,0)] D [] [3905] [] [] [((0,0),(0,1))]
DISCARD 3904 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3905 [(0,0)] HALF_D_PLUS_2 [3903] [] [] [] []
IDLE 3906 [(0,0)] 5 [] [] [] [] []
INJECT_T 3907 [(1,0)] D [] [] [] [] []
MERGE 3908 [(1,0),(0,0)] D [] [3910] [] [] [((0,0),(1,0))]
DISCARD 3909 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3910 [(0,0)] HALF_D_PLUS_2 [3908] [] [] [] []
IDLE 3911 [(0,0)] 4 [] [] [] [] []
INJECT_T 3912 [(0,1)] D [] [] [] [] []
MERGE 3913 [(0,1),(0,0)] D [] [3915] [] [] [((0,0),(0,1))]
DISCARD 3914 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3915 [(0,0)] HALF_D_PLUS_2 [3913] [] [] [] []
IDLE 3916 [(0,0)] 4 [] [] [] [] []
INJECT_T 3917 [(1,0)] D [] [] [] [] []
MERGE 3918 [(1,0),(0,0)] D [] [3920] [] [] [((0,0),(1,0))]
DISCARD 3919 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3920 [(0,0)] HALF_D_PLUS_2 [3918] [] [] [] []
IDLE 3921 [(0,0)] 16 [] [] [] [] []
INJECT_T 3922 [(0,1)] D [] [] [] [] []
MERGE 3923 [(0,1),(0,0)] D [] [3925] [] [] [((0,0),(0,1))]
DISCARD 3924 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3925 [(0,0)] HALF_D_PLUS_2 [3923] [] [] [] []
IDLE 3926 [(0,0)] 2 [] [] [] [] []
INJECT_T 3927 [(1,0)] D [] [] [] [] []
MERGE 3928 [(1,0),(0,0)] D [] [3930] [] [] [((0,0),(1,0))]
DISCARD 3929 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3930 [(0,0)] HALF_D_PLUS_2 [3928] [] [] [] []
IDLE 3931 [(0,0)] 32 [] [] [] [] []
INJECT_T 3932 [(0,1)] D [] [] [] [] []
MERGE 3933 [(0,1),(0,0)] D [] [3935] [] [] [((0,0),(0,1))]
DISCARD 3934 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3935 [(0,0)] HALF_D_PLUS_2 [3933] [] [] [] []
IDLE 3936 [(0,0)] 26 [] [] [] [] []
INJECT_T 3937 [(1,0)] D [] [] [] [] []
MERGE 3938 [(1,0),(0,0)] D [] [3940] [] [] [((0,0),(1,0))]
DISCARD 3939 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3940 [(0,0)] HALF_D_PLUS_2 [3938] [] [] [] []
IDLE 3941 [(0,0)] 20 [] [] [] [] []
INJECT_T 3942 [(0,1)] D [] [] [] [] []
MERGE 3943 [(0,1),(0,0)] D [] [3945] [] [] [((0,0),(0,1))]
DISCARD 3944 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3945 [(0,0)] HALF_D_PLUS_2 [3943] [] [] [] []
IDLE 3946 [(0,0)] 3 [] [] [] [] []
INJECT_T 3947 [(1,0)] D [] [] [] [] []
MERGE 3948 [(1,0),(0,0)] D [] [3950] [] [] [((0,0),(1,0))]
DISCARD 3949 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3950 [(0,0)] HALF_D_PLUS_2 [3948] [] [] [] []
IDLE 3951 [(0,0)] 35 [] [] [] [] []
INJECT_T 3952 [(0,1)] D [] [] [] [] []
MERGE 3953 [(0,1),(0,0)] D [] [3955] [] [] [((0,0),(0,1))]
DISCARD 3954 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3955 [(0,0)] HALF_D_PLUS_2 [3953] [] [] [] []
IDLE 3956 [(0,0)] 33 [] [] [] [] []
INJECT_T 3957 [(1,0)] D [] [] [] [] []
MERGE 3958 [(1,0),(0,0)] D [] [3960] [] [] [((0,0),(1,0))]
DISCARD 3959 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3960 [(0,0)] HALF_D_PLUS_2 [3958] [] [] [] []
IDLE 3961 [(0,0)] 4 [] [] [] [] []
INJECT_T 3962 [(0,1)] D [] [] [] [] []
MERGE 3963 [(0,1),(0,0)] D [] [3965] [] [] [((0,0),(0,1))]
DISCARD 3964 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3965 [(0,0)] HALF_D_PLUS_2 [3963] [] [] [] []
IDLE 3966 [(0,0)] 11 [] [] [] [] []
INJECT_T 3967 [(1,0)] D [] [] [] [] []
MERGE 3968 [(1,0),(0,0)] D [] [3970] [] [] [((0,0),(1,0))]
DISCARD 3969 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3970 [(0,0)] HALF_D_PLUS_2 [3968] [] [] [] []
IDLE 3971 [(0,0)] 12 [] [] [] [] []
INJECT_T 3972 [(0,1)] D [] [] [] [] []
MERGE 3973 [(0,1),(0,0)] D [] [3975] [] [] [((0,0),(0,1))]
DISCARD 3974 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3975 [(0,0)] HALF_D_PLUS_2 [3973] [] [] [] []
IDLE 3976 [(0,0)] 10 [] [] [] [] []
INJECT_T 3977 [(1,0)] D [] [] [] [] []
MERGE 3978 [(1,0),(0,0)] D [] [3980] [] [] [((0,0),(1,0))]
DISCARD 3979 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3980 [(0,0)] HALF_D_PLUS_2 [3978] [] [] [] []
INJECT_T 3981 [(0,1)] D [] [] [] [] []
MERGE 3982 [(0,1),(0,0)] D [] [3984] [] [] [((0,0),(0,1))]
DISCARD 3983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3984 [(0,0)] HALF_D_PLUS_2 [3982] [] [] [] []
IDLE 3985 [(0,0)] 27 [] [] [] [] []
INJECT_T 3986 [(1,0)] D [] [] [] [] []
MERGE 3987 [(1,0),(0,0)] D [] [3989] [] [] [((0,0),(1,0))]
DISCARD 3988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3989 [(0,0)] HALF_D_PLUS_2 [3987] [] [] [] []
IDLE 3990 [(0,0)] 33 [] [] [] [] []
INJECT_T 3991 [(0,1)] D [] [] [] [] []
MERGE 3992 [(0,1),(0,0)] D [] [3994] [] [] [((0,0),(0,1))]
DISCARD 3993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3994 [(0,0)] HALF_D_PLUS_2 [3992] [] [] [] []
IDLE 3995 [(0,0)] 9 [] [] [] [] []
INJECT_T 3996 [(1,0)] D [] [] [] [] []
MERGE 3997 [(1,0),(0,0)] D [] [3999] [] [] [((0,0),(1,0))]
DISCARD 3998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3999 [(0,0)] HALF_D_PLUS_2 [3997] [] [] [] []
INJECT_T 4000 [(0,1)] D [] [] [] [] []
MERGE 4001 [(0,1),(0,0)] D [] [4003] [] [] [((0,0),(0,1))]
DISCARD 4002 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4003 [(0,0)] HALF_D_PLUS_2 [4001] [] [] [] []
IDLE 4004 [(0,0)] 36 [] [] [] [] []
INJECT_T 4005 [(1,0)] D [] [] [] [] []
MERGE 4006 [(1,0),(0,0)] D [] [4008] [] [] [((0,0),(1,0))]
DISCARD 4007 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4008 [(0,0)] HALF_D_PLUS_2 [4006] [] [] [] []
IDLE 4009 [(0,0)] 10 [] [] [] [] []
INJECT_T 4010 [(0,1)] D [] [] [] [] []
MERGE 4011 [(0,1),(0,0)] D [] [4013] [] [] [((0,0),(0,1))]
DISCARD 4012 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4013 [(0,0)] HALF_D_PLUS_2 [4011] [] [] [] []
IDLE 4014 [(0,0)] 11 [] [] [] [] []
INJECT_T 4015 [(1,0)] D [] [] [] [] []
MERGE 4016 [(1,0),(0,0)] D [] [4018] [] [] [((0,0),(1,0))]
DISCARD 4017 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4018 [(0,0)] HALF_D_PLUS_2 [4016] [] [] [] []
IDLE 4019 [(0,0)] 24 [] [] [] [] []
INJECT_T 4020 [(0,1)] D [] [] [] [] []
MERGE 4021 [(0,1),(0,0)] D [] [4023] [] [] [((0,0),(0,1))]
DISCARD 4022 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4023 [(0,0)] HALF_D_PLUS_2 [4021] [] [] [] []
IDLE 4024 [(0,0)] 14 [] [] [] [] []
INJECT_T 4025 [(1,0)] D [] [] [] [] []
MERGE 4026 [(1,0),(0,0)] D [] [4028] [] [] [((0,0),(1,0))]
DISCARD 4027 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4028 [(0,0)] HALF_D_PLUS_2 [4026] [] [] [] []
INJECT_T 4029 [(0,1)] D [] [] [] [] []
MERGE 4030 [(0,1),(0,0)] D [] [4032] [] [] [((0,0),(0,1))]
DISCARD 4031 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4032 [(0,0)] HALF_D_PLUS_2 [4030] [] [] [] []
IDLE 4033 [(0,0)] 19 [] [] [] [] []
INJECT_T 4034 [(1,0)] D [] [] [] [] []
MERGE 4035 [(1,0),(0,0)] D [] [4037] [] [] [((0,0),(1,0))]
DISCARD 4036 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4037 [(0,0)] HALF_D_PLUS_2 [4035] [] [] [] []
IDLE 4038 [(0,0)] 15 [] [] [] [] []
INJECT_T 4039 [(0,1)] D [] [] [] [] []
MERGE 4040 [(0,1),(0,0)] D [] [4042] [] [] [((0,0),(0,1))]
DISCARD 4041 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4042 [(0,0)] HALF_D_PLUS_2 [4040] [] [] [] []
IDLE 4043 [(0,0)] 36 [] [] [] [] []
INJECT_T 4044 [(1,0)] D [] [] [] [] []
MERGE 4045 [(1,0),(0,0)] D [] [4047] [] [] [((0,0),(1,0))]
DISCARD 4046 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4047 [(0,0)] HALF_D_PLUS_2 [4045] [] [] [] []
IDLE 4048 [(0,0)] 22 [] [] [] [] []
INJECT_T 4049 [(0,1)] D [] [] [] [] []
MERGE 4050 [(0,1),(0,0)] D [] [4052] [] [] [((0,0),(0,1))]
DISCARD 4051 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4052 [(0,0)] HALF_D_PLUS_2 [4050] [] [] [] []
IDLE 4053 [(0,0)] 3 [] [] [] [] []
INJECT_T 4054 [(1,0)] D [] [] [] [] []
MERGE 4055 [(1,0),(0,0)] D [] [4057] [] [] [((0,0),(1,0))]
DISCARD 4056 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4057 [(0,0)] HALF_D_PLUS_2 [4055] [] [] [] []
IDLE 4058 [(0,0)] 3 [] [] [] [] []
INJECT_T 4059 [(0,1)] D [] [] [] [] []
MERGE 4060 [(0,1),(0,0)] D [] [4062] [] [] [((0,0),(0,1))]
DISCARD 4061 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4062 [(0,0)] HALF_D_PLUS_2 [4060] [] [] [] []
IDLE 4063 [(0,0)] 9 [] [] [] [] []
INJECT_T 4064 [(1,0)] D [] [] [] [] []
MERGE 4065 [(1,0),(0,0)] D [] [4067] [] [] [((0,0),(1,0))]
DISCARD 4066 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4067 [(0,0)] HALF_D_PLUS_2 [4065] [] [] [] []
IDLE 4068 [(0,0)] 34 [] [] [] [] []
INJECT_T 4069 [(0,1)] D [] [] [] [] []
MERGE 4070 [(0,1),(0,0)] D [] [4072] [] [] [((0,0),(0,1))]
DISCARD 4071 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4072 [(0,0)] HALF_D_PLUS_2 [4070] [] [] [] []
IDLE 4073 [(0,0)] 21 [] [] [] [] []
INJECT_T 4074 [(1,0)] D [] [] [] [] []
MERGE 4075 [(1,0),(0,0)] D [] [4077] [] [] [((0,0),(1,0))]
DISCARD 4076 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4077 [(0,0)] HALF_D_PLUS_2 [4075] [] [] [] []
IDLE 4078 [(0,0)] 32 [] [] [] [] []
INJECT_T 4079 [(0,1)] D [] [] [] [] []
MERGE 4080 [(0,1),(0,0)] D [] [4082] [] [] [((0,0),(0,1))]
DISCARD 4081 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4082 [(0,0)] HALF_D_PLUS_2 [4080] [] [] [] []
IDLE 4083 [(0,0)] 17 [] [] [] [] []
INJECT_T 4084 [(1,0)] D [] [] [] [] []
MERGE 4085 [(1,0),(0,0)] D [] [4087] [] [] [((0,0),(1,0))]
DISCARD 4086 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4087 [(0,0)] HALF_D_PLUS_2 [4085] [] [] [] []
IDLE 4088 [(0,0)] 10 [] [] [] [] []
INJECT_T 4089 [(0,1)] D [] [] [] [] []
MERGE 4090 [(0,1),(0,0)] D [] [4092] [] [] [((0,0),(0,1))]
DISCARD 4091 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4092 [(0,0)] HALF_D_PLUS_2 [4090] [] [] [] []
IDLE 4093 [(0,0)] 22 [] [] [] [] []
INJECT_T 4094 [(1,0)] D [] [] [] [] []
MERGE 4095 [(1,0),(0,0)] D [] [4097] [] [] [((0,0),(1,0))]
DISCARD 4096 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4097 [(0,0)] HALF_D_PLUS_2 [4095] [] [] [] []
IDLE 4098 [(0,0)] 34 [] [] [] [] []
INJECT_T 4099 [(0,1)] D [] [] [] [] []
MERGE 4100 [(0,1),(0,0)] D [] [4102] [] [] [((0,0),(0,1))]
DISCARD 4101 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4102 [(0,0)] HALF_D_PLUS_2 [4100] [] [] [] []
IDLE 4103 [(0,0)] 9 [] [] [] [] []
INJECT_T 4104 [(1,0)] D [] [] [] [] []
MERGE 4105 [(1,0),(0,0)] D [] [4107] [] [] [((0,0),(1,0))]
DISCARD 4106 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4107 [(0,0)] HALF_D_PLUS_2 [4105] [] [] [] []
IDLE 4108 [(0,0)] 21 [] [] [] [] []
INJECT_T 4109 [(0,1)] D [] [] [] [] []
MERGE 4110 [(0,1),(0,0)] D [] [4112] [] [] [((0,0),(0,1))]
DISCARD 4111 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4112 [(0,0)] HALF_D_PLUS_2 [4110] [] [] [] []
IDLE 4113 [(0,0)] 35 [] [] [] [] []
INJECT_T 4114 [(1,0)] D [] [] [] [] []
MERGE 4115 [(1,0),(0,0)] D [] [4117] [] [] [((0,0),(1,0))]
DISCARD 4116 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4117 [(0,0)] HALF_D_PLUS_2 [4115] [] [] [] []
IDLE 4118 [(0,0)] 26 [] [] [] [] []
INJECT_T 4119 [(0,1)] D [] [] [] [] []
MERGE 4120 [(0,1),(0,0)] D [] [4122] [] [] [((0,0),(0,1))]
DISCARD 4121 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4122 [(0,0)] HALF_D_PLUS_2 [4120] [] [] [] []
IDLE 4123 [(0,0)] 32 [] [] [] [] []
INJECT_T 4124 [(1,0)] D [] [] [] [] []
MERGE 4125 [(1,0),(0,0)] D [] [4127] [] [] [((0,0),(1,0))]
DISCARD 4126 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4127 [(0,0)] HALF_D_PLUS_2 [4125] [] [] [] []
IDLE 4128 [(0,0)] 42 [] [] [] [] []
INJECT_T 4129 [(0,1)] D [] [] [] [] []
MERGE 4130 [(0,1),(0,0)] D [] [4132] [] [] [((0,0),(0,1))]
DISCARD 4131 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4132 [(0,0)] HALF_D_PLUS_2 [4130] [] [] [] []
IDLE 4133 [(0,0)] 29 [] [] [] [] []
INJECT_T 4134 [(1,0)] D [] [] [] [] []
MERGE 4135 [(1,0),(0,0)] D [] [4137] [] [] [((0,0),(1,0))]
DISCARD 4136 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4137 [(0,0)] HALF_D_PLUS_2 [4135] [] [] [] []
INJECT_T 4138 [(0,1)] D [] [] [] [] []
MERGE 4139 [(0,1),(0,0)] D [] [4141] [] [] [((0,0),(0,1))]
DISCARD 4140 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4141 [(0,0)] HALF_D_PLUS_2 [4139] [] [] [] []
IDLE 4142 [(0,0)] 26 [] [] [] [] []
INJECT_T 4143 [(1,0)] D [] [] [] [] []
MERGE 4144 [(1,0),(0,0)] D [] [4146] [] [] [((0,0),(1,0))]
DISCARD 4145 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4146 [(0,0)] HALF_D_PLUS_2 [4144] [] [] [] []
IDLE 4147 [(0,0)] 21 [] [] [] [] []
INJECT_T 4148 [(0,1)] D [] [] [] [] []
MERGE 4149 [(0,1),(0,0)] D [] [4151] [] [] [((0,0),(0,1))]
DISCARD 4150 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4151 [(0,0)] HALF_D_PLUS_2 [4149] [] [] [] []
IDLE 4152 [(0,0)] 8 [] [] [] [] []
INJECT_T 4153 [(1,0)] D [] [] [] [] []
MERGE 4154 [(1,0),(0,0)] D [] [4156] [] [] [((0,0),(1,0))]
DISCARD 4155 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4156 [(0,0)] HALF_D_PLUS_2 [4154] [] [] [] []
IDLE 4157 [(0,0)] 35 [] [] [] [] []
INJECT_T 4158 [(0,1)] D [] [] [] [] []
MERGE 4159 [(0,1),(0,0)] D [] [4161] [] [] [((0,0),(0,1))]
DISCARD 4160 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4161 [(0,0)] HALF_D_PLUS_2 [4159] [] [] [] []
IDLE 4162 [(0,0)] 16 [] [] [] [] []
INJECT_T 4163 [(1,0)] D [] [] [] [] []
MERGE 4164 [(1,0),(0,0)] D [] [4166] [] [] [((0,0),(1,0))]
DISCARD 4165 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4166 [(0,0)] HALF_D_PLUS_2 [4164] [] [] [] []
IDLE 4167 [(0,0)] 37 [] [] [] [] []
INJECT_T 4168 [(0,1)] D [] [] [] [] []
MERGE 4169 [(0,1),(0,0)] D [] [4171] [] [] [((0,0),(0,1))]
DISCARD 4170 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4171 [(0,0)] HALF_D_PLUS_2 [4169] [] [] [] []
IDLE 4172 [(0,0)] 32 [] [] [] [] []
INJECT_T 4173 [(1,0)] D [] [] [] [] []
MERGE 4174 [(1,0),(0,0)] D [] [4176] [] [] [((0,0),(1,0))]
DISCARD 4175 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4176 [(0,0)] HALF_D_PLUS_2 [4174] [] [] [] []
IDLE 4177 [(0,0)] 12 [] [] [] [] []
INJECT_T 4178 [(0,1)] D [] [] [] [] []
MERGE 4179 [(0,1),(0,0)] D [] [4181] [] [] [((0,0),(0,1))]
DISCARD 4180 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4181 [(0,0)] HALF_D_PLUS_2 [4179] [] [] [] []
IDLE 4182 [(0,0)] 1 [] [] [] [] []
INJECT_T 4183 [(1,0)] D [] [] [] [] []
MERGE 4184 [(1,0),(0,0)] D [] [4186] [] [] [((0,0),(1,0))]
DISCARD 4185 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4186 [(0,0)] HALF_D_PLUS_2 [4184] [] [] [] []
IDLE 4187 [(0,0)] 22 [] [] [] [] []
INJECT_T 4188 [(0,1)] D [] [] [] [] []
MERGE 4189 [(0,1),(0,0)] D [] [4191] [] [] [((0,0),(0,1))]
DISCARD 4190 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4191 [(0,0)] HALF_D_PLUS_2 [4189] [] [] [] []
IDLE 4192 [(0,0)] 38 [] [] [] [] []
INJECT_T 4193 [(1,0)] D [] [] [] [] []
MERGE 4194 [(1,0),(0,0)] D [] [4196] [] [] [((0,0),(1,0))]
DISCARD 4195 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4196 [(0,0)] HALF_D_PLUS_2 [4194] [] [] [] []
IDLE 4197 [(0,0)] 12 [] [] [] [] []
INJECT_T 4198 [(0,1)] D [] [] [] [] []
MERGE 4199 [(0,1),(0,0)] D [] [4201] [] [] [((0,0),(0,1))]
DISCARD 4200 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4201 [(0,0)] HALF_D_PLUS_2 [4199] [] [] [] []
IDLE 4202 [(0,0)] 4 [] [] [] [] []
INJECT_T 4203 [(1,0)] D [] [] [] [] []
MERGE 4204 [(1,0),(0,0)] D [] [4206] [] [] [((0,0),(1,0))]
DISCARD 4205 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4206 [(0,0)] HALF_D_PLUS_2 [4204] [] [] [] []
IDLE 4207 [(0,0)] 21 [] [] [] [] []
INJECT_T 4208 [(0,1)] D [] [] [] [] []
MERGE 4209 [(0,1),(0,0)] D [] [4211] [] [] [((0,0),(0,1))]
DISCARD 4210 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4211 [(0,0)] HALF_D_PLUS_2 [4209] [] [] [] []
IDLE 4212 [(0,0)] 1 [] [] [] [] []
INJECT_T 4213 [(1,0)] D [] [] [] [] []
MERGE 4214 [(1,0),(0,0)] D [] [4216] [] [] [((0,0),(1,0))]
DISCARD 4215 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4216 [(0,0)] HALF_D_PLUS_2 [4214] [] [] [] []
IDLE 4217 [(0,0)] 28 [] [] [] [] []
INJECT_T 4218 [(0,1)] D [] [] [] [] []
MERGE 4219 [(0,1),(0,0)] D [] [4221] [] [] [((0,0),(0,1))]
DISCARD 4220 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4221 [(0,0)] HALF_D_PLUS_2 [4219] [] [] [] []
IDLE 4222 [(0,0)] 8 [] [] [] [] []
INJECT_T 4223 [(1,0)] D [] [] [] [] []
MERGE 4224 [(1,0),(0,0)] D [] [4226] [] [] [((0,0),(1,0))]
DISCARD 4225 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4226 [(0,0)] HALF_D_PLUS_2 [4224] [] [] [] []
IDLE 4227 [(0,0)] 32 [] [] [] [] []
INJECT_T 4228 [(0,1)] D [] [] [] [] []
MERGE 4229 [(0,1),(0,0)] D [] [4231] [] [] [((0,0),(0,1))]
DISCARD 4230 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4231 [(0,0)] HALF_D_PLUS_2 [4229] [] [] [] []
IDLE 4232 [(0,0)] 7 [] [] [] [] []
INJECT_T 4233 [(1,0)] D [] [] [] [] []
MERGE 4234 [(1,0),(0,0)] D [] [4236] [] [] [((0,0),(1,0))]
DISCARD 4235 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4236 [(0,0)] HALF_D_PLUS_2 [4234] [] [] [] []
IDLE 4237 [(0,0)] 25 [] [] [] [] []
INJECT_T 4238 [(0,1)] D [] [] [] [] []
MERGE 4239 [(0,1),(0,0)] D [] [4241] [] [] [((0,0),(0,1))]
DISCARD 4240 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4241 [(0,0)] HALF_D_PLUS_2 [4239] [] [] [] []
IDLE 4242 [(0,0)] 24 [] [] [] [] []
INJECT_T 4243 [(1,0)] D [] [] [] [] []
MERGE 4244 [(1,0),(0,0)] D [] [4246] [] [] [((0,0),(1,0))]
DISCARD 4245 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4246 [(0,0)] HALF_D_PLUS_2 [4244] [] [] [] []
IDLE 4247 [(0,0)] 16 [] [] [] [] []
INJECT_T 4248 [(0,1)] D [] [] [] [] []
MERGE 4249 [(0,1),(0,0)] D [] [4251] [] [] [((0,0),(0,1))]
DISCARD 4250 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4251 [(0,0)] HALF_D_PLUS_2 [4249] [] [] [] []
IDLE 4252 [(0,0)] 34 [] [] [] [] []
INJECT_T 4253 [(1,0)] D [] [] [] [] []
MERGE 4254 [(1,0),(0,0)] D [] [4256] [] [] [((0,0),(1,0))]
DISCARD 4255 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4256 [(0,0)] HALF_D_PLUS_2 [4254] [] [] [] []
IDLE 4257 [(0,0)] 11 [] [] [] [] []
INJECT_T 4258 [(0,1)] D [] [] [] [] []
MERGE 4259 [(0,1),(0,0)] D [] [4261] [] [] [((0,0),(0,1))]
DISCARD 4260 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4261 [(0,0)] HALF_D_PLUS_2 [4259] [] [] [] []
IDLE 4262 [(0,0)] 26 [] [] [] [] []
INJECT_T 4263 [(1,0)] D [] [] [] [] []
MERGE 4264 [(1,0),(0,0)] D [] [4266] [] [] [((0,0),(1,0))]
DISCARD 4265 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4266 [(0,0)] HALF_D_PLUS_2 [4264] [] [] [] []
IDLE 4267 [(0,0)] 30 [] [] [] [] []
INJECT_T 4268 [(0,1)] D [] [] [] [] []
MERGE 4269 [(0,1),(0,0)] D [] [4271] [] [] [((0,0),(0,1))]
DISCARD 4270 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4271 [(0,0)] HALF_D_PLUS_2 [4269] [] [] [] []
IDLE 4272 [(0,0)] 14 [] [] [] [] []
INJECT_T 4273 [(1,0)] D [] [] [] [] []
MERGE 4274 [(1,0),(0,0)] D [] [4276] [] [] [((0,0),(1,0))]
DISCARD 4275 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4276 [(0,0)] HALF_D_PLUS_2 [4274] [] [] [] []
IDLE 4277 [(0,0)] 3 [] [] [] [] []
INJECT_T 4278 [(0,1)] D [] [] [] [] []
MERGE 4279 [(0,1),(0,0)] D [] [4281] [] [] [((0,0),(0,1))]
DISCARD 4280 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4281 [(0,0)] HALF_D_PLUS_2 [4279] [] [] [] []
IDLE 4282 [(0,0)] 31 [] [] [] [] []
INJECT_T 4283 [(1,0)] D [] [] [] [] []
MERGE 4284 [(1,0),(0,0)] D [] [4286] [] [] [((0,0),(1,0))]
DISCARD 4285 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4286 [(0,0)] HALF_D_PLUS_2 [4284] [] [] [] []
IDLE 4287 [(0,0)] 3 [] [] [] [] []
INJECT_T 4288 [(0,1)] D [] [] [] [] []
MERGE 4289 [(0,1),(0,0)] D [] [4291] [] [] [((0,0),(0,1))]
DISCARD 4290 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4291 [(0,0)] HALF_D_PLUS_2 [4289] [] [] [] []
IDLE 4292 [(0,0)] 4 [] [] [] [] []
INJECT_T 4293 [(1,0)] D [] [] [] [] []
MERGE 4294 [(1,0),(0,0)] D [] [4296] [] [] [((0,0),(1,0))]
DISCARD 4295 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4296 [(0,0)] HALF_D_PLUS_2 [4294] [] [] [] []
IDLE 4297 [(0,0)] 12 [] [] [] [] []
INJECT_T 4298 [(0,1)] D [] [] [] [] []
MERGE 4299 [(0,1),(0,0)] D [] [4301] [] [] [((0,0),(0,1))]
DISCARD 4300 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4301 [(0,0)] HALF_D_PLUS_2 [4299] [] [] [] []
IDLE 4302 [(0,0)] 29 [] [] [] [] []
INJECT_T 4303 [(1,0)] D [] [] [] [] []
MERGE 4304 [(1,0),(0,0)] D [] [4306] [] [] [((0,0),(1,0))]
DISCARD 4305 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4306 [(0,0)] HALF_D_PLUS_2 [4304] [] [] [] []
IDLE 4307 [(0,0)] 3 [] [] [] [] []
INJECT_T 4308 [(0,1)] D [] [] [] [] []
MERGE 4309 [(0,1),(0,0)] D [] [4311] [] [] [((0,0),(0,1))]
DISCARD 4310 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4311 [(0,0)] HALF_D_PLUS_2 [4309] [] [] [] []
IDLE 4312 [(0,0)] 31 [] [] [] [] []
INJECT_T 4313 [(1,0)] D [] [] [] [] []
MERGE 4314 [(1,0),(0,0)] D [] [4316] [] [] [((0,0),(1,0))]
DISCARD 4315 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4316 [(0,0)] HALF_D_PLUS_2 [4314] [] [] [] []
IDLE 4317 [(0,0)] 37 [] [] [] [] []
INJECT_T 4318 [(0,1)] D [] [] [] [] []
MERGE 4319 [(0,1),(0,0)] D [] [4321] [] [] [((0,0),(0,1))]
DISCARD 4320 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4321 [(0,0)] HALF_D_PLUS_2 [4319] [] [] [] []
IDLE 4322 [(0,0)] 30 [] [] [] [] []
INJECT_T 4323 [(1,0)] D [] [] [] [] []
MERGE 4324 [(1,0),(0,0)] D [] [4326] [] [] [((0,0),(1,0))]
DISCARD 4325 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4326 [(0,0)] HALF_D_PLUS_2 [4324] [] [] [] []
IDLE 4327 [(0,0)] 41 [] [] [] [] []
INJECT_T 4328 [(0,1)] D [] [] [] [] []
MERGE 4329 [(0,1),(0,0)] D [] [4331] [] [] [((0,0),(0,1))]
DISCARD 4330 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4331 [(0,0)] HALF_D_PLUS_2 [4329] [] [] [] []
IDLE 4332 [(0,0)] 25 [] [] [] [] []
INJECT_T 4333 [(1,0)] D [] [] [] [] []
MERGE 4334 [(1,0),(0,0)] D [] [4336] [] [] [((0,0),(1,0))]
DISCARD 4335 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4336 [(0,0)] HALF_D_PLUS_2 [4334] [] [] [] []
IDLE 4337 [(0,0)] 24 [] [] [] [] []
INJECT_T 4338 [(0,1)] D [] [] [] [] []
MERGE 4339 [(0,1),(0,0)] D [] [4341] [] [] [((0,0),(0,1))]
DISCARD 4340 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4341 [(0,0)] HALF_D_PLUS_2 [4339] [] [] [] []
IDLE 4342 [(0,0)] 5 [] [] [] [] []
INJECT_T 4343 [(1,0)] D [] [] [] [] []
MERGE 4344 [(1,0),(0,0)] D [] [4346] [] [] [((0,0),(1,0))]
DISCARD 4345 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4346 [(0,0)] HALF_D_PLUS_2 [4344] [] [] [] []
IDLE 4347 [(0,0)] 23 [] [] [] [] []
INJECT_T 4348 [(0,1)] D [] [] [] [] []
MERGE 4349 [(0,1),(0,0)] D [] [4351] [] [] [((0,0),(0,1))]
DISCARD 4350 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4351 [(0,0)] HALF_D_PLUS_2 [4349] [] [] [] []
IDLE 4352 [(0,0)] 42 [] [] [] [] []
INJECT_T 4353 [(1,0)] D [] [] [] [] []
MERGE 4354 [(1,0),(0,0)] D [] [4356] [] [] [((0,0),(1,0))]
DISCARD 4355 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4356 [(0,0)] HALF_D_PLUS_2 [4354] [] [] [] []
IDLE 4357 [(0,0)] 21 [] [] [] [] []
INJECT_T 4358 [(0,1)] D [] [] [] [] []
MERGE 4359 [(0,1),(0,0)] D [] [4361] [] [] [((0,0),(0,1))]
DISCARD 4360 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4361 [(0,0)] HALF_D_PLUS_2 [4359] [] [] [] []
IDLE 4362 [(0,0)] 29 [] [] [] [] []
INJECT_T 4363 [(1,0)] D [] [] [] [] []
MERGE 4364 [(1,0),(0,0)] D [] [4366] [] [] [((0,0),(1,0))]
DISCARD 4365 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4366 [(0,0)] HALF_D_PLUS_2 [4364] [] [] [] []
IDLE 4367 [(0,0)] 8 [] [] [] [] []
INJECT_T 4368 [(0,1)] D [] [] [] [] []
MERGE 4369 [(0,1),(0,0)] D [] [4371] [] [] [((0,0),(0,1))]
DISCARD 4370 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4371 [(0,0)] HALF_D_PLUS_2 [4369] [] [] [] []
IDLE 4372 [(0,0)] 13 [] [] [] [] []
INJECT_T 4373 [(1,0)] D [] [] [] [] []
MERGE 4374 [(1,0),(0,0)] D [] [4376] [] [] [((0,0),(1,0))]
DISCARD 4375 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4376 [(0,0)] HALF_D_PLUS_2 [4374] [] [] [] []
IDLE 4377 [(0,0)] 12 [] [] [] [] []
INJECT_T 4378 [(0,1)] D [] [] [] [] []
MERGE 4379 [(0,1),(0,0)] D [] [4381] [] [] [((0,0),(0,1))]
DISCARD 4380 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4381 [(0,0)] HALF_D_PLUS_2 [4379] [] [] [] []
IDLE 4382 [(0,0)] 21 [] [] [] [] []
INJECT_T 4383 [(1,0)] D [] [] [] [] []
MERGE 4384 [(1,0),(0,0)] D [] [4386] [] [] [((0,0),(1,0))]
DISCARD 4385 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4386 [(0,0)] HALF_D_PLUS_2 [4384] [] [] [] []
IDLE 4387 [(0,0)] 18 [] [] [] [] []
INJECT_T 4388 [(0,1)] D [] [] [] [] []
MERGE 4389 [(0,1),(0,0)] D [] [4391] [] [] [((0,0),(0,1))]
DISCARD 4390 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4391 [(0,0)] HALF_D_PLUS_2 [4389] [] [] [] []
IDLE 4392 [(0,0)] 30 [] [] [] [] []
INJECT_T 4393 [(1,0)] D [] [] [] [] []
MERGE 4394 [(1,0),(0,0)] D [] [4396] [] [] [((0,0),(1,0))]
DISCARD 4395 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4396 [(0,0)] HALF_D_PLUS_2 [4394] [] [] [] []
IDLE 4397 [(0,0)] 2 [] [] [] [] []
INJECT_T 4398 [(0,1)] D [] [] [] [] []
MERGE 4399 [(0,1),(0,0)] D [] [4401] [] [] [((0,0),(0,1))]
DISCARD 4400 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4401 [(0,0)] HALF_D_PLUS_2 [4399] [] [] [] []
IDLE 4402 [(0,0)] 12 [] [] [] [] []
INJECT_T 4403 [(1,0)] D [] [] [] [] []
MERGE 4404 [(1,0),(0,0)] D [] [4406] [] [] [((0,0),(1,0))]
DISCARD 4405 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4406 [(0,0)] HALF_D_PLUS_2 [4404] [] [] [] []
IDLE 4407 [(0,0)] 38 [] [] [] [] []
INJECT_T 4408 [(0,1)] D [] [] [] [] []
MERGE 4409 [(0,1),(0,0)] D [] [4411] [] [] [((0,0),(0,1))]
DISCARD 4410 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4411 [(0,0)] HALF_D_PLUS_2 [4409] [] [] [] []
IDLE 4412 [(0,0)] 39 [] [] [] [] []
INJECT_T 4413 [(1,0)] D [] [] [] [] []
MERGE 4414 [(1,0),(0,0)] D [] [4416] [] [] [((0,0),(1,0))]
DISCARD 4415 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4416 [(0,0)] HALF_D_PLUS_2 [4414] [] [] [] []
IDLE 4417 [(0,0)] 15 [] [] [] [] []
INJECT_T 4418 [(0,1)] D [] [] [] [] []
MERGE 4419 [(0,1),(0,0)] D [] [4421] [] [] [((0,0),(0,1))]
DISCARD 4420 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4421 [(0,0)] HALF_D_PLUS_2 [4419] [] [] [] []
IDLE 4422 [(0,0)] 18 [] [] [] [] []
INJECT_T 4423 [(1,0)] D [] [] [] [] []
MERGE 4424 [(1,0),(0,0)] D [] [4426] [] [] [((0,0),(1,0))]
DISCARD 4425 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4426 [(0,0)] HALF_D_PLUS_2 [4424] [] [] [] []
IDLE 4427 [(0,0)] 19 [] [] [] [] []
INJECT_T 4428 [(0,1)] D [] [] [] [] []
MERGE 4429 [(0,1),(0,0)] D [] [4431] [] [] [((0,0),(0,1))]
DISCARD 4430 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4431 [(0,0)] HALF_D_PLUS_2 [4429] [] [] [] []
IDLE 4432 [(0,0)] 41 [] [] [] [] []
INJECT_T 4433 [(1,0)] D [] [] [] [] []
MERGE 4434 [(1,0),(0,0)] D [] [4436] [] [] [((0,0),(1,0))]
DISCARD 4435 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4436 [(0,0)] HALF_D_PLUS_2 [4434] [] [] [] []
IDLE 4437 [(0,0)] 9 [] [] [] [] []
INJECT_T 4438 [(0,1)] D [] [] [] [] []
MERGE 4439 [(0,1),(0,0)] D [] [4441] [] [] [((0,0),(0,1))]
DISCARD 4440 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4441 [(0,0)] HALF_D_PLUS_2 [4439] [] [] [] []
IDLE 4442 [(0,0)] 16 [] [] [] [] []
INJECT_T 4443 [(1,0)] D [] [] [] [] []
MERGE 4444 [(1,0),(0,0)] D [] [4446] [] [] [((0,0),(1,0))]
DISCARD 4445 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4446 [(0,0)] HALF_D_PLUS_2 [4444] [] [] [] []
IDLE 4447 [(0,0)] 14 [] [] [] [] []
INJECT_T 4448 [(0,1)] D [] [] [] [] []
MERGE 4449 [(0,1),(0,0)] D [] [4451] [] [] [((0,0),(0,1))]
DISCARD 4450 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4451 [(0,0)] HALF_D_PLUS_2 [4449] [] [] [] []
IDLE 4452 [(0,0)] 7 [] [] [] [] []
INJECT_T 4453 [(1,0)] D [] [] [] [] []
MERGE 4454 [(1,0),(0,0)] D [] [4456] [] [] [((0,0),(1,0))]
DISCARD 4455 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4456 [(0,0)] HALF_D_PLUS_2 [4454] [] [] [] []
IDLE 4457 [(0,0)] 38 [] [] [] [] []
INJECT_T 4458 [(0,1)] D [] [] [] [] []
MERGE 4459 [(0,1),(0,0)] D [] [4461] [] [] [((0,0),(0,1))]
DISCARD 4460 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4461 [(0,0)] HALF_D_PLUS_2 [4459] [] [] [] []
IDLE 4462 [(0,0)] 26 [] [] [] [] []
INJECT_T 4463 [(1,0)] D [] [] [] [] []
MERGE 4464 [(1,0),(0,0)] D [] [4466] [] [] [((0,0),(1,0))]
DISCARD 4465 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4466 [(0,0)] HALF_D_PLUS_2 [4464] [] [] [] []
IDLE 4467 [(0,0)] 11 [] [] [] [] []
INJECT_T 4468 [(0,1)] D [] [] [] [] []
MERGE 4469 [(0,1),(0,0)] D [] [4471] [] [] [((0,0),(0,1))]
DISCARD 4470 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4471 [(0,0)] HALF_D_PLUS_2 [4469] [] [] [] []
IDLE 4472 [(0,0)] 27 [] [] [] [] []
INJECT_T 4473 [(1,0)] D [] [] [] [] []
MERGE 4474 [(1,0),(0,0)] D [] [4476] [] [] [((0,0),(1,0))]
DISCARD 4475 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4476 [(0,0)] HALF_D_PLUS_2 [4474] [] [] [] []
IDLE 4477 [(0,0)] 28 [] [] [] [] []
INJECT_T 4478 [(0,1)] D [] [] [] [] []
MERGE 4479 [(0,1),(0,0)] D [] [4481] [] [] [((0,0),(0,1))]
DISCARD 4480 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4481 [(0,0)] HALF_D_PLUS_2 [4479] [] [] [] []
IDLE 4482 [(0,0)] 34 [] [] [] [] []
INJECT_T 4483 [(1,0)] D [] [] [] [] []
MERGE 4484 [(1,0),(0,0)] D [] [4486] [] [] [((0,0),(1,0))]
DISCARD 4485 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4486 [(0,0)] HALF_D_PLUS_2 [4484] [] [] [] []
IDLE 4487 [(0,0)] 37 [] [] [] [] []
INJECT_T 4488 [(0,1)] D [] [] [] [] []
MERGE 4489 [(0,1),(0,0)] D [] [4491] [] [] [((0,0),(0,1))]
DISCARD 4490 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4491 [(0,0)] HALF_D_PLUS_2 [4489] [] [] [] []
IDLE 4492 [(0,0)] 9 [] [] [] [] []
INJECT_T 4493 [(1,0)] D [] [] [] [] []
MERGE 4494 [(1,0),(0,0)] D [] [4496] [] [] [((0,0),(1,0))]
DISCARD 4495 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4496 [(0,0)] HALF_D_PLUS_2 [4494] [] [] [] []
IDLE 4497 [(0,0)] 23 [] [] [] [] []
INJECT_T 4498 [(0,1)] D [] [] [] [] []
MERGE 4499 [(0,1),(0,0)] D [] [4501] [] [] [((0,0),(0,1))]
DISCARD 4500 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4501 [(0,0)] HALF_D_PLUS_2 [4499] [] [] [] []
IDLE 4502 [(0,0)] 4 [] [] [] [] []
INJECT_T 4503 [(1,0)] D [] [] [] [] []
MERGE 4504 [(1,0),(0,0)] D [] [4506] [] [] [((0,0),(1,0))]
DISCARD 4505 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4506 [(0,0)] HALF_D_PLUS_2 [4504] [] [] [] []
IDLE 4507 [(0,0)] 35 [] [] [] [] []
INJECT_T 4508 [(0,1)] D [] [] [] [] []
MERGE 4509 [(0,1),(0,0)] D [] [4511] [] [] [((0,0),(0,1))]
DISCARD 4510 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4511 [(0,0)] HALF_D_PLUS_2 [4509] [] [] [] []
IDLE 4512 [(0,0)] 4 [] [] [] [] []
INJECT_T 4513 [(1,0)] D [] [] [] [] []
MERGE 4514 [(1,0),(0,0)] D [] [4516] [] [] [((0,0),(1,0))]
DISCARD 4515 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4516 [(0,0)] HALF_D_PLUS_2 [4514] [] [] [] []
IDLE 4517 [(0,0)] 15 [] [] [] [] []
INJECT_T 4518 [(0,1)] D [] [] [] [] []
MERGE 4519 [(0,1),(0,0)] D [] [4521] [] [] [((0,0),(0,1))]
DISCARD 4520 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4521 [(0,0)] HALF_D_PLUS_2 [4519] [] [] [] []
IDLE 4522 [(0,0)] 22 [] [] [] [] []
INJECT_T 4523 [(1,0)] D [] [] [] [] []
MERGE 4524 [(1,0),(0,0)] D [] [4526] [] [] [((0,0),(1,0))]
DISCARD 4525 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4526 [(0,0)] HALF_D_PLUS_2 [4524] [] [] [] []
IDLE 4527 [(0,0)] 31 [] [] [] [] []
INJECT_T 4528 [(0,1)] D [] [] [] [] []
MERGE 4529 [(0,1),(0,0)] D [] [4531] [] [] [((0,0),(0,1))]
DISCARD 4530 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4531 [(0,0)] HALF_D_PLUS_2 [4529] [] [] [] []
IDLE 4532 [(0,0)] 34 [] [] [] [] []
INJECT_T 4533 [(1,0)] D [] [] [] [] []
MERGE 4534 [(1,0),(0,0)] D [] [4536] [] [] [((0,0),(1,0))]
DISCARD 4535 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4536 [(0,0)] HALF_D_PLUS_2 [4534] [] [] [] []
IDLE 4537 [(0,0)] 7 [] [] [] [] []
INJECT_T 4538 [(0,1)] D [] [] [] [] []
MERGE 4539 [(0,1),(0,0)] D [] [4541] [] [] [((0,0),(0,1))]
DISCARD 4540 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4541 [(0,0)] HALF_D_PLUS_2 [4539] [] [] [] []
IDLE 4542 [(0,0)] 9 [] [] [] [] []
INJECT_T 4543 [(1,0)] D [] [] [] [] []
MERGE 4544 [(1,0),(0,0)] D [] [4546] [] [] [((0,0),(1,0))]
DISCARD 4545 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4546 [(0,0)] HALF_D_PLUS_2 [4544] [] [] [] []
IDLE 4547 [(0,0)] 35 [] [] [] [] []
INJECT_T 4548 [(0,1)] D [] [] [] [] []
MERGE 4549 [(0,1),(0,0)] D [] [4551] [] [] [((0,0),(0,1))]
DISCARD 4550 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4551 [(0,0)] HALF_D_PLUS_2 [4549] [] [] [] []
IDLE 4552 [(0,0)] 39 [] [] [] [] []
INJECT_T 4553 [(1,0)] D [] [] [] [] []
MERGE 4554 [(1,0),(0,0)] D [] [4556] [] [] [((0,0),(1,0))]
DISCARD 4555 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4556 [(0,0)] HALF_D_PLUS_2 [4554] [] [] [] []
IDLE 4557 [(0,0)] 3 [] [] [] [] []
INJECT_T 4558 [(0,1)] D [] [] [] [] []
MERGE 4559 [(0,1),(0,0)] D [] [4561] [] [] [((0,0),(0,1))]
DISCARD 4560 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4561 [(0,0)] HALF_D_PLUS_2 [4559] [] [] [] []
IDLE 4562 [(0,0)] 20 [] [] [] [] []
INJECT_T 4563 [(1,0)] D [] [] [] [] []
MERGE 4564 [(1,0),(0,0)] D [] [4566] [] [] [((0,0),(1,0))]
DISCARD 4565 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4566 [(0,0)] HALF_D_PLUS_2 [4564] [] [] [] []
IDLE 4567 [(0,0)] 16 [] [] [] [] []
INJECT_T 4568 [(0,1)] D [] [] [] [] []
MERGE 4569 [(0,1),(0,0)] D [] [4571] [] [] [((0,0),(0,1))]
DISCARD 4570 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4571 [(0,0)] HALF_D_PLUS_2 [4569] [] [] [] []
IDLE 4572 [(0,0)] 27 [] [] [] [] []
INJECT_T 4573 [(1,0)] D [] [] [] [] []
MERGE 4574 [(1,0),(0,0)] D [] [4576] [] [] [((0,0),(1,0))]
DISCARD 4575 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4576 [(0,0)] HALF_D_PLUS_2 [4574] [] [] [] []
IDLE 4577 [(0,0)] 41 [] [] [] [] []
INJECT_T 4578 [(0,1)] D [] [] [] [] []
MERGE 4579 [(0,1),(0,0)] D [] [4581] [] [] [((0,0),(0,1))]
DISCARD 4580 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4581 [(0,0)] HALF_D_PLUS_2 [4579] [] [] [] []
IDLE 4582 [(0,0)] 31 [] [] [] [] []
INJECT_T 4583 [(1,0)] D [] [] [] [] []
MERGE 4584 [(1,0),(0,0)] D [] [4586] [] [] [((0,0),(1,0))]
DISCARD 4585 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4586 [(0,0)] HALF_D_PLUS_2 [4584] [] [] [] []
IDLE 4587 [(0,0)] 35 [] [] [] [] []
INJECT_T 4588 [(0,1)] D [] [] [] [] []
MERGE 4589 [(0,1),(0,0)] D [] [4591] [] [] [((0,0),(0,1))]
DISCARD 4590 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4591 [(0,0)] HALF_D_PLUS_2 [4589] [] [] [] []
IDLE 4592 [(0,0)] 12 [] [] [] [] []
INJECT_T 4593 [(1,0)] D [] [] [] [] []
MERGE 4594 [(1,0),(0,0)] D [] [4596] [] [] [((0,0),(1,0))]
DISCARD 4595 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4596 [(0,0)] HALF_D_PLUS_2 [4594] [] [] [] []
IDLE 4597 [(0,0)] 26 [] [] [] [] []
INJECT_T 4598 [(0,1)] D [] [] [] [] []
MERGE 4599 [(0,1),(0,0)] D [] [4601] [] [] [((0,0),(0,1))]
DISCARD 4600 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4601 [(0,0)] HALF_D_PLUS_2 [4599] [] [] [] []
IDLE 4602 [(0,0)] 23 [] [] [] [] []
INJECT_T 4603 [(1,0)] D [] [] [] [] []
MERGE 4604 [(1,0),(0,0)] D [] [4606] [] [] [((0,0),(1,0))]
DISCARD 4605 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4606 [(0,0)] HALF_D_PLUS_2 [4604] [] [] [] []
IDLE 4607 [(0,0)] 16 [] [] [] [] []
INJECT_T 4608 [(0,1)] D [] [] [] [] []
MERGE 4609 [(0,1),(0,0)] D [] [4611] [] [] [((0,0),(0,1))]
DISCARD 4610 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4611 [(0,0)] HALF_D_PLUS_2 [4609] [] [] [] []
IDLE 4612 [(0,0)] 8 [] [] [] [] []
INJECT_T 4613 [(1,0)] D [] [] [] [] []
MERGE 4614 [(1,0),(0,0)] D [] [4616] [] [] [((0,0),(1,0))]
DISCARD 4615 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4616 [(0,0)] HALF_D_PLUS_2 [4614] [] [] [] []
IDLE 4617 [(0,0)] 19 [] [] [] [] []
INJECT_T 4618 [(0,1)] D [] [] [] [] []
MERGE 4619 [(0,1),(0,0)] D [] [4621] [] [] [((0,0),(0,1))]
DISCARD 4620 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4621 [(0,0)] HALF_D_PLUS_2 [4619] [] [] [] []
IDLE 4622 [(0,0)] 8 [] [] [] [] []
INJECT_T 4623 [(1,0)] D [] [] [] [] []
MERGE 4624 [(1,0),(0,0)] D [] [4626] [] [] [((0,0),(1,0))]
DISCARD 4625 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4626 [(0,0)] HALF_D_PLUS_2 [4624] [] [] [] []
IDLE 4627 [(0,0)] 25 [] [] [] [] []
INJECT_T 4628 [(0,1)] D [] [] [] [] []
MERGE 4629 [(0,1),(0,0)] D [] [4631] [] [] [((0,0),(0,1))]
DISCARD 4630 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4631 [(0,0)] HALF_D_PLUS_2 [4629] [] [] [] []
IDLE 4632 [(0,0)] 30 [] [] [] [] []
INJECT_T 4633 [(1,0)] D [] [] [] [] []
MERGE 4634 [(1,0),(0,0)] D [] [4636] [] [] [((0,0),(1,0))]
DISCARD 4635 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4636 [(0,0)] HALF_D_PLUS_2 [4634] [] [] [] []
IDLE 4637 [(0,0)] 15 [] [] [] [] []
INJECT_T 4638 [(0,1)] D [] [] [] [] []
MERGE 4639 [(0,1),(0,0)] D [] [4641] [] [] [((0,0),(0,1))]
DISCARD 4640 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4641 [(0,0)] HALF_D_PLUS_2 [4639] [] [] [] []
IDLE 4642 [(0,0)] 36 [] [] [] [] []
INJECT_T 4643 [(1,0)] D [] [] [] [] []
MERGE 4644 [(1,0),(0,0)] D [] [4646] [] [] [((0,0),(1,0))]
DISCARD 4645 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4646 [(0,0)] HALF_D_PLUS_2 [4644] [] [] [] []
IDLE 4647 [(0,0)] 25 [] [] [] [] []
INJECT_T 4648 [(0,1)] D [] [] [] [] []
MERGE 4649 [(0,1),(0,0)] D [] [4651] [] [] [((0,0),(0,1))]
DISCARD 4650 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4651 [(0,0)] HALF_D_PLUS_2 [4649] [] [] [] []
IDLE 4652 [(0,0)] 25 [] [] [] [] []
INJECT_T 4653 [(1,0)] D [] [] [] [] []
MERGE 4654 [(1,0),(0,0)] D [] [4656] [] [] [((0,0),(1,0))]
DISCARD 4655 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4656 [(0,0)] HALF_D_PLUS_2 [4654] [] [] [] []
IDLE 4657 [(0,0)] 36 [] [] [] [] []
INJECT_T 4658 [(0,1)] D [] [] [] [] []
MERGE 4659 [(0,1),(0,0)] D [] [4661] [] [] [((0,0),(0,1))]
DISCARD 4660 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4661 [(0,0)] HALF_D_PLUS_2 [4659] [] [] [] []
IDLE 4662 [(0,0)] 6 [] [] [] [] []
INJECT_T 4663 [(1,0)] D [] [] [] [] []
MERGE 4664 [(1,0),(0,0)] D [] [4666] [] [] [((0,0),(1,0))]
DISCARD 4665 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4666 [(0,0)] HALF_D_PLUS_2 [4664] [] [] [] []
IDLE 4667 [(0,0)] 9 [] [] [] [] []
INJECT_T 4668 [(0,1)] D [] [] [] [] []
MERGE 4669 [(0,1),(0,0)] D [] [4671] [] [] [((0,0),(0,1))]
DISCARD 4670 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4671 [(0,0)] HALF_D_PLUS_2 [4669] [] [] [] []
IDLE 4672 [(0,0)] 3 [] [] [] [] []
INJECT_T 4673 [(1,0)] D [] [] [] [] []
MERGE 4674 [(1,0),(0,0)] D [] [4676] [] [] [((0,0),(1,0))]
DISCARD 4675 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4676 [(0,0)] HALF_D_PLUS_2 [4674] [] [] [] []
IDLE 4677 [(0,0)] 26 [] [] [] [] []
INJECT_T 4678 [(0,1)] D [] [] [] [] []
MERGE 4679 [(0,1),(0,0)] D [] [4681] [] [] [((0,0),(0,1))]
DISCARD 4680 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4681 [(0,0)] HALF_D_PLUS_2 [4679] [] [] [] []
IDLE 4682 [(0,0)] 15 [] [] [] [] []
INJECT_T 4683 [(1,0)] D [] [] [] [] []
MERGE 4684 [(1,0),(0,0)] D [] [4686] [] [] [((0,0),(1,0))]
DISCARD 4685 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4686 [(0,0)] HALF_D_PLUS_2 [4684] [] [] [] []
IDLE 4687 [(0,0)] 39 [] [] [] [] []
INJECT_T 4688 [(0,1)] D [] [] [] [] []
MERGE 4689 [(0,1),(0,0)] D [] [4691] [] [] [((0,0),(0,1))]
DISCARD 4690 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4691 [(0,0)] HALF_D_PLUS_2 [4689] [] [] [] []
IDLE 4692 [(0,0)] 6 [] [] [] [] []
INJECT_T 4693 [(1,0)] D [] [] [] [] []
MERGE 4694 [(1,0),(0,0)] D [] [4696] [] [] [((0,0),(1,0))]
DISCARD 4695 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4696 [(0,0)] HALF_D_PLUS_2 [4694] [] [] [] []
IDLE 4697 [(0,0)] 15 [] [] [] [] []
INJECT_T 4698 [(0,1)] D [] [] [] [] []
MERGE 4699 [(0,1),(0,0)] D [] [4701] [] [] [((0,0),(0,1))]
DISCARD 4700 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4701 [(0,0)] HALF_D_PLUS_2 [4699] [] [] [] []
IDLE 4702 [(0,0)] 23 [] [] [] [] []
INJECT_T 4703 [(1,0)] D [] [] [] [] []
MERGE 4704 [(1,0),(0,0)] D [] [4706] [] [] [((0,0),(1,0))]
DISCARD 4705 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4706 [(0,0)] HALF_D_PLUS_2 [4704] [] [] [] []
IDLE 4707 [(0,0)] 34 [] [] [] [] []
INJECT_T 4708 [(0,1)] D [] [] [] [] []
MERGE 4709 [(0,1),(0,0)] D [] [4711] [] [] [((0,0),(0,1))]
DISCARD 4710 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4711 [(0,0)] HALF_D_PLUS_2 [4709] [] [] [] []
IDLE 4712 [(0,0)] 28 [] [] [] [] []
INJECT_T 4713 [(1,0)] D [] [] [] [] []
MERGE 4714 [(1,0),(0,0)] D [] [4716] [] [] [((0,0),(1,0))]
DISCARD 4715 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4716 [(0,0)] HALF_D_PLUS_2 [4714] [] [] [] []
IDLE 4717 [(0,0)] 1 [] [] [] [] []
INJECT_T 4718 [(0,1)] D [] [] [] [] []
MERGE 4719 [(0,1),(0,0)] D [] [4721] [] [] [((0,0),(0,1))]
DISCARD 4720 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4721 [(0,0)] HALF_D_PLUS_2 [4719] [] [] [] []
IDLE 4722 [(0,0)] 29 [] [] [] [] []
INJECT_T 4723 [(1,0)] D [] [] [] [] []
MERGE 4724 [(1,0),(0,0)] D [] [4726] [] [] [((0,0),(1,0))]
DISCARD 4725 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4726 [(0,0)] HALF_D_PLUS_2 [4724] [] [] [] []
IDLE 4727 [(0,0)] 13 [] [] [] [] []
INJECT_T 4728 [(0,1)] D [] [] [] [] []
MERGE 4729 [(0,1),(0,0)] D [] [4731] [] [] [((0,0),(0,1))]
DISCARD 4730 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4731 [(0,0)] HALF_D_PLUS_2 [4729] [] [] [] []
IDLE 4732 [(0,0)] 40 [] [] [] [] []
INJECT_T 4733 [(1,0)] D [] [] [] [] []
MERGE 4734 [(1,0),(0,0)] D [] [4736] [] [] [((0,0),(1,0))]
DISCARD 4735 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4736 [(0,0)] HALF_D_PLUS_2 [4734] [] [] [] []
IDLE 4737 [(0,0)] 37 [] [] [] [] []
INJECT_T 4738 [(0,1)] D [] [] [] [] []
MERGE 4739 [(0,1),(0,0)] D [] [4741] [] [] [((0,0),(0,1))]
DISCARD 4740 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4741 [(0,0)] HALF_D_PLUS_2 [4739] [] [] [] []
IDLE 4742 [(0,0)] 3 [] [] [] [] []
INJECT_T 4743 [(1,0)] D [] [] [] [] []
MERGE 4744 [(1,0),(0,0)] D [] [4746] [] [] [((0,0),(1,0))]
DISCARD 4745 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4746 [(0,0)] HALF_D_PLUS_2 [4744] [] [] [] []
IDLE 4747 [(0,0)] 26 [] [] [] [] []
INJECT_T 4748 [(0,1)] D [] [] [] [] []
MERGE 4749 [(0,1),(0,0)] D [] [4751] [] [] [((0,0),(0,1))]
DISCARD 4750 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4751 [(0,0)] HALF_D_PLUS_2 [4749] [] [] [] []
IDLE 4752 [(0,0)] 42 [] [] [] [] []
INJECT_T 4753 [(1,0)] D [] [] [] [] []
MERGE 4754 [(1,0),(0,0)] D [] [4756] [] [] [((0,0),(1,0))]
DISCARD 4755 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4756 [(0,0)] HALF_D_PLUS_2 [4754] [] [] [] []
IDLE 4757 [(0,0)] 42 [] [] [] [] []
INJECT_T 4758 [(0,1)] D [] [] [] [] []
MERGE 4759 [(0,1),(0,0)] D [] [4761] [] [] [((0,0),(0,1))]
DISCARD 4760 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4761 [(0,0)] HALF_D_PLUS_2 [4759] [] [] [] []
IDLE 4762 [(0,0)] 34 [] [] [] [] []
INJECT_T 4763 [(1,0)] D [] [] [] [] []
MERGE 4764 [(1,0),(0,0)] D [] [4766] [] [] [((0,0),(1,0))]
DISCARD 4765 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4766 [(0,0)] HALF_D_PLUS_2 [4764] [] [] [] []
IDLE 4767 [(0,0)] 23 [] [] [] [] []
INJECT_T 4768 [(0,1)] D [] [] [] [] []
MERGE 4769 [(0,1),(0,0)] D [] [4771] [] [] [((0,0),(0,1))]
DISCARD 4770 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4771 [(0,0)] HALF_D_PLUS_2 [4769] [] [] [] []
IDLE 4772 [(0,0)] 22 [] [] [] [] []
INJECT_T 4773 [(1,0)] D [] [] [] [] []
MERGE 4774 [(1,0),(0,0)] D [] [4776] [] [] [((0,0),(1,0))]
DISCARD 4775 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4776 [(0,0)] HALF_D_PLUS_2 [4774] [] [] [] []
IDLE 4777 [(0,0)] 9 [] [] [] [] []
INJECT_T 4778 [(0,1)] D [] [] [] [] []
MERGE 4779 [(0,1),(0,0)] D [] [4781] [] [] [((0,0),(0,1))]
DISCARD 4780 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4781 [(0,0)] HALF_D_PLUS_2 [4779] [] [] [] []
IDLE 4782 [(0,0)] 6 [] [] [] [] []
INJECT_T 4783 [(1,0)] D [] [] [] [] []
MERGE 4784 [(1,0),(0,0)] D [] [4786] [] [] [((0,0),(1,0))]
DISCARD 4785 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4786 [(0,0)] HALF_D_PLUS_2 [4784] [] [] [] []
IDLE 4787 [(0,0)] 1 [] [] [] [] []
INJECT_T 4788 [(0,1)] D [] [] [] [] []
MERGE 4789 [(0,1),(0,0)] D [] [4791] [] [] [((0,0),(0,1))]
DISCARD 4790 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4791 [(0,0)] HALF_D_PLUS_2 [4789] [] [] [] []
IDLE 4792 [(0,0)] 11 [] [] [] [] []
INJECT_T 4793 [(1,0)] D [] [] [] [] []
MERGE 4794 [(1,0),(0,0)] D [] [4796] [] [] [((0,0),(1,0))]
DISCARD 4795 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4796 [(0,0)] HALF_D_PLUS_2 [4794] [] [] [] []
IDLE 4797 [(0,0)] 42 [] [] [] [] []
INJECT_T 4798 [(0,1)] D [] [] [] [] []
MERGE 4799 [(0,1),(0,0)] D [] [4801] [] [] [((0,0),(0,1))]
DISCARD 4800 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4801 [(0,0)] HALF_D_PLUS_2 [4799] [] [] [] []
IDLE 4802 [(0,0)] 1 [] [] [] [] []
INJECT_T 4803 [(1,0)] D [] [] [] [] []
MERGE 4804 [(1,0),(0,0)] D [] [4806] [] [] [((0,0),(1,0))]
DISCARD 4805 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4806 [(0,0)] HALF_D_PLUS_2 [4804] [] [] [] []
IDLE 4807 [(0,0)] 2 [] [] [] [] []
INJECT_T 4808 [(0,1)] D [] [] [] [] []
MERGE 4809 [(0,1),(0,0)] D [] [4811] [] [] [((0,0),(0,1))]
DISCARD 4810 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4811 [(0,0)] HALF_D_PLUS_2 [4809] [] [] [] []
IDLE 4812 [(0,0)] 34 [] [] [] [] []
INJECT_T 4813 [(1,0)] D [] [] [] [] []
MERGE 4814 [(1,0),(0,0)] D [] [4816] [] [] [((0,0),(1,0))]
DISCARD 4815 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4816 [(0,0)] HALF_D_PLUS_2 [4814] [] [] [] []
IDLE 4817 [(0,0)] 36 [] [] [] [] []
INJECT_T 4818 [(0,1)] D [] [] [] [] []
MERGE 4819 [(0,1),(0,0)] D [] [4821] [] [] [((0,0),(0,1))]
DISCARD 4820 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4821 [(0,0)] HALF_D_PLUS_2 [4819] [] [] [] []
IDLE 4822 [(0,0)] 31 [] [] [] [] []
INJECT_T 4823 [(1,0)] D [] [] [] [] []
MERGE 4824 [(1,0),(0,0)] D [] [4826] [] [] [((0,0),(1,0))]
DISCARD 4825 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4826 [(0,0)] HALF_D_PLUS_2 [4824] [] [] [] []
IDLE 4827 [(0,0)] 28 [] [] [] [] []
INJECT_T 4828 [(0,1)] D [] [] [] [] []
MERGE 4829 [(0,1),(0,0)] D [] [4831] [] [] [((0,0),(0,1))]
DISCARD 4830 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4831 [(0,0)] HALF_D_PLUS_2 [4829] [] [] [] []
IDLE 4832 [(0,0)] 27 [] [] [] [] []
INJECT_T 4833 [(1,0)] D [] [] [] [] []
MERGE 4834 [(1,0),(0,0)] D [] [4836] [] [] [((0,0),(1,0))]
DISCARD 4835 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4836 [(0,0)] HALF_D_PLUS_2 [4834] [] [] [] []
IDLE 4837 [(0,0)] 39 [] [] [] [] []
INJECT_T 4838 [(0,1)] D [] [] [] [] []
MERGE 4839 [(0,1),(0,0)] D [] [4841] [] [] [((0,0),(0,1))]
DISCARD 4840 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4841 [(0,0)] HALF_D_PLUS_2 [4839] [] [] [] []
IDLE 4842 [(0,0)] 4 [] [] [] [] []
INJECT_T 4843 [(1,0)] D [] [] [] [] []
MERGE 4844 [(1,0),(0,0)] D [] [4846] [] [] [((0,0),(1,0))]
DISCARD 4845 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4846 [(0,0)] HALF_D_PLUS_2 [4844] [] [] [] []
IDLE 4847 [(0,0)] 42 [] [] [] [] []
INJECT_T 4848 [(0,1)] D [] [] [] [] []
MERGE 4849 [(0,1),(0,0)] D [] [4851] [] [] [((0,0),(0,1))]
DISCARD 4850 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4851 [(0,0)] HALF_D_PLUS_2 [4849] [] [] [] []
IDLE 4852 [(0,0)] 10 [] [] [] [] []
INJECT_T 4853 [(1,0)] D [] [] [] [] []
MERGE 4854 [(1,0),(0,0)] D [] [4856] [] [] [((0,0),(1,0))]
DISCARD 4855 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4856 [(0,0)] HALF_D_PLUS_2 [4854] [] [] [] []
IDLE 4857 [(0,0)] 17 [] [] [] [] []
INJECT_T 4858 [(0,1)] D [] [] [] [] []
MERGE 4859 [(0,1),(0,0)] D [] [4861] [] [] [((0,0),(0,1))]
DISCARD 4860 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4861 [(0,0)] HALF_D_PLUS_2 [4859] [] [] [] []
IDLE 4862 [(0,0)] 19 [] [] [] [] []
INJECT_T 4863 [(1,0)] D [] [] [] [] []
MERGE 4864 [(1,0),(0,0)] D [] [4866] [] [] [((0,0),(1,0))]
DISCARD 4865 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4866 [(0,0)] HALF_D_PLUS_2 [4864] [] [] [] []
IDLE 4867 [(0,0)] 8 [] [] [] [] []
INJECT_T 4868 [(0,1)] D [] [] [] [] []
MERGE 4869 [(0,1),(0,0)] D [] [4871] [] [] [((0,0),(0,1))]
DISCARD 4870 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4871 [(0,0)] HALF_D_PLUS_2 [4869] [] [] [] []
IDLE 4872 [(0,0)] 41 [] [] [] [] []
INJECT_T 4873 [(1,0)] D [] [] [] [] []
MERGE 4874 [(1,0),(0,0)] D [] [4876] [] [] [((0,0),(1,0))]
DISCARD 4875 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4876 [(0,0)] HALF_D_PLUS_2 [4874] [] [] [] []
IDLE 4877 [(0,0)] 35 [] [] [] [] []
INJECT_T 4878 [(0,1)] D [] [] [] [] []
MERGE 4879 [(0,1),(0,0)] D [] [4881] [] [] [((0,0),(0,1))]
DISCARD 4880 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4881 [(0,0)] HALF_D_PLUS_2 [4879] [] [] [] []
IDLE 4882 [(0,0)] 37 [] [] [] [] []
INJECT_T 4883 [(1,0)] D [] [] [] [] []
MERGE 4884 [(1,0),(0,0)] D [] [4886] [] [] [((0,0),(1,0))]
DISCARD 4885 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4886 [(0,0)] HALF_D_PLUS_2 [4884] [] [] [] []
IDLE 4887 [(0,0)] 17 [] [] [] [] []
INJECT_T 4888 [(0,1)] D [] [] [] [] []
MERGE 4889 [(0,1),(0,0)] D [] [4891] [] [] [((0,0),(0,1))]
DISCARD 4890 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4891 [(0,0)] HALF_D_PLUS_2 [4889] [] [] [] []
IDLE 4892 [(0,0)] 11 [] [] [] [] []
INJECT_T 4893 [(1,0)] D [] [] [] [] []
MERGE 4894 [(1,0),(0,0)] D [] [4896] [] [] [((0,0),(1,0))]
DISCARD 4895 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4896 [(0,0)] HALF_D_PLUS_2 [4894] [] [] [] []
INJECT_T 4897 [(0,1)] D [] [] [] [] []
MERGE 4898 [(0,1),(0,0)] D [] [4900] [] [] [((0,0),(0,1))]
DISCARD 4899 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4900 [(0,0)] HALF_D_PLUS_2 [4898] [] [] [] []
IDLE 4901 [(0,0)] 20 [] [] [] [] []
INJECT_T 4902 [(1,0)] D [] [] [] [] []
MERGE 4903 [(1,0),(0,0)] D [] [4905] [] [] [((0,0),(1,0))]
DISCARD 4904 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4905 [(0,0)] HALF_D_PLUS_2 [4903] [] [] [] []
IDLE 4906 [(0,0)] 40 [] [] [] [] []
INJECT_T 4907 [(0,1)] D [] [] [] [] []
MERGE 4908 [(0,1),(0,0)] D [] [4910] [] [] [((0,0),(0,1))]
DISCARD 4909 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4910 [(0,0)] HALF_D_PLUS_2 [4908] [] [] [] []
IDLE 4911 [(0,0)] 25 [] [] [] [] []
INJECT_T 4912 [(1,0)] D [] [] [] [] []
MERGE 4913 [(1,0),(0,0)] D [] [4915] [] [] [((0,0),(1,0))]
DISCARD 4914 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4915 [(0,0)] HALF_D_PLUS_2 [4913] [] [] [] []
IDLE 4916 [(0,0)] 23 [] [] [] [] []
INJECT_T 4917 [(0,1)] D [] [] [] [] []
MERGE 4918 [(0,1),(0,0)] D [] [4920] [] [] [((0,0),(0,1))]
DISCARD 4919 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4920 [(0,0)] HALF_D_PLUS_2 [4918] [] [] [] []
IDLE 4921 [(0,0)] 5 [] [] [] [] []
INJECT_T 4922 [(1,0)] D [] [] [] [] []
MERGE 4923 [(1,0),(0,0)] D [] [4925] [] [] [((0,0),(1,0))]
DISCARD 4924 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4925 [(0,0)] HALF_D_PLUS_2 [4923] [] [] [] []
IDLE 4926 [(0,0)] 31 [] [] [] [] []
INJECT_T 4927 [(0,1)] D [] [] [] [] []
MERGE 4928 [(0,1),(0,0)] D [] [4930] [] [] [((0,0),(0,1))]
DISCARD 4929 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4930 [(0,0)] HALF_D_PLUS_2 [4928] [] [] [] []
IDLE 4931 [(0,0)] 34 [] [] [] [] []
INJECT_T 4932 [(1,0)] D [] [] [] [] []
MERGE 4933 [(1,0),(0,0)] D [] [4935] [] [] [((0,0),(1,0))]
DISCARD 4934 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4935 [(0,0)] HALF_D_PLUS_2 [4933] [] [] [] []
IDLE 4936 [(0,0)] 5 [] [] [] [] []
INJECT_T 4937 [(0,1)] D [] [] [] [] []
MERGE 4938 [(0,1),(0,0)] D [] [4940] [] [] [((0,0),(0,1))]
DISCARD 4939 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4940 [(0,0)] HALF_D_PLUS_2 [4938] [] [] [] []
IDLE 4941 [(0,0)] 42 [] [] [] [] []
INJECT_T 4942 [(1,0)] D [] [] [] [] []
MERGE 4943 [(1,0),(0,0)] D [] [4945] [] [] [((0,0),(1,0))]
DISCARD 4944 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4945 [(0,0)] HALF_D_PLUS_2 [4943] [] [] [] []
IDLE 4946 [(0,0)] 19 [] [] [] [] []
INJECT_T 4947 [(0,1)] D [] [] [] [] []
MERGE 4948 [(0,1),(0,0)] D [] [4950] [] [] [((0,0),(0,1))]
DISCARD 4949 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4950 [(0,0)] HALF_D_PLUS_2 [4948] [] [] [] []
IDLE 4951 [(0,0)] 25 [] [] [] [] []
INJECT_T 4952 [(1,0)] D [] [] [] [] []
MERGE 4953 [(1,0),(0,0)] D [] [4955] [] [] [((0,0),(1,0))]
DISCARD 4954 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4955 [(0,0)] HALF_D_PLUS_2 [4953] [] [] [] []
IDLE 4956 [(0,0)] 34 [] [] [] [] []
INJECT_T 4957 [(0,1)] D [] [] [] [] []
MERGE 4958 [(0,1),(0,0)] D [] [4960] [] [] [((0,0),(0,1))]
DISCARD 4959 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4960 [(0,0)] HALF_D_PLUS_2 [4958] [] [] [] []
IDLE 4961 [(0,0)] 39 [] [] [] [] []
INJECT_T 4962 [(1,0)] D [] [] [] [] []
MERGE 4963 [(1,0),(0,0)] D [] [4965] [] [] [((0,0),(1,0))]
DISCARD 4964 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4965 [(0,0)] HALF_D_PLUS_2 [4963] [] [] [] []
IDLE 4966 [(0,0)] 42 [] [] [] [] []
INJECT_T 4967 [(0,1)] D [] [] [] [] []
MERGE 4968 [(0,1),(0,0)] D [] [4970] [] [] [((0,0),(0,1))]
DISCARD 4969 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4970 [(0,0)] HALF_D_PLUS_2 [4968] [] [] [] []
IDLE 4971 [(0,0)] 4 [] [] [] [] []
INJECT_T 4972 [(1,0)] D [] [] [] [] []
MERGE 4973 [(1,0),(0,0)] D [] [4975] [] [] [((0,0),(1,0))]
DISCARD 4974 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4975 [(0,0)] HALF_D_PLUS_2 [4973] [] [] [] []
IDLE 4976 [(0,0)] 12 [] [] [] [] []
INJECT_T 4977 [(0,1)] D [] [] [] [] []
MERGE 4978 [(0,1),(0,0)] D [] [4980] [] [] [((0,0),(0,1))]
DISCARD 4979 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4980 [(0,0)] HALF_D_PLUS_2 [4978] [] [] [] []
DISCARD 4981 [(0,0)] 0 [] [] [] [] []