# This is the production image. We expect `name` to match `board`
name = "sidecar-b"
board = "sidecar-b"
inherit = "base.toml"

[[auxflash.blobs]]
file = "drv/sidecar-mainboard-controller/sidecar_mainboard_controller_rev_b.bit"
compress = true
tag = "FPGA"
