<stg><name>load</name>


<trans_list>

<trans id="155" from="1" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="14" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="24" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:0  %B_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %B_V_offset)

]]></Node>
<StgValue><ssdm name="B_V_offset_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1  %A_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %A_V_offset)

]]></Node>
<StgValue><ssdm name="A_V_offset_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %k_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %k)

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %j)

]]></Node>
<StgValue><ssdm name="j_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %i_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %i)

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %flag)

]]></Node>
<StgValue><ssdm name="flag_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %flag_read, label %.preheader4.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:0  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %k_read, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="8">
<![CDATA[
.preheader4.preheader:1  %zext_ln10 = zext i8 %trunc_ln to i19

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="26">
<![CDATA[
.preheader4.preheader:2  %zext_ln7 = zext i26 %A_V_offset_read to i27

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i11 [ 0, %.preheader4.preheader ], [ %add_ln7, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %ii1_0 = phi i8 [ 0, %.preheader4.preheader ], [ %select_ln10_1, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="ii1_0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %kk2_0 = phi i4 [ 0, %.preheader4.preheader ], [ %kk, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="kk2_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %icmp_ln7 = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln7 = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln7, label %.preheader.preheader, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:0  %ii = add i8 1, %ii1_0

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0_begin:3  %icmp_ln8 = icmp eq i4 %kk2_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_0_begin:4  %select_ln10 = select i1 %icmp_ln8, i4 0, i4 %kk2_0

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0_begin:5  %select_ln10_1 = select i1 %icmp_ln8, i8 %ii, i8 %ii1_0

]]></Node>
<StgValue><ssdm name="select_ln10_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="11">
<![CDATA[
hls_label_0_begin:22  %empty_11 = trunc i11 %indvar_flatten to i3

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_0_begin:23  %tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 0, i3 %empty_11)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0_begin:24  %empty_12 = icmp eq i11 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:25  br i1 %empty_12, label %ReqBB, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0_end:3  %kk = add i4 %select_ln10, 1

]]></Node>
<StgValue><ssdm name="kk"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_0_begin:6  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln10_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="11">
<![CDATA[
hls_label_0_begin:7  %zext_ln10_2 = zext i11 %tmp to i12

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="8">
<![CDATA[
hls_label_0_begin:8  %zext_ln10_1 = zext i8 %select_ln10_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:9  %add_ln10 = add i12 %i_read, %zext_ln10_1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_0_begin:10  %zext_ln10_5_mid2_v_v = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %add_ln10, i7 0)

]]></Node>
<StgValue><ssdm name="zext_ln10_5_mid2_v_v"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0_begin:11  %add_ln10_1 = add i19 %zext_ln10, %zext_ln10_5_mid2_v_v

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="27" op_0_bw="19">
<![CDATA[
hls_label_0_begin:12  %zext_ln8 = zext i19 %add_ln10_1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="4">
<![CDATA[
hls_label_0_begin:15  %zext_ln180 = zext i4 %select_ln10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:16  %add_ln180 = add i12 %zext_ln180, %zext_ln10_2

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0_begin:17  %zext_ln180_1 = zext i12 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:18  %local_A_V_addr = getelementptr [1024 x i512]* %local_A_V, i64 0, i64 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="local_A_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0_begin:19  %add_ln180_1 = add i27 %zext_ln8, %zext_ln7

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="27">
<![CDATA[
hls_label_0_begin:20  %zext_ln180_2 = zext i27 %add_ln180_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
hls_label_0_begin:21  %B_V_addr = getelementptr i512* %A_V, i64 %zext_ln180_2

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="74" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="76" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
hls_label_0_end:0  %B_V_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr)

]]></Node>
<StgValue><ssdm name="B_V_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOAD_A_LOOP_L_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0_begin:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:13  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="512" op_1_bw="10">
<![CDATA[
hls_label_0_end:1  store i512 %B_V_addr_read, i512* %local_A_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:0  %trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %j_read, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader:1  %zext_ln17 = zext i8 %trunc_ln1 to i19

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader:2  %zext_ln14 = zext i26 %B_V_offset_read to i27

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten21 = phi i11 [ 0, %.preheader.preheader ], [ %add_ln14, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %kk3_0 = phi i8 [ 0, %.preheader.preheader ], [ %select_ln17_1, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="kk3_0"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %jj4_0 = phi i4 [ 0, %.preheader.preheader ], [ %jj, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="jj4_0"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %icmp_ln14 = icmp eq i11 %indvar_flatten21, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln14 = add i11 %indvar_flatten21, 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln14, label %.loopexit.loopexit, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:0  %kk_1 = add i8 1, %kk3_0

]]></Node>
<StgValue><ssdm name="kk_1"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_begin:3  %icmp_ln15 = icmp eq i4 %jj4_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1_begin:4  %select_ln17 = select i1 %icmp_ln15, i4 0, i4 %jj4_0

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:5  %select_ln17_1 = select i1 %icmp_ln15, i8 %kk_1, i8 %kk3_0

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="11">
<![CDATA[
hls_label_1_begin:17  %empty_16 = trunc i11 %indvar_flatten21 to i3

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1_begin:18  %tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 0, i3 %empty_16)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:19  %empty_17 = icmp eq i11 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:20  br i1 %empty_17, label %ReqBB3, label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="4">
<![CDATA[
BurstBB1:1  %trunc_ln180 = trunc i4 %select_ln17 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
BurstBB1:2  switch i3 %trunc_ln180, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_end:1  %jj = add i4 %select_ln17, 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1_begin:7  %zext_ln17_2 = zext i8 %select_ln17_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1_begin:8  %add_ln17 = add i12 %k_read, %zext_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1_begin:9  %zext_ln17_4_mid2_v_v = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %add_ln17, i7 0)

]]></Node>
<StgValue><ssdm name="zext_ln17_4_mid2_v_v"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_1_begin:10  %add_ln17_1 = add i19 %zext_ln17, %zext_ln17_4_mid2_v_v

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="19">
<![CDATA[
hls_label_1_begin:11  %zext_ln15 = zext i19 %add_ln17_1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_1_begin:14  %add_ln180_2 = add i27 %zext_ln15, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="27">
<![CDATA[
hls_label_1_begin:15  %zext_ln180_3 = zext i27 %add_ln180_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_3"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
hls_label_1_begin:16  %B_V_addr_1 = getelementptr i512* %A_V, i64 %zext_ln180_3

]]></Node>
<StgValue><ssdm name="B_V_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="114" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="115" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="116" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="117" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="119" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)

]]></Node>
<StgValue><ssdm name="B_V_addr_3_rd_req"/></StgValue>
</operation>

<operation id="120" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
ReqBB3:1  br label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="121" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
BurstBB1:0  %B_V_addr_1_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr_1)

]]></Node>
<StgValue><ssdm name="B_V_addr_1_read"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="122" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_1_begin:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOAD_B_LOOP_L_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="123" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_1_begin:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="124" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
hls_label_1_begin:6  %zext_ln17_1 = zext i8 %select_ln17_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="125" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0  %local_B_6_V_addr = getelementptr [128 x i512]* %local_B_6_V, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="local_B_6_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
branch6:1  store i512 %B_V_addr_1_read, i512* %local_B_6_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="130" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0  %local_B_5_V_addr = getelementptr [128 x i512]* %local_B_5_V, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="local_B_5_V_addr"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
branch5:1  store i512 %B_V_addr_1_read, i512* %local_B_5_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0  %local_B_4_V_addr = getelementptr [128 x i512]* %local_B_4_V, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="local_B_4_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
branch4:1  store i512 %B_V_addr_1_read, i512* %local_B_4_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="135" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0  %local_B_3_V_addr = getelementptr [128 x i512]* %local_B_3_V, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="local_B_3_V_addr"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
branch3:1  store i512 %B_V_addr_1_read, i512* %local_B_3_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0  %local_B_2_V_addr = getelementptr [128 x i512]* %local_B_2_V, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="local_B_2_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
branch2:1  store i512 %B_V_addr_1_read, i512* %local_B_2_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="142" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0  %local_B_1_V_addr = getelementptr [128 x i512]* %local_B_1_V, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="local_B_1_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
branch1:1  store i512 %B_V_addr_1_read, i512* %local_B_1_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="144" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0  %local_B_0_V_addr = getelementptr [128 x i512]* %local_B_0_V, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="local_B_0_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
branch0:1  store i512 %B_V_addr_1_read, i512* %local_B_0_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch0:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="148" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %local_B_7_V_addr = getelementptr [128 x i512]* %local_B_7_V, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="local_B_7_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
branch7:1  store i512 %B_V_addr_1_read, i512* %local_B_7_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_end:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="153" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="154" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
