
shadow-flight-OBC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000735c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  080074fc  080074fc  000084fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007690  08007690  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007690  08007690  00008690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007698  08007698  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007698  08007698  00008698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800769c  0800769c  0000869c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080076a0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043f4  20000060  08007700  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004454  08007700  00009454  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019408  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039f9  00000000  00000000  00022498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001778  00000000  00000000  00025e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001262  00000000  00000000  00027610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001851e  00000000  00000000  00028872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c100  00000000  00000000  00040d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c05c  00000000  00000000  0005ce90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8eec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006858  00000000  00000000  000f8f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  000ff788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080074e4 	.word	0x080074e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	080074e4 	.word	0x080074e4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <command_engine_create_queues>:
}

/*
 * @brief create shared queues
 */
uint8_t command_engine_create_queues() {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
	uint8_t queue_create_status = 0;
 80005c2:	2300      	movs	r3, #0
 80005c4:	71fb      	strb	r3, [r7, #7]

	// todo use JSON structured command
	raw_command_queue = xQueueCreate(5, sizeof(rx_dma_buffer));			/* store the raw dma command buffer */
 80005c6:	2200      	movs	r2, #0
 80005c8:	21c8      	movs	r1, #200	@ 0xc8
 80005ca:	2005      	movs	r0, #5
 80005cc:	f004 fa48 	bl	8004a60 <xQueueGenericCreate>
 80005d0:	4603      	mov	r3, r0
 80005d2:	4a13      	ldr	r2, [pc, #76]	@ (8000620 <command_engine_create_queues+0x64>)
 80005d4:	6013      	str	r3, [r2, #0]
	parsed_command_queue = xQueueCreate(5, sizeof(cubesat_command));	/* store the parsed command in cubesat_command format */
 80005d6:	2200      	movs	r2, #0
 80005d8:	211f      	movs	r1, #31
 80005da:	2005      	movs	r0, #5
 80005dc:	f004 fa40 	bl	8004a60 <xQueueGenericCreate>
 80005e0:	4603      	mov	r3, r0
 80005e2:	4a10      	ldr	r2, [pc, #64]	@ (8000624 <command_engine_create_queues+0x68>)
 80005e4:	6013      	str	r3, [r2, #0]
	uart_response_queue = xQueueCreate(5, sizeof(uart_command_response));
 80005e6:	2200      	movs	r2, #0
 80005e8:	2132      	movs	r1, #50	@ 0x32
 80005ea:	2005      	movs	r0, #5
 80005ec:	f004 fa38 	bl	8004a60 <xQueueGenericCreate>
 80005f0:	4603      	mov	r3, r0
 80005f2:	4a0d      	ldr	r2, [pc, #52]	@ (8000628 <command_engine_create_queues+0x6c>)
 80005f4:	6013      	str	r3, [r2, #0]

	/* check if queue creation OK */
	if(raw_command_queue == NULL) {
 80005f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <command_engine_create_queues+0x64>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d103      	bne.n	8000606 <command_engine_create_queues+0x4a>
		queue_create_status |= (1 << 0);
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	71fb      	strb	r3, [r7, #7]
	}

	if(uart_response_queue == NULL) {
 8000606:	4b08      	ldr	r3, [pc, #32]	@ (8000628 <command_engine_create_queues+0x6c>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d103      	bne.n	8000616 <command_engine_create_queues+0x5a>
		queue_create_status |= (1 << 1);
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	f043 0302 	orr.w	r3, r3, #2
 8000614:	71fb      	strb	r3, [r7, #7]
	}

	// todo: check for parsed command queue creation

	/* 0 -> OK, 1, commandqueue_failed, 2 -> response_queue_failed, 3, all_failed */
	return queue_create_status;
 8000616:	79fb      	ldrb	r3, [r7, #7]
}
 8000618:	4618      	mov	r0, r3
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	2000007c 	.word	0x2000007c
 8000624:	20000080 	.word	0x20000080
 8000628:	20000084 	.word	0x20000084

0800062c <command_engine_create_tasks>:

/*
 * create tasks
 * todo: check task create status
 */
uint8_t command_engine_create_tasks() {
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b090      	sub	sp, #64	@ 0x40
 8000630:	af00      	add	r7, sp, #0

	/* initialize the DMA receive callback */

	uint8_t task_create_status = 0;
 8000632:	2300      	movs	r3, #0
 8000634:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

//#if UART_TESTING_EN
	osThreadDef(uart_receive_command, uart_receive_command_task, osPriorityNormal, 0, COMMAND_ENGINE_TASK_STACK_DEPTH);
 8000638:	4b1e      	ldr	r3, [pc, #120]	@ (80006b4 <command_engine_create_tasks+0x88>)
 800063a:	f107 0420 	add.w	r4, r7, #32
 800063e:	461d      	mov	r5, r3
 8000640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000644:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000648:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uart_receive_command_task_handle = osThreadCreate(osThread(uart_receive_command), NULL);
 800064c:	f107 0320 	add.w	r3, r7, #32
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f004 f885 	bl	8004762 <osThreadCreate>
 8000658:	4603      	mov	r3, r0
 800065a:	4a17      	ldr	r2, [pc, #92]	@ (80006b8 <command_engine_create_tasks+0x8c>)
 800065c:	6013      	str	r3, [r2, #0]

	osThreadDef(uart_command_processor, uart_command_processor_task, osPriorityNormal, 0, COMMAND_ENGINE_TASK_STACK_DEPTH);
 800065e:	4b17      	ldr	r3, [pc, #92]	@ (80006bc <command_engine_create_tasks+0x90>)
 8000660:	1d3c      	adds	r4, r7, #4
 8000662:	461d      	mov	r5, r3
 8000664:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000666:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000668:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uart_command_processor_task_handle = osThreadCreate(osThread(uart_command_processor), NULL);
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	2100      	movs	r1, #0
 8000674:	4618      	mov	r0, r3
 8000676:	f004 f874 	bl	8004762 <osThreadCreate>
 800067a:	4603      	mov	r3, r0
 800067c:	4a10      	ldr	r2, [pc, #64]	@ (80006c0 <command_engine_create_tasks+0x94>)
 800067e:	6013      	str	r3, [r2, #0]

	/* do the check */
	if(uart_receive_command_task_handle == NULL) {
 8000680:	4b0d      	ldr	r3, [pc, #52]	@ (80006b8 <command_engine_create_tasks+0x8c>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d105      	bne.n	8000694 <command_engine_create_tasks+0x68>
		task_create_status |= (1 << 0); // todo: create proper bit masks
 8000688:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	}

	if(uart_command_processor_task_handle == NULL) {
 8000694:	4b0a      	ldr	r3, [pc, #40]	@ (80006c0 <command_engine_create_tasks+0x94>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d105      	bne.n	80006a8 <command_engine_create_tasks+0x7c>
		task_create_status |= (1 << 1);
 800069c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80006a0:	f043 0302 	orr.w	r3, r3, #2
 80006a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	}

//#endif

	return task_create_status;
 80006a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f

}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3740      	adds	r7, #64	@ 0x40
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bdb0      	pop	{r4, r5, r7, pc}
 80006b4:	08007514 	.word	0x08007514
 80006b8:	20000088 	.word	0x20000088
 80006bc:	08007548 	.word	0x08007548
 80006c0:	2000008c 	.word	0x2000008c

080006c4 <uart_receive_command_task>:
#if UART_TESTING_EN

/*
 * receive command from uart and send to processing
 */
void uart_receive_command_task(void const* args) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
	//char* m = "========Shadow Flight Command Engine========\r\n";
	//HAL_UART_Transmit(&huart1, (uint8_t*)m, strlen(m), pdMS_TO_TICKS(100));

	/* initialize DMA receive command */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, (uint8_t*) rx_dma_buffer, MAX_UART_DMA_COMMAND_LENGTH);
 80006cc:	22c8      	movs	r2, #200	@ 0xc8
 80006ce:	4904      	ldr	r1, [pc, #16]	@ (80006e0 <uart_receive_command_task+0x1c>)
 80006d0:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <uart_receive_command_task+0x20>)
 80006d2:	f002 fec8 	bl	8003466 <HAL_UARTEx_ReceiveToIdle_DMA>
		}
#elif RECEIVE_DMA

#endif

		vTaskDelay(pdMS_TO_TICKS(1));
 80006d6:	2001      	movs	r0, #1
 80006d8:	f004 ffd2 	bl	8005680 <vTaskDelay>
 80006dc:	e7fb      	b.n	80006d6 <uart_receive_command_task+0x12>
 80006de:	bf00      	nop
 80006e0:	20000094 	.word	0x20000094
 80006e4:	200004b0 	.word	0x200004b0

080006e8 <uart_command_processor_task>:
	}
}

/* process the received command */
void uart_command_processor_task(void const* args) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]

	for(;;) {
		vTaskDelay(pdMS_TO_TICKS(1));
 80006f0:	2001      	movs	r0, #1
 80006f2:	f004 ffc5 	bl	8005680 <vTaskDelay>
 80006f6:	e7fb      	b.n	80006f0 <uart_command_processor_task+0x8>

080006f8 <command_engine_start>:
}

/*
 * start the command engine
 */
void command_engine_start() {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	/* create semaphores and mutexes */

	/* create queues */
	command_engine_create_queues();
 80006fc:	f7ff ff5e 	bl	80005bc <command_engine_create_queues>

	/* create tasks */
	command_engine_create_tasks();
 8000700:	f7ff ff94 	bl	800062c <command_engine_create_tasks>

}
 8000704:	bf00      	nop
 8000706:	bd80      	pop	{r7, pc}

08000708 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	60f8      	str	r0, [r7, #12]
 8000710:	60b9      	str	r1, [r7, #8]
 8000712:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	4a07      	ldr	r2, [pc, #28]	@ (8000734 <vApplicationGetIdleTaskMemory+0x2c>)
 8000718:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	4a06      	ldr	r2, [pc, #24]	@ (8000738 <vApplicationGetIdleTaskMemory+0x30>)
 800071e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2280      	movs	r2, #128	@ 0x80
 8000724:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000726:	bf00      	nop
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	20000160 	.word	0x20000160
 8000738:	200001b4 	.word	0x200001b4

0800073c <print_to_uart>:
/**
 * @brief receives which UART instance to print to
 * This function name is passed to init logger function
 * Default is Verbose Mode
 */
void print_to_uart(Logger* l, UART_HandleTypeDef* uart_inst){
 800073c:	b580      	push	{r7, lr}
 800073e:	b0b6      	sub	sp, #216	@ 0xd8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
//	HAL_UART_Transmit(uart_inst, (uint8_t*)"HELLO\r\n", strlen("HELLO\r\n"), LOGGER_UART_PRINT_WAIT);
//	if(uart_inst == &huart6) {
//		#if LOG_OBC
				char* uart_buffer[UART_LOG_BUFFER_SIZE] = {0};
 8000746:	f107 0310 	add.w	r3, r7, #16
 800074a:	22c8      	movs	r2, #200	@ 0xc8
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f006 faf8 	bl	8006d44 <memset>

				/* flush uart buffer */

				/* get heap statistics */
				heap_statistics_type_t lcl_heap_stats;
				xQueuePeek(heap_stats_queue, &lcl_heap_stats, QUEUE_FETCH_WAIT);
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <print_to_uart+0x60>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f107 0108 	add.w	r1, r7, #8
 800075c:	2200      	movs	r2, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f004 fbea 	bl	8004f38 <xQueuePeek>

				/* compose buffer to send to UART */
				sprintf(uart_buffer,
 8000764:	68ba      	ldr	r2, [r7, #8]
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	f107 0010 	add.w	r0, r7, #16
 800076c:	490c      	ldr	r1, [pc, #48]	@ (80007a0 <print_to_uart+0x64>)
 800076e:	f006 fac7 	bl	8006d00 <siprintf>
						"Free heap: %ul, MinEverHeap: %ul\r\n",
						lcl_heap_stats.free_heap,
						lcl_heap_stats.minimum_ever_heap
						);

				HAL_UART_Transmit(uart_inst, (uint8_t*)uart_buffer, strlen(uart_buffer), LOGGER_UART_PRINT_WAIT);
 8000772:	f107 0310 	add.w	r3, r7, #16
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff fd32 	bl	80001e0 <strlen>
 800077c:	4603      	mov	r3, r0
 800077e:	b29a      	uxth	r2, r3
 8000780:	f107 0110 	add.w	r1, r7, #16
 8000784:	2364      	movs	r3, #100	@ 0x64
 8000786:	6838      	ldr	r0, [r7, #0]
 8000788:	f002 fde2 	bl	8003350 <HAL_UART_Transmit>
				HAL_Delay(200);
 800078c:	20c8      	movs	r0, #200	@ 0xc8
 800078e:	f000 fe25 	bl	80013dc <HAL_Delay>

//		#endif

//	}
}
 8000792:	bf00      	nop
 8000794:	37d8      	adds	r7, #216	@ 0xd8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	200003b8 	.word	0x200003b8
 80007a0:	08007564 	.word	0x08007564

080007a4 <logger_init>:
 * @param print_to_uart function pointer to print to uart function
 */
void logger_init(
		Logger* l,
		void (*print_to_uart_func)(Logger* l, UART_HandleTypeDef* uart_inst)
) {
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	6039      	str	r1, [r7, #0]

	l->_log_to_uart = print_to_uart_func;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	683a      	ldr	r2, [r7, #0]
 80007b2:	601a      	str	r2, [r3, #0]

}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <logger_create>:
 * @fn Logger logger_create*()
 * @brief Allocate memory for a logger struct
 *
 * @return pointer to allocated Logger memory
 */
Logger* logger_create(void) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
	Logger* l = (Logger*) malloc(sizeof(Logger));
 80007c6:	2004      	movs	r0, #4
 80007c8:	f006 f9e4 	bl	8006b94 <malloc>
 80007cc:	4603      	mov	r3, r0
 80007ce:	607b      	str	r3, [r7, #4]
	if(l != NULL) {
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <logger_create+0x22>

		logger_init(l, print_to_uart);
 80007d6:	4905      	ldr	r1, [pc, #20]	@ (80007ec <logger_create+0x2c>)
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff ffe3 	bl	80007a4 <logger_init>

		return l;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	e000      	b.n	80007e4 <logger_create+0x24>
	} else {
		return 0;
 80007e2:	2300      	movs	r3, #0
	}
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3708      	adds	r7, #8
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	0800073d 	.word	0x0800073d

080007f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f0:	b5b0      	push	{r4, r5, r7, lr}
 80007f2:	b096      	sub	sp, #88	@ 0x58
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007f6:	f000 fdaf 	bl	8001358 <HAL_Init>

  /* USER CODE BEGIN Init */

  internal_logger = logger_create();
 80007fa:	f7ff ffe1 	bl	80007c0 <logger_create>
 80007fe:	4603      	mov	r3, r0
 8000800:	4a2a      	ldr	r2, [pc, #168]	@ (80008ac <main+0xbc>)
 8000802:	6013      	str	r3, [r2, #0]


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000804:	f000 f862 	bl	80008cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000808:	f000 f998 	bl	8000b3c <MX_GPIO_Init>
  MX_DMA_Init();
 800080c:	f000 f976 	bl	8000afc <MX_DMA_Init>
  MX_I2C1_Init();
 8000810:	f000 f8bc 	bl	800098c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000814:	f000 f8e8 	bl	80009e8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000818:	f000 f91c 	bl	8000a54 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800081c:	f000 f944 	bl	8000aa8 <MX_USART6_UART_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* create the queues */
  heap_stats_queue = xQueueCreate(HEAP_STATS_QUEUE_LENGTH, sizeof(heap_statistics_type_t));
 8000820:	2200      	movs	r2, #0
 8000822:	2108      	movs	r1, #8
 8000824:	200a      	movs	r0, #10
 8000826:	f004 f91b 	bl	8004a60 <xQueueGenericCreate>
 800082a:	4603      	mov	r3, r0
 800082c:	4a20      	ldr	r2, [pc, #128]	@ (80008b0 <main+0xc0>)
 800082e:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000830:	4b20      	ldr	r3, [pc, #128]	@ (80008b4 <main+0xc4>)
 8000832:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000836:	461d      	mov	r5, r3
 8000838:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800083a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800083c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000840:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000844:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000848:	2100      	movs	r1, #0
 800084a:	4618      	mov	r0, r3
 800084c:	f003 ff89 	bl	8004762 <osThreadCreate>
 8000850:	4603      	mov	r3, r0
 8000852:	4a19      	ldr	r2, [pc, #100]	@ (80008b8 <main+0xc8>)
 8000854:	6013      	str	r3, [r2, #0]

//  osThreadDef(dumm_data, x_task_dummy_data, osPriorityNormal, 0, 1024);
//  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);

  /* fetch heap memory statistics */
  osThreadDef(heap_stats_task, x_task_get_heap_memory_stats, osPriorityNormal, 0, 1024);
 8000856:	4b19      	ldr	r3, [pc, #100]	@ (80008bc <main+0xcc>)
 8000858:	f107 0420 	add.w	r4, r7, #32
 800085c:	461d      	mov	r5, r3
 800085e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000860:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000862:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000866:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_get_heap_memory_stats_tsk_handle = osThreadCreate(osThread(heap_stats_task), NULL);
 800086a:	f107 0320 	add.w	r3, r7, #32
 800086e:	2100      	movs	r1, #0
 8000870:	4618      	mov	r0, r3
 8000872:	f003 ff76 	bl	8004762 <osThreadCreate>
 8000876:	4603      	mov	r3, r0
 8000878:	4a11      	ldr	r2, [pc, #68]	@ (80008c0 <main+0xd0>)
 800087a:	6013      	str	r3, [r2, #0]

  /* blink on-board LED for status indication */
  osThreadDef(onboard_led_blink, x_task_blink_onboard, osPriorityNormal, 0, 1024);
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <main+0xd4>)
 800087e:	1d3c      	adds	r4, r7, #4
 8000880:	461d      	mov	r5, r3
 8000882:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000884:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000886:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800088a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_control_onboard_led_tsk_handle = osThreadCreate(osThread(onboard_led_blink), NULL);
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f003 ff65 	bl	8004762 <osThreadCreate>
 8000898:	4603      	mov	r3, r0
 800089a:	4a0b      	ldr	r2, [pc, #44]	@ (80008c8 <main+0xd8>)
 800089c:	6013      	str	r3, [r2, #0]

  /* initialize the command engine */
  command_engine_start();
 800089e:	f7ff ff2b 	bl	80006f8 <command_engine_start>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80008a2:	f003 ff57 	bl	8004754 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008a6:	bf00      	nop
 80008a8:	e7fd      	b.n	80008a6 <main+0xb6>
 80008aa:	bf00      	nop
 80008ac:	200003b4 	.word	0x200003b4
 80008b0:	200003b8 	.word	0x200003b8
 80008b4:	08007594 	.word	0x08007594
 80008b8:	20000558 	.word	0x20000558
 80008bc:	080075c0 	.word	0x080075c0
 80008c0:	20000560 	.word	0x20000560
 80008c4:	080075f0 	.word	0x080075f0
 80008c8:	2000055c 	.word	0x2000055c

080008cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b094      	sub	sp, #80	@ 0x50
 80008d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d2:	f107 0320 	add.w	r3, r7, #32
 80008d6:	2230      	movs	r2, #48	@ 0x30
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f006 fa32 	bl	8006d44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]
 80008ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	4b23      	ldr	r3, [pc, #140]	@ (8000984 <SystemClock_Config+0xb8>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f8:	4a22      	ldr	r2, [pc, #136]	@ (8000984 <SystemClock_Config+0xb8>)
 80008fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000900:	4b20      	ldr	r3, [pc, #128]	@ (8000984 <SystemClock_Config+0xb8>)
 8000902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800090c:	2300      	movs	r3, #0
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	4b1d      	ldr	r3, [pc, #116]	@ (8000988 <SystemClock_Config+0xbc>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000918:	4a1b      	ldr	r2, [pc, #108]	@ (8000988 <SystemClock_Config+0xbc>)
 800091a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800091e:	6013      	str	r3, [r2, #0]
 8000920:	4b19      	ldr	r3, [pc, #100]	@ (8000988 <SystemClock_Config+0xbc>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800092c:	2302      	movs	r3, #2
 800092e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000930:	2301      	movs	r3, #1
 8000932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000934:	2310      	movs	r3, #16
 8000936:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000938:	2300      	movs	r3, #0
 800093a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093c:	f107 0320 	add.w	r3, r7, #32
 8000940:	4618      	mov	r0, r3
 8000942:	f001 fd35 	bl	80023b0 <HAL_RCC_OscConfig>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800094c:	f000 fa6c 	bl	8000e28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000950:	230f      	movs	r3, #15
 8000952:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000954:	2300      	movs	r3, #0
 8000956:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000958:	2300      	movs	r3, #0
 800095a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800095c:	2300      	movs	r3, #0
 800095e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000964:	f107 030c 	add.w	r3, r7, #12
 8000968:	2100      	movs	r1, #0
 800096a:	4618      	mov	r0, r3
 800096c:	f001 ff98 	bl	80028a0 <HAL_RCC_ClockConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000976:	f000 fa57 	bl	8000e28 <Error_Handler>
  }
}
 800097a:	bf00      	nop
 800097c:	3750      	adds	r7, #80	@ 0x50
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40023800 	.word	0x40023800
 8000988:	40007000 	.word	0x40007000

0800098c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000990:	4b12      	ldr	r3, [pc, #72]	@ (80009dc <MX_I2C1_Init+0x50>)
 8000992:	4a13      	ldr	r2, [pc, #76]	@ (80009e0 <MX_I2C1_Init+0x54>)
 8000994:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000996:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <MX_I2C1_Init+0x50>)
 8000998:	4a12      	ldr	r2, [pc, #72]	@ (80009e4 <MX_I2C1_Init+0x58>)
 800099a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800099c:	4b0f      	ldr	r3, [pc, #60]	@ (80009dc <MX_I2C1_Init+0x50>)
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009a2:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <MX_I2C1_Init+0x50>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009a8:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <MX_I2C1_Init+0x50>)
 80009aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009b0:	4b0a      	ldr	r3, [pc, #40]	@ (80009dc <MX_I2C1_Init+0x50>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009b6:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <MX_I2C1_Init+0x50>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009bc:	4b07      	ldr	r3, [pc, #28]	@ (80009dc <MX_I2C1_Init+0x50>)
 80009be:	2200      	movs	r2, #0
 80009c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009c2:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <MX_I2C1_Init+0x50>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009c8:	4804      	ldr	r0, [pc, #16]	@ (80009dc <MX_I2C1_Init+0x50>)
 80009ca:	f001 fbad 	bl	8002128 <HAL_I2C_Init>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009d4:	f000 fa28 	bl	8000e28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	200003bc 	.word	0x200003bc
 80009e0:	40005400 	.word	0x40005400
 80009e4:	000186a0 	.word	0x000186a0

080009e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009ec:	4b17      	ldr	r3, [pc, #92]	@ (8000a4c <MX_SPI1_Init+0x64>)
 80009ee:	4a18      	ldr	r2, [pc, #96]	@ (8000a50 <MX_SPI1_Init+0x68>)
 80009f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009f2:	4b16      	ldr	r3, [pc, #88]	@ (8000a4c <MX_SPI1_Init+0x64>)
 80009f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009fa:	4b14      	ldr	r3, [pc, #80]	@ (8000a4c <MX_SPI1_Init+0x64>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a00:	4b12      	ldr	r3, [pc, #72]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a06:	4b11      	ldr	r3, [pc, #68]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a12:	4b0e      	ldr	r3, [pc, #56]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a18:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a20:	4b0a      	ldr	r3, [pc, #40]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a26:	4b09      	ldr	r3, [pc, #36]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a2c:	4b07      	ldr	r3, [pc, #28]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a32:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a34:	220a      	movs	r2, #10
 8000a36:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a38:	4804      	ldr	r0, [pc, #16]	@ (8000a4c <MX_SPI1_Init+0x64>)
 8000a3a:	f002 f943 	bl	8002cc4 <HAL_SPI_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a44:	f000 f9f0 	bl	8000e28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20000410 	.word	0x20000410
 8000a50:	40013000 	.word	0x40013000

08000a54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a58:	4b11      	ldr	r3, [pc, #68]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a5a:	4a12      	ldr	r2, [pc, #72]	@ (8000aa4 <MX_USART1_UART_Init+0x50>)
 8000a5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a5e:	4b10      	ldr	r3, [pc, #64]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a66:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a72:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a78:	4b09      	ldr	r3, [pc, #36]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a7a:	220c      	movs	r2, #12
 8000a7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7e:	4b08      	ldr	r3, [pc, #32]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a8a:	4805      	ldr	r0, [pc, #20]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a8c:	f002 fc10 	bl	80032b0 <HAL_UART_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a96:	f000 f9c7 	bl	8000e28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a9a:	bf00      	nop
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	20000468 	.word	0x20000468
 8000aa4:	40011000 	.word	0x40011000

08000aa8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000aac:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <MX_USART6_UART_Init+0x4c>)
 8000aae:	4a12      	ldr	r2, [pc, #72]	@ (8000af8 <MX_USART6_UART_Init+0x50>)
 8000ab0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000ab2:	4b10      	ldr	r3, [pc, #64]	@ (8000af4 <MX_USART6_UART_Init+0x4c>)
 8000ab4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ab8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000aba:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <MX_USART6_UART_Init+0x4c>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8000af4 <MX_USART6_UART_Init+0x4c>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8000af4 <MX_USART6_UART_Init+0x4c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000acc:	4b09      	ldr	r3, [pc, #36]	@ (8000af4 <MX_USART6_UART_Init+0x4c>)
 8000ace:	220c      	movs	r2, #12
 8000ad0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad2:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <MX_USART6_UART_Init+0x4c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad8:	4b06      	ldr	r3, [pc, #24]	@ (8000af4 <MX_USART6_UART_Init+0x4c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000ade:	4805      	ldr	r0, [pc, #20]	@ (8000af4 <MX_USART6_UART_Init+0x4c>)
 8000ae0:	f002 fbe6 	bl	80032b0 <HAL_UART_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000aea:	f000 f99d 	bl	8000e28 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	200004b0 	.word	0x200004b0
 8000af8:	40011400 	.word	0x40011400

08000afc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	607b      	str	r3, [r7, #4]
 8000b06:	4b0c      	ldr	r3, [pc, #48]	@ (8000b38 <MX_DMA_Init+0x3c>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000b38 <MX_DMA_Init+0x3c>)
 8000b0c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b12:	4b09      	ldr	r3, [pc, #36]	@ (8000b38 <MX_DMA_Init+0x3c>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8000b1e:	2200      	movs	r2, #0
 8000b20:	2105      	movs	r1, #5
 8000b22:	2039      	movs	r0, #57	@ 0x39
 8000b24:	f000 fd36 	bl	8001594 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000b28:	2039      	movs	r0, #57	@ 0x39
 8000b2a:	f000 fd4f 	bl	80015cc <HAL_NVIC_EnableIRQ>

}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40023800 	.word	0x40023800

08000b3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08a      	sub	sp, #40	@ 0x28
 8000b40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b42:	f107 0314 	add.w	r3, r7, #20
 8000b46:	2200      	movs	r2, #0
 8000b48:	601a      	str	r2, [r3, #0]
 8000b4a:	605a      	str	r2, [r3, #4]
 8000b4c:	609a      	str	r2, [r3, #8]
 8000b4e:	60da      	str	r2, [r3, #12]
 8000b50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	613b      	str	r3, [r7, #16]
 8000b56:	4b4f      	ldr	r3, [pc, #316]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	4a4e      	ldr	r2, [pc, #312]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000b5c:	f043 0304 	orr.w	r3, r3, #4
 8000b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b62:	4b4c      	ldr	r3, [pc, #304]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b66:	f003 0304 	and.w	r3, r3, #4
 8000b6a:	613b      	str	r3, [r7, #16]
 8000b6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60fb      	str	r3, [r7, #12]
 8000b72:	4b48      	ldr	r3, [pc, #288]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	4a47      	ldr	r2, [pc, #284]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7e:	4b45      	ldr	r3, [pc, #276]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60bb      	str	r3, [r7, #8]
 8000b8e:	4b41      	ldr	r3, [pc, #260]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b92:	4a40      	ldr	r2, [pc, #256]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9a:	4b3e      	ldr	r3, [pc, #248]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	60bb      	str	r3, [r7, #8]
 8000ba4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	607b      	str	r3, [r7, #4]
 8000baa:	4b3a      	ldr	r3, [pc, #232]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bae:	4a39      	ldr	r2, [pc, #228]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000bb0:	f043 0302 	orr.w	r3, r3, #2
 8000bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb6:	4b37      	ldr	r3, [pc, #220]	@ (8000c94 <MX_GPIO_Init+0x158>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bba:	f003 0302 	and.w	r3, r3, #2
 8000bbe:	607b      	str	r3, [r7, #4]
 8000bc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ONBOARD_LED_Pin|USER_LED_GREEN_Pin, GPIO_PIN_RESET);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8000bc8:	4833      	ldr	r0, [pc, #204]	@ (8000c98 <MX_GPIO_Init+0x15c>)
 8000bca:	f001 fa93 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPS_ACTIVATE_Pin|FLASH_CS_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f248 0111 	movw	r1, #32785	@ 0x8011
 8000bd4:	4831      	ldr	r0, [pc, #196]	@ (8000c9c <MX_GPIO_Init+0x160>)
 8000bd6:	f001 fa8d 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WD_EN_GPIO_Port, WD_EN_Pin, GPIO_PIN_RESET);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000be0:	482f      	ldr	r0, [pc, #188]	@ (8000ca0 <MX_GPIO_Init+0x164>)
 8000be2:	f001 fa87 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ONBOARD_LED_Pin USER_LED_GREEN_Pin */
  GPIO_InitStruct.Pin = ONBOARD_LED_Pin|USER_LED_GREEN_Pin;
 8000be6:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000bea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bec:	2301      	movs	r3, #1
 8000bee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bf8:	f107 0314 	add.w	r3, r7, #20
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	4826      	ldr	r0, [pc, #152]	@ (8000c98 <MX_GPIO_Init+0x15c>)
 8000c00:	f001 f8f4 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BTN_Pin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8000c04:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 8000c12:	f107 0314 	add.w	r3, r7, #20
 8000c16:	4619      	mov	r1, r3
 8000c18:	481f      	ldr	r0, [pc, #124]	@ (8000c98 <MX_GPIO_Init+0x15c>)
 8000c1a:	f001 f8e7 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pins : GPS_ACTIVATE_Pin FLASH_CS_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = GPS_ACTIVATE_Pin|FLASH_CS_Pin|SD_CS_Pin;
 8000c1e:	f248 0311 	movw	r3, #32785	@ 0x8011
 8000c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c24:	2301      	movs	r3, #1
 8000c26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	4619      	mov	r1, r3
 8000c36:	4819      	ldr	r0, [pc, #100]	@ (8000c9c <MX_GPIO_Init+0x160>)
 8000c38:	f001 f8d8 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pins : GPS_PPS_Pin MAG_INT_Pin */
  GPIO_InitStruct.Pin = GPS_PPS_Pin|MAG_INT_Pin;
 8000c3c:	230a      	movs	r3, #10
 8000c3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c40:	2300      	movs	r3, #0
 8000c42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c48:	f107 0314 	add.w	r3, r7, #20
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4813      	ldr	r0, [pc, #76]	@ (8000c9c <MX_GPIO_Init+0x160>)
 8000c50:	f001 f8cc 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pins : MPU_INT_Pin ADCS_BOARD_DETECT_Pin EPS_BOARD_DETECT_Pin WATCHDOG_INT_Pin
                           COMMS_BOARD_DETECT_Pin */
  GPIO_InitStruct.Pin = MPU_INT_Pin|ADCS_BOARD_DETECT_Pin|EPS_BOARD_DETECT_Pin|WATCHDOG_INT_Pin
 8000c54:	f248 0327 	movw	r3, #32807	@ 0x8027
 8000c58:	617b      	str	r3, [r7, #20]
                          |COMMS_BOARD_DETECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	4619      	mov	r1, r3
 8000c68:	480d      	ldr	r0, [pc, #52]	@ (8000ca0 <MX_GPIO_Init+0x164>)
 8000c6a:	f001 f8bf 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pin : WD_EN_Pin */
  GPIO_InitStruct.Pin = WD_EN_Pin;
 8000c6e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c74:	2301      	movs	r3, #1
 8000c76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WD_EN_GPIO_Port, &GPIO_InitStruct);
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	4619      	mov	r1, r3
 8000c86:	4806      	ldr	r0, [pc, #24]	@ (8000ca0 <MX_GPIO_Init+0x164>)
 8000c88:	f001 f8b0 	bl	8001dec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c8c:	bf00      	nop
 8000c8e:	3728      	adds	r7, #40	@ 0x28
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40023800 	.word	0x40023800
 8000c98:	40020800 	.word	0x40020800
 8000c9c:	40020000 	.word	0x40020000
 8000ca0:	40020400 	.word	0x40020400

08000ca4 <x_task_blink_onboard>:
 * @fn void x_task_blink_onboard(const void*)
 * @brief This task blinks the onboard LED at intervals
 *
 * @param argument
 */
void x_task_blink_onboard(void const* argument) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	TickType_t last = 0;
 8000cac:	2300      	movs	r3, #0
 8000cae:	60fb      	str	r3, [r7, #12]
	static uint8_t led_state = 0;

	for(;;) {
		if( (xTaskGetTickCount() - last) > ONBOARD_LED_BLINK_INTERVAL) {
 8000cb0:	f004 fe2a 	bl	8005908 <xTaskGetTickCount>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	2bc8      	cmp	r3, #200	@ 0xc8
 8000cbc:	d9f8      	bls.n	8000cb0 <x_task_blink_onboard+0xc>
			HAL_GPIO_WritePin(ONBOARD_LED_GPIO_Port, ONBOARD_LED_Pin, led_state);
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000cec <x_task_blink_onboard+0x48>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	461a      	mov	r2, r3
 8000cc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cc8:	4809      	ldr	r0, [pc, #36]	@ (8000cf0 <x_task_blink_onboard+0x4c>)
 8000cca:	f001 fa13 	bl	80020f4 <HAL_GPIO_WritePin>

			led_state = !led_state;
 8000cce:	4b07      	ldr	r3, [pc, #28]	@ (8000cec <x_task_blink_onboard+0x48>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	bf0c      	ite	eq
 8000cd6:	2301      	moveq	r3, #1
 8000cd8:	2300      	movne	r3, #0
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	461a      	mov	r2, r3
 8000cde:	4b03      	ldr	r3, [pc, #12]	@ (8000cec <x_task_blink_onboard+0x48>)
 8000ce0:	701a      	strb	r2, [r3, #0]

			last = xTaskGetTickCount();
 8000ce2:	f004 fe11 	bl	8005908 <xTaskGetTickCount>
 8000ce6:	60f8      	str	r0, [r7, #12]
		if( (xTaskGetTickCount() - last) > ONBOARD_LED_BLINK_INTERVAL) {
 8000ce8:	e7e2      	b.n	8000cb0 <x_task_blink_onboard+0xc>
 8000cea:	bf00      	nop
 8000cec:	20000564 	.word	0x20000564
 8000cf0:	40020800 	.word	0x40020800

08000cf4 <x_task_get_heap_memory_stats>:
 * It also fetches the minimum ever free heap size, to know how low we have ever gone to running out
 * of heap memory
 *
 * @param args
 */
void x_task_get_heap_memory_stats(const void* args) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b088      	sub	sp, #32
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	heap_statistics_type_t hp_stats;
	BaseType_t q_send_status;

	for(;;) {

		free_hp = xPortGetFreeHeapSize();
 8000cfc:	f005 fe76 	bl	80069ec <xPortGetFreeHeapSize>
 8000d00:	61f8      	str	r0, [r7, #28]
		min_ever_hp = xPortGetMinimumEverFreeHeapSize();
 8000d02:	f005 fe7f 	bl	8006a04 <xPortGetMinimumEverFreeHeapSize>
 8000d06:	61b8      	str	r0, [r7, #24]

		hp_stats.free_heap = free_hp;
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	60fb      	str	r3, [r7, #12]
		hp_stats.minimum_ever_heap = min_ever_hp;
 8000d0c:	69bb      	ldr	r3, [r7, #24]
 8000d0e:	613b      	str	r3, [r7, #16]
		q_send_status = xQueueSend(heap_stats_queue, &hp_stats, 0);
 8000d10:	4b0d      	ldr	r3, [pc, #52]	@ (8000d48 <x_task_get_heap_memory_stats+0x54>)
 8000d12:	6818      	ldr	r0, [r3, #0]
 8000d14:	f107 010c 	add.w	r1, r7, #12
 8000d18:	2300      	movs	r3, #0
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f003 fefa 	bl	8004b14 <xQueueGenericSend>
 8000d20:	6178      	str	r0, [r7, #20]
		internal_logger->_log_to_uart(internal_logger, &huart6);
 8000d22:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <x_task_get_heap_memory_stats+0x58>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a08      	ldr	r2, [pc, #32]	@ (8000d4c <x_task_get_heap_memory_stats+0x58>)
 8000d2a:	6812      	ldr	r2, [r2, #0]
 8000d2c:	4908      	ldr	r1, [pc, #32]	@ (8000d50 <x_task_get_heap_memory_stats+0x5c>)
 8000d2e:	4610      	mov	r0, r2
 8000d30:	4798      	blx	r3

		if(q_send_status == pdPASS) {
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d0e1      	beq.n	8000cfc <x_task_get_heap_memory_stats+0x8>
			//todo: print success message
		} else {
			//todo: print error
			HAL_UART_Transmit(&huart6, (uint8_t*)"COULD NOT SEND TO QUEUE\r\n", strlen("COULD NOT SEND TO QUEUE\r\n"), LOGGER_UART_PRINT_WAIT);
 8000d38:	2364      	movs	r3, #100	@ 0x64
 8000d3a:	2219      	movs	r2, #25
 8000d3c:	4905      	ldr	r1, [pc, #20]	@ (8000d54 <x_task_get_heap_memory_stats+0x60>)
 8000d3e:	4804      	ldr	r0, [pc, #16]	@ (8000d50 <x_task_get_heap_memory_stats+0x5c>)
 8000d40:	f002 fb06 	bl	8003350 <HAL_UART_Transmit>
		free_hp = xPortGetFreeHeapSize();
 8000d44:	e7da      	b.n	8000cfc <x_task_get_heap_memory_stats+0x8>
 8000d46:	bf00      	nop
 8000d48:	200003b8 	.word	0x200003b8
 8000d4c:	200003b4 	.word	0x200003b4
 8000d50:	200004b0 	.word	0x200004b0
 8000d54:	0800760c 	.word	0x0800760c

08000d58 <HAL_UARTEx_RxEventCallback>:
}

/*
 * callback for receiving data via UART DMA
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart, uint16_t Size) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b088      	sub	sp, #32
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
 8000d60:	460b      	mov	r3, r1
 8000d62:	807b      	strh	r3, [r7, #2]
	/* atm we receive commands from UART6 */
	if(huart == &huart6) {
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	4a1b      	ldr	r2, [pc, #108]	@ (8000dd4 <HAL_UARTEx_RxEventCallback+0x7c>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d12f      	bne.n	8000dcc <HAL_UARTEx_RxEventCallback+0x74>
		rx_dma_indx = Size;
 8000d6c:	4a1a      	ldr	r2, [pc, #104]	@ (8000dd8 <HAL_UARTEx_RxEventCallback+0x80>)
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	8013      	strh	r3, [r2, #0]
		rx_dma_count++;
 8000d72:	4b1a      	ldr	r3, [pc, #104]	@ (8000ddc <HAL_UARTEx_RxEventCallback+0x84>)
 8000d74:	881b      	ldrh	r3, [r3, #0]
 8000d76:	3301      	adds	r3, #1
 8000d78:	b29a      	uxth	r2, r3
 8000d7a:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <HAL_UARTEx_RxEventCallback+0x84>)
 8000d7c:	801a      	strh	r2, [r3, #0]

		char status[20];
		sprintf(status, "Recvd: %d\r\n", rx_dma_indx);
 8000d7e:	4b16      	ldr	r3, [pc, #88]	@ (8000dd8 <HAL_UARTEx_RxEventCallback+0x80>)
 8000d80:	881b      	ldrh	r3, [r3, #0]
 8000d82:	461a      	mov	r2, r3
 8000d84:	f107 030c 	add.w	r3, r7, #12
 8000d88:	4915      	ldr	r1, [pc, #84]	@ (8000de0 <HAL_UARTEx_RxEventCallback+0x88>)
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f005 ffb8 	bl	8006d00 <siprintf>

		HAL_UART_Transmit(&huart1, (uint8_t*)rx_dma_buffer, rx_dma_indx, HAL_TX_TIMEOUT);
 8000d90:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <HAL_UARTEx_RxEventCallback+0x80>)
 8000d92:	881a      	ldrh	r2, [r3, #0]
 8000d94:	23c8      	movs	r3, #200	@ 0xc8
 8000d96:	4913      	ldr	r1, [pc, #76]	@ (8000de4 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000d98:	4813      	ldr	r0, [pc, #76]	@ (8000de8 <HAL_UARTEx_RxEventCallback+0x90>)
 8000d9a:	f002 fad9 	bl	8003350 <HAL_UART_Transmit>

		/* send the received string to command queue */
		if(xSemaphoreTake(command_queue_semaphore, pdMS_TO_TICKS(0)) == pdPASS) {
 8000d9e:	4b13      	ldr	r3, [pc, #76]	@ (8000dec <HAL_UARTEx_RxEventCallback+0x94>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2100      	movs	r1, #0
 8000da4:	4618      	mov	r0, r3
 8000da6:	f003 ffb7 	bl	8004d18 <xQueueSemaphoreTake>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d10d      	bne.n	8000dcc <HAL_UARTEx_RxEventCallback+0x74>
			xQueueSend(raw_command_queue, rx_dma_buffer, pdMS_TO_TICKS(100));
 8000db0:	4b0f      	ldr	r3, [pc, #60]	@ (8000df0 <HAL_UARTEx_RxEventCallback+0x98>)
 8000db2:	6818      	ldr	r0, [r3, #0]
 8000db4:	2300      	movs	r3, #0
 8000db6:	2264      	movs	r2, #100	@ 0x64
 8000db8:	490a      	ldr	r1, [pc, #40]	@ (8000de4 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000dba:	f003 feab 	bl	8004b14 <xQueueGenericSend>
			xSemaphoreGive(command_queue_semaphore);
 8000dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000dec <HAL_UARTEx_RxEventCallback+0x94>)
 8000dc0:	6818      	ldr	r0, [r3, #0]
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	f003 fea4 	bl	8004b14 <xQueueGenericSend>
		}

	}

}
 8000dcc:	bf00      	nop
 8000dce:	3720      	adds	r7, #32
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	200004b0 	.word	0x200004b0
 8000dd8:	20000090 	.word	0x20000090
 8000ddc:	20000092 	.word	0x20000092
 8000de0:	08007628 	.word	0x08007628
 8000de4:	20000094 	.word	0x20000094
 8000de8:	20000468 	.word	0x20000468
 8000dec:	2000015c 	.word	0x2000015c
 8000df0:	2000007c 	.word	0x2000007c

08000df4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f003 fcfc 	bl	80047fa <osDelay>
 8000e02:	e7fb      	b.n	8000dfc <StartDefaultTask+0x8>

08000e04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a04      	ldr	r2, [pc, #16]	@ (8000e24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d101      	bne.n	8000e1a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000e16:	f000 fac1 	bl	800139c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40010000 	.word	0x40010000

08000e28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e2c:	b672      	cpsid	i
}
 8000e2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <Error_Handler+0x8>

08000e34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	4b12      	ldr	r3, [pc, #72]	@ (8000e88 <HAL_MspInit+0x54>)
 8000e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e42:	4a11      	ldr	r2, [pc, #68]	@ (8000e88 <HAL_MspInit+0x54>)
 8000e44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <HAL_MspInit+0x54>)
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	603b      	str	r3, [r7, #0]
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <HAL_MspInit+0x54>)
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e88 <HAL_MspInit+0x54>)
 8000e60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e66:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <HAL_MspInit+0x54>)
 8000e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e6e:	603b      	str	r3, [r7, #0]
 8000e70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e72:	2200      	movs	r2, #0
 8000e74:	210f      	movs	r1, #15
 8000e76:	f06f 0001 	mvn.w	r0, #1
 8000e7a:	f000 fb8b 	bl	8001594 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800

08000e8c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	@ 0x28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a19      	ldr	r2, [pc, #100]	@ (8000f10 <HAL_I2C_MspInit+0x84>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d12b      	bne.n	8000f06 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	4b18      	ldr	r3, [pc, #96]	@ (8000f14 <HAL_I2C_MspInit+0x88>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb6:	4a17      	ldr	r2, [pc, #92]	@ (8000f14 <HAL_I2C_MspInit+0x88>)
 8000eb8:	f043 0302 	orr.w	r3, r3, #2
 8000ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ebe:	4b15      	ldr	r3, [pc, #84]	@ (8000f14 <HAL_I2C_MspInit+0x88>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec2:	f003 0302 	and.w	r3, r3, #2
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000eca:	23c0      	movs	r3, #192	@ 0xc0
 8000ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ece:	2312      	movs	r3, #18
 8000ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000eda:	2304      	movs	r3, #4
 8000edc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	480c      	ldr	r0, [pc, #48]	@ (8000f18 <HAL_I2C_MspInit+0x8c>)
 8000ee6:	f000 ff81 	bl	8001dec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	4b09      	ldr	r3, [pc, #36]	@ (8000f14 <HAL_I2C_MspInit+0x88>)
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef2:	4a08      	ldr	r2, [pc, #32]	@ (8000f14 <HAL_I2C_MspInit+0x88>)
 8000ef4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000efa:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <HAL_I2C_MspInit+0x88>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f06:	bf00      	nop
 8000f08:	3728      	adds	r7, #40	@ 0x28
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40005400 	.word	0x40005400
 8000f14:	40023800 	.word	0x40023800
 8000f18:	40020400 	.word	0x40020400

08000f1c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08a      	sub	sp, #40	@ 0x28
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a19      	ldr	r2, [pc, #100]	@ (8000fa0 <HAL_SPI_MspInit+0x84>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d12b      	bne.n	8000f96 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	613b      	str	r3, [r7, #16]
 8000f42:	4b18      	ldr	r3, [pc, #96]	@ (8000fa4 <HAL_SPI_MspInit+0x88>)
 8000f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f46:	4a17      	ldr	r2, [pc, #92]	@ (8000fa4 <HAL_SPI_MspInit+0x88>)
 8000f48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f4e:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <HAL_SPI_MspInit+0x88>)
 8000f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <HAL_SPI_MspInit+0x88>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	4a10      	ldr	r2, [pc, #64]	@ (8000fa4 <HAL_SPI_MspInit+0x88>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <HAL_SPI_MspInit+0x88>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f76:	23e0      	movs	r3, #224	@ 0xe0
 8000f78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f82:	2303      	movs	r3, #3
 8000f84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f86:	2305      	movs	r3, #5
 8000f88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8a:	f107 0314 	add.w	r3, r7, #20
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <HAL_SPI_MspInit+0x8c>)
 8000f92:	f000 ff2b 	bl	8001dec <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000f96:	bf00      	nop
 8000f98:	3728      	adds	r7, #40	@ 0x28
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40013000 	.word	0x40013000
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40020000 	.word	0x40020000

08000fac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08c      	sub	sp, #48	@ 0x30
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 031c 	add.w	r3, r7, #28
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a4e      	ldr	r2, [pc, #312]	@ (8001104 <HAL_UART_MspInit+0x158>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d12d      	bne.n	800102a <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61bb      	str	r3, [r7, #24]
 8000fd2:	4b4d      	ldr	r3, [pc, #308]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd6:	4a4c      	ldr	r2, [pc, #304]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 8000fd8:	f043 0310 	orr.w	r3, r3, #16
 8000fdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fde:	4b4a      	ldr	r3, [pc, #296]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe2:	f003 0310 	and.w	r3, r3, #16
 8000fe6:	61bb      	str	r3, [r7, #24]
 8000fe8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	4b46      	ldr	r3, [pc, #280]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a45      	ldr	r2, [pc, #276]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b43      	ldr	r3, [pc, #268]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_RX_Pin|GPS_TX_Pin;
 8001006:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800100a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100c:	2302      	movs	r3, #2
 800100e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001010:	2300      	movs	r3, #0
 8001012:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001014:	2303      	movs	r3, #3
 8001016:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001018:	2307      	movs	r3, #7
 800101a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101c:	f107 031c 	add.w	r3, r7, #28
 8001020:	4619      	mov	r1, r3
 8001022:	483a      	ldr	r0, [pc, #232]	@ (800110c <HAL_UART_MspInit+0x160>)
 8001024:	f000 fee2 	bl	8001dec <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001028:	e068      	b.n	80010fc <HAL_UART_MspInit+0x150>
  else if(huart->Instance==USART6)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a38      	ldr	r2, [pc, #224]	@ (8001110 <HAL_UART_MspInit+0x164>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d163      	bne.n	80010fc <HAL_UART_MspInit+0x150>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001034:	2300      	movs	r3, #0
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	4b33      	ldr	r3, [pc, #204]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 800103a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103c:	4a32      	ldr	r2, [pc, #200]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 800103e:	f043 0320 	orr.w	r3, r3, #32
 8001042:	6453      	str	r3, [r2, #68]	@ 0x44
 8001044:	4b30      	ldr	r3, [pc, #192]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 8001046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001048:	f003 0320 	and.w	r3, r3, #32
 800104c:	613b      	str	r3, [r7, #16]
 800104e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	4b2c      	ldr	r3, [pc, #176]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 8001056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001058:	4a2b      	ldr	r2, [pc, #172]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 800105a:	f043 0301 	orr.w	r3, r3, #1
 800105e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001060:	4b29      	ldr	r3, [pc, #164]	@ (8001108 <HAL_UART_MspInit+0x15c>)
 8001062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001064:	f003 0301 	and.w	r3, r3, #1
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_DEBUG_TX_Pin|USART_DBG_RX_Pin;
 800106c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001072:	2302      	movs	r3, #2
 8001074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107a:	2303      	movs	r3, #3
 800107c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800107e:	2308      	movs	r3, #8
 8001080:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001082:	f107 031c 	add.w	r3, r7, #28
 8001086:	4619      	mov	r1, r3
 8001088:	4820      	ldr	r0, [pc, #128]	@ (800110c <HAL_UART_MspInit+0x160>)
 800108a:	f000 feaf 	bl	8001dec <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800108e:	4b21      	ldr	r3, [pc, #132]	@ (8001114 <HAL_UART_MspInit+0x168>)
 8001090:	4a21      	ldr	r2, [pc, #132]	@ (8001118 <HAL_UART_MspInit+0x16c>)
 8001092:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001094:	4b1f      	ldr	r3, [pc, #124]	@ (8001114 <HAL_UART_MspInit+0x168>)
 8001096:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800109a:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800109c:	4b1d      	ldr	r3, [pc, #116]	@ (8001114 <HAL_UART_MspInit+0x168>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ae:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010b0:	4b18      	ldr	r3, [pc, #96]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010b6:	4b17      	ldr	r3, [pc, #92]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80010bc:	4b15      	ldr	r3, [pc, #84]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010c2:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010c4:	4b13      	ldr	r3, [pc, #76]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010ca:	4b12      	ldr	r3, [pc, #72]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80010d0:	4810      	ldr	r0, [pc, #64]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010d2:	f000 fa89 	bl	80015e8 <HAL_DMA_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <HAL_UART_MspInit+0x134>
      Error_Handler();
 80010dc:	f7ff fea4 	bl	8000e28 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010e6:	4a0b      	ldr	r2, [pc, #44]	@ (8001114 <HAL_UART_MspInit+0x168>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2105      	movs	r1, #5
 80010f0:	2047      	movs	r0, #71	@ 0x47
 80010f2:	f000 fa4f 	bl	8001594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80010f6:	2047      	movs	r0, #71	@ 0x47
 80010f8:	f000 fa68 	bl	80015cc <HAL_NVIC_EnableIRQ>
}
 80010fc:	bf00      	nop
 80010fe:	3730      	adds	r7, #48	@ 0x30
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40011000 	.word	0x40011000
 8001108:	40023800 	.word	0x40023800
 800110c:	40020000 	.word	0x40020000
 8001110:	40011400 	.word	0x40011400
 8001114:	200004f8 	.word	0x200004f8
 8001118:	40026428 	.word	0x40026428

0800111c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08c      	sub	sp, #48	@ 0x30
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001124:	2300      	movs	r3, #0
 8001126:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001128:	2300      	movs	r3, #0
 800112a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800112c:	2300      	movs	r3, #0
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	4b2e      	ldr	r3, [pc, #184]	@ (80011ec <HAL_InitTick+0xd0>)
 8001132:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001134:	4a2d      	ldr	r2, [pc, #180]	@ (80011ec <HAL_InitTick+0xd0>)
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	6453      	str	r3, [r2, #68]	@ 0x44
 800113c:	4b2b      	ldr	r3, [pc, #172]	@ (80011ec <HAL_InitTick+0xd0>)
 800113e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001140:	f003 0301 	and.w	r3, r3, #1
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001148:	f107 020c 	add.w	r2, r7, #12
 800114c:	f107 0310 	add.w	r3, r7, #16
 8001150:	4611      	mov	r1, r2
 8001152:	4618      	mov	r0, r3
 8001154:	f001 fd84 	bl	8002c60 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001158:	f001 fd6e 	bl	8002c38 <HAL_RCC_GetPCLK2Freq>
 800115c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800115e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001160:	4a23      	ldr	r2, [pc, #140]	@ (80011f0 <HAL_InitTick+0xd4>)
 8001162:	fba2 2303 	umull	r2, r3, r2, r3
 8001166:	0c9b      	lsrs	r3, r3, #18
 8001168:	3b01      	subs	r3, #1
 800116a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800116c:	4b21      	ldr	r3, [pc, #132]	@ (80011f4 <HAL_InitTick+0xd8>)
 800116e:	4a22      	ldr	r2, [pc, #136]	@ (80011f8 <HAL_InitTick+0xdc>)
 8001170:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001172:	4b20      	ldr	r3, [pc, #128]	@ (80011f4 <HAL_InitTick+0xd8>)
 8001174:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001178:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800117a:	4a1e      	ldr	r2, [pc, #120]	@ (80011f4 <HAL_InitTick+0xd8>)
 800117c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001180:	4b1c      	ldr	r3, [pc, #112]	@ (80011f4 <HAL_InitTick+0xd8>)
 8001182:	2200      	movs	r2, #0
 8001184:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001186:	4b1b      	ldr	r3, [pc, #108]	@ (80011f4 <HAL_InitTick+0xd8>)
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800118c:	4b19      	ldr	r3, [pc, #100]	@ (80011f4 <HAL_InitTick+0xd8>)
 800118e:	2200      	movs	r2, #0
 8001190:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001192:	4818      	ldr	r0, [pc, #96]	@ (80011f4 <HAL_InitTick+0xd8>)
 8001194:	f001 fe1f 	bl	8002dd6 <HAL_TIM_Base_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800119e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d11b      	bne.n	80011de <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80011a6:	4813      	ldr	r0, [pc, #76]	@ (80011f4 <HAL_InitTick+0xd8>)
 80011a8:	f001 fe6e 	bl	8002e88 <HAL_TIM_Base_Start_IT>
 80011ac:	4603      	mov	r3, r0
 80011ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80011b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d111      	bne.n	80011de <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80011ba:	2019      	movs	r0, #25
 80011bc:	f000 fa06 	bl	80015cc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2b0f      	cmp	r3, #15
 80011c4:	d808      	bhi.n	80011d8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80011c6:	2200      	movs	r2, #0
 80011c8:	6879      	ldr	r1, [r7, #4]
 80011ca:	2019      	movs	r0, #25
 80011cc:	f000 f9e2 	bl	8001594 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011d0:	4a0a      	ldr	r2, [pc, #40]	@ (80011fc <HAL_InitTick+0xe0>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	e002      	b.n	80011de <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80011de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3730      	adds	r7, #48	@ 0x30
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40023800 	.word	0x40023800
 80011f0:	431bde83 	.word	0x431bde83
 80011f4:	20000568 	.word	0x20000568
 80011f8:	40010000 	.word	0x40010000
 80011fc:	20000004 	.word	0x20000004

08001200 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <NMI_Handler+0x4>

08001208 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800120c:	bf00      	nop
 800120e:	e7fd      	b.n	800120c <HardFault_Handler+0x4>

08001210 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <MemManage_Handler+0x4>

08001218 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <BusFault_Handler+0x4>

08001220 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <UsageFault_Handler+0x4>

08001228 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800123c:	4802      	ldr	r0, [pc, #8]	@ (8001248 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800123e:	f001 fe85 	bl	8002f4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000568 	.word	0x20000568

0800124c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001250:	4802      	ldr	r0, [pc, #8]	@ (800125c <DMA2_Stream1_IRQHandler+0x10>)
 8001252:	f000 fb61 	bl	8001918 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200004f8 	.word	0x200004f8

08001260 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <USART6_IRQHandler+0x10>)
 8001266:	f002 f957 	bl	8003518 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200004b0 	.word	0x200004b0

08001274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800127c:	4a14      	ldr	r2, [pc, #80]	@ (80012d0 <_sbrk+0x5c>)
 800127e:	4b15      	ldr	r3, [pc, #84]	@ (80012d4 <_sbrk+0x60>)
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001288:	4b13      	ldr	r3, [pc, #76]	@ (80012d8 <_sbrk+0x64>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d102      	bne.n	8001296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001290:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <_sbrk+0x64>)
 8001292:	4a12      	ldr	r2, [pc, #72]	@ (80012dc <_sbrk+0x68>)
 8001294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001296:	4b10      	ldr	r3, [pc, #64]	@ (80012d8 <_sbrk+0x64>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4413      	add	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d207      	bcs.n	80012b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012a4:	f005 fd66 	bl	8006d74 <__errno>
 80012a8:	4603      	mov	r3, r0
 80012aa:	220c      	movs	r2, #12
 80012ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012ae:	f04f 33ff 	mov.w	r3, #4294967295
 80012b2:	e009      	b.n	80012c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012b4:	4b08      	ldr	r3, [pc, #32]	@ (80012d8 <_sbrk+0x64>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ba:	4b07      	ldr	r3, [pc, #28]	@ (80012d8 <_sbrk+0x64>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	4a05      	ldr	r2, [pc, #20]	@ (80012d8 <_sbrk+0x64>)
 80012c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012c6:	68fb      	ldr	r3, [r7, #12]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20010000 	.word	0x20010000
 80012d4:	00000400 	.word	0x00000400
 80012d8:	200005b0 	.word	0x200005b0
 80012dc:	20004458 	.word	0x20004458

080012e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e4:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <SystemInit+0x20>)
 80012e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ea:	4a05      	ldr	r2, [pc, #20]	@ (8001300 <SystemInit+0x20>)
 80012ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001304:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800133c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001308:	f7ff ffea 	bl	80012e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800130c:	480c      	ldr	r0, [pc, #48]	@ (8001340 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800130e:	490d      	ldr	r1, [pc, #52]	@ (8001344 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001310:	4a0d      	ldr	r2, [pc, #52]	@ (8001348 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001312:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001314:	e002      	b.n	800131c <LoopCopyDataInit>

08001316 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800131a:	3304      	adds	r3, #4

0800131c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800131c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800131e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001320:	d3f9      	bcc.n	8001316 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001322:	4a0a      	ldr	r2, [pc, #40]	@ (800134c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001324:	4c0a      	ldr	r4, [pc, #40]	@ (8001350 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001328:	e001      	b.n	800132e <LoopFillZerobss>

0800132a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800132a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800132c:	3204      	adds	r2, #4

0800132e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800132e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001330:	d3fb      	bcc.n	800132a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001332:	f005 fd25 	bl	8006d80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001336:	f7ff fa5b 	bl	80007f0 <main>
  bx  lr    
 800133a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800133c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001344:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001348:	080076a0 	.word	0x080076a0
  ldr r2, =_sbss
 800134c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001350:	20004454 	.word	0x20004454

08001354 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001354:	e7fe      	b.n	8001354 <ADC_IRQHandler>
	...

08001358 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800135c:	4b0e      	ldr	r3, [pc, #56]	@ (8001398 <HAL_Init+0x40>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a0d      	ldr	r2, [pc, #52]	@ (8001398 <HAL_Init+0x40>)
 8001362:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001366:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001368:	4b0b      	ldr	r3, [pc, #44]	@ (8001398 <HAL_Init+0x40>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a0a      	ldr	r2, [pc, #40]	@ (8001398 <HAL_Init+0x40>)
 800136e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001372:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001374:	4b08      	ldr	r3, [pc, #32]	@ (8001398 <HAL_Init+0x40>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a07      	ldr	r2, [pc, #28]	@ (8001398 <HAL_Init+0x40>)
 800137a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800137e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001380:	2003      	movs	r0, #3
 8001382:	f000 f8fc 	bl	800157e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001386:	200f      	movs	r0, #15
 8001388:	f7ff fec8 	bl	800111c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800138c:	f7ff fd52 	bl	8000e34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40023c00 	.word	0x40023c00

0800139c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013a0:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <HAL_IncTick+0x20>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	461a      	mov	r2, r3
 80013a6:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <HAL_IncTick+0x24>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4413      	add	r3, r2
 80013ac:	4a04      	ldr	r2, [pc, #16]	@ (80013c0 <HAL_IncTick+0x24>)
 80013ae:	6013      	str	r3, [r2, #0]
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	20000008 	.word	0x20000008
 80013c0:	200005b4 	.word	0x200005b4

080013c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return uwTick;
 80013c8:	4b03      	ldr	r3, [pc, #12]	@ (80013d8 <HAL_GetTick+0x14>)
 80013ca:	681b      	ldr	r3, [r3, #0]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	200005b4 	.word	0x200005b4

080013dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013e4:	f7ff ffee 	bl	80013c4 <HAL_GetTick>
 80013e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f4:	d005      	beq.n	8001402 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <HAL_Delay+0x44>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	461a      	mov	r2, r3
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	4413      	add	r3, r2
 8001400:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001402:	bf00      	nop
 8001404:	f7ff ffde 	bl	80013c4 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	429a      	cmp	r2, r3
 8001412:	d8f7      	bhi.n	8001404 <HAL_Delay+0x28>
  {
  }
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000008 	.word	0x20000008

08001424 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f003 0307 	and.w	r3, r3, #7
 8001432:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001434:	4b0c      	ldr	r3, [pc, #48]	@ (8001468 <__NVIC_SetPriorityGrouping+0x44>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001440:	4013      	ands	r3, r2
 8001442:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800144c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001450:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001454:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001456:	4a04      	ldr	r2, [pc, #16]	@ (8001468 <__NVIC_SetPriorityGrouping+0x44>)
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	60d3      	str	r3, [r2, #12]
}
 800145c:	bf00      	nop
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001470:	4b04      	ldr	r3, [pc, #16]	@ (8001484 <__NVIC_GetPriorityGrouping+0x18>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	0a1b      	lsrs	r3, r3, #8
 8001476:	f003 0307 	and.w	r3, r3, #7
}
 800147a:	4618      	mov	r0, r3
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001496:	2b00      	cmp	r3, #0
 8001498:	db0b      	blt.n	80014b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	f003 021f 	and.w	r2, r3, #31
 80014a0:	4907      	ldr	r1, [pc, #28]	@ (80014c0 <__NVIC_EnableIRQ+0x38>)
 80014a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a6:	095b      	lsrs	r3, r3, #5
 80014a8:	2001      	movs	r0, #1
 80014aa:	fa00 f202 	lsl.w	r2, r0, r2
 80014ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000e100 	.word	0xe000e100

080014c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	6039      	str	r1, [r7, #0]
 80014ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	db0a      	blt.n	80014ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	490c      	ldr	r1, [pc, #48]	@ (8001510 <__NVIC_SetPriority+0x4c>)
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	0112      	lsls	r2, r2, #4
 80014e4:	b2d2      	uxtb	r2, r2
 80014e6:	440b      	add	r3, r1
 80014e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014ec:	e00a      	b.n	8001504 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	4908      	ldr	r1, [pc, #32]	@ (8001514 <__NVIC_SetPriority+0x50>)
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	f003 030f 	and.w	r3, r3, #15
 80014fa:	3b04      	subs	r3, #4
 80014fc:	0112      	lsls	r2, r2, #4
 80014fe:	b2d2      	uxtb	r2, r2
 8001500:	440b      	add	r3, r1
 8001502:	761a      	strb	r2, [r3, #24]
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	e000e100 	.word	0xe000e100
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001518:	b480      	push	{r7}
 800151a:	b089      	sub	sp, #36	@ 0x24
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	f1c3 0307 	rsb	r3, r3, #7
 8001532:	2b04      	cmp	r3, #4
 8001534:	bf28      	it	cs
 8001536:	2304      	movcs	r3, #4
 8001538:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	3304      	adds	r3, #4
 800153e:	2b06      	cmp	r3, #6
 8001540:	d902      	bls.n	8001548 <NVIC_EncodePriority+0x30>
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	3b03      	subs	r3, #3
 8001546:	e000      	b.n	800154a <NVIC_EncodePriority+0x32>
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800154c:	f04f 32ff 	mov.w	r2, #4294967295
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	43da      	mvns	r2, r3
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	401a      	ands	r2, r3
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001560:	f04f 31ff 	mov.w	r1, #4294967295
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	fa01 f303 	lsl.w	r3, r1, r3
 800156a:	43d9      	mvns	r1, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001570:	4313      	orrs	r3, r2
         );
}
 8001572:	4618      	mov	r0, r3
 8001574:	3724      	adds	r7, #36	@ 0x24
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr

0800157e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b082      	sub	sp, #8
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f7ff ff4c 	bl	8001424 <__NVIC_SetPriorityGrouping>
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
 80015a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015a2:	2300      	movs	r3, #0
 80015a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015a6:	f7ff ff61 	bl	800146c <__NVIC_GetPriorityGrouping>
 80015aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	68b9      	ldr	r1, [r7, #8]
 80015b0:	6978      	ldr	r0, [r7, #20]
 80015b2:	f7ff ffb1 	bl	8001518 <NVIC_EncodePriority>
 80015b6:	4602      	mov	r2, r0
 80015b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015bc:	4611      	mov	r1, r2
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff ff80 	bl	80014c4 <__NVIC_SetPriority>
}
 80015c4:	bf00      	nop
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff ff54 	bl	8001488 <__NVIC_EnableIRQ>
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80015f4:	f7ff fee6 	bl	80013c4 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e099      	b.n	8001738 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2202      	movs	r2, #2
 8001608:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f022 0201 	bic.w	r2, r2, #1
 8001622:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001624:	e00f      	b.n	8001646 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001626:	f7ff fecd 	bl	80013c4 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	2b05      	cmp	r3, #5
 8001632:	d908      	bls.n	8001646 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2220      	movs	r2, #32
 8001638:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2203      	movs	r2, #3
 800163e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e078      	b.n	8001738 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0301 	and.w	r3, r3, #1
 8001650:	2b00      	cmp	r3, #0
 8001652:	d1e8      	bne.n	8001626 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800165c:	697a      	ldr	r2, [r7, #20]
 800165e:	4b38      	ldr	r3, [pc, #224]	@ (8001740 <HAL_DMA_Init+0x158>)
 8001660:	4013      	ands	r3, r2
 8001662:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685a      	ldr	r2, [r3, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001672:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800167e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800168a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001692:	697a      	ldr	r2, [r7, #20]
 8001694:	4313      	orrs	r3, r2
 8001696:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169c:	2b04      	cmp	r3, #4
 800169e:	d107      	bne.n	80016b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a8:	4313      	orrs	r3, r2
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	f023 0307 	bic.w	r3, r3, #7
 80016c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016cc:	697a      	ldr	r2, [r7, #20]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	d117      	bne.n	800170a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016de:	697a      	ldr	r2, [r7, #20]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d00e      	beq.n	800170a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f000 fb01 	bl	8001cf4 <DMA_CheckFifoParam>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d008      	beq.n	800170a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2240      	movs	r2, #64	@ 0x40
 80016fc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2201      	movs	r2, #1
 8001702:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001706:	2301      	movs	r3, #1
 8001708:	e016      	b.n	8001738 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	697a      	ldr	r2, [r7, #20]
 8001710:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f000 fab8 	bl	8001c88 <DMA_CalcBaseAndBitshift>
 8001718:	4603      	mov	r3, r0
 800171a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001720:	223f      	movs	r2, #63	@ 0x3f
 8001722:	409a      	lsls	r2, r3
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2201      	movs	r2, #1
 8001732:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	f010803f 	.word	0xf010803f

08001744 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
 8001750:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001752:	2300      	movs	r3, #0
 8001754:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001762:	2b01      	cmp	r3, #1
 8001764:	d101      	bne.n	800176a <HAL_DMA_Start_IT+0x26>
 8001766:	2302      	movs	r3, #2
 8001768:	e040      	b.n	80017ec <HAL_DMA_Start_IT+0xa8>
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2201      	movs	r2, #1
 800176e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b01      	cmp	r3, #1
 800177c:	d12f      	bne.n	80017de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2202      	movs	r2, #2
 8001782:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2200      	movs	r2, #0
 800178a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	68b9      	ldr	r1, [r7, #8]
 8001792:	68f8      	ldr	r0, [r7, #12]
 8001794:	f000 fa4a 	bl	8001c2c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800179c:	223f      	movs	r2, #63	@ 0x3f
 800179e:	409a      	lsls	r2, r3
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f042 0216 	orr.w	r2, r2, #22
 80017b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d007      	beq.n	80017cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f042 0208 	orr.w	r2, r2, #8
 80017ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f042 0201 	orr.w	r2, r2, #1
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	e005      	b.n	80017ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2200      	movs	r2, #0
 80017e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80017e6:	2302      	movs	r3, #2
 80017e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80017ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001800:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001802:	f7ff fddf 	bl	80013c4 <HAL_GetTick>
 8001806:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800180e:	b2db      	uxtb	r3, r3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d008      	beq.n	8001826 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2280      	movs	r2, #128	@ 0x80
 8001818:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e052      	b.n	80018cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f022 0216 	bic.w	r2, r2, #22
 8001834:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	695a      	ldr	r2, [r3, #20]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001844:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	2b00      	cmp	r3, #0
 800184c:	d103      	bne.n	8001856 <HAL_DMA_Abort+0x62>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001852:	2b00      	cmp	r3, #0
 8001854:	d007      	beq.n	8001866 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f022 0208 	bic.w	r2, r2, #8
 8001864:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f022 0201 	bic.w	r2, r2, #1
 8001874:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001876:	e013      	b.n	80018a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001878:	f7ff fda4 	bl	80013c4 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b05      	cmp	r3, #5
 8001884:	d90c      	bls.n	80018a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2220      	movs	r2, #32
 800188a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2203      	movs	r2, #3
 8001890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e015      	b.n	80018cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1e4      	bne.n	8001878 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b2:	223f      	movs	r2, #63	@ 0x3f
 80018b4:	409a      	lsls	r2, r3
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2201      	movs	r2, #1
 80018be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80018ca:	2300      	movs	r3, #0
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d004      	beq.n	80018f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2280      	movs	r2, #128	@ 0x80
 80018ec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e00c      	b.n	800190c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2205      	movs	r2, #5
 80018f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f022 0201 	bic.w	r2, r2, #1
 8001908:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800190a:	2300      	movs	r3, #0
}
 800190c:	4618      	mov	r0, r3
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001924:	4b8e      	ldr	r3, [pc, #568]	@ (8001b60 <HAL_DMA_IRQHandler+0x248>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a8e      	ldr	r2, [pc, #568]	@ (8001b64 <HAL_DMA_IRQHandler+0x24c>)
 800192a:	fba2 2303 	umull	r2, r3, r2, r3
 800192e:	0a9b      	lsrs	r3, r3, #10
 8001930:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001936:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001942:	2208      	movs	r2, #8
 8001944:	409a      	lsls	r2, r3
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	4013      	ands	r3, r2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d01a      	beq.n	8001984 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0304 	and.w	r3, r3, #4
 8001958:	2b00      	cmp	r3, #0
 800195a:	d013      	beq.n	8001984 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f022 0204 	bic.w	r2, r2, #4
 800196a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001970:	2208      	movs	r2, #8
 8001972:	409a      	lsls	r2, r3
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800197c:	f043 0201 	orr.w	r2, r3, #1
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001988:	2201      	movs	r2, #1
 800198a:	409a      	lsls	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	4013      	ands	r3, r2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d012      	beq.n	80019ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d00b      	beq.n	80019ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019a6:	2201      	movs	r2, #1
 80019a8:	409a      	lsls	r2, r3
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019b2:	f043 0202 	orr.w	r2, r3, #2
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019be:	2204      	movs	r2, #4
 80019c0:	409a      	lsls	r2, r3
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	4013      	ands	r3, r2
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d012      	beq.n	80019f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0302 	and.w	r3, r3, #2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d00b      	beq.n	80019f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019dc:	2204      	movs	r2, #4
 80019de:	409a      	lsls	r2, r3
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019e8:	f043 0204 	orr.w	r2, r3, #4
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f4:	2210      	movs	r2, #16
 80019f6:	409a      	lsls	r2, r3
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d043      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0308 	and.w	r3, r3, #8
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d03c      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a12:	2210      	movs	r2, #16
 8001a14:	409a      	lsls	r2, r3
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d018      	beq.n	8001a5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d108      	bne.n	8001a48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d024      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	4798      	blx	r3
 8001a46:	e01f      	b.n	8001a88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d01b      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	4798      	blx	r3
 8001a58:	e016      	b.n	8001a88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d107      	bne.n	8001a78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f022 0208 	bic.w	r2, r2, #8
 8001a76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a8c:	2220      	movs	r2, #32
 8001a8e:	409a      	lsls	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4013      	ands	r3, r2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	f000 808f 	beq.w	8001bb8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0310 	and.w	r3, r3, #16
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f000 8087 	beq.w	8001bb8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aae:	2220      	movs	r2, #32
 8001ab0:	409a      	lsls	r2, r3
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	2b05      	cmp	r3, #5
 8001ac0:	d136      	bne.n	8001b30 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f022 0216 	bic.w	r2, r2, #22
 8001ad0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	695a      	ldr	r2, [r3, #20]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ae0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d103      	bne.n	8001af2 <HAL_DMA_IRQHandler+0x1da>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d007      	beq.n	8001b02 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 0208 	bic.w	r2, r2, #8
 8001b00:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b06:	223f      	movs	r2, #63	@ 0x3f
 8001b08:	409a      	lsls	r2, r3
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2201      	movs	r2, #1
 8001b12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d07e      	beq.n	8001c24 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	4798      	blx	r3
        }
        return;
 8001b2e:	e079      	b.n	8001c24 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d01d      	beq.n	8001b7a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d10d      	bne.n	8001b68 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d031      	beq.n	8001bb8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	4798      	blx	r3
 8001b5c:	e02c      	b.n	8001bb8 <HAL_DMA_IRQHandler+0x2a0>
 8001b5e:	bf00      	nop
 8001b60:	20000000 	.word	0x20000000
 8001b64:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d023      	beq.n	8001bb8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	4798      	blx	r3
 8001b78:	e01e      	b.n	8001bb8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d10f      	bne.n	8001ba8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f022 0210 	bic.w	r2, r2, #16
 8001b96:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d003      	beq.n	8001bb8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d032      	beq.n	8001c26 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d022      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2205      	movs	r2, #5
 8001bd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 0201 	bic.w	r2, r2, #1
 8001be2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	3301      	adds	r3, #1
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	697a      	ldr	r2, [r7, #20]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d307      	bcc.n	8001c00 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f2      	bne.n	8001be4 <HAL_DMA_IRQHandler+0x2cc>
 8001bfe:	e000      	b.n	8001c02 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001c00:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2201      	movs	r2, #1
 8001c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d005      	beq.n	8001c26 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	4798      	blx	r3
 8001c22:	e000      	b.n	8001c26 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001c24:	bf00      	nop
    }
  }
}
 8001c26:	3718      	adds	r7, #24
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
 8001c38:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001c48:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	2b40      	cmp	r3, #64	@ 0x40
 8001c58:	d108      	bne.n	8001c6c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	68ba      	ldr	r2, [r7, #8]
 8001c68:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001c6a:	e007      	b.n	8001c7c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	68ba      	ldr	r2, [r7, #8]
 8001c72:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	60da      	str	r2, [r3, #12]
}
 8001c7c:	bf00      	nop
 8001c7e:	3714      	adds	r7, #20
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	3b10      	subs	r3, #16
 8001c98:	4a14      	ldr	r2, [pc, #80]	@ (8001cec <DMA_CalcBaseAndBitshift+0x64>)
 8001c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9e:	091b      	lsrs	r3, r3, #4
 8001ca0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ca2:	4a13      	ldr	r2, [pc, #76]	@ (8001cf0 <DMA_CalcBaseAndBitshift+0x68>)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2b03      	cmp	r3, #3
 8001cb4:	d909      	bls.n	8001cca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001cbe:	f023 0303 	bic.w	r3, r3, #3
 8001cc2:	1d1a      	adds	r2, r3, #4
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	659a      	str	r2, [r3, #88]	@ 0x58
 8001cc8:	e007      	b.n	8001cda <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001cd2:	f023 0303 	bic.w	r3, r3, #3
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	aaaaaaab 	.word	0xaaaaaaab
 8001cf0:	08007654 	.word	0x08007654

08001cf4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d04:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d11f      	bne.n	8001d4e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	2b03      	cmp	r3, #3
 8001d12:	d856      	bhi.n	8001dc2 <DMA_CheckFifoParam+0xce>
 8001d14:	a201      	add	r2, pc, #4	@ (adr r2, 8001d1c <DMA_CheckFifoParam+0x28>)
 8001d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d1a:	bf00      	nop
 8001d1c:	08001d2d 	.word	0x08001d2d
 8001d20:	08001d3f 	.word	0x08001d3f
 8001d24:	08001d2d 	.word	0x08001d2d
 8001d28:	08001dc3 	.word	0x08001dc3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d046      	beq.n	8001dc6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d3c:	e043      	b.n	8001dc6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d42:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001d46:	d140      	bne.n	8001dca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d4c:	e03d      	b.n	8001dca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	699b      	ldr	r3, [r3, #24]
 8001d52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d56:	d121      	bne.n	8001d9c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	2b03      	cmp	r3, #3
 8001d5c:	d837      	bhi.n	8001dce <DMA_CheckFifoParam+0xda>
 8001d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d64 <DMA_CheckFifoParam+0x70>)
 8001d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d64:	08001d75 	.word	0x08001d75
 8001d68:	08001d7b 	.word	0x08001d7b
 8001d6c:	08001d75 	.word	0x08001d75
 8001d70:	08001d8d 	.word	0x08001d8d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	73fb      	strb	r3, [r7, #15]
      break;
 8001d78:	e030      	b.n	8001ddc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d025      	beq.n	8001dd2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d8a:	e022      	b.n	8001dd2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d90:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001d94:	d11f      	bne.n	8001dd6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001d9a:	e01c      	b.n	8001dd6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d903      	bls.n	8001daa <DMA_CheckFifoParam+0xb6>
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	2b03      	cmp	r3, #3
 8001da6:	d003      	beq.n	8001db0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001da8:	e018      	b.n	8001ddc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	73fb      	strb	r3, [r7, #15]
      break;
 8001dae:	e015      	b.n	8001ddc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d00e      	beq.n	8001dda <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
      break;
 8001dc0:	e00b      	b.n	8001dda <DMA_CheckFifoParam+0xe6>
      break;
 8001dc2:	bf00      	nop
 8001dc4:	e00a      	b.n	8001ddc <DMA_CheckFifoParam+0xe8>
      break;
 8001dc6:	bf00      	nop
 8001dc8:	e008      	b.n	8001ddc <DMA_CheckFifoParam+0xe8>
      break;
 8001dca:	bf00      	nop
 8001dcc:	e006      	b.n	8001ddc <DMA_CheckFifoParam+0xe8>
      break;
 8001dce:	bf00      	nop
 8001dd0:	e004      	b.n	8001ddc <DMA_CheckFifoParam+0xe8>
      break;
 8001dd2:	bf00      	nop
 8001dd4:	e002      	b.n	8001ddc <DMA_CheckFifoParam+0xe8>
      break;   
 8001dd6:	bf00      	nop
 8001dd8:	e000      	b.n	8001ddc <DMA_CheckFifoParam+0xe8>
      break;
 8001dda:	bf00      	nop
    }
  } 
  
  return status; 
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop

08001dec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b089      	sub	sp, #36	@ 0x24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001df6:	2300      	movs	r3, #0
 8001df8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
 8001e06:	e159      	b.n	80020bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e08:	2201      	movs	r2, #1
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	f040 8148 	bne.w	80020b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f003 0303 	and.w	r3, r3, #3
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d005      	beq.n	8001e3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d130      	bne.n	8001ea0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	2203      	movs	r2, #3
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	43db      	mvns	r3, r3
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	4013      	ands	r3, r2
 8001e54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e62:	69ba      	ldr	r2, [r7, #24]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e74:	2201      	movs	r2, #1
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	4013      	ands	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	091b      	lsrs	r3, r3, #4
 8001e8a:	f003 0201 	and.w	r2, r3, #1
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 0303 	and.w	r3, r3, #3
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	d017      	beq.n	8001edc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	2203      	movs	r2, #3
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 0303 	and.w	r3, r3, #3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d123      	bne.n	8001f30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	08da      	lsrs	r2, r3, #3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	3208      	adds	r2, #8
 8001ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	f003 0307 	and.w	r3, r3, #7
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	220f      	movs	r2, #15
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	691a      	ldr	r2, [r3, #16]
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	f003 0307 	and.w	r3, r3, #7
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	08da      	lsrs	r2, r3, #3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	3208      	adds	r2, #8
 8001f2a:	69b9      	ldr	r1, [r7, #24]
 8001f2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	2203      	movs	r2, #3
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f003 0203 	and.w	r2, r3, #3
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f000 80a2 	beq.w	80020b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	4b57      	ldr	r3, [pc, #348]	@ (80020d4 <HAL_GPIO_Init+0x2e8>)
 8001f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7a:	4a56      	ldr	r2, [pc, #344]	@ (80020d4 <HAL_GPIO_Init+0x2e8>)
 8001f7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f82:	4b54      	ldr	r3, [pc, #336]	@ (80020d4 <HAL_GPIO_Init+0x2e8>)
 8001f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f8e:	4a52      	ldr	r2, [pc, #328]	@ (80020d8 <HAL_GPIO_Init+0x2ec>)
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	089b      	lsrs	r3, r3, #2
 8001f94:	3302      	adds	r3, #2
 8001f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	f003 0303 	and.w	r3, r3, #3
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	220f      	movs	r2, #15
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a49      	ldr	r2, [pc, #292]	@ (80020dc <HAL_GPIO_Init+0x2f0>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d019      	beq.n	8001fee <HAL_GPIO_Init+0x202>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a48      	ldr	r2, [pc, #288]	@ (80020e0 <HAL_GPIO_Init+0x2f4>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d013      	beq.n	8001fea <HAL_GPIO_Init+0x1fe>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a47      	ldr	r2, [pc, #284]	@ (80020e4 <HAL_GPIO_Init+0x2f8>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d00d      	beq.n	8001fe6 <HAL_GPIO_Init+0x1fa>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a46      	ldr	r2, [pc, #280]	@ (80020e8 <HAL_GPIO_Init+0x2fc>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d007      	beq.n	8001fe2 <HAL_GPIO_Init+0x1f6>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a45      	ldr	r2, [pc, #276]	@ (80020ec <HAL_GPIO_Init+0x300>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d101      	bne.n	8001fde <HAL_GPIO_Init+0x1f2>
 8001fda:	2304      	movs	r3, #4
 8001fdc:	e008      	b.n	8001ff0 <HAL_GPIO_Init+0x204>
 8001fde:	2307      	movs	r3, #7
 8001fe0:	e006      	b.n	8001ff0 <HAL_GPIO_Init+0x204>
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e004      	b.n	8001ff0 <HAL_GPIO_Init+0x204>
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	e002      	b.n	8001ff0 <HAL_GPIO_Init+0x204>
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <HAL_GPIO_Init+0x204>
 8001fee:	2300      	movs	r3, #0
 8001ff0:	69fa      	ldr	r2, [r7, #28]
 8001ff2:	f002 0203 	and.w	r2, r2, #3
 8001ff6:	0092      	lsls	r2, r2, #2
 8001ff8:	4093      	lsls	r3, r2
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002000:	4935      	ldr	r1, [pc, #212]	@ (80020d8 <HAL_GPIO_Init+0x2ec>)
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	089b      	lsrs	r3, r3, #2
 8002006:	3302      	adds	r3, #2
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800200e:	4b38      	ldr	r3, [pc, #224]	@ (80020f0 <HAL_GPIO_Init+0x304>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	43db      	mvns	r3, r3
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	4013      	ands	r3, r2
 800201c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	4313      	orrs	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002032:	4a2f      	ldr	r2, [pc, #188]	@ (80020f0 <HAL_GPIO_Init+0x304>)
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002038:	4b2d      	ldr	r3, [pc, #180]	@ (80020f0 <HAL_GPIO_Init+0x304>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	43db      	mvns	r3, r3
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4013      	ands	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	4313      	orrs	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800205c:	4a24      	ldr	r2, [pc, #144]	@ (80020f0 <HAL_GPIO_Init+0x304>)
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002062:	4b23      	ldr	r3, [pc, #140]	@ (80020f0 <HAL_GPIO_Init+0x304>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	43db      	mvns	r3, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4013      	ands	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	4313      	orrs	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002086:	4a1a      	ldr	r2, [pc, #104]	@ (80020f0 <HAL_GPIO_Init+0x304>)
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800208c:	4b18      	ldr	r3, [pc, #96]	@ (80020f0 <HAL_GPIO_Init+0x304>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	43db      	mvns	r3, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4013      	ands	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d003      	beq.n	80020b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020b0:	4a0f      	ldr	r2, [pc, #60]	@ (80020f0 <HAL_GPIO_Init+0x304>)
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	3301      	adds	r3, #1
 80020ba:	61fb      	str	r3, [r7, #28]
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	2b0f      	cmp	r3, #15
 80020c0:	f67f aea2 	bls.w	8001e08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020c4:	bf00      	nop
 80020c6:	bf00      	nop
 80020c8:	3724      	adds	r7, #36	@ 0x24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	40023800 	.word	0x40023800
 80020d8:	40013800 	.word	0x40013800
 80020dc:	40020000 	.word	0x40020000
 80020e0:	40020400 	.word	0x40020400
 80020e4:	40020800 	.word	0x40020800
 80020e8:	40020c00 	.word	0x40020c00
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40013c00 	.word	0x40013c00

080020f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	807b      	strh	r3, [r7, #2]
 8002100:	4613      	mov	r3, r2
 8002102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002104:	787b      	ldrb	r3, [r7, #1]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800210a:	887a      	ldrh	r2, [r7, #2]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002110:	e003      	b.n	800211a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002112:	887b      	ldrh	r3, [r7, #2]
 8002114:	041a      	lsls	r2, r3, #16
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	619a      	str	r2, [r3, #24]
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e12b      	b.n	8002392 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d106      	bne.n	8002154 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7fe fe9c 	bl	8000e8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2224      	movs	r2, #36	@ 0x24
 8002158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0201 	bic.w	r2, r2, #1
 800216a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800217a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800218a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800218c:	f000 fd40 	bl	8002c10 <HAL_RCC_GetPCLK1Freq>
 8002190:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	4a81      	ldr	r2, [pc, #516]	@ (800239c <HAL_I2C_Init+0x274>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d807      	bhi.n	80021ac <HAL_I2C_Init+0x84>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	4a80      	ldr	r2, [pc, #512]	@ (80023a0 <HAL_I2C_Init+0x278>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	bf94      	ite	ls
 80021a4:	2301      	movls	r3, #1
 80021a6:	2300      	movhi	r3, #0
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	e006      	b.n	80021ba <HAL_I2C_Init+0x92>
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	4a7d      	ldr	r2, [pc, #500]	@ (80023a4 <HAL_I2C_Init+0x27c>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	bf94      	ite	ls
 80021b4:	2301      	movls	r3, #1
 80021b6:	2300      	movhi	r3, #0
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e0e7      	b.n	8002392 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	4a78      	ldr	r2, [pc, #480]	@ (80023a8 <HAL_I2C_Init+0x280>)
 80021c6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ca:	0c9b      	lsrs	r3, r3, #18
 80021cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68ba      	ldr	r2, [r7, #8]
 80021de:	430a      	orrs	r2, r1
 80021e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6a1b      	ldr	r3, [r3, #32]
 80021e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	4a6a      	ldr	r2, [pc, #424]	@ (800239c <HAL_I2C_Init+0x274>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d802      	bhi.n	80021fc <HAL_I2C_Init+0xd4>
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	3301      	adds	r3, #1
 80021fa:	e009      	b.n	8002210 <HAL_I2C_Init+0xe8>
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002202:	fb02 f303 	mul.w	r3, r2, r3
 8002206:	4a69      	ldr	r2, [pc, #420]	@ (80023ac <HAL_I2C_Init+0x284>)
 8002208:	fba2 2303 	umull	r2, r3, r2, r3
 800220c:	099b      	lsrs	r3, r3, #6
 800220e:	3301      	adds	r3, #1
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	6812      	ldr	r2, [r2, #0]
 8002214:	430b      	orrs	r3, r1
 8002216:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002222:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	495c      	ldr	r1, [pc, #368]	@ (800239c <HAL_I2C_Init+0x274>)
 800222c:	428b      	cmp	r3, r1
 800222e:	d819      	bhi.n	8002264 <HAL_I2C_Init+0x13c>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	1e59      	subs	r1, r3, #1
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	fbb1 f3f3 	udiv	r3, r1, r3
 800223e:	1c59      	adds	r1, r3, #1
 8002240:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002244:	400b      	ands	r3, r1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00a      	beq.n	8002260 <HAL_I2C_Init+0x138>
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	1e59      	subs	r1, r3, #1
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	fbb1 f3f3 	udiv	r3, r1, r3
 8002258:	3301      	adds	r3, #1
 800225a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800225e:	e051      	b.n	8002304 <HAL_I2C_Init+0x1dc>
 8002260:	2304      	movs	r3, #4
 8002262:	e04f      	b.n	8002304 <HAL_I2C_Init+0x1dc>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d111      	bne.n	8002290 <HAL_I2C_Init+0x168>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	1e58      	subs	r0, r3, #1
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6859      	ldr	r1, [r3, #4]
 8002274:	460b      	mov	r3, r1
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	440b      	add	r3, r1
 800227a:	fbb0 f3f3 	udiv	r3, r0, r3
 800227e:	3301      	adds	r3, #1
 8002280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002284:	2b00      	cmp	r3, #0
 8002286:	bf0c      	ite	eq
 8002288:	2301      	moveq	r3, #1
 800228a:	2300      	movne	r3, #0
 800228c:	b2db      	uxtb	r3, r3
 800228e:	e012      	b.n	80022b6 <HAL_I2C_Init+0x18e>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	1e58      	subs	r0, r3, #1
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6859      	ldr	r1, [r3, #4]
 8002298:	460b      	mov	r3, r1
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	440b      	add	r3, r1
 800229e:	0099      	lsls	r1, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80022a6:	3301      	adds	r3, #1
 80022a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	bf0c      	ite	eq
 80022b0:	2301      	moveq	r3, #1
 80022b2:	2300      	movne	r3, #0
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_I2C_Init+0x196>
 80022ba:	2301      	movs	r3, #1
 80022bc:	e022      	b.n	8002304 <HAL_I2C_Init+0x1dc>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10e      	bne.n	80022e4 <HAL_I2C_Init+0x1bc>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	1e58      	subs	r0, r3, #1
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6859      	ldr	r1, [r3, #4]
 80022ce:	460b      	mov	r3, r1
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	440b      	add	r3, r1
 80022d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80022d8:	3301      	adds	r3, #1
 80022da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022e2:	e00f      	b.n	8002304 <HAL_I2C_Init+0x1dc>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	1e58      	subs	r0, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6859      	ldr	r1, [r3, #4]
 80022ec:	460b      	mov	r3, r1
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	440b      	add	r3, r1
 80022f2:	0099      	lsls	r1, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80022fa:	3301      	adds	r3, #1
 80022fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002300:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002304:	6879      	ldr	r1, [r7, #4]
 8002306:	6809      	ldr	r1, [r1, #0]
 8002308:	4313      	orrs	r3, r2
 800230a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69da      	ldr	r2, [r3, #28]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	431a      	orrs	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	430a      	orrs	r2, r1
 8002326:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002332:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	6911      	ldr	r1, [r2, #16]
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	68d2      	ldr	r2, [r2, #12]
 800233e:	4311      	orrs	r1, r2
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	430b      	orrs	r3, r1
 8002346:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	695a      	ldr	r2, [r3, #20]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	431a      	orrs	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0201 	orr.w	r2, r2, #1
 8002372:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2220      	movs	r2, #32
 800237e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	000186a0 	.word	0x000186a0
 80023a0:	001e847f 	.word	0x001e847f
 80023a4:	003d08ff 	.word	0x003d08ff
 80023a8:	431bde83 	.word	0x431bde83
 80023ac:	10624dd3 	.word	0x10624dd3

080023b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e267      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d075      	beq.n	80024ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023ce:	4b88      	ldr	r3, [pc, #544]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 030c 	and.w	r3, r3, #12
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	d00c      	beq.n	80023f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023da:	4b85      	ldr	r3, [pc, #532]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023e2:	2b08      	cmp	r3, #8
 80023e4:	d112      	bne.n	800240c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023e6:	4b82      	ldr	r3, [pc, #520]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023f2:	d10b      	bne.n	800240c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f4:	4b7e      	ldr	r3, [pc, #504]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d05b      	beq.n	80024b8 <HAL_RCC_OscConfig+0x108>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d157      	bne.n	80024b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e242      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002414:	d106      	bne.n	8002424 <HAL_RCC_OscConfig+0x74>
 8002416:	4b76      	ldr	r3, [pc, #472]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a75      	ldr	r2, [pc, #468]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 800241c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	e01d      	b.n	8002460 <HAL_RCC_OscConfig+0xb0>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800242c:	d10c      	bne.n	8002448 <HAL_RCC_OscConfig+0x98>
 800242e:	4b70      	ldr	r3, [pc, #448]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a6f      	ldr	r2, [pc, #444]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002434:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	4b6d      	ldr	r3, [pc, #436]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a6c      	ldr	r2, [pc, #432]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002444:	6013      	str	r3, [r2, #0]
 8002446:	e00b      	b.n	8002460 <HAL_RCC_OscConfig+0xb0>
 8002448:	4b69      	ldr	r3, [pc, #420]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a68      	ldr	r2, [pc, #416]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 800244e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002452:	6013      	str	r3, [r2, #0]
 8002454:	4b66      	ldr	r3, [pc, #408]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a65      	ldr	r2, [pc, #404]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 800245a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800245e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d013      	beq.n	8002490 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002468:	f7fe ffac 	bl	80013c4 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002470:	f7fe ffa8 	bl	80013c4 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b64      	cmp	r3, #100	@ 0x64
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e207      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002482:	4b5b      	ldr	r3, [pc, #364]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d0f0      	beq.n	8002470 <HAL_RCC_OscConfig+0xc0>
 800248e:	e014      	b.n	80024ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002490:	f7fe ff98 	bl	80013c4 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002498:	f7fe ff94 	bl	80013c4 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b64      	cmp	r3, #100	@ 0x64
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e1f3      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024aa:	4b51      	ldr	r3, [pc, #324]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1f0      	bne.n	8002498 <HAL_RCC_OscConfig+0xe8>
 80024b6:	e000      	b.n	80024ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d063      	beq.n	800258e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024c6:	4b4a      	ldr	r3, [pc, #296]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 030c 	and.w	r3, r3, #12
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00b      	beq.n	80024ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024d2:	4b47      	ldr	r3, [pc, #284]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d11c      	bne.n	8002518 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024de:	4b44      	ldr	r3, [pc, #272]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d116      	bne.n	8002518 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ea:	4b41      	ldr	r3, [pc, #260]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d005      	beq.n	8002502 <HAL_RCC_OscConfig+0x152>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d001      	beq.n	8002502 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e1c7      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002502:	4b3b      	ldr	r3, [pc, #236]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	00db      	lsls	r3, r3, #3
 8002510:	4937      	ldr	r1, [pc, #220]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002512:	4313      	orrs	r3, r2
 8002514:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002516:	e03a      	b.n	800258e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d020      	beq.n	8002562 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002520:	4b34      	ldr	r3, [pc, #208]	@ (80025f4 <HAL_RCC_OscConfig+0x244>)
 8002522:	2201      	movs	r2, #1
 8002524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002526:	f7fe ff4d 	bl	80013c4 <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800252e:	f7fe ff49 	bl	80013c4 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e1a8      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002540:	4b2b      	ldr	r3, [pc, #172]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0f0      	beq.n	800252e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254c:	4b28      	ldr	r3, [pc, #160]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	4925      	ldr	r1, [pc, #148]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 800255c:	4313      	orrs	r3, r2
 800255e:	600b      	str	r3, [r1, #0]
 8002560:	e015      	b.n	800258e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002562:	4b24      	ldr	r3, [pc, #144]	@ (80025f4 <HAL_RCC_OscConfig+0x244>)
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002568:	f7fe ff2c 	bl	80013c4 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002570:	f7fe ff28 	bl	80013c4 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e187      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002582:	4b1b      	ldr	r3, [pc, #108]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	2b00      	cmp	r3, #0
 8002598:	d036      	beq.n	8002608 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	695b      	ldr	r3, [r3, #20]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d016      	beq.n	80025d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025a2:	4b15      	ldr	r3, [pc, #84]	@ (80025f8 <HAL_RCC_OscConfig+0x248>)
 80025a4:	2201      	movs	r2, #1
 80025a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a8:	f7fe ff0c 	bl	80013c4 <HAL_GetTick>
 80025ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ae:	e008      	b.n	80025c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025b0:	f7fe ff08 	bl	80013c4 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e167      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025c2:	4b0b      	ldr	r3, [pc, #44]	@ (80025f0 <HAL_RCC_OscConfig+0x240>)
 80025c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0f0      	beq.n	80025b0 <HAL_RCC_OscConfig+0x200>
 80025ce:	e01b      	b.n	8002608 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025d0:	4b09      	ldr	r3, [pc, #36]	@ (80025f8 <HAL_RCC_OscConfig+0x248>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d6:	f7fe fef5 	bl	80013c4 <HAL_GetTick>
 80025da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025dc:	e00e      	b.n	80025fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025de:	f7fe fef1 	bl	80013c4 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d907      	bls.n	80025fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e150      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
 80025f0:	40023800 	.word	0x40023800
 80025f4:	42470000 	.word	0x42470000
 80025f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025fc:	4b88      	ldr	r3, [pc, #544]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80025fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1ea      	bne.n	80025de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	f000 8097 	beq.w	8002744 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002616:	2300      	movs	r3, #0
 8002618:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800261a:	4b81      	ldr	r3, [pc, #516]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10f      	bne.n	8002646 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	4b7d      	ldr	r3, [pc, #500]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	4a7c      	ldr	r2, [pc, #496]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 8002630:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002634:	6413      	str	r3, [r2, #64]	@ 0x40
 8002636:	4b7a      	ldr	r3, [pc, #488]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002642:	2301      	movs	r3, #1
 8002644:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002646:	4b77      	ldr	r3, [pc, #476]	@ (8002824 <HAL_RCC_OscConfig+0x474>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264e:	2b00      	cmp	r3, #0
 8002650:	d118      	bne.n	8002684 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002652:	4b74      	ldr	r3, [pc, #464]	@ (8002824 <HAL_RCC_OscConfig+0x474>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a73      	ldr	r2, [pc, #460]	@ (8002824 <HAL_RCC_OscConfig+0x474>)
 8002658:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800265c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800265e:	f7fe feb1 	bl	80013c4 <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002666:	f7fe fead 	bl	80013c4 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e10c      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002678:	4b6a      	ldr	r3, [pc, #424]	@ (8002824 <HAL_RCC_OscConfig+0x474>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0f0      	beq.n	8002666 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d106      	bne.n	800269a <HAL_RCC_OscConfig+0x2ea>
 800268c:	4b64      	ldr	r3, [pc, #400]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 800268e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002690:	4a63      	ldr	r2, [pc, #396]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 8002692:	f043 0301 	orr.w	r3, r3, #1
 8002696:	6713      	str	r3, [r2, #112]	@ 0x70
 8002698:	e01c      	b.n	80026d4 <HAL_RCC_OscConfig+0x324>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	2b05      	cmp	r3, #5
 80026a0:	d10c      	bne.n	80026bc <HAL_RCC_OscConfig+0x30c>
 80026a2:	4b5f      	ldr	r3, [pc, #380]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80026a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026a6:	4a5e      	ldr	r2, [pc, #376]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80026a8:	f043 0304 	orr.w	r3, r3, #4
 80026ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80026ae:	4b5c      	ldr	r3, [pc, #368]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80026b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b2:	4a5b      	ldr	r2, [pc, #364]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80026ba:	e00b      	b.n	80026d4 <HAL_RCC_OscConfig+0x324>
 80026bc:	4b58      	ldr	r3, [pc, #352]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80026be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026c0:	4a57      	ldr	r2, [pc, #348]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80026c2:	f023 0301 	bic.w	r3, r3, #1
 80026c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80026c8:	4b55      	ldr	r3, [pc, #340]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80026ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026cc:	4a54      	ldr	r2, [pc, #336]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80026ce:	f023 0304 	bic.w	r3, r3, #4
 80026d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d015      	beq.n	8002708 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026dc:	f7fe fe72 	bl	80013c4 <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026e2:	e00a      	b.n	80026fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e4:	f7fe fe6e 	bl	80013c4 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e0cb      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026fa:	4b49      	ldr	r3, [pc, #292]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80026fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	2b00      	cmp	r3, #0
 8002704:	d0ee      	beq.n	80026e4 <HAL_RCC_OscConfig+0x334>
 8002706:	e014      	b.n	8002732 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002708:	f7fe fe5c 	bl	80013c4 <HAL_GetTick>
 800270c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800270e:	e00a      	b.n	8002726 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002710:	f7fe fe58 	bl	80013c4 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800271e:	4293      	cmp	r3, r2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e0b5      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002726:	4b3e      	ldr	r3, [pc, #248]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 8002728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1ee      	bne.n	8002710 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002732:	7dfb      	ldrb	r3, [r7, #23]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d105      	bne.n	8002744 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002738:	4b39      	ldr	r3, [pc, #228]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 800273a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273c:	4a38      	ldr	r2, [pc, #224]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 800273e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002742:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80a1 	beq.w	8002890 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800274e:	4b34      	ldr	r3, [pc, #208]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 030c 	and.w	r3, r3, #12
 8002756:	2b08      	cmp	r3, #8
 8002758:	d05c      	beq.n	8002814 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	2b02      	cmp	r3, #2
 8002760:	d141      	bne.n	80027e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002762:	4b31      	ldr	r3, [pc, #196]	@ (8002828 <HAL_RCC_OscConfig+0x478>)
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002768:	f7fe fe2c 	bl	80013c4 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002770:	f7fe fe28 	bl	80013c4 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e087      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002782:	4b27      	ldr	r3, [pc, #156]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f0      	bne.n	8002770 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69da      	ldr	r2, [r3, #28]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279c:	019b      	lsls	r3, r3, #6
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a4:	085b      	lsrs	r3, r3, #1
 80027a6:	3b01      	subs	r3, #1
 80027a8:	041b      	lsls	r3, r3, #16
 80027aa:	431a      	orrs	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b0:	061b      	lsls	r3, r3, #24
 80027b2:	491b      	ldr	r1, [pc, #108]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002828 <HAL_RCC_OscConfig+0x478>)
 80027ba:	2201      	movs	r2, #1
 80027bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027be:	f7fe fe01 	bl	80013c4 <HAL_GetTick>
 80027c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c4:	e008      	b.n	80027d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027c6:	f7fe fdfd 	bl	80013c4 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d901      	bls.n	80027d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e05c      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0f0      	beq.n	80027c6 <HAL_RCC_OscConfig+0x416>
 80027e4:	e054      	b.n	8002890 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027e6:	4b10      	ldr	r3, [pc, #64]	@ (8002828 <HAL_RCC_OscConfig+0x478>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ec:	f7fe fdea 	bl	80013c4 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f4:	f7fe fde6 	bl	80013c4 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e045      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002806:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <HAL_RCC_OscConfig+0x470>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f0      	bne.n	80027f4 <HAL_RCC_OscConfig+0x444>
 8002812:	e03d      	b.n	8002890 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d107      	bne.n	800282c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e038      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
 8002820:	40023800 	.word	0x40023800
 8002824:	40007000 	.word	0x40007000
 8002828:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800282c:	4b1b      	ldr	r3, [pc, #108]	@ (800289c <HAL_RCC_OscConfig+0x4ec>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d028      	beq.n	800288c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002844:	429a      	cmp	r2, r3
 8002846:	d121      	bne.n	800288c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002852:	429a      	cmp	r2, r3
 8002854:	d11a      	bne.n	800288c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800285c:	4013      	ands	r3, r2
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002862:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002864:	4293      	cmp	r3, r2
 8002866:	d111      	bne.n	800288c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002872:	085b      	lsrs	r3, r3, #1
 8002874:	3b01      	subs	r3, #1
 8002876:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002878:	429a      	cmp	r2, r3
 800287a:	d107      	bne.n	800288c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002886:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002888:	429a      	cmp	r2, r3
 800288a:	d001      	beq.n	8002890 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e000      	b.n	8002892 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3718      	adds	r7, #24
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	40023800 	.word	0x40023800

080028a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d101      	bne.n	80028b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e0cc      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028b4:	4b68      	ldr	r3, [pc, #416]	@ (8002a58 <HAL_RCC_ClockConfig+0x1b8>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d90c      	bls.n	80028dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c2:	4b65      	ldr	r3, [pc, #404]	@ (8002a58 <HAL_RCC_ClockConfig+0x1b8>)
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	b2d2      	uxtb	r2, r2
 80028c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ca:	4b63      	ldr	r3, [pc, #396]	@ (8002a58 <HAL_RCC_ClockConfig+0x1b8>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d001      	beq.n	80028dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e0b8      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d020      	beq.n	800292a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d005      	beq.n	8002900 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028f4:	4b59      	ldr	r3, [pc, #356]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	4a58      	ldr	r2, [pc, #352]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 80028fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80028fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0308 	and.w	r3, r3, #8
 8002908:	2b00      	cmp	r3, #0
 800290a:	d005      	beq.n	8002918 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800290c:	4b53      	ldr	r3, [pc, #332]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	4a52      	ldr	r2, [pc, #328]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002912:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002916:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002918:	4b50      	ldr	r3, [pc, #320]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	494d      	ldr	r1, [pc, #308]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	4313      	orrs	r3, r2
 8002928:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d044      	beq.n	80029c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d107      	bne.n	800294e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800293e:	4b47      	ldr	r3, [pc, #284]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d119      	bne.n	800297e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e07f      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b02      	cmp	r3, #2
 8002954:	d003      	beq.n	800295e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800295a:	2b03      	cmp	r3, #3
 800295c:	d107      	bne.n	800296e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800295e:	4b3f      	ldr	r3, [pc, #252]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d109      	bne.n	800297e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e06f      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e067      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800297e:	4b37      	ldr	r3, [pc, #220]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f023 0203 	bic.w	r2, r3, #3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	4934      	ldr	r1, [pc, #208]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 800298c:	4313      	orrs	r3, r2
 800298e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002990:	f7fe fd18 	bl	80013c4 <HAL_GetTick>
 8002994:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002996:	e00a      	b.n	80029ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002998:	f7fe fd14 	bl	80013c4 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e04f      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ae:	4b2b      	ldr	r3, [pc, #172]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 020c 	and.w	r2, r3, #12
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	429a      	cmp	r2, r3
 80029be:	d1eb      	bne.n	8002998 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029c0:	4b25      	ldr	r3, [pc, #148]	@ (8002a58 <HAL_RCC_ClockConfig+0x1b8>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	683a      	ldr	r2, [r7, #0]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d20c      	bcs.n	80029e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ce:	4b22      	ldr	r3, [pc, #136]	@ (8002a58 <HAL_RCC_ClockConfig+0x1b8>)
 80029d0:	683a      	ldr	r2, [r7, #0]
 80029d2:	b2d2      	uxtb	r2, r2
 80029d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d6:	4b20      	ldr	r3, [pc, #128]	@ (8002a58 <HAL_RCC_ClockConfig+0x1b8>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d001      	beq.n	80029e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e032      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0304 	and.w	r3, r3, #4
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d008      	beq.n	8002a06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029f4:	4b19      	ldr	r3, [pc, #100]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	4916      	ldr	r1, [pc, #88]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0308 	and.w	r3, r3, #8
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d009      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a12:	4b12      	ldr	r3, [pc, #72]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	00db      	lsls	r3, r3, #3
 8002a20:	490e      	ldr	r1, [pc, #56]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a26:	f000 f821 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a5c <HAL_RCC_ClockConfig+0x1bc>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	091b      	lsrs	r3, r3, #4
 8002a32:	f003 030f 	and.w	r3, r3, #15
 8002a36:	490a      	ldr	r1, [pc, #40]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c0>)
 8002a38:	5ccb      	ldrb	r3, [r1, r3]
 8002a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a3e:	4a09      	ldr	r2, [pc, #36]	@ (8002a64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002a42:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <HAL_RCC_ClockConfig+0x1c8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fe fb68 	bl	800111c <HAL_InitTick>

  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40023c00 	.word	0x40023c00
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	0800763c 	.word	0x0800763c
 8002a64:	20000000 	.word	0x20000000
 8002a68:	20000004 	.word	0x20000004

08002a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a70:	b090      	sub	sp, #64	@ 0x40
 8002a72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a84:	4b59      	ldr	r3, [pc, #356]	@ (8002bec <HAL_RCC_GetSysClockFreq+0x180>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f003 030c 	and.w	r3, r3, #12
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d00d      	beq.n	8002aac <HAL_RCC_GetSysClockFreq+0x40>
 8002a90:	2b08      	cmp	r3, #8
 8002a92:	f200 80a1 	bhi.w	8002bd8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d002      	beq.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x34>
 8002a9a:	2b04      	cmp	r3, #4
 8002a9c:	d003      	beq.n	8002aa6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a9e:	e09b      	b.n	8002bd8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002aa0:	4b53      	ldr	r3, [pc, #332]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002aa4:	e09b      	b.n	8002bde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002aa6:	4b53      	ldr	r3, [pc, #332]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002aaa:	e098      	b.n	8002bde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002aac:	4b4f      	ldr	r3, [pc, #316]	@ (8002bec <HAL_RCC_GetSysClockFreq+0x180>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ab4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ab6:	4b4d      	ldr	r3, [pc, #308]	@ (8002bec <HAL_RCC_GetSysClockFreq+0x180>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d028      	beq.n	8002b14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ac2:	4b4a      	ldr	r3, [pc, #296]	@ (8002bec <HAL_RCC_GetSysClockFreq+0x180>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	099b      	lsrs	r3, r3, #6
 8002ac8:	2200      	movs	r2, #0
 8002aca:	623b      	str	r3, [r7, #32]
 8002acc:	627a      	str	r2, [r7, #36]	@ 0x24
 8002ace:	6a3b      	ldr	r3, [r7, #32]
 8002ad0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	4b47      	ldr	r3, [pc, #284]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ad8:	fb03 f201 	mul.w	r2, r3, r1
 8002adc:	2300      	movs	r3, #0
 8002ade:	fb00 f303 	mul.w	r3, r0, r3
 8002ae2:	4413      	add	r3, r2
 8002ae4:	4a43      	ldr	r2, [pc, #268]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ae6:	fba0 1202 	umull	r1, r2, r0, r2
 8002aea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002aec:	460a      	mov	r2, r1
 8002aee:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002af0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002af2:	4413      	add	r3, r2
 8002af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002af8:	2200      	movs	r2, #0
 8002afa:	61bb      	str	r3, [r7, #24]
 8002afc:	61fa      	str	r2, [r7, #28]
 8002afe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002b06:	f7fd fbc3 	bl	8000290 <__aeabi_uldivmod>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	4613      	mov	r3, r2
 8002b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b12:	e053      	b.n	8002bbc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b14:	4b35      	ldr	r3, [pc, #212]	@ (8002bec <HAL_RCC_GetSysClockFreq+0x180>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	099b      	lsrs	r3, r3, #6
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	617a      	str	r2, [r7, #20]
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002b26:	f04f 0b00 	mov.w	fp, #0
 8002b2a:	4652      	mov	r2, sl
 8002b2c:	465b      	mov	r3, fp
 8002b2e:	f04f 0000 	mov.w	r0, #0
 8002b32:	f04f 0100 	mov.w	r1, #0
 8002b36:	0159      	lsls	r1, r3, #5
 8002b38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b3c:	0150      	lsls	r0, r2, #5
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	ebb2 080a 	subs.w	r8, r2, sl
 8002b46:	eb63 090b 	sbc.w	r9, r3, fp
 8002b4a:	f04f 0200 	mov.w	r2, #0
 8002b4e:	f04f 0300 	mov.w	r3, #0
 8002b52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002b56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002b5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002b5e:	ebb2 0408 	subs.w	r4, r2, r8
 8002b62:	eb63 0509 	sbc.w	r5, r3, r9
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	f04f 0300 	mov.w	r3, #0
 8002b6e:	00eb      	lsls	r3, r5, #3
 8002b70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b74:	00e2      	lsls	r2, r4, #3
 8002b76:	4614      	mov	r4, r2
 8002b78:	461d      	mov	r5, r3
 8002b7a:	eb14 030a 	adds.w	r3, r4, sl
 8002b7e:	603b      	str	r3, [r7, #0]
 8002b80:	eb45 030b 	adc.w	r3, r5, fp
 8002b84:	607b      	str	r3, [r7, #4]
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	f04f 0300 	mov.w	r3, #0
 8002b8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b92:	4629      	mov	r1, r5
 8002b94:	028b      	lsls	r3, r1, #10
 8002b96:	4621      	mov	r1, r4
 8002b98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b9c:	4621      	mov	r1, r4
 8002b9e:	028a      	lsls	r2, r1, #10
 8002ba0:	4610      	mov	r0, r2
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	60fa      	str	r2, [r7, #12]
 8002bac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bb0:	f7fd fb6e 	bl	8000290 <__aeabi_uldivmod>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	4613      	mov	r3, r2
 8002bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002bec <HAL_RCC_GetSysClockFreq+0x180>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	0c1b      	lsrs	r3, r3, #16
 8002bc2:	f003 0303 	and.w	r3, r3, #3
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002bcc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002bd6:	e002      	b.n	8002bde <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002bd8:	4b05      	ldr	r3, [pc, #20]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002bda:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002bdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3740      	adds	r7, #64	@ 0x40
 8002be4:	46bd      	mov	sp, r7
 8002be6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bea:	bf00      	nop
 8002bec:	40023800 	.word	0x40023800
 8002bf0:	00f42400 	.word	0x00f42400
 8002bf4:	017d7840 	.word	0x017d7840

08002bf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bfc:	4b03      	ldr	r3, [pc, #12]	@ (8002c0c <HAL_RCC_GetHCLKFreq+0x14>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	20000000 	.word	0x20000000

08002c10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c14:	f7ff fff0 	bl	8002bf8 <HAL_RCC_GetHCLKFreq>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	4b05      	ldr	r3, [pc, #20]	@ (8002c30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	0a9b      	lsrs	r3, r3, #10
 8002c20:	f003 0307 	and.w	r3, r3, #7
 8002c24:	4903      	ldr	r1, [pc, #12]	@ (8002c34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c26:	5ccb      	ldrb	r3, [r1, r3]
 8002c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	40023800 	.word	0x40023800
 8002c34:	0800764c 	.word	0x0800764c

08002c38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c3c:	f7ff ffdc 	bl	8002bf8 <HAL_RCC_GetHCLKFreq>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4b05      	ldr	r3, [pc, #20]	@ (8002c58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	0b5b      	lsrs	r3, r3, #13
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	4903      	ldr	r1, [pc, #12]	@ (8002c5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c4e:	5ccb      	ldrb	r3, [r1, r3]
 8002c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	0800764c 	.word	0x0800764c

08002c60 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	220f      	movs	r2, #15
 8002c6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c70:	4b12      	ldr	r3, [pc, #72]	@ (8002cbc <HAL_RCC_GetClockConfig+0x5c>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 0203 	and.w	r2, r3, #3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002cbc <HAL_RCC_GetClockConfig+0x5c>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002c88:	4b0c      	ldr	r3, [pc, #48]	@ (8002cbc <HAL_RCC_GetClockConfig+0x5c>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002c94:	4b09      	ldr	r3, [pc, #36]	@ (8002cbc <HAL_RCC_GetClockConfig+0x5c>)
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	08db      	lsrs	r3, r3, #3
 8002c9a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002ca2:	4b07      	ldr	r3, [pc, #28]	@ (8002cc0 <HAL_RCC_GetClockConfig+0x60>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0207 	and.w	r2, r3, #7
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	601a      	str	r2, [r3, #0]
}
 8002cae:	bf00      	nop
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	40023c00 	.word	0x40023c00

08002cc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e07b      	b.n	8002dce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d108      	bne.n	8002cf0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ce6:	d009      	beq.n	8002cfc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	61da      	str	r2, [r3, #28]
 8002cee:	e005      	b.n	8002cfc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d106      	bne.n	8002d1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7fe f900 	bl	8000f1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002d44:	431a      	orrs	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d76:	431a      	orrs	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d80:	ea42 0103 	orr.w	r1, r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d88:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	0c1b      	lsrs	r3, r3, #16
 8002d9a:	f003 0104 	and.w	r1, r3, #4
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da2:	f003 0210 	and.w	r2, r3, #16
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	430a      	orrs	r2, r1
 8002dac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	69da      	ldr	r2, [r3, #28]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dbc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b082      	sub	sp, #8
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e041      	b.n	8002e6c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d106      	bne.n	8002e02 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f839 	bl	8002e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2202      	movs	r2, #2
 8002e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3304      	adds	r3, #4
 8002e12:	4619      	mov	r1, r3
 8002e14:	4610      	mov	r0, r2
 8002e16:	f000 f9b1 	bl	800317c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3708      	adds	r7, #8
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d001      	beq.n	8002ea0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e044      	b.n	8002f2a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f042 0201 	orr.w	r2, r2, #1
 8002eb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8002f38 <HAL_TIM_Base_Start_IT+0xb0>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d018      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eca:	d013      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a1a      	ldr	r2, [pc, #104]	@ (8002f3c <HAL_TIM_Base_Start_IT+0xb4>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d00e      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a19      	ldr	r2, [pc, #100]	@ (8002f40 <HAL_TIM_Base_Start_IT+0xb8>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d009      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a17      	ldr	r2, [pc, #92]	@ (8002f44 <HAL_TIM_Base_Start_IT+0xbc>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d004      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x6c>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a16      	ldr	r2, [pc, #88]	@ (8002f48 <HAL_TIM_Base_Start_IT+0xc0>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d111      	bne.n	8002f18 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2b06      	cmp	r3, #6
 8002f04:	d010      	beq.n	8002f28 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f042 0201 	orr.w	r2, r2, #1
 8002f14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f16:	e007      	b.n	8002f28 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3714      	adds	r7, #20
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	40010000 	.word	0x40010000
 8002f3c:	40000400 	.word	0x40000400
 8002f40:	40000800 	.word	0x40000800
 8002f44:	40000c00 	.word	0x40000c00
 8002f48:	40014000 	.word	0x40014000

08002f4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d020      	beq.n	8002fb0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d01b      	beq.n	8002fb0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f06f 0202 	mvn.w	r2, #2
 8002f80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	f003 0303 	and.w	r3, r3, #3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d003      	beq.n	8002f9e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 f8d2 	bl	8003140 <HAL_TIM_IC_CaptureCallback>
 8002f9c:	e005      	b.n	8002faa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f000 f8c4 	bl	800312c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f000 f8d5 	bl	8003154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f003 0304 	and.w	r3, r3, #4
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d020      	beq.n	8002ffc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f003 0304 	and.w	r3, r3, #4
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d01b      	beq.n	8002ffc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f06f 0204 	mvn.w	r2, #4
 8002fcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2202      	movs	r2, #2
 8002fd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 f8ac 	bl	8003140 <HAL_TIM_IC_CaptureCallback>
 8002fe8:	e005      	b.n	8002ff6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 f89e 	bl	800312c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f000 f8af 	bl	8003154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f003 0308 	and.w	r3, r3, #8
 8003002:	2b00      	cmp	r3, #0
 8003004:	d020      	beq.n	8003048 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f003 0308 	and.w	r3, r3, #8
 800300c:	2b00      	cmp	r3, #0
 800300e:	d01b      	beq.n	8003048 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f06f 0208 	mvn.w	r2, #8
 8003018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2204      	movs	r2, #4
 800301e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	f003 0303 	and.w	r3, r3, #3
 800302a:	2b00      	cmp	r3, #0
 800302c:	d003      	beq.n	8003036 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f886 	bl	8003140 <HAL_TIM_IC_CaptureCallback>
 8003034:	e005      	b.n	8003042 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f878 	bl	800312c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f000 f889 	bl	8003154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	f003 0310 	and.w	r3, r3, #16
 800304e:	2b00      	cmp	r3, #0
 8003050:	d020      	beq.n	8003094 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	f003 0310 	and.w	r3, r3, #16
 8003058:	2b00      	cmp	r3, #0
 800305a:	d01b      	beq.n	8003094 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f06f 0210 	mvn.w	r2, #16
 8003064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2208      	movs	r2, #8
 800306a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 f860 	bl	8003140 <HAL_TIM_IC_CaptureCallback>
 8003080:	e005      	b.n	800308e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 f852 	bl	800312c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 f863 	bl	8003154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00c      	beq.n	80030b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d007      	beq.n	80030b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f06f 0201 	mvn.w	r2, #1
 80030b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7fd fea6 	bl	8000e04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00c      	beq.n	80030dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d007      	beq.n	80030dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80030d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 f8e0 	bl	800329c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00c      	beq.n	8003100 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d007      	beq.n	8003100 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80030f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f834 	bl	8003168 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	f003 0320 	and.w	r3, r3, #32
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00c      	beq.n	8003124 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f003 0320 	and.w	r3, r3, #32
 8003110:	2b00      	cmp	r3, #0
 8003112:	d007      	beq.n	8003124 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f06f 0220 	mvn.w	r2, #32
 800311c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 f8b2 	bl	8003288 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003124:	bf00      	nop
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a37      	ldr	r2, [pc, #220]	@ (800326c <TIM_Base_SetConfig+0xf0>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d00f      	beq.n	80031b4 <TIM_Base_SetConfig+0x38>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800319a:	d00b      	beq.n	80031b4 <TIM_Base_SetConfig+0x38>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a34      	ldr	r2, [pc, #208]	@ (8003270 <TIM_Base_SetConfig+0xf4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d007      	beq.n	80031b4 <TIM_Base_SetConfig+0x38>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a33      	ldr	r2, [pc, #204]	@ (8003274 <TIM_Base_SetConfig+0xf8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d003      	beq.n	80031b4 <TIM_Base_SetConfig+0x38>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a32      	ldr	r2, [pc, #200]	@ (8003278 <TIM_Base_SetConfig+0xfc>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d108      	bne.n	80031c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a28      	ldr	r2, [pc, #160]	@ (800326c <TIM_Base_SetConfig+0xf0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d01b      	beq.n	8003206 <TIM_Base_SetConfig+0x8a>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031d4:	d017      	beq.n	8003206 <TIM_Base_SetConfig+0x8a>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a25      	ldr	r2, [pc, #148]	@ (8003270 <TIM_Base_SetConfig+0xf4>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d013      	beq.n	8003206 <TIM_Base_SetConfig+0x8a>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a24      	ldr	r2, [pc, #144]	@ (8003274 <TIM_Base_SetConfig+0xf8>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d00f      	beq.n	8003206 <TIM_Base_SetConfig+0x8a>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a23      	ldr	r2, [pc, #140]	@ (8003278 <TIM_Base_SetConfig+0xfc>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d00b      	beq.n	8003206 <TIM_Base_SetConfig+0x8a>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a22      	ldr	r2, [pc, #136]	@ (800327c <TIM_Base_SetConfig+0x100>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d007      	beq.n	8003206 <TIM_Base_SetConfig+0x8a>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a21      	ldr	r2, [pc, #132]	@ (8003280 <TIM_Base_SetConfig+0x104>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d003      	beq.n	8003206 <TIM_Base_SetConfig+0x8a>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a20      	ldr	r2, [pc, #128]	@ (8003284 <TIM_Base_SetConfig+0x108>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d108      	bne.n	8003218 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800320c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	68fa      	ldr	r2, [r7, #12]
 8003214:	4313      	orrs	r3, r2
 8003216:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	4313      	orrs	r3, r2
 8003224:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a0c      	ldr	r2, [pc, #48]	@ (800326c <TIM_Base_SetConfig+0xf0>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d103      	bne.n	8003246 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	691a      	ldr	r2, [r3, #16]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f043 0204 	orr.w	r2, r3, #4
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	601a      	str	r2, [r3, #0]
}
 800325e:	bf00      	nop
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	40010000 	.word	0x40010000
 8003270:	40000400 	.word	0x40000400
 8003274:	40000800 	.word	0x40000800
 8003278:	40000c00 	.word	0x40000c00
 800327c:	40014000 	.word	0x40014000
 8003280:	40014400 	.word	0x40014400
 8003284:	40014800 	.word	0x40014800

08003288 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e042      	b.n	8003348 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d106      	bne.n	80032dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7fd fe68 	bl	8000fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2224      	movs	r2, #36	@ 0x24
 80032e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80032f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 ffa1 	bl	800423c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	691a      	ldr	r2, [r3, #16]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003308:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	695a      	ldr	r2, [r3, #20]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003318:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003328:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2220      	movs	r2, #32
 800333c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3708      	adds	r7, #8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b08a      	sub	sp, #40	@ 0x28
 8003354:	af02      	add	r7, sp, #8
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	603b      	str	r3, [r7, #0]
 800335c:	4613      	mov	r3, r2
 800335e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003360:	2300      	movs	r3, #0
 8003362:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b20      	cmp	r3, #32
 800336e:	d175      	bne.n	800345c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d002      	beq.n	800337c <HAL_UART_Transmit+0x2c>
 8003376:	88fb      	ldrh	r3, [r7, #6]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d101      	bne.n	8003380 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e06e      	b.n	800345e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2221      	movs	r2, #33	@ 0x21
 800338a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800338e:	f7fe f819 	bl	80013c4 <HAL_GetTick>
 8003392:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	88fa      	ldrh	r2, [r7, #6]
 8003398:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	88fa      	ldrh	r2, [r7, #6]
 800339e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033a8:	d108      	bne.n	80033bc <HAL_UART_Transmit+0x6c>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d104      	bne.n	80033bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80033b2:	2300      	movs	r3, #0
 80033b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	61bb      	str	r3, [r7, #24]
 80033ba:	e003      	b.n	80033c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033c0:	2300      	movs	r3, #0
 80033c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033c4:	e02e      	b.n	8003424 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	2200      	movs	r2, #0
 80033ce:	2180      	movs	r1, #128	@ 0x80
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f000 fc71 	bl	8003cb8 <UART_WaitOnFlagUntilTimeout>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d005      	beq.n	80033e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e03a      	b.n	800345e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10b      	bne.n	8003406 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	881b      	ldrh	r3, [r3, #0]
 80033f2:	461a      	mov	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	3302      	adds	r3, #2
 8003402:	61bb      	str	r3, [r7, #24]
 8003404:	e007      	b.n	8003416 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	781a      	ldrb	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	3301      	adds	r3, #1
 8003414:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800341a:	b29b      	uxth	r3, r3
 800341c:	3b01      	subs	r3, #1
 800341e:	b29a      	uxth	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003428:	b29b      	uxth	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1cb      	bne.n	80033c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	2200      	movs	r2, #0
 8003436:	2140      	movs	r1, #64	@ 0x40
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 fc3d 	bl	8003cb8 <UART_WaitOnFlagUntilTimeout>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2220      	movs	r2, #32
 8003448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e006      	b.n	800345e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2220      	movs	r2, #32
 8003454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003458:	2300      	movs	r3, #0
 800345a:	e000      	b.n	800345e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800345c:	2302      	movs	r3, #2
  }
}
 800345e:	4618      	mov	r0, r3
 8003460:	3720      	adds	r7, #32
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b08c      	sub	sp, #48	@ 0x30
 800346a:	af00      	add	r7, sp, #0
 800346c:	60f8      	str	r0, [r7, #12]
 800346e:	60b9      	str	r1, [r7, #8]
 8003470:	4613      	mov	r3, r2
 8003472:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b20      	cmp	r3, #32
 800347e:	d146      	bne.n	800350e <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d002      	beq.n	800348c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003486:	88fb      	ldrh	r3, [r7, #6]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e03f      	b.n	8003510 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2201      	movs	r2, #1
 8003494:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800349c:	88fb      	ldrh	r3, [r7, #6]
 800349e:	461a      	mov	r2, r3
 80034a0:	68b9      	ldr	r1, [r7, #8]
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 fc62 	bl	8003d6c <UART_Start_Receive_DMA>
 80034a8:	4603      	mov	r3, r0
 80034aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d125      	bne.n	8003502 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80034b6:	2300      	movs	r3, #0
 80034b8:	613b      	str	r3, [r7, #16]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	613b      	str	r3, [r7, #16]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	330c      	adds	r3, #12
 80034d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	e853 3f00 	ldrex	r3, [r3]
 80034da:	617b      	str	r3, [r7, #20]
   return(result);
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	f043 0310 	orr.w	r3, r3, #16
 80034e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	330c      	adds	r3, #12
 80034ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80034ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034f0:	6a39      	ldr	r1, [r7, #32]
 80034f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034f4:	e841 2300 	strex	r3, r2, [r1]
 80034f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1e5      	bne.n	80034cc <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8003500:	e002      	b.n	8003508 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8003508:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800350c:	e000      	b.n	8003510 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800350e:	2302      	movs	r3, #2
  }
}
 8003510:	4618      	mov	r0, r3
 8003512:	3730      	adds	r7, #48	@ 0x30
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b0ba      	sub	sp, #232	@ 0xe8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800353e:	2300      	movs	r3, #0
 8003540:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003544:	2300      	movs	r3, #0
 8003546:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800354a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003556:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10f      	bne.n	800357e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800355e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003562:	f003 0320 	and.w	r3, r3, #32
 8003566:	2b00      	cmp	r3, #0
 8003568:	d009      	beq.n	800357e <HAL_UART_IRQHandler+0x66>
 800356a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800356e:	f003 0320 	and.w	r3, r3, #32
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 fda2 	bl	80040c0 <UART_Receive_IT>
      return;
 800357c:	e273      	b.n	8003a66 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800357e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 80de 	beq.w	8003744 <HAL_UART_IRQHandler+0x22c>
 8003588:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800358c:	f003 0301 	and.w	r3, r3, #1
 8003590:	2b00      	cmp	r3, #0
 8003592:	d106      	bne.n	80035a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003594:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003598:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800359c:	2b00      	cmp	r3, #0
 800359e:	f000 80d1 	beq.w	8003744 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80035a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00b      	beq.n	80035c6 <HAL_UART_IRQHandler+0xae>
 80035ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d005      	beq.n	80035c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035be:	f043 0201 	orr.w	r2, r3, #1
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035ca:	f003 0304 	and.w	r3, r3, #4
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00b      	beq.n	80035ea <HAL_UART_IRQHandler+0xd2>
 80035d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d005      	beq.n	80035ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e2:	f043 0202 	orr.w	r2, r3, #2
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00b      	beq.n	800360e <HAL_UART_IRQHandler+0xf6>
 80035f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d005      	beq.n	800360e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003606:	f043 0204 	orr.w	r2, r3, #4
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800360e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	2b00      	cmp	r3, #0
 8003618:	d011      	beq.n	800363e <HAL_UART_IRQHandler+0x126>
 800361a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800361e:	f003 0320 	and.w	r3, r3, #32
 8003622:	2b00      	cmp	r3, #0
 8003624:	d105      	bne.n	8003632 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	d005      	beq.n	800363e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003636:	f043 0208 	orr.w	r2, r3, #8
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003642:	2b00      	cmp	r3, #0
 8003644:	f000 820a 	beq.w	8003a5c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800364c:	f003 0320 	and.w	r3, r3, #32
 8003650:	2b00      	cmp	r3, #0
 8003652:	d008      	beq.n	8003666 <HAL_UART_IRQHandler+0x14e>
 8003654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003658:	f003 0320 	and.w	r3, r3, #32
 800365c:	2b00      	cmp	r3, #0
 800365e:	d002      	beq.n	8003666 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 fd2d 	bl	80040c0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003670:	2b40      	cmp	r3, #64	@ 0x40
 8003672:	bf0c      	ite	eq
 8003674:	2301      	moveq	r3, #1
 8003676:	2300      	movne	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003682:	f003 0308 	and.w	r3, r3, #8
 8003686:	2b00      	cmp	r3, #0
 8003688:	d103      	bne.n	8003692 <HAL_UART_IRQHandler+0x17a>
 800368a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800368e:	2b00      	cmp	r3, #0
 8003690:	d04f      	beq.n	8003732 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 fc38 	bl	8003f08 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a2:	2b40      	cmp	r3, #64	@ 0x40
 80036a4:	d141      	bne.n	800372a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	3314      	adds	r3, #20
 80036ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036b4:	e853 3f00 	ldrex	r3, [r3]
 80036b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80036bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80036c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	3314      	adds	r3, #20
 80036ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80036d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80036d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80036de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80036e2:	e841 2300 	strex	r3, r2, [r1]
 80036e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80036ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1d9      	bne.n	80036a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d013      	beq.n	8003722 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036fe:	4a8a      	ldr	r2, [pc, #552]	@ (8003928 <HAL_UART_IRQHandler+0x410>)
 8003700:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003706:	4618      	mov	r0, r3
 8003708:	f7fe f8e4 	bl	80018d4 <HAL_DMA_Abort_IT>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d016      	beq.n	8003740 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003716:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800371c:	4610      	mov	r0, r2
 800371e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003720:	e00e      	b.n	8003740 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 f9c0 	bl	8003aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003728:	e00a      	b.n	8003740 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 f9bc 	bl	8003aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003730:	e006      	b.n	8003740 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 f9b8 	bl	8003aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800373e:	e18d      	b.n	8003a5c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003740:	bf00      	nop
    return;
 8003742:	e18b      	b.n	8003a5c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003748:	2b01      	cmp	r3, #1
 800374a:	f040 8167 	bne.w	8003a1c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800374e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003752:	f003 0310 	and.w	r3, r3, #16
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 8160 	beq.w	8003a1c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800375c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003760:	f003 0310 	and.w	r3, r3, #16
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 8159 	beq.w	8003a1c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800376a:	2300      	movs	r3, #0
 800376c:	60bb      	str	r3, [r7, #8]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	60bb      	str	r3, [r7, #8]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	60bb      	str	r3, [r7, #8]
 800377e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	695b      	ldr	r3, [r3, #20]
 8003786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378a:	2b40      	cmp	r3, #64	@ 0x40
 800378c:	f040 80ce 	bne.w	800392c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800379c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 80a9 	beq.w	80038f8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80037aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80037ae:	429a      	cmp	r2, r3
 80037b0:	f080 80a2 	bcs.w	80038f8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80037ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037c6:	f000 8088 	beq.w	80038da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	330c      	adds	r3, #12
 80037d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80037d8:	e853 3f00 	ldrex	r3, [r3]
 80037dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80037e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80037e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	330c      	adds	r3, #12
 80037f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80037f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80037fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003802:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003806:	e841 2300 	strex	r3, r2, [r1]
 800380a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800380e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1d9      	bne.n	80037ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	3314      	adds	r3, #20
 800381c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800381e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003820:	e853 3f00 	ldrex	r3, [r3]
 8003824:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003826:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003828:	f023 0301 	bic.w	r3, r3, #1
 800382c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	3314      	adds	r3, #20
 8003836:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800383a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800383e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003840:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003842:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003846:	e841 2300 	strex	r3, r2, [r1]
 800384a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800384c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1e1      	bne.n	8003816 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	3314      	adds	r3, #20
 8003858:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800385c:	e853 3f00 	ldrex	r3, [r3]
 8003860:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003864:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003868:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	3314      	adds	r3, #20
 8003872:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003876:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003878:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800387a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800387c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800387e:	e841 2300 	strex	r3, r2, [r1]
 8003882:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003884:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1e3      	bne.n	8003852 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2220      	movs	r2, #32
 800388e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	330c      	adds	r3, #12
 800389e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038a2:	e853 3f00 	ldrex	r3, [r3]
 80038a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80038a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038aa:	f023 0310 	bic.w	r3, r3, #16
 80038ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	330c      	adds	r3, #12
 80038b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80038bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80038be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80038c4:	e841 2300 	strex	r3, r2, [r1]
 80038c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80038ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1e3      	bne.n	8003898 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fd ff8d 	bl	80017f4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2202      	movs	r2, #2
 80038de:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	4619      	mov	r1, r3
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f7fd fa31 	bl	8000d58 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80038f6:	e0b3      	b.n	8003a60 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80038fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003900:	429a      	cmp	r2, r3
 8003902:	f040 80ad 	bne.w	8003a60 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003910:	f040 80a6 	bne.w	8003a60 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800391e:	4619      	mov	r1, r3
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f7fd fa19 	bl	8000d58 <HAL_UARTEx_RxEventCallback>
      return;
 8003926:	e09b      	b.n	8003a60 <HAL_UART_IRQHandler+0x548>
 8003928:	08003fcf 	.word	0x08003fcf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003934:	b29b      	uxth	r3, r3
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003940:	b29b      	uxth	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	f000 808e 	beq.w	8003a64 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003948:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 8089 	beq.w	8003a64 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	330c      	adds	r3, #12
 8003958:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800395c:	e853 3f00 	ldrex	r3, [r3]
 8003960:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003964:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003968:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	330c      	adds	r3, #12
 8003972:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003976:	647a      	str	r2, [r7, #68]	@ 0x44
 8003978:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800397a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800397c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800397e:	e841 2300 	strex	r3, r2, [r1]
 8003982:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1e3      	bne.n	8003952 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	3314      	adds	r3, #20
 8003990:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003994:	e853 3f00 	ldrex	r3, [r3]
 8003998:	623b      	str	r3, [r7, #32]
   return(result);
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	f023 0301 	bic.w	r3, r3, #1
 80039a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	3314      	adds	r3, #20
 80039aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80039ae:	633a      	str	r2, [r7, #48]	@ 0x30
 80039b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039b6:	e841 2300 	strex	r3, r2, [r1]
 80039ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80039bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1e3      	bne.n	800398a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2220      	movs	r2, #32
 80039c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	330c      	adds	r3, #12
 80039d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	e853 3f00 	ldrex	r3, [r3]
 80039de:	60fb      	str	r3, [r7, #12]
   return(result);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f023 0310 	bic.w	r3, r3, #16
 80039e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	330c      	adds	r3, #12
 80039f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80039f4:	61fa      	str	r2, [r7, #28]
 80039f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f8:	69b9      	ldr	r1, [r7, #24]
 80039fa:	69fa      	ldr	r2, [r7, #28]
 80039fc:	e841 2300 	strex	r3, r2, [r1]
 8003a00:	617b      	str	r3, [r7, #20]
   return(result);
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1e3      	bne.n	80039d0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a12:	4619      	mov	r1, r3
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f7fd f99f 	bl	8000d58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a1a:	e023      	b.n	8003a64 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d009      	beq.n	8003a3c <HAL_UART_IRQHandler+0x524>
 8003a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 fadb 	bl	8003ff0 <UART_Transmit_IT>
    return;
 8003a3a:	e014      	b.n	8003a66 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00e      	beq.n	8003a66 <HAL_UART_IRQHandler+0x54e>
 8003a48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d008      	beq.n	8003a66 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 fb1b 	bl	8004090 <UART_EndTransmit_IT>
    return;
 8003a5a:	e004      	b.n	8003a66 <HAL_UART_IRQHandler+0x54e>
    return;
 8003a5c:	bf00      	nop
 8003a5e:	e002      	b.n	8003a66 <HAL_UART_IRQHandler+0x54e>
      return;
 8003a60:	bf00      	nop
 8003a62:	e000      	b.n	8003a66 <HAL_UART_IRQHandler+0x54e>
      return;
 8003a64:	bf00      	nop
  }
}
 8003a66:	37e8      	adds	r7, #232	@ 0xe8
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b09c      	sub	sp, #112	@ 0x70
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d172      	bne.n	8003bbe <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003ad8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ada:	2200      	movs	r2, #0
 8003adc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ade:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	330c      	adds	r3, #12
 8003ae4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ae8:	e853 3f00 	ldrex	r3, [r3]
 8003aec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003aee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003af0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003af4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	330c      	adds	r3, #12
 8003afc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003afe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b00:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b02:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b06:	e841 2300 	strex	r3, r2, [r1]
 8003b0a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1e5      	bne.n	8003ade <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	3314      	adds	r3, #20
 8003b18:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b1c:	e853 3f00 	ldrex	r3, [r3]
 8003b20:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b24:	f023 0301 	bic.w	r3, r3, #1
 8003b28:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	3314      	adds	r3, #20
 8003b30:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003b32:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b34:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b3a:	e841 2300 	strex	r3, r2, [r1]
 8003b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d1e5      	bne.n	8003b12 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	3314      	adds	r3, #20
 8003b4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	e853 3f00 	ldrex	r3, [r3]
 8003b54:	623b      	str	r3, [r7, #32]
   return(result);
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	3314      	adds	r3, #20
 8003b64:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003b66:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b6e:	e841 2300 	strex	r3, r2, [r1]
 8003b72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1e5      	bne.n	8003b46 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003b7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b7c:	2220      	movs	r2, #32
 8003b7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d119      	bne.n	8003bbe <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	330c      	adds	r3, #12
 8003b90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	e853 3f00 	ldrex	r3, [r3]
 8003b98:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f023 0310 	bic.w	r3, r3, #16
 8003ba0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ba2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	330c      	adds	r3, #12
 8003ba8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003baa:	61fa      	str	r2, [r7, #28]
 8003bac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bae:	69b9      	ldr	r1, [r7, #24]
 8003bb0:	69fa      	ldr	r2, [r7, #28]
 8003bb2:	e841 2300 	strex	r3, r2, [r1]
 8003bb6:	617b      	str	r3, [r7, #20]
   return(result);
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1e5      	bne.n	8003b8a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d106      	bne.n	8003bda <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003bcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003bd4:	f7fd f8c0 	bl	8000d58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003bd8:	e002      	b.n	8003be0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003bda:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003bdc:	f7ff ff50 	bl	8003a80 <HAL_UART_RxCpltCallback>
}
 8003be0:	bf00      	nop
 8003be2:	3770      	adds	r7, #112	@ 0x70
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d108      	bne.n	8003c16 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003c08:	085b      	lsrs	r3, r3, #1
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f7fd f8a2 	bl	8000d58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003c14:	e002      	b.n	8003c1c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f7ff ff3c 	bl	8003a94 <HAL_UART_RxHalfCpltCallback>
}
 8003c1c:	bf00      	nop
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c34:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	695b      	ldr	r3, [r3, #20]
 8003c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c40:	2b80      	cmp	r3, #128	@ 0x80
 8003c42:	bf0c      	ite	eq
 8003c44:	2301      	moveq	r3, #1
 8003c46:	2300      	movne	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b21      	cmp	r3, #33	@ 0x21
 8003c56:	d108      	bne.n	8003c6a <UART_DMAError+0x46>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d005      	beq.n	8003c6a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2200      	movs	r2, #0
 8003c62:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003c64:	68b8      	ldr	r0, [r7, #8]
 8003c66:	f000 f927 	bl	8003eb8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c74:	2b40      	cmp	r3, #64	@ 0x40
 8003c76:	bf0c      	ite	eq
 8003c78:	2301      	moveq	r3, #1
 8003c7a:	2300      	movne	r3, #0
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b22      	cmp	r3, #34	@ 0x22
 8003c8a:	d108      	bne.n	8003c9e <UART_DMAError+0x7a>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	2200      	movs	r2, #0
 8003c96:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003c98:	68b8      	ldr	r0, [r7, #8]
 8003c9a:	f000 f935 	bl	8003f08 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca2:	f043 0210 	orr.w	r2, r3, #16
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003caa:	68b8      	ldr	r0, [r7, #8]
 8003cac:	f7ff fefc 	bl	8003aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cb0:	bf00      	nop
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	603b      	str	r3, [r7, #0]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cc8:	e03b      	b.n	8003d42 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cca:	6a3b      	ldr	r3, [r7, #32]
 8003ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd0:	d037      	beq.n	8003d42 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd2:	f7fd fb77 	bl	80013c4 <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	6a3a      	ldr	r2, [r7, #32]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d302      	bcc.n	8003ce8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ce2:	6a3b      	ldr	r3, [r7, #32]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e03a      	b.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f003 0304 	and.w	r3, r3, #4
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d023      	beq.n	8003d42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	2b80      	cmp	r3, #128	@ 0x80
 8003cfe:	d020      	beq.n	8003d42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	2b40      	cmp	r3, #64	@ 0x40
 8003d04:	d01d      	beq.n	8003d42 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0308 	and.w	r3, r3, #8
 8003d10:	2b08      	cmp	r3, #8
 8003d12:	d116      	bne.n	8003d42 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d14:	2300      	movs	r3, #0
 8003d16:	617b      	str	r3, [r7, #20]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	617b      	str	r3, [r7, #20]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	617b      	str	r3, [r7, #20]
 8003d28:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f000 f8ec 	bl	8003f08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2208      	movs	r2, #8
 8003d34:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e00f      	b.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	bf0c      	ite	eq
 8003d52:	2301      	moveq	r3, #1
 8003d54:	2300      	movne	r3, #0
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	461a      	mov	r2, r3
 8003d5a:	79fb      	ldrb	r3, [r7, #7]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d0b4      	beq.n	8003cca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3718      	adds	r7, #24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
	...

08003d6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b098      	sub	sp, #96	@ 0x60
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	4613      	mov	r3, r2
 8003d78:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003d7a:	68ba      	ldr	r2, [r7, #8]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	88fa      	ldrh	r2, [r7, #6]
 8003d84:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2222      	movs	r2, #34	@ 0x22
 8003d90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d98:	4a44      	ldr	r2, [pc, #272]	@ (8003eac <UART_Start_Receive_DMA+0x140>)
 8003d9a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da0:	4a43      	ldr	r2, [pc, #268]	@ (8003eb0 <UART_Start_Receive_DMA+0x144>)
 8003da2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da8:	4a42      	ldr	r2, [pc, #264]	@ (8003eb4 <UART_Start_Receive_DMA+0x148>)
 8003daa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db0:	2200      	movs	r2, #0
 8003db2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003db4:	f107 0308 	add.w	r3, r7, #8
 8003db8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	3304      	adds	r3, #4
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	88fb      	ldrh	r3, [r7, #6]
 8003dcc:	f7fd fcba 	bl	8001744 <HAL_DMA_Start_IT>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d008      	beq.n	8003de8 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2210      	movs	r2, #16
 8003dda:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e05d      	b.n	8003ea4 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003de8:	2300      	movs	r3, #0
 8003dea:	613b      	str	r3, [r7, #16]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	613b      	str	r3, [r7, #16]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d019      	beq.n	8003e3a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	330c      	adds	r3, #12
 8003e0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e10:	e853 3f00 	ldrex	r3, [r3]
 8003e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	330c      	adds	r3, #12
 8003e24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e26:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003e28:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003e2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e2e:	e841 2300 	strex	r3, r2, [r1]
 8003e32:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1e5      	bne.n	8003e06 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	3314      	adds	r3, #20
 8003e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e44:	e853 3f00 	ldrex	r3, [r3]
 8003e48:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4c:	f043 0301 	orr.w	r3, r3, #1
 8003e50:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	3314      	adds	r3, #20
 8003e58:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003e5a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003e5c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003e60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003e62:	e841 2300 	strex	r3, r2, [r1]
 8003e66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1e5      	bne.n	8003e3a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	3314      	adds	r3, #20
 8003e74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	e853 3f00 	ldrex	r3, [r3]
 8003e7c:	617b      	str	r3, [r7, #20]
   return(result);
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e84:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	3314      	adds	r3, #20
 8003e8c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003e8e:	627a      	str	r2, [r7, #36]	@ 0x24
 8003e90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e92:	6a39      	ldr	r1, [r7, #32]
 8003e94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e96:	e841 2300 	strex	r3, r2, [r1]
 8003e9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1e5      	bne.n	8003e6e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3760      	adds	r7, #96	@ 0x60
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	08003abd 	.word	0x08003abd
 8003eb0:	08003be9 	.word	0x08003be9
 8003eb4:	08003c25 	.word	0x08003c25

08003eb8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b089      	sub	sp, #36	@ 0x24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	330c      	adds	r3, #12
 8003ec6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	e853 3f00 	ldrex	r3, [r3]
 8003ece:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003ed6:	61fb      	str	r3, [r7, #28]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	330c      	adds	r3, #12
 8003ede:	69fa      	ldr	r2, [r7, #28]
 8003ee0:	61ba      	str	r2, [r7, #24]
 8003ee2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee4:	6979      	ldr	r1, [r7, #20]
 8003ee6:	69ba      	ldr	r2, [r7, #24]
 8003ee8:	e841 2300 	strex	r3, r2, [r1]
 8003eec:	613b      	str	r3, [r7, #16]
   return(result);
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d1e5      	bne.n	8003ec0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2220      	movs	r2, #32
 8003ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003efc:	bf00      	nop
 8003efe:	3724      	adds	r7, #36	@ 0x24
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b095      	sub	sp, #84	@ 0x54
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	330c      	adds	r3, #12
 8003f16:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f1a:	e853 3f00 	ldrex	r3, [r3]
 8003f1e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	330c      	adds	r3, #12
 8003f2e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f30:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f38:	e841 2300 	strex	r3, r2, [r1]
 8003f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1e5      	bne.n	8003f10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	3314      	adds	r3, #20
 8003f4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	e853 3f00 	ldrex	r3, [r3]
 8003f52:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	f023 0301 	bic.w	r3, r3, #1
 8003f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	3314      	adds	r3, #20
 8003f62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f6c:	e841 2300 	strex	r3, r2, [r1]
 8003f70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d1e5      	bne.n	8003f44 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d119      	bne.n	8003fb4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	330c      	adds	r3, #12
 8003f86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	e853 3f00 	ldrex	r3, [r3]
 8003f8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	f023 0310 	bic.w	r3, r3, #16
 8003f96:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	330c      	adds	r3, #12
 8003f9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fa0:	61ba      	str	r2, [r7, #24]
 8003fa2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa4:	6979      	ldr	r1, [r7, #20]
 8003fa6:	69ba      	ldr	r2, [r7, #24]
 8003fa8:	e841 2300 	strex	r3, r2, [r1]
 8003fac:	613b      	str	r3, [r7, #16]
   return(result);
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1e5      	bne.n	8003f80 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fc2:	bf00      	nop
 8003fc4:	3754      	adds	r7, #84	@ 0x54
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr

08003fce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b084      	sub	sp, #16
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fda:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f7ff fd60 	bl	8003aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fe8:	bf00      	nop
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b21      	cmp	r3, #33	@ 0x21
 8004002:	d13e      	bne.n	8004082 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800400c:	d114      	bne.n	8004038 <UART_Transmit_IT+0x48>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d110      	bne.n	8004038 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	881b      	ldrh	r3, [r3, #0]
 8004020:	461a      	mov	r2, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800402a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a1b      	ldr	r3, [r3, #32]
 8004030:	1c9a      	adds	r2, r3, #2
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	621a      	str	r2, [r3, #32]
 8004036:	e008      	b.n	800404a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	1c59      	adds	r1, r3, #1
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	6211      	str	r1, [r2, #32]
 8004042:	781a      	ldrb	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800404e:	b29b      	uxth	r3, r3
 8004050:	3b01      	subs	r3, #1
 8004052:	b29b      	uxth	r3, r3
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	4619      	mov	r1, r3
 8004058:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800405a:	2b00      	cmp	r3, #0
 800405c:	d10f      	bne.n	800407e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68da      	ldr	r2, [r3, #12]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800406c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68da      	ldr	r2, [r3, #12]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800407c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800407e:	2300      	movs	r3, #0
 8004080:	e000      	b.n	8004084 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004082:	2302      	movs	r3, #2
  }
}
 8004084:	4618      	mov	r0, r3
 8004086:	3714      	adds	r7, #20
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68da      	ldr	r2, [r3, #12]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040a6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f7ff fcdb 	bl	8003a6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3708      	adds	r7, #8
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b08c      	sub	sp, #48	@ 0x30
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80040c8:	2300      	movs	r3, #0
 80040ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80040cc:	2300      	movs	r3, #0
 80040ce:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b22      	cmp	r3, #34	@ 0x22
 80040da:	f040 80aa 	bne.w	8004232 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040e6:	d115      	bne.n	8004114 <UART_Receive_IT+0x54>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d111      	bne.n	8004114 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004102:	b29a      	uxth	r2, r3
 8004104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004106:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410c:	1c9a      	adds	r2, r3, #2
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	629a      	str	r2, [r3, #40]	@ 0x28
 8004112:	e024      	b.n	800415e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004118:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004122:	d007      	beq.n	8004134 <UART_Receive_IT+0x74>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d10a      	bne.n	8004142 <UART_Receive_IT+0x82>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d106      	bne.n	8004142 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	b2da      	uxtb	r2, r3
 800413c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800413e:	701a      	strb	r2, [r3, #0]
 8004140:	e008      	b.n	8004154 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	b2db      	uxtb	r3, r3
 800414a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800414e:	b2da      	uxtb	r2, r3
 8004150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004152:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004158:	1c5a      	adds	r2, r3, #1
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004162:	b29b      	uxth	r3, r3
 8004164:	3b01      	subs	r3, #1
 8004166:	b29b      	uxth	r3, r3
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	4619      	mov	r1, r3
 800416c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800416e:	2b00      	cmp	r3, #0
 8004170:	d15d      	bne.n	800422e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68da      	ldr	r2, [r3, #12]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f022 0220 	bic.w	r2, r2, #32
 8004180:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68da      	ldr	r2, [r3, #12]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004190:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	695a      	ldr	r2, [r3, #20]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0201 	bic.w	r2, r2, #1
 80041a0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2220      	movs	r2, #32
 80041a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d135      	bne.n	8004224 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	330c      	adds	r3, #12
 80041c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	e853 3f00 	ldrex	r3, [r3]
 80041cc:	613b      	str	r3, [r7, #16]
   return(result);
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f023 0310 	bic.w	r3, r3, #16
 80041d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	330c      	adds	r3, #12
 80041dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041de:	623a      	str	r2, [r7, #32]
 80041e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e2:	69f9      	ldr	r1, [r7, #28]
 80041e4:	6a3a      	ldr	r2, [r7, #32]
 80041e6:	e841 2300 	strex	r3, r2, [r1]
 80041ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1e5      	bne.n	80041be <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0310 	and.w	r3, r3, #16
 80041fc:	2b10      	cmp	r3, #16
 80041fe:	d10a      	bne.n	8004216 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004200:	2300      	movs	r3, #0
 8004202:	60fb      	str	r3, [r7, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	60fb      	str	r3, [r7, #12]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800421a:	4619      	mov	r1, r3
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7fc fd9b 	bl	8000d58 <HAL_UARTEx_RxEventCallback>
 8004222:	e002      	b.n	800422a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7ff fc2b 	bl	8003a80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	e002      	b.n	8004234 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	e000      	b.n	8004234 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004232:	2302      	movs	r3, #2
  }
}
 8004234:	4618      	mov	r0, r3
 8004236:	3730      	adds	r7, #48	@ 0x30
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800423c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004240:	b0c0      	sub	sp, #256	@ 0x100
 8004242:	af00      	add	r7, sp, #0
 8004244:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004258:	68d9      	ldr	r1, [r3, #12]
 800425a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	ea40 0301 	orr.w	r3, r0, r1
 8004264:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800426a:	689a      	ldr	r2, [r3, #8]
 800426c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	431a      	orrs	r2, r3
 8004274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	431a      	orrs	r2, r3
 800427c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	4313      	orrs	r3, r2
 8004284:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004294:	f021 010c 	bic.w	r1, r1, #12
 8004298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80042a2:	430b      	orrs	r3, r1
 80042a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80042b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b6:	6999      	ldr	r1, [r3, #24]
 80042b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	ea40 0301 	orr.w	r3, r0, r1
 80042c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80042c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	4b8f      	ldr	r3, [pc, #572]	@ (8004508 <UART_SetConfig+0x2cc>)
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d005      	beq.n	80042dc <UART_SetConfig+0xa0>
 80042d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	4b8d      	ldr	r3, [pc, #564]	@ (800450c <UART_SetConfig+0x2d0>)
 80042d8:	429a      	cmp	r2, r3
 80042da:	d104      	bne.n	80042e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80042dc:	f7fe fcac 	bl	8002c38 <HAL_RCC_GetPCLK2Freq>
 80042e0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80042e4:	e003      	b.n	80042ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80042e6:	f7fe fc93 	bl	8002c10 <HAL_RCC_GetPCLK1Freq>
 80042ea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042f2:	69db      	ldr	r3, [r3, #28]
 80042f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042f8:	f040 810c 	bne.w	8004514 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80042fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004300:	2200      	movs	r2, #0
 8004302:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004306:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800430a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800430e:	4622      	mov	r2, r4
 8004310:	462b      	mov	r3, r5
 8004312:	1891      	adds	r1, r2, r2
 8004314:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004316:	415b      	adcs	r3, r3
 8004318:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800431a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800431e:	4621      	mov	r1, r4
 8004320:	eb12 0801 	adds.w	r8, r2, r1
 8004324:	4629      	mov	r1, r5
 8004326:	eb43 0901 	adc.w	r9, r3, r1
 800432a:	f04f 0200 	mov.w	r2, #0
 800432e:	f04f 0300 	mov.w	r3, #0
 8004332:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004336:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800433a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800433e:	4690      	mov	r8, r2
 8004340:	4699      	mov	r9, r3
 8004342:	4623      	mov	r3, r4
 8004344:	eb18 0303 	adds.w	r3, r8, r3
 8004348:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800434c:	462b      	mov	r3, r5
 800434e:	eb49 0303 	adc.w	r3, r9, r3
 8004352:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004362:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004366:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800436a:	460b      	mov	r3, r1
 800436c:	18db      	adds	r3, r3, r3
 800436e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004370:	4613      	mov	r3, r2
 8004372:	eb42 0303 	adc.w	r3, r2, r3
 8004376:	657b      	str	r3, [r7, #84]	@ 0x54
 8004378:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800437c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004380:	f7fb ff86 	bl	8000290 <__aeabi_uldivmod>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	4b61      	ldr	r3, [pc, #388]	@ (8004510 <UART_SetConfig+0x2d4>)
 800438a:	fba3 2302 	umull	r2, r3, r3, r2
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	011c      	lsls	r4, r3, #4
 8004392:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004396:	2200      	movs	r2, #0
 8004398:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800439c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80043a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80043a4:	4642      	mov	r2, r8
 80043a6:	464b      	mov	r3, r9
 80043a8:	1891      	adds	r1, r2, r2
 80043aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80043ac:	415b      	adcs	r3, r3
 80043ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80043b4:	4641      	mov	r1, r8
 80043b6:	eb12 0a01 	adds.w	sl, r2, r1
 80043ba:	4649      	mov	r1, r9
 80043bc:	eb43 0b01 	adc.w	fp, r3, r1
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80043cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80043d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043d4:	4692      	mov	sl, r2
 80043d6:	469b      	mov	fp, r3
 80043d8:	4643      	mov	r3, r8
 80043da:	eb1a 0303 	adds.w	r3, sl, r3
 80043de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80043e2:	464b      	mov	r3, r9
 80043e4:	eb4b 0303 	adc.w	r3, fp, r3
 80043e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80043ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80043fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004400:	460b      	mov	r3, r1
 8004402:	18db      	adds	r3, r3, r3
 8004404:	643b      	str	r3, [r7, #64]	@ 0x40
 8004406:	4613      	mov	r3, r2
 8004408:	eb42 0303 	adc.w	r3, r2, r3
 800440c:	647b      	str	r3, [r7, #68]	@ 0x44
 800440e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004412:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004416:	f7fb ff3b 	bl	8000290 <__aeabi_uldivmod>
 800441a:	4602      	mov	r2, r0
 800441c:	460b      	mov	r3, r1
 800441e:	4611      	mov	r1, r2
 8004420:	4b3b      	ldr	r3, [pc, #236]	@ (8004510 <UART_SetConfig+0x2d4>)
 8004422:	fba3 2301 	umull	r2, r3, r3, r1
 8004426:	095b      	lsrs	r3, r3, #5
 8004428:	2264      	movs	r2, #100	@ 0x64
 800442a:	fb02 f303 	mul.w	r3, r2, r3
 800442e:	1acb      	subs	r3, r1, r3
 8004430:	00db      	lsls	r3, r3, #3
 8004432:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004436:	4b36      	ldr	r3, [pc, #216]	@ (8004510 <UART_SetConfig+0x2d4>)
 8004438:	fba3 2302 	umull	r2, r3, r3, r2
 800443c:	095b      	lsrs	r3, r3, #5
 800443e:	005b      	lsls	r3, r3, #1
 8004440:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004444:	441c      	add	r4, r3
 8004446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800444a:	2200      	movs	r2, #0
 800444c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004450:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004454:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004458:	4642      	mov	r2, r8
 800445a:	464b      	mov	r3, r9
 800445c:	1891      	adds	r1, r2, r2
 800445e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004460:	415b      	adcs	r3, r3
 8004462:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004464:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004468:	4641      	mov	r1, r8
 800446a:	1851      	adds	r1, r2, r1
 800446c:	6339      	str	r1, [r7, #48]	@ 0x30
 800446e:	4649      	mov	r1, r9
 8004470:	414b      	adcs	r3, r1
 8004472:	637b      	str	r3, [r7, #52]	@ 0x34
 8004474:	f04f 0200 	mov.w	r2, #0
 8004478:	f04f 0300 	mov.w	r3, #0
 800447c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004480:	4659      	mov	r1, fp
 8004482:	00cb      	lsls	r3, r1, #3
 8004484:	4651      	mov	r1, sl
 8004486:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800448a:	4651      	mov	r1, sl
 800448c:	00ca      	lsls	r2, r1, #3
 800448e:	4610      	mov	r0, r2
 8004490:	4619      	mov	r1, r3
 8004492:	4603      	mov	r3, r0
 8004494:	4642      	mov	r2, r8
 8004496:	189b      	adds	r3, r3, r2
 8004498:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800449c:	464b      	mov	r3, r9
 800449e:	460a      	mov	r2, r1
 80044a0:	eb42 0303 	adc.w	r3, r2, r3
 80044a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80044b4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80044b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80044bc:	460b      	mov	r3, r1
 80044be:	18db      	adds	r3, r3, r3
 80044c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044c2:	4613      	mov	r3, r2
 80044c4:	eb42 0303 	adc.w	r3, r2, r3
 80044c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80044d2:	f7fb fedd 	bl	8000290 <__aeabi_uldivmod>
 80044d6:	4602      	mov	r2, r0
 80044d8:	460b      	mov	r3, r1
 80044da:	4b0d      	ldr	r3, [pc, #52]	@ (8004510 <UART_SetConfig+0x2d4>)
 80044dc:	fba3 1302 	umull	r1, r3, r3, r2
 80044e0:	095b      	lsrs	r3, r3, #5
 80044e2:	2164      	movs	r1, #100	@ 0x64
 80044e4:	fb01 f303 	mul.w	r3, r1, r3
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	00db      	lsls	r3, r3, #3
 80044ec:	3332      	adds	r3, #50	@ 0x32
 80044ee:	4a08      	ldr	r2, [pc, #32]	@ (8004510 <UART_SetConfig+0x2d4>)
 80044f0:	fba2 2303 	umull	r2, r3, r2, r3
 80044f4:	095b      	lsrs	r3, r3, #5
 80044f6:	f003 0207 	and.w	r2, r3, #7
 80044fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4422      	add	r2, r4
 8004502:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004504:	e106      	b.n	8004714 <UART_SetConfig+0x4d8>
 8004506:	bf00      	nop
 8004508:	40011000 	.word	0x40011000
 800450c:	40011400 	.word	0x40011400
 8004510:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004514:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004518:	2200      	movs	r2, #0
 800451a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800451e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004522:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004526:	4642      	mov	r2, r8
 8004528:	464b      	mov	r3, r9
 800452a:	1891      	adds	r1, r2, r2
 800452c:	6239      	str	r1, [r7, #32]
 800452e:	415b      	adcs	r3, r3
 8004530:	627b      	str	r3, [r7, #36]	@ 0x24
 8004532:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004536:	4641      	mov	r1, r8
 8004538:	1854      	adds	r4, r2, r1
 800453a:	4649      	mov	r1, r9
 800453c:	eb43 0501 	adc.w	r5, r3, r1
 8004540:	f04f 0200 	mov.w	r2, #0
 8004544:	f04f 0300 	mov.w	r3, #0
 8004548:	00eb      	lsls	r3, r5, #3
 800454a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800454e:	00e2      	lsls	r2, r4, #3
 8004550:	4614      	mov	r4, r2
 8004552:	461d      	mov	r5, r3
 8004554:	4643      	mov	r3, r8
 8004556:	18e3      	adds	r3, r4, r3
 8004558:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800455c:	464b      	mov	r3, r9
 800455e:	eb45 0303 	adc.w	r3, r5, r3
 8004562:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004572:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004576:	f04f 0200 	mov.w	r2, #0
 800457a:	f04f 0300 	mov.w	r3, #0
 800457e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004582:	4629      	mov	r1, r5
 8004584:	008b      	lsls	r3, r1, #2
 8004586:	4621      	mov	r1, r4
 8004588:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800458c:	4621      	mov	r1, r4
 800458e:	008a      	lsls	r2, r1, #2
 8004590:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004594:	f7fb fe7c 	bl	8000290 <__aeabi_uldivmod>
 8004598:	4602      	mov	r2, r0
 800459a:	460b      	mov	r3, r1
 800459c:	4b60      	ldr	r3, [pc, #384]	@ (8004720 <UART_SetConfig+0x4e4>)
 800459e:	fba3 2302 	umull	r2, r3, r3, r2
 80045a2:	095b      	lsrs	r3, r3, #5
 80045a4:	011c      	lsls	r4, r3, #4
 80045a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045aa:	2200      	movs	r2, #0
 80045ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80045b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80045b8:	4642      	mov	r2, r8
 80045ba:	464b      	mov	r3, r9
 80045bc:	1891      	adds	r1, r2, r2
 80045be:	61b9      	str	r1, [r7, #24]
 80045c0:	415b      	adcs	r3, r3
 80045c2:	61fb      	str	r3, [r7, #28]
 80045c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045c8:	4641      	mov	r1, r8
 80045ca:	1851      	adds	r1, r2, r1
 80045cc:	6139      	str	r1, [r7, #16]
 80045ce:	4649      	mov	r1, r9
 80045d0:	414b      	adcs	r3, r1
 80045d2:	617b      	str	r3, [r7, #20]
 80045d4:	f04f 0200 	mov.w	r2, #0
 80045d8:	f04f 0300 	mov.w	r3, #0
 80045dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045e0:	4659      	mov	r1, fp
 80045e2:	00cb      	lsls	r3, r1, #3
 80045e4:	4651      	mov	r1, sl
 80045e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045ea:	4651      	mov	r1, sl
 80045ec:	00ca      	lsls	r2, r1, #3
 80045ee:	4610      	mov	r0, r2
 80045f0:	4619      	mov	r1, r3
 80045f2:	4603      	mov	r3, r0
 80045f4:	4642      	mov	r2, r8
 80045f6:	189b      	adds	r3, r3, r2
 80045f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045fc:	464b      	mov	r3, r9
 80045fe:	460a      	mov	r2, r1
 8004600:	eb42 0303 	adc.w	r3, r2, r3
 8004604:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004612:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004614:	f04f 0200 	mov.w	r2, #0
 8004618:	f04f 0300 	mov.w	r3, #0
 800461c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004620:	4649      	mov	r1, r9
 8004622:	008b      	lsls	r3, r1, #2
 8004624:	4641      	mov	r1, r8
 8004626:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800462a:	4641      	mov	r1, r8
 800462c:	008a      	lsls	r2, r1, #2
 800462e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004632:	f7fb fe2d 	bl	8000290 <__aeabi_uldivmod>
 8004636:	4602      	mov	r2, r0
 8004638:	460b      	mov	r3, r1
 800463a:	4611      	mov	r1, r2
 800463c:	4b38      	ldr	r3, [pc, #224]	@ (8004720 <UART_SetConfig+0x4e4>)
 800463e:	fba3 2301 	umull	r2, r3, r3, r1
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	2264      	movs	r2, #100	@ 0x64
 8004646:	fb02 f303 	mul.w	r3, r2, r3
 800464a:	1acb      	subs	r3, r1, r3
 800464c:	011b      	lsls	r3, r3, #4
 800464e:	3332      	adds	r3, #50	@ 0x32
 8004650:	4a33      	ldr	r2, [pc, #204]	@ (8004720 <UART_SetConfig+0x4e4>)
 8004652:	fba2 2303 	umull	r2, r3, r2, r3
 8004656:	095b      	lsrs	r3, r3, #5
 8004658:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800465c:	441c      	add	r4, r3
 800465e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004662:	2200      	movs	r2, #0
 8004664:	673b      	str	r3, [r7, #112]	@ 0x70
 8004666:	677a      	str	r2, [r7, #116]	@ 0x74
 8004668:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800466c:	4642      	mov	r2, r8
 800466e:	464b      	mov	r3, r9
 8004670:	1891      	adds	r1, r2, r2
 8004672:	60b9      	str	r1, [r7, #8]
 8004674:	415b      	adcs	r3, r3
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800467c:	4641      	mov	r1, r8
 800467e:	1851      	adds	r1, r2, r1
 8004680:	6039      	str	r1, [r7, #0]
 8004682:	4649      	mov	r1, r9
 8004684:	414b      	adcs	r3, r1
 8004686:	607b      	str	r3, [r7, #4]
 8004688:	f04f 0200 	mov.w	r2, #0
 800468c:	f04f 0300 	mov.w	r3, #0
 8004690:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004694:	4659      	mov	r1, fp
 8004696:	00cb      	lsls	r3, r1, #3
 8004698:	4651      	mov	r1, sl
 800469a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800469e:	4651      	mov	r1, sl
 80046a0:	00ca      	lsls	r2, r1, #3
 80046a2:	4610      	mov	r0, r2
 80046a4:	4619      	mov	r1, r3
 80046a6:	4603      	mov	r3, r0
 80046a8:	4642      	mov	r2, r8
 80046aa:	189b      	adds	r3, r3, r2
 80046ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046ae:	464b      	mov	r3, r9
 80046b0:	460a      	mov	r2, r1
 80046b2:	eb42 0303 	adc.w	r3, r2, r3
 80046b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80046c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80046c4:	f04f 0200 	mov.w	r2, #0
 80046c8:	f04f 0300 	mov.w	r3, #0
 80046cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80046d0:	4649      	mov	r1, r9
 80046d2:	008b      	lsls	r3, r1, #2
 80046d4:	4641      	mov	r1, r8
 80046d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046da:	4641      	mov	r1, r8
 80046dc:	008a      	lsls	r2, r1, #2
 80046de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80046e2:	f7fb fdd5 	bl	8000290 <__aeabi_uldivmod>
 80046e6:	4602      	mov	r2, r0
 80046e8:	460b      	mov	r3, r1
 80046ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004720 <UART_SetConfig+0x4e4>)
 80046ec:	fba3 1302 	umull	r1, r3, r3, r2
 80046f0:	095b      	lsrs	r3, r3, #5
 80046f2:	2164      	movs	r1, #100	@ 0x64
 80046f4:	fb01 f303 	mul.w	r3, r1, r3
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	011b      	lsls	r3, r3, #4
 80046fc:	3332      	adds	r3, #50	@ 0x32
 80046fe:	4a08      	ldr	r2, [pc, #32]	@ (8004720 <UART_SetConfig+0x4e4>)
 8004700:	fba2 2303 	umull	r2, r3, r2, r3
 8004704:	095b      	lsrs	r3, r3, #5
 8004706:	f003 020f 	and.w	r2, r3, #15
 800470a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4422      	add	r2, r4
 8004712:	609a      	str	r2, [r3, #8]
}
 8004714:	bf00      	nop
 8004716:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800471a:	46bd      	mov	sp, r7
 800471c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004720:	51eb851f 	.word	0x51eb851f

08004724 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	4603      	mov	r3, r0
 800472c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800472e:	2300      	movs	r3, #0
 8004730:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004732:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004736:	2b84      	cmp	r3, #132	@ 0x84
 8004738:	d005      	beq.n	8004746 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800473a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	4413      	add	r3, r2
 8004742:	3303      	adds	r3, #3
 8004744:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004746:	68fb      	ldr	r3, [r7, #12]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3714      	adds	r7, #20
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004758:	f000 ffc8 	bl	80056ec <vTaskStartScheduler>
  
  return osOK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	bd80      	pop	{r7, pc}

08004762 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004762:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004764:	b089      	sub	sp, #36	@ 0x24
 8004766:	af04      	add	r7, sp, #16
 8004768:	6078      	str	r0, [r7, #4]
 800476a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d020      	beq.n	80047b6 <osThreadCreate+0x54>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d01c      	beq.n	80047b6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685c      	ldr	r4, [r3, #4]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	691e      	ldr	r6, [r3, #16]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800478e:	4618      	mov	r0, r3
 8004790:	f7ff ffc8 	bl	8004724 <makeFreeRtosPriority>
 8004794:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800479e:	9202      	str	r2, [sp, #8]
 80047a0:	9301      	str	r3, [sp, #4]
 80047a2:	9100      	str	r1, [sp, #0]
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	4632      	mov	r2, r6
 80047a8:	4629      	mov	r1, r5
 80047aa:	4620      	mov	r0, r4
 80047ac:	f000 fdd0 	bl	8005350 <xTaskCreateStatic>
 80047b0:	4603      	mov	r3, r0
 80047b2:	60fb      	str	r3, [r7, #12]
 80047b4:	e01c      	b.n	80047f0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685c      	ldr	r4, [r3, #4]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047c2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7ff ffaa 	bl	8004724 <makeFreeRtosPriority>
 80047d0:	4602      	mov	r2, r0
 80047d2:	f107 030c 	add.w	r3, r7, #12
 80047d6:	9301      	str	r3, [sp, #4]
 80047d8:	9200      	str	r2, [sp, #0]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	4632      	mov	r2, r6
 80047de:	4629      	mov	r1, r5
 80047e0:	4620      	mov	r0, r4
 80047e2:	f000 fe15 	bl	8005410 <xTaskCreate>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d001      	beq.n	80047f0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80047ec:	2300      	movs	r3, #0
 80047ee:	e000      	b.n	80047f2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80047f0:	68fb      	ldr	r3, [r7, #12]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3714      	adds	r7, #20
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080047fa <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80047fa:	b580      	push	{r7, lr}
 80047fc:	b084      	sub	sp, #16
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <osDelay+0x16>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	e000      	b.n	8004812 <osDelay+0x18>
 8004810:	2301      	movs	r3, #1
 8004812:	4618      	mov	r0, r3
 8004814:	f000 ff34 	bl	8005680 <vTaskDelay>
  
  return osOK;
 8004818:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800481a:	4618      	mov	r0, r3
 800481c:	3710      	adds	r7, #16
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}

08004822 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004822:	b480      	push	{r7}
 8004824:	b083      	sub	sp, #12
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f103 0208 	add.w	r2, r3, #8
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f04f 32ff 	mov.w	r2, #4294967295
 800483a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f103 0208 	add.w	r2, r3, #8
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f103 0208 	add.w	r2, r3, #8
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004856:	bf00      	nop
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr

08004862 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004862:	b480      	push	{r7}
 8004864:	b083      	sub	sp, #12
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	689a      	ldr	r2, [r3, #8]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	683a      	ldr	r2, [r7, #0]
 80048a6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	1c5a      	adds	r2, r3, #1
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	601a      	str	r2, [r3, #0]
}
 80048b8:	bf00      	nop
 80048ba:	3714      	adds	r7, #20
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048da:	d103      	bne.n	80048e4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	60fb      	str	r3, [r7, #12]
 80048e2:	e00c      	b.n	80048fe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	3308      	adds	r3, #8
 80048e8:	60fb      	str	r3, [r7, #12]
 80048ea:	e002      	b.n	80048f2 <vListInsert+0x2e>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	60fb      	str	r3, [r7, #12]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d2f6      	bcs.n	80048ec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	683a      	ldr	r2, [r7, #0]
 8004918:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	601a      	str	r2, [r3, #0]
}
 800492a:	bf00      	nop
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004936:	b480      	push	{r7}
 8004938:	b085      	sub	sp, #20
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6892      	ldr	r2, [r2, #8]
 800494c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	6852      	ldr	r2, [r2, #4]
 8004956:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	429a      	cmp	r2, r3
 8004960:	d103      	bne.n	800496a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689a      	ldr	r2, [r3, #8]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	1e5a      	subs	r2, r3, #1
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
}
 800497e:	4618      	mov	r0, r3
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
	...

0800498c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10b      	bne.n	80049b8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80049a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a4:	f383 8811 	msr	BASEPRI, r3
 80049a8:	f3bf 8f6f 	isb	sy
 80049ac:	f3bf 8f4f 	dsb	sy
 80049b0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80049b2:	bf00      	nop
 80049b4:	bf00      	nop
 80049b6:	e7fd      	b.n	80049b4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80049b8:	f001 fe06 	bl	80065c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c4:	68f9      	ldr	r1, [r7, #12]
 80049c6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80049c8:	fb01 f303 	mul.w	r3, r1, r3
 80049cc:	441a      	add	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e8:	3b01      	subs	r3, #1
 80049ea:	68f9      	ldr	r1, [r7, #12]
 80049ec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80049ee:	fb01 f303 	mul.w	r3, r1, r3
 80049f2:	441a      	add	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	22ff      	movs	r2, #255	@ 0xff
 80049fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	22ff      	movs	r2, #255	@ 0xff
 8004a04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d114      	bne.n	8004a38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d01a      	beq.n	8004a4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	3310      	adds	r3, #16
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f001 f8c0 	bl	8005ba0 <xTaskRemoveFromEventList>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d012      	beq.n	8004a4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a26:	4b0d      	ldr	r3, [pc, #52]	@ (8004a5c <xQueueGenericReset+0xd0>)
 8004a28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a2c:	601a      	str	r2, [r3, #0]
 8004a2e:	f3bf 8f4f 	dsb	sy
 8004a32:	f3bf 8f6f 	isb	sy
 8004a36:	e009      	b.n	8004a4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	3310      	adds	r3, #16
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f7ff fef0 	bl	8004822 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	3324      	adds	r3, #36	@ 0x24
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7ff feeb 	bl	8004822 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004a4c:	f001 fdee 	bl	800662c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004a50:	2301      	movs	r3, #1
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3710      	adds	r7, #16
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	e000ed04 	.word	0xe000ed04

08004a60 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b08a      	sub	sp, #40	@ 0x28
 8004a64:	af02      	add	r7, sp, #8
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d10b      	bne.n	8004a8c <xQueueGenericCreate+0x2c>
	__asm volatile
 8004a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a78:	f383 8811 	msr	BASEPRI, r3
 8004a7c:	f3bf 8f6f 	isb	sy
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	613b      	str	r3, [r7, #16]
}
 8004a86:	bf00      	nop
 8004a88:	bf00      	nop
 8004a8a:	e7fd      	b.n	8004a88 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	fb02 f303 	mul.w	r3, r2, r3
 8004a94:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	3348      	adds	r3, #72	@ 0x48
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f001 fe74 	bl	8006788 <pvPortMalloc>
 8004aa0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d011      	beq.n	8004acc <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	3348      	adds	r3, #72	@ 0x48
 8004ab0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004aba:	79fa      	ldrb	r2, [r7, #7]
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	9300      	str	r3, [sp, #0]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	68b9      	ldr	r1, [r7, #8]
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f000 f805 	bl	8004ad6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004acc:	69bb      	ldr	r3, [r7, #24]
	}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3720      	adds	r7, #32
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}

08004ad6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004ad6:	b580      	push	{r7, lr}
 8004ad8:	b084      	sub	sp, #16
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	60f8      	str	r0, [r7, #12]
 8004ade:	60b9      	str	r1, [r7, #8]
 8004ae0:	607a      	str	r2, [r7, #4]
 8004ae2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d103      	bne.n	8004af2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	e002      	b.n	8004af8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004b04:	2101      	movs	r1, #1
 8004b06:	69b8      	ldr	r0, [r7, #24]
 8004b08:	f7ff ff40 	bl	800498c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004b0c:	bf00      	nop
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b08e      	sub	sp, #56	@ 0x38
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
 8004b20:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004b22:	2300      	movs	r3, #0
 8004b24:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10b      	bne.n	8004b48 <xQueueGenericSend+0x34>
	__asm volatile
 8004b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b34:	f383 8811 	msr	BASEPRI, r3
 8004b38:	f3bf 8f6f 	isb	sy
 8004b3c:	f3bf 8f4f 	dsb	sy
 8004b40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004b42:	bf00      	nop
 8004b44:	bf00      	nop
 8004b46:	e7fd      	b.n	8004b44 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d103      	bne.n	8004b56 <xQueueGenericSend+0x42>
 8004b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <xQueueGenericSend+0x46>
 8004b56:	2301      	movs	r3, #1
 8004b58:	e000      	b.n	8004b5c <xQueueGenericSend+0x48>
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d10b      	bne.n	8004b78 <xQueueGenericSend+0x64>
	__asm volatile
 8004b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b64:	f383 8811 	msr	BASEPRI, r3
 8004b68:	f3bf 8f6f 	isb	sy
 8004b6c:	f3bf 8f4f 	dsb	sy
 8004b70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b72:	bf00      	nop
 8004b74:	bf00      	nop
 8004b76:	e7fd      	b.n	8004b74 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d103      	bne.n	8004b86 <xQueueGenericSend+0x72>
 8004b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d101      	bne.n	8004b8a <xQueueGenericSend+0x76>
 8004b86:	2301      	movs	r3, #1
 8004b88:	e000      	b.n	8004b8c <xQueueGenericSend+0x78>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10b      	bne.n	8004ba8 <xQueueGenericSend+0x94>
	__asm volatile
 8004b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b94:	f383 8811 	msr	BASEPRI, r3
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	f3bf 8f4f 	dsb	sy
 8004ba0:	623b      	str	r3, [r7, #32]
}
 8004ba2:	bf00      	nop
 8004ba4:	bf00      	nop
 8004ba6:	e7fd      	b.n	8004ba4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ba8:	f001 f9ba 	bl	8005f20 <xTaskGetSchedulerState>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d102      	bne.n	8004bb8 <xQueueGenericSend+0xa4>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d101      	bne.n	8004bbc <xQueueGenericSend+0xa8>
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e000      	b.n	8004bbe <xQueueGenericSend+0xaa>
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10b      	bne.n	8004bda <xQueueGenericSend+0xc6>
	__asm volatile
 8004bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	61fb      	str	r3, [r7, #28]
}
 8004bd4:	bf00      	nop
 8004bd6:	bf00      	nop
 8004bd8:	e7fd      	b.n	8004bd6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004bda:	f001 fcf5 	bl	80065c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d302      	bcc.n	8004bf0 <xQueueGenericSend+0xdc>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d129      	bne.n	8004c44 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004bf0:	683a      	ldr	r2, [r7, #0]
 8004bf2:	68b9      	ldr	r1, [r7, #8]
 8004bf4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bf6:	f000 fa9b 	bl	8005130 <prvCopyDataToQueue>
 8004bfa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d010      	beq.n	8004c26 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c06:	3324      	adds	r3, #36	@ 0x24
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f000 ffc9 	bl	8005ba0 <xTaskRemoveFromEventList>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d013      	beq.n	8004c3c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004c14:	4b3f      	ldr	r3, [pc, #252]	@ (8004d14 <xQueueGenericSend+0x200>)
 8004c16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c1a:	601a      	str	r2, [r3, #0]
 8004c1c:	f3bf 8f4f 	dsb	sy
 8004c20:	f3bf 8f6f 	isb	sy
 8004c24:	e00a      	b.n	8004c3c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d007      	beq.n	8004c3c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004c2c:	4b39      	ldr	r3, [pc, #228]	@ (8004d14 <xQueueGenericSend+0x200>)
 8004c2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	f3bf 8f4f 	dsb	sy
 8004c38:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004c3c:	f001 fcf6 	bl	800662c <vPortExitCritical>
				return pdPASS;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e063      	b.n	8004d0c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d103      	bne.n	8004c52 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c4a:	f001 fcef 	bl	800662c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	e05c      	b.n	8004d0c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d106      	bne.n	8004c66 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c58:	f107 0314 	add.w	r3, r7, #20
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f001 f803 	bl	8005c68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c62:	2301      	movs	r3, #1
 8004c64:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c66:	f001 fce1 	bl	800662c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c6a:	f000 fda1 	bl	80057b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c6e:	f001 fcab 	bl	80065c8 <vPortEnterCritical>
 8004c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c78:	b25b      	sxtb	r3, r3
 8004c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c7e:	d103      	bne.n	8004c88 <xQueueGenericSend+0x174>
 8004c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c8e:	b25b      	sxtb	r3, r3
 8004c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c94:	d103      	bne.n	8004c9e <xQueueGenericSend+0x18a>
 8004c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c9e:	f001 fcc5 	bl	800662c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ca2:	1d3a      	adds	r2, r7, #4
 8004ca4:	f107 0314 	add.w	r3, r7, #20
 8004ca8:	4611      	mov	r1, r2
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 fff2 	bl	8005c94 <xTaskCheckForTimeOut>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d124      	bne.n	8004d00 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004cb6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004cb8:	f000 fb32 	bl	8005320 <prvIsQueueFull>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d018      	beq.n	8004cf4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc4:	3310      	adds	r3, #16
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	4611      	mov	r1, r2
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 ff42 	bl	8005b54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004cd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004cd2:	f000 fabd 	bl	8005250 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004cd6:	f000 fd79 	bl	80057cc <xTaskResumeAll>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f47f af7c 	bne.w	8004bda <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8004d14 <xQueueGenericSend+0x200>)
 8004ce4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ce8:	601a      	str	r2, [r3, #0]
 8004cea:	f3bf 8f4f 	dsb	sy
 8004cee:	f3bf 8f6f 	isb	sy
 8004cf2:	e772      	b.n	8004bda <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004cf4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004cf6:	f000 faab 	bl	8005250 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004cfa:	f000 fd67 	bl	80057cc <xTaskResumeAll>
 8004cfe:	e76c      	b.n	8004bda <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004d00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d02:	f000 faa5 	bl	8005250 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d06:	f000 fd61 	bl	80057cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004d0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3738      	adds	r7, #56	@ 0x38
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	e000ed04 	.word	0xe000ed04

08004d18 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08e      	sub	sp, #56	@ 0x38
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d22:	2300      	movs	r3, #0
 8004d24:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10b      	bne.n	8004d4c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d38:	f383 8811 	msr	BASEPRI, r3
 8004d3c:	f3bf 8f6f 	isb	sy
 8004d40:	f3bf 8f4f 	dsb	sy
 8004d44:	623b      	str	r3, [r7, #32]
}
 8004d46:	bf00      	nop
 8004d48:	bf00      	nop
 8004d4a:	e7fd      	b.n	8004d48 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00b      	beq.n	8004d6c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d58:	f383 8811 	msr	BASEPRI, r3
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	61fb      	str	r3, [r7, #28]
}
 8004d66:	bf00      	nop
 8004d68:	bf00      	nop
 8004d6a:	e7fd      	b.n	8004d68 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d6c:	f001 f8d8 	bl	8005f20 <xTaskGetSchedulerState>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d102      	bne.n	8004d7c <xQueueSemaphoreTake+0x64>
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <xQueueSemaphoreTake+0x68>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e000      	b.n	8004d82 <xQueueSemaphoreTake+0x6a>
 8004d80:	2300      	movs	r3, #0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10b      	bne.n	8004d9e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d8a:	f383 8811 	msr	BASEPRI, r3
 8004d8e:	f3bf 8f6f 	isb	sy
 8004d92:	f3bf 8f4f 	dsb	sy
 8004d96:	61bb      	str	r3, [r7, #24]
}
 8004d98:	bf00      	nop
 8004d9a:	bf00      	nop
 8004d9c:	e7fd      	b.n	8004d9a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d9e:	f001 fc13 	bl	80065c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d024      	beq.n	8004df8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db0:	1e5a      	subs	r2, r3, #1
 8004db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004db4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d104      	bne.n	8004dc8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004dbe:	f001 fa5b 	bl	8006278 <pvTaskIncrementMutexHeldCount>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00f      	beq.n	8004df0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd2:	3310      	adds	r3, #16
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f000 fee3 	bl	8005ba0 <xTaskRemoveFromEventList>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d007      	beq.n	8004df0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004de0:	4b54      	ldr	r3, [pc, #336]	@ (8004f34 <xQueueSemaphoreTake+0x21c>)
 8004de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	f3bf 8f4f 	dsb	sy
 8004dec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004df0:	f001 fc1c 	bl	800662c <vPortExitCritical>
				return pdPASS;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e098      	b.n	8004f2a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d112      	bne.n	8004e24 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00b      	beq.n	8004e1c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e08:	f383 8811 	msr	BASEPRI, r3
 8004e0c:	f3bf 8f6f 	isb	sy
 8004e10:	f3bf 8f4f 	dsb	sy
 8004e14:	617b      	str	r3, [r7, #20]
}
 8004e16:	bf00      	nop
 8004e18:	bf00      	nop
 8004e1a:	e7fd      	b.n	8004e18 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004e1c:	f001 fc06 	bl	800662c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e20:	2300      	movs	r3, #0
 8004e22:	e082      	b.n	8004f2a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d106      	bne.n	8004e38 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e2a:	f107 030c 	add.w	r3, r7, #12
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 ff1a 	bl	8005c68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e34:	2301      	movs	r3, #1
 8004e36:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e38:	f001 fbf8 	bl	800662c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e3c:	f000 fcb8 	bl	80057b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e40:	f001 fbc2 	bl	80065c8 <vPortEnterCritical>
 8004e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e4a:	b25b      	sxtb	r3, r3
 8004e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e50:	d103      	bne.n	8004e5a <xQueueSemaphoreTake+0x142>
 8004e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e60:	b25b      	sxtb	r3, r3
 8004e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e66:	d103      	bne.n	8004e70 <xQueueSemaphoreTake+0x158>
 8004e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e70:	f001 fbdc 	bl	800662c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e74:	463a      	mov	r2, r7
 8004e76:	f107 030c 	add.w	r3, r7, #12
 8004e7a:	4611      	mov	r1, r2
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f000 ff09 	bl	8005c94 <xTaskCheckForTimeOut>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d132      	bne.n	8004eee <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e8a:	f000 fa33 	bl	80052f4 <prvIsQueueEmpty>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d026      	beq.n	8004ee2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d109      	bne.n	8004eb0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004e9c:	f001 fb94 	bl	80065c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f001 f859 	bl	8005f5c <xTaskPriorityInherit>
 8004eaa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004eac:	f001 fbbe 	bl	800662c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eb2:	3324      	adds	r3, #36	@ 0x24
 8004eb4:	683a      	ldr	r2, [r7, #0]
 8004eb6:	4611      	mov	r1, r2
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f000 fe4b 	bl	8005b54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ebe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ec0:	f000 f9c6 	bl	8005250 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ec4:	f000 fc82 	bl	80057cc <xTaskResumeAll>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f47f af67 	bne.w	8004d9e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004ed0:	4b18      	ldr	r3, [pc, #96]	@ (8004f34 <xQueueSemaphoreTake+0x21c>)
 8004ed2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ed6:	601a      	str	r2, [r3, #0]
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	f3bf 8f6f 	isb	sy
 8004ee0:	e75d      	b.n	8004d9e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004ee2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ee4:	f000 f9b4 	bl	8005250 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ee8:	f000 fc70 	bl	80057cc <xTaskResumeAll>
 8004eec:	e757      	b.n	8004d9e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004eee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ef0:	f000 f9ae 	bl	8005250 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ef4:	f000 fc6a 	bl	80057cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ef8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004efa:	f000 f9fb 	bl	80052f4 <prvIsQueueEmpty>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f43f af4c 	beq.w	8004d9e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d00d      	beq.n	8004f28 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004f0c:	f001 fb5c 	bl	80065c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004f10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004f12:	f000 f8f5 	bl	8005100 <prvGetDisinheritPriorityAfterTimeout>
 8004f16:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f001 f91a 	bl	8006158 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004f24:	f001 fb82 	bl	800662c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004f28:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3738      	adds	r7, #56	@ 0x38
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	e000ed04 	.word	0xe000ed04

08004f38 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b08e      	sub	sp, #56	@ 0x38
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004f44:	2300      	movs	r3, #0
 8004f46:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10b      	bne.n	8004f6a <xQueuePeek+0x32>
	__asm volatile
 8004f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f56:	f383 8811 	msr	BASEPRI, r3
 8004f5a:	f3bf 8f6f 	isb	sy
 8004f5e:	f3bf 8f4f 	dsb	sy
 8004f62:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f64:	bf00      	nop
 8004f66:	bf00      	nop
 8004f68:	e7fd      	b.n	8004f66 <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d103      	bne.n	8004f78 <xQueuePeek+0x40>
 8004f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d101      	bne.n	8004f7c <xQueuePeek+0x44>
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e000      	b.n	8004f7e <xQueuePeek+0x46>
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10b      	bne.n	8004f9a <xQueuePeek+0x62>
	__asm volatile
 8004f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f86:	f383 8811 	msr	BASEPRI, r3
 8004f8a:	f3bf 8f6f 	isb	sy
 8004f8e:	f3bf 8f4f 	dsb	sy
 8004f92:	623b      	str	r3, [r7, #32]
}
 8004f94:	bf00      	nop
 8004f96:	bf00      	nop
 8004f98:	e7fd      	b.n	8004f96 <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f9a:	f000 ffc1 	bl	8005f20 <xTaskGetSchedulerState>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d102      	bne.n	8004faa <xQueuePeek+0x72>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <xQueuePeek+0x76>
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <xQueuePeek+0x78>
 8004fae:	2300      	movs	r3, #0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d10b      	bne.n	8004fcc <xQueuePeek+0x94>
	__asm volatile
 8004fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb8:	f383 8811 	msr	BASEPRI, r3
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	61fb      	str	r3, [r7, #28]
}
 8004fc6:	bf00      	nop
 8004fc8:	bf00      	nop
 8004fca:	e7fd      	b.n	8004fc8 <xQueuePeek+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004fcc:	f001 fafc 	bl	80065c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d021      	beq.n	8005020 <xQueuePeek+0xe8>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8004fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	62bb      	str	r3, [r7, #40]	@ 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004fe2:	68b9      	ldr	r1, [r7, #8]
 8004fe4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fe6:	f000 f90d 	bl	8005204 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8004fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fee:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00f      	beq.n	8005018 <xQueuePeek+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ffa:	3324      	adds	r3, #36	@ 0x24
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 fdcf 	bl	8005ba0 <xTaskRemoveFromEventList>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d007      	beq.n	8005018 <xQueuePeek+0xe0>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
 8005008:	4b3c      	ldr	r3, [pc, #240]	@ (80050fc <xQueuePeek+0x1c4>)
 800500a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800500e:	601a      	str	r2, [r3, #0]
 8005010:	f3bf 8f4f 	dsb	sy
 8005014:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005018:	f001 fb08 	bl	800662c <vPortExitCritical>
				return pdPASS;
 800501c:	2301      	movs	r3, #1
 800501e:	e069      	b.n	80050f4 <xQueuePeek+0x1bc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d103      	bne.n	800502e <xQueuePeek+0xf6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005026:	f001 fb01 	bl	800662c <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800502a:	2300      	movs	r3, #0
 800502c:	e062      	b.n	80050f4 <xQueuePeek+0x1bc>
				}
				else if( xEntryTimeSet == pdFALSE )
 800502e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005030:	2b00      	cmp	r3, #0
 8005032:	d106      	bne.n	8005042 <xQueuePeek+0x10a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005034:	f107 0314 	add.w	r3, r7, #20
 8005038:	4618      	mov	r0, r3
 800503a:	f000 fe15 	bl	8005c68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800503e:	2301      	movs	r3, #1
 8005040:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005042:	f001 faf3 	bl	800662c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005046:	f000 fbb3 	bl	80057b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800504a:	f001 fabd 	bl	80065c8 <vPortEnterCritical>
 800504e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005050:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005054:	b25b      	sxtb	r3, r3
 8005056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800505a:	d103      	bne.n	8005064 <xQueuePeek+0x12c>
 800505c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505e:	2200      	movs	r2, #0
 8005060:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005066:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800506a:	b25b      	sxtb	r3, r3
 800506c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005070:	d103      	bne.n	800507a <xQueuePeek+0x142>
 8005072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005074:	2200      	movs	r2, #0
 8005076:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800507a:	f001 fad7 	bl	800662c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800507e:	1d3a      	adds	r2, r7, #4
 8005080:	f107 0314 	add.w	r3, r7, #20
 8005084:	4611      	mov	r1, r2
 8005086:	4618      	mov	r0, r3
 8005088:	f000 fe04 	bl	8005c94 <xTaskCheckForTimeOut>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d123      	bne.n	80050da <xQueuePeek+0x1a2>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005092:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005094:	f000 f92e 	bl	80052f4 <prvIsQueueEmpty>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d017      	beq.n	80050ce <xQueuePeek+0x196>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800509e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a0:	3324      	adds	r3, #36	@ 0x24
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	4611      	mov	r1, r2
 80050a6:	4618      	mov	r0, r3
 80050a8:	f000 fd54 	bl	8005b54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80050ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050ae:	f000 f8cf 	bl	8005250 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80050b2:	f000 fb8b 	bl	80057cc <xTaskResumeAll>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d187      	bne.n	8004fcc <xQueuePeek+0x94>
				{
					portYIELD_WITHIN_API();
 80050bc:	4b0f      	ldr	r3, [pc, #60]	@ (80050fc <xQueuePeek+0x1c4>)
 80050be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	e77e      	b.n	8004fcc <xQueuePeek+0x94>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
 80050ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050d0:	f000 f8be 	bl	8005250 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050d4:	f000 fb7a 	bl	80057cc <xTaskResumeAll>
 80050d8:	e778      	b.n	8004fcc <xQueuePeek+0x94>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
 80050da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050dc:	f000 f8b8 	bl	8005250 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80050e0:	f000 fb74 	bl	80057cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050e6:	f000 f905 	bl	80052f4 <prvIsQueueEmpty>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f43f af6d 	beq.w	8004fcc <xQueuePeek+0x94>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80050f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3738      	adds	r7, #56	@ 0x38
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	e000ed04 	.word	0xe000ed04

08005100 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510c:	2b00      	cmp	r3, #0
 800510e:	d006      	beq.n	800511e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f1c3 0307 	rsb	r3, r3, #7
 800511a:	60fb      	str	r3, [r7, #12]
 800511c:	e001      	b.n	8005122 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800511e:	2300      	movs	r3, #0
 8005120:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005122:	68fb      	ldr	r3, [r7, #12]
	}
 8005124:	4618      	mov	r0, r3
 8005126:	3714      	adds	r7, #20
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800513c:	2300      	movs	r3, #0
 800513e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005144:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514a:	2b00      	cmp	r3, #0
 800514c:	d10d      	bne.n	800516a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d14d      	bne.n	80051f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	4618      	mov	r0, r3
 800515c:	f000 ff74 	bl	8006048 <xTaskPriorityDisinherit>
 8005160:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	609a      	str	r2, [r3, #8]
 8005168:	e043      	b.n	80051f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d119      	bne.n	80051a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6858      	ldr	r0, [r3, #4]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005178:	461a      	mov	r2, r3
 800517a:	68b9      	ldr	r1, [r7, #8]
 800517c:	f001 fe26 	bl	8006dcc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005188:	441a      	add	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	429a      	cmp	r2, r3
 8005198:	d32b      	bcc.n	80051f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	605a      	str	r2, [r3, #4]
 80051a2:	e026      	b.n	80051f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	68d8      	ldr	r0, [r3, #12]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ac:	461a      	mov	r2, r3
 80051ae:	68b9      	ldr	r1, [r7, #8]
 80051b0:	f001 fe0c 	bl	8006dcc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	68da      	ldr	r2, [r3, #12]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051bc:	425b      	negs	r3, r3
 80051be:	441a      	add	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	68da      	ldr	r2, [r3, #12]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d207      	bcs.n	80051e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d8:	425b      	negs	r3, r3
 80051da:	441a      	add	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d105      	bne.n	80051f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d002      	beq.n	80051f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	3b01      	subs	r3, #1
 80051f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	1c5a      	adds	r2, r3, #1
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80051fa:	697b      	ldr	r3, [r7, #20]
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3718      	adds	r7, #24
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005212:	2b00      	cmp	r3, #0
 8005214:	d018      	beq.n	8005248 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521e:	441a      	add	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	68da      	ldr	r2, [r3, #12]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	429a      	cmp	r2, r3
 800522e:	d303      	bcc.n	8005238 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	68d9      	ldr	r1, [r3, #12]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005240:	461a      	mov	r2, r3
 8005242:	6838      	ldr	r0, [r7, #0]
 8005244:	f001 fdc2 	bl	8006dcc <memcpy>
	}
}
 8005248:	bf00      	nop
 800524a:	3708      	adds	r7, #8
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005258:	f001 f9b6 	bl	80065c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005262:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005264:	e011      	b.n	800528a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800526a:	2b00      	cmp	r3, #0
 800526c:	d012      	beq.n	8005294 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	3324      	adds	r3, #36	@ 0x24
 8005272:	4618      	mov	r0, r3
 8005274:	f000 fc94 	bl	8005ba0 <xTaskRemoveFromEventList>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800527e:	f000 fd6d 	bl	8005d5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005282:	7bfb      	ldrb	r3, [r7, #15]
 8005284:	3b01      	subs	r3, #1
 8005286:	b2db      	uxtb	r3, r3
 8005288:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800528a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800528e:	2b00      	cmp	r3, #0
 8005290:	dce9      	bgt.n	8005266 <prvUnlockQueue+0x16>
 8005292:	e000      	b.n	8005296 <prvUnlockQueue+0x46>
					break;
 8005294:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	22ff      	movs	r2, #255	@ 0xff
 800529a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800529e:	f001 f9c5 	bl	800662c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80052a2:	f001 f991 	bl	80065c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80052ae:	e011      	b.n	80052d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d012      	beq.n	80052de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	3310      	adds	r3, #16
 80052bc:	4618      	mov	r0, r3
 80052be:	f000 fc6f 	bl	8005ba0 <xTaskRemoveFromEventList>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d001      	beq.n	80052cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80052c8:	f000 fd48 	bl	8005d5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80052cc:	7bbb      	ldrb	r3, [r7, #14]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80052d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	dce9      	bgt.n	80052b0 <prvUnlockQueue+0x60>
 80052dc:	e000      	b.n	80052e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80052de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	22ff      	movs	r2, #255	@ 0xff
 80052e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80052e8:	f001 f9a0 	bl	800662c <vPortExitCritical>
}
 80052ec:	bf00      	nop
 80052ee:	3710      	adds	r7, #16
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80052fc:	f001 f964 	bl	80065c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005304:	2b00      	cmp	r3, #0
 8005306:	d102      	bne.n	800530e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005308:	2301      	movs	r3, #1
 800530a:	60fb      	str	r3, [r7, #12]
 800530c:	e001      	b.n	8005312 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800530e:	2300      	movs	r3, #0
 8005310:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005312:	f001 f98b 	bl	800662c <vPortExitCritical>

	return xReturn;
 8005316:	68fb      	ldr	r3, [r7, #12]
}
 8005318:	4618      	mov	r0, r3
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005328:	f001 f94e 	bl	80065c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005334:	429a      	cmp	r2, r3
 8005336:	d102      	bne.n	800533e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005338:	2301      	movs	r3, #1
 800533a:	60fb      	str	r3, [r7, #12]
 800533c:	e001      	b.n	8005342 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800533e:	2300      	movs	r3, #0
 8005340:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005342:	f001 f973 	bl	800662c <vPortExitCritical>

	return xReturn;
 8005346:	68fb      	ldr	r3, [r7, #12]
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005350:	b580      	push	{r7, lr}
 8005352:	b08e      	sub	sp, #56	@ 0x38
 8005354:	af04      	add	r7, sp, #16
 8005356:	60f8      	str	r0, [r7, #12]
 8005358:	60b9      	str	r1, [r7, #8]
 800535a:	607a      	str	r2, [r7, #4]
 800535c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800535e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10b      	bne.n	800537c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005368:	f383 8811 	msr	BASEPRI, r3
 800536c:	f3bf 8f6f 	isb	sy
 8005370:	f3bf 8f4f 	dsb	sy
 8005374:	623b      	str	r3, [r7, #32]
}
 8005376:	bf00      	nop
 8005378:	bf00      	nop
 800537a:	e7fd      	b.n	8005378 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800537c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10b      	bne.n	800539a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005386:	f383 8811 	msr	BASEPRI, r3
 800538a:	f3bf 8f6f 	isb	sy
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	61fb      	str	r3, [r7, #28]
}
 8005394:	bf00      	nop
 8005396:	bf00      	nop
 8005398:	e7fd      	b.n	8005396 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800539a:	2354      	movs	r3, #84	@ 0x54
 800539c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	2b54      	cmp	r3, #84	@ 0x54
 80053a2:	d00b      	beq.n	80053bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80053a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a8:	f383 8811 	msr	BASEPRI, r3
 80053ac:	f3bf 8f6f 	isb	sy
 80053b0:	f3bf 8f4f 	dsb	sy
 80053b4:	61bb      	str	r3, [r7, #24]
}
 80053b6:	bf00      	nop
 80053b8:	bf00      	nop
 80053ba:	e7fd      	b.n	80053b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80053bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80053be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01e      	beq.n	8005402 <xTaskCreateStatic+0xb2>
 80053c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d01b      	beq.n	8005402 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80053ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80053ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80053d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80053d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d6:	2202      	movs	r2, #2
 80053d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80053dc:	2300      	movs	r3, #0
 80053de:	9303      	str	r3, [sp, #12]
 80053e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e2:	9302      	str	r3, [sp, #8]
 80053e4:	f107 0314 	add.w	r3, r7, #20
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	68b9      	ldr	r1, [r7, #8]
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	f000 f850 	bl	800549a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80053fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80053fc:	f000 f8d6 	bl	80055ac <prvAddNewTaskToReadyList>
 8005400:	e001      	b.n	8005406 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005402:	2300      	movs	r3, #0
 8005404:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005406:	697b      	ldr	r3, [r7, #20]
	}
 8005408:	4618      	mov	r0, r3
 800540a:	3728      	adds	r7, #40	@ 0x28
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005410:	b580      	push	{r7, lr}
 8005412:	b08c      	sub	sp, #48	@ 0x30
 8005414:	af04      	add	r7, sp, #16
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	603b      	str	r3, [r7, #0]
 800541c:	4613      	mov	r3, r2
 800541e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005420:	88fb      	ldrh	r3, [r7, #6]
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	4618      	mov	r0, r3
 8005426:	f001 f9af 	bl	8006788 <pvPortMalloc>
 800542a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00e      	beq.n	8005450 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005432:	2054      	movs	r0, #84	@ 0x54
 8005434:	f001 f9a8 	bl	8006788 <pvPortMalloc>
 8005438:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d003      	beq.n	8005448 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	697a      	ldr	r2, [r7, #20]
 8005444:	631a      	str	r2, [r3, #48]	@ 0x30
 8005446:	e005      	b.n	8005454 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005448:	6978      	ldr	r0, [r7, #20]
 800544a:	f001 fa6b 	bl	8006924 <vPortFree>
 800544e:	e001      	b.n	8005454 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005450:	2300      	movs	r3, #0
 8005452:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d017      	beq.n	800548a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005462:	88fa      	ldrh	r2, [r7, #6]
 8005464:	2300      	movs	r3, #0
 8005466:	9303      	str	r3, [sp, #12]
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	9302      	str	r3, [sp, #8]
 800546c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546e:	9301      	str	r3, [sp, #4]
 8005470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	68b9      	ldr	r1, [r7, #8]
 8005478:	68f8      	ldr	r0, [r7, #12]
 800547a:	f000 f80e 	bl	800549a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800547e:	69f8      	ldr	r0, [r7, #28]
 8005480:	f000 f894 	bl	80055ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005484:	2301      	movs	r3, #1
 8005486:	61bb      	str	r3, [r7, #24]
 8005488:	e002      	b.n	8005490 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800548a:	f04f 33ff 	mov.w	r3, #4294967295
 800548e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005490:	69bb      	ldr	r3, [r7, #24]
	}
 8005492:	4618      	mov	r0, r3
 8005494:	3720      	adds	r7, #32
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b088      	sub	sp, #32
 800549e:	af00      	add	r7, sp, #0
 80054a0:	60f8      	str	r0, [r7, #12]
 80054a2:	60b9      	str	r1, [r7, #8]
 80054a4:	607a      	str	r2, [r7, #4]
 80054a6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80054a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80054b2:	3b01      	subs	r3, #1
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	4413      	add	r3, r2
 80054b8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	f023 0307 	bic.w	r3, r3, #7
 80054c0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	f003 0307 	and.w	r3, r3, #7
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00b      	beq.n	80054e4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80054cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d0:	f383 8811 	msr	BASEPRI, r3
 80054d4:	f3bf 8f6f 	isb	sy
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	617b      	str	r3, [r7, #20]
}
 80054de:	bf00      	nop
 80054e0:	bf00      	nop
 80054e2:	e7fd      	b.n	80054e0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d01f      	beq.n	800552a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80054ea:	2300      	movs	r3, #0
 80054ec:	61fb      	str	r3, [r7, #28]
 80054ee:	e012      	b.n	8005516 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	4413      	add	r3, r2
 80054f6:	7819      	ldrb	r1, [r3, #0]
 80054f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	4413      	add	r3, r2
 80054fe:	3334      	adds	r3, #52	@ 0x34
 8005500:	460a      	mov	r2, r1
 8005502:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	4413      	add	r3, r2
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d006      	beq.n	800551e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	3301      	adds	r3, #1
 8005514:	61fb      	str	r3, [r7, #28]
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	2b0f      	cmp	r3, #15
 800551a:	d9e9      	bls.n	80054f0 <prvInitialiseNewTask+0x56>
 800551c:	e000      	b.n	8005520 <prvInitialiseNewTask+0x86>
			{
				break;
 800551e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005522:	2200      	movs	r2, #0
 8005524:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005528:	e003      	b.n	8005532 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800552a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552c:	2200      	movs	r2, #0
 800552e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005534:	2b06      	cmp	r3, #6
 8005536:	d901      	bls.n	800553c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005538:	2306      	movs	r3, #6
 800553a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800553c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800553e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005540:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005544:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005546:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554a:	2200      	movs	r2, #0
 800554c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800554e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005550:	3304      	adds	r3, #4
 8005552:	4618      	mov	r0, r3
 8005554:	f7ff f985 	bl	8004862 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555a:	3318      	adds	r3, #24
 800555c:	4618      	mov	r0, r3
 800555e:	f7ff f980 	bl	8004862 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005564:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005566:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800556a:	f1c3 0207 	rsb	r2, r3, #7
 800556e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005570:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005574:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005576:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557a:	2200      	movs	r2, #0
 800557c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800557e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	68f9      	ldr	r1, [r7, #12]
 800558a:	69b8      	ldr	r0, [r7, #24]
 800558c:	f000 feee 	bl	800636c <pxPortInitialiseStack>
 8005590:	4602      	mov	r2, r0
 8005592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005594:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005598:	2b00      	cmp	r3, #0
 800559a:	d002      	beq.n	80055a2 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800559c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055a2:	bf00      	nop
 80055a4:	3720      	adds	r7, #32
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
	...

080055ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80055b4:	f001 f808 	bl	80065c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80055b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005664 <prvAddNewTaskToReadyList+0xb8>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3301      	adds	r3, #1
 80055be:	4a29      	ldr	r2, [pc, #164]	@ (8005664 <prvAddNewTaskToReadyList+0xb8>)
 80055c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80055c2:	4b29      	ldr	r3, [pc, #164]	@ (8005668 <prvAddNewTaskToReadyList+0xbc>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d109      	bne.n	80055de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80055ca:	4a27      	ldr	r2, [pc, #156]	@ (8005668 <prvAddNewTaskToReadyList+0xbc>)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80055d0:	4b24      	ldr	r3, [pc, #144]	@ (8005664 <prvAddNewTaskToReadyList+0xb8>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d110      	bne.n	80055fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80055d8:	f000 fbe4 	bl	8005da4 <prvInitialiseTaskLists>
 80055dc:	e00d      	b.n	80055fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80055de:	4b23      	ldr	r3, [pc, #140]	@ (800566c <prvAddNewTaskToReadyList+0xc0>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d109      	bne.n	80055fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80055e6:	4b20      	ldr	r3, [pc, #128]	@ (8005668 <prvAddNewTaskToReadyList+0xbc>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d802      	bhi.n	80055fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80055f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005668 <prvAddNewTaskToReadyList+0xbc>)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80055fa:	4b1d      	ldr	r3, [pc, #116]	@ (8005670 <prvAddNewTaskToReadyList+0xc4>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	3301      	adds	r3, #1
 8005600:	4a1b      	ldr	r2, [pc, #108]	@ (8005670 <prvAddNewTaskToReadyList+0xc4>)
 8005602:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005608:	2201      	movs	r2, #1
 800560a:	409a      	lsls	r2, r3
 800560c:	4b19      	ldr	r3, [pc, #100]	@ (8005674 <prvAddNewTaskToReadyList+0xc8>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4313      	orrs	r3, r2
 8005612:	4a18      	ldr	r2, [pc, #96]	@ (8005674 <prvAddNewTaskToReadyList+0xc8>)
 8005614:	6013      	str	r3, [r2, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800561a:	4613      	mov	r3, r2
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	4413      	add	r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	4a15      	ldr	r2, [pc, #84]	@ (8005678 <prvAddNewTaskToReadyList+0xcc>)
 8005624:	441a      	add	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	3304      	adds	r3, #4
 800562a:	4619      	mov	r1, r3
 800562c:	4610      	mov	r0, r2
 800562e:	f7ff f925 	bl	800487c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005632:	f000 fffb 	bl	800662c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005636:	4b0d      	ldr	r3, [pc, #52]	@ (800566c <prvAddNewTaskToReadyList+0xc0>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00e      	beq.n	800565c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800563e:	4b0a      	ldr	r3, [pc, #40]	@ (8005668 <prvAddNewTaskToReadyList+0xbc>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005648:	429a      	cmp	r2, r3
 800564a:	d207      	bcs.n	800565c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800564c:	4b0b      	ldr	r3, [pc, #44]	@ (800567c <prvAddNewTaskToReadyList+0xd0>)
 800564e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	f3bf 8f4f 	dsb	sy
 8005658:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800565c:	bf00      	nop
 800565e:	3708      	adds	r7, #8
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	200006b8 	.word	0x200006b8
 8005668:	200005b8 	.word	0x200005b8
 800566c:	200006c4 	.word	0x200006c4
 8005670:	200006d4 	.word	0x200006d4
 8005674:	200006c0 	.word	0x200006c0
 8005678:	200005bc 	.word	0x200005bc
 800567c:	e000ed04 	.word	0xe000ed04

08005680 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005688:	2300      	movs	r3, #0
 800568a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d018      	beq.n	80056c4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005692:	4b14      	ldr	r3, [pc, #80]	@ (80056e4 <vTaskDelay+0x64>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00b      	beq.n	80056b2 <vTaskDelay+0x32>
	__asm volatile
 800569a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569e:	f383 8811 	msr	BASEPRI, r3
 80056a2:	f3bf 8f6f 	isb	sy
 80056a6:	f3bf 8f4f 	dsb	sy
 80056aa:	60bb      	str	r3, [r7, #8]
}
 80056ac:	bf00      	nop
 80056ae:	bf00      	nop
 80056b0:	e7fd      	b.n	80056ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80056b2:	f000 f87d 	bl	80057b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80056b6:	2100      	movs	r1, #0
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f000 fdf1 	bl	80062a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80056be:	f000 f885 	bl	80057cc <xTaskResumeAll>
 80056c2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d107      	bne.n	80056da <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80056ca:	4b07      	ldr	r3, [pc, #28]	@ (80056e8 <vTaskDelay+0x68>)
 80056cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056d0:	601a      	str	r2, [r3, #0]
 80056d2:	f3bf 8f4f 	dsb	sy
 80056d6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80056da:	bf00      	nop
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	200006e0 	.word	0x200006e0
 80056e8:	e000ed04 	.word	0xe000ed04

080056ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b08a      	sub	sp, #40	@ 0x28
 80056f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80056f2:	2300      	movs	r3, #0
 80056f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80056f6:	2300      	movs	r3, #0
 80056f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80056fa:	463a      	mov	r2, r7
 80056fc:	1d39      	adds	r1, r7, #4
 80056fe:	f107 0308 	add.w	r3, r7, #8
 8005702:	4618      	mov	r0, r3
 8005704:	f7fb f800 	bl	8000708 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005708:	6839      	ldr	r1, [r7, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	9202      	str	r2, [sp, #8]
 8005710:	9301      	str	r3, [sp, #4]
 8005712:	2300      	movs	r3, #0
 8005714:	9300      	str	r3, [sp, #0]
 8005716:	2300      	movs	r3, #0
 8005718:	460a      	mov	r2, r1
 800571a:	491f      	ldr	r1, [pc, #124]	@ (8005798 <vTaskStartScheduler+0xac>)
 800571c:	481f      	ldr	r0, [pc, #124]	@ (800579c <vTaskStartScheduler+0xb0>)
 800571e:	f7ff fe17 	bl	8005350 <xTaskCreateStatic>
 8005722:	4603      	mov	r3, r0
 8005724:	4a1e      	ldr	r2, [pc, #120]	@ (80057a0 <vTaskStartScheduler+0xb4>)
 8005726:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005728:	4b1d      	ldr	r3, [pc, #116]	@ (80057a0 <vTaskStartScheduler+0xb4>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d002      	beq.n	8005736 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005730:	2301      	movs	r3, #1
 8005732:	617b      	str	r3, [r7, #20]
 8005734:	e001      	b.n	800573a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005736:	2300      	movs	r3, #0
 8005738:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2b01      	cmp	r3, #1
 800573e:	d116      	bne.n	800576e <vTaskStartScheduler+0x82>
	__asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	613b      	str	r3, [r7, #16]
}
 8005752:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005754:	4b13      	ldr	r3, [pc, #76]	@ (80057a4 <vTaskStartScheduler+0xb8>)
 8005756:	f04f 32ff 	mov.w	r2, #4294967295
 800575a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800575c:	4b12      	ldr	r3, [pc, #72]	@ (80057a8 <vTaskStartScheduler+0xbc>)
 800575e:	2201      	movs	r2, #1
 8005760:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005762:	4b12      	ldr	r3, [pc, #72]	@ (80057ac <vTaskStartScheduler+0xc0>)
 8005764:	2200      	movs	r2, #0
 8005766:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005768:	f000 fe8a 	bl	8006480 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800576c:	e00f      	b.n	800578e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005774:	d10b      	bne.n	800578e <vTaskStartScheduler+0xa2>
	__asm volatile
 8005776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800577a:	f383 8811 	msr	BASEPRI, r3
 800577e:	f3bf 8f6f 	isb	sy
 8005782:	f3bf 8f4f 	dsb	sy
 8005786:	60fb      	str	r3, [r7, #12]
}
 8005788:	bf00      	nop
 800578a:	bf00      	nop
 800578c:	e7fd      	b.n	800578a <vTaskStartScheduler+0x9e>
}
 800578e:	bf00      	nop
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	08007634 	.word	0x08007634
 800579c:	08005d75 	.word	0x08005d75
 80057a0:	200006dc 	.word	0x200006dc
 80057a4:	200006d8 	.word	0x200006d8
 80057a8:	200006c4 	.word	0x200006c4
 80057ac:	200006bc 	.word	0x200006bc

080057b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80057b0:	b480      	push	{r7}
 80057b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80057b4:	4b04      	ldr	r3, [pc, #16]	@ (80057c8 <vTaskSuspendAll+0x18>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	3301      	adds	r3, #1
 80057ba:	4a03      	ldr	r2, [pc, #12]	@ (80057c8 <vTaskSuspendAll+0x18>)
 80057bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80057be:	bf00      	nop
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr
 80057c8:	200006e0 	.word	0x200006e0

080057cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80057d2:	2300      	movs	r3, #0
 80057d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80057d6:	2300      	movs	r3, #0
 80057d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80057da:	4b42      	ldr	r3, [pc, #264]	@ (80058e4 <xTaskResumeAll+0x118>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d10b      	bne.n	80057fa <xTaskResumeAll+0x2e>
	__asm volatile
 80057e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e6:	f383 8811 	msr	BASEPRI, r3
 80057ea:	f3bf 8f6f 	isb	sy
 80057ee:	f3bf 8f4f 	dsb	sy
 80057f2:	603b      	str	r3, [r7, #0]
}
 80057f4:	bf00      	nop
 80057f6:	bf00      	nop
 80057f8:	e7fd      	b.n	80057f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80057fa:	f000 fee5 	bl	80065c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80057fe:	4b39      	ldr	r3, [pc, #228]	@ (80058e4 <xTaskResumeAll+0x118>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	3b01      	subs	r3, #1
 8005804:	4a37      	ldr	r2, [pc, #220]	@ (80058e4 <xTaskResumeAll+0x118>)
 8005806:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005808:	4b36      	ldr	r3, [pc, #216]	@ (80058e4 <xTaskResumeAll+0x118>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d161      	bne.n	80058d4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005810:	4b35      	ldr	r3, [pc, #212]	@ (80058e8 <xTaskResumeAll+0x11c>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d05d      	beq.n	80058d4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005818:	e02e      	b.n	8005878 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800581a:	4b34      	ldr	r3, [pc, #208]	@ (80058ec <xTaskResumeAll+0x120>)
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	3318      	adds	r3, #24
 8005826:	4618      	mov	r0, r3
 8005828:	f7ff f885 	bl	8004936 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	3304      	adds	r3, #4
 8005830:	4618      	mov	r0, r3
 8005832:	f7ff f880 	bl	8004936 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800583a:	2201      	movs	r2, #1
 800583c:	409a      	lsls	r2, r3
 800583e:	4b2c      	ldr	r3, [pc, #176]	@ (80058f0 <xTaskResumeAll+0x124>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4313      	orrs	r3, r2
 8005844:	4a2a      	ldr	r2, [pc, #168]	@ (80058f0 <xTaskResumeAll+0x124>)
 8005846:	6013      	str	r3, [r2, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800584c:	4613      	mov	r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	4413      	add	r3, r2
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	4a27      	ldr	r2, [pc, #156]	@ (80058f4 <xTaskResumeAll+0x128>)
 8005856:	441a      	add	r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	3304      	adds	r3, #4
 800585c:	4619      	mov	r1, r3
 800585e:	4610      	mov	r0, r2
 8005860:	f7ff f80c 	bl	800487c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005868:	4b23      	ldr	r3, [pc, #140]	@ (80058f8 <xTaskResumeAll+0x12c>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800586e:	429a      	cmp	r2, r3
 8005870:	d302      	bcc.n	8005878 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005872:	4b22      	ldr	r3, [pc, #136]	@ (80058fc <xTaskResumeAll+0x130>)
 8005874:	2201      	movs	r2, #1
 8005876:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005878:	4b1c      	ldr	r3, [pc, #112]	@ (80058ec <xTaskResumeAll+0x120>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1cc      	bne.n	800581a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005886:	f000 fb2b 	bl	8005ee0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800588a:	4b1d      	ldr	r3, [pc, #116]	@ (8005900 <xTaskResumeAll+0x134>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d010      	beq.n	80058b8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005896:	f000 f847 	bl	8005928 <xTaskIncrementTick>
 800589a:	4603      	mov	r3, r0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d002      	beq.n	80058a6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80058a0:	4b16      	ldr	r3, [pc, #88]	@ (80058fc <xTaskResumeAll+0x130>)
 80058a2:	2201      	movs	r2, #1
 80058a4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	3b01      	subs	r3, #1
 80058aa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1f1      	bne.n	8005896 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80058b2:	4b13      	ldr	r3, [pc, #76]	@ (8005900 <xTaskResumeAll+0x134>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80058b8:	4b10      	ldr	r3, [pc, #64]	@ (80058fc <xTaskResumeAll+0x130>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d009      	beq.n	80058d4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80058c0:	2301      	movs	r3, #1
 80058c2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80058c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005904 <xTaskResumeAll+0x138>)
 80058c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	f3bf 8f4f 	dsb	sy
 80058d0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80058d4:	f000 feaa 	bl	800662c <vPortExitCritical>

	return xAlreadyYielded;
 80058d8:	68bb      	ldr	r3, [r7, #8]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	200006e0 	.word	0x200006e0
 80058e8:	200006b8 	.word	0x200006b8
 80058ec:	20000678 	.word	0x20000678
 80058f0:	200006c0 	.word	0x200006c0
 80058f4:	200005bc 	.word	0x200005bc
 80058f8:	200005b8 	.word	0x200005b8
 80058fc:	200006cc 	.word	0x200006cc
 8005900:	200006c8 	.word	0x200006c8
 8005904:	e000ed04 	.word	0xe000ed04

08005908 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800590e:	4b05      	ldr	r3, [pc, #20]	@ (8005924 <xTaskGetTickCount+0x1c>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005914:	687b      	ldr	r3, [r7, #4]
}
 8005916:	4618      	mov	r0, r3
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	200006bc 	.word	0x200006bc

08005928 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005932:	4b4f      	ldr	r3, [pc, #316]	@ (8005a70 <xTaskIncrementTick+0x148>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	f040 808f 	bne.w	8005a5a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800593c:	4b4d      	ldr	r3, [pc, #308]	@ (8005a74 <xTaskIncrementTick+0x14c>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	3301      	adds	r3, #1
 8005942:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005944:	4a4b      	ldr	r2, [pc, #300]	@ (8005a74 <xTaskIncrementTick+0x14c>)
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d121      	bne.n	8005994 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005950:	4b49      	ldr	r3, [pc, #292]	@ (8005a78 <xTaskIncrementTick+0x150>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00b      	beq.n	8005972 <xTaskIncrementTick+0x4a>
	__asm volatile
 800595a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595e:	f383 8811 	msr	BASEPRI, r3
 8005962:	f3bf 8f6f 	isb	sy
 8005966:	f3bf 8f4f 	dsb	sy
 800596a:	603b      	str	r3, [r7, #0]
}
 800596c:	bf00      	nop
 800596e:	bf00      	nop
 8005970:	e7fd      	b.n	800596e <xTaskIncrementTick+0x46>
 8005972:	4b41      	ldr	r3, [pc, #260]	@ (8005a78 <xTaskIncrementTick+0x150>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	60fb      	str	r3, [r7, #12]
 8005978:	4b40      	ldr	r3, [pc, #256]	@ (8005a7c <xTaskIncrementTick+0x154>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a3e      	ldr	r2, [pc, #248]	@ (8005a78 <xTaskIncrementTick+0x150>)
 800597e:	6013      	str	r3, [r2, #0]
 8005980:	4a3e      	ldr	r2, [pc, #248]	@ (8005a7c <xTaskIncrementTick+0x154>)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	4b3e      	ldr	r3, [pc, #248]	@ (8005a80 <xTaskIncrementTick+0x158>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	3301      	adds	r3, #1
 800598c:	4a3c      	ldr	r2, [pc, #240]	@ (8005a80 <xTaskIncrementTick+0x158>)
 800598e:	6013      	str	r3, [r2, #0]
 8005990:	f000 faa6 	bl	8005ee0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005994:	4b3b      	ldr	r3, [pc, #236]	@ (8005a84 <xTaskIncrementTick+0x15c>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	429a      	cmp	r2, r3
 800599c:	d348      	bcc.n	8005a30 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800599e:	4b36      	ldr	r3, [pc, #216]	@ (8005a78 <xTaskIncrementTick+0x150>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d104      	bne.n	80059b2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059a8:	4b36      	ldr	r3, [pc, #216]	@ (8005a84 <xTaskIncrementTick+0x15c>)
 80059aa:	f04f 32ff 	mov.w	r2, #4294967295
 80059ae:	601a      	str	r2, [r3, #0]
					break;
 80059b0:	e03e      	b.n	8005a30 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059b2:	4b31      	ldr	r3, [pc, #196]	@ (8005a78 <xTaskIncrementTick+0x150>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d203      	bcs.n	80059d2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80059ca:	4a2e      	ldr	r2, [pc, #184]	@ (8005a84 <xTaskIncrementTick+0x15c>)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80059d0:	e02e      	b.n	8005a30 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	3304      	adds	r3, #4
 80059d6:	4618      	mov	r0, r3
 80059d8:	f7fe ffad 	bl	8004936 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d004      	beq.n	80059ee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	3318      	adds	r3, #24
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7fe ffa4 	bl	8004936 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f2:	2201      	movs	r2, #1
 80059f4:	409a      	lsls	r2, r3
 80059f6:	4b24      	ldr	r3, [pc, #144]	@ (8005a88 <xTaskIncrementTick+0x160>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	4a22      	ldr	r2, [pc, #136]	@ (8005a88 <xTaskIncrementTick+0x160>)
 80059fe:	6013      	str	r3, [r2, #0]
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a04:	4613      	mov	r3, r2
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	4413      	add	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	4a1f      	ldr	r2, [pc, #124]	@ (8005a8c <xTaskIncrementTick+0x164>)
 8005a0e:	441a      	add	r2, r3
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	3304      	adds	r3, #4
 8005a14:	4619      	mov	r1, r3
 8005a16:	4610      	mov	r0, r2
 8005a18:	f7fe ff30 	bl	800487c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a20:	4b1b      	ldr	r3, [pc, #108]	@ (8005a90 <xTaskIncrementTick+0x168>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d3b9      	bcc.n	800599e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a2e:	e7b6      	b.n	800599e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005a30:	4b17      	ldr	r3, [pc, #92]	@ (8005a90 <xTaskIncrementTick+0x168>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a36:	4915      	ldr	r1, [pc, #84]	@ (8005a8c <xTaskIncrementTick+0x164>)
 8005a38:	4613      	mov	r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	4413      	add	r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	440b      	add	r3, r1
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d901      	bls.n	8005a4c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005a4c:	4b11      	ldr	r3, [pc, #68]	@ (8005a94 <xTaskIncrementTick+0x16c>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d007      	beq.n	8005a64 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005a54:	2301      	movs	r3, #1
 8005a56:	617b      	str	r3, [r7, #20]
 8005a58:	e004      	b.n	8005a64 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a98 <xTaskIncrementTick+0x170>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	3301      	adds	r3, #1
 8005a60:	4a0d      	ldr	r2, [pc, #52]	@ (8005a98 <xTaskIncrementTick+0x170>)
 8005a62:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005a64:	697b      	ldr	r3, [r7, #20]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3718      	adds	r7, #24
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	200006e0 	.word	0x200006e0
 8005a74:	200006bc 	.word	0x200006bc
 8005a78:	20000670 	.word	0x20000670
 8005a7c:	20000674 	.word	0x20000674
 8005a80:	200006d0 	.word	0x200006d0
 8005a84:	200006d8 	.word	0x200006d8
 8005a88:	200006c0 	.word	0x200006c0
 8005a8c:	200005bc 	.word	0x200005bc
 8005a90:	200005b8 	.word	0x200005b8
 8005a94:	200006cc 	.word	0x200006cc
 8005a98:	200006c8 	.word	0x200006c8

08005a9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b087      	sub	sp, #28
 8005aa0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005aa2:	4b27      	ldr	r3, [pc, #156]	@ (8005b40 <vTaskSwitchContext+0xa4>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005aaa:	4b26      	ldr	r3, [pc, #152]	@ (8005b44 <vTaskSwitchContext+0xa8>)
 8005aac:	2201      	movs	r2, #1
 8005aae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ab0:	e040      	b.n	8005b34 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005ab2:	4b24      	ldr	r3, [pc, #144]	@ (8005b44 <vTaskSwitchContext+0xa8>)
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ab8:	4b23      	ldr	r3, [pc, #140]	@ (8005b48 <vTaskSwitchContext+0xac>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	fab3 f383 	clz	r3, r3
 8005ac4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005ac6:	7afb      	ldrb	r3, [r7, #11]
 8005ac8:	f1c3 031f 	rsb	r3, r3, #31
 8005acc:	617b      	str	r3, [r7, #20]
 8005ace:	491f      	ldr	r1, [pc, #124]	@ (8005b4c <vTaskSwitchContext+0xb0>)
 8005ad0:	697a      	ldr	r2, [r7, #20]
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	4413      	add	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	440b      	add	r3, r1
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10b      	bne.n	8005afa <vTaskSwitchContext+0x5e>
	__asm volatile
 8005ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae6:	f383 8811 	msr	BASEPRI, r3
 8005aea:	f3bf 8f6f 	isb	sy
 8005aee:	f3bf 8f4f 	dsb	sy
 8005af2:	607b      	str	r3, [r7, #4]
}
 8005af4:	bf00      	nop
 8005af6:	bf00      	nop
 8005af8:	e7fd      	b.n	8005af6 <vTaskSwitchContext+0x5a>
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	4613      	mov	r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	4413      	add	r3, r2
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4a11      	ldr	r2, [pc, #68]	@ (8005b4c <vTaskSwitchContext+0xb0>)
 8005b06:	4413      	add	r3, r2
 8005b08:	613b      	str	r3, [r7, #16]
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	605a      	str	r2, [r3, #4]
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	3308      	adds	r3, #8
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d104      	bne.n	8005b2a <vTaskSwitchContext+0x8e>
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	605a      	str	r2, [r3, #4]
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	4a07      	ldr	r2, [pc, #28]	@ (8005b50 <vTaskSwitchContext+0xb4>)
 8005b32:	6013      	str	r3, [r2, #0]
}
 8005b34:	bf00      	nop
 8005b36:	371c      	adds	r7, #28
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	200006e0 	.word	0x200006e0
 8005b44:	200006cc 	.word	0x200006cc
 8005b48:	200006c0 	.word	0x200006c0
 8005b4c:	200005bc 	.word	0x200005bc
 8005b50:	200005b8 	.word	0x200005b8

08005b54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10b      	bne.n	8005b7c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b68:	f383 8811 	msr	BASEPRI, r3
 8005b6c:	f3bf 8f6f 	isb	sy
 8005b70:	f3bf 8f4f 	dsb	sy
 8005b74:	60fb      	str	r3, [r7, #12]
}
 8005b76:	bf00      	nop
 8005b78:	bf00      	nop
 8005b7a:	e7fd      	b.n	8005b78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b7c:	4b07      	ldr	r3, [pc, #28]	@ (8005b9c <vTaskPlaceOnEventList+0x48>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	3318      	adds	r3, #24
 8005b82:	4619      	mov	r1, r3
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f7fe fe9d 	bl	80048c4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005b8a:	2101      	movs	r1, #1
 8005b8c:	6838      	ldr	r0, [r7, #0]
 8005b8e:	f000 fb87 	bl	80062a0 <prvAddCurrentTaskToDelayedList>
}
 8005b92:	bf00      	nop
 8005b94:	3710      	adds	r7, #16
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	200005b8 	.word	0x200005b8

08005ba0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b086      	sub	sp, #24
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10b      	bne.n	8005bce <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bba:	f383 8811 	msr	BASEPRI, r3
 8005bbe:	f3bf 8f6f 	isb	sy
 8005bc2:	f3bf 8f4f 	dsb	sy
 8005bc6:	60fb      	str	r3, [r7, #12]
}
 8005bc8:	bf00      	nop
 8005bca:	bf00      	nop
 8005bcc:	e7fd      	b.n	8005bca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	3318      	adds	r3, #24
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f7fe feaf 	bl	8004936 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8005c50 <xTaskRemoveFromEventList+0xb0>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d11c      	bne.n	8005c1a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	3304      	adds	r3, #4
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7fe fea6 	bl	8004936 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bee:	2201      	movs	r2, #1
 8005bf0:	409a      	lsls	r2, r3
 8005bf2:	4b18      	ldr	r3, [pc, #96]	@ (8005c54 <xTaskRemoveFromEventList+0xb4>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	4a16      	ldr	r2, [pc, #88]	@ (8005c54 <xTaskRemoveFromEventList+0xb4>)
 8005bfa:	6013      	str	r3, [r2, #0]
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c00:	4613      	mov	r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	4413      	add	r3, r2
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	4a13      	ldr	r2, [pc, #76]	@ (8005c58 <xTaskRemoveFromEventList+0xb8>)
 8005c0a:	441a      	add	r2, r3
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	3304      	adds	r3, #4
 8005c10:	4619      	mov	r1, r3
 8005c12:	4610      	mov	r0, r2
 8005c14:	f7fe fe32 	bl	800487c <vListInsertEnd>
 8005c18:	e005      	b.n	8005c26 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	3318      	adds	r3, #24
 8005c1e:	4619      	mov	r1, r3
 8005c20:	480e      	ldr	r0, [pc, #56]	@ (8005c5c <xTaskRemoveFromEventList+0xbc>)
 8005c22:	f7fe fe2b 	bl	800487c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c60 <xTaskRemoveFromEventList+0xc0>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d905      	bls.n	8005c40 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005c34:	2301      	movs	r3, #1
 8005c36:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005c38:	4b0a      	ldr	r3, [pc, #40]	@ (8005c64 <xTaskRemoveFromEventList+0xc4>)
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	e001      	b.n	8005c44 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005c40:	2300      	movs	r3, #0
 8005c42:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005c44:	697b      	ldr	r3, [r7, #20]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3718      	adds	r7, #24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	200006e0 	.word	0x200006e0
 8005c54:	200006c0 	.word	0x200006c0
 8005c58:	200005bc 	.word	0x200005bc
 8005c5c:	20000678 	.word	0x20000678
 8005c60:	200005b8 	.word	0x200005b8
 8005c64:	200006cc 	.word	0x200006cc

08005c68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005c70:	4b06      	ldr	r3, [pc, #24]	@ (8005c8c <vTaskInternalSetTimeOutState+0x24>)
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005c78:	4b05      	ldr	r3, [pc, #20]	@ (8005c90 <vTaskInternalSetTimeOutState+0x28>)
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	605a      	str	r2, [r3, #4]
}
 8005c80:	bf00      	nop
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr
 8005c8c:	200006d0 	.word	0x200006d0
 8005c90:	200006bc 	.word	0x200006bc

08005c94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b088      	sub	sp, #32
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10b      	bne.n	8005cbc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca8:	f383 8811 	msr	BASEPRI, r3
 8005cac:	f3bf 8f6f 	isb	sy
 8005cb0:	f3bf 8f4f 	dsb	sy
 8005cb4:	613b      	str	r3, [r7, #16]
}
 8005cb6:	bf00      	nop
 8005cb8:	bf00      	nop
 8005cba:	e7fd      	b.n	8005cb8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10b      	bne.n	8005cda <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc6:	f383 8811 	msr	BASEPRI, r3
 8005cca:	f3bf 8f6f 	isb	sy
 8005cce:	f3bf 8f4f 	dsb	sy
 8005cd2:	60fb      	str	r3, [r7, #12]
}
 8005cd4:	bf00      	nop
 8005cd6:	bf00      	nop
 8005cd8:	e7fd      	b.n	8005cd6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005cda:	f000 fc75 	bl	80065c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005cde:	4b1d      	ldr	r3, [pc, #116]	@ (8005d54 <xTaskCheckForTimeOut+0xc0>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	69ba      	ldr	r2, [r7, #24]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf6:	d102      	bne.n	8005cfe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	61fb      	str	r3, [r7, #28]
 8005cfc:	e023      	b.n	8005d46 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	4b15      	ldr	r3, [pc, #84]	@ (8005d58 <xTaskCheckForTimeOut+0xc4>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d007      	beq.n	8005d1a <xTaskCheckForTimeOut+0x86>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	69ba      	ldr	r2, [r7, #24]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d302      	bcc.n	8005d1a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005d14:	2301      	movs	r3, #1
 8005d16:	61fb      	str	r3, [r7, #28]
 8005d18:	e015      	b.n	8005d46 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d20b      	bcs.n	8005d3c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	1ad2      	subs	r2, r2, r3
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f7ff ff99 	bl	8005c68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005d36:	2300      	movs	r3, #0
 8005d38:	61fb      	str	r3, [r7, #28]
 8005d3a:	e004      	b.n	8005d46 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005d42:	2301      	movs	r3, #1
 8005d44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005d46:	f000 fc71 	bl	800662c <vPortExitCritical>

	return xReturn;
 8005d4a:	69fb      	ldr	r3, [r7, #28]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3720      	adds	r7, #32
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	200006bc 	.word	0x200006bc
 8005d58:	200006d0 	.word	0x200006d0

08005d5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005d60:	4b03      	ldr	r3, [pc, #12]	@ (8005d70 <vTaskMissedYield+0x14>)
 8005d62:	2201      	movs	r2, #1
 8005d64:	601a      	str	r2, [r3, #0]
}
 8005d66:	bf00      	nop
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	200006cc 	.word	0x200006cc

08005d74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005d7c:	f000 f852 	bl	8005e24 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005d80:	4b06      	ldr	r3, [pc, #24]	@ (8005d9c <prvIdleTask+0x28>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d9f9      	bls.n	8005d7c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005d88:	4b05      	ldr	r3, [pc, #20]	@ (8005da0 <prvIdleTask+0x2c>)
 8005d8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d8e:	601a      	str	r2, [r3, #0]
 8005d90:	f3bf 8f4f 	dsb	sy
 8005d94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005d98:	e7f0      	b.n	8005d7c <prvIdleTask+0x8>
 8005d9a:	bf00      	nop
 8005d9c:	200005bc 	.word	0x200005bc
 8005da0:	e000ed04 	.word	0xe000ed04

08005da4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005daa:	2300      	movs	r3, #0
 8005dac:	607b      	str	r3, [r7, #4]
 8005dae:	e00c      	b.n	8005dca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	4613      	mov	r3, r2
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	4413      	add	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4a12      	ldr	r2, [pc, #72]	@ (8005e04 <prvInitialiseTaskLists+0x60>)
 8005dbc:	4413      	add	r3, r2
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f7fe fd2f 	bl	8004822 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	607b      	str	r3, [r7, #4]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2b06      	cmp	r3, #6
 8005dce:	d9ef      	bls.n	8005db0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005dd0:	480d      	ldr	r0, [pc, #52]	@ (8005e08 <prvInitialiseTaskLists+0x64>)
 8005dd2:	f7fe fd26 	bl	8004822 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005dd6:	480d      	ldr	r0, [pc, #52]	@ (8005e0c <prvInitialiseTaskLists+0x68>)
 8005dd8:	f7fe fd23 	bl	8004822 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005ddc:	480c      	ldr	r0, [pc, #48]	@ (8005e10 <prvInitialiseTaskLists+0x6c>)
 8005dde:	f7fe fd20 	bl	8004822 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005de2:	480c      	ldr	r0, [pc, #48]	@ (8005e14 <prvInitialiseTaskLists+0x70>)
 8005de4:	f7fe fd1d 	bl	8004822 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005de8:	480b      	ldr	r0, [pc, #44]	@ (8005e18 <prvInitialiseTaskLists+0x74>)
 8005dea:	f7fe fd1a 	bl	8004822 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005dee:	4b0b      	ldr	r3, [pc, #44]	@ (8005e1c <prvInitialiseTaskLists+0x78>)
 8005df0:	4a05      	ldr	r2, [pc, #20]	@ (8005e08 <prvInitialiseTaskLists+0x64>)
 8005df2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005df4:	4b0a      	ldr	r3, [pc, #40]	@ (8005e20 <prvInitialiseTaskLists+0x7c>)
 8005df6:	4a05      	ldr	r2, [pc, #20]	@ (8005e0c <prvInitialiseTaskLists+0x68>)
 8005df8:	601a      	str	r2, [r3, #0]
}
 8005dfa:	bf00      	nop
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	200005bc 	.word	0x200005bc
 8005e08:	20000648 	.word	0x20000648
 8005e0c:	2000065c 	.word	0x2000065c
 8005e10:	20000678 	.word	0x20000678
 8005e14:	2000068c 	.word	0x2000068c
 8005e18:	200006a4 	.word	0x200006a4
 8005e1c:	20000670 	.word	0x20000670
 8005e20:	20000674 	.word	0x20000674

08005e24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e2a:	e019      	b.n	8005e60 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005e2c:	f000 fbcc 	bl	80065c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e30:	4b10      	ldr	r3, [pc, #64]	@ (8005e74 <prvCheckTasksWaitingTermination+0x50>)
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	3304      	adds	r3, #4
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7fe fd7a 	bl	8004936 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005e42:	4b0d      	ldr	r3, [pc, #52]	@ (8005e78 <prvCheckTasksWaitingTermination+0x54>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	3b01      	subs	r3, #1
 8005e48:	4a0b      	ldr	r2, [pc, #44]	@ (8005e78 <prvCheckTasksWaitingTermination+0x54>)
 8005e4a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8005e7c <prvCheckTasksWaitingTermination+0x58>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	3b01      	subs	r3, #1
 8005e52:	4a0a      	ldr	r2, [pc, #40]	@ (8005e7c <prvCheckTasksWaitingTermination+0x58>)
 8005e54:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005e56:	f000 fbe9 	bl	800662c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f810 	bl	8005e80 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e60:	4b06      	ldr	r3, [pc, #24]	@ (8005e7c <prvCheckTasksWaitingTermination+0x58>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1e1      	bne.n	8005e2c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005e68:	bf00      	nop
 8005e6a:	bf00      	nop
 8005e6c:	3708      	adds	r7, #8
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	2000068c 	.word	0x2000068c
 8005e78:	200006b8 	.word	0x200006b8
 8005e7c:	200006a0 	.word	0x200006a0

08005e80 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d108      	bne.n	8005ea4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e96:	4618      	mov	r0, r3
 8005e98:	f000 fd44 	bl	8006924 <vPortFree>
				vPortFree( pxTCB );
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f000 fd41 	bl	8006924 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005ea2:	e019      	b.n	8005ed8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d103      	bne.n	8005eb6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 fd38 	bl	8006924 <vPortFree>
	}
 8005eb4:	e010      	b.n	8005ed8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d00b      	beq.n	8005ed8 <prvDeleteTCB+0x58>
	__asm volatile
 8005ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec4:	f383 8811 	msr	BASEPRI, r3
 8005ec8:	f3bf 8f6f 	isb	sy
 8005ecc:	f3bf 8f4f 	dsb	sy
 8005ed0:	60fb      	str	r3, [r7, #12]
}
 8005ed2:	bf00      	nop
 8005ed4:	bf00      	nop
 8005ed6:	e7fd      	b.n	8005ed4 <prvDeleteTCB+0x54>
	}
 8005ed8:	bf00      	nop
 8005eda:	3710      	adds	r7, #16
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b083      	sub	sp, #12
 8005ee4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8005f18 <prvResetNextTaskUnblockTime+0x38>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d104      	bne.n	8005efa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8005f1c <prvResetNextTaskUnblockTime+0x3c>)
 8005ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ef8:	e008      	b.n	8005f0c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005efa:	4b07      	ldr	r3, [pc, #28]	@ (8005f18 <prvResetNextTaskUnblockTime+0x38>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	4a04      	ldr	r2, [pc, #16]	@ (8005f1c <prvResetNextTaskUnblockTime+0x3c>)
 8005f0a:	6013      	str	r3, [r2, #0]
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr
 8005f18:	20000670 	.word	0x20000670
 8005f1c:	200006d8 	.word	0x200006d8

08005f20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005f26:	4b0b      	ldr	r3, [pc, #44]	@ (8005f54 <xTaskGetSchedulerState+0x34>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d102      	bne.n	8005f34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	607b      	str	r3, [r7, #4]
 8005f32:	e008      	b.n	8005f46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f34:	4b08      	ldr	r3, [pc, #32]	@ (8005f58 <xTaskGetSchedulerState+0x38>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d102      	bne.n	8005f42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	607b      	str	r3, [r7, #4]
 8005f40:	e001      	b.n	8005f46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005f42:	2300      	movs	r3, #0
 8005f44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005f46:	687b      	ldr	r3, [r7, #4]
	}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr
 8005f54:	200006c4 	.word	0x200006c4
 8005f58:	200006e0 	.word	0x200006e0

08005f5c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d05e      	beq.n	8006030 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f76:	4b31      	ldr	r3, [pc, #196]	@ (800603c <xTaskPriorityInherit+0xe0>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d24e      	bcs.n	800601e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	db06      	blt.n	8005f96 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f88:	4b2c      	ldr	r3, [pc, #176]	@ (800603c <xTaskPriorityInherit+0xe0>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f8e:	f1c3 0207 	rsb	r2, r3, #7
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	6959      	ldr	r1, [r3, #20]
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	4413      	add	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4a26      	ldr	r2, [pc, #152]	@ (8006040 <xTaskPriorityInherit+0xe4>)
 8005fa8:	4413      	add	r3, r2
 8005faa:	4299      	cmp	r1, r3
 8005fac:	d12f      	bne.n	800600e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	3304      	adds	r3, #4
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7fe fcbf 	bl	8004936 <uxListRemove>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d10a      	bne.n	8005fd4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc8:	43da      	mvns	r2, r3
 8005fca:	4b1e      	ldr	r3, [pc, #120]	@ (8006044 <xTaskPriorityInherit+0xe8>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4013      	ands	r3, r2
 8005fd0:	4a1c      	ldr	r2, [pc, #112]	@ (8006044 <xTaskPriorityInherit+0xe8>)
 8005fd2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005fd4:	4b19      	ldr	r3, [pc, #100]	@ (800603c <xTaskPriorityInherit+0xe0>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	409a      	lsls	r2, r3
 8005fe6:	4b17      	ldr	r3, [pc, #92]	@ (8006044 <xTaskPriorityInherit+0xe8>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	4a15      	ldr	r2, [pc, #84]	@ (8006044 <xTaskPriorityInherit+0xe8>)
 8005fee:	6013      	str	r3, [r2, #0]
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ff4:	4613      	mov	r3, r2
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4413      	add	r3, r2
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	4a10      	ldr	r2, [pc, #64]	@ (8006040 <xTaskPriorityInherit+0xe4>)
 8005ffe:	441a      	add	r2, r3
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	3304      	adds	r3, #4
 8006004:	4619      	mov	r1, r3
 8006006:	4610      	mov	r0, r2
 8006008:	f7fe fc38 	bl	800487c <vListInsertEnd>
 800600c:	e004      	b.n	8006018 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800600e:	4b0b      	ldr	r3, [pc, #44]	@ (800603c <xTaskPriorityInherit+0xe0>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006018:	2301      	movs	r3, #1
 800601a:	60fb      	str	r3, [r7, #12]
 800601c:	e008      	b.n	8006030 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006022:	4b06      	ldr	r3, [pc, #24]	@ (800603c <xTaskPriorityInherit+0xe0>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006028:	429a      	cmp	r2, r3
 800602a:	d201      	bcs.n	8006030 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800602c:	2301      	movs	r3, #1
 800602e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006030:	68fb      	ldr	r3, [r7, #12]
	}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	200005b8 	.word	0x200005b8
 8006040:	200005bc 	.word	0x200005bc
 8006044:	200006c0 	.word	0x200006c0

08006048 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006054:	2300      	movs	r3, #0
 8006056:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d070      	beq.n	8006140 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800605e:	4b3b      	ldr	r3, [pc, #236]	@ (800614c <xTaskPriorityDisinherit+0x104>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	429a      	cmp	r2, r3
 8006066:	d00b      	beq.n	8006080 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606c:	f383 8811 	msr	BASEPRI, r3
 8006070:	f3bf 8f6f 	isb	sy
 8006074:	f3bf 8f4f 	dsb	sy
 8006078:	60fb      	str	r3, [r7, #12]
}
 800607a:	bf00      	nop
 800607c:	bf00      	nop
 800607e:	e7fd      	b.n	800607c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006084:	2b00      	cmp	r3, #0
 8006086:	d10b      	bne.n	80060a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800608c:	f383 8811 	msr	BASEPRI, r3
 8006090:	f3bf 8f6f 	isb	sy
 8006094:	f3bf 8f4f 	dsb	sy
 8006098:	60bb      	str	r3, [r7, #8]
}
 800609a:	bf00      	nop
 800609c:	bf00      	nop
 800609e:	e7fd      	b.n	800609c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060a4:	1e5a      	subs	r2, r3, #1
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d044      	beq.n	8006140 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d140      	bne.n	8006140 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	3304      	adds	r3, #4
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fe fc37 	bl	8004936 <uxListRemove>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d115      	bne.n	80060fa <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060d2:	491f      	ldr	r1, [pc, #124]	@ (8006150 <xTaskPriorityDisinherit+0x108>)
 80060d4:	4613      	mov	r3, r2
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	4413      	add	r3, r2
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	440b      	add	r3, r1
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d10a      	bne.n	80060fa <xTaskPriorityDisinherit+0xb2>
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e8:	2201      	movs	r2, #1
 80060ea:	fa02 f303 	lsl.w	r3, r2, r3
 80060ee:	43da      	mvns	r2, r3
 80060f0:	4b18      	ldr	r3, [pc, #96]	@ (8006154 <xTaskPriorityDisinherit+0x10c>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4013      	ands	r3, r2
 80060f6:	4a17      	ldr	r2, [pc, #92]	@ (8006154 <xTaskPriorityDisinherit+0x10c>)
 80060f8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006106:	f1c3 0207 	rsb	r2, r3, #7
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006112:	2201      	movs	r2, #1
 8006114:	409a      	lsls	r2, r3
 8006116:	4b0f      	ldr	r3, [pc, #60]	@ (8006154 <xTaskPriorityDisinherit+0x10c>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4313      	orrs	r3, r2
 800611c:	4a0d      	ldr	r2, [pc, #52]	@ (8006154 <xTaskPriorityDisinherit+0x10c>)
 800611e:	6013      	str	r3, [r2, #0]
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006124:	4613      	mov	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	4413      	add	r3, r2
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	4a08      	ldr	r2, [pc, #32]	@ (8006150 <xTaskPriorityDisinherit+0x108>)
 800612e:	441a      	add	r2, r3
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	3304      	adds	r3, #4
 8006134:	4619      	mov	r1, r3
 8006136:	4610      	mov	r0, r2
 8006138:	f7fe fba0 	bl	800487c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800613c:	2301      	movs	r3, #1
 800613e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006140:	697b      	ldr	r3, [r7, #20]
	}
 8006142:	4618      	mov	r0, r3
 8006144:	3718      	adds	r7, #24
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}
 800614a:	bf00      	nop
 800614c:	200005b8 	.word	0x200005b8
 8006150:	200005bc 	.word	0x200005bc
 8006154:	200006c0 	.word	0x200006c0

08006158 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006158:	b580      	push	{r7, lr}
 800615a:	b088      	sub	sp, #32
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006166:	2301      	movs	r3, #1
 8006168:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d079      	beq.n	8006264 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006174:	2b00      	cmp	r3, #0
 8006176:	d10b      	bne.n	8006190 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617c:	f383 8811 	msr	BASEPRI, r3
 8006180:	f3bf 8f6f 	isb	sy
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	60fb      	str	r3, [r7, #12]
}
 800618a:	bf00      	nop
 800618c:	bf00      	nop
 800618e:	e7fd      	b.n	800618c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	429a      	cmp	r2, r3
 8006198:	d902      	bls.n	80061a0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	61fb      	str	r3, [r7, #28]
 800619e:	e002      	b.n	80061a6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061aa:	69fa      	ldr	r2, [r7, #28]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d059      	beq.n	8006264 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80061b0:	69bb      	ldr	r3, [r7, #24]
 80061b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d154      	bne.n	8006264 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80061ba:	4b2c      	ldr	r3, [pc, #176]	@ (800626c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	69ba      	ldr	r2, [r7, #24]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d10b      	bne.n	80061dc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80061c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061c8:	f383 8811 	msr	BASEPRI, r3
 80061cc:	f3bf 8f6f 	isb	sy
 80061d0:	f3bf 8f4f 	dsb	sy
 80061d4:	60bb      	str	r3, [r7, #8]
}
 80061d6:	bf00      	nop
 80061d8:	bf00      	nop
 80061da:	e7fd      	b.n	80061d8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	69fa      	ldr	r2, [r7, #28]
 80061e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	db04      	blt.n	80061fa <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	f1c3 0207 	rsb	r2, r3, #7
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	6959      	ldr	r1, [r3, #20]
 80061fe:	693a      	ldr	r2, [r7, #16]
 8006200:	4613      	mov	r3, r2
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	4413      	add	r3, r2
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	4a19      	ldr	r2, [pc, #100]	@ (8006270 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800620a:	4413      	add	r3, r2
 800620c:	4299      	cmp	r1, r3
 800620e:	d129      	bne.n	8006264 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	3304      	adds	r3, #4
 8006214:	4618      	mov	r0, r3
 8006216:	f7fe fb8e 	bl	8004936 <uxListRemove>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d10a      	bne.n	8006236 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006224:	2201      	movs	r2, #1
 8006226:	fa02 f303 	lsl.w	r3, r2, r3
 800622a:	43da      	mvns	r2, r3
 800622c:	4b11      	ldr	r3, [pc, #68]	@ (8006274 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4013      	ands	r3, r2
 8006232:	4a10      	ldr	r2, [pc, #64]	@ (8006274 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006234:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623a:	2201      	movs	r2, #1
 800623c:	409a      	lsls	r2, r3
 800623e:	4b0d      	ldr	r3, [pc, #52]	@ (8006274 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4313      	orrs	r3, r2
 8006244:	4a0b      	ldr	r2, [pc, #44]	@ (8006274 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006246:	6013      	str	r3, [r2, #0]
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800624c:	4613      	mov	r3, r2
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	4413      	add	r3, r2
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	4a06      	ldr	r2, [pc, #24]	@ (8006270 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006256:	441a      	add	r2, r3
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	3304      	adds	r3, #4
 800625c:	4619      	mov	r1, r3
 800625e:	4610      	mov	r0, r2
 8006260:	f7fe fb0c 	bl	800487c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006264:	bf00      	nop
 8006266:	3720      	adds	r7, #32
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	200005b8 	.word	0x200005b8
 8006270:	200005bc 	.word	0x200005bc
 8006274:	200006c0 	.word	0x200006c0

08006278 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006278:	b480      	push	{r7}
 800627a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800627c:	4b07      	ldr	r3, [pc, #28]	@ (800629c <pvTaskIncrementMutexHeldCount+0x24>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d004      	beq.n	800628e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006284:	4b05      	ldr	r3, [pc, #20]	@ (800629c <pvTaskIncrementMutexHeldCount+0x24>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800628a:	3201      	adds	r2, #1
 800628c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800628e:	4b03      	ldr	r3, [pc, #12]	@ (800629c <pvTaskIncrementMutexHeldCount+0x24>)
 8006290:	681b      	ldr	r3, [r3, #0]
	}
 8006292:	4618      	mov	r0, r3
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr
 800629c:	200005b8 	.word	0x200005b8

080062a0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80062aa:	4b29      	ldr	r3, [pc, #164]	@ (8006350 <prvAddCurrentTaskToDelayedList+0xb0>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062b0:	4b28      	ldr	r3, [pc, #160]	@ (8006354 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3304      	adds	r3, #4
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7fe fb3d 	bl	8004936 <uxListRemove>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d10b      	bne.n	80062da <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80062c2:	4b24      	ldr	r3, [pc, #144]	@ (8006354 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c8:	2201      	movs	r2, #1
 80062ca:	fa02 f303 	lsl.w	r3, r2, r3
 80062ce:	43da      	mvns	r2, r3
 80062d0:	4b21      	ldr	r3, [pc, #132]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4013      	ands	r3, r2
 80062d6:	4a20      	ldr	r2, [pc, #128]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062d8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e0:	d10a      	bne.n	80062f8 <prvAddCurrentTaskToDelayedList+0x58>
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d007      	beq.n	80062f8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062e8:	4b1a      	ldr	r3, [pc, #104]	@ (8006354 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	3304      	adds	r3, #4
 80062ee:	4619      	mov	r1, r3
 80062f0:	481a      	ldr	r0, [pc, #104]	@ (800635c <prvAddCurrentTaskToDelayedList+0xbc>)
 80062f2:	f7fe fac3 	bl	800487c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80062f6:	e026      	b.n	8006346 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80062f8:	68fa      	ldr	r2, [r7, #12]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4413      	add	r3, r2
 80062fe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006300:	4b14      	ldr	r3, [pc, #80]	@ (8006354 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68ba      	ldr	r2, [r7, #8]
 8006306:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006308:	68ba      	ldr	r2, [r7, #8]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	429a      	cmp	r2, r3
 800630e:	d209      	bcs.n	8006324 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006310:	4b13      	ldr	r3, [pc, #76]	@ (8006360 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	4b0f      	ldr	r3, [pc, #60]	@ (8006354 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	3304      	adds	r3, #4
 800631a:	4619      	mov	r1, r3
 800631c:	4610      	mov	r0, r2
 800631e:	f7fe fad1 	bl	80048c4 <vListInsert>
}
 8006322:	e010      	b.n	8006346 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006324:	4b0f      	ldr	r3, [pc, #60]	@ (8006364 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	4b0a      	ldr	r3, [pc, #40]	@ (8006354 <prvAddCurrentTaskToDelayedList+0xb4>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3304      	adds	r3, #4
 800632e:	4619      	mov	r1, r3
 8006330:	4610      	mov	r0, r2
 8006332:	f7fe fac7 	bl	80048c4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006336:	4b0c      	ldr	r3, [pc, #48]	@ (8006368 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	68ba      	ldr	r2, [r7, #8]
 800633c:	429a      	cmp	r2, r3
 800633e:	d202      	bcs.n	8006346 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006340:	4a09      	ldr	r2, [pc, #36]	@ (8006368 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	6013      	str	r3, [r2, #0]
}
 8006346:	bf00      	nop
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	200006bc 	.word	0x200006bc
 8006354:	200005b8 	.word	0x200005b8
 8006358:	200006c0 	.word	0x200006c0
 800635c:	200006a4 	.word	0x200006a4
 8006360:	20000674 	.word	0x20000674
 8006364:	20000670 	.word	0x20000670
 8006368:	200006d8 	.word	0x200006d8

0800636c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800636c:	b480      	push	{r7}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	3b04      	subs	r3, #4
 800637c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006384:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	3b04      	subs	r3, #4
 800638a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	f023 0201 	bic.w	r2, r3, #1
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	3b04      	subs	r3, #4
 800639a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800639c:	4a0c      	ldr	r2, [pc, #48]	@ (80063d0 <pxPortInitialiseStack+0x64>)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	3b14      	subs	r3, #20
 80063a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	3b04      	subs	r3, #4
 80063b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f06f 0202 	mvn.w	r2, #2
 80063ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	3b20      	subs	r3, #32
 80063c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80063c2:	68fb      	ldr	r3, [r7, #12]
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3714      	adds	r7, #20
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	080063d5 	.word	0x080063d5

080063d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80063d4:	b480      	push	{r7}
 80063d6:	b085      	sub	sp, #20
 80063d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80063da:	2300      	movs	r3, #0
 80063dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80063de:	4b13      	ldr	r3, [pc, #76]	@ (800642c <prvTaskExitError+0x58>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e6:	d00b      	beq.n	8006400 <prvTaskExitError+0x2c>
	__asm volatile
 80063e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ec:	f383 8811 	msr	BASEPRI, r3
 80063f0:	f3bf 8f6f 	isb	sy
 80063f4:	f3bf 8f4f 	dsb	sy
 80063f8:	60fb      	str	r3, [r7, #12]
}
 80063fa:	bf00      	nop
 80063fc:	bf00      	nop
 80063fe:	e7fd      	b.n	80063fc <prvTaskExitError+0x28>
	__asm volatile
 8006400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006404:	f383 8811 	msr	BASEPRI, r3
 8006408:	f3bf 8f6f 	isb	sy
 800640c:	f3bf 8f4f 	dsb	sy
 8006410:	60bb      	str	r3, [r7, #8]
}
 8006412:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006414:	bf00      	nop
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d0fc      	beq.n	8006416 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800641c:	bf00      	nop
 800641e:	bf00      	nop
 8006420:	3714      	adds	r7, #20
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	2000000c 	.word	0x2000000c

08006430 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006430:	4b07      	ldr	r3, [pc, #28]	@ (8006450 <pxCurrentTCBConst2>)
 8006432:	6819      	ldr	r1, [r3, #0]
 8006434:	6808      	ldr	r0, [r1, #0]
 8006436:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800643a:	f380 8809 	msr	PSP, r0
 800643e:	f3bf 8f6f 	isb	sy
 8006442:	f04f 0000 	mov.w	r0, #0
 8006446:	f380 8811 	msr	BASEPRI, r0
 800644a:	4770      	bx	lr
 800644c:	f3af 8000 	nop.w

08006450 <pxCurrentTCBConst2>:
 8006450:	200005b8 	.word	0x200005b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006454:	bf00      	nop
 8006456:	bf00      	nop

08006458 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006458:	4808      	ldr	r0, [pc, #32]	@ (800647c <prvPortStartFirstTask+0x24>)
 800645a:	6800      	ldr	r0, [r0, #0]
 800645c:	6800      	ldr	r0, [r0, #0]
 800645e:	f380 8808 	msr	MSP, r0
 8006462:	f04f 0000 	mov.w	r0, #0
 8006466:	f380 8814 	msr	CONTROL, r0
 800646a:	b662      	cpsie	i
 800646c:	b661      	cpsie	f
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	df00      	svc	0
 8006478:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800647a:	bf00      	nop
 800647c:	e000ed08 	.word	0xe000ed08

08006480 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006486:	4b47      	ldr	r3, [pc, #284]	@ (80065a4 <xPortStartScheduler+0x124>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a47      	ldr	r2, [pc, #284]	@ (80065a8 <xPortStartScheduler+0x128>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d10b      	bne.n	80064a8 <xPortStartScheduler+0x28>
	__asm volatile
 8006490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006494:	f383 8811 	msr	BASEPRI, r3
 8006498:	f3bf 8f6f 	isb	sy
 800649c:	f3bf 8f4f 	dsb	sy
 80064a0:	60fb      	str	r3, [r7, #12]
}
 80064a2:	bf00      	nop
 80064a4:	bf00      	nop
 80064a6:	e7fd      	b.n	80064a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80064a8:	4b3e      	ldr	r3, [pc, #248]	@ (80065a4 <xPortStartScheduler+0x124>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a3f      	ldr	r2, [pc, #252]	@ (80065ac <xPortStartScheduler+0x12c>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d10b      	bne.n	80064ca <xPortStartScheduler+0x4a>
	__asm volatile
 80064b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b6:	f383 8811 	msr	BASEPRI, r3
 80064ba:	f3bf 8f6f 	isb	sy
 80064be:	f3bf 8f4f 	dsb	sy
 80064c2:	613b      	str	r3, [r7, #16]
}
 80064c4:	bf00      	nop
 80064c6:	bf00      	nop
 80064c8:	e7fd      	b.n	80064c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80064ca:	4b39      	ldr	r3, [pc, #228]	@ (80065b0 <xPortStartScheduler+0x130>)
 80064cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	22ff      	movs	r2, #255	@ 0xff
 80064da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80064e4:	78fb      	ldrb	r3, [r7, #3]
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80064ec:	b2da      	uxtb	r2, r3
 80064ee:	4b31      	ldr	r3, [pc, #196]	@ (80065b4 <xPortStartScheduler+0x134>)
 80064f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80064f2:	4b31      	ldr	r3, [pc, #196]	@ (80065b8 <xPortStartScheduler+0x138>)
 80064f4:	2207      	movs	r2, #7
 80064f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80064f8:	e009      	b.n	800650e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80064fa:	4b2f      	ldr	r3, [pc, #188]	@ (80065b8 <xPortStartScheduler+0x138>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	3b01      	subs	r3, #1
 8006500:	4a2d      	ldr	r2, [pc, #180]	@ (80065b8 <xPortStartScheduler+0x138>)
 8006502:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006504:	78fb      	ldrb	r3, [r7, #3]
 8006506:	b2db      	uxtb	r3, r3
 8006508:	005b      	lsls	r3, r3, #1
 800650a:	b2db      	uxtb	r3, r3
 800650c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800650e:	78fb      	ldrb	r3, [r7, #3]
 8006510:	b2db      	uxtb	r3, r3
 8006512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006516:	2b80      	cmp	r3, #128	@ 0x80
 8006518:	d0ef      	beq.n	80064fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800651a:	4b27      	ldr	r3, [pc, #156]	@ (80065b8 <xPortStartScheduler+0x138>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f1c3 0307 	rsb	r3, r3, #7
 8006522:	2b04      	cmp	r3, #4
 8006524:	d00b      	beq.n	800653e <xPortStartScheduler+0xbe>
	__asm volatile
 8006526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652a:	f383 8811 	msr	BASEPRI, r3
 800652e:	f3bf 8f6f 	isb	sy
 8006532:	f3bf 8f4f 	dsb	sy
 8006536:	60bb      	str	r3, [r7, #8]
}
 8006538:	bf00      	nop
 800653a:	bf00      	nop
 800653c:	e7fd      	b.n	800653a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800653e:	4b1e      	ldr	r3, [pc, #120]	@ (80065b8 <xPortStartScheduler+0x138>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	021b      	lsls	r3, r3, #8
 8006544:	4a1c      	ldr	r2, [pc, #112]	@ (80065b8 <xPortStartScheduler+0x138>)
 8006546:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006548:	4b1b      	ldr	r3, [pc, #108]	@ (80065b8 <xPortStartScheduler+0x138>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006550:	4a19      	ldr	r2, [pc, #100]	@ (80065b8 <xPortStartScheduler+0x138>)
 8006552:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	b2da      	uxtb	r2, r3
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800655c:	4b17      	ldr	r3, [pc, #92]	@ (80065bc <xPortStartScheduler+0x13c>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a16      	ldr	r2, [pc, #88]	@ (80065bc <xPortStartScheduler+0x13c>)
 8006562:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006566:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006568:	4b14      	ldr	r3, [pc, #80]	@ (80065bc <xPortStartScheduler+0x13c>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a13      	ldr	r2, [pc, #76]	@ (80065bc <xPortStartScheduler+0x13c>)
 800656e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006572:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006574:	f000 f8da 	bl	800672c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006578:	4b11      	ldr	r3, [pc, #68]	@ (80065c0 <xPortStartScheduler+0x140>)
 800657a:	2200      	movs	r2, #0
 800657c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800657e:	f000 f8f9 	bl	8006774 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006582:	4b10      	ldr	r3, [pc, #64]	@ (80065c4 <xPortStartScheduler+0x144>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a0f      	ldr	r2, [pc, #60]	@ (80065c4 <xPortStartScheduler+0x144>)
 8006588:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800658c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800658e:	f7ff ff63 	bl	8006458 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006592:	f7ff fa83 	bl	8005a9c <vTaskSwitchContext>
	prvTaskExitError();
 8006596:	f7ff ff1d 	bl	80063d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3718      	adds	r7, #24
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	e000ed00 	.word	0xe000ed00
 80065a8:	410fc271 	.word	0x410fc271
 80065ac:	410fc270 	.word	0x410fc270
 80065b0:	e000e400 	.word	0xe000e400
 80065b4:	200006e4 	.word	0x200006e4
 80065b8:	200006e8 	.word	0x200006e8
 80065bc:	e000ed20 	.word	0xe000ed20
 80065c0:	2000000c 	.word	0x2000000c
 80065c4:	e000ef34 	.word	0xe000ef34

080065c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
	__asm volatile
 80065ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d2:	f383 8811 	msr	BASEPRI, r3
 80065d6:	f3bf 8f6f 	isb	sy
 80065da:	f3bf 8f4f 	dsb	sy
 80065de:	607b      	str	r3, [r7, #4]
}
 80065e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80065e2:	4b10      	ldr	r3, [pc, #64]	@ (8006624 <vPortEnterCritical+0x5c>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	3301      	adds	r3, #1
 80065e8:	4a0e      	ldr	r2, [pc, #56]	@ (8006624 <vPortEnterCritical+0x5c>)
 80065ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80065ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006624 <vPortEnterCritical+0x5c>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d110      	bne.n	8006616 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80065f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006628 <vPortEnterCritical+0x60>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00b      	beq.n	8006616 <vPortEnterCritical+0x4e>
	__asm volatile
 80065fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006602:	f383 8811 	msr	BASEPRI, r3
 8006606:	f3bf 8f6f 	isb	sy
 800660a:	f3bf 8f4f 	dsb	sy
 800660e:	603b      	str	r3, [r7, #0]
}
 8006610:	bf00      	nop
 8006612:	bf00      	nop
 8006614:	e7fd      	b.n	8006612 <vPortEnterCritical+0x4a>
	}
}
 8006616:	bf00      	nop
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
 8006622:	bf00      	nop
 8006624:	2000000c 	.word	0x2000000c
 8006628:	e000ed04 	.word	0xe000ed04

0800662c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006632:	4b12      	ldr	r3, [pc, #72]	@ (800667c <vPortExitCritical+0x50>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10b      	bne.n	8006652 <vPortExitCritical+0x26>
	__asm volatile
 800663a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800663e:	f383 8811 	msr	BASEPRI, r3
 8006642:	f3bf 8f6f 	isb	sy
 8006646:	f3bf 8f4f 	dsb	sy
 800664a:	607b      	str	r3, [r7, #4]
}
 800664c:	bf00      	nop
 800664e:	bf00      	nop
 8006650:	e7fd      	b.n	800664e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006652:	4b0a      	ldr	r3, [pc, #40]	@ (800667c <vPortExitCritical+0x50>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	3b01      	subs	r3, #1
 8006658:	4a08      	ldr	r2, [pc, #32]	@ (800667c <vPortExitCritical+0x50>)
 800665a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800665c:	4b07      	ldr	r3, [pc, #28]	@ (800667c <vPortExitCritical+0x50>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d105      	bne.n	8006670 <vPortExitCritical+0x44>
 8006664:	2300      	movs	r3, #0
 8006666:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800666e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr
 800667c:	2000000c 	.word	0x2000000c

08006680 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006680:	f3ef 8009 	mrs	r0, PSP
 8006684:	f3bf 8f6f 	isb	sy
 8006688:	4b15      	ldr	r3, [pc, #84]	@ (80066e0 <pxCurrentTCBConst>)
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	f01e 0f10 	tst.w	lr, #16
 8006690:	bf08      	it	eq
 8006692:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006696:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800669a:	6010      	str	r0, [r2, #0]
 800669c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80066a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80066a4:	f380 8811 	msr	BASEPRI, r0
 80066a8:	f3bf 8f4f 	dsb	sy
 80066ac:	f3bf 8f6f 	isb	sy
 80066b0:	f7ff f9f4 	bl	8005a9c <vTaskSwitchContext>
 80066b4:	f04f 0000 	mov.w	r0, #0
 80066b8:	f380 8811 	msr	BASEPRI, r0
 80066bc:	bc09      	pop	{r0, r3}
 80066be:	6819      	ldr	r1, [r3, #0]
 80066c0:	6808      	ldr	r0, [r1, #0]
 80066c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c6:	f01e 0f10 	tst.w	lr, #16
 80066ca:	bf08      	it	eq
 80066cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80066d0:	f380 8809 	msr	PSP, r0
 80066d4:	f3bf 8f6f 	isb	sy
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	f3af 8000 	nop.w

080066e0 <pxCurrentTCBConst>:
 80066e0:	200005b8 	.word	0x200005b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80066e4:	bf00      	nop
 80066e6:	bf00      	nop

080066e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
	__asm volatile
 80066ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f2:	f383 8811 	msr	BASEPRI, r3
 80066f6:	f3bf 8f6f 	isb	sy
 80066fa:	f3bf 8f4f 	dsb	sy
 80066fe:	607b      	str	r3, [r7, #4]
}
 8006700:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006702:	f7ff f911 	bl	8005928 <xTaskIncrementTick>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d003      	beq.n	8006714 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800670c:	4b06      	ldr	r3, [pc, #24]	@ (8006728 <SysTick_Handler+0x40>)
 800670e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006712:	601a      	str	r2, [r3, #0]
 8006714:	2300      	movs	r3, #0
 8006716:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	f383 8811 	msr	BASEPRI, r3
}
 800671e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006720:	bf00      	nop
 8006722:	3708      	adds	r7, #8
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}
 8006728:	e000ed04 	.word	0xe000ed04

0800672c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800672c:	b480      	push	{r7}
 800672e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006730:	4b0b      	ldr	r3, [pc, #44]	@ (8006760 <vPortSetupTimerInterrupt+0x34>)
 8006732:	2200      	movs	r2, #0
 8006734:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006736:	4b0b      	ldr	r3, [pc, #44]	@ (8006764 <vPortSetupTimerInterrupt+0x38>)
 8006738:	2200      	movs	r2, #0
 800673a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800673c:	4b0a      	ldr	r3, [pc, #40]	@ (8006768 <vPortSetupTimerInterrupt+0x3c>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a0a      	ldr	r2, [pc, #40]	@ (800676c <vPortSetupTimerInterrupt+0x40>)
 8006742:	fba2 2303 	umull	r2, r3, r2, r3
 8006746:	099b      	lsrs	r3, r3, #6
 8006748:	4a09      	ldr	r2, [pc, #36]	@ (8006770 <vPortSetupTimerInterrupt+0x44>)
 800674a:	3b01      	subs	r3, #1
 800674c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800674e:	4b04      	ldr	r3, [pc, #16]	@ (8006760 <vPortSetupTimerInterrupt+0x34>)
 8006750:	2207      	movs	r2, #7
 8006752:	601a      	str	r2, [r3, #0]
}
 8006754:	bf00      	nop
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	e000e010 	.word	0xe000e010
 8006764:	e000e018 	.word	0xe000e018
 8006768:	20000000 	.word	0x20000000
 800676c:	10624dd3 	.word	0x10624dd3
 8006770:	e000e014 	.word	0xe000e014

08006774 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006774:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006784 <vPortEnableVFP+0x10>
 8006778:	6801      	ldr	r1, [r0, #0]
 800677a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800677e:	6001      	str	r1, [r0, #0]
 8006780:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006782:	bf00      	nop
 8006784:	e000ed88 	.word	0xe000ed88

08006788 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b08a      	sub	sp, #40	@ 0x28
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006790:	2300      	movs	r3, #0
 8006792:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006794:	f7ff f80c 	bl	80057b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006798:	4b5c      	ldr	r3, [pc, #368]	@ (800690c <pvPortMalloc+0x184>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d101      	bne.n	80067a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80067a0:	f000 f93c 	bl	8006a1c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80067a4:	4b5a      	ldr	r3, [pc, #360]	@ (8006910 <pvPortMalloc+0x188>)
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4013      	ands	r3, r2
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f040 8095 	bne.w	80068dc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d01e      	beq.n	80067f6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80067b8:	2208      	movs	r2, #8
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4413      	add	r3, r2
 80067be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f003 0307 	and.w	r3, r3, #7
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d015      	beq.n	80067f6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f023 0307 	bic.w	r3, r3, #7
 80067d0:	3308      	adds	r3, #8
 80067d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f003 0307 	and.w	r3, r3, #7
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00b      	beq.n	80067f6 <pvPortMalloc+0x6e>
	__asm volatile
 80067de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e2:	f383 8811 	msr	BASEPRI, r3
 80067e6:	f3bf 8f6f 	isb	sy
 80067ea:	f3bf 8f4f 	dsb	sy
 80067ee:	617b      	str	r3, [r7, #20]
}
 80067f0:	bf00      	nop
 80067f2:	bf00      	nop
 80067f4:	e7fd      	b.n	80067f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d06f      	beq.n	80068dc <pvPortMalloc+0x154>
 80067fc:	4b45      	ldr	r3, [pc, #276]	@ (8006914 <pvPortMalloc+0x18c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	429a      	cmp	r2, r3
 8006804:	d86a      	bhi.n	80068dc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006806:	4b44      	ldr	r3, [pc, #272]	@ (8006918 <pvPortMalloc+0x190>)
 8006808:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800680a:	4b43      	ldr	r3, [pc, #268]	@ (8006918 <pvPortMalloc+0x190>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006810:	e004      	b.n	800681c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006814:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800681c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	429a      	cmp	r2, r3
 8006824:	d903      	bls.n	800682e <pvPortMalloc+0xa6>
 8006826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1f1      	bne.n	8006812 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800682e:	4b37      	ldr	r3, [pc, #220]	@ (800690c <pvPortMalloc+0x184>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006834:	429a      	cmp	r2, r3
 8006836:	d051      	beq.n	80068dc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006838:	6a3b      	ldr	r3, [r7, #32]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2208      	movs	r2, #8
 800683e:	4413      	add	r3, r2
 8006840:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	6a3b      	ldr	r3, [r7, #32]
 8006848:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800684a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684c:	685a      	ldr	r2, [r3, #4]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	1ad2      	subs	r2, r2, r3
 8006852:	2308      	movs	r3, #8
 8006854:	005b      	lsls	r3, r3, #1
 8006856:	429a      	cmp	r2, r3
 8006858:	d920      	bls.n	800689c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800685a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4413      	add	r3, r2
 8006860:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	f003 0307 	and.w	r3, r3, #7
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00b      	beq.n	8006884 <pvPortMalloc+0xfc>
	__asm volatile
 800686c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006870:	f383 8811 	msr	BASEPRI, r3
 8006874:	f3bf 8f6f 	isb	sy
 8006878:	f3bf 8f4f 	dsb	sy
 800687c:	613b      	str	r3, [r7, #16]
}
 800687e:	bf00      	nop
 8006880:	bf00      	nop
 8006882:	e7fd      	b.n	8006880 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	1ad2      	subs	r2, r2, r3
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006896:	69b8      	ldr	r0, [r7, #24]
 8006898:	f000 f922 	bl	8006ae0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800689c:	4b1d      	ldr	r3, [pc, #116]	@ (8006914 <pvPortMalloc+0x18c>)
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	4a1b      	ldr	r2, [pc, #108]	@ (8006914 <pvPortMalloc+0x18c>)
 80068a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80068aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006914 <pvPortMalloc+0x18c>)
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	4b1b      	ldr	r3, [pc, #108]	@ (800691c <pvPortMalloc+0x194>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d203      	bcs.n	80068be <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80068b6:	4b17      	ldr	r3, [pc, #92]	@ (8006914 <pvPortMalloc+0x18c>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a18      	ldr	r2, [pc, #96]	@ (800691c <pvPortMalloc+0x194>)
 80068bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80068be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c0:	685a      	ldr	r2, [r3, #4]
 80068c2:	4b13      	ldr	r3, [pc, #76]	@ (8006910 <pvPortMalloc+0x188>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	431a      	orrs	r2, r3
 80068c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80068cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ce:	2200      	movs	r2, #0
 80068d0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80068d2:	4b13      	ldr	r3, [pc, #76]	@ (8006920 <pvPortMalloc+0x198>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	3301      	adds	r3, #1
 80068d8:	4a11      	ldr	r2, [pc, #68]	@ (8006920 <pvPortMalloc+0x198>)
 80068da:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80068dc:	f7fe ff76 	bl	80057cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00b      	beq.n	8006902 <pvPortMalloc+0x17a>
	__asm volatile
 80068ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ee:	f383 8811 	msr	BASEPRI, r3
 80068f2:	f3bf 8f6f 	isb	sy
 80068f6:	f3bf 8f4f 	dsb	sy
 80068fa:	60fb      	str	r3, [r7, #12]
}
 80068fc:	bf00      	nop
 80068fe:	bf00      	nop
 8006900:	e7fd      	b.n	80068fe <pvPortMalloc+0x176>
	return pvReturn;
 8006902:	69fb      	ldr	r3, [r7, #28]
}
 8006904:	4618      	mov	r0, r3
 8006906:	3728      	adds	r7, #40	@ 0x28
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}
 800690c:	200042f4 	.word	0x200042f4
 8006910:	20004308 	.word	0x20004308
 8006914:	200042f8 	.word	0x200042f8
 8006918:	200042ec 	.word	0x200042ec
 800691c:	200042fc 	.word	0x200042fc
 8006920:	20004300 	.word	0x20004300

08006924 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b086      	sub	sp, #24
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d04f      	beq.n	80069d6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006936:	2308      	movs	r3, #8
 8006938:	425b      	negs	r3, r3
 800693a:	697a      	ldr	r2, [r7, #20]
 800693c:	4413      	add	r3, r2
 800693e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	685a      	ldr	r2, [r3, #4]
 8006948:	4b25      	ldr	r3, [pc, #148]	@ (80069e0 <vPortFree+0xbc>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4013      	ands	r3, r2
 800694e:	2b00      	cmp	r3, #0
 8006950:	d10b      	bne.n	800696a <vPortFree+0x46>
	__asm volatile
 8006952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006956:	f383 8811 	msr	BASEPRI, r3
 800695a:	f3bf 8f6f 	isb	sy
 800695e:	f3bf 8f4f 	dsb	sy
 8006962:	60fb      	str	r3, [r7, #12]
}
 8006964:	bf00      	nop
 8006966:	bf00      	nop
 8006968:	e7fd      	b.n	8006966 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d00b      	beq.n	800698a <vPortFree+0x66>
	__asm volatile
 8006972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006976:	f383 8811 	msr	BASEPRI, r3
 800697a:	f3bf 8f6f 	isb	sy
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	60bb      	str	r3, [r7, #8]
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop
 8006988:	e7fd      	b.n	8006986 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	685a      	ldr	r2, [r3, #4]
 800698e:	4b14      	ldr	r3, [pc, #80]	@ (80069e0 <vPortFree+0xbc>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4013      	ands	r3, r2
 8006994:	2b00      	cmp	r3, #0
 8006996:	d01e      	beq.n	80069d6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d11a      	bne.n	80069d6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	685a      	ldr	r2, [r3, #4]
 80069a4:	4b0e      	ldr	r3, [pc, #56]	@ (80069e0 <vPortFree+0xbc>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	43db      	mvns	r3, r3
 80069aa:	401a      	ands	r2, r3
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80069b0:	f7fe fefe 	bl	80057b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	4b0a      	ldr	r3, [pc, #40]	@ (80069e4 <vPortFree+0xc0>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4413      	add	r3, r2
 80069be:	4a09      	ldr	r2, [pc, #36]	@ (80069e4 <vPortFree+0xc0>)
 80069c0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80069c2:	6938      	ldr	r0, [r7, #16]
 80069c4:	f000 f88c 	bl	8006ae0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80069c8:	4b07      	ldr	r3, [pc, #28]	@ (80069e8 <vPortFree+0xc4>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3301      	adds	r3, #1
 80069ce:	4a06      	ldr	r2, [pc, #24]	@ (80069e8 <vPortFree+0xc4>)
 80069d0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80069d2:	f7fe fefb 	bl	80057cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80069d6:	bf00      	nop
 80069d8:	3718      	adds	r7, #24
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	20004308 	.word	0x20004308
 80069e4:	200042f8 	.word	0x200042f8
 80069e8:	20004304 	.word	0x20004304

080069ec <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80069ec:	b480      	push	{r7}
 80069ee:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 80069f0:	4b03      	ldr	r3, [pc, #12]	@ (8006a00 <xPortGetFreeHeapSize+0x14>)
 80069f2:	681b      	ldr	r3, [r3, #0]
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	200042f8 	.word	0x200042f8

08006a04 <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 8006a04:	b480      	push	{r7}
 8006a06:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 8006a08:	4b03      	ldr	r3, [pc, #12]	@ (8006a18 <xPortGetMinimumEverFreeHeapSize+0x14>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	200042fc 	.word	0x200042fc

08006a1c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b085      	sub	sp, #20
 8006a20:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a22:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006a26:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006a28:	4b27      	ldr	r3, [pc, #156]	@ (8006ac8 <prvHeapInit+0xac>)
 8006a2a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f003 0307 	and.w	r3, r3, #7
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00c      	beq.n	8006a50 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	3307      	adds	r3, #7
 8006a3a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f023 0307 	bic.w	r3, r3, #7
 8006a42:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006a44:	68ba      	ldr	r2, [r7, #8]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ac8 <prvHeapInit+0xac>)
 8006a4c:	4413      	add	r3, r2
 8006a4e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006a54:	4a1d      	ldr	r2, [pc, #116]	@ (8006acc <prvHeapInit+0xb0>)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8006acc <prvHeapInit+0xb0>)
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68ba      	ldr	r2, [r7, #8]
 8006a64:	4413      	add	r3, r2
 8006a66:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006a68:	2208      	movs	r2, #8
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	1a9b      	subs	r3, r3, r2
 8006a6e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f023 0307 	bic.w	r3, r3, #7
 8006a76:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	4a15      	ldr	r2, [pc, #84]	@ (8006ad0 <prvHeapInit+0xb4>)
 8006a7c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006a7e:	4b14      	ldr	r3, [pc, #80]	@ (8006ad0 <prvHeapInit+0xb4>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	2200      	movs	r2, #0
 8006a84:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006a86:	4b12      	ldr	r3, [pc, #72]	@ (8006ad0 <prvHeapInit+0xb4>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	1ad2      	subs	r2, r2, r3
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8006ad0 <prvHeapInit+0xb4>)
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8006ad4 <prvHeapInit+0xb8>)
 8006aaa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	4a09      	ldr	r2, [pc, #36]	@ (8006ad8 <prvHeapInit+0xbc>)
 8006ab2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ab4:	4b09      	ldr	r3, [pc, #36]	@ (8006adc <prvHeapInit+0xc0>)
 8006ab6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006aba:	601a      	str	r2, [r3, #0]
}
 8006abc:	bf00      	nop
 8006abe:	3714      	adds	r7, #20
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr
 8006ac8:	200006ec 	.word	0x200006ec
 8006acc:	200042ec 	.word	0x200042ec
 8006ad0:	200042f4 	.word	0x200042f4
 8006ad4:	200042fc 	.word	0x200042fc
 8006ad8:	200042f8 	.word	0x200042f8
 8006adc:	20004308 	.word	0x20004308

08006ae0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ae8:	4b28      	ldr	r3, [pc, #160]	@ (8006b8c <prvInsertBlockIntoFreeList+0xac>)
 8006aea:	60fb      	str	r3, [r7, #12]
 8006aec:	e002      	b.n	8006af4 <prvInsertBlockIntoFreeList+0x14>
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	60fb      	str	r3, [r7, #12]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d8f7      	bhi.n	8006aee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	4413      	add	r3, r2
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d108      	bne.n	8006b22 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	441a      	add	r2, r3
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	441a      	add	r2, r3
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d118      	bne.n	8006b68 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	4b15      	ldr	r3, [pc, #84]	@ (8006b90 <prvInsertBlockIntoFreeList+0xb0>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d00d      	beq.n	8006b5e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	685a      	ldr	r2, [r3, #4]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	441a      	add	r2, r3
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	601a      	str	r2, [r3, #0]
 8006b5c:	e008      	b.n	8006b70 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b90 <prvInsertBlockIntoFreeList+0xb0>)
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	601a      	str	r2, [r3, #0]
 8006b66:	e003      	b.n	8006b70 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d002      	beq.n	8006b7e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b7e:	bf00      	nop
 8006b80:	3714      	adds	r7, #20
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	200042ec 	.word	0x200042ec
 8006b90:	200042f4 	.word	0x200042f4

08006b94 <malloc>:
 8006b94:	4b02      	ldr	r3, [pc, #8]	@ (8006ba0 <malloc+0xc>)
 8006b96:	4601      	mov	r1, r0
 8006b98:	6818      	ldr	r0, [r3, #0]
 8006b9a:	f000 b825 	b.w	8006be8 <_malloc_r>
 8006b9e:	bf00      	nop
 8006ba0:	20000010 	.word	0x20000010

08006ba4 <sbrk_aligned>:
 8006ba4:	b570      	push	{r4, r5, r6, lr}
 8006ba6:	4e0f      	ldr	r6, [pc, #60]	@ (8006be4 <sbrk_aligned+0x40>)
 8006ba8:	460c      	mov	r4, r1
 8006baa:	6831      	ldr	r1, [r6, #0]
 8006bac:	4605      	mov	r5, r0
 8006bae:	b911      	cbnz	r1, 8006bb6 <sbrk_aligned+0x12>
 8006bb0:	f000 f8d0 	bl	8006d54 <_sbrk_r>
 8006bb4:	6030      	str	r0, [r6, #0]
 8006bb6:	4621      	mov	r1, r4
 8006bb8:	4628      	mov	r0, r5
 8006bba:	f000 f8cb 	bl	8006d54 <_sbrk_r>
 8006bbe:	1c43      	adds	r3, r0, #1
 8006bc0:	d103      	bne.n	8006bca <sbrk_aligned+0x26>
 8006bc2:	f04f 34ff 	mov.w	r4, #4294967295
 8006bc6:	4620      	mov	r0, r4
 8006bc8:	bd70      	pop	{r4, r5, r6, pc}
 8006bca:	1cc4      	adds	r4, r0, #3
 8006bcc:	f024 0403 	bic.w	r4, r4, #3
 8006bd0:	42a0      	cmp	r0, r4
 8006bd2:	d0f8      	beq.n	8006bc6 <sbrk_aligned+0x22>
 8006bd4:	1a21      	subs	r1, r4, r0
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	f000 f8bc 	bl	8006d54 <_sbrk_r>
 8006bdc:	3001      	adds	r0, #1
 8006bde:	d1f2      	bne.n	8006bc6 <sbrk_aligned+0x22>
 8006be0:	e7ef      	b.n	8006bc2 <sbrk_aligned+0x1e>
 8006be2:	bf00      	nop
 8006be4:	2000430c 	.word	0x2000430c

08006be8 <_malloc_r>:
 8006be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bec:	1ccd      	adds	r5, r1, #3
 8006bee:	f025 0503 	bic.w	r5, r5, #3
 8006bf2:	3508      	adds	r5, #8
 8006bf4:	2d0c      	cmp	r5, #12
 8006bf6:	bf38      	it	cc
 8006bf8:	250c      	movcc	r5, #12
 8006bfa:	2d00      	cmp	r5, #0
 8006bfc:	4606      	mov	r6, r0
 8006bfe:	db01      	blt.n	8006c04 <_malloc_r+0x1c>
 8006c00:	42a9      	cmp	r1, r5
 8006c02:	d904      	bls.n	8006c0e <_malloc_r+0x26>
 8006c04:	230c      	movs	r3, #12
 8006c06:	6033      	str	r3, [r6, #0]
 8006c08:	2000      	movs	r0, #0
 8006c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ce4 <_malloc_r+0xfc>
 8006c12:	f000 f869 	bl	8006ce8 <__malloc_lock>
 8006c16:	f8d8 3000 	ldr.w	r3, [r8]
 8006c1a:	461c      	mov	r4, r3
 8006c1c:	bb44      	cbnz	r4, 8006c70 <_malloc_r+0x88>
 8006c1e:	4629      	mov	r1, r5
 8006c20:	4630      	mov	r0, r6
 8006c22:	f7ff ffbf 	bl	8006ba4 <sbrk_aligned>
 8006c26:	1c43      	adds	r3, r0, #1
 8006c28:	4604      	mov	r4, r0
 8006c2a:	d158      	bne.n	8006cde <_malloc_r+0xf6>
 8006c2c:	f8d8 4000 	ldr.w	r4, [r8]
 8006c30:	4627      	mov	r7, r4
 8006c32:	2f00      	cmp	r7, #0
 8006c34:	d143      	bne.n	8006cbe <_malloc_r+0xd6>
 8006c36:	2c00      	cmp	r4, #0
 8006c38:	d04b      	beq.n	8006cd2 <_malloc_r+0xea>
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	4639      	mov	r1, r7
 8006c3e:	4630      	mov	r0, r6
 8006c40:	eb04 0903 	add.w	r9, r4, r3
 8006c44:	f000 f886 	bl	8006d54 <_sbrk_r>
 8006c48:	4581      	cmp	r9, r0
 8006c4a:	d142      	bne.n	8006cd2 <_malloc_r+0xea>
 8006c4c:	6821      	ldr	r1, [r4, #0]
 8006c4e:	1a6d      	subs	r5, r5, r1
 8006c50:	4629      	mov	r1, r5
 8006c52:	4630      	mov	r0, r6
 8006c54:	f7ff ffa6 	bl	8006ba4 <sbrk_aligned>
 8006c58:	3001      	adds	r0, #1
 8006c5a:	d03a      	beq.n	8006cd2 <_malloc_r+0xea>
 8006c5c:	6823      	ldr	r3, [r4, #0]
 8006c5e:	442b      	add	r3, r5
 8006c60:	6023      	str	r3, [r4, #0]
 8006c62:	f8d8 3000 	ldr.w	r3, [r8]
 8006c66:	685a      	ldr	r2, [r3, #4]
 8006c68:	bb62      	cbnz	r2, 8006cc4 <_malloc_r+0xdc>
 8006c6a:	f8c8 7000 	str.w	r7, [r8]
 8006c6e:	e00f      	b.n	8006c90 <_malloc_r+0xa8>
 8006c70:	6822      	ldr	r2, [r4, #0]
 8006c72:	1b52      	subs	r2, r2, r5
 8006c74:	d420      	bmi.n	8006cb8 <_malloc_r+0xd0>
 8006c76:	2a0b      	cmp	r2, #11
 8006c78:	d917      	bls.n	8006caa <_malloc_r+0xc2>
 8006c7a:	1961      	adds	r1, r4, r5
 8006c7c:	42a3      	cmp	r3, r4
 8006c7e:	6025      	str	r5, [r4, #0]
 8006c80:	bf18      	it	ne
 8006c82:	6059      	strne	r1, [r3, #4]
 8006c84:	6863      	ldr	r3, [r4, #4]
 8006c86:	bf08      	it	eq
 8006c88:	f8c8 1000 	streq.w	r1, [r8]
 8006c8c:	5162      	str	r2, [r4, r5]
 8006c8e:	604b      	str	r3, [r1, #4]
 8006c90:	4630      	mov	r0, r6
 8006c92:	f000 f82f 	bl	8006cf4 <__malloc_unlock>
 8006c96:	f104 000b 	add.w	r0, r4, #11
 8006c9a:	1d23      	adds	r3, r4, #4
 8006c9c:	f020 0007 	bic.w	r0, r0, #7
 8006ca0:	1ac2      	subs	r2, r0, r3
 8006ca2:	bf1c      	itt	ne
 8006ca4:	1a1b      	subne	r3, r3, r0
 8006ca6:	50a3      	strne	r3, [r4, r2]
 8006ca8:	e7af      	b.n	8006c0a <_malloc_r+0x22>
 8006caa:	6862      	ldr	r2, [r4, #4]
 8006cac:	42a3      	cmp	r3, r4
 8006cae:	bf0c      	ite	eq
 8006cb0:	f8c8 2000 	streq.w	r2, [r8]
 8006cb4:	605a      	strne	r2, [r3, #4]
 8006cb6:	e7eb      	b.n	8006c90 <_malloc_r+0xa8>
 8006cb8:	4623      	mov	r3, r4
 8006cba:	6864      	ldr	r4, [r4, #4]
 8006cbc:	e7ae      	b.n	8006c1c <_malloc_r+0x34>
 8006cbe:	463c      	mov	r4, r7
 8006cc0:	687f      	ldr	r7, [r7, #4]
 8006cc2:	e7b6      	b.n	8006c32 <_malloc_r+0x4a>
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	42a3      	cmp	r3, r4
 8006cca:	d1fb      	bne.n	8006cc4 <_malloc_r+0xdc>
 8006ccc:	2300      	movs	r3, #0
 8006cce:	6053      	str	r3, [r2, #4]
 8006cd0:	e7de      	b.n	8006c90 <_malloc_r+0xa8>
 8006cd2:	230c      	movs	r3, #12
 8006cd4:	6033      	str	r3, [r6, #0]
 8006cd6:	4630      	mov	r0, r6
 8006cd8:	f000 f80c 	bl	8006cf4 <__malloc_unlock>
 8006cdc:	e794      	b.n	8006c08 <_malloc_r+0x20>
 8006cde:	6005      	str	r5, [r0, #0]
 8006ce0:	e7d6      	b.n	8006c90 <_malloc_r+0xa8>
 8006ce2:	bf00      	nop
 8006ce4:	20004310 	.word	0x20004310

08006ce8 <__malloc_lock>:
 8006ce8:	4801      	ldr	r0, [pc, #4]	@ (8006cf0 <__malloc_lock+0x8>)
 8006cea:	f000 b86d 	b.w	8006dc8 <__retarget_lock_acquire_recursive>
 8006cee:	bf00      	nop
 8006cf0:	20004450 	.word	0x20004450

08006cf4 <__malloc_unlock>:
 8006cf4:	4801      	ldr	r0, [pc, #4]	@ (8006cfc <__malloc_unlock+0x8>)
 8006cf6:	f000 b868 	b.w	8006dca <__retarget_lock_release_recursive>
 8006cfa:	bf00      	nop
 8006cfc:	20004450 	.word	0x20004450

08006d00 <siprintf>:
 8006d00:	b40e      	push	{r1, r2, r3}
 8006d02:	b510      	push	{r4, lr}
 8006d04:	b09d      	sub	sp, #116	@ 0x74
 8006d06:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d08:	9002      	str	r0, [sp, #8]
 8006d0a:	9006      	str	r0, [sp, #24]
 8006d0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d10:	480a      	ldr	r0, [pc, #40]	@ (8006d3c <siprintf+0x3c>)
 8006d12:	9107      	str	r1, [sp, #28]
 8006d14:	9104      	str	r1, [sp, #16]
 8006d16:	490a      	ldr	r1, [pc, #40]	@ (8006d40 <siprintf+0x40>)
 8006d18:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d1c:	9105      	str	r1, [sp, #20]
 8006d1e:	2400      	movs	r4, #0
 8006d20:	a902      	add	r1, sp, #8
 8006d22:	6800      	ldr	r0, [r0, #0]
 8006d24:	9301      	str	r3, [sp, #4]
 8006d26:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006d28:	f000 f904 	bl	8006f34 <_svfiprintf_r>
 8006d2c:	9b02      	ldr	r3, [sp, #8]
 8006d2e:	701c      	strb	r4, [r3, #0]
 8006d30:	b01d      	add	sp, #116	@ 0x74
 8006d32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d36:	b003      	add	sp, #12
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	20000010 	.word	0x20000010
 8006d40:	ffff0208 	.word	0xffff0208

08006d44 <memset>:
 8006d44:	4402      	add	r2, r0
 8006d46:	4603      	mov	r3, r0
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d100      	bne.n	8006d4e <memset+0xa>
 8006d4c:	4770      	bx	lr
 8006d4e:	f803 1b01 	strb.w	r1, [r3], #1
 8006d52:	e7f9      	b.n	8006d48 <memset+0x4>

08006d54 <_sbrk_r>:
 8006d54:	b538      	push	{r3, r4, r5, lr}
 8006d56:	4d06      	ldr	r5, [pc, #24]	@ (8006d70 <_sbrk_r+0x1c>)
 8006d58:	2300      	movs	r3, #0
 8006d5a:	4604      	mov	r4, r0
 8006d5c:	4608      	mov	r0, r1
 8006d5e:	602b      	str	r3, [r5, #0]
 8006d60:	f7fa fa88 	bl	8001274 <_sbrk>
 8006d64:	1c43      	adds	r3, r0, #1
 8006d66:	d102      	bne.n	8006d6e <_sbrk_r+0x1a>
 8006d68:	682b      	ldr	r3, [r5, #0]
 8006d6a:	b103      	cbz	r3, 8006d6e <_sbrk_r+0x1a>
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	bd38      	pop	{r3, r4, r5, pc}
 8006d70:	2000444c 	.word	0x2000444c

08006d74 <__errno>:
 8006d74:	4b01      	ldr	r3, [pc, #4]	@ (8006d7c <__errno+0x8>)
 8006d76:	6818      	ldr	r0, [r3, #0]
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	20000010 	.word	0x20000010

08006d80 <__libc_init_array>:
 8006d80:	b570      	push	{r4, r5, r6, lr}
 8006d82:	4d0d      	ldr	r5, [pc, #52]	@ (8006db8 <__libc_init_array+0x38>)
 8006d84:	4c0d      	ldr	r4, [pc, #52]	@ (8006dbc <__libc_init_array+0x3c>)
 8006d86:	1b64      	subs	r4, r4, r5
 8006d88:	10a4      	asrs	r4, r4, #2
 8006d8a:	2600      	movs	r6, #0
 8006d8c:	42a6      	cmp	r6, r4
 8006d8e:	d109      	bne.n	8006da4 <__libc_init_array+0x24>
 8006d90:	4d0b      	ldr	r5, [pc, #44]	@ (8006dc0 <__libc_init_array+0x40>)
 8006d92:	4c0c      	ldr	r4, [pc, #48]	@ (8006dc4 <__libc_init_array+0x44>)
 8006d94:	f000 fba6 	bl	80074e4 <_init>
 8006d98:	1b64      	subs	r4, r4, r5
 8006d9a:	10a4      	asrs	r4, r4, #2
 8006d9c:	2600      	movs	r6, #0
 8006d9e:	42a6      	cmp	r6, r4
 8006da0:	d105      	bne.n	8006dae <__libc_init_array+0x2e>
 8006da2:	bd70      	pop	{r4, r5, r6, pc}
 8006da4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006da8:	4798      	blx	r3
 8006daa:	3601      	adds	r6, #1
 8006dac:	e7ee      	b.n	8006d8c <__libc_init_array+0xc>
 8006dae:	f855 3b04 	ldr.w	r3, [r5], #4
 8006db2:	4798      	blx	r3
 8006db4:	3601      	adds	r6, #1
 8006db6:	e7f2      	b.n	8006d9e <__libc_init_array+0x1e>
 8006db8:	08007698 	.word	0x08007698
 8006dbc:	08007698 	.word	0x08007698
 8006dc0:	08007698 	.word	0x08007698
 8006dc4:	0800769c 	.word	0x0800769c

08006dc8 <__retarget_lock_acquire_recursive>:
 8006dc8:	4770      	bx	lr

08006dca <__retarget_lock_release_recursive>:
 8006dca:	4770      	bx	lr

08006dcc <memcpy>:
 8006dcc:	440a      	add	r2, r1
 8006dce:	4291      	cmp	r1, r2
 8006dd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006dd4:	d100      	bne.n	8006dd8 <memcpy+0xc>
 8006dd6:	4770      	bx	lr
 8006dd8:	b510      	push	{r4, lr}
 8006dda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006dde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006de2:	4291      	cmp	r1, r2
 8006de4:	d1f9      	bne.n	8006dda <memcpy+0xe>
 8006de6:	bd10      	pop	{r4, pc}

08006de8 <_free_r>:
 8006de8:	b538      	push	{r3, r4, r5, lr}
 8006dea:	4605      	mov	r5, r0
 8006dec:	2900      	cmp	r1, #0
 8006dee:	d041      	beq.n	8006e74 <_free_r+0x8c>
 8006df0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006df4:	1f0c      	subs	r4, r1, #4
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	bfb8      	it	lt
 8006dfa:	18e4      	addlt	r4, r4, r3
 8006dfc:	f7ff ff74 	bl	8006ce8 <__malloc_lock>
 8006e00:	4a1d      	ldr	r2, [pc, #116]	@ (8006e78 <_free_r+0x90>)
 8006e02:	6813      	ldr	r3, [r2, #0]
 8006e04:	b933      	cbnz	r3, 8006e14 <_free_r+0x2c>
 8006e06:	6063      	str	r3, [r4, #4]
 8006e08:	6014      	str	r4, [r2, #0]
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e10:	f7ff bf70 	b.w	8006cf4 <__malloc_unlock>
 8006e14:	42a3      	cmp	r3, r4
 8006e16:	d908      	bls.n	8006e2a <_free_r+0x42>
 8006e18:	6820      	ldr	r0, [r4, #0]
 8006e1a:	1821      	adds	r1, r4, r0
 8006e1c:	428b      	cmp	r3, r1
 8006e1e:	bf01      	itttt	eq
 8006e20:	6819      	ldreq	r1, [r3, #0]
 8006e22:	685b      	ldreq	r3, [r3, #4]
 8006e24:	1809      	addeq	r1, r1, r0
 8006e26:	6021      	streq	r1, [r4, #0]
 8006e28:	e7ed      	b.n	8006e06 <_free_r+0x1e>
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	b10b      	cbz	r3, 8006e34 <_free_r+0x4c>
 8006e30:	42a3      	cmp	r3, r4
 8006e32:	d9fa      	bls.n	8006e2a <_free_r+0x42>
 8006e34:	6811      	ldr	r1, [r2, #0]
 8006e36:	1850      	adds	r0, r2, r1
 8006e38:	42a0      	cmp	r0, r4
 8006e3a:	d10b      	bne.n	8006e54 <_free_r+0x6c>
 8006e3c:	6820      	ldr	r0, [r4, #0]
 8006e3e:	4401      	add	r1, r0
 8006e40:	1850      	adds	r0, r2, r1
 8006e42:	4283      	cmp	r3, r0
 8006e44:	6011      	str	r1, [r2, #0]
 8006e46:	d1e0      	bne.n	8006e0a <_free_r+0x22>
 8006e48:	6818      	ldr	r0, [r3, #0]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	6053      	str	r3, [r2, #4]
 8006e4e:	4408      	add	r0, r1
 8006e50:	6010      	str	r0, [r2, #0]
 8006e52:	e7da      	b.n	8006e0a <_free_r+0x22>
 8006e54:	d902      	bls.n	8006e5c <_free_r+0x74>
 8006e56:	230c      	movs	r3, #12
 8006e58:	602b      	str	r3, [r5, #0]
 8006e5a:	e7d6      	b.n	8006e0a <_free_r+0x22>
 8006e5c:	6820      	ldr	r0, [r4, #0]
 8006e5e:	1821      	adds	r1, r4, r0
 8006e60:	428b      	cmp	r3, r1
 8006e62:	bf04      	itt	eq
 8006e64:	6819      	ldreq	r1, [r3, #0]
 8006e66:	685b      	ldreq	r3, [r3, #4]
 8006e68:	6063      	str	r3, [r4, #4]
 8006e6a:	bf04      	itt	eq
 8006e6c:	1809      	addeq	r1, r1, r0
 8006e6e:	6021      	streq	r1, [r4, #0]
 8006e70:	6054      	str	r4, [r2, #4]
 8006e72:	e7ca      	b.n	8006e0a <_free_r+0x22>
 8006e74:	bd38      	pop	{r3, r4, r5, pc}
 8006e76:	bf00      	nop
 8006e78:	20004310 	.word	0x20004310

08006e7c <__ssputs_r>:
 8006e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e80:	688e      	ldr	r6, [r1, #8]
 8006e82:	461f      	mov	r7, r3
 8006e84:	42be      	cmp	r6, r7
 8006e86:	680b      	ldr	r3, [r1, #0]
 8006e88:	4682      	mov	sl, r0
 8006e8a:	460c      	mov	r4, r1
 8006e8c:	4690      	mov	r8, r2
 8006e8e:	d82d      	bhi.n	8006eec <__ssputs_r+0x70>
 8006e90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006e98:	d026      	beq.n	8006ee8 <__ssputs_r+0x6c>
 8006e9a:	6965      	ldr	r5, [r4, #20]
 8006e9c:	6909      	ldr	r1, [r1, #16]
 8006e9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ea2:	eba3 0901 	sub.w	r9, r3, r1
 8006ea6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006eaa:	1c7b      	adds	r3, r7, #1
 8006eac:	444b      	add	r3, r9
 8006eae:	106d      	asrs	r5, r5, #1
 8006eb0:	429d      	cmp	r5, r3
 8006eb2:	bf38      	it	cc
 8006eb4:	461d      	movcc	r5, r3
 8006eb6:	0553      	lsls	r3, r2, #21
 8006eb8:	d527      	bpl.n	8006f0a <__ssputs_r+0x8e>
 8006eba:	4629      	mov	r1, r5
 8006ebc:	f7ff fe94 	bl	8006be8 <_malloc_r>
 8006ec0:	4606      	mov	r6, r0
 8006ec2:	b360      	cbz	r0, 8006f1e <__ssputs_r+0xa2>
 8006ec4:	6921      	ldr	r1, [r4, #16]
 8006ec6:	464a      	mov	r2, r9
 8006ec8:	f7ff ff80 	bl	8006dcc <memcpy>
 8006ecc:	89a3      	ldrh	r3, [r4, #12]
 8006ece:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006ed2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ed6:	81a3      	strh	r3, [r4, #12]
 8006ed8:	6126      	str	r6, [r4, #16]
 8006eda:	6165      	str	r5, [r4, #20]
 8006edc:	444e      	add	r6, r9
 8006ede:	eba5 0509 	sub.w	r5, r5, r9
 8006ee2:	6026      	str	r6, [r4, #0]
 8006ee4:	60a5      	str	r5, [r4, #8]
 8006ee6:	463e      	mov	r6, r7
 8006ee8:	42be      	cmp	r6, r7
 8006eea:	d900      	bls.n	8006eee <__ssputs_r+0x72>
 8006eec:	463e      	mov	r6, r7
 8006eee:	6820      	ldr	r0, [r4, #0]
 8006ef0:	4632      	mov	r2, r6
 8006ef2:	4641      	mov	r1, r8
 8006ef4:	f000 faa6 	bl	8007444 <memmove>
 8006ef8:	68a3      	ldr	r3, [r4, #8]
 8006efa:	1b9b      	subs	r3, r3, r6
 8006efc:	60a3      	str	r3, [r4, #8]
 8006efe:	6823      	ldr	r3, [r4, #0]
 8006f00:	4433      	add	r3, r6
 8006f02:	6023      	str	r3, [r4, #0]
 8006f04:	2000      	movs	r0, #0
 8006f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f0a:	462a      	mov	r2, r5
 8006f0c:	f000 fab4 	bl	8007478 <_realloc_r>
 8006f10:	4606      	mov	r6, r0
 8006f12:	2800      	cmp	r0, #0
 8006f14:	d1e0      	bne.n	8006ed8 <__ssputs_r+0x5c>
 8006f16:	6921      	ldr	r1, [r4, #16]
 8006f18:	4650      	mov	r0, sl
 8006f1a:	f7ff ff65 	bl	8006de8 <_free_r>
 8006f1e:	230c      	movs	r3, #12
 8006f20:	f8ca 3000 	str.w	r3, [sl]
 8006f24:	89a3      	ldrh	r3, [r4, #12]
 8006f26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f2a:	81a3      	strh	r3, [r4, #12]
 8006f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f30:	e7e9      	b.n	8006f06 <__ssputs_r+0x8a>
	...

08006f34 <_svfiprintf_r>:
 8006f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f38:	4698      	mov	r8, r3
 8006f3a:	898b      	ldrh	r3, [r1, #12]
 8006f3c:	061b      	lsls	r3, r3, #24
 8006f3e:	b09d      	sub	sp, #116	@ 0x74
 8006f40:	4607      	mov	r7, r0
 8006f42:	460d      	mov	r5, r1
 8006f44:	4614      	mov	r4, r2
 8006f46:	d510      	bpl.n	8006f6a <_svfiprintf_r+0x36>
 8006f48:	690b      	ldr	r3, [r1, #16]
 8006f4a:	b973      	cbnz	r3, 8006f6a <_svfiprintf_r+0x36>
 8006f4c:	2140      	movs	r1, #64	@ 0x40
 8006f4e:	f7ff fe4b 	bl	8006be8 <_malloc_r>
 8006f52:	6028      	str	r0, [r5, #0]
 8006f54:	6128      	str	r0, [r5, #16]
 8006f56:	b930      	cbnz	r0, 8006f66 <_svfiprintf_r+0x32>
 8006f58:	230c      	movs	r3, #12
 8006f5a:	603b      	str	r3, [r7, #0]
 8006f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f60:	b01d      	add	sp, #116	@ 0x74
 8006f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f66:	2340      	movs	r3, #64	@ 0x40
 8006f68:	616b      	str	r3, [r5, #20]
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f6e:	2320      	movs	r3, #32
 8006f70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f74:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f78:	2330      	movs	r3, #48	@ 0x30
 8006f7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007118 <_svfiprintf_r+0x1e4>
 8006f7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f82:	f04f 0901 	mov.w	r9, #1
 8006f86:	4623      	mov	r3, r4
 8006f88:	469a      	mov	sl, r3
 8006f8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f8e:	b10a      	cbz	r2, 8006f94 <_svfiprintf_r+0x60>
 8006f90:	2a25      	cmp	r2, #37	@ 0x25
 8006f92:	d1f9      	bne.n	8006f88 <_svfiprintf_r+0x54>
 8006f94:	ebba 0b04 	subs.w	fp, sl, r4
 8006f98:	d00b      	beq.n	8006fb2 <_svfiprintf_r+0x7e>
 8006f9a:	465b      	mov	r3, fp
 8006f9c:	4622      	mov	r2, r4
 8006f9e:	4629      	mov	r1, r5
 8006fa0:	4638      	mov	r0, r7
 8006fa2:	f7ff ff6b 	bl	8006e7c <__ssputs_r>
 8006fa6:	3001      	adds	r0, #1
 8006fa8:	f000 80a7 	beq.w	80070fa <_svfiprintf_r+0x1c6>
 8006fac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fae:	445a      	add	r2, fp
 8006fb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fb2:	f89a 3000 	ldrb.w	r3, [sl]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f000 809f 	beq.w	80070fa <_svfiprintf_r+0x1c6>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	f04f 32ff 	mov.w	r2, #4294967295
 8006fc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fc6:	f10a 0a01 	add.w	sl, sl, #1
 8006fca:	9304      	str	r3, [sp, #16]
 8006fcc:	9307      	str	r3, [sp, #28]
 8006fce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006fd2:	931a      	str	r3, [sp, #104]	@ 0x68
 8006fd4:	4654      	mov	r4, sl
 8006fd6:	2205      	movs	r2, #5
 8006fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fdc:	484e      	ldr	r0, [pc, #312]	@ (8007118 <_svfiprintf_r+0x1e4>)
 8006fde:	f7f9 f907 	bl	80001f0 <memchr>
 8006fe2:	9a04      	ldr	r2, [sp, #16]
 8006fe4:	b9d8      	cbnz	r0, 800701e <_svfiprintf_r+0xea>
 8006fe6:	06d0      	lsls	r0, r2, #27
 8006fe8:	bf44      	itt	mi
 8006fea:	2320      	movmi	r3, #32
 8006fec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ff0:	0711      	lsls	r1, r2, #28
 8006ff2:	bf44      	itt	mi
 8006ff4:	232b      	movmi	r3, #43	@ 0x2b
 8006ff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ffa:	f89a 3000 	ldrb.w	r3, [sl]
 8006ffe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007000:	d015      	beq.n	800702e <_svfiprintf_r+0xfa>
 8007002:	9a07      	ldr	r2, [sp, #28]
 8007004:	4654      	mov	r4, sl
 8007006:	2000      	movs	r0, #0
 8007008:	f04f 0c0a 	mov.w	ip, #10
 800700c:	4621      	mov	r1, r4
 800700e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007012:	3b30      	subs	r3, #48	@ 0x30
 8007014:	2b09      	cmp	r3, #9
 8007016:	d94b      	bls.n	80070b0 <_svfiprintf_r+0x17c>
 8007018:	b1b0      	cbz	r0, 8007048 <_svfiprintf_r+0x114>
 800701a:	9207      	str	r2, [sp, #28]
 800701c:	e014      	b.n	8007048 <_svfiprintf_r+0x114>
 800701e:	eba0 0308 	sub.w	r3, r0, r8
 8007022:	fa09 f303 	lsl.w	r3, r9, r3
 8007026:	4313      	orrs	r3, r2
 8007028:	9304      	str	r3, [sp, #16]
 800702a:	46a2      	mov	sl, r4
 800702c:	e7d2      	b.n	8006fd4 <_svfiprintf_r+0xa0>
 800702e:	9b03      	ldr	r3, [sp, #12]
 8007030:	1d19      	adds	r1, r3, #4
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	9103      	str	r1, [sp, #12]
 8007036:	2b00      	cmp	r3, #0
 8007038:	bfbb      	ittet	lt
 800703a:	425b      	neglt	r3, r3
 800703c:	f042 0202 	orrlt.w	r2, r2, #2
 8007040:	9307      	strge	r3, [sp, #28]
 8007042:	9307      	strlt	r3, [sp, #28]
 8007044:	bfb8      	it	lt
 8007046:	9204      	strlt	r2, [sp, #16]
 8007048:	7823      	ldrb	r3, [r4, #0]
 800704a:	2b2e      	cmp	r3, #46	@ 0x2e
 800704c:	d10a      	bne.n	8007064 <_svfiprintf_r+0x130>
 800704e:	7863      	ldrb	r3, [r4, #1]
 8007050:	2b2a      	cmp	r3, #42	@ 0x2a
 8007052:	d132      	bne.n	80070ba <_svfiprintf_r+0x186>
 8007054:	9b03      	ldr	r3, [sp, #12]
 8007056:	1d1a      	adds	r2, r3, #4
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	9203      	str	r2, [sp, #12]
 800705c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007060:	3402      	adds	r4, #2
 8007062:	9305      	str	r3, [sp, #20]
 8007064:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007128 <_svfiprintf_r+0x1f4>
 8007068:	7821      	ldrb	r1, [r4, #0]
 800706a:	2203      	movs	r2, #3
 800706c:	4650      	mov	r0, sl
 800706e:	f7f9 f8bf 	bl	80001f0 <memchr>
 8007072:	b138      	cbz	r0, 8007084 <_svfiprintf_r+0x150>
 8007074:	9b04      	ldr	r3, [sp, #16]
 8007076:	eba0 000a 	sub.w	r0, r0, sl
 800707a:	2240      	movs	r2, #64	@ 0x40
 800707c:	4082      	lsls	r2, r0
 800707e:	4313      	orrs	r3, r2
 8007080:	3401      	adds	r4, #1
 8007082:	9304      	str	r3, [sp, #16]
 8007084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007088:	4824      	ldr	r0, [pc, #144]	@ (800711c <_svfiprintf_r+0x1e8>)
 800708a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800708e:	2206      	movs	r2, #6
 8007090:	f7f9 f8ae 	bl	80001f0 <memchr>
 8007094:	2800      	cmp	r0, #0
 8007096:	d036      	beq.n	8007106 <_svfiprintf_r+0x1d2>
 8007098:	4b21      	ldr	r3, [pc, #132]	@ (8007120 <_svfiprintf_r+0x1ec>)
 800709a:	bb1b      	cbnz	r3, 80070e4 <_svfiprintf_r+0x1b0>
 800709c:	9b03      	ldr	r3, [sp, #12]
 800709e:	3307      	adds	r3, #7
 80070a0:	f023 0307 	bic.w	r3, r3, #7
 80070a4:	3308      	adds	r3, #8
 80070a6:	9303      	str	r3, [sp, #12]
 80070a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070aa:	4433      	add	r3, r6
 80070ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80070ae:	e76a      	b.n	8006f86 <_svfiprintf_r+0x52>
 80070b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80070b4:	460c      	mov	r4, r1
 80070b6:	2001      	movs	r0, #1
 80070b8:	e7a8      	b.n	800700c <_svfiprintf_r+0xd8>
 80070ba:	2300      	movs	r3, #0
 80070bc:	3401      	adds	r4, #1
 80070be:	9305      	str	r3, [sp, #20]
 80070c0:	4619      	mov	r1, r3
 80070c2:	f04f 0c0a 	mov.w	ip, #10
 80070c6:	4620      	mov	r0, r4
 80070c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070cc:	3a30      	subs	r2, #48	@ 0x30
 80070ce:	2a09      	cmp	r2, #9
 80070d0:	d903      	bls.n	80070da <_svfiprintf_r+0x1a6>
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d0c6      	beq.n	8007064 <_svfiprintf_r+0x130>
 80070d6:	9105      	str	r1, [sp, #20]
 80070d8:	e7c4      	b.n	8007064 <_svfiprintf_r+0x130>
 80070da:	fb0c 2101 	mla	r1, ip, r1, r2
 80070de:	4604      	mov	r4, r0
 80070e0:	2301      	movs	r3, #1
 80070e2:	e7f0      	b.n	80070c6 <_svfiprintf_r+0x192>
 80070e4:	ab03      	add	r3, sp, #12
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	462a      	mov	r2, r5
 80070ea:	4b0e      	ldr	r3, [pc, #56]	@ (8007124 <_svfiprintf_r+0x1f0>)
 80070ec:	a904      	add	r1, sp, #16
 80070ee:	4638      	mov	r0, r7
 80070f0:	f3af 8000 	nop.w
 80070f4:	1c42      	adds	r2, r0, #1
 80070f6:	4606      	mov	r6, r0
 80070f8:	d1d6      	bne.n	80070a8 <_svfiprintf_r+0x174>
 80070fa:	89ab      	ldrh	r3, [r5, #12]
 80070fc:	065b      	lsls	r3, r3, #25
 80070fe:	f53f af2d 	bmi.w	8006f5c <_svfiprintf_r+0x28>
 8007102:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007104:	e72c      	b.n	8006f60 <_svfiprintf_r+0x2c>
 8007106:	ab03      	add	r3, sp, #12
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	462a      	mov	r2, r5
 800710c:	4b05      	ldr	r3, [pc, #20]	@ (8007124 <_svfiprintf_r+0x1f0>)
 800710e:	a904      	add	r1, sp, #16
 8007110:	4638      	mov	r0, r7
 8007112:	f000 f879 	bl	8007208 <_printf_i>
 8007116:	e7ed      	b.n	80070f4 <_svfiprintf_r+0x1c0>
 8007118:	0800765c 	.word	0x0800765c
 800711c:	08007666 	.word	0x08007666
 8007120:	00000000 	.word	0x00000000
 8007124:	08006e7d 	.word	0x08006e7d
 8007128:	08007662 	.word	0x08007662

0800712c <_printf_common>:
 800712c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007130:	4616      	mov	r6, r2
 8007132:	4698      	mov	r8, r3
 8007134:	688a      	ldr	r2, [r1, #8]
 8007136:	690b      	ldr	r3, [r1, #16]
 8007138:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800713c:	4293      	cmp	r3, r2
 800713e:	bfb8      	it	lt
 8007140:	4613      	movlt	r3, r2
 8007142:	6033      	str	r3, [r6, #0]
 8007144:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007148:	4607      	mov	r7, r0
 800714a:	460c      	mov	r4, r1
 800714c:	b10a      	cbz	r2, 8007152 <_printf_common+0x26>
 800714e:	3301      	adds	r3, #1
 8007150:	6033      	str	r3, [r6, #0]
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	0699      	lsls	r1, r3, #26
 8007156:	bf42      	ittt	mi
 8007158:	6833      	ldrmi	r3, [r6, #0]
 800715a:	3302      	addmi	r3, #2
 800715c:	6033      	strmi	r3, [r6, #0]
 800715e:	6825      	ldr	r5, [r4, #0]
 8007160:	f015 0506 	ands.w	r5, r5, #6
 8007164:	d106      	bne.n	8007174 <_printf_common+0x48>
 8007166:	f104 0a19 	add.w	sl, r4, #25
 800716a:	68e3      	ldr	r3, [r4, #12]
 800716c:	6832      	ldr	r2, [r6, #0]
 800716e:	1a9b      	subs	r3, r3, r2
 8007170:	42ab      	cmp	r3, r5
 8007172:	dc26      	bgt.n	80071c2 <_printf_common+0x96>
 8007174:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007178:	6822      	ldr	r2, [r4, #0]
 800717a:	3b00      	subs	r3, #0
 800717c:	bf18      	it	ne
 800717e:	2301      	movne	r3, #1
 8007180:	0692      	lsls	r2, r2, #26
 8007182:	d42b      	bmi.n	80071dc <_printf_common+0xb0>
 8007184:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007188:	4641      	mov	r1, r8
 800718a:	4638      	mov	r0, r7
 800718c:	47c8      	blx	r9
 800718e:	3001      	adds	r0, #1
 8007190:	d01e      	beq.n	80071d0 <_printf_common+0xa4>
 8007192:	6823      	ldr	r3, [r4, #0]
 8007194:	6922      	ldr	r2, [r4, #16]
 8007196:	f003 0306 	and.w	r3, r3, #6
 800719a:	2b04      	cmp	r3, #4
 800719c:	bf02      	ittt	eq
 800719e:	68e5      	ldreq	r5, [r4, #12]
 80071a0:	6833      	ldreq	r3, [r6, #0]
 80071a2:	1aed      	subeq	r5, r5, r3
 80071a4:	68a3      	ldr	r3, [r4, #8]
 80071a6:	bf0c      	ite	eq
 80071a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071ac:	2500      	movne	r5, #0
 80071ae:	4293      	cmp	r3, r2
 80071b0:	bfc4      	itt	gt
 80071b2:	1a9b      	subgt	r3, r3, r2
 80071b4:	18ed      	addgt	r5, r5, r3
 80071b6:	2600      	movs	r6, #0
 80071b8:	341a      	adds	r4, #26
 80071ba:	42b5      	cmp	r5, r6
 80071bc:	d11a      	bne.n	80071f4 <_printf_common+0xc8>
 80071be:	2000      	movs	r0, #0
 80071c0:	e008      	b.n	80071d4 <_printf_common+0xa8>
 80071c2:	2301      	movs	r3, #1
 80071c4:	4652      	mov	r2, sl
 80071c6:	4641      	mov	r1, r8
 80071c8:	4638      	mov	r0, r7
 80071ca:	47c8      	blx	r9
 80071cc:	3001      	adds	r0, #1
 80071ce:	d103      	bne.n	80071d8 <_printf_common+0xac>
 80071d0:	f04f 30ff 	mov.w	r0, #4294967295
 80071d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071d8:	3501      	adds	r5, #1
 80071da:	e7c6      	b.n	800716a <_printf_common+0x3e>
 80071dc:	18e1      	adds	r1, r4, r3
 80071de:	1c5a      	adds	r2, r3, #1
 80071e0:	2030      	movs	r0, #48	@ 0x30
 80071e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071e6:	4422      	add	r2, r4
 80071e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071f0:	3302      	adds	r3, #2
 80071f2:	e7c7      	b.n	8007184 <_printf_common+0x58>
 80071f4:	2301      	movs	r3, #1
 80071f6:	4622      	mov	r2, r4
 80071f8:	4641      	mov	r1, r8
 80071fa:	4638      	mov	r0, r7
 80071fc:	47c8      	blx	r9
 80071fe:	3001      	adds	r0, #1
 8007200:	d0e6      	beq.n	80071d0 <_printf_common+0xa4>
 8007202:	3601      	adds	r6, #1
 8007204:	e7d9      	b.n	80071ba <_printf_common+0x8e>
	...

08007208 <_printf_i>:
 8007208:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800720c:	7e0f      	ldrb	r7, [r1, #24]
 800720e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007210:	2f78      	cmp	r7, #120	@ 0x78
 8007212:	4691      	mov	r9, r2
 8007214:	4680      	mov	r8, r0
 8007216:	460c      	mov	r4, r1
 8007218:	469a      	mov	sl, r3
 800721a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800721e:	d807      	bhi.n	8007230 <_printf_i+0x28>
 8007220:	2f62      	cmp	r7, #98	@ 0x62
 8007222:	d80a      	bhi.n	800723a <_printf_i+0x32>
 8007224:	2f00      	cmp	r7, #0
 8007226:	f000 80d1 	beq.w	80073cc <_printf_i+0x1c4>
 800722a:	2f58      	cmp	r7, #88	@ 0x58
 800722c:	f000 80b8 	beq.w	80073a0 <_printf_i+0x198>
 8007230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007234:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007238:	e03a      	b.n	80072b0 <_printf_i+0xa8>
 800723a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800723e:	2b15      	cmp	r3, #21
 8007240:	d8f6      	bhi.n	8007230 <_printf_i+0x28>
 8007242:	a101      	add	r1, pc, #4	@ (adr r1, 8007248 <_printf_i+0x40>)
 8007244:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007248:	080072a1 	.word	0x080072a1
 800724c:	080072b5 	.word	0x080072b5
 8007250:	08007231 	.word	0x08007231
 8007254:	08007231 	.word	0x08007231
 8007258:	08007231 	.word	0x08007231
 800725c:	08007231 	.word	0x08007231
 8007260:	080072b5 	.word	0x080072b5
 8007264:	08007231 	.word	0x08007231
 8007268:	08007231 	.word	0x08007231
 800726c:	08007231 	.word	0x08007231
 8007270:	08007231 	.word	0x08007231
 8007274:	080073b3 	.word	0x080073b3
 8007278:	080072df 	.word	0x080072df
 800727c:	0800736d 	.word	0x0800736d
 8007280:	08007231 	.word	0x08007231
 8007284:	08007231 	.word	0x08007231
 8007288:	080073d5 	.word	0x080073d5
 800728c:	08007231 	.word	0x08007231
 8007290:	080072df 	.word	0x080072df
 8007294:	08007231 	.word	0x08007231
 8007298:	08007231 	.word	0x08007231
 800729c:	08007375 	.word	0x08007375
 80072a0:	6833      	ldr	r3, [r6, #0]
 80072a2:	1d1a      	adds	r2, r3, #4
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	6032      	str	r2, [r6, #0]
 80072a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80072b0:	2301      	movs	r3, #1
 80072b2:	e09c      	b.n	80073ee <_printf_i+0x1e6>
 80072b4:	6833      	ldr	r3, [r6, #0]
 80072b6:	6820      	ldr	r0, [r4, #0]
 80072b8:	1d19      	adds	r1, r3, #4
 80072ba:	6031      	str	r1, [r6, #0]
 80072bc:	0606      	lsls	r6, r0, #24
 80072be:	d501      	bpl.n	80072c4 <_printf_i+0xbc>
 80072c0:	681d      	ldr	r5, [r3, #0]
 80072c2:	e003      	b.n	80072cc <_printf_i+0xc4>
 80072c4:	0645      	lsls	r5, r0, #25
 80072c6:	d5fb      	bpl.n	80072c0 <_printf_i+0xb8>
 80072c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072cc:	2d00      	cmp	r5, #0
 80072ce:	da03      	bge.n	80072d8 <_printf_i+0xd0>
 80072d0:	232d      	movs	r3, #45	@ 0x2d
 80072d2:	426d      	negs	r5, r5
 80072d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072d8:	4858      	ldr	r0, [pc, #352]	@ (800743c <_printf_i+0x234>)
 80072da:	230a      	movs	r3, #10
 80072dc:	e011      	b.n	8007302 <_printf_i+0xfa>
 80072de:	6821      	ldr	r1, [r4, #0]
 80072e0:	6833      	ldr	r3, [r6, #0]
 80072e2:	0608      	lsls	r0, r1, #24
 80072e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80072e8:	d402      	bmi.n	80072f0 <_printf_i+0xe8>
 80072ea:	0649      	lsls	r1, r1, #25
 80072ec:	bf48      	it	mi
 80072ee:	b2ad      	uxthmi	r5, r5
 80072f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80072f2:	4852      	ldr	r0, [pc, #328]	@ (800743c <_printf_i+0x234>)
 80072f4:	6033      	str	r3, [r6, #0]
 80072f6:	bf14      	ite	ne
 80072f8:	230a      	movne	r3, #10
 80072fa:	2308      	moveq	r3, #8
 80072fc:	2100      	movs	r1, #0
 80072fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007302:	6866      	ldr	r6, [r4, #4]
 8007304:	60a6      	str	r6, [r4, #8]
 8007306:	2e00      	cmp	r6, #0
 8007308:	db05      	blt.n	8007316 <_printf_i+0x10e>
 800730a:	6821      	ldr	r1, [r4, #0]
 800730c:	432e      	orrs	r6, r5
 800730e:	f021 0104 	bic.w	r1, r1, #4
 8007312:	6021      	str	r1, [r4, #0]
 8007314:	d04b      	beq.n	80073ae <_printf_i+0x1a6>
 8007316:	4616      	mov	r6, r2
 8007318:	fbb5 f1f3 	udiv	r1, r5, r3
 800731c:	fb03 5711 	mls	r7, r3, r1, r5
 8007320:	5dc7      	ldrb	r7, [r0, r7]
 8007322:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007326:	462f      	mov	r7, r5
 8007328:	42bb      	cmp	r3, r7
 800732a:	460d      	mov	r5, r1
 800732c:	d9f4      	bls.n	8007318 <_printf_i+0x110>
 800732e:	2b08      	cmp	r3, #8
 8007330:	d10b      	bne.n	800734a <_printf_i+0x142>
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	07df      	lsls	r7, r3, #31
 8007336:	d508      	bpl.n	800734a <_printf_i+0x142>
 8007338:	6923      	ldr	r3, [r4, #16]
 800733a:	6861      	ldr	r1, [r4, #4]
 800733c:	4299      	cmp	r1, r3
 800733e:	bfde      	ittt	le
 8007340:	2330      	movle	r3, #48	@ 0x30
 8007342:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007346:	f106 36ff 	addle.w	r6, r6, #4294967295
 800734a:	1b92      	subs	r2, r2, r6
 800734c:	6122      	str	r2, [r4, #16]
 800734e:	f8cd a000 	str.w	sl, [sp]
 8007352:	464b      	mov	r3, r9
 8007354:	aa03      	add	r2, sp, #12
 8007356:	4621      	mov	r1, r4
 8007358:	4640      	mov	r0, r8
 800735a:	f7ff fee7 	bl	800712c <_printf_common>
 800735e:	3001      	adds	r0, #1
 8007360:	d14a      	bne.n	80073f8 <_printf_i+0x1f0>
 8007362:	f04f 30ff 	mov.w	r0, #4294967295
 8007366:	b004      	add	sp, #16
 8007368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800736c:	6823      	ldr	r3, [r4, #0]
 800736e:	f043 0320 	orr.w	r3, r3, #32
 8007372:	6023      	str	r3, [r4, #0]
 8007374:	4832      	ldr	r0, [pc, #200]	@ (8007440 <_printf_i+0x238>)
 8007376:	2778      	movs	r7, #120	@ 0x78
 8007378:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800737c:	6823      	ldr	r3, [r4, #0]
 800737e:	6831      	ldr	r1, [r6, #0]
 8007380:	061f      	lsls	r7, r3, #24
 8007382:	f851 5b04 	ldr.w	r5, [r1], #4
 8007386:	d402      	bmi.n	800738e <_printf_i+0x186>
 8007388:	065f      	lsls	r7, r3, #25
 800738a:	bf48      	it	mi
 800738c:	b2ad      	uxthmi	r5, r5
 800738e:	6031      	str	r1, [r6, #0]
 8007390:	07d9      	lsls	r1, r3, #31
 8007392:	bf44      	itt	mi
 8007394:	f043 0320 	orrmi.w	r3, r3, #32
 8007398:	6023      	strmi	r3, [r4, #0]
 800739a:	b11d      	cbz	r5, 80073a4 <_printf_i+0x19c>
 800739c:	2310      	movs	r3, #16
 800739e:	e7ad      	b.n	80072fc <_printf_i+0xf4>
 80073a0:	4826      	ldr	r0, [pc, #152]	@ (800743c <_printf_i+0x234>)
 80073a2:	e7e9      	b.n	8007378 <_printf_i+0x170>
 80073a4:	6823      	ldr	r3, [r4, #0]
 80073a6:	f023 0320 	bic.w	r3, r3, #32
 80073aa:	6023      	str	r3, [r4, #0]
 80073ac:	e7f6      	b.n	800739c <_printf_i+0x194>
 80073ae:	4616      	mov	r6, r2
 80073b0:	e7bd      	b.n	800732e <_printf_i+0x126>
 80073b2:	6833      	ldr	r3, [r6, #0]
 80073b4:	6825      	ldr	r5, [r4, #0]
 80073b6:	6961      	ldr	r1, [r4, #20]
 80073b8:	1d18      	adds	r0, r3, #4
 80073ba:	6030      	str	r0, [r6, #0]
 80073bc:	062e      	lsls	r6, r5, #24
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	d501      	bpl.n	80073c6 <_printf_i+0x1be>
 80073c2:	6019      	str	r1, [r3, #0]
 80073c4:	e002      	b.n	80073cc <_printf_i+0x1c4>
 80073c6:	0668      	lsls	r0, r5, #25
 80073c8:	d5fb      	bpl.n	80073c2 <_printf_i+0x1ba>
 80073ca:	8019      	strh	r1, [r3, #0]
 80073cc:	2300      	movs	r3, #0
 80073ce:	6123      	str	r3, [r4, #16]
 80073d0:	4616      	mov	r6, r2
 80073d2:	e7bc      	b.n	800734e <_printf_i+0x146>
 80073d4:	6833      	ldr	r3, [r6, #0]
 80073d6:	1d1a      	adds	r2, r3, #4
 80073d8:	6032      	str	r2, [r6, #0]
 80073da:	681e      	ldr	r6, [r3, #0]
 80073dc:	6862      	ldr	r2, [r4, #4]
 80073de:	2100      	movs	r1, #0
 80073e0:	4630      	mov	r0, r6
 80073e2:	f7f8 ff05 	bl	80001f0 <memchr>
 80073e6:	b108      	cbz	r0, 80073ec <_printf_i+0x1e4>
 80073e8:	1b80      	subs	r0, r0, r6
 80073ea:	6060      	str	r0, [r4, #4]
 80073ec:	6863      	ldr	r3, [r4, #4]
 80073ee:	6123      	str	r3, [r4, #16]
 80073f0:	2300      	movs	r3, #0
 80073f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073f6:	e7aa      	b.n	800734e <_printf_i+0x146>
 80073f8:	6923      	ldr	r3, [r4, #16]
 80073fa:	4632      	mov	r2, r6
 80073fc:	4649      	mov	r1, r9
 80073fe:	4640      	mov	r0, r8
 8007400:	47d0      	blx	sl
 8007402:	3001      	adds	r0, #1
 8007404:	d0ad      	beq.n	8007362 <_printf_i+0x15a>
 8007406:	6823      	ldr	r3, [r4, #0]
 8007408:	079b      	lsls	r3, r3, #30
 800740a:	d413      	bmi.n	8007434 <_printf_i+0x22c>
 800740c:	68e0      	ldr	r0, [r4, #12]
 800740e:	9b03      	ldr	r3, [sp, #12]
 8007410:	4298      	cmp	r0, r3
 8007412:	bfb8      	it	lt
 8007414:	4618      	movlt	r0, r3
 8007416:	e7a6      	b.n	8007366 <_printf_i+0x15e>
 8007418:	2301      	movs	r3, #1
 800741a:	4632      	mov	r2, r6
 800741c:	4649      	mov	r1, r9
 800741e:	4640      	mov	r0, r8
 8007420:	47d0      	blx	sl
 8007422:	3001      	adds	r0, #1
 8007424:	d09d      	beq.n	8007362 <_printf_i+0x15a>
 8007426:	3501      	adds	r5, #1
 8007428:	68e3      	ldr	r3, [r4, #12]
 800742a:	9903      	ldr	r1, [sp, #12]
 800742c:	1a5b      	subs	r3, r3, r1
 800742e:	42ab      	cmp	r3, r5
 8007430:	dcf2      	bgt.n	8007418 <_printf_i+0x210>
 8007432:	e7eb      	b.n	800740c <_printf_i+0x204>
 8007434:	2500      	movs	r5, #0
 8007436:	f104 0619 	add.w	r6, r4, #25
 800743a:	e7f5      	b.n	8007428 <_printf_i+0x220>
 800743c:	0800766d 	.word	0x0800766d
 8007440:	0800767e 	.word	0x0800767e

08007444 <memmove>:
 8007444:	4288      	cmp	r0, r1
 8007446:	b510      	push	{r4, lr}
 8007448:	eb01 0402 	add.w	r4, r1, r2
 800744c:	d902      	bls.n	8007454 <memmove+0x10>
 800744e:	4284      	cmp	r4, r0
 8007450:	4623      	mov	r3, r4
 8007452:	d807      	bhi.n	8007464 <memmove+0x20>
 8007454:	1e43      	subs	r3, r0, #1
 8007456:	42a1      	cmp	r1, r4
 8007458:	d008      	beq.n	800746c <memmove+0x28>
 800745a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800745e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007462:	e7f8      	b.n	8007456 <memmove+0x12>
 8007464:	4402      	add	r2, r0
 8007466:	4601      	mov	r1, r0
 8007468:	428a      	cmp	r2, r1
 800746a:	d100      	bne.n	800746e <memmove+0x2a>
 800746c:	bd10      	pop	{r4, pc}
 800746e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007472:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007476:	e7f7      	b.n	8007468 <memmove+0x24>

08007478 <_realloc_r>:
 8007478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800747c:	4607      	mov	r7, r0
 800747e:	4614      	mov	r4, r2
 8007480:	460d      	mov	r5, r1
 8007482:	b921      	cbnz	r1, 800748e <_realloc_r+0x16>
 8007484:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007488:	4611      	mov	r1, r2
 800748a:	f7ff bbad 	b.w	8006be8 <_malloc_r>
 800748e:	b92a      	cbnz	r2, 800749c <_realloc_r+0x24>
 8007490:	f7ff fcaa 	bl	8006de8 <_free_r>
 8007494:	4625      	mov	r5, r4
 8007496:	4628      	mov	r0, r5
 8007498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800749c:	f000 f81a 	bl	80074d4 <_malloc_usable_size_r>
 80074a0:	4284      	cmp	r4, r0
 80074a2:	4606      	mov	r6, r0
 80074a4:	d802      	bhi.n	80074ac <_realloc_r+0x34>
 80074a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80074aa:	d8f4      	bhi.n	8007496 <_realloc_r+0x1e>
 80074ac:	4621      	mov	r1, r4
 80074ae:	4638      	mov	r0, r7
 80074b0:	f7ff fb9a 	bl	8006be8 <_malloc_r>
 80074b4:	4680      	mov	r8, r0
 80074b6:	b908      	cbnz	r0, 80074bc <_realloc_r+0x44>
 80074b8:	4645      	mov	r5, r8
 80074ba:	e7ec      	b.n	8007496 <_realloc_r+0x1e>
 80074bc:	42b4      	cmp	r4, r6
 80074be:	4622      	mov	r2, r4
 80074c0:	4629      	mov	r1, r5
 80074c2:	bf28      	it	cs
 80074c4:	4632      	movcs	r2, r6
 80074c6:	f7ff fc81 	bl	8006dcc <memcpy>
 80074ca:	4629      	mov	r1, r5
 80074cc:	4638      	mov	r0, r7
 80074ce:	f7ff fc8b 	bl	8006de8 <_free_r>
 80074d2:	e7f1      	b.n	80074b8 <_realloc_r+0x40>

080074d4 <_malloc_usable_size_r>:
 80074d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074d8:	1f18      	subs	r0, r3, #4
 80074da:	2b00      	cmp	r3, #0
 80074dc:	bfbc      	itt	lt
 80074de:	580b      	ldrlt	r3, [r1, r0]
 80074e0:	18c0      	addlt	r0, r0, r3
 80074e2:	4770      	bx	lr

080074e4 <_init>:
 80074e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074e6:	bf00      	nop
 80074e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ea:	bc08      	pop	{r3}
 80074ec:	469e      	mov	lr, r3
 80074ee:	4770      	bx	lr

080074f0 <_fini>:
 80074f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074f2:	bf00      	nop
 80074f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074f6:	bc08      	pop	{r3}
 80074f8:	469e      	mov	lr, r3
 80074fa:	4770      	bx	lr
