Coverage Report by instance with details

=================================================================================
=== Instance: /top/SVA
=== Design Unit: work.alu_reg_pipeline_sva
=================================================================================

Directive Coverage:
    Directives                       3         3         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/SVA/c_ALURP_0                       alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(52)
                                                                                 4 Covered   
/top/SVA/c_ALURP_1                       alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(63)
                                                                                24 Covered   
/top/SVA/c_ALURP_2A                      alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(74)
                                                                                20 Covered   


DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/SVA/c_ALURP_0                       alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(52)
                                                                                 4 Covered   
/top/SVA/c_ALURP_1                       alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(63)
                                                                                24 Covered   
/top/SVA/c_ALURP_2A                      alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(74)
                                                                                20 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 3

Total Coverage By Instance (filtered view): 100.00%

