<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - FET_CTRL.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../FET_CTRL.v" target="rtwreport_document_frame" id="linkToText_plain">FET_CTRL.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\FET_CTRL.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2025-05-12 20:29:20</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: FET_CTRL</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: HDL_pfc_gold_fi_og/simscape_system/FET_CTRL</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Model version: 1.239</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a>
</span><span><a class="LN" name="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">module</span> FET_CTRL
</span><span><a class="LN" name="23">   23   </a>          (clk,
</span><span><a class="LN" name="24">   24   </a>           reset,
</span><span><a class="LN" name="25">   25   </a>           enb_1_49_1,
</span><span><a class="LN" name="26">   26   </a>           enb,
</span><span><a class="LN" name="27">   27   </a>           enb_1_1_1,
</span><span><a class="LN" name="28">   28   </a>           is_0,
</span><span><a class="LN" name="29">   29   </a>           is_1,
</span><span><a class="LN" name="30">   30   </a>           is_2,
</span><span><a class="LN" name="31">   31   </a>           is_3,
</span><span><a class="LN" name="32">   32   </a>           is_4,
</span><span><a class="LN" name="33">   33   </a>           is_5,
</span><span><a class="LN" name="34">   34   </a>           vs_0,
</span><span><a class="LN" name="35">   35   </a>           vs_1,
</span><span><a class="LN" name="36">   36   </a>           vs_2,
</span><span><a class="LN" name="37">   37   </a>           vs_3,
</span><span><a class="LN" name="38">   38   </a>           vs_4,
</span><span><a class="LN" name="39">   39   </a>           vs_5,
</span><span><a class="LN" name="40">   40   </a>           G_0,
</span><span><a class="LN" name="41">   41   </a>           G_1,
</span><span><a class="LN" name="42">   42   </a>           G_2,
</span><span><a class="LN" name="43">   43   </a>           G_3,
</span><span><a class="LN" name="44">   44   </a>           G_4,
</span><span><a class="LN" name="45">   45   </a>           G_5,
</span><span><a class="LN" name="46">   46   </a>           sch_ctr_48,
</span><span><a class="LN" name="47">   47   </a>           ic_0,
</span><span><a class="LN" name="48">   48   </a>           ic_1,
</span><span><a class="LN" name="49">   49   </a>           ic_2,
</span><span><a class="LN" name="50">   50   </a>           ic_3,
</span><span><a class="LN" name="51">   51   </a>           ic_4,
</span><span><a class="LN" name="52">   52   </a>           ic_5);
</span><span><a class="LN" name="53">   53   </a>
</span><span><a class="LN" name="54">   54   </a>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">input</span>   enb_1_49_1;
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">input</span>   enb_1_1_1;
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_0;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_4;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_5;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_0;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_4;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_5;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">input</span>   G_0;  <span class="CT">// boolean</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">input</span>   G_1;  <span class="CT">// boolean</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">input</span>   G_2;  <span class="CT">// boolean</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">input</span>   G_3;  <span class="CT">// boolean</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">input</span>   G_4;  <span class="CT">// boolean</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">input</span>   G_5;  <span class="CT">// boolean</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">input</span>   [5:0] sch_ctr_48;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_0;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_4;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_5;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="85">   85   </a>
</span><span><a class="LN" name="86">   86   </a>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_0_5;
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">reg</span>  crp_temp_streamed_enb_phase_0_5_1;
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">wire</span> enb_gated;
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">reg</span> [2:0] counterSig;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">reg</span> [5:0] rd_10_waddr;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">wire</span> rd_10_wrenb;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">reg</span> [5:0] rd_10_raddr;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">wire</span> [5:0] mergedInput;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">reg</span> [5:0] mergedDelay_regin;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">reg</span> [4:0] mergedDelay_waddr;  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">wire</span> mergedDelay_wrenb;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">reg</span> [4:0] mergedDelay_raddr;  <span class="CT">// ufix5</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">wire</span> [5:0] mergedDelay_regout;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">reg</span> [5:0] mergedOutput;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">wire</span> [2:0] slicedInput;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs [0:5];  <span class="CT">// sfix18_En6 [6]</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] vs_6 [0:5];  <span class="CT">// sfix18_En6 [6]</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_0_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_1_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_2_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_3_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_4_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_5_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_unbuffer;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] vs_unbuffer_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst;  <span class="CT">// sfix18_En22</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] kconst_1;  <span class="CT">// sfix18_En22</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] Gain3_out1;  <span class="CT">// sfix36_En28</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] Gain3_out1_1;  <span class="CT">// sfix36_En28</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Gain3_out1_2;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] HwModeRegister_reg [0:1];  <span class="CT">// sfix18 [2]</span>
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] HwModeRegister_reg_next [0:1];  <span class="CT">// sfix18_En12 [2]</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Gain3_out1_3;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">wire</span> [2:0] slicedInput_1;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is [0:5];  <span class="CT">// sfix18_En6 [6]</span>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] is_6 [0:5];  <span class="CT">// sfix18_En6 [6]</span>
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_0_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_1_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_2_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_3_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_4_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_5_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_unbuffer;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] is_unbuffer_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst_2;  <span class="CT">// sfix18_En17</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] kconst_3;  <span class="CT">// sfix18_En17</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] on;  <span class="CT">// sfix36_En23</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] on_1;  <span class="CT">// sfix36_En23</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] on_2;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Subtract1_sub_cast;  <span class="CT">// sfix19_En12</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Subtract1_sub_cast_1;  <span class="CT">// sfix19_En12</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Subtract1_sub_temp;  <span class="CT">// sfix19_En12</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Subtract1_out1;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Subtract1_out1_1;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">wire</span> G_unbuffer;
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">reg</span>  rd_6_regin;
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">reg</span> [5:0] rd_6_waddr;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">wire</span> rd_6_wrenb;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">reg</span> [5:0] rd_6_raddr;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">wire</span> rd_6_regout;
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">reg</span>  G_unbuffer_1;
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Constant_out1;  <span class="CT">// sfix18_En17</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [28:0] Equal_cast;  <span class="CT">// sfix29_En17</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [28:0] Equal_cast_1;  <span class="CT">// sfix29_En17</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">wire</span> Equal_out1;
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">reg</span>  Equal_out1_1;
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">wire</span> OR_out1;
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">reg</span>  [1:0] HwModeRegister1_reg;  <span class="CT">// ufix1 [2]</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">wire</span> OR_out1_1;
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Multiply_Add_mul_in1;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Multiply_Add_mul_cast;  <span class="CT">// sfix19_En11</span>
</span><span><a class="LN" name="158">  158   </a>  (* use_dsp  = <font color="#1122ff">&quot;yes&quot;</font> *)   <span class="KW">wire</span> <span class="KW">signed</span> [17:0] mulOutput;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] mulOutput_1;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Multiply_Add_add_add_cast;  <span class="CT">// sfix20_En12</span>
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Multiply_Add_add_add_cast_1;  <span class="CT">// sfix20_En12</span>
</span><span><a class="LN" name="162">  162   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Multiply_Add_add_add_temp;  <span class="CT">// sfix20_En12</span>
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Multiply_Add_out1;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" name="164">  164   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] rd_9_reg [0:1];  <span class="CT">// sfix18 [2]</span>
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] rd_9_reg_next [0:1];  <span class="CT">// sfix18_En12 [2]</span>
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Multiply_Add_out1_1;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">reg</span> [5:0] rd_11_waddr;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">wire</span> rd_11_wrenb;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="169">  169   </a>  <span class="KW">reg</span> [5:0] rd_11_raddr;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">wire</span> enb_counter_ge_32_1;
</span><span><a class="LN" name="171">  171   </a>  <span class="KW">reg</span>  enb_counter_ge_32_2;
</span><span><a class="LN" name="172">  172   </a>  <span class="KW">wire</span> enb_counter_le_36_1;
</span><span><a class="LN" name="173">  173   </a>  <span class="KW">reg</span>  enb_counter_le_36_2;
</span><span><a class="LN" name="174">  174   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_32_4;
</span><span><a class="LN" name="175">  175   </a>  <span class="KW">reg</span>  [7:0] rd_16_reg;  <span class="CT">// ufix1 [8]</span>
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_32_4_1;
</span><span><a class="LN" name="177">  177   </a>  <span class="KW">wire</span> enb_gated_1;
</span><span><a class="LN" name="178">  178   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_37_0;
</span><span><a class="LN" name="179">  179   </a>  <span class="KW">reg</span>  [9:0] rd_19_reg;  <span class="CT">// ufix1 [10]</span>
</span><span><a class="LN" name="180">  180   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_37_0_1;
</span><span><a class="LN" name="181">  181   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_5;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="183">  183   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_4;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="184">  184   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="187">  187   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_6 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_held;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="192">  192   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_3 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_4 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_unbuffer;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] rd_11_regin;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="196">  196   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] rd_11_regout;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] ic;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] Subtract_sub_cast;  <span class="CT">// sfix23_En12</span>
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] Subtract_sub_cast_1;  <span class="CT">// sfix23_En12</span>
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] Subtract_sub_temp;  <span class="CT">// sfix23_En12</span>
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Subtract_out1;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_indtc;  <span class="CT">// sfix18</span>
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_indtc_1;  <span class="CT">// sfix18</span>
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] gain_cast;  <span class="CT">// sfix19_En4</span>
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_gain;  <span class="CT">// sfix18</span>
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_dtc;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_dtc_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="208">  208   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] rd_10_regin;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] rd_10_regout;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_add_in;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] adder_add_cast;  <span class="CT">// sfix19_En8</span>
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] adder_add_cast_1;  <span class="CT">// sfix19_En8</span>
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] adder_add_temp;  <span class="CT">// sfix19_En8</span>
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_add;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] tapped_delay_reg [0:4];  <span class="CT">// sfix18 [5]</span>
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] tapped_delay_reg_next [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_5 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_6 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_7 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_reg_bypass_reg [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" name="221">  221   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_reg_bypass_reg_next [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_7 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" name="223">  223   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_0;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_0_4;
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">reg</span>  crp_temp_streamed_enb_phase_0_4_1;
</span><span><a class="LN" name="226">  226   </a>  <span class="KW">wire</span> enb_gated_2;
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] tapped_delay_reg_1 [0:4];  <span class="CT">// sfix18 [5]</span>
</span><span><a class="LN" name="228">  228   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] tapped_delay_reg_next_1 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" name="229">  229   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] buffSig [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_5_0;
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">reg</span>  crp_temp_streamed_enb_phase_5_0_1;
</span><span><a class="LN" name="232">  232   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] buffSig_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="233">  233   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] buffSig_held;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="234">  234   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_4_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="235">  235   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_4_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="236">  236   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="237">  237   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="238">  238   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_2_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_2_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="240">  240   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_9_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_9_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="242">  242   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="243">  243   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="244">  244   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="246">  246   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_17_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_17_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="248">  248   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] crp_out_delay_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] crp_out_delay_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="252">  252   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" name="253">  253   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="254">  254   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="255">  255   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_0_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" name="256">  256   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_0_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" name="257">  257   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_0_01;  <span class="CT">// int32</span>
</span><span><a class="LN" name="258">  258   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_11;  <span class="CT">// int32</span>
</span><span><a class="LN" name="259">  259   </a>
</span><span><a class="LN" name="260">  260   </a>
</span><span><a class="LN" name="261">  261   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_0_5 = sch_ctr_48 &lt;= 6'b000101;
</span><span><a class="LN" name="262">  262   </a>
</span><span><a class="LN" name="263">  263   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="264">  264   </a>    <span class="KW">begin</span> : rd_1_process
</span><span><a class="LN" name="265">  265   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="266">  266   </a>        crp_temp_streamed_enb_phase_0_5_1 &lt;= 1'b0;
</span><span><a class="LN" name="267">  267   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="268">  268   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="269">  269   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="270">  270   </a>          crp_temp_streamed_enb_phase_0_5_1 &lt;= crp_temp_streamed_enb_phase_0_5;
</span><span><a class="LN" name="271">  271   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="272">  272   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="273">  273   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="274">  274   </a>
</span><span><a class="LN" name="275">  275   </a>  <span class="KW">assign</span> enb_gated = crp_temp_streamed_enb_phase_0_5_1 &amp;&amp; enb;
</span><span><a class="LN" name="276">  276   </a>
</span><span><a class="LN" name="277">  277   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="278">  278   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" name="279">  279   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="280">  280   </a>  <span class="CT">//  count to value  = 5</span>
</span><span><a class="LN" name="281">  281   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="282">  282   </a>    <span class="KW">begin</span> : ctr_0_5_process
</span><span><a class="LN" name="283">  283   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="284">  284   </a>        counterSig &lt;= 3'b000;
</span><span><a class="LN" name="285">  285   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="286">  286   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="287">  287   </a>        <span class="KW">if</span> (enb_gated) <span class="KW">begin</span>
</span><span><a class="LN" name="288">  288   </a>          <span class="KW">if</span> (counterSig &gt;= 3'b101) <span class="KW">begin</span>
</span><span><a class="LN" name="289">  289   </a>            counterSig &lt;= 3'b000;
</span><span><a class="LN" name="290">  290   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="291">  291   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="292">  292   </a>            counterSig &lt;= counterSig + 3'b001;
</span><span><a class="LN" name="293">  293   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="294">  294   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="295">  295   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="296">  296   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="297">  297   </a>
</span><span><a class="LN" name="298">  298   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="299">  299   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" name="300">  300   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="301">  301   </a>  <span class="CT">//  count to value  = 37</span>
</span><span><a class="LN" name="302">  302   </a>  <span class="CT">// Write address counter for RAM-based shift register rd_10</span>
</span><span><a class="LN" name="303">  303   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="304">  304   </a>    <span class="KW">begin</span> : rd_10_wr_process
</span><span><a class="LN" name="305">  305   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="306">  306   </a>        rd_10_waddr &lt;= 6'b000000;
</span><span><a class="LN" name="307">  307   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="308">  308   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="309">  309   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="310">  310   </a>          <span class="KW">if</span> (rd_10_waddr &gt;= 6'b100101) <span class="KW">begin</span>
</span><span><a class="LN" name="311">  311   </a>            rd_10_waddr &lt;= 6'b000000;
</span><span><a class="LN" name="312">  312   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="313">  313   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="314">  314   </a>            rd_10_waddr &lt;= rd_10_waddr + 6'b000001;
</span><span><a class="LN" name="315">  315   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="316">  316   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="317">  317   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="318">  318   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="319">  319   </a>
</span><span><a class="LN" name="320">  320   </a>  <span class="KW">assign</span> rd_10_wrenb = 1'b1;
</span><span><a class="LN" name="321">  321   </a>
</span><span><a class="LN" name="322">  322   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="323">  323   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" name="324">  324   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="325">  325   </a>  <span class="CT">//  count to value  = 37</span>
</span><span><a class="LN" name="326">  326   </a>  <span class="CT">// Read address counter for RAM-based shift register rd_10</span>
</span><span><a class="LN" name="327">  327   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="328">  328   </a>    <span class="KW">begin</span> : rd_10_rd_process
</span><span><a class="LN" name="329">  329   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="330">  330   </a>        rd_10_raddr &lt;= 6'b000001;
</span><span><a class="LN" name="331">  331   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="332">  332   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="333">  333   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="334">  334   </a>          <span class="KW">if</span> (rd_10_raddr &gt;= 6'b100101) <span class="KW">begin</span>
</span><span><a class="LN" name="335">  335   </a>            rd_10_raddr &lt;= 6'b000000;
</span><span><a class="LN" name="336">  336   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="337">  337   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="338">  338   </a>            rd_10_raddr &lt;= rd_10_raddr + 6'b000001;
</span><span><a class="LN" name="339">  339   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="340">  340   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="341">  341   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="342">  342   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="343">  343   </a>
</span><span><a class="LN" name="344">  344   </a>  <span class="KW">assign</span> mergedInput = <b>{</b>counterSig, counterSig<b>}</b>;
</span><span><a class="LN" name="345">  345   </a>
</span><span><a class="LN" name="346">  346   </a>  <span class="CT">// Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" name="347">  347   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="348">  348   </a>    <span class="KW">begin</span> : mergedDelay_reginc_process
</span><span><a class="LN" name="349">  349   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="350">  350   </a>        mergedDelay_regin &lt;= 6'b000000;
</span><span><a class="LN" name="351">  351   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="352">  352   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="353">  353   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="354">  354   </a>          mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" name="355">  355   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="356">  356   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="357">  357   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="358">  358   </a>
</span><span><a class="LN" name="359">  359   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="360">  360   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" name="361">  361   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="362">  362   </a>  <span class="CT">//  count to value  = 29</span>
</span><span><a class="LN" name="363">  363   </a>  <span class="CT">// Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" name="364">  364   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="365">  365   </a>    <span class="KW">begin</span> : mergedDelay_wr_process
</span><span><a class="LN" name="366">  366   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="367">  367   </a>        mergedDelay_waddr &lt;= 5'b00000;
</span><span><a class="LN" name="368">  368   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="369">  369   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="370">  370   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="371">  371   </a>          <span class="KW">if</span> (mergedDelay_waddr &gt;= 5'b11101) <span class="KW">begin</span>
</span><span><a class="LN" name="372">  372   </a>            mergedDelay_waddr &lt;= 5'b00000;
</span><span><a class="LN" name="373">  373   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="374">  374   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="375">  375   </a>            mergedDelay_waddr &lt;= mergedDelay_waddr + 5'b00001;
</span><span><a class="LN" name="376">  376   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="377">  377   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="378">  378   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="379">  379   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="380">  380   </a>
</span><span><a class="LN" name="381">  381   </a>  <span class="KW">assign</span> mergedDelay_wrenb = 1'b1;
</span><span><a class="LN" name="382">  382   </a>
</span><span><a class="LN" name="383">  383   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="384">  384   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" name="385">  385   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="386">  386   </a>  <span class="CT">//  count to value  = 29</span>
</span><span><a class="LN" name="387">  387   </a>  <span class="CT">// Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" name="388">  388   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="389">  389   </a>    <span class="KW">begin</span> : mergedDelay_rd_process
</span><span><a class="LN" name="390">  390   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="391">  391   </a>        mergedDelay_raddr &lt;= 5'b00001;
</span><span><a class="LN" name="392">  392   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="393">  393   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="394">  394   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="395">  395   </a>          <span class="KW">if</span> (mergedDelay_raddr &gt;= 5'b11101) <span class="KW">begin</span>
</span><span><a class="LN" name="396">  396   </a>            mergedDelay_raddr &lt;= 5'b00000;
</span><span><a class="LN" name="397">  397   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="398">  398   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="399">  399   </a>            mergedDelay_raddr &lt;= mergedDelay_raddr + 5'b00001;
</span><span><a class="LN" name="400">  400   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="401">  401   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="402">  402   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="403">  403   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="404">  404   </a>
</span><span><a class="LN" name="405">  405   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(5),
</span><span><a class="LN" name="406">  406   </a>                                     .DataWidth(6)
</span><span><a class="LN" name="407">  407   </a>                                     )
</span><span><a class="LN" name="408">  408   </a>                                   u_ShiftRegisterRAM_Wrapper (.clk(clk),
</span><span><a class="LN" name="409">  409   </a>                                                               .reset(reset),
</span><span><a class="LN" name="410">  410   </a>                                                               .enb(enb),
</span><span><a class="LN" name="411">  411   </a>                                                               .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" name="412">  412   </a>                                                               .wr_din(mergedDelay_regin),
</span><span><a class="LN" name="413">  413   </a>                                                               .wr_addr(mergedDelay_waddr),
</span><span><a class="LN" name="414">  414   </a>                                                               .wr_en(mergedDelay_wrenb),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="415">  415   </a>                                                               .rd_addr(mergedDelay_raddr),
</span><span><a class="LN" name="416">  416   </a>                                                               .dout(mergedDelay_regout)
</span><span><a class="LN" name="417">  417   </a>                                                               );
</span><span><a class="LN" name="418">  418   </a>
</span><span><a class="LN" name="419">  419   </a>  <span class="CT">// Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" name="420">  420   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="421">  421   </a>    <span class="KW">begin</span> : mergedDelay_regoutc_process
</span><span><a class="LN" name="422">  422   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="423">  423   </a>        mergedOutput &lt;= 6'b000000;
</span><span><a class="LN" name="424">  424   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="425">  425   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="426">  426   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="427">  427   </a>          mergedOutput &lt;= mergedDelay_regout;
</span><span><a class="LN" name="428">  428   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="429">  429   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="430">  430   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="431">  431   </a>
</span><span><a class="LN" name="432">  432   </a>  <span class="KW">assign</span> slicedInput = mergedOutput[2:0];
</span><span><a class="LN" name="433">  433   </a>
</span><span><a class="LN" name="434">  434   </a>  <span class="KW">assign</span> vs[0] = vs_0;
</span><span><a class="LN" name="435">  435   </a>  <span class="KW">assign</span> vs[1] = vs_1;
</span><span><a class="LN" name="436">  436   </a>  <span class="KW">assign</span> vs[2] = vs_2;
</span><span><a class="LN" name="437">  437   </a>  <span class="KW">assign</span> vs[3] = vs_3;
</span><span><a class="LN" name="438">  438   </a>  <span class="KW">assign</span> vs[4] = vs_4;
</span><span><a class="LN" name="439">  439   </a>  <span class="KW">assign</span> vs[5] = vs_5;
</span><span><a class="LN" name="440">  440   </a>
</span><span><a class="LN" name="441">  441   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="442">  442   </a>    <span class="KW">begin</span> : rd_4_process
</span><span><a class="LN" name="443">  443   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="444">  444   </a>        <span class="KW">for</span>(rd_4_t_1 = 32'sd0; rd_4_t_1 &lt;= 32'sd5; rd_4_t_1 = rd_4_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="445">  445   </a>          vs_6[rd_4_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="446">  446   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="447">  447   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="448">  448   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="449">  449   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="450">  450   </a>          <span class="KW">for</span>(rd_4_t_0_0 = 32'sd0; rd_4_t_0_0 &lt;= 32'sd5; rd_4_t_0_0 = rd_4_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="451">  451   </a>            vs_6[rd_4_t_0_0] &lt;= vs[rd_4_t_0_0];
</span><span><a class="LN" name="452">  452   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="453">  453   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="454">  454   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="455">  455   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="456">  456   </a>
</span><span><a class="LN" name="457">  457   </a>  <span class="KW">assign</span> vs_0_1 = vs_6[0];
</span><span><a class="LN" name="458">  458   </a>
</span><span><a class="LN" name="459">  459   </a>  <span class="KW">assign</span> vs_1_1 = vs_6[1];
</span><span><a class="LN" name="460">  460   </a>
</span><span><a class="LN" name="461">  461   </a>  <span class="KW">assign</span> vs_2_1 = vs_6[2];
</span><span><a class="LN" name="462">  462   </a>
</span><span><a class="LN" name="463">  463   </a>  <span class="KW">assign</span> vs_3_1 = vs_6[3];
</span><span><a class="LN" name="464">  464   </a>
</span><span><a class="LN" name="465">  465   </a>  <span class="KW">assign</span> vs_4_1 = vs_6[4];
</span><span><a class="LN" name="466">  466   </a>
</span><span><a class="LN" name="467">  467   </a>  <span class="KW">assign</span> vs_5_1 = vs_6[5];
</span><span><a class="LN" name="468">  468   </a>
</span><span><a class="LN" name="469">  469   </a>  <span class="KW">assign</span> vs_unbuffer = (slicedInput == 3'b000 ? vs_0_1 :
</span><span><a class="LN" name="470">  470   </a>              (slicedInput == 3'b001 ? vs_1_1 :
</span><span><a class="LN" name="471">  471   </a>              (slicedInput == 3'b010 ? vs_2_1 :
</span><span><a class="LN" name="472">  472   </a>              (slicedInput == 3'b011 ? vs_3_1 :
</span><span><a class="LN" name="473">  473   </a>              (slicedInput == 3'b100 ? vs_4_1 :
</span><span><a class="LN" name="474">  474   </a>              vs_5_1)))));
</span><span><a class="LN" name="475">  475   </a>
</span><span><a class="LN" name="476">  476   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="477">  477   </a>    <span class="KW">begin</span> : HwModeRegister5_process
</span><span><a class="LN" name="478">  478   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="479">  479   </a>        vs_unbuffer_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="480">  480   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="481">  481   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="482">  482   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="483">  483   </a>          vs_unbuffer_1 &lt;= vs_unbuffer;
</span><span><a class="LN" name="484">  484   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="485">  485   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="486">  486   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="487">  487   </a>
</span><span><a class="LN" name="488">  488   </a>  <span class="KW">assign</span> kconst = 18'sb010100011110101110;
</span><span><a class="LN" name="489">  489   </a>
</span><span><a class="LN" name="490">  490   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="491">  491   </a>    <span class="KW">begin</span> : HwModeRegister6_process
</span><span><a class="LN" name="492">  492   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="493">  493   </a>        kconst_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="494">  494   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="495">  495   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="496">  496   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="497">  497   </a>          kconst_1 &lt;= kconst;
</span><span><a class="LN" name="498">  498   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="499">  499   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="500">  500   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="501">  501   </a>
</span><span><a class="LN" name="502">  502   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:514')" name="code2model"><font color="#117755"><i>&lt;S178&gt;/Gain3</i></font></a></span>
</span><span><a class="LN" name="503">  503   </a>  <span class="KW">assign</span> Gain3_out1 = vs_unbuffer_1 * kconst_1;
</span><span><a class="LN" name="504">  504   </a>
</span><span><a class="LN" name="505">  505   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="506">  506   </a>    <span class="KW">begin</span> : PipelineRegister2_process
</span><span><a class="LN" name="507">  507   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="508">  508   </a>        Gain3_out1_1 &lt;= 36'sh000000000;
</span><span><a class="LN" name="509">  509   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="510">  510   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="511">  511   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="512">  512   </a>          Gain3_out1_1 &lt;= Gain3_out1;
</span><span><a class="LN" name="513">  513   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="514">  514   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="515">  515   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="516">  516   </a>
</span><span><a class="LN" name="517">  517   </a>  <span class="KW">assign</span> Gain3_out1_2 = Gain3_out1_1[33:16];
</span><span><a class="LN" name="518">  518   </a>
</span><span><a class="LN" name="519">  519   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="520">  520   </a>    <span class="KW">begin</span> : HwModeRegister_process
</span><span><a class="LN" name="521">  521   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="522">  522   </a>        <span class="KW">for</span>(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 &lt;= 32'sd1; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="523">  523   </a>          HwModeRegister_reg[HwModeRegister_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="524">  524   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="525">  525   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="526">  526   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="527">  527   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="528">  528   </a>          <span class="KW">for</span>(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 &lt;= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="529">  529   </a>            HwModeRegister_reg[HwModeRegister_t_0_0] &lt;= HwModeRegister_reg_next[HwModeRegister_t_0_0];
</span><span><a class="LN" name="530">  530   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="531">  531   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="532">  532   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="533">  533   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="534">  534   </a>
</span><span><a class="LN" name="535">  535   </a>  <span class="KW">assign</span> Gain3_out1_3 = HwModeRegister_reg[1];
</span><span><a class="LN" name="536">  536   </a>  <span class="KW">assign</span> HwModeRegister_reg_next[0] = Gain3_out1_2;
</span><span><a class="LN" name="537">  537   </a>  <span class="KW">assign</span> HwModeRegister_reg_next[1] = HwModeRegister_reg[0];
</span><span><a class="LN" name="538">  538   </a>
</span><span><a class="LN" name="539">  539   </a>  <span class="KW">assign</span> slicedInput_1 = mergedOutput[5:3];
</span><span><a class="LN" name="540">  540   </a>
</span><span><a class="LN" name="541">  541   </a>  <span class="KW">assign</span> is[0] = is_0;
</span><span><a class="LN" name="542">  542   </a>  <span class="KW">assign</span> is[1] = is_1;
</span><span><a class="LN" name="543">  543   </a>  <span class="KW">assign</span> is[2] = is_2;
</span><span><a class="LN" name="544">  544   </a>  <span class="KW">assign</span> is[3] = is_3;
</span><span><a class="LN" name="545">  545   </a>  <span class="KW">assign</span> is[4] = is_4;
</span><span><a class="LN" name="546">  546   </a>  <span class="KW">assign</span> is[5] = is_5;
</span><span><a class="LN" name="547">  547   </a>
</span><span><a class="LN" name="548">  548   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="549">  549   </a>    <span class="KW">begin</span> : rd_2_process
</span><span><a class="LN" name="550">  550   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="551">  551   </a>        <span class="KW">for</span>(rd_2_t_1 = 32'sd0; rd_2_t_1 &lt;= 32'sd5; rd_2_t_1 = rd_2_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="552">  552   </a>          is_6[rd_2_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="553">  553   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="554">  554   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="555">  555   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="556">  556   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="557">  557   </a>          <span class="KW">for</span>(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 &lt;= 32'sd5; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="558">  558   </a>            is_6[rd_2_t_0_0] &lt;= is[rd_2_t_0_0];
</span><span><a class="LN" name="559">  559   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="560">  560   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="561">  561   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="562">  562   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="563">  563   </a>
</span><span><a class="LN" name="564">  564   </a>  <span class="KW">assign</span> is_0_1 = is_6[0];
</span><span><a class="LN" name="565">  565   </a>
</span><span><a class="LN" name="566">  566   </a>  <span class="KW">assign</span> is_1_1 = is_6[1];
</span><span><a class="LN" name="567">  567   </a>
</span><span><a class="LN" name="568">  568   </a>  <span class="KW">assign</span> is_2_1 = is_6[2];
</span><span><a class="LN" name="569">  569   </a>
</span><span><a class="LN" name="570">  570   </a>  <span class="KW">assign</span> is_3_1 = is_6[3];
</span><span><a class="LN" name="571">  571   </a>
</span><span><a class="LN" name="572">  572   </a>  <span class="KW">assign</span> is_4_1 = is_6[4];
</span><span><a class="LN" name="573">  573   </a>
</span><span><a class="LN" name="574">  574   </a>  <span class="KW">assign</span> is_5_1 = is_6[5];
</span><span><a class="LN" name="575">  575   </a>
</span><span><a class="LN" name="576">  576   </a>  <span class="KW">assign</span> is_unbuffer = (slicedInput_1 == 3'b000 ? is_0_1 :
</span><span><a class="LN" name="577">  577   </a>              (slicedInput_1 == 3'b001 ? is_1_1 :
</span><span><a class="LN" name="578">  578   </a>              (slicedInput_1 == 3'b010 ? is_2_1 :
</span><span><a class="LN" name="579">  579   </a>              (slicedInput_1 == 3'b011 ? is_3_1 :
</span><span><a class="LN" name="580">  580   </a>              (slicedInput_1 == 3'b100 ? is_4_1 :
</span><span><a class="LN" name="581">  581   </a>              is_5_1)))));
</span><span><a class="LN" name="582">  582   </a>
</span><span><a class="LN" name="583">  583   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="584">  584   </a>    <span class="KW">begin</span> : HwModeRegister3_process
</span><span><a class="LN" name="585">  585   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="586">  586   </a>        is_unbuffer_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="587">  587   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="588">  588   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="589">  589   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="590">  590   </a>          is_unbuffer_1 &lt;= is_unbuffer;
</span><span><a class="LN" name="591">  591   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="592">  592   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="593">  593   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="594">  594   </a>
</span><span><a class="LN" name="595">  595   </a>  <span class="KW">assign</span> kconst_2 = 18'sb100000000000000000;
</span><span><a class="LN" name="596">  596   </a>
</span><span><a class="LN" name="597">  597   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="598">  598   </a>    <span class="KW">begin</span> : HwModeRegister4_process
</span><span><a class="LN" name="599">  599   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="600">  600   </a>        kconst_3 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="601">  601   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="602">  602   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="603">  603   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="604">  604   </a>          kconst_3 &lt;= kconst_2;
</span><span><a class="LN" name="605">  605   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="606">  606   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="607">  607   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="608">  608   </a>
</span><span><a class="LN" name="609">  609   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:536')" name="code2model"><font color="#117755"><i>&lt;S178&gt;/Gain1</i></font></a></span>
</span><span><a class="LN" name="610">  610   </a>  <span class="KW">assign</span> on = is_unbuffer_1 * kconst_3;
</span><span><a class="LN" name="611">  611   </a>
</span><span><a class="LN" name="612">  612   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="613">  613   </a>    <span class="KW">begin</span> : PipelineRegister1_process
</span><span><a class="LN" name="614">  614   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="615">  615   </a>        on_1 &lt;= 36'sh000000000;
</span><span><a class="LN" name="616">  616   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="617">  617   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="618">  618   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="619">  619   </a>          on_1 &lt;= on;
</span><span><a class="LN" name="620">  620   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="621">  621   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="622">  622   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="623">  623   </a>
</span><span><a class="LN" name="624">  624   </a>  <span class="KW">assign</span> on_2 = on_1[28:11];
</span><span><a class="LN" name="625">  625   </a>
</span><span><a class="LN" name="626">  626   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:518')" name="code2model"><font color="#117755"><i>&lt;S178&gt;/Subtract1</i></font></a></span>
</span><span><a class="LN" name="627">  627   </a>  <span class="KW">assign</span> Subtract1_sub_cast = <b>{</b>on_2[17], on_2<b>}</b>;
</span><span><a class="LN" name="628">  628   </a>  <span class="KW">assign</span> Subtract1_sub_cast_1 = <b>{</b>Gain3_out1_2[17], Gain3_out1_2<b>}</b>;
</span><span><a class="LN" name="629">  629   </a>  <span class="KW">assign</span> Subtract1_sub_temp = Subtract1_sub_cast - Subtract1_sub_cast_1;
</span><span><a class="LN" name="630">  630   </a>  <span class="KW">assign</span> Subtract1_out1 = Subtract1_sub_temp[18:1];
</span><span><a class="LN" name="631">  631   </a>
</span><span><a class="LN" name="632">  632   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="633">  633   </a>    <span class="KW">begin</span> : HwModeRegister_1_process
</span><span><a class="LN" name="634">  634   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="635">  635   </a>        Subtract1_out1_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="636">  636   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="637">  637   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="638">  638   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="639">  639   </a>          Subtract1_out1_1 &lt;= Subtract1_out1;
</span><span><a class="LN" name="640">  640   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="641">  641   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="642">  642   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="643">  643   </a>
</span><span><a class="LN" name="644">  644   </a>  <span class="KW">assign</span> G_unbuffer = (counterSig == 3'b000 ? G_0 :
</span><span><a class="LN" name="645">  645   </a>              (counterSig == 3'b001 ? G_1 :
</span><span><a class="LN" name="646">  646   </a>              (counterSig == 3'b010 ? G_2 :
</span><span><a class="LN" name="647">  647   </a>              (counterSig == 3'b011 ? G_3 :
</span><span><a class="LN" name="648">  648   </a>              (counterSig == 3'b100 ? G_4 :
</span><span><a class="LN" name="649">  649   </a>              G_5)))));
</span><span><a class="LN" name="650">  650   </a>
</span><span><a class="LN" name="651">  651   </a>  <span class="CT">// Input register for RAM-based shift register rd_6</span>
</span><span><a class="LN" name="652">  652   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="653">  653   </a>    <span class="KW">begin</span> : rd_6_reginc_process
</span><span><a class="LN" name="654">  654   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="655">  655   </a>        rd_6_regin &lt;= 1'b0;
</span><span><a class="LN" name="656">  656   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="657">  657   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="658">  658   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="659">  659   </a>          rd_6_regin &lt;= G_unbuffer;
</span><span><a class="LN" name="660">  660   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="661">  661   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="662">  662   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="663">  663   </a>
</span><span><a class="LN" name="664">  664   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="665">  665   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" name="666">  666   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="667">  667   </a>  <span class="CT">//  count to value  = 30</span>
</span><span><a class="LN" name="668">  668   </a>  <span class="CT">// Write address counter for RAM-based shift register rd_6</span>
</span><span><a class="LN" name="669">  669   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="670">  670   </a>    <span class="KW">begin</span> : rd_6_wr_process
</span><span><a class="LN" name="671">  671   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="672">  672   </a>        rd_6_waddr &lt;= 6'b000000;
</span><span><a class="LN" name="673">  673   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="674">  674   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="675">  675   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="676">  676   </a>          <span class="KW">if</span> (rd_6_waddr &gt;= 6'b011110) <span class="KW">begin</span>
</span><span><a class="LN" name="677">  677   </a>            rd_6_waddr &lt;= 6'b000000;
</span><span><a class="LN" name="678">  678   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="679">  679   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="680">  680   </a>            rd_6_waddr &lt;= rd_6_waddr + 6'b000001;
</span><span><a class="LN" name="681">  681   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="682">  682   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="683">  683   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="684">  684   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="685">  685   </a>
</span><span><a class="LN" name="686">  686   </a>  <span class="KW">assign</span> rd_6_wrenb = 1'b1;
</span><span><a class="LN" name="687">  687   </a>
</span><span><a class="LN" name="688">  688   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="689">  689   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" name="690">  690   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="691">  691   </a>  <span class="CT">//  count to value  = 30</span>
</span><span><a class="LN" name="692">  692   </a>  <span class="CT">// Read address counter for RAM-based shift register rd_6</span>
</span><span><a class="LN" name="693">  693   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="694">  694   </a>    <span class="KW">begin</span> : rd_6_rd_process
</span><span><a class="LN" name="695">  695   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="696">  696   </a>        rd_6_raddr &lt;= 6'b000001;
</span><span><a class="LN" name="697">  697   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="698">  698   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="699">  699   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="700">  700   </a>          <span class="KW">if</span> (rd_6_raddr &gt;= 6'b011110) <span class="KW">begin</span>
</span><span><a class="LN" name="701">  701   </a>            rd_6_raddr &lt;= 6'b000000;
</span><span><a class="LN" name="702">  702   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="703">  703   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="704">  704   </a>            rd_6_raddr &lt;= rd_6_raddr + 6'b000001;
</span><span><a class="LN" name="705">  705   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="706">  706   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="707">  707   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="708">  708   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="709">  709   </a>
</span><span><a class="LN" name="710">  710   </a>  ShiftRegisterRAM_Wrapper_singlebit #(.AddrWidth(6),
</span><span><a class="LN" name="711">  711   </a>                                       .DataWidth(1)
</span><span><a class="LN" name="712">  712   </a>                                       )
</span><span><a class="LN" name="713">  713   </a>                                     u_ShiftRegisterRAM_Wrapper_singlebit (.clk(clk),
</span><span><a class="LN" name="714">  714   </a>                                                                           .reset(reset),
</span><span><a class="LN" name="715">  715   </a>                                                                           .enb(enb),
</span><span><a class="LN" name="716">  716   </a>                                                                           .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" name="717">  717   </a>                                                                           .wr_din(rd_6_regin),
</span><span><a class="LN" name="718">  718   </a>                                                                           .wr_addr(rd_6_waddr),
</span><span><a class="LN" name="719">  719   </a>                                                                           .wr_en(rd_6_wrenb),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="720">  720   </a>                                                                           .rd_addr(rd_6_raddr),
</span><span><a class="LN" name="721">  721   </a>                                                                           .dout(rd_6_regout)
</span><span><a class="LN" name="722">  722   </a>                                                                           );
</span><span><a class="LN" name="723">  723   </a>
</span><span><a class="LN" name="724">  724   </a>  <span class="CT">// Output register for RAM-based shift register rd_6</span>
</span><span><a class="LN" name="725">  725   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="726">  726   </a>    <span class="KW">begin</span> : rd_6_regoutc_process
</span><span><a class="LN" name="727">  727   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="728">  728   </a>        G_unbuffer_1 &lt;= 1'b0;
</span><span><a class="LN" name="729">  729   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="730">  730   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="731">  731   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="732">  732   </a>          G_unbuffer_1 &lt;= rd_6_regout;
</span><span><a class="LN" name="733">  733   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="734">  734   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="735">  735   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="736">  736   </a>
</span><span><a class="LN" name="737">  737   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:510')" name="code2model"><font color="#117755"><i>&lt;S178&gt;/Constant</i></font></a></span>
</span><span><a class="LN" name="738">  738   </a>  <span class="KW">assign</span> Constant_out1 = 18'sb101001100110011010;
</span><span><a class="LN" name="739">  739   </a>
</span><span><a class="LN" name="740">  740   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:512')" name="code2model"><font color="#117755"><i>&lt;S178&gt;/Equal</i></font></a></span>
</span><span><a class="LN" name="741">  741   </a>  <span class="KW">assign</span> Equal_cast = <b>{</b><b>{</b>11<b>{</b>Constant_out1[17]<b>}</b><b>}</b>, Constant_out1<b>}</b>;
</span><span><a class="LN" name="742">  742   </a>  <span class="KW">assign</span> Equal_cast_1 = <b>{</b>vs_unbuffer, 11'b00000000000<b>}</b>;
</span><span><a class="LN" name="743">  743   </a>  <span class="KW">assign</span> Equal_out1 = Equal_cast &gt;= Equal_cast_1;
</span><span><a class="LN" name="744">  744   </a>
</span><span><a class="LN" name="745">  745   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="746">  746   </a>    <span class="KW">begin</span> : rd_7_process
</span><span><a class="LN" name="747">  747   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="748">  748   </a>        Equal_out1_1 &lt;= 1'b0;
</span><span><a class="LN" name="749">  749   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="750">  750   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="751">  751   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="752">  752   </a>          Equal_out1_1 &lt;= Equal_out1;
</span><span><a class="LN" name="753">  753   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="754">  754   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="755">  755   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="756">  756   </a>
</span><span><a class="LN" name="757">  757   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:516')" name="code2model"><font color="#117755"><i>&lt;S178&gt;/OR</i></font></a></span>
</span><span><a class="LN" name="758">  758   </a>  <span class="KW">assign</span> OR_out1 = G_unbuffer_1 | Equal_out1_1;
</span><span><a class="LN" name="759">  759   </a>
</span><span><a class="LN" name="760">  760   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="761">  761   </a>    <span class="KW">begin</span> : HwModeRegister1_process
</span><span><a class="LN" name="762">  762   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="763">  763   </a>        HwModeRegister1_reg &lt;= <b>{</b>2<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="764">  764   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="765">  765   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="766">  766   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="767">  767   </a>          HwModeRegister1_reg[0] &lt;= OR_out1;
</span><span><a class="LN" name="768">  768   </a>          HwModeRegister1_reg[1] &lt;= HwModeRegister1_reg[0];
</span><span><a class="LN" name="769">  769   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="770">  770   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="771">  771   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="772">  772   </a>
</span><span><a class="LN" name="773">  773   </a>  <span class="KW">assign</span> OR_out1_1 = HwModeRegister1_reg[1];
</span><span><a class="LN" name="774">  774   </a>
</span><span><a class="LN" name="775">  775   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model"><font color="#117755"><i>&lt;S178&gt;/Multiply-Add</i></font></a></span>
</span><span><a class="LN" name="776">  776   </a>  <span class="KW">assign</span> Multiply_Add_mul_in1 = (OR_out1_1 == 1'b1 ? Subtract1_out1_1 :
</span><span><a class="LN" name="777">  777   </a>              18'sb000000000000000000);
</span><span><a class="LN" name="778">  778   </a>  <span class="KW">assign</span> Multiply_Add_mul_cast = <b>{</b>Multiply_Add_mul_in1[17], Multiply_Add_mul_in1<b>}</b>;
</span><span><a class="LN" name="779">  779   </a>  <span class="KW">assign</span> mulOutput = Multiply_Add_mul_cast[17:0];
</span><span><a class="LN" name="780">  780   </a>
</span><span><a class="LN" name="781">  781   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="782">  782   </a>    <span class="KW">begin</span> : HwModeRegister_2_process
</span><span><a class="LN" name="783">  783   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="784">  784   </a>        mulOutput_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="785">  785   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="786">  786   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="787">  787   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="788">  788   </a>          mulOutput_1 &lt;= mulOutput;
</span><span><a class="LN" name="789">  789   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="790">  790   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="791">  791   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="792">  792   </a>
</span><span><a class="LN" name="793">  793   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model"><font color="#117755"><i>&lt;S178&gt;/Multiply-Add</i></font></a></span>
</span><span><a class="LN" name="794">  794   </a>  <span class="KW">assign</span> Multiply_Add_add_add_cast = <b>{</b><b>{</b>2<b>{</b>Gain3_out1_3[17]<b>}</b><b>}</b>, Gain3_out1_3<b>}</b>;
</span><span><a class="LN" name="795">  795   </a>  <span class="KW">assign</span> Multiply_Add_add_add_cast_1 = <b>{</b>mulOutput_1[17], <b>{</b>mulOutput_1, 1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="796">  796   </a>  <span class="KW">assign</span> Multiply_Add_add_add_temp = Multiply_Add_add_add_cast + Multiply_Add_add_add_cast_1;
</span><span><a class="LN" name="797">  797   </a>  <span class="KW">assign</span> Multiply_Add_out1 = ((Multiply_Add_add_add_temp[19] == 1'b0) &amp;&amp; (Multiply_Add_add_add_temp[18:17] != 2'b00) ? 18'sb011111111111111111 :
</span><span><a class="LN" name="798">  798   </a>              ((Multiply_Add_add_add_temp[19] == 1'b1) &amp;&amp; (Multiply_Add_add_add_temp[18:17] != 2'b11) ? 18'sb100000000000000000 :
</span><span><a class="LN" name="799">  799   </a>              $<span class="KW">signed</span>(Multiply_Add_add_add_temp[17:0])));
</span><span><a class="LN" name="800">  800   </a>
</span><span><a class="LN" name="801">  801   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="802">  802   </a>    <span class="KW">begin</span> : rd_9_process
</span><span><a class="LN" name="803">  803   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="804">  804   </a>        <span class="KW">for</span>(rd_9_t_1 = 32'sd0; rd_9_t_1 &lt;= 32'sd1; rd_9_t_1 = rd_9_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="805">  805   </a>          rd_9_reg[rd_9_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="806">  806   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="807">  807   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="808">  808   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="809">  809   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="810">  810   </a>          <span class="KW">for</span>(rd_9_t_0_0 = 32'sd0; rd_9_t_0_0 &lt;= 32'sd1; rd_9_t_0_0 = rd_9_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="811">  811   </a>            rd_9_reg[rd_9_t_0_0] &lt;= rd_9_reg_next[rd_9_t_0_0];
</span><span><a class="LN" name="812">  812   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="813">  813   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="814">  814   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="815">  815   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="816">  816   </a>
</span><span><a class="LN" name="817">  817   </a>  <span class="KW">assign</span> Multiply_Add_out1_1 = rd_9_reg[1];
</span><span><a class="LN" name="818">  818   </a>  <span class="KW">assign</span> rd_9_reg_next[0] = Multiply_Add_out1;
</span><span><a class="LN" name="819">  819   </a>  <span class="KW">assign</span> rd_9_reg_next[1] = rd_9_reg[0];
</span><span><a class="LN" name="820">  820   </a>
</span><span><a class="LN" name="821">  821   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="822">  822   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" name="823">  823   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="824">  824   </a>  <span class="CT">//  count to value  = 35</span>
</span><span><a class="LN" name="825">  825   </a>  <span class="CT">// Write address counter for RAM-based shift register rd_11</span>
</span><span><a class="LN" name="826">  826   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="827">  827   </a>    <span class="KW">begin</span> : rd_11_wr_process
</span><span><a class="LN" name="828">  828   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="829">  829   </a>        rd_11_waddr &lt;= 6'b000000;
</span><span><a class="LN" name="830">  830   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="831">  831   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="832">  832   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="833">  833   </a>          <span class="KW">if</span> (rd_11_waddr &gt;= 6'b100011) <span class="KW">begin</span>
</span><span><a class="LN" name="834">  834   </a>            rd_11_waddr &lt;= 6'b000000;
</span><span><a class="LN" name="835">  835   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="836">  836   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="837">  837   </a>            rd_11_waddr &lt;= rd_11_waddr + 6'b000001;
</span><span><a class="LN" name="838">  838   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="839">  839   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="840">  840   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="841">  841   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="842">  842   </a>
</span><span><a class="LN" name="843">  843   </a>  <span class="KW">assign</span> rd_11_wrenb = 1'b1;
</span><span><a class="LN" name="844">  844   </a>
</span><span><a class="LN" name="845">  845   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="846">  846   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" name="847">  847   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="848">  848   </a>  <span class="CT">//  count to value  = 35</span>
</span><span><a class="LN" name="849">  849   </a>  <span class="CT">// Read address counter for RAM-based shift register rd_11</span>
</span><span><a class="LN" name="850">  850   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="851">  851   </a>    <span class="KW">begin</span> : rd_11_rd_process
</span><span><a class="LN" name="852">  852   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="853">  853   </a>        rd_11_raddr &lt;= 6'b000001;
</span><span><a class="LN" name="854">  854   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="855">  855   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="856">  856   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="857">  857   </a>          <span class="KW">if</span> (rd_11_raddr &gt;= 6'b100011) <span class="KW">begin</span>
</span><span><a class="LN" name="858">  858   </a>            rd_11_raddr &lt;= 6'b000000;
</span><span><a class="LN" name="859">  859   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="860">  860   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="861">  861   </a>            rd_11_raddr &lt;= rd_11_raddr + 6'b000001;
</span><span><a class="LN" name="862">  862   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="863">  863   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="864">  864   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="865">  865   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="866">  866   </a>
</span><span><a class="LN" name="867">  867   </a>  <span class="KW">assign</span> enb_counter_ge_32_1 = sch_ctr_48 &gt;= 6'b100000;
</span><span><a class="LN" name="868">  868   </a>
</span><span><a class="LN" name="869">  869   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="870">  870   </a>    <span class="KW">begin</span> : rd_14_process
</span><span><a class="LN" name="871">  871   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="872">  872   </a>        enb_counter_ge_32_2 &lt;= 1'b0;
</span><span><a class="LN" name="873">  873   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="874">  874   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="875">  875   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="876">  876   </a>          enb_counter_ge_32_2 &lt;= enb_counter_ge_32_1;
</span><span><a class="LN" name="877">  877   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="878">  878   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="879">  879   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="880">  880   </a>
</span><span><a class="LN" name="881">  881   </a>  <span class="KW">assign</span> enb_counter_le_36_1 = sch_ctr_48 &lt;= 6'b100100;
</span><span><a class="LN" name="882">  882   </a>
</span><span><a class="LN" name="883">  883   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="884">  884   </a>    <span class="KW">begin</span> : rd_15_process
</span><span><a class="LN" name="885">  885   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="886">  886   </a>        enb_counter_le_36_2 &lt;= 1'b0;
</span><span><a class="LN" name="887">  887   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="888">  888   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="889">  889   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="890">  890   </a>          enb_counter_le_36_2 &lt;= enb_counter_le_36_1;
</span><span><a class="LN" name="891">  891   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="892">  892   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="893">  893   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="894">  894   </a>
</span><span><a class="LN" name="895">  895   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_32_4 = enb_counter_ge_32_2 &amp; enb_counter_le_36_2;
</span><span><a class="LN" name="896">  896   </a>
</span><span><a class="LN" name="897">  897   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="898">  898   </a>    <span class="KW">begin</span> : rd_16_process
</span><span><a class="LN" name="899">  899   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="900">  900   </a>        rd_16_reg &lt;= <b>{</b>8<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="901">  901   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="902">  902   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="903">  903   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="904">  904   </a>          rd_16_reg[0] &lt;= crp_temp_streamed_enb_phase_32_4;
</span><span><a class="LN" name="905">  905   </a>          rd_16_reg[32'sd7:32'sd1] &lt;= rd_16_reg[32'sd6:32'sd0];
</span><span><a class="LN" name="906">  906   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="907">  907   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="908">  908   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="909">  909   </a>
</span><span><a class="LN" name="910">  910   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_32_4_1 = rd_16_reg[7];
</span><span><a class="LN" name="911">  911   </a>
</span><span><a class="LN" name="912">  912   </a>  <span class="KW">assign</span> enb_gated_1 = crp_temp_streamed_enb_phase_32_4_1 &amp;&amp; enb;
</span><span><a class="LN" name="913">  913   </a>
</span><span><a class="LN" name="914">  914   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_37_0 = sch_ctr_48 == 6'b100101;
</span><span><a class="LN" name="915">  915   </a>
</span><span><a class="LN" name="916">  916   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="917">  917   </a>    <span class="KW">begin</span> : rd_19_process
</span><span><a class="LN" name="918">  918   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="919">  919   </a>        rd_19_reg &lt;= <b>{</b>10<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="920">  920   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="921">  921   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="922">  922   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="923">  923   </a>          rd_19_reg[0] &lt;= crp_temp_streamed_enb_phase_37_0;
</span><span><a class="LN" name="924">  924   </a>          rd_19_reg[32'sd9:32'sd1] &lt;= rd_19_reg[32'sd8:32'sd0];
</span><span><a class="LN" name="925">  925   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="926">  926   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="927">  927   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="928">  928   </a>
</span><span><a class="LN" name="929">  929   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_37_0_1 = rd_19_reg[9];
</span><span><a class="LN" name="930">  930   </a>
</span><span><a class="LN" name="931">  931   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_5 = Discrete_Time_Integrator_x_reg[5];
</span><span><a class="LN" name="932">  932   </a>
</span><span><a class="LN" name="933">  933   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_4 = Discrete_Time_Integrator_x_reg[4];
</span><span><a class="LN" name="934">  934   </a>
</span><span><a class="LN" name="935">  935   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_3 = Discrete_Time_Integrator_x_reg[3];
</span><span><a class="LN" name="936">  936   </a>
</span><span><a class="LN" name="937">  937   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_2 = Discrete_Time_Integrator_x_reg[2];
</span><span><a class="LN" name="938">  938   </a>
</span><span><a class="LN" name="939">  939   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_1 = Discrete_Time_Integrator_x_reg[1];
</span><span><a class="LN" name="940">  940   </a>
</span><span><a class="LN" name="941">  941   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="942">  942   </a>    <span class="KW">begin</span> : rd_18_process
</span><span><a class="LN" name="943">  943   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="944">  944   </a>        Discrete_Time_Integrator_u_sat_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="945">  945   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="946">  946   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="947">  947   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="948">  948   </a>          Discrete_Time_Integrator_u_sat_1 &lt;= Discrete_Time_Integrator_u_sat;
</span><span><a class="LN" name="949">  949   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="950">  950   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="951">  951   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="952">  952   </a>
</span><span><a class="LN" name="953">  953   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="954">  954   </a>    <span class="KW">begin</span> : Discrete_Time_Integrator_u_sat_state_process
</span><span><a class="LN" name="955">  955   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="956">  956   </a>        Discrete_Time_Integrator_u_sat_held &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="957">  957   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="958">  958   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="959">  959   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="960">  960   </a>          Discrete_Time_Integrator_u_sat_held &lt;= Discrete_Time_Integrator_u_sat_2;
</span><span><a class="LN" name="961">  961   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="962">  962   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="963">  963   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="964">  964   </a>
</span><span><a class="LN" name="965">  965   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_2 = (crp_temp_streamed_enb_phase_37_0_1 == 1'b0 ? Discrete_Time_Integrator_u_sat_held :
</span><span><a class="LN" name="966">  966   </a>              Discrete_Time_Integrator_u_sat_1);
</span><span><a class="LN" name="967">  967   </a>
</span><span><a class="LN" name="968">  968   </a>  <span class="CT">// Input register for RAM-based shift register rd_11</span>
</span><span><a class="LN" name="969">  969   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="970">  970   </a>    <span class="KW">begin</span> : rd_11_reginc_process
</span><span><a class="LN" name="971">  971   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="972">  972   </a>        rd_11_regin &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="973">  973   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="974">  974   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="975">  975   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="976">  976   </a>          rd_11_regin &lt;= Discrete_Time_Integrator_x_reg_unbuffer;
</span><span><a class="LN" name="977">  977   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="978">  978   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="979">  979   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="980">  980   </a>
</span><span><a class="LN" name="981">  981   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(6),
</span><span><a class="LN" name="982">  982   </a>                                     .DataWidth(18)
</span><span><a class="LN" name="983">  983   </a>                                     )
</span><span><a class="LN" name="984">  984   </a>                                   u_ShiftRegisterRAM_Wrapper_generic (.clk(clk),
</span><span><a class="LN" name="985">  985   </a>                                                                       .reset(reset),
</span><span><a class="LN" name="986">  986   </a>                                                                       .enb(enb),
</span><span><a class="LN" name="987">  987   </a>                                                                       .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" name="988">  988   </a>                                                                       .wr_din(rd_11_regin),
</span><span><a class="LN" name="989">  989   </a>                                                                       .wr_addr(rd_11_waddr),
</span><span><a class="LN" name="990">  990   </a>                                                                       .wr_en(rd_11_wrenb),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="991">  991   </a>                                                                       .rd_addr(rd_11_raddr),
</span><span><a class="LN" name="992">  992   </a>                                                                       .dout(rd_11_regout)
</span><span><a class="LN" name="993">  993   </a>                                                                       );
</span><span><a class="LN" name="994">  994   </a>
</span><span><a class="LN" name="995">  995   </a>  <span class="CT">// Output register for RAM-based shift register rd_11</span>
</span><span><a class="LN" name="996">  996   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="997">  997   </a>    <span class="KW">begin</span> : rd_11_regoutc_process
</span><span><a class="LN" name="998">  998   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="999">  999   </a>        ic &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1000"> 1000   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1001"> 1001   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1002"> 1002   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1003"> 1003   </a>          ic &lt;= rd_11_regout;
</span><span><a class="LN" name="1004"> 1004   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1005"> 1005   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1006"> 1006   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1007"> 1007   </a>
</span><span><a class="LN" name="1008"> 1008   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:517')" name="code2model"><font color="#117755"><i>&lt;S178&gt;/Subtract</i></font></a></span>
</span><span><a class="LN" name="1009"> 1009   </a>  <span class="KW">assign</span> Subtract_sub_cast = <b>{</b><b>{</b>5<b>{</b>Multiply_Add_out1_1[17]<b>}</b><b>}</b>, Multiply_Add_out1_1<b>}</b>;
</span><span><a class="LN" name="1010"> 1010   </a>  <span class="KW">assign</span> Subtract_sub_cast_1 = <b>{</b>ic[17], <b>{</b>ic, 4'b0000<b>}</b><b>}</b>;
</span><span><a class="LN" name="1011"> 1011   </a>  <span class="KW">assign</span> Subtract_sub_temp = Subtract_sub_cast - Subtract_sub_cast_1;
</span><span><a class="LN" name="1012"> 1012   </a>  <span class="KW">assign</span> Subtract_out1 = Subtract_sub_temp[17:0];
</span><span><a class="LN" name="1013"> 1013   </a>
</span><span><a class="LN" name="1014"> 1014   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_indtc = Subtract_out1;
</span><span><a class="LN" name="1015"> 1015   </a>
</span><span><a class="LN" name="1016"> 1016   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1017"> 1017   </a>    <span class="KW">begin</span> : rd_12_process
</span><span><a class="LN" name="1018"> 1018   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1019"> 1019   </a>        Discrete_Time_Integrator_indtc_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1020"> 1020   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1021"> 1021   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1022"> 1022   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1023"> 1023   </a>          Discrete_Time_Integrator_indtc_1 &lt;= Discrete_Time_Integrator_indtc;
</span><span><a class="LN" name="1024"> 1024   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1025"> 1025   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1026"> 1026   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1027"> 1027   </a>
</span><span><a class="LN" name="1028"> 1028   </a>  <span class="KW">assign</span> gain_cast = <b>{</b>Discrete_Time_Integrator_indtc_1[17], Discrete_Time_Integrator_indtc_1<b>}</b>;
</span><span><a class="LN" name="1029"> 1029   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_gain = <b>{</b><b>{</b>3<b>{</b>gain_cast[18]<b>}</b><b>}</b>, gain_cast[18:4]<b>}</b>;
</span><span><a class="LN" name="1030"> 1030   </a>
</span><span><a class="LN" name="1031"> 1031   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_dtc = Discrete_Time_Integrator_u_gain;
</span><span><a class="LN" name="1032"> 1032   </a>
</span><span><a class="LN" name="1033"> 1033   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1034"> 1034   </a>    <span class="KW">begin</span> : rd_13_process
</span><span><a class="LN" name="1035"> 1035   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1036"> 1036   </a>        Discrete_Time_Integrator_u_dtc_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1037"> 1037   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1038"> 1038   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1039"> 1039   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1040"> 1040   </a>          Discrete_Time_Integrator_u_dtc_1 &lt;= Discrete_Time_Integrator_u_dtc;
</span><span><a class="LN" name="1041"> 1041   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1042"> 1042   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1043"> 1043   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1044"> 1044   </a>
</span><span><a class="LN" name="1045"> 1045   </a>  <span class="CT">// Input register for RAM-based shift register rd_10</span>
</span><span><a class="LN" name="1046"> 1046   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1047"> 1047   </a>    <span class="KW">begin</span> : rd_10_reginc_process
</span><span><a class="LN" name="1048"> 1048   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1049"> 1049   </a>        rd_10_regin &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1050"> 1050   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1051"> 1051   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1052"> 1052   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1053"> 1053   </a>          rd_10_regin &lt;= Discrete_Time_Integrator_x_reg_unbuffer;
</span><span><a class="LN" name="1054"> 1054   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1055"> 1055   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1056"> 1056   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1057"> 1057   </a>
</span><span><a class="LN" name="1058"> 1058   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(6),
</span><span><a class="LN" name="1059"> 1059   </a>                                     .DataWidth(18)
</span><span><a class="LN" name="1060"> 1060   </a>                                     )
</span><span><a class="LN" name="1061"> 1061   </a>                                   u_ShiftRegisterRAM_Wrapper_1 (.clk(clk),
</span><span><a class="LN" name="1062"> 1062   </a>                                                                 .reset(reset),
</span><span><a class="LN" name="1063"> 1063   </a>                                                                 .enb(enb),
</span><span><a class="LN" name="1064"> 1064   </a>                                                                 .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" name="1065"> 1065   </a>                                                                 .wr_din(rd_10_regin),
</span><span><a class="LN" name="1066"> 1066   </a>                                                                 .wr_addr(rd_10_waddr),
</span><span><a class="LN" name="1067"> 1067   </a>                                                                 .wr_en(rd_10_wrenb),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="1068"> 1068   </a>                                                                 .rd_addr(rd_10_raddr),
</span><span><a class="LN" name="1069"> 1069   </a>                                                                 .dout(rd_10_regout)
</span><span><a class="LN" name="1070"> 1070   </a>                                                                 );
</span><span><a class="LN" name="1071"> 1071   </a>
</span><span><a class="LN" name="1072"> 1072   </a>  <span class="CT">// Output register for RAM-based shift register rd_10</span>
</span><span><a class="LN" name="1073"> 1073   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1074"> 1074   </a>    <span class="KW">begin</span> : rd_10_regoutc_process
</span><span><a class="LN" name="1075"> 1075   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1076"> 1076   </a>        Discrete_Time_Integrator_add_in &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1077"> 1077   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1078"> 1078   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1079"> 1079   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1080"> 1080   </a>          Discrete_Time_Integrator_add_in &lt;= rd_10_regout;
</span><span><a class="LN" name="1081"> 1081   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1082"> 1082   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1083"> 1083   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1084"> 1084   </a>
</span><span><a class="LN" name="1085"> 1085   </a>  <span class="KW">assign</span> adder_add_cast = <b>{</b>Discrete_Time_Integrator_add_in[17], Discrete_Time_Integrator_add_in<b>}</b>;
</span><span><a class="LN" name="1086"> 1086   </a>  <span class="KW">assign</span> adder_add_cast_1 = <b>{</b>Discrete_Time_Integrator_u_dtc_1[17], Discrete_Time_Integrator_u_dtc_1<b>}</b>;
</span><span><a class="LN" name="1087"> 1087   </a>  <span class="KW">assign</span> adder_add_temp = adder_add_cast + adder_add_cast_1;
</span><span><a class="LN" name="1088"> 1088   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_add = ((adder_add_temp[18] == 1'b0) &amp;&amp; (adder_add_temp[17] != 1'b0) ? 18'sb011111111111111111 :
</span><span><a class="LN" name="1089"> 1089   </a>              ((adder_add_temp[18] == 1'b1) &amp;&amp; (adder_add_temp[17] != 1'b1) ? 18'sb100000000000000000 :
</span><span><a class="LN" name="1090"> 1090   </a>              $<span class="KW">signed</span>(adder_add_temp[17:0])));
</span><span><a class="LN" name="1091"> 1091   </a>
</span><span><a class="LN" name="1092"> 1092   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat = (Discrete_Time_Integrator_u_add &gt; 18'sb000110010000000000 ? 18'sb000110010000000000 :
</span><span><a class="LN" name="1093"> 1093   </a>              (Discrete_Time_Integrator_u_add &lt; 18'sb111001110000000000 ? 18'sb111001110000000000 :
</span><span><a class="LN" name="1094"> 1094   </a>              Discrete_Time_Integrator_u_add));
</span><span><a class="LN" name="1095"> 1095   </a>
</span><span><a class="LN" name="1096"> 1096   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1097"> 1097   </a>    <span class="KW">begin</span> : tapped_delay_process
</span><span><a class="LN" name="1098"> 1098   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1099"> 1099   </a>        <span class="KW">for</span>(tapped_delay_t_1_0 = 32'sd0; tapped_delay_t_1_0 &lt;= 32'sd4; tapped_delay_t_1_0 = tapped_delay_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1100"> 1100   </a>          tapped_delay_reg[tapped_delay_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1101"> 1101   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1102"> 1102   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1103"> 1103   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1104"> 1104   </a>        <span class="KW">if</span> (enb_gated_1) <span class="KW">begin</span>
</span><span><a class="LN" name="1105"> 1105   </a>          <span class="KW">for</span>(tapped_delay_t_0_1 = 32'sd0; tapped_delay_t_0_1 &lt;= 32'sd4; tapped_delay_t_0_1 = tapped_delay_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1106"> 1106   </a>            tapped_delay_reg[tapped_delay_t_0_1] &lt;= tapped_delay_reg_next[tapped_delay_t_0_1];
</span><span><a class="LN" name="1107"> 1107   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1108"> 1108   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1109"> 1109   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1110"> 1110   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1111"> 1111   </a>
</span><span><a class="LN" name="1112"> 1112   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1113"> 1113   </a>
</span><span><a class="LN" name="1114"> 1114   </a>    <span class="KW">for</span>(tapped_delay_t_0_0 = 32'sd0; tapped_delay_t_0_0 &lt;= 32'sd4; tapped_delay_t_0_0 = tapped_delay_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1115"> 1115   </a>      Discrete_Time_Integrator_u_sat_4[tapped_delay_t_0_0] = tapped_delay_reg[tapped_delay_t_0_0];
</span><span><a class="LN" name="1116"> 1116   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1117"> 1117   </a>    <span class="KW">for</span>(tapped_delay_t_1 = 32'sd0; tapped_delay_t_1 &lt;= 32'sd3; tapped_delay_t_1 = tapped_delay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1118"> 1118   </a>      tapped_delay_reg_next[tapped_delay_t_1] = tapped_delay_reg[32'sd1 + tapped_delay_t_1];
</span><span><a class="LN" name="1119"> 1119   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1120"> 1120   </a>
</span><span><a class="LN" name="1121"> 1121   </a>    tapped_delay_reg_next[4] = Discrete_Time_Integrator_u_sat;
</span><span><a class="LN" name="1122"> 1122   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1123"> 1123   </a>
</span><span><a class="LN" name="1124"> 1124   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[0] = Discrete_Time_Integrator_u_sat_4[0];
</span><span><a class="LN" name="1125"> 1125   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[1] = Discrete_Time_Integrator_u_sat_4[1];
</span><span><a class="LN" name="1126"> 1126   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[2] = Discrete_Time_Integrator_u_sat_4[2];
</span><span><a class="LN" name="1127"> 1127   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[3] = Discrete_Time_Integrator_u_sat_4[3];
</span><span><a class="LN" name="1128"> 1128   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[4] = Discrete_Time_Integrator_u_sat_4[4];
</span><span><a class="LN" name="1129"> 1129   </a>
</span><span><a class="LN" name="1130"> 1130   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1131"> 1131   </a>    <span class="KW">begin</span> : rd_17_process
</span><span><a class="LN" name="1132"> 1132   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1133"> 1133   </a>        <span class="KW">for</span>(rd_17_t_1 = 32'sd0; rd_17_t_1 &lt;= 32'sd4; rd_17_t_1 = rd_17_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1134"> 1134   </a>          Discrete_Time_Integrator_u_sat_3[rd_17_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1135"> 1135   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1136"> 1136   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1137"> 1137   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1138"> 1138   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1139"> 1139   </a>          <span class="KW">for</span>(rd_17_t_0_0 = 32'sd0; rd_17_t_0_0 &lt;= 32'sd4; rd_17_t_0_0 = rd_17_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1140"> 1140   </a>            Discrete_Time_Integrator_u_sat_3[rd_17_t_0_0] &lt;= Discrete_Time_Integrator_u_sat_5[rd_17_t_0_0];
</span><span><a class="LN" name="1141"> 1141   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1142"> 1142   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1143"> 1143   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1144"> 1144   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1145"> 1145   </a>
</span><span><a class="LN" name="1146"> 1146   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_6[0] = Discrete_Time_Integrator_u_sat_3[0];
</span><span><a class="LN" name="1147"> 1147   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_6[1] = Discrete_Time_Integrator_u_sat_3[1];
</span><span><a class="LN" name="1148"> 1148   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_6[2] = Discrete_Time_Integrator_u_sat_3[2];
</span><span><a class="LN" name="1149"> 1149   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_6[3] = Discrete_Time_Integrator_u_sat_3[3];
</span><span><a class="LN" name="1150"> 1150   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_6[4] = Discrete_Time_Integrator_u_sat_3[4];
</span><span><a class="LN" name="1151"> 1151   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_6[5] = Discrete_Time_Integrator_u_sat_2;
</span><span><a class="LN" name="1152"> 1152   </a>
</span><span><a class="LN" name="1153"> 1153   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1154"> 1154   </a>    <span class="KW">begin</span> : crp_out_delay_process
</span><span><a class="LN" name="1155"> 1155   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1156"> 1156   </a>        <span class="KW">for</span>(crp_out_delay_t_1 = 32'sd0; crp_out_delay_t_1 &lt;= 32'sd5; crp_out_delay_t_1 = crp_out_delay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1157"> 1157   </a>          Discrete_Time_Integrator_u_sat_7[crp_out_delay_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1158"> 1158   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1159"> 1159   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1160"> 1160   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1161"> 1161   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1162"> 1162   </a>          <span class="KW">for</span>(crp_out_delay_t_0_0 = 32'sd0; crp_out_delay_t_0_0 &lt;= 32'sd5; crp_out_delay_t_0_0 = crp_out_delay_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1163"> 1163   </a>            Discrete_Time_Integrator_u_sat_7[crp_out_delay_t_0_0] &lt;= Discrete_Time_Integrator_u_sat_6[crp_out_delay_t_0_0];
</span><span><a class="LN" name="1164"> 1164   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1165"> 1165   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1166"> 1166   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1167"> 1167   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1168"> 1168   </a>
</span><span><a class="LN" name="1169"> 1169   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1170"> 1170   </a>    <span class="KW">begin</span> : Discrete_Time_Integrator_reg_bypass_process
</span><span><a class="LN" name="1171"> 1171   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1172"> 1172   </a>        <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_1_0 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_1_0 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_1_0 = Discrete_Time_Integrator_reg_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1173"> 1173   </a>          Discrete_Time_Integrator_reg_bypass_reg[Discrete_Time_Integrator_reg_bypass_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1174"> 1174   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1175"> 1175   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1176"> 1176   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1177"> 1177   </a>        <span class="KW">if</span> (enb_1_49_1) <span class="KW">begin</span>
</span><span><a class="LN" name="1178"> 1178   </a>          <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_0_1 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_0_1 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_0_1 = Discrete_Time_Integrator_reg_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1179"> 1179   </a>            Discrete_Time_Integrator_reg_bypass_reg[Discrete_Time_Integrator_reg_bypass_t_0_1] &lt;= Discrete_Time_Integrator_reg_bypass_reg_next[Discrete_Time_Integrator_reg_bypass_t_0_1];
</span><span><a class="LN" name="1180"> 1180   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1181"> 1181   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1182"> 1182   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1183"> 1183   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1184"> 1184   </a>
</span><span><a class="LN" name="1185"> 1185   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1186"> 1186   </a>    <span class="KW">if</span> (enb_1_49_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1187"> 1187   </a>      <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_1 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_1 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_1 = Discrete_Time_Integrator_reg_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1188"> 1188   </a>        Discrete_Time_Integrator_x_reg_6[Discrete_Time_Integrator_reg_bypass_t_1] = Discrete_Time_Integrator_u_sat_7[Discrete_Time_Integrator_reg_bypass_t_1];
</span><span><a class="LN" name="1189"> 1189   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1190"> 1190   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1191"> 1191   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1192"> 1192   </a>      <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_0_0 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_0_0 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_0_0 = Discrete_Time_Integrator_reg_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1193"> 1193   </a>        Discrete_Time_Integrator_x_reg_6[Discrete_Time_Integrator_reg_bypass_t_0_0] = Discrete_Time_Integrator_reg_bypass_reg[Discrete_Time_Integrator_reg_bypass_t_0_0];
</span><span><a class="LN" name="1194"> 1194   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1195"> 1195   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1196"> 1196   </a>
</span><span><a class="LN" name="1197"> 1197   </a>    <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_2 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_2 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_2 = Discrete_Time_Integrator_reg_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1198"> 1198   </a>      Discrete_Time_Integrator_reg_bypass_reg_next[Discrete_Time_Integrator_reg_bypass_t_2] = Discrete_Time_Integrator_u_sat_7[Discrete_Time_Integrator_reg_bypass_t_2];
</span><span><a class="LN" name="1199"> 1199   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1200"> 1200   </a>
</span><span><a class="LN" name="1201"> 1201   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1202"> 1202   </a>
</span><span><a class="LN" name="1203"> 1203   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_7[0] = Discrete_Time_Integrator_x_reg_6[0];
</span><span><a class="LN" name="1204"> 1204   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_7[1] = Discrete_Time_Integrator_x_reg_6[1];
</span><span><a class="LN" name="1205"> 1205   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_7[2] = Discrete_Time_Integrator_x_reg_6[2];
</span><span><a class="LN" name="1206"> 1206   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_7[3] = Discrete_Time_Integrator_x_reg_6[3];
</span><span><a class="LN" name="1207"> 1207   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_7[4] = Discrete_Time_Integrator_x_reg_6[4];
</span><span><a class="LN" name="1208"> 1208   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_7[5] = Discrete_Time_Integrator_x_reg_6[5];
</span><span><a class="LN" name="1209"> 1209   </a>
</span><span><a class="LN" name="1210"> 1210   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1211"> 1211   </a>    <span class="KW">begin</span> : rd_0_process
</span><span><a class="LN" name="1212"> 1212   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1213"> 1213   </a>        <span class="KW">for</span>(rd_0_t_1 = 32'sd0; rd_0_t_1 &lt;= 32'sd5; rd_0_t_1 = rd_0_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1214"> 1214   </a>          Discrete_Time_Integrator_x_reg[rd_0_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1215"> 1215   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1216"> 1216   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1217"> 1217   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1218"> 1218   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1219"> 1219   </a>          <span class="KW">for</span>(rd_0_t_0_0 = 32'sd0; rd_0_t_0_0 &lt;= 32'sd5; rd_0_t_0_0 = rd_0_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1220"> 1220   </a>            Discrete_Time_Integrator_x_reg[rd_0_t_0_0] &lt;= Discrete_Time_Integrator_x_reg_7[rd_0_t_0_0];
</span><span><a class="LN" name="1221"> 1221   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1222"> 1222   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1223"> 1223   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1224"> 1224   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1225"> 1225   </a>
</span><span><a class="LN" name="1226"> 1226   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_0 = Discrete_Time_Integrator_x_reg[0];
</span><span><a class="LN" name="1227"> 1227   </a>
</span><span><a class="LN" name="1228"> 1228   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_unbuffer = (counterSig == 3'b000 ? Discrete_Time_Integrator_x_reg_0 :
</span><span><a class="LN" name="1229"> 1229   </a>              (counterSig == 3'b001 ? Discrete_Time_Integrator_x_reg_1 :
</span><span><a class="LN" name="1230"> 1230   </a>              (counterSig == 3'b010 ? Discrete_Time_Integrator_x_reg_2 :
</span><span><a class="LN" name="1231"> 1231   </a>              (counterSig == 3'b011 ? Discrete_Time_Integrator_x_reg_3 :
</span><span><a class="LN" name="1232"> 1232   </a>              (counterSig == 3'b100 ? Discrete_Time_Integrator_x_reg_4 :
</span><span><a class="LN" name="1233"> 1233   </a>              Discrete_Time_Integrator_x_reg_5)))));
</span><span><a class="LN" name="1234"> 1234   </a>
</span><span><a class="LN" name="1235"> 1235   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_0_4 = sch_ctr_48 &lt;= 6'b000100;
</span><span><a class="LN" name="1236"> 1236   </a>
</span><span><a class="LN" name="1237"> 1237   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1238"> 1238   </a>    <span class="KW">begin</span> : rd_20_process
</span><span><a class="LN" name="1239"> 1239   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1240"> 1240   </a>        crp_temp_streamed_enb_phase_0_4_1 &lt;= 1'b0;
</span><span><a class="LN" name="1241"> 1241   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1242"> 1242   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1243"> 1243   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1244"> 1244   </a>          crp_temp_streamed_enb_phase_0_4_1 &lt;= crp_temp_streamed_enb_phase_0_4;
</span><span><a class="LN" name="1245"> 1245   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1246"> 1246   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1247"> 1247   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1248"> 1248   </a>
</span><span><a class="LN" name="1249"> 1249   </a>  <span class="KW">assign</span> enb_gated_2 = crp_temp_streamed_enb_phase_0_4_1 &amp;&amp; enb;
</span><span><a class="LN" name="1250"> 1250   </a>
</span><span><a class="LN" name="1251"> 1251   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1252"> 1252   </a>    <span class="KW">begin</span> : tapped_delay_1_process
</span><span><a class="LN" name="1253"> 1253   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1254"> 1254   </a>        <span class="KW">for</span>(tapped_delay_t_1_0 = 32'sd0; tapped_delay_t_1_0 &lt;= 32'sd4; tapped_delay_t_1_0 = tapped_delay_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1255"> 1255   </a>          tapped_delay_reg_1[tapped_delay_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1256"> 1256   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1257"> 1257   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1258"> 1258   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1259"> 1259   </a>        <span class="KW">if</span> (enb_gated_2) <span class="KW">begin</span>
</span><span><a class="LN" name="1260"> 1260   </a>          <span class="KW">for</span>(tapped_delay_t_0_1 = 32'sd0; tapped_delay_t_0_1 &lt;= 32'sd4; tapped_delay_t_0_1 = tapped_delay_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1261"> 1261   </a>            tapped_delay_reg_1[tapped_delay_t_0_1] &lt;= tapped_delay_reg_next_1[tapped_delay_t_0_1];
</span><span><a class="LN" name="1262"> 1262   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="1263"> 1263   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1264"> 1264   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1265"> 1265   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1266"> 1266   </a>
</span><span><a class="LN" name="1267"> 1267   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" name="1268"> 1268   </a>
</span><span><a class="LN" name="1269"> 1269   </a>    <span class="KW">for</span>(tapped_delay_t_0_01 = 32'sd0; tapped_delay_t_0_01 &lt;= 32'sd4; tapped_delay_t_0_01 = tapped_delay_t_0_01 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1270"> 1270   </a>      buffSig[tapped_delay_t_0_01] = tapped_delay_reg_1[tapped_delay_t_0_01];
</span><span><a class="LN" name="1271"> 1271   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1272"> 1272   </a>    <span class="KW">for</span>(tapped_delay_t_11 = 32'sd0; tapped_delay_t_11 &lt;= 32'sd3; tapped_delay_t_11 = tapped_delay_t_11 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" name="1273"> 1273   </a>      tapped_delay_reg_next_1[tapped_delay_t_11] = tapped_delay_reg_1[32'sd1 + tapped_delay_t_11];
</span><span><a class="LN" name="1274"> 1274   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1275"> 1275   </a>
</span><span><a class="LN" name="1276"> 1276   </a>    tapped_delay_reg_next_1[4] = Discrete_Time_Integrator_x_reg_unbuffer;
</span><span><a class="LN" name="1277"> 1277   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="1278"> 1278   </a>
</span><span><a class="LN" name="1279"> 1279   </a>  <span class="KW">assign</span> ic_0 = buffSig[0];
</span><span><a class="LN" name="1280"> 1280   </a>
</span><span><a class="LN" name="1281"> 1281   </a>  <span class="KW">assign</span> ic_1 = buffSig[1];
</span><span><a class="LN" name="1282"> 1282   </a>
</span><span><a class="LN" name="1283"> 1283   </a>  <span class="KW">assign</span> ic_2 = buffSig[2];
</span><span><a class="LN" name="1284"> 1284   </a>
</span><span><a class="LN" name="1285"> 1285   </a>  <span class="KW">assign</span> ic_3 = buffSig[3];
</span><span><a class="LN" name="1286"> 1286   </a>
</span><span><a class="LN" name="1287"> 1287   </a>  <span class="KW">assign</span> ic_4 = buffSig[4];
</span><span><a class="LN" name="1288"> 1288   </a>
</span><span><a class="LN" name="1289"> 1289   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_5_0 = sch_ctr_48 == 6'b000101;
</span><span><a class="LN" name="1290"> 1290   </a>
</span><span><a class="LN" name="1291"> 1291   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1292"> 1292   </a>    <span class="KW">begin</span> : rd_21_process
</span><span><a class="LN" name="1293"> 1293   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1294"> 1294   </a>        crp_temp_streamed_enb_phase_5_0_1 &lt;= 1'b0;
</span><span><a class="LN" name="1295"> 1295   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1296"> 1296   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1297"> 1297   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1298"> 1298   </a>          crp_temp_streamed_enb_phase_5_0_1 &lt;= crp_temp_streamed_enb_phase_5_0;
</span><span><a class="LN" name="1299"> 1299   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1300"> 1300   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1301"> 1301   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1302"> 1302   </a>
</span><span><a class="LN" name="1303"> 1303   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="1304"> 1304   </a>    <span class="KW">begin</span> : buffSig_state_process
</span><span><a class="LN" name="1305"> 1305   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="1306"> 1306   </a>        buffSig_held &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="1307"> 1307   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1308"> 1308   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="1309"> 1309   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="1310"> 1310   </a>          buffSig_held &lt;= buffSig_1;
</span><span><a class="LN" name="1311"> 1311   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="1312"> 1312   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="1313"> 1313   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="1314"> 1314   </a>
</span><span><a class="LN" name="1315"> 1315   </a>  <span class="KW">assign</span> buffSig_1 = (crp_temp_streamed_enb_phase_5_0_1 == 1'b0 ? buffSig_held :
</span><span><a class="LN" name="1316"> 1316   </a>              Discrete_Time_Integrator_x_reg_unbuffer);
</span><span><a class="LN" name="1317"> 1317   </a>
</span><span><a class="LN" name="1318"> 1318   </a>  <span class="KW">assign</span> ic_5 = buffSig_1;
</span><span><a class="LN" name="1319"> 1319   </a>
</span><span><a class="LN" name="1320"> 1320   </a><span class="KW">endmodule</span>  <span class="CT">// FET_CTRL</span>
</span><span><a class="LN" name="1321"> 1321   </a>
</span><span><a class="LN" name="1322"> 1322   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>