$version Generated by VerilatedVcd $end
$date Mon Jul 15 19:49:12 2024
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 k$ clk $end
  $var wire 16 5% d_out [15:0] $end
  $var wire  1 %% done $end
  $var wire 16 -% instr [15:0] $end
  $var wire  1 s$ reset $end
  $var wire  1 {$ run $end
  $scope module bigger $end
   $var wire  8 K$ addr [7:0] $end
   $var wire  1 k$ clk $end
   $var wire  2 !# cur_state [1:0] $end
   $var wire  8 =% d_in [7:0] $end
   $var wire 16 5% d_out [15:0] $end
   $var wire  1 %% done $end
   $var wire 16 -% instr [15:0] $end
   $var wire  1 E% instr_valid $end
   $var wire 16 C$ mem_out [15:0] $end
   $var wire  8 w" new_pc [7:0] $end
   $var wire  2 )# next_state [1:0] $end
   $var wire  1 s$ reset $end
   $var wire  1 {$ run $end
   $var wire  1 1# run_bitty $end
   $scope module instance1 $end
    $var wire  1 k$ clk $end
    $var wire  8 w" d_in [7:0] $end
    $var wire  8 K$ d_out [7:0] $end
    $var wire  1 %% en_pc $end
    $var wire  1 s$ reset $end
   $upscope $end
   $scope module instance2 $end
    $var wire  8 K$ addr [7:0] $end
    $var wire  1 k$ clk $end
    $var wire 16 C$ out [15:0] $end
   $upscope $end
   $scope module instance3 $end
    $var wire 16 E! alu_out [15:0] $end
    $var wire  3 }! alu_sel [2:0] $end
    $var wire  1 k$ clk $end
    $var wire 16 C$ d_instr [15:0] $end
    $var wire 16 5% d_out [15:0] $end
    $var wire  1 %% done $end
    $var wire  8 U! en [7:0] $end
    $var wire  1 m! en_c $end
    $var wire  1 u! en_inst $end
    $var wire  1 e! en_s $end
    $var wire 16 '" im_d [15:0] $end
    $var wire 16 9# instruction [15:0] $end
    $var wire  4 M! mux_sel [3:0] $end
    $var wire 16 # out(0) [15:0] $end
    $var wire 16 $ out(1) [15:0] $end
    $var wire 16 % out(2) [15:0] $end
    $var wire 16 & out(3) [15:0] $end
    $var wire 16 ' out(4) [15:0] $end
    $var wire 16 ( out(5) [15:0] $end
    $var wire 16 ) out(6) [15:0] $end
    $var wire 16 * out(7) [15:0] $end
    $var wire 16 ]! out_mux [15:0] $end
    $var wire 16 I# regc [15:0] $end
    $var wire 16 A# regs [15:0] $end
    $var wire  1 s$ reset $end
    $var wire  1 1# run $end
    $scope module alu_inst $end
     $var wire 16 E! alu_out [15:0] $end
     $var wire 16 A# in_a [15:0] $end
     $var wire 16 ]! in_b [15:0] $end
     $var wire 16 E! res [15:0] $end
     $var wire  3 }! select [2:0] $end
    $upscope $end
    $scope module cpu_inst $end
     $var wire  1 k$ clk $end
     $var wire  2 Q# cur_state [1:0] $end
     $var wire 16 9# d_inst [15:0] $end
     $var wire  1 %% done $end
     $var wire  8 U! en [7:0] $end
     $var wire  1 m! en_c $end
     $var wire  1 u! en_inst $end
     $var wire  1 e! en_s $end
     $var wire  2 Y# format [1:0] $end
     $var wire 16 '" im_d [15:0] $end
     $var wire  4 M! mux_sel [3:0] $end
     $var wire  2 /" next_state [1:0] $end
     $var wire  1 s$ reset $end
     $var wire  1 1# run $end
     $var wire  3 }! sel [2:0] $end
    $upscope $end
    $scope module genblk1(0) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 I# d_in [15:0] $end
      $var wire  1 7" en $end
      $var wire 16 a# mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 M% starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module genblk1(1) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 I# d_in [15:0] $end
      $var wire  1 ?" en $end
      $var wire 16 i# mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 M% starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module genblk1(2) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 I# d_in [15:0] $end
      $var wire  1 G" en $end
      $var wire 16 q# mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 M% starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module genblk1(3) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 I# d_in [15:0] $end
      $var wire  1 O" en $end
      $var wire 16 y# mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 M% starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module genblk1(4) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 I# d_in [15:0] $end
      $var wire  1 W" en $end
      $var wire 16 #$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 M% starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module genblk1(5) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 I# d_in [15:0] $end
      $var wire  1 _" en $end
      $var wire 16 +$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 M% starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module genblk1(6) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 I# d_in [15:0] $end
      $var wire  1 g" en $end
      $var wire 16 3$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 M% starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module genblk1(7) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 I# d_in [15:0] $end
      $var wire  1 o" en $end
      $var wire 16 ;$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 M% starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module mux_inst $end
     $var wire 16 M% def_val [15:0] $end
     $var wire 16 '" im_d [15:0] $end
     $var wire 16 ]! mux_out [15:0] $end
     $var wire  4 M! mux_sel [3:0] $end
     $var wire 16 c reg0 [15:0] $end
     $var wire 16 k reg1 [15:0] $end
     $var wire 16 s reg2 [15:0] $end
     $var wire 16 { reg3 [15:0] $end
     $var wire 16 %! reg4 [15:0] $end
     $var wire 16 -! reg5 [15:0] $end
     $var wire 16 5! reg6 [15:0] $end
     $var wire 16 =! reg7 [15:0] $end
    $upscope $end
    $scope module reg_c $end
     $var wire  1 k$ clk $end
     $var wire 16 E! d_in [15:0] $end
     $var wire  1 m! en $end
     $var wire 16 I# mux_out [15:0] $end
     $var wire  1 s$ reset $end
     $var wire 16 M% starting [15:0] $end
    $upscope $end
    $scope module reg_inst $end
     $var wire  1 k$ clk $end
     $var wire 16 C$ d_in [15:0] $end
     $var wire  1 u! en $end
     $var wire 16 9# mux_out [15:0] $end
     $var wire  1 s$ reset $end
     $var wire 16 M% starting [15:0] $end
    $upscope $end
    $scope module reg_s $end
     $var wire  1 k$ clk $end
     $var wire 16 ]! d_in [15:0] $end
     $var wire  1 e! en $end
     $var wire 16 A# mux_out [15:0] $end
     $var wire  1 s$ reset $end
     $var wire 16 M% starting [15:0] $end
    $upscope $end
   $upscope $end
   $scope module instance4 $end
    $var wire  8 K$ address [7:0] $end
    $var wire  2 S$ branch_cond [1:0] $end
    $var wire  1 %% done $end
    $var wire  2 c$ format [1:0] $end
    $var wire  8 [$ immediate [7:0] $end
    $var wire 16 C$ instruction [15:0] $end
    $var wire 16 5% last_alu_result [15:0] $end
    $var wire  8 w" new_pc [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
b0000000000000000 $
b0000000000000000 %
b0000000000000000 &
b0000000000000000 '
b0000000000000000 (
b0000000000000000 )
b0000000000000000 *
b0000000000000000 c
b0000000000000000 k
b0000000000000000 s
b0000000000000000 {
b0000000000000000 %!
b0000000000000000 -!
b0000000000000000 5!
b0000000000000000 =!
b0000000000000000 E!
b0000 M!
b00000000 U!
b0000000000000000 ]!
0e!
0m!
0u!
b000 }!
b0000000000000000 '"
b00 /"
07"
0?"
0G"
0O"
0W"
0_"
0g"
0o"
b00000001 w"
b00 !#
b01 )#
01#
b0000000000000000 9#
b0000000000000000 A#
b0000000000000000 I#
b00 Q#
b00 Y#
b0000000000000000 a#
b0000000000000000 i#
b0000000000000000 q#
b0000000000000000 y#
b0000000000000000 #$
b0000000000000000 +$
b0000000000000000 3$
b0000000000000000 ;$
b0010000000100001 C$
b00000000 K$
b00 S$
b00000010 [$
b01 c$
1k$
1s$
1{$
0%%
b0010000000100001 -%
b0000000000000000 5%
b00000000 =%
0E%
b0000000000000000 M%
#1
1e!
1u!
0k$
0s$
#2
b0001 M!
b0000000000000001 '"
b01 !#
b10 )#
b0010000000100001 9#
b01 Y#
1k$
#3
0k$
#4
b10 !#
b11 )#
1k$
#5
0k$
#6
b01 /"
b11 !#
b00 )#
11#
1k$
#7
0k$
#8
b0000000000000001 E!
b1000 M!
b0000000000000001 ]!
0e!
1m!
0u!
b11 /"
b00 !#
b01 )#
01#
b01 Q#
1k$
#9
0k$
#10
b0000000000000000 E!
b1001 M!
b00000010 U!
b0000000000000000 ]!
0m!
1u!
b00 /"
1?"
b01 !#
b10 )#
b0000000000000001 I#
b11 Q#
1k$
0{$
1%%
b0000000000000001 5%
#11
0k$
1{$
#12
b0000000000000001 $
b0000000000000001 k
b0000000000000001 E!
b0001 M!
b00000000 U!
b0000000000000001 ]!
1e!
0?"
b00000010 w"
b00 !#
b01 )#
b00 Q#
b0000000000000001 i#
b00000001 K$
1k$
0%%
#13
0k$
#14
b0000000000000010 E!
b01 !#
b10 )#
b0000000000000001 A#
b0100000000100001 C$
1k$
b0100000000100001 -%
#15
0k$
#16
b0000000000000001 E!
b0010 M!
b0000000000000000 ]!
b10 !#
b11 )#
b0100000000100001 9#
1k$
#17
0k$
#18
b0000000000000000 E!
b01 /"
b11 !#
b00 )#
11#
b0000000000000000 A#
1k$
#19
0k$
#20
b0000000000000001 E!
b1000 M!
b0000000000000001 ]!
0e!
1m!
0u!
b11 /"
b00 !#
b01 )#
01#
b01 Q#
1k$
#21
0k$
#22
b0000000000000000 E!
b1001 M!
b00000100 U!
b0000000000000000 ]!
0m!
1u!
b00 /"
1G"
b01 !#
b10 )#
b11 Q#
1k$
0{$
1%%
#23
0k$
1{$
#24
b0000000000000001 %
b0000000000000001 s
b0000000000000001 E!
b0010 M!
b00000000 U!
b0000000000000001 ]!
1e!
0G"
b00000011 w"
b00 !#
b01 )#
b00 Q#
b0000000000000001 q#
b00000010 K$
1k$
0%%
#25
0k$
#26
b0000000000000010 E!
b01 !#
b10 )#
b0000000000000001 A#
b0010100000011100 C$
b11 S$
b10000001 [$
b00 c$
1k$
b0010100000011100 -%
#27
0k$
#28
b0001 M!
b10 !#
b11 )#
b0010100000011100 9#
b00 Y#
1k$
#29
0k$
#30
b01 /"
b11 !#
b00 )#
11#
1k$
#31
0k$
#32
b0000000000000000 E!
b0010 M!
0e!
1m!
0u!
b111 }!
b11 /"
b00 !#
b01 )#
01#
b01 Q#
1k$
#33
0k$
#34
b0000000000000001 E!
b1001 M!
b00000010 U!
b0000000000000000 ]!
0m!
1u!
b000 }!
b00 /"
1?"
b01 !#
b10 )#
b0000000000000000 I#
b11 Q#
1k$
0{$
1%%
b0000000000000000 5%
#35
0k$
1{$
#36
b0000000000000000 $
b0000000000000000 k
b0001 M!
b00000000 U!
1e!
0?"
b00000100 w"
b00 !#
b01 )#
b00 Q#
b0000000000000000 i#
b00000011 K$
1k$
0%%
#37
0k$
#38
b0000000000000000 E!
b00000101 w"
b01 !#
b10 )#
b0000000000000000 A#
b0000000001010010 C$
b00 S$
b00000101 [$
b10 c$
1k$
b0000000001010010 -%
#39
0k$
#40
b1001 M!
0e!
b10 !#
b11 )#
b0000000001010010 9#
b10 Y#
1k$
#41
0k$
#42
b01 /"
b11 !#
b00 )#
11#
1k$
#43
0k$
#44
1m!
0u!
b11 /"
b00 !#
b01 )#
01#
b01 Q#
1k$
#45
0k$
#46
0m!
1u!
b00 /"
b01 !#
b10 )#
b11 Q#
1k$
0{$
1%%
#47
0k$
1{$
#48
b00 !#
b01 )#
b00 Q#
b00000101 K$
1k$
0%%
#49
0k$
#50
b00000110 w"
b01 !#
b10 )#
b0100010000000000 C$
b01000000 [$
b00 c$
1k$
b0100010000000000 -%
#51
0k$
#52
b0000000000000001 E!
b0010 M!
b0000000000000001 ]!
1e!
b10 !#
b11 )#
b0100010000000000 9#
b00 Y#
1k$
#53
0k$
#54
b0000000000000010 E!
b01 /"
b11 !#
b00 )#
11#
b0000000000000001 A#
1k$
#55
0k$
#56
b0000000000000001 E!
b0001 M!
b0000000000000000 ]!
0e!
1m!
0u!
b11 /"
b00 !#
b01 )#
01#
b01 Q#
1k$
#57
0k$
#58
b1001 M!
b00000100 U!
0m!
1u!
b00 /"
1G"
b01 !#
b10 )#
b0000000000000001 I#
b11 Q#
1k$
0{$
1%%
b0000000000000001 5%
#59
0k$
1{$
#60
b0000000000000010 E!
b0010 M!
b00000000 U!
b0000000000000001 ]!
1e!
0G"
b00000111 w"
b00 !#
b01 )#
b00 Q#
b00000110 K$
1k$
0%%
