// Seed: 4148471421
module module_0 (
    input tri id_0,
    input wor id_1,
    input wire id_2,
    input wor id_3,
    input tri1 id_4
    , id_17,
    input tri id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output uwire id_9,
    input uwire id_10,
    output uwire id_11,
    input wand id_12,
    input wire id_13,
    output tri id_14,
    output wand id_15
);
endmodule
module module_1 #(
    parameter id_12 = 32'd62,
    parameter id_3  = 32'd24
) (
    input tri1 id_0,
    output supply1 id_1,
    output wor id_2,
    output tri _id_3,
    input uwire id_4,
    input tri0 id_5,
    output wire id_6
);
  wire id_8;
  wire id_9;
  logic [1 : -1] id_10;
  logic id_11 = id_9, _id_12;
  logic [-1 : id_3  <  -1] id_13[id_12 : 1];
  ;
  wire id_14;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_0,
      id_5,
      id_6,
      id_0,
      id_1,
      id_4,
      id_0,
      id_2,
      id_6
  );
  always @(posedge -1) begin : LABEL_0
    $clog2(84);
    ;
  end
endmodule
