

================================================================
== Vivado HLS Report for 'worker_create_COO'
================================================================
* Date:           Mon Nov 21 16:31:05 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  2628|  10128|  2628|  10128|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    50|    50|         2|          -|          -|    25|    no    |
        |- Loop 2     |  2500|  2500|         1|          -|          -|  2500|    no    |
        |- Loop 3     |    75|  7575|  3 ~ 303 |          -|          -|    25|    no    |
        | + Loop 3.1  |   300|   300|         3|          -|          -|   100|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    292|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    260|
|Register         |        -|      -|     277|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     343|    791|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------+---------------------------+---------+-------+----+-----+
    |worker_fcmp_32ns_32ns_1_1_U1  |worker_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    +------------------------------+---------------------------+---------+-------+----+-----+
    |Total                         |                           |        0|      0|  66|  239|
    +------------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ap_return                      |     +    |      0|  0|  32|          32|           1|
    |cur_ind_2_fu_460_p2            |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_266_p2                  |     +    |      0|  0|   5|           5|           1|
    |i_2_fu_297_p2                  |     +    |      0|  0|  12|          12|           1|
    |i_3_fu_335_p2                  |     +    |      0|  0|   5|           5|           1|
    |j_4_fu_362_p2                  |     +    |      0|  0|   7|           7|           1|
    |next_mul_fu_323_p2             |     +    |      0|  0|  12|          12|           7|
    |sep_1_fu_277_p2                |     +    |      0|  0|  32|          32|           1|
    |start_fu_383_p2                |     +    |      0|  0|  32|          32|           1|
    |tmp_5_fu_372_p2                |     +    |      0|  0|  12|          12|          12|
    |tmp_15_fu_428_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_329_p2            |   icmp   |      0|  0|   2|           5|           4|
    |exitcond2_fu_291_p2            |   icmp   |      0|  0|   5|          12|          12|
    |exitcond3_fu_260_p2            |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_fu_356_p2             |   icmp   |      0|  0|   3|           7|           6|
    |grp_fu_251_p2                  |   icmp   |      0|  0|  11|          32|           1|
    |notlhs_fu_410_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_416_p2               |   icmp   |      0|  0|   8|          23|           1|
    |tmp_4_fu_446_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_13_fu_422_p2               |    or    |      0|  0|   1|           1|           1|
    |cur_ind_0_max_ind_1_fu_452_p3  |  select  |      0|  0|  32|           1|          32|
    |p_sep_fu_283_p3                |  select  |      0|  0|  32|           1|          32|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 292|         309|         186|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   4|         10|    1|         10|
    |col_address0       |  12|          3|   12|         36|
    |col_d0             |   8|          3|    8|         24|
    |cur_ind_fu_58      |  32|          2|   32|         64|
    |i1_reg_184         |  12|          2|   12|         24|
    |i2_reg_195         |   5|          2|    5|         10|
    |i_reg_161          |   5|          2|    5|         10|
    |j_reg_232          |   7|          2|    7|         14|
    |max_ind_1_reg_219  |  32|          3|   32|         96|
    |max_ind_fu_62      |  32|          2|   32|         64|
    |nnz_address0       |   5|          3|    5|         15|
    |phi_mul_reg_207    |  12|          2|   12|         24|
    |row_address0       |  12|          3|   12|         36|
    |row_d0             |   6|          3|    6|         18|
    |sep_reg_172        |  32|          2|   32|         64|
    |val_r_address0     |  12|          3|   12|         36|
    |val_r_d0           |  32|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 260|         50|  257|        641|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   9|   0|    9|          0|
    |cur_ind_1_reg_511      |  32|   0|   32|          0|
    |cur_ind_fu_58          |  32|   0|   32|          0|
    |i1_reg_184             |  12|   0|   12|          0|
    |i2_cast2_cast_reg_539  |   5|   0|    6|          1|
    |i2_reg_195             |   5|   0|    5|          0|
    |i_1_reg_474            |   5|   0|    5|          0|
    |i_3_reg_525            |   5|   0|    5|          0|
    |i_reg_161              |   5|   0|    5|          0|
    |input_load_reg_558     |  32|   0|   32|          0|
    |j_4_reg_547            |   7|   0|    7|          0|
    |j_reg_232              |   7|   0|    7|          0|
    |max_ind_1_reg_219      |  32|   0|   32|          0|
    |max_ind_fu_62          |  32|   0|   32|          0|
    |next_mul_reg_517       |  12|   0|   12|          0|
    |phi_mul_reg_207        |  12|   0|   12|          0|
    |sep_reg_172            |  32|   0|   32|          0|
    |tmp_9_reg_535          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 277|   0|  278|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_start          |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_done           | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_idle           | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_ready          | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_return         | out |   32| ap_ctrl_hs | worker_create_COO | return value |
|input_r_address0  | out |   12|  ap_memory |      input_r      |     array    |
|input_r_ce0       | out |    1|  ap_memory |      input_r      |     array    |
|input_r_q0        |  in |   32|  ap_memory |      input_r      |     array    |
|row_address0      | out |   12|  ap_memory |        row        |     array    |
|row_ce0           | out |    1|  ap_memory |        row        |     array    |
|row_we0           | out |    1|  ap_memory |        row        |     array    |
|row_d0            | out |    6|  ap_memory |        row        |     array    |
|col_address0      | out |   12|  ap_memory |        col        |     array    |
|col_ce0           | out |    1|  ap_memory |        col        |     array    |
|col_we0           | out |    1|  ap_memory |        col        |     array    |
|col_d0            | out |    8|  ap_memory |        col        |     array    |
|val_r_address0    | out |   12|  ap_memory |       val_r       |     array    |
|val_r_ce0         | out |    1|  ap_memory |       val_r       |     array    |
|val_r_we0         | out |    1|  ap_memory |       val_r       |     array    |
|val_r_d0          | out |   32|  ap_memory |       val_r       |     array    |
|nnz_address0      | out |    5|  ap_memory |        nnz        |     array    |
|nnz_ce0           | out |    1|  ap_memory |        nnz        |     array    |
|nnz_q0            |  in |   32|  ap_memory |        nnz        |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
3 --> 
	2  / true
4 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
5 --> 
	6  / (!exitcond1)
6 --> 
	7  / true
7 --> 
	8  / (tmp_9 & !exitcond)
	5  / (!tmp_9) | (exitcond)
8 --> 
	9  / true
9 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_10 [1/1] 1.57ns
:0  br label %1


 <State 2>: 3.48ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %branch8 ]

ST_2: sep [1/1] 0.00ns
:1  %sep = phi i32 [ 0, %0 ], [ %p_sep, %branch8 ]

ST_2: exitcond3 [1/1] 1.91ns
:2  %exitcond3 = icmp eq i5 %i, -7

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

ST_2: i_1 [1/1] 1.72ns
:4  %i_1 = add i5 %i, 1

ST_2: stg_16 [1/1] 1.57ns
:5  br i1 %exitcond3, label %.preheader5, label %branch8

ST_2: tmp [1/1] 0.00ns
branch8:0  %tmp = zext i5 %i to i64

ST_2: nnz_addr [1/1] 0.00ns
branch8:1  %nnz_addr = getelementptr [25 x i32]* %nnz, i64 0, i64 %tmp

ST_2: nnz_load [2/2] 2.39ns
branch8:2  %nnz_load = load i32* %nnz_addr, align 4


 <State 3>: 6.28ns
ST_3: nnz_load [1/2] 2.39ns
branch8:2  %nnz_load = load i32* %nnz_addr, align 4

ST_3: tmp_s [1/1] 2.52ns
branch8:3  %tmp_s = icmp sgt i32 %nnz_load, 0

ST_3: sep_1 [1/1] 2.44ns
branch8:4  %sep_1 = add nsw i32 %sep, 1

ST_3: p_sep [1/1] 1.37ns
branch8:5  %p_sep = select i1 %tmp_s, i32 %sep_1, i32 %sep

ST_3: stg_24 [1/1] 0.00ns
branch8:6  br label %1


 <State 4>: 2.71ns
ST_4: i1 [1/1] 0.00ns
.preheader5:0  %i1 = phi i12 [ %i_2, %branch2 ], [ 0, %1 ]

ST_4: exitcond2 [1/1] 2.14ns
.preheader5:1  %exitcond2 = icmp eq i12 %i1, -1596

ST_4: empty_14 [1/1] 0.00ns
.preheader5:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

ST_4: i_2 [1/1] 1.84ns
.preheader5:3  %i_2 = add i12 %i1, 1

ST_4: stg_29 [1/1] 0.00ns
.preheader5:4  br i1 %exitcond2, label %.preheader4.preheader, label %branch2

ST_4: tmp_6 [1/1] 0.00ns
branch2:0  %tmp_6 = zext i12 %i1 to i64

ST_4: row_addr [1/1] 0.00ns
branch2:1  %row_addr = getelementptr [2500 x i6]* %row, i64 0, i64 %tmp_6

ST_4: stg_32 [1/1] 2.71ns
branch2:2  store i6 -1, i6* %row_addr, align 1

ST_4: col_addr [1/1] 0.00ns
branch2:3  %col_addr = getelementptr [2500 x i8]* %col, i64 0, i64 %tmp_6

ST_4: stg_34 [1/1] 2.71ns
branch2:4  store i8 -1, i8* %col_addr, align 1

ST_4: val_addr [1/1] 0.00ns
branch2:5  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_6

ST_4: stg_36 [1/1] 2.71ns
branch2:6  store float 0.000000e+00, float* %val_addr, align 4

ST_4: stg_37 [1/1] 0.00ns
branch2:7  br label %.preheader5

ST_4: cur_ind [1/1] 0.00ns
.preheader4.preheader:0  %cur_ind = alloca i32

ST_4: max_ind [1/1] 0.00ns
.preheader4.preheader:1  %max_ind = alloca i32

ST_4: stg_40 [1/1] 1.57ns
.preheader4.preheader:2  store i32 0, i32* %max_ind

ST_4: stg_41 [1/1] 1.57ns
.preheader4.preheader:3  store i32 0, i32* %cur_ind

ST_4: stg_42 [1/1] 1.57ns
.preheader4.preheader:4  br label %.preheader4


 <State 5>: 2.44ns
ST_5: i2 [1/1] 0.00ns
.preheader4:0  %i2 = phi i5 [ 0, %.preheader4.preheader ], [ %i_3, %.preheader4.backedge ]

ST_5: phi_mul [1/1] 0.00ns
.preheader4:1  %phi_mul = phi i12 [ 0, %.preheader4.preheader ], [ %next_mul, %.preheader4.backedge ]

ST_5: cur_ind_1 [1/1] 0.00ns
.preheader4:2  %cur_ind_1 = load i32* %cur_ind

ST_5: next_mul [1/1] 1.84ns
.preheader4:3  %next_mul = add i12 %phi_mul, 100

ST_5: exitcond1 [1/1] 1.91ns
.preheader4:4  %exitcond1 = icmp eq i5 %i2, -7

ST_5: empty_15 [1/1] 0.00ns
.preheader4:5  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

ST_5: i_3 [1/1] 1.72ns
.preheader4:6  %i_3 = add i5 %i2, 1

ST_5: stg_50 [1/1] 0.00ns
.preheader4:7  br i1 %exitcond1, label %3, label %branch7

ST_5: tmp_8 [1/1] 0.00ns
branch7:0  %tmp_8 = zext i5 %i2 to i64

ST_5: nnz_addr_1 [1/1] 0.00ns
branch7:1  %nnz_addr_1 = getelementptr [25 x i32]* %nnz, i64 0, i64 %tmp_8

ST_5: nnz_load_1 [2/2] 2.39ns
branch7:2  %nnz_load_1 = load i32* %nnz_addr_1, align 4

ST_5: max_ind_load [1/1] 0.00ns
:0  %max_ind_load = load i32* %max_ind

ST_5: tmp_7 [1/1] 2.44ns
:1  %tmp_7 = add nsw i32 %max_ind_load, 1

ST_5: stg_56 [1/1] 0.00ns
:2  ret i32 %tmp_7


 <State 6>: 4.91ns
ST_6: nnz_load_1 [1/2] 2.39ns
branch7:2  %nnz_load_1 = load i32* %nnz_addr_1, align 4

ST_6: tmp_9 [1/1] 2.52ns
branch7:3  %tmp_9 = icmp sgt i32 %nnz_load_1, 0

ST_6: stg_59 [1/1] 0.00ns
branch7:4  br i1 %tmp_9, label %.preheader.preheader, label %.preheader4.backedge

ST_6: i2_cast2_cast [1/1] 0.00ns
.preheader.preheader:0  %i2_cast2_cast = zext i5 %i2 to i6

ST_6: stg_61 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 7>: 4.55ns
ST_7: max_ind_1 [1/1] 0.00ns
.preheader:0  %max_ind_1 = phi i32 [ %cur_ind_1, %.preheader.preheader ], [ %cur_ind_2, %branch1 ], [ %max_ind_1, %branch0 ]

ST_7: j [1/1] 0.00ns
.preheader:1  %j = phi i7 [ 0, %.preheader.preheader ], [ %j_4, %branch1 ], [ %j_4, %branch0 ]

ST_7: exitcond [1/1] 1.97ns
.preheader:2  %exitcond = icmp eq i7 %j, -28

ST_7: empty_16 [1/1] 0.00ns
.preheader:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_7: j_4 [1/1] 1.72ns
.preheader:4  %j_4 = add i7 %j, 1

ST_7: stg_67 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %2, label %branch0

ST_7: tmp_1_cast [1/1] 0.00ns
branch0:0  %tmp_1_cast = zext i7 %j to i12

ST_7: tmp_5 [1/1] 1.84ns
branch0:1  %tmp_5 = add i12 %phi_mul, %tmp_1_cast

ST_7: tmp_5_cast [1/1] 0.00ns
branch0:2  %tmp_5_cast = zext i12 %tmp_5 to i64

ST_7: input_addr [1/1] 0.00ns
branch0:3  %input_addr = getelementptr [2500 x float]* %input_r, i64 0, i64 %tmp_5_cast

ST_7: input_load [2/2] 2.71ns
branch0:4  %input_load = load float* %input_addr, align 4

ST_7: start [1/1] 2.44ns
:0  %start = add nsw i32 %cur_ind_1, 1

ST_7: stg_74 [1/1] 1.57ns
:1  store i32 %start, i32* %cur_ind

ST_7: stg_75 [1/1] 0.00ns
:2  br label %.preheader4.backedge

ST_7: stg_76 [1/1] 0.00ns
.preheader4.backedge:0  br label %.preheader4


 <State 8>: 2.71ns
ST_8: input_load [1/2] 2.71ns
branch0:4  %input_load = load float* %input_addr, align 4


 <State 9>: 8.16ns
ST_9: input_load_to_int [1/1] 0.00ns
branch0:5  %input_load_to_int = bitcast float %input_load to i32

ST_9: tmp_12 [1/1] 0.00ns
branch0:6  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_to_int, i32 23, i32 30)

ST_9: tmp_11 [1/1] 0.00ns
branch0:7  %tmp_11 = trunc i32 %input_load_to_int to i23

ST_9: notlhs [1/1] 2.00ns
branch0:8  %notlhs = icmp ne i8 %tmp_12, -1

ST_9: notrhs [1/1] 2.39ns
branch0:9  %notrhs = icmp eq i23 %tmp_11, 0

ST_9: tmp_13 [1/1] 0.00ns (grouped into LUT with out node tmp_15)
branch0:10  %tmp_13 = or i1 %notrhs, %notlhs

ST_9: tmp_14 [1/1] 6.79ns
branch0:11  %tmp_14 = fcmp oeq float %input_load, 0.000000e+00

ST_9: tmp_15 [1/1] 1.37ns (out node of the LUT)
branch0:12  %tmp_15 = and i1 %tmp_13, %tmp_14

ST_9: stg_86 [1/1] 0.00ns
branch0:13  br i1 %tmp_15, label %.preheader, label %branch1

ST_9: max_ind_load_1 [1/1] 0.00ns
branch1:0  %max_ind_load_1 = load i32* %max_ind

ST_9: tmp_3 [1/1] 0.00ns
branch1:1  %tmp_3 = sext i32 %max_ind_1 to i64

ST_9: row_addr_1 [1/1] 0.00ns
branch1:2  %row_addr_1 = getelementptr [2500 x i6]* %row, i64 0, i64 %tmp_3

ST_9: stg_90 [1/1] 2.71ns
branch1:3  store i6 %i2_cast2_cast, i6* %row_addr_1, align 1

ST_9: col_addr_1 [1/1] 0.00ns
branch1:4  %col_addr_1 = getelementptr [2500 x i8]* %col, i64 0, i64 %tmp_3

ST_9: j_cast1_cast [1/1] 0.00ns
branch1:5  %j_cast1_cast = zext i7 %j to i8

ST_9: stg_93 [1/1] 2.71ns
branch1:6  store i8 %j_cast1_cast, i8* %col_addr_1, align 1

ST_9: val_addr_1 [1/1] 0.00ns
branch1:7  %val_addr_1 = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_3

ST_9: stg_95 [1/1] 2.71ns
branch1:8  store float %input_load, float* %val_addr_1, align 4

ST_9: tmp_4 [1/1] 2.52ns
branch1:9  %tmp_4 = icmp sgt i32 %max_ind_1, %max_ind_load_1

ST_9: cur_ind_0_max_ind_1 [1/1] 1.37ns
branch1:10  %cur_ind_0_max_ind_1 = select i1 %tmp_4, i32 %max_ind_1, i32 %max_ind_load_1

ST_9: cur_ind_2 [1/1] 2.44ns
branch1:11  %cur_ind_2 = add nsw i32 %max_ind_1, %sep

ST_9: stg_99 [1/1] 1.57ns
branch1:12  store i32 %cur_ind_0_max_ind_1, i32* %max_ind

ST_9: stg_100 [1/1] 0.00ns
branch1:13  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ nnz]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10              (br               ) [ 0111000000]
i                   (phi              ) [ 0010000000]
sep                 (phi              ) [ 0011111111]
exitcond3           (icmp             ) [ 0011000000]
empty               (speclooptripcount) [ 0000000000]
i_1                 (add              ) [ 0111000000]
stg_16              (br               ) [ 0011100000]
tmp                 (zext             ) [ 0000000000]
nnz_addr            (getelementptr    ) [ 0001000000]
nnz_load            (load             ) [ 0000000000]
tmp_s               (icmp             ) [ 0000000000]
sep_1               (add              ) [ 0000000000]
p_sep               (select           ) [ 0111000000]
stg_24              (br               ) [ 0111000000]
i1                  (phi              ) [ 0000100000]
exitcond2           (icmp             ) [ 0000100000]
empty_14            (speclooptripcount) [ 0000000000]
i_2                 (add              ) [ 0010100000]
stg_29              (br               ) [ 0000000000]
tmp_6               (zext             ) [ 0000000000]
row_addr            (getelementptr    ) [ 0000000000]
stg_32              (store            ) [ 0000000000]
col_addr            (getelementptr    ) [ 0000000000]
stg_34              (store            ) [ 0000000000]
val_addr            (getelementptr    ) [ 0000000000]
stg_36              (store            ) [ 0000000000]
stg_37              (br               ) [ 0010100000]
cur_ind             (alloca           ) [ 0000111111]
max_ind             (alloca           ) [ 0000111111]
stg_40              (store            ) [ 0000000000]
stg_41              (store            ) [ 0000000000]
stg_42              (br               ) [ 0000111111]
i2                  (phi              ) [ 0000011000]
phi_mul             (phi              ) [ 0000011111]
cur_ind_1           (load             ) [ 0000001111]
next_mul            (add              ) [ 0000111111]
exitcond1           (icmp             ) [ 0000011111]
empty_15            (speclooptripcount) [ 0000000000]
i_3                 (add              ) [ 0000111111]
stg_50              (br               ) [ 0000000000]
tmp_8               (zext             ) [ 0000000000]
nnz_addr_1          (getelementptr    ) [ 0000001000]
max_ind_load        (load             ) [ 0000000000]
tmp_7               (add              ) [ 0000000000]
stg_56              (ret              ) [ 0000000000]
nnz_load_1          (load             ) [ 0000000000]
tmp_9               (icmp             ) [ 0000011111]
stg_59              (br               ) [ 0000000000]
i2_cast2_cast       (zext             ) [ 0000000111]
stg_61              (br               ) [ 0000011111]
max_ind_1           (phi              ) [ 0000011111]
j                   (phi              ) [ 0000000111]
exitcond            (icmp             ) [ 0000011111]
empty_16            (speclooptripcount) [ 0000000000]
j_4                 (add              ) [ 0000011111]
stg_67              (br               ) [ 0000000000]
tmp_1_cast          (zext             ) [ 0000000000]
tmp_5               (add              ) [ 0000000000]
tmp_5_cast          (zext             ) [ 0000000000]
input_addr          (getelementptr    ) [ 0000000010]
start               (add              ) [ 0000000000]
stg_74              (store            ) [ 0000000000]
stg_75              (br               ) [ 0000000000]
stg_76              (br               ) [ 0000111111]
input_load          (load             ) [ 0000000001]
input_load_to_int   (bitcast          ) [ 0000000000]
tmp_12              (partselect       ) [ 0000000000]
tmp_11              (trunc            ) [ 0000000000]
notlhs              (icmp             ) [ 0000000000]
notrhs              (icmp             ) [ 0000000000]
tmp_13              (or               ) [ 0000000000]
tmp_14              (fcmp             ) [ 0000000000]
tmp_15              (and              ) [ 0000011111]
stg_86              (br               ) [ 0000011111]
max_ind_load_1      (load             ) [ 0000000000]
tmp_3               (sext             ) [ 0000000000]
row_addr_1          (getelementptr    ) [ 0000000000]
stg_90              (store            ) [ 0000000000]
col_addr_1          (getelementptr    ) [ 0000000000]
j_cast1_cast        (zext             ) [ 0000000000]
stg_93              (store            ) [ 0000000000]
val_addr_1          (getelementptr    ) [ 0000000000]
stg_95              (store            ) [ 0000000000]
tmp_4               (icmp             ) [ 0000000000]
cur_ind_0_max_ind_1 (select           ) [ 0000000000]
cur_ind_2           (add              ) [ 0000011111]
stg_99              (store            ) [ 0000000000]
stg_100             (br               ) [ 0000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="val_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nnz">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="cur_ind_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cur_ind/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="max_ind_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_ind/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="nnz_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nnz_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nnz_load/2 nnz_load_1/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="row_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="0"/>
<pin id="87" dir="0" index="1" bw="6" slack="0"/>
<pin id="88" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_32/4 stg_90/9 "/>
</bind>
</comp>

<comp id="91" class="1004" name="col_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="12" slack="0"/>
<pin id="95" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/4 stg_93/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="val_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_36/4 stg_95/9 "/>
</bind>
</comp>

<comp id="117" class="1004" name="nnz_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nnz_addr_1/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="input_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="12" slack="0"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="row_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_addr_1/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="col_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr_1/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="val_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr_1/9 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="1"/>
<pin id="163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="sep_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sep (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="sep_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sep/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="1"/>
<pin id="186" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="i1_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i2_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i2_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="phi_mul_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="1"/>
<pin id="209" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="phi_mul_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="12" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="max_ind_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_ind_1 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="max_ind_1_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="32" slack="0"/>
<pin id="228" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_ind_1/7 "/>
</bind>
</comp>

<comp id="232" class="1005" name="j_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="1"/>
<pin id="234" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="4" bw="7" slack="0"/>
<pin id="242" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_14_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 tmp_9/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_ind_load/5 max_ind_load_1/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="exitcond3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="i_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sep_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sep_1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_sep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="1"/>
<pin id="287" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_sep/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="stg_40_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_40/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="stg_41_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_41/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="cur_ind_1_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cur_ind_1/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="next_mul_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="exitcond1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_8_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="i2_cast2_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast2_cast/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="exitcond_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="7" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="j_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_1_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="2"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_5_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="start_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="start/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="stg_74_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="3"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_74/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="input_load_to_int_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_load_to_int/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_12_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="6" slack="0"/>
<pin id="401" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_11_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="notlhs_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="notrhs_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="23" slack="0"/>
<pin id="418" dir="0" index="1" bw="23" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_13_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_15_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="j_cast1_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="2"/>
<pin id="443" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1_cast/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="cur_ind_0_max_ind_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="2"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cur_ind_0_max_ind_1/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="cur_ind_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2"/>
<pin id="462" dir="0" index="1" bw="32" slack="6"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cur_ind_2/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="stg_99_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="5"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_99/9 "/>
</bind>
</comp>

<comp id="474" class="1005" name="i_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="nnz_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="1"/>
<pin id="481" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nnz_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="p_sep_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_sep "/>
</bind>
</comp>

<comp id="492" class="1005" name="i_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="cur_ind_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cur_ind "/>
</bind>
</comp>

<comp id="504" class="1005" name="max_ind_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_ind "/>
</bind>
</comp>

<comp id="511" class="1005" name="cur_ind_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="2"/>
<pin id="513" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cur_ind_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="next_mul_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="0"/>
<pin id="519" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="525" class="1005" name="i_3_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="530" class="1005" name="nnz_addr_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="1"/>
<pin id="532" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nnz_addr_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_9_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="539" class="1005" name="i2_cast2_cast_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="3"/>
<pin id="541" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="i2_cast2_cast "/>
</bind>
</comp>

<comp id="547" class="1005" name="j_4_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="553" class="1005" name="input_addr_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="1"/>
<pin id="555" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="558" class="1005" name="input_load_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="568" class="1005" name="cur_ind_2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cur_ind_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="230"><net_src comp="219" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="231"><net_src comp="222" pin="6"/><net_sink comp="219" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="236" pin="6"/><net_sink comp="232" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="73" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="264"><net_src comp="165" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="165" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="165" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="281"><net_src comp="172" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="251" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="172" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="188" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="188" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="188" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="211" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="199" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="14" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="199" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="199" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="350"><net_src comp="257" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="195" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="236" pin="6"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="236" pin="6"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="236" pin="6"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="207" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="393" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="396" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="406" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="56" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="410" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="246" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="219" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="444"><net_src comp="232" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="450"><net_src comp="219" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="257" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="219" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="257" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="219" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="172" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="452" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="266" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="482"><net_src comp="66" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="487"><net_src comp="283" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="495"><net_src comp="297" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="500"><net_src comp="58" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="507"><net_src comp="62" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="514"><net_src comp="320" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="520"><net_src comp="323" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="528"><net_src comp="335" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="533"><net_src comp="117" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="538"><net_src comp="251" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="352" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="550"><net_src comp="362" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="556"><net_src comp="125" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="561"><net_src comp="132" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="571"><net_src comp="460" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="222" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: row | {4 9 }
	Port: col | {4 9 }
	Port: val_r | {4 9 }
	Port: nnz | {}
 - Input state : 
	Port: worker_create_COO : input_r | {7 8 }
	Port: worker_create_COO : nnz | {2 3 5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		stg_16 : 2
		tmp : 1
		nnz_addr : 2
		nnz_load : 3
	State 3
		tmp_s : 1
		p_sep : 2
	State 4
		exitcond2 : 1
		i_2 : 1
		stg_29 : 2
		tmp_6 : 1
		row_addr : 2
		stg_32 : 3
		col_addr : 2
		stg_34 : 3
		val_addr : 2
		stg_36 : 3
		stg_40 : 1
		stg_41 : 1
	State 5
		next_mul : 1
		exitcond1 : 1
		i_3 : 1
		stg_50 : 2
		tmp_8 : 1
		nnz_addr_1 : 2
		nnz_load_1 : 3
		tmp_7 : 1
		stg_56 : 2
	State 6
		tmp_9 : 1
		stg_59 : 2
	State 7
		exitcond : 1
		j_4 : 1
		stg_67 : 2
		tmp_1_cast : 1
		tmp_5 : 2
		tmp_5_cast : 3
		input_addr : 4
		input_load : 5
		stg_74 : 1
	State 8
	State 9
		tmp_12 : 1
		tmp_11 : 1
		notlhs : 2
		notrhs : 2
		tmp_13 : 3
		tmp_15 : 3
		stg_86 : 3
		row_addr_1 : 1
		stg_90 : 2
		col_addr_1 : 1
		stg_93 : 2
		val_addr_1 : 1
		stg_95 : 2
		tmp_4 : 1
		cur_ind_0_max_ind_1 : 2
		stg_99 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fcmp   |        tmp_14_fu_246       |    0    |    66   |   239   |
|----------|----------------------------|---------|---------|---------|
|          |         i_1_fu_266         |    0    |    0    |    5    |
|          |        sep_1_fu_277        |    0    |    0    |    32   |
|          |         i_2_fu_297         |    0    |    0    |    12   |
|          |       next_mul_fu_323      |    0    |    0    |    12   |
|    add   |         i_3_fu_335         |    0    |    0    |    5    |
|          |        tmp_7_fu_346        |    0    |    0    |    32   |
|          |         j_4_fu_362         |    0    |    0    |    7    |
|          |        tmp_5_fu_372        |    0    |    0    |    12   |
|          |        start_fu_383        |    0    |    0    |    32   |
|          |      cur_ind_2_fu_460      |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|  select  |        p_sep_fu_283        |    0    |    0    |    32   |
|          | cur_ind_0_max_ind_1_fu_452 |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_251         |    0    |    0    |    11   |
|          |      exitcond3_fu_260      |    0    |    0    |    2    |
|          |      exitcond2_fu_291      |    0    |    0    |    5    |
|   icmp   |      exitcond1_fu_329      |    0    |    0    |    2    |
|          |       exitcond_fu_356      |    0    |    0    |    3    |
|          |        notlhs_fu_410       |    0    |    0    |    3    |
|          |        notrhs_fu_416       |    0    |    0    |    8    |
|          |        tmp_4_fu_446        |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    or    |        tmp_13_fu_422       |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|    and   |        tmp_15_fu_428       |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_272         |    0    |    0    |    0    |
|          |        tmp_6_fu_303        |    0    |    0    |    0    |
|          |        tmp_8_fu_341        |    0    |    0    |    0    |
|   zext   |    i2_cast2_cast_fu_352    |    0    |    0    |    0    |
|          |      tmp_1_cast_fu_368     |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_378     |    0    |    0    |    0    |
|          |     j_cast1_cast_fu_441    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_12_fu_396       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_11_fu_406       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |        tmp_3_fu_434        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    66   |   531   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  cur_ind_1_reg_511  |   32   |
|  cur_ind_2_reg_568  |   32   |
|   cur_ind_reg_497   |   32   |
|      i1_reg_184     |   12   |
|i2_cast2_cast_reg_539|    6   |
|      i2_reg_195     |    5   |
|     i_1_reg_474     |    5   |
|     i_2_reg_492     |   12   |
|     i_3_reg_525     |    5   |
|      i_reg_161      |    5   |
|  input_addr_reg_553 |   12   |
|  input_load_reg_558 |   32   |
|     j_4_reg_547     |    7   |
|      j_reg_232      |    7   |
|  max_ind_1_reg_219  |   32   |
|   max_ind_reg_504   |   32   |
|   next_mul_reg_517  |   12   |
|  nnz_addr_1_reg_530 |    5   |
|   nnz_addr_reg_479  |    5   |
|    p_sep_reg_484    |   32   |
|   phi_mul_reg_207   |   12   |
|     sep_reg_172     |   32   |
|    tmp_9_reg_535    |    1   |
+---------------------+--------+
|        Total        |   367  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   4  |   5  |   20   ||    5    |
|  grp_access_fu_85 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_85 |  p1  |   2  |   6  |   12   ||    6    |
|  grp_access_fu_98 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_98 |  p1  |   2  |   8  |   16   ||    8    |
| grp_access_fu_111 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_111 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_132 |  p0  |   2  |  12  |   24   ||    12   |
|    sep_reg_172    |  p0  |   2  |  32  |   64   ||    32   |
|     i2_reg_195    |  p0  |   2  |   5  |   10   ||    5    |
|  phi_mul_reg_207  |  p0  |   2  |  12  |   24   ||    12   |
|     j_reg_232     |  p0  |   2  |   7  |   14   ||    7    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   320  ||  18.852 ||   155   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   531  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   155  |
|  Register |    -   |    -   |   367  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   18   |   433  |   686  |
+-----------+--------+--------+--------+--------+
