
State Machine - |RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state
Name state.SW state.M_WB state.LW state.LWSW state.JAL state.BEQ state.ALU_WB state.EX_I state.EX_R state.ID state.IF 
state.IF 0 0 0 0 0 0 0 0 0 0 0 
state.ID 0 0 0 0 0 0 0 0 0 1 1 
state.EX_R 0 0 0 0 0 0 0 0 1 0 1 
state.EX_I 0 0 0 0 0 0 0 1 0 0 1 
state.ALU_WB 0 0 0 0 0 0 1 0 0 0 1 
state.BEQ 0 0 0 0 0 1 0 0 0 0 1 
state.JAL 0 0 0 0 1 0 0 0 0 0 1 
state.LWSW 0 0 0 1 0 0 0 0 0 0 1 
state.LW 0 0 1 0 0 0 0 0 0 0 1 
state.M_WB 0 1 0 0 0 0 0 0 0 0 1 
state.SW 1 0 0 0 0 0 0 0 0 0 1 
