

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling849372315c13957bc671de4b81b61bb9  /home/pars/Documents/sim_3/cc_base
Extracting PTX file and ptxas options    1: cc_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_3/cc_base
self exe links to: /home/pars/Documents/sim_3/cc_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_3/cc_base
Running md5sum using "md5sum /home/pars/Documents/sim_3/cc_base "
self exe links to: /home/pars/Documents/sim_3/cc_base
Extracting specific PTX file named cc_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x560df8bd0dd1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x560df8bd0c56, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 4694812 redundent edges are removed
|V| 456626 |E| 25016826
This graph is symmetrized
Launching CUDA CC solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc760b70c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b700..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b6f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b6f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b6e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560df8bd0c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 34634927
gpu_sim_insn = 366909930
gpu_ipc =      10.5936
gpu_tot_sim_cycle = 34634927
gpu_tot_sim_insn = 366909930
gpu_tot_ipc =      10.5936
gpu_tot_issued_cta = 1784
gpu_occupancy = 31.8239% 
gpu_tot_occupancy = 31.8239% 
max_total_param_size = 0
gpu_stall_dramfull = 1054942
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4085
partiton_level_parallism_total  =       1.4085
partiton_level_parallism_util =       5.9687
partiton_level_parallism_util_total  =       5.9687
L2_BW  =      61.5246 GB/Sec
L2_BW_total  =      61.5246 GB/Sec
gpu_total_sim_rate=4274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3421744, Miss = 2238823, Miss_rate = 0.654, Pending_hits = 20651, Reservation_fails = 910160
	L1D_cache_core[1]: Access = 3403979, Miss = 2301645, Miss_rate = 0.676, Pending_hits = 25385, Reservation_fails = 1037332
	L1D_cache_core[2]: Access = 2662136, Miss = 1814632, Miss_rate = 0.682, Pending_hits = 28841, Reservation_fails = 1061246
	L1D_cache_core[3]: Access = 2528224, Miss = 1740362, Miss_rate = 0.688, Pending_hits = 26858, Reservation_fails = 992443
	L1D_cache_core[4]: Access = 2124530, Miss = 1327996, Miss_rate = 0.625, Pending_hits = 20854, Reservation_fails = 989883
	L1D_cache_core[5]: Access = 1705339, Miss = 1071792, Miss_rate = 0.628, Pending_hits = 14714, Reservation_fails = 685306
	L1D_cache_core[6]: Access = 2586278, Miss = 1777555, Miss_rate = 0.687, Pending_hits = 35949, Reservation_fails = 1090299
	L1D_cache_core[7]: Access = 2721194, Miss = 1908941, Miss_rate = 0.702, Pending_hits = 35151, Reservation_fails = 1105831
	L1D_cache_core[8]: Access = 2583321, Miss = 1757875, Miss_rate = 0.680, Pending_hits = 33501, Reservation_fails = 1045949
	L1D_cache_core[9]: Access = 2288491, Miss = 1561680, Miss_rate = 0.682, Pending_hits = 28690, Reservation_fails = 1043650
	L1D_cache_core[10]: Access = 2275683, Miss = 1503304, Miss_rate = 0.661, Pending_hits = 25967, Reservation_fails = 895154
	L1D_cache_core[11]: Access = 2656705, Miss = 1772552, Miss_rate = 0.667, Pending_hits = 35303, Reservation_fails = 1013176
	L1D_cache_core[12]: Access = 2189329, Miss = 1464819, Miss_rate = 0.669, Pending_hits = 26929, Reservation_fails = 1021920
	L1D_cache_core[13]: Access = 2291418, Miss = 1541897, Miss_rate = 0.673, Pending_hits = 30600, Reservation_fails = 1027140
	L1D_cache_core[14]: Access = 1659647, Miss = 1019609, Miss_rate = 0.614, Pending_hits = 17902, Reservation_fails = 698439
	L1D_cache_core[15]: Access = 2563268, Miss = 1800746, Miss_rate = 0.703, Pending_hits = 36899, Reservation_fails = 1249547
	L1D_cache_core[16]: Access = 2211994, Miss = 1484943, Miss_rate = 0.671, Pending_hits = 27375, Reservation_fails = 937839
	L1D_cache_core[17]: Access = 1634685, Miss = 1038593, Miss_rate = 0.635, Pending_hits = 19262, Reservation_fails = 777432
	L1D_cache_core[18]: Access = 2360204, Miss = 1585481, Miss_rate = 0.672, Pending_hits = 34342, Reservation_fails = 1139356
	L1D_cache_core[19]: Access = 2387310, Miss = 1649081, Miss_rate = 0.691, Pending_hits = 34030, Reservation_fails = 1206482
	L1D_cache_core[20]: Access = 2421109, Miss = 1607983, Miss_rate = 0.664, Pending_hits = 31272, Reservation_fails = 972808
	L1D_cache_core[21]: Access = 2615884, Miss = 1889241, Miss_rate = 0.722, Pending_hits = 40574, Reservation_fails = 1294357
	L1D_cache_core[22]: Access = 2567561, Miss = 1832128, Miss_rate = 0.714, Pending_hits = 39188, Reservation_fails = 1431609
	L1D_cache_core[23]: Access = 2007873, Miss = 1321465, Miss_rate = 0.658, Pending_hits = 26778, Reservation_fails = 1011233
	L1D_cache_core[24]: Access = 1975912, Miss = 1322992, Miss_rate = 0.670, Pending_hits = 25107, Reservation_fails = 919553
	L1D_cache_core[25]: Access = 2595421, Miss = 1742904, Miss_rate = 0.672, Pending_hits = 36378, Reservation_fails = 981256
	L1D_cache_core[26]: Access = 2293274, Miss = 1490365, Miss_rate = 0.650, Pending_hits = 28431, Reservation_fails = 933993
	L1D_cache_core[27]: Access = 1911994, Miss = 1152083, Miss_rate = 0.603, Pending_hits = 18704, Reservation_fails = 850586
	L1D_cache_core[28]: Access = 2441016, Miss = 1678864, Miss_rate = 0.688, Pending_hits = 41310, Reservation_fails = 1228635
	L1D_cache_core[29]: Access = 2558246, Miss = 1674898, Miss_rate = 0.655, Pending_hits = 30033, Reservation_fails = 1064087
	L1D_total_cache_accesses = 71643769
	L1D_total_cache_misses = 48075249
	L1D_total_cache_miss_rate = 0.6710
	L1D_total_cache_pending_hits = 876978
	L1D_total_cache_reservation_fails = 30616701
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.126
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21982488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 876947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40820752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30607408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7222239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 876947
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 709054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 70902426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 741343

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 582011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11651612
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 18373785
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 8415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 878
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
490674, 222778, 679350, 34448, 662854, 122846, 727274, 91278, 128164, 24660, 35556, 108548, 16870, 3554, 32698, 185416, 31656, 41890, 137592, 38916, 43084, 38046, 39938, 39008, 88366, 76044, 80768, 52510, 90638, 88848, 76030, 53320, 
gpgpu_n_tot_thrd_icount = 2396597440
gpgpu_n_tot_w_icount = 74893670
gpgpu_n_stall_shd_mem = 27047816
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48042991
gpgpu_n_mem_write_global = 741343
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 76100085
gpgpu_n_store_insn = 915756
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2283520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25237284
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1810532
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:956424	W0_Idle:433992559	W0_Scoreboard:1010714615	W1:31456246	W2:10883177	W3:6283587	W4:4112471	W5:2784234	W6:2151312	W7:1877725	W8:1606550	W9:1270394	W10:1036904	W11:950362	W12:835862	W13:734002	W14:679114	W15:620000	W16:570044	W17:531285	W18:490050	W19:470194	W20:434054	W21:430772	W22:412334	W23:405636	W24:398146	W25:384695	W26:365658	W27:354455	W28:341171	W29:339581	W30:350606	W31:371323	W32:961726
single_issue_nums: WS0:17973859	WS1:18492360	WS2:20654953	WS3:17772498	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 384343928 {8:48042991,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29653720 {40:741343,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1921719640 {40:48042991,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5930744 {8:741343,}
maxmflatency = 7590 
max_icnt2mem_latency = 4157 
maxmrqlatency = 4370 
max_icnt2sh_latency = 281 
averagemflatency = 327 
avg_icnt2mem_latency = 95 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 7 
mrq_lat_table:3521210 	33182 	67542 	149585 	202847 	178752 	254331 	377500 	352164 	93621 	5842 	345 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30253895 	15189361 	1931286 	1138751 	247873 	23168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38586241 	4077018 	2702221 	1577930 	1464269 	283143 	93509 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25484766 	11651474 	6563003 	3171032 	1420151 	460780 	33042 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29417 	4780 	141 	287 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        52        64        58        58        52        58        54        64        64        30        53        38        43        32        32 
dram[1]:        64        64        64        62        50        62        57        58        64        64        23        36        29        43        45        36 
dram[2]:        58        64        64        64        64        60        64        64        64        64        30        51        34        36        27        38 
dram[3]:        64        64        62        64        64        64        64        64        50        60        48        41        29        34        31        41 
dram[4]:        64        62        64        62        64        56        64        64        58        60        44        36        40        42        30        37 
dram[5]:        64        64        56        60        45        58        58        58        52        59        32        41        24        32        50        39 
dram[6]:        64        58        44        46        48        48        64        64        43        60        44        43        32        30        22        26 
dram[7]:        64        64        56        56        48        48        58        58        36        58        42        30        33        33        30        48 
dram[8]:        64        64        64        63        64        61        61        64        64        64        31        28        26        37        50        39 
dram[9]:        64        64        64        63        51        64        63        63        64        64        29        31        44        32        45        40 
dram[10]:        64        62        47        47        50        64        64        64        64        64        34        35        27        30        28        29 
dram[11]:        64        64        64        63        64        64        64        64        64        64        33        31        31        29        38        43 
maximum service time to same row:
dram[0]:  10523241   7257974   1454962   1448575   3342996   3336174   1374612    812091   6251312    795940   1693914    909768    702294    696604   2017172   2020711 
dram[1]:   9724352   5341224   1442462   1436152   3330370   2983804   1801367   1801343   3709866   3704207    681047    735478    690709    685835   2023654   2026217 
dram[2]:   7256378   9323307   1429833    883307   2777171   3309945   1801098   1801166   5291129   1097006    928618    933486    680327    675025   2029989   2033176 
dram[3]:  10498843  10495723    877368   1412502   3302955   3296567   1801375   1801336    618086    759690   1282345    944674    669729    664417   2035337   2039751 
dram[4]:   7255804  10488655   1406604   1400687   3287553   3279816   3475927   3847896    754161    748242   1293435   1689009    658536    652433   2042952   1476548 
dram[5]:   7255212   7255025   1394568   1388210   3920637   3917344   2373360   2373318    742514   1086458    961767    780052    645924    640022   2047105   2049059 
dram[6]:   9288535   9678450   1381072   1374350   3913842   3910514   2614048   1800533   1121055    722673    995349   1005112    634737    628244   2052006   2056980 
dram[7]:   7727747   7254454   1368503   1363389   5546868   3331158   1800501   1227773   1082501    712294    747168    606273    621907   7581937   2059712   2060212 
dram[8]:  10463893   9964493   1357077   1350536   3900096   3897001   1800690   5974155    705967   3593946    994181   1294648    609656    604366   2062946   2065872 
dram[9]:   7709918   7705754   1344010   1338516   3893704   3889993   2373125   1800483    692876    687388   1005744   1294292    597612    592296   4401523   2071354 
dram[10]:  10444481   7696832   1332822   1325877   4460130   4457263   2373167   1800195   5279317   3467839   2102045   2102252   1122076   1116372   2074085   2076432 
dram[11]:   7692465   9634022   1319127   1313176   4453569   4450475   1800181   1227747   1061389   1056714   2102449   1030958   1110464   1105170   2079372   2081293 
average row accesses per activate:
dram[0]:  1.260568  1.298299  1.269282  1.288632  1.279091  1.287926  1.271396  1.305664  1.269254  1.302590  1.279470  1.302623  1.282168  1.294213  1.282538  1.304166 
dram[1]:  1.299211  1.286327  1.288950  1.276661  1.273029  1.271902  1.300462  1.273123  1.307330  1.279367  1.305271  1.285466  1.284918  1.296381  1.289577  1.280128 
dram[2]:  1.271619  1.277325  1.278749  1.282057  1.271290  1.278952  1.272688  1.282639  1.275323  1.274114  1.277136  1.281506  1.301082  1.297894  1.295798  1.302929 
dram[3]:  1.283173  1.283190  1.292976  1.279267  1.279582  1.280768  1.273903  1.280171  1.281808  1.275543  1.284598  1.282708  1.302759  1.281612  1.295465  1.282122 
dram[4]:  1.283918  1.278424  1.281105  1.285349  1.283606  1.293176  1.264960  1.278028  1.269078  1.280422  1.276825  1.285290  1.285971  1.298381  1.273829  1.269296 
dram[5]:  1.277458  1.263291  1.283753  1.278753  1.296412  1.290748  1.285531  1.279521  1.281899  1.281139  1.283055  1.276766  1.293242  1.286914  1.271593  1.269913 
dram[6]:  1.262591  1.260146  1.282332  1.272072  1.275998  1.276914  1.278073  1.285535  1.285171  1.278766  1.285840  1.284476  1.281842  1.282288  1.269482  1.269923 
dram[7]:  1.283864  1.294281  1.286845  1.279033  1.274277  1.281275  1.289650  1.270340  1.291246  1.285086  1.280617  1.290410  1.277024  1.290043  1.266186  1.268743 
dram[8]:  1.261370  1.271155  1.264419  1.273122  1.288005  1.283401  1.263791  1.269530  1.277517  1.287968  1.280434  1.277552  1.294825  1.300732  1.263709  1.273159 
dram[9]:  1.271402  1.264376  1.268844  1.267511  1.279519  1.280084  1.278859  1.275442  1.293733  1.278744  1.284223  1.273859  1.278036  1.287616  1.273580  1.285145 
dram[10]:  1.266849  1.259098  1.257239  1.257728  1.270020  1.270293  1.279445  1.270788  1.271879  1.267828  1.275894  1.276345  1.282476  1.282605  1.277835  1.269588 
dram[11]:  1.262849  1.272206  1.261909  1.271195  1.280278  1.281323  1.268574  1.282926  1.258563  1.269334  1.275300  1.277548  1.280340  1.288676  1.260425  1.280688 
average row locality = 5236937/4091898 = 1.279831
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26596     27884     27350     28850     26195     27527     25725     26954     26103     27712     26501     27630     24242     25690     25085     26441 
dram[1]:     28674     27304     29250     28069     27530     26200     27094     25901     28013     26812     28435     26510     26054     25281     26722     25210 
dram[2]:     26832     27294     27970     28059     26071     26145     25579     25926     26645     26705     26129     26350     25167     25207     25319     25727 
dram[3]:     27560     27733     28283     28078     26636     26709     26428     26534     26891     26962     26441     26333     25085     24661     25834     25795 
dram[4]:     27950     27948     28301     28674     26643     27070     26220     26550     27281     26946     26838     26828     25116     25065     25668     25644 
dram[5]:     27489     26926     27756     28002     26657     26730     26255     26002     26766     26561     26612     26975     24554     24763     25554     25512 
dram[6]:     27289     27360     28025     28072     26420     26175     25719     25927     27144     27162     26857     26841     24862     24787     25479     25517 
dram[7]:     27751     27950     28058     28198     26382     26426     26148     25944     26916     27140     26348     26675     24711     24940     25476     25487 
dram[8]:     27230     27207     27802     27754     26279     26241     25776     25731     26977     27068     26653     26756     25008     24740     25149     25063 
dram[9]:     26919     26859     27888     28156     26373     26575     25551     25473     26819     26828     26319     26133     24598     24387     25474     25420 
dram[10]:     26787     26691     27861     27536     26493     26024     25450     25038     26364     25761     26327     26265     24694     24218     25423     25013 
dram[11]:     26823     27024     27368     27305     26224     26081     24939     25450     25656     26110     25981     25801     24276     24505     25034     25070 
total dram reads = 5077472
bank skew: 29250/24218 = 1.21
chip skew: 433059/413647 = 1.05
number of total write accesses:
dram[0]:      1454      1482      1647      1638      1404      1412      1266      1252      1336      1373      1349      1351      1154      1159      1233      1198 
dram[1]:      1523      1463      1716      1646      1434      1454      1262      1270      1342      1292      1383      1325      1154      1140      1318      1195 
dram[2]:      1490      1535      1676      1622      1437      1383      1243      1271      1362      1359      1356      1316      1179      1107      1216      1263 
dram[3]:      1478      1551      1682      1665      1336      1446      1267      1272      1334      1385      1351      1340      1122      1132      1238      1280 
dram[4]:      1521      1531      1639      1634      1427      1487      1205      1249      1401      1354      1356      1403      1098      1156      1300      1247 
dram[5]:      1520      1526      1647      1703      1379      1478      1275      1230      1341      1331      1411      1394      1098      1172      1290      1223 
dram[6]:      1530      1530      1699      1735      1461      1404      1211      1233      1409      1379      1329      1366      1124      1156      1289      1208 
dram[7]:      1501      1491      1701      1636      1483      1409      1278      1284      1331      1403      1336      1381      1177      1118      1228      1231 
dram[8]:      1513      1533      1698      1595      1413      1457      1241      1222      1365      1350      1345      1397      1186      1109      1231      1201 
dram[9]:      1468      1520      1643      1730      1441      1425      1195      1260      1337      1409      1363      1389      1144      1138      1279      1278 
dram[10]:      1542      1590      1712      1653      1454      1434      1285      1224      1395      1384      1361      1369      1188      1148      1225      1226 
dram[11]:      1560      1528      1659      1615      1446      1412      1206      1246      1358      1400      1342      1342      1200      1173      1283      1241 
total dram writes = 263472
bank skew: 1735/1098 = 1.58
chip skew: 22190/21708 = 1.02
average mf latency per bank:
dram[0]:       4418      5079      2225      3076      2280      2964      2018      2902      1941      2565      1837      2570      4464      6548      5064      6102
dram[1]:       4413      4602      2279      2040      2239      2017      2158      1950      1908      1803      1892      1770      4780      4090      5327      5340
dram[2]:       3976      4343      2040      2016      2075      2065      1980      1963      1770      1799      1717      1740      4465      4917      4612      4837
dram[3]:       4549      4160      2177      2105      2130      1986      2045      1959      1902      1848      1830      1775      4176      4517      5342      4886
dram[4]:       4381      4103      2602      2102      2428      2086      2271      1988      2066      1906      1964      1772      5290      4201      4951      4764
dram[5]:       4015      4239      2071      2069      2054      2142      1856      1910      1812      1746      1701      1741      4462      4130      5341      4982
dram[6]:       4162      4294      2044      2033      2250      2169      1983      1966      1765      1815      1762      1736      4677      5046      5081      5205
dram[7]:       4131      4452      2175      2248      2027      2226      1985      2129      1767      1926      1796      1911      4861      5293      5125      5787
dram[8]:       3972      4298      2089      2135      2071      2154      1968      2014      1766      1756      1715      1684      4506      4374      4970      4795
dram[9]:       4275      4414      2145      2097      2013      1966      5791      1896      1805      1682      1693      1704      5083      4920      4695      4291
dram[10]:       4664      4002      1916      1976      1983      2041      1885      1961      1771      1830      1764      1725      5251      4361      4229      4584
dram[11]:       3743      4005      2081      2022      2024      2061      1923      1927      1825      1759      1699      1723      4966      4930      4332      4444
maximum mf latency per bank:
dram[0]:       4920      6504      4416      6136      4678      5512      4462      5411      4423      5840      4322      5587      4409      5462      4629      6170
dram[1]:       4926      4446      3770      4375      4040      3945      4259      4528      4184      3667      3982      3853      4045      4297      4050      4125
dram[2]:       3614      4923      4490      4225      4324      4427      4081      4749      4326      4294      3743      4180      4006      4257      4281      4601
dram[3]:       4341      4436      4089      4324      3915      4255      4617      4084      3916      4114      3853      4063      3958      4204      4086      4365
dram[4]:       7590      4213      5342      4229      5401      4395      5777      4510      5520      4624      5195      4087      5583      3946      5895      4294
dram[5]:       3969      4740      3598      4430      3733      4016      3753      4126      4095      3645      3981      3971      3715      4123      4172      4485
dram[6]:       4127      5120      4111      4486      4097      4217      4203      4743      4210      4586      4009      4412      3925      4501      6252      5421
dram[7]:       4071      4353      3708      4102      4253      4246      3740      4500      3929      4285      3721      3942      3831      3714      3847      4531
dram[8]:       3943      4437      4274      4139      3916      4369      4146      4081      3896      4481      3745      4024      4106      4063      3973      4394
dram[9]:       4064      4042      4379      4206      4307      4491      4524      3771      4163      3507      3892      3782      3868      3911      3883      3875
dram[10]:       4714      4294      3536      3954      4326      4060      4011      3882      3558      3471      3966      3431      3724      3689      3967      3633
dram[11]:       4421      4338      3846      4790      4071      4569      4431      4440      4067      4209      3881      4257      3916      4360      3767      4119

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87747593 n_act=341661 n_pre=341645 n_ref_event=0 n_req=439410 n_rd=426485 n_rd_L2_A=0 n_write=0 n_wr_bk=21708 bw_util=0.02018
n_activity=13887924 dram_eff=0.1291
bk0: 26596a 86927136i bk1: 27884a 86804295i bk2: 27350a 86838281i bk3: 28850a 86731390i bk4: 26195a 86941934i bk5: 27527a 86825213i bk6: 25725a 86970375i bk7: 26954a 86883916i bk8: 26103a 86972123i bk9: 27712a 86845680i bk10: 26501a 86960715i bk11: 27630a 86857200i bk12: 24242a 87164715i bk13: 25690a 87042277i bk14: 25085a 87092535i bk15: 26441a 86958265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222480
Row_Buffer_Locality_read = 0.225600
Row_Buffer_Locality_write = 0.119536
Bank_Level_Parallism = 3.161507
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.064424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020184 
total_CMD = 88820190 
util_bw = 1792772 
Wasted_Col = 5207047 
Wasted_Row = 3032475 
Idle = 78787896 

BW Util Bottlenecks: 
RCDc_limit = 6400635 
RCDWRc_limit = 111315 
WTRc_limit = 414932 
RTWc_limit = 632753 
CCDLc_limit = 259294 
rwq = 0 
CCDLc_limit_alone = 211565 
WTRc_limit_alone = 401355 
RTWc_limit_alone = 598601 

Commands details: 
total_CMD = 88820190 
n_nop = 87747593 
Read = 426485 
Write = 0 
L2_Alloc = 0 
L2_WB = 21708 
n_act = 341661 
n_pre = 341645 
n_ref = 0 
n_req = 439410 
total_req = 448193 

Dual Bus Interface Util: 
issued_total_row = 683306 
issued_total_col = 448193 
Row_Bus_Util =  0.007693 
CoL_Bus_Util = 0.005046 
Either_Row_CoL_Bus_Util = 0.012076 
Issued_on_Two_Bus_Simul_Util = 0.000663 
issued_two_Eff = 0.054915 
queue_avg = 0.877807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.877807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87735905 n_act=346700 n_pre=346684 n_ref_event=0 n_req=446352 n_rd=433059 n_rd_L2_A=0 n_write=0 n_wr_bk=21917 bw_util=0.02049
n_activity=13863710 dram_eff=0.1313
bk0: 28674a 86720436i bk1: 27304a 86860539i bk2: 29250a 86632632i bk3: 28069a 86750699i bk4: 27530a 86744164i bk5: 26200a 86903167i bk6: 27094a 86818472i bk7: 25901a 86911278i bk8: 28013a 86757772i bk9: 26812a 86861086i bk10: 28435a 86730890i bk11: 26510a 86924342i bk12: 26054a 86913123i bk13: 25281a 87034813i bk14: 26722a 86885716i bk15: 25210a 87021053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223281
Row_Buffer_Locality_read = 0.225960
Row_Buffer_Locality_write = 0.136011
Bank_Level_Parallism = 3.307621
Bank_Level_Parallism_Col = 1.586183
Bank_Level_Parallism_Ready = 1.069632
write_to_read_ratio_blp_rw_average = 0.068720
GrpLevelPara = 1.426544 

BW Util details:
bwutil = 0.020490 
total_CMD = 88820190 
util_bw = 1819904 
Wasted_Col = 5190629 
Wasted_Row = 3004136 
Idle = 78805521 

BW Util Bottlenecks: 
RCDc_limit = 6443744 
RCDWRc_limit = 109117 
WTRc_limit = 434259 
RTWc_limit = 687332 
CCDLc_limit = 275993 
rwq = 0 
CCDLc_limit_alone = 223589 
WTRc_limit_alone = 419527 
RTWc_limit_alone = 649660 

Commands details: 
total_CMD = 88820190 
n_nop = 87735905 
Read = 433059 
Write = 0 
L2_Alloc = 0 
L2_WB = 21917 
n_act = 346700 
n_pre = 346684 
n_ref = 0 
n_req = 446352 
total_req = 454976 

Dual Bus Interface Util: 
issued_total_row = 693384 
issued_total_col = 454976 
Row_Bus_Util =  0.007807 
CoL_Bus_Util = 0.005122 
Either_Row_CoL_Bus_Util = 0.012208 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.059094 
queue_avg = 0.939880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.93988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87756214 n_act=338666 n_pre=338650 n_ref_event=0 n_req=434253 n_rd=421125 n_rd_L2_A=0 n_write=0 n_wr_bk=21815 bw_util=0.01995
n_activity=13847110 dram_eff=0.128
bk0: 26832a 86943722i bk1: 27294a 86902673i bk2: 27970a 86791952i bk3: 28059a 86822327i bk4: 26071a 86935300i bk5: 26145a 86954371i bk6: 25579a 87007636i bk7: 25926a 86963783i bk8: 26645a 86902353i bk9: 26705a 86902005i bk10: 26129a 86998224i bk11: 26350a 86980547i bk12: 25167a 87084174i bk13: 25207a 87079715i bk14: 25319a 87086225i bk15: 25727a 87041390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220141
Row_Buffer_Locality_read = 0.223430
Row_Buffer_Locality_write = 0.114640
Bank_Level_Parallism = 3.113951
Bank_Level_Parallism_Col = 1.533664
Bank_Level_Parallism_Ready = 1.062568
write_to_read_ratio_blp_rw_average = 0.064016
GrpLevelPara = 1.396994 

BW Util details:
bwutil = 0.019948 
total_CMD = 88820190 
util_bw = 1771760 
Wasted_Col = 5189194 
Wasted_Row = 3031355 
Idle = 78827881 

BW Util Bottlenecks: 
RCDc_limit = 6370585 
RCDWRc_limit = 112848 
WTRc_limit = 426757 
RTWc_limit = 593669 
CCDLc_limit = 247660 
rwq = 0 
CCDLc_limit_alone = 203369 
WTRc_limit_alone = 413057 
RTWc_limit_alone = 563078 

Commands details: 
total_CMD = 88820190 
n_nop = 87756214 
Read = 421125 
Write = 0 
L2_Alloc = 0 
L2_WB = 21815 
n_act = 338666 
n_pre = 338650 
n_ref = 0 
n_req = 434253 
total_req = 442940 

Dual Bus Interface Util: 
issued_total_row = 677316 
issued_total_col = 442940 
Row_Bus_Util =  0.007626 
CoL_Bus_Util = 0.004987 
Either_Row_CoL_Bus_Util = 0.011979 
Issued_on_Two_Bus_Simul_Util = 0.000634 
issued_two_Eff = 0.052896 
queue_avg = 0.713739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.713739
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87747488 n_act=342219 n_pre=342203 n_ref_event=0 n_req=439267 n_rd=425963 n_rd_L2_A=0 n_write=0 n_wr_bk=21879 bw_util=0.02017
n_activity=13866415 dram_eff=0.1292
bk0: 27560a 86865321i bk1: 27733a 86844018i bk2: 28283a 86774311i bk3: 28078a 86785716i bk4: 26636a 86864197i bk5: 26709a 86872777i bk6: 26428a 86895942i bk7: 26534a 86884463i bk8: 26891a 86868779i bk9: 26962a 86877214i bk10: 26441a 86977622i bk11: 26333a 86967947i bk12: 25085a 87077296i bk13: 24661a 87099239i bk14: 25834a 87007863i bk15: 25795a 86984722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220954
Row_Buffer_Locality_read = 0.223890
Row_Buffer_Locality_write = 0.126954
Bank_Level_Parallism = 3.189307
Bank_Level_Parallism_Col = 1.561768
Bank_Level_Parallism_Ready = 1.068761
write_to_read_ratio_blp_rw_average = 0.066245
GrpLevelPara = 1.414298 

BW Util details:
bwutil = 0.020168 
total_CMD = 88820190 
util_bw = 1791368 
Wasted_Col = 5192522 
Wasted_Row = 3017855 
Idle = 78818445 

BW Util Bottlenecks: 
RCDc_limit = 6404285 
RCDWRc_limit = 110848 
WTRc_limit = 436759 
RTWc_limit = 650405 
CCDLc_limit = 255001 
rwq = 0 
CCDLc_limit_alone = 207521 
WTRc_limit_alone = 423009 
RTWc_limit_alone = 616675 

Commands details: 
total_CMD = 88820190 
n_nop = 87747488 
Read = 425963 
Write = 0 
L2_Alloc = 0 
L2_WB = 21879 
n_act = 342219 
n_pre = 342203 
n_ref = 0 
n_req = 439267 
total_req = 447842 

Dual Bus Interface Util: 
issued_total_row = 684422 
issued_total_col = 447842 
Row_Bus_Util =  0.007706 
CoL_Bus_Util = 0.005042 
Either_Row_CoL_Bus_Util = 0.012077 
Issued_on_Two_Bus_Simul_Util = 0.000671 
issued_two_Eff = 0.055525 
queue_avg = 0.796326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.796326
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87738574 n_act=345332 n_pre=345316 n_ref_event=0 n_req=442159 n_rd=428742 n_rd_L2_A=0 n_write=0 n_wr_bk=22008 bw_util=0.0203
n_activity=13849572 dram_eff=0.1302
bk0: 27950a 86810358i bk1: 27948a 86788294i bk2: 28301a 86754166i bk3: 28674a 86758616i bk4: 26643a 86892941i bk5: 27070a 86849510i bk6: 26220a 86917962i bk7: 26550a 86906546i bk8: 27281a 86865679i bk9: 26946a 86896095i bk10: 26838a 86964756i bk11: 26828a 86936268i bk12: 25116a 87072515i bk13: 25065a 87078098i bk14: 25668a 87023355i bk15: 25644a 87009202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.219009
Row_Buffer_Locality_read = 0.221954
Row_Buffer_Locality_write = 0.124916
Bank_Level_Parallism = 3.199273
Bank_Level_Parallism_Col = 1.569861
Bank_Level_Parallism_Ready = 1.068141
write_to_read_ratio_blp_rw_average = 0.067293
GrpLevelPara = 1.419880 

BW Util details:
bwutil = 0.020299 
total_CMD = 88820190 
util_bw = 1803000 
Wasted_Col = 5209686 
Wasted_Row = 2994715 
Idle = 78812789 

BW Util Bottlenecks: 
RCDc_limit = 6448123 
RCDWRc_limit = 112805 
WTRc_limit = 441943 
RTWc_limit = 665357 
CCDLc_limit = 260576 
rwq = 0 
CCDLc_limit_alone = 210933 
WTRc_limit_alone = 427825 
RTWc_limit_alone = 629832 

Commands details: 
total_CMD = 88820190 
n_nop = 87738574 
Read = 428742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22008 
n_act = 345332 
n_pre = 345316 
n_ref = 0 
n_req = 442159 
total_req = 450750 

Dual Bus Interface Util: 
issued_total_row = 690648 
issued_total_col = 450750 
Row_Bus_Util =  0.007776 
CoL_Bus_Util = 0.005075 
Either_Row_CoL_Bus_Util = 0.012178 
Issued_on_Two_Bus_Simul_Util = 0.000673 
issued_two_Eff = 0.055271 
queue_avg = 0.803994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.803994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87751331 n_act=340741 n_pre=340725 n_ref_event=0 n_req=436523 n_rd=423114 n_rd_L2_A=0 n_write=0 n_wr_bk=22018 bw_util=0.02005
n_activity=13868064 dram_eff=0.1284
bk0: 27489a 86848516i bk1: 26926a 86878380i bk2: 27756a 86827321i bk3: 28002a 86813471i bk4: 26657a 86916065i bk5: 26730a 86896381i bk6: 26255a 86909169i bk7: 26002a 86933385i bk8: 26766a 86905337i bk9: 26561a 86927511i bk10: 26612a 86939558i bk11: 26975a 86921439i bk12: 24554a 87130647i bk13: 24763a 87116387i bk14: 25554a 87018211i bk15: 25512a 86997693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.219443
Row_Buffer_Locality_read = 0.222727
Row_Buffer_Locality_write = 0.115818
Bank_Level_Parallism = 3.150815
Bank_Level_Parallism_Col = 1.539066
Bank_Level_Parallism_Ready = 1.066089
write_to_read_ratio_blp_rw_average = 0.063626
GrpLevelPara = 1.400419 

BW Util details:
bwutil = 0.020046 
total_CMD = 88820190 
util_bw = 1780528 
Wasted_Col = 5204552 
Wasted_Row = 3026406 
Idle = 78808704 

BW Util Bottlenecks: 
RCDc_limit = 6397335 
RCDWRc_limit = 114642 
WTRc_limit = 437484 
RTWc_limit = 598754 
CCDLc_limit = 248812 
rwq = 0 
CCDLc_limit_alone = 204270 
WTRc_limit_alone = 423421 
RTWc_limit_alone = 568275 

Commands details: 
total_CMD = 88820190 
n_nop = 87751331 
Read = 423114 
Write = 0 
L2_Alloc = 0 
L2_WB = 22018 
n_act = 340741 
n_pre = 340725 
n_ref = 0 
n_req = 436523 
total_req = 445132 

Dual Bus Interface Util: 
issued_total_row = 681466 
issued_total_col = 445132 
Row_Bus_Util =  0.007672 
CoL_Bus_Util = 0.005012 
Either_Row_CoL_Bus_Util = 0.012034 
Issued_on_Two_Bus_Simul_Util = 0.000650 
issued_two_Eff = 0.054019 
queue_avg = 0.740049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.740049
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87748100 n_act=342250 n_pre=342234 n_ref_event=0 n_req=436992 n_rd=423636 n_rd_L2_A=0 n_write=0 n_wr_bk=22063 bw_util=0.02007
n_activity=13857819 dram_eff=0.1286
bk0: 27289a 86895496i bk1: 27360a 86907590i bk2: 28025a 86852096i bk3: 28072a 86825676i bk4: 26420a 86949825i bk5: 26175a 86981942i bk6: 25719a 87026524i bk7: 25927a 87011109i bk8: 27144a 86916705i bk9: 27162a 86906907i bk10: 26857a 86957613i bk11: 26841a 86966910i bk12: 24862a 87106543i bk13: 24787a 87137909i bk14: 25479a 87041820i bk15: 25517a 87057404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216828
Row_Buffer_Locality_read = 0.220132
Row_Buffer_Locality_write = 0.112010
Bank_Level_Parallism = 3.091232
Bank_Level_Parallism_Col = 1.540975
Bank_Level_Parallism_Ready = 1.063366
write_to_read_ratio_blp_rw_average = 0.064403
GrpLevelPara = 1.402321 

BW Util details:
bwutil = 0.020072 
total_CMD = 88820190 
util_bw = 1782796 
Wasted_Col = 5213781 
Wasted_Row = 3017688 
Idle = 78805925 

BW Util Bottlenecks: 
RCDc_limit = 6425464 
RCDWRc_limit = 114672 
WTRc_limit = 445926 
RTWc_limit = 607772 
CCDLc_limit = 249532 
rwq = 0 
CCDLc_limit_alone = 205116 
WTRc_limit_alone = 432084 
RTWc_limit_alone = 577198 

Commands details: 
total_CMD = 88820190 
n_nop = 87748100 
Read = 423636 
Write = 0 
L2_Alloc = 0 
L2_WB = 22063 
n_act = 342250 
n_pre = 342234 
n_ref = 0 
n_req = 436992 
total_req = 445699 

Dual Bus Interface Util: 
issued_total_row = 684484 
issued_total_col = 445699 
Row_Bus_Util =  0.007706 
CoL_Bus_Util = 0.005018 
Either_Row_CoL_Bus_Util = 0.012070 
Issued_on_Two_Bus_Simul_Util = 0.000654 
issued_two_Eff = 0.054187 
queue_avg = 0.669665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.669665
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87749786 n_act=341619 n_pre=341603 n_ref_event=0 n_req=437910 n_rd=424550 n_rd_L2_A=0 n_write=0 n_wr_bk=21988 bw_util=0.02011
n_activity=13847261 dram_eff=0.129
bk0: 27751a 86846373i bk1: 27950a 86823561i bk2: 28058a 86778402i bk3: 28198a 86782498i bk4: 26382a 86894355i bk5: 26426a 86907063i bk6: 26148a 86935241i bk7: 25944a 86937940i bk8: 26916a 86911049i bk9: 27140a 86854013i bk10: 26348a 86966852i bk11: 26675a 86928347i bk12: 24711a 87090945i bk13: 24940a 87079788i bk14: 25476a 87011255i bk15: 25487a 87013022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.219910
Row_Buffer_Locality_read = 0.222914
Row_Buffer_Locality_write = 0.124476
Bank_Level_Parallism = 3.177225
Bank_Level_Parallism_Col = 1.559759
Bank_Level_Parallism_Ready = 1.068143
write_to_read_ratio_blp_rw_average = 0.066567
GrpLevelPara = 1.411263 

BW Util details:
bwutil = 0.020110 
total_CMD = 88820190 
util_bw = 1786152 
Wasted_Col = 5199299 
Wasted_Row = 3015289 
Idle = 78819450 

BW Util Bottlenecks: 
RCDc_limit = 6402349 
RCDWRc_limit = 112036 
WTRc_limit = 436842 
RTWc_limit = 656069 
CCDLc_limit = 254949 
rwq = 0 
CCDLc_limit_alone = 206674 
WTRc_limit_alone = 422914 
RTWc_limit_alone = 621722 

Commands details: 
total_CMD = 88820190 
n_nop = 87749786 
Read = 424550 
Write = 0 
L2_Alloc = 0 
L2_WB = 21988 
n_act = 341619 
n_pre = 341603 
n_ref = 0 
n_req = 437910 
total_req = 446538 

Dual Bus Interface Util: 
issued_total_row = 683222 
issued_total_col = 446538 
Row_Bus_Util =  0.007692 
CoL_Bus_Util = 0.005027 
Either_Row_CoL_Bus_Util = 0.012051 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.055452 
queue_avg = 0.813897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.813897
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87751452 n_act=340534 n_pre=340518 n_ref_event=0 n_req=434734 n_rd=421434 n_rd_L2_A=0 n_write=0 n_wr_bk=21856 bw_util=0.01996
n_activity=13841467 dram_eff=0.1281
bk0: 27230a 86927160i bk1: 27207a 86920888i bk2: 27802a 86844032i bk3: 27754a 86876275i bk4: 26279a 86966961i bk5: 26241a 86975510i bk6: 25776a 86991406i bk7: 25731a 87005481i bk8: 26977a 86934068i bk9: 27068a 86931831i bk10: 26653a 86991154i bk11: 26756a 86976295i bk12: 25008a 87109509i bk13: 24740a 87152704i bk14: 25149a 87111548i bk15: 25063a 87107591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216707
Row_Buffer_Locality_read = 0.220113
Row_Buffer_Locality_write = 0.108797
Bank_Level_Parallism = 3.069039
Bank_Level_Parallism_Col = 1.527350
Bank_Level_Parallism_Ready = 1.061367
write_to_read_ratio_blp_rw_average = 0.061922
GrpLevelPara = 1.393964 

BW Util details:
bwutil = 0.019963 
total_CMD = 88820190 
util_bw = 1773160 
Wasted_Col = 5204666 
Wasted_Row = 3013428 
Idle = 78828936 

BW Util Bottlenecks: 
RCDc_limit = 6403297 
RCDWRc_limit = 114989 
WTRc_limit = 444598 
RTWc_limit = 569425 
CCDLc_limit = 245305 
rwq = 0 
CCDLc_limit_alone = 202037 
WTRc_limit_alone = 430067 
RTWc_limit_alone = 540688 

Commands details: 
total_CMD = 88820190 
n_nop = 87751452 
Read = 421434 
Write = 0 
L2_Alloc = 0 
L2_WB = 21856 
n_act = 340534 
n_pre = 340518 
n_ref = 0 
n_req = 434734 
total_req = 443290 

Dual Bus Interface Util: 
issued_total_row = 681052 
issued_total_col = 443290 
Row_Bus_Util =  0.007668 
CoL_Bus_Util = 0.004991 
Either_Row_CoL_Bus_Util = 0.012033 
Issued_on_Two_Bus_Simul_Util = 0.000626 
issued_two_Eff = 0.052028 
queue_avg = 0.649681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.649681
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87756217 n_act=339091 n_pre=339075 n_ref_event=0 n_req=433132 n_rd=419772 n_rd_L2_A=0 n_write=0 n_wr_bk=22019 bw_util=0.0199
n_activity=13879667 dram_eff=0.1273
bk0: 26919a 86980807i bk1: 26859a 86954879i bk2: 27888a 86857698i bk3: 28156a 86828649i bk4: 26373a 86975355i bk5: 26575a 86961307i bk6: 25551a 87045745i bk7: 25473a 87069140i bk8: 26819a 86962354i bk9: 26828a 86959462i bk10: 26319a 87038080i bk11: 26133a 87037289i bk12: 24598a 87155967i bk13: 24387a 87197585i bk14: 25474a 87100276i bk15: 25420a 87101703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.217142
Row_Buffer_Locality_read = 0.220353
Row_Buffer_Locality_write = 0.116243
Bank_Level_Parallism = 3.018098
Bank_Level_Parallism_Col = 1.518293
Bank_Level_Parallism_Ready = 1.060998
write_to_read_ratio_blp_rw_average = 0.061762
GrpLevelPara = 1.386431 

BW Util details:
bwutil = 0.019896 
total_CMD = 88820190 
util_bw = 1767164 
Wasted_Col = 5219033 
Wasted_Row = 3033677 
Idle = 78800316 

BW Util Bottlenecks: 
RCDc_limit = 6398841 
RCDWRc_limit = 115273 
WTRc_limit = 437987 
RTWc_limit = 565332 
CCDLc_limit = 244277 
rwq = 0 
CCDLc_limit_alone = 202317 
WTRc_limit_alone = 424618 
RTWc_limit_alone = 536741 

Commands details: 
total_CMD = 88820190 
n_nop = 87756217 
Read = 419772 
Write = 0 
L2_Alloc = 0 
L2_WB = 22019 
n_act = 339091 
n_pre = 339075 
n_ref = 0 
n_req = 433132 
total_req = 441791 

Dual Bus Interface Util: 
issued_total_row = 678166 
issued_total_col = 441791 
Row_Bus_Util =  0.007635 
CoL_Bus_Util = 0.004974 
Either_Row_CoL_Bus_Util = 0.011979 
Issued_on_Two_Bus_Simul_Util = 0.000630 
issued_two_Eff = 0.052618 
queue_avg = 0.639262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.639262
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87761078 n_act=337902 n_pre=337886 n_ref_event=0 n_req=429356 n_rd=415945 n_rd_L2_A=0 n_write=0 n_wr_bk=22190 bw_util=0.01973
n_activity=13840156 dram_eff=0.1266
bk0: 26787a 86965733i bk1: 26691a 86964257i bk2: 27861a 86853042i bk3: 27536a 86903127i bk4: 26493a 86937282i bk5: 26024a 86987787i bk6: 25450a 87052049i bk7: 25038a 87082318i bk8: 26364a 86984709i bk9: 25761a 87022116i bk10: 26327a 87018414i bk11: 26265a 87031440i bk12: 24694a 87138544i bk13: 24218a 87188352i bk14: 25423a 87093228i bk15: 25013a 87127431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.213026
Row_Buffer_Locality_read = 0.216336
Row_Buffer_Locality_write = 0.110357
Bank_Level_Parallism = 3.015445
Bank_Level_Parallism_Col = 1.513476
Bank_Level_Parallism_Ready = 1.061886
write_to_read_ratio_blp_rw_average = 0.060634
GrpLevelPara = 1.383745 

BW Util details:
bwutil = 0.019731 
total_CMD = 88820190 
util_bw = 1752540 
Wasted_Col = 5206414 
Wasted_Row = 3026987 
Idle = 78834249 

BW Util Bottlenecks: 
RCDc_limit = 6389457 
RCDWRc_limit = 115988 
WTRc_limit = 448726 
RTWc_limit = 551026 
CCDLc_limit = 236970 
rwq = 0 
CCDLc_limit_alone = 195513 
WTRc_limit_alone = 434444 
RTWc_limit_alone = 523851 

Commands details: 
total_CMD = 88820190 
n_nop = 87761078 
Read = 415945 
Write = 0 
L2_Alloc = 0 
L2_WB = 22190 
n_act = 337902 
n_pre = 337886 
n_ref = 0 
n_req = 429356 
total_req = 438135 

Dual Bus Interface Util: 
issued_total_row = 675788 
issued_total_col = 438135 
Row_Bus_Util =  0.007608 
CoL_Bus_Util = 0.004933 
Either_Row_CoL_Bus_Util = 0.011924 
Issued_on_Two_Bus_Simul_Util = 0.000617 
issued_two_Eff = 0.051752 
queue_avg = 0.581513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.581513
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88820190 n_nop=87766795 n_act=335304 n_pre=335288 n_ref_event=0 n_req=426849 n_rd=413647 n_rd_L2_A=0 n_write=0 n_wr_bk=22011 bw_util=0.01962
n_activity=13819144 dram_eff=0.1261
bk0: 26823a 86996475i bk1: 27024a 87000981i bk2: 27368a 86949534i bk3: 27305a 86954174i bk4: 26224a 87029115i bk5: 26081a 87043462i bk6: 24939a 87135308i bk7: 25450a 87107755i bk8: 25656a 87096419i bk9: 26110a 87057732i bk10: 25981a 87089803i bk11: 25801a 87109131i bk12: 24276a 87221923i bk13: 24505a 87218791i bk14: 25034a 87157636i bk15: 25070a 87159131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214490
Row_Buffer_Locality_read = 0.217966
Row_Buffer_Locality_write = 0.105590
Bank_Level_Parallism = 2.916941
Bank_Level_Parallism_Col = 1.502608
Bank_Level_Parallism_Ready = 1.059655
write_to_read_ratio_blp_rw_average = 0.060635
GrpLevelPara = 1.375306 

BW Util details:
bwutil = 0.019620 
total_CMD = 88820190 
util_bw = 1742632 
Wasted_Col = 5199573 
Wasted_Row = 3030570 
Idle = 78847415 

BW Util Bottlenecks: 
RCDc_limit = 6357830 
RCDWRc_limit = 115534 
WTRc_limit = 430258 
RTWc_limit = 535500 
CCDLc_limit = 235538 
rwq = 0 
CCDLc_limit_alone = 195135 
WTRc_limit_alone = 416695 
RTWc_limit_alone = 508660 

Commands details: 
total_CMD = 88820190 
n_nop = 87766795 
Read = 413647 
Write = 0 
L2_Alloc = 0 
L2_WB = 22011 
n_act = 335304 
n_pre = 335288 
n_ref = 0 
n_req = 426849 
total_req = 435658 

Dual Bus Interface Util: 
issued_total_row = 670592 
issued_total_col = 435658 
Row_Bus_Util =  0.007550 
CoL_Bus_Util = 0.004905 
Either_Row_CoL_Bus_Util = 0.011860 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.050176 
queue_avg = 0.545577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.545577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1991385, Miss = 208011, Miss_rate = 0.104, Pending_hits = 334, Reservation_fails = 978
L2_cache_bank[1]: Access = 1942818, Miss = 219042, Miss_rate = 0.113, Pending_hits = 398, Reservation_fails = 130
L2_cache_bank[2]: Access = 2019416, Miss = 222025, Miss_rate = 0.110, Pending_hits = 535, Reservation_fails = 1684
L2_cache_bank[3]: Access = 2061433, Miss = 211441, Miss_rate = 0.103, Pending_hits = 244, Reservation_fails = 1161
L2_cache_bank[4]: Access = 1976048, Miss = 209896, Miss_rate = 0.106, Pending_hits = 236, Reservation_fails = 250
L2_cache_bank[5]: Access = 2042378, Miss = 211634, Miss_rate = 0.104, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[6]: Access = 2015891, Miss = 213376, Miss_rate = 0.106, Pending_hits = 306, Reservation_fails = 917
L2_cache_bank[7]: Access = 2018870, Miss = 213043, Miss_rate = 0.106, Pending_hits = 330, Reservation_fails = 19
L2_cache_bank[8]: Access = 1949326, Miss = 214257, Miss_rate = 0.110, Pending_hits = 353, Reservation_fails = 747
L2_cache_bank[9]: Access = 1936867, Miss = 214945, Miss_rate = 0.111, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[10]: Access = 2046436, Miss = 211833, Miss_rate = 0.104, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[11]: Access = 2006557, Miss = 211688, Miss_rate = 0.105, Pending_hits = 257, Reservation_fails = 144
L2_cache_bank[12]: Access = 2083283, Miss = 212008, Miss_rate = 0.102, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[13]: Access = 2092133, Miss = 212020, Miss_rate = 0.101, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[14]: Access = 2071681, Miss = 211973, Miss_rate = 0.102, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[15]: Access = 2147831, Miss = 212964, Miss_rate = 0.099, Pending_hits = 338, Reservation_fails = 776
L2_cache_bank[16]: Access = 2017969, Miss = 211106, Miss_rate = 0.105, Pending_hits = 297, Reservation_fails = 1292
L2_cache_bank[17]: Access = 2013776, Miss = 210735, Miss_rate = 0.105, Pending_hits = 235, Reservation_fails = 90
L2_cache_bank[18]: Access = 2364801, Miss = 210150, Miss_rate = 0.089, Pending_hits = 238, Reservation_fails = 1206
L2_cache_bank[19]: Access = 2013152, Miss = 210040, Miss_rate = 0.104, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[20]: Access = 2066170, Miss = 209570, Miss_rate = 0.101, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[21]: Access = 1954678, Miss = 206771, Miss_rate = 0.106, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[22]: Access = 1963851, Miss = 206494, Miss_rate = 0.105, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[23]: Access = 1987584, Miss = 207560, Miss_rate = 0.104, Pending_hits = 217, Reservation_fails = 748
L2_total_cache_accesses = 48784334
L2_total_cache_misses = 5082582
L2_total_cache_miss_rate = 0.1042
L2_total_cache_pending_hits = 6674
L2_total_cache_reservation_fails = 10142
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42958914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2353574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2723902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6605
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 736164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48042991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 741343
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 63
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6966
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=48784334
icnt_total_pkts_simt_to_mem=48784334
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 48784334
Req_Network_cycles = 34634927
Req_Network_injected_packets_per_cycle =       1.4085 
Req_Network_conflicts_per_cycle =       0.5863
Req_Network_conflicts_per_cycle_util =       2.4432
Req_Bank_Level_Parallism =       5.8691
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8353
Req_Network_out_buffer_full_per_cycle =       0.0072
Req_Network_out_buffer_avg_util =       0.5669

Reply_Network_injected_packets_num = 48784334
Reply_Network_cycles = 34634927
Reply_Network_injected_packets_per_cycle =        1.4085
Reply_Network_conflicts_per_cycle =        1.2716
Reply_Network_conflicts_per_cycle_util =       5.2988
Reply_Bank_Level_Parallism =       5.8692
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3161
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0470
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 23 hrs, 50 min, 43 sec (85843 sec)
gpgpu_simulation_rate = 4274 (inst/sec)
gpgpu_simulation_rate = 403 (cycle/sec)
gpgpu_silicon_slowdown = 3387096x

GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc760b73c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b730..

GPGPU-Sim PTX: cudaLaunch for 0x0x560df8bd0dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 29258
gpu_sim_insn = 9981125
gpu_ipc =     341.1418
gpu_tot_sim_cycle = 34664185
gpu_tot_sim_insn = 376891055
gpu_tot_ipc =      10.8726
gpu_tot_issued_cta = 3568
gpu_occupancy = 92.3749% 
gpu_tot_occupancy = 31.9383% 
max_total_param_size = 0
gpu_stall_dramfull = 1054942
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.3626
partiton_level_parallism_total  =       1.4178
partiton_level_parallism_util =      15.1728
partiton_level_parallism_util_total  =       5.9954
L2_BW  =     539.9984 GB/Sec
L2_BW_total  =      61.9284 GB/Sec
gpu_total_sim_rate=4377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3439544, Miss = 2250576, Miss_rate = 0.654, Pending_hits = 21946, Reservation_fails = 924484
	L1D_cache_core[1]: Access = 3421798, Miss = 2312968, Miss_rate = 0.676, Pending_hits = 26510, Reservation_fails = 1050640
	L1D_cache_core[2]: Access = 2679893, Miss = 1826389, Miss_rate = 0.682, Pending_hits = 30196, Reservation_fails = 1076261
	L1D_cache_core[3]: Access = 2546786, Miss = 1752238, Miss_rate = 0.688, Pending_hits = 28087, Reservation_fails = 1004991
	L1D_cache_core[4]: Access = 2143419, Miss = 1339577, Miss_rate = 0.625, Pending_hits = 22044, Reservation_fails = 1001477
	L1D_cache_core[5]: Access = 1723091, Miss = 1083667, Miss_rate = 0.629, Pending_hits = 16056, Reservation_fails = 700256
	L1D_cache_core[6]: Access = 2604014, Miss = 1789328, Miss_rate = 0.687, Pending_hits = 37309, Reservation_fails = 1104504
	L1D_cache_core[7]: Access = 2740079, Miss = 1920735, Miss_rate = 0.701, Pending_hits = 36343, Reservation_fails = 1117309
	L1D_cache_core[8]: Access = 2601110, Miss = 1769584, Miss_rate = 0.680, Pending_hits = 34787, Reservation_fails = 1060452
	L1D_cache_core[9]: Access = 2306138, Miss = 1573059, Miss_rate = 0.682, Pending_hits = 29928, Reservation_fails = 1057226
	L1D_cache_core[10]: Access = 2292271, Miss = 1514382, Miss_rate = 0.661, Pending_hits = 27317, Reservation_fails = 910637
	L1D_cache_core[11]: Access = 2674538, Miss = 1783603, Miss_rate = 0.667, Pending_hits = 36350, Reservation_fails = 1025346
	L1D_cache_core[12]: Access = 2206494, Miss = 1476206, Miss_rate = 0.669, Pending_hits = 28186, Reservation_fails = 1037381
	L1D_cache_core[13]: Access = 2308590, Miss = 1553377, Miss_rate = 0.673, Pending_hits = 31935, Reservation_fails = 1042757
	L1D_cache_core[14]: Access = 1676136, Miss = 1030484, Miss_rate = 0.615, Pending_hits = 19051, Reservation_fails = 712944
	L1D_cache_core[15]: Access = 2579878, Miss = 1811704, Miss_rate = 0.702, Pending_hits = 38073, Reservation_fails = 1264923
	L1D_cache_core[16]: Access = 2228750, Miss = 1496252, Miss_rate = 0.671, Pending_hits = 28502, Reservation_fails = 952979
	L1D_cache_core[17]: Access = 1651518, Miss = 1049726, Miss_rate = 0.636, Pending_hits = 20547, Reservation_fails = 793167
	L1D_cache_core[18]: Access = 2377983, Miss = 1596848, Miss_rate = 0.672, Pending_hits = 35518, Reservation_fails = 1151982
	L1D_cache_core[19]: Access = 2404178, Miss = 1660227, Miss_rate = 0.691, Pending_hits = 35073, Reservation_fails = 1221243
	L1D_cache_core[20]: Access = 2438835, Miss = 1619396, Miss_rate = 0.664, Pending_hits = 32551, Reservation_fails = 985590
	L1D_cache_core[21]: Access = 2633443, Miss = 1900791, Miss_rate = 0.722, Pending_hits = 41887, Reservation_fails = 1308448
	L1D_cache_core[22]: Access = 2585803, Miss = 1843710, Miss_rate = 0.713, Pending_hits = 40282, Reservation_fails = 1443725
	L1D_cache_core[23]: Access = 2025060, Miss = 1332907, Miss_rate = 0.658, Pending_hits = 28065, Reservation_fails = 1026723
	L1D_cache_core[24]: Access = 1994035, Miss = 1334402, Miss_rate = 0.669, Pending_hits = 26284, Reservation_fails = 931519
	L1D_cache_core[25]: Access = 2612063, Miss = 1753791, Miss_rate = 0.671, Pending_hits = 37612, Reservation_fails = 996482
	L1D_cache_core[26]: Access = 2312192, Miss = 1502109, Miss_rate = 0.650, Pending_hits = 29598, Reservation_fails = 945394
	L1D_cache_core[27]: Access = 1929628, Miss = 1163591, Miss_rate = 0.603, Pending_hits = 19796, Reservation_fails = 864113
	L1D_cache_core[28]: Access = 2459725, Miss = 1690854, Miss_rate = 0.687, Pending_hits = 42549, Reservation_fails = 1240966
	L1D_cache_core[29]: Access = 2574964, Miss = 1685896, Miss_rate = 0.655, Pending_hits = 31325, Reservation_fails = 1080019
	L1D_total_cache_accesses = 72171956
	L1D_total_cache_misses = 48418377
	L1D_total_cache_miss_rate = 0.6709
	L1D_total_cache_pending_hits = 913707
	L1D_total_cache_reservation_fails = 31033938
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.127
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22112240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 913676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41000510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31020415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7344258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 913677
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 727632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71370684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801272

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 582011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11793991
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 18644413
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 8415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5108
ctas_completed 3568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
491049, 223160, 679739, 34837, 663236, 123228, 727663, 91660, 128553, 25042, 35938, 108937, 17252, 3936, 33080, 185805, 32038, 42272, 137974, 39298, 43466, 38428, 40320, 39390, 88748, 76426, 81150, 52892, 91020, 89230, 76412, 53709, 
gpgpu_n_tot_thrd_icount = 2408252864
gpgpu_n_tot_w_icount = 75257902
gpgpu_n_stall_shd_mem = 27321992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48344767
gpgpu_n_mem_write_global = 801272
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 77454430
gpgpu_n_store_insn = 1356849
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3196928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25496755
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1825237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1240878	W0_Idle:434072909	W0_Scoreboard:1012863463	W1:31457730	W2:10883968	W3:6284210	W4:4113122	W5:2784829	W6:2152019	W7:1878187	W8:1606984	W9:1270744	W10:1037212	W11:950635	W12:836121	W13:734205	W14:679261	W15:620140	W16:570156	W17:531418	W18:490317	W19:470432	W20:434327	W21:431164	W22:412999	W23:406420	W24:399126	W25:386312	W26:367786	W27:357304	W28:345070	W29:345762	W30:360259	W31:390454	W32:1269229
single_issue_nums: WS0:18064977	WS1:18583422	WS2:20746028	WS3:17863475	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 386758136 {8:48344767,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32050880 {40:801272,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1933790680 {40:48344767,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6410176 {8:801272,}
maxmflatency = 7590 
max_icnt2mem_latency = 4157 
maxmrqlatency = 4370 
max_icnt2sh_latency = 281 
averagemflatency = 328 
avg_icnt2mem_latency = 96 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 7 
mrq_lat_table:3526046 	33924 	68315 	150480 	204069 	179654 	255497 	377588 	352377 	93621 	5842 	345 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30272896 	15501909 	1961425 	1138768 	247873 	23168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38639686 	4171070 	2868077 	1626265 	1464286 	283143 	93509 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25560354 	11725433 	6630391 	3220797 	1462528 	497531 	48917 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29418 	4804 	141 	287 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        52        64        64        58        60        58        54        64        67        53        53        41        43        32        32 
dram[1]:        64        64        64        62        60        62        57        58        64        66        44        36        29        43        45        36 
dram[2]:        58        64        64        64        64        60        64        64        65        64        30        51        34        36        28        38 
dram[3]:        64        64        62        64        64        64        64        64        50        60        52        41        45        34        31        41 
dram[4]:        64        62        64        64        64        59        64        64        58        60        44        36        40        42        30        37 
dram[5]:        64        64        64        60        64        58        58        64        52        59        32        41        24        32        50        39 
dram[6]:        64        58        64        64        56        64        64        64        68        60        44        43        32        30        28        28 
dram[7]:        64        64        64        64        48        64        58        58        36        58        42        52        33        33        30        48 
dram[8]:        64        64        64        63        64        61        61        64        67        64        31        28        26        37        50        39 
dram[9]:        64        64        64        63        56        64        63        63        64        64        44        52        44        32        45        40 
dram[10]:        64        62        64        63        64        64        64        64        64        64        52        35        27        43        32        32 
dram[11]:        64        64        64        63        64        64        64        64        68        67        33        31        47        48        38        43 
maximum service time to same row:
dram[0]:  10523241   7257974   1454962   1448575   3342996   3336174   1374612    812091   6251312    795940   1693914    909768    702294    696604   2017172   2020711 
dram[1]:   9724352   5341224   1442462   1436152   3330370   2983804   1801367   1801343   3709866   3704207    681047    735478    690709    685835   2023654   2026217 
dram[2]:   7256378   9323307   1429833    883307   2777171   3309945   1801098   1801166   5291129   1097006    928618    933486    680327    675025   2029989   2033176 
dram[3]:  10498843  10495723    877368   1412502   3302955   3296567   1801375   1801336    618086    759690   1282345    944674    669729    664417   2035337   2039751 
dram[4]:   7255804  10488655   1406604   1400687   3287553   3279816   3475927   3847896    754161    748242   1293435   1689009    658536    652433   2042952   1476548 
dram[5]:   7255212   7255025   1394568   1388210   3920637   3917344   2373360   2373318    742514   1086458    961767    780052    645924    640022   2047105   2049059 
dram[6]:   9288535   9678450   1381072   1374350   3913842   3910514   2614048   1800533   1121055    722673    995349   1005112    634737    628244   2052006   2056980 
dram[7]:   7727747   7254454   1368503   1363389   5546868   3331158   1800501   1227773   1082501    712294    747168    606273    621907   7581937   2059712   2060212 
dram[8]:  10463893   9964493   1357077   1350536   3900096   3897001   1800690   5974155    705967   3593946    994181   1294648    609656    604366   2062946   2065872 
dram[9]:   7709918   7705754   1344010   1338516   3893704   3889993   2373125   1800483    692876    687388   1005744   1294292    597612    592296   4401523   2071354 
dram[10]:  10444481   7696832   1332822   1325877   4460130   4457263   2373167   1800195   5279317   3467839   2102045   2102252   1122076   1116372   2074085   2076432 
dram[11]:   7692465   9634022   1319127   1313176   4453569   4450475   1800181   1227747   1061389   1056714   2102449   1030958   1110464   1105170   2079372   2081293 
average row accesses per activate:
dram[0]:  1.262929  1.300573  1.273155  1.292363  1.282061  1.290774  1.274360  1.308574  1.272209  1.305480  1.281880  1.304929  1.284199  1.296198  1.283356  1.304906 
dram[1]:  1.301232  1.288947  1.292433  1.280386  1.275844  1.274853  1.303343  1.276121  1.310228  1.282362  1.307528  1.287850  1.286971  1.298416  1.290174  1.280694 
dram[2]:  1.274298  1.279911  1.282443  1.285828  1.274331  1.281929  1.275722  1.285639  1.278277  1.277074  1.279727  1.283897  1.303181  1.300090  1.296331  1.303490 
dram[3]:  1.285759  1.285625  1.296716  1.283021  1.282505  1.283683  1.276828  1.283100  1.284764  1.278429  1.287019  1.285101  1.304971  1.283725  1.295987  1.282689 
dram[4]:  1.286558  1.281072  1.284941  1.289048  1.286535  1.296077  1.267907  1.280998  1.271961  1.283367  1.279163  1.287642  1.288104  1.300434  1.274188  1.269668 
dram[5]:  1.279905  1.265758  1.287694  1.282378  1.299354  1.293678  1.288514  1.282512  1.284872  1.284131  1.285281  1.279092  1.295281  1.289074  1.271918  1.270239 
dram[6]:  1.265383  1.262526  1.286098  1.275803  1.278932  1.279866  1.281093  1.288547  1.288092  1.281683  1.288241  1.286873  1.283936  1.284390  1.269857  1.270395 
dram[7]:  1.286348  1.296946  1.290711  1.282818  1.277160  1.284210  1.292655  1.273324  1.294224  1.288020  1.283052  1.292911  1.279121  1.292294  1.266754  1.269117 
dram[8]:  1.263811  1.273614  1.268205  1.276884  1.290979  1.286370  1.266593  1.272540  1.280445  1.290919  1.282795  1.279895  1.297076  1.303122  1.264136  1.273590 
dram[9]:  1.274118  1.267158  1.272464  1.271009  1.282466  1.283009  1.281917  1.278498  1.296724  1.281695  1.286996  1.276238  1.280233  1.289862  1.274150  1.285461 
dram[10]:  1.269606  1.261803  1.261074  1.261645  1.272917  1.273248  1.282510  1.273885  1.274866  1.270875  1.278404  1.278967  1.284683  1.284897  1.278150  1.270154 
dram[11]:  1.265597  1.274898  1.265817  1.275146  1.283243  1.284307  1.271679  1.286001  1.261578  1.272424  1.277712  1.280175  1.282669  1.291052  1.260999  1.281057 
average row locality = 5247774/4092189 = 1.282388
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26648     27936     27438     28938     26259     27591     25788     27017     26167     27778     26554     27683     24283     25732     25102     26458 
dram[1]:     28720     27364     29339     28157     27594     26264     27157     25965     28077     26878     28487     26562     26094     25321     26734     25223 
dram[2]:     26892     27355     28058     28146     26138     26209     25643     25991     26710     26769     26185     26402     25207     25247     25331     25740 
dram[3]:     27620     27789     28371     28166     26700     26773     26493     26599     26955     27025     26495     26385     25127     24701     25846     25807 
dram[4]:     28010     28010     28389     28762     26707     27134     26284     26616     27345     27010     26890     26880     25156     25105     25677     25652 
dram[5]:     27545     26982     27844     28086     26722     26794     26319     26067     26830     26625     26660     27026     24594     24803     25562     25520 
dram[6]:     27353     27416     28113     28160     26484     26240     25784     25992     27209     27226     26909     26893     24902     24827     25487     25528 
dram[7]:     27807     28010     28146     28286     26445     26491     26212     26008     26980     27204     26400     26731     24751     24980     25489     25495 
dram[8]:     27286     27263     27891     27842     26343     26305     25836     25795     27042     27132     26705     26808     25048     24784     25157     25071 
dram[9]:     26979     26920     27972     28241     26437     26639     25615     25537     26883     26892     26379     26186     24640     24427     25487     25429 
dram[10]:     26847     26751     27953     27629     26558     26089     25514     25102     26428     25825     26383     26321     24735     24262     25432     25025 
dram[11]:     26883     27085     27458     27394     26288     26145     25003     25514     25722     26177     26033     25857     24321     24550     25046     25079 
total dram reads = 5088127
bank skew: 29339/24262 = 1.21
chip skew: 433936/414555 = 1.05
number of total write accesses:
dram[0]:      1460      1485      1651      1640      1404      1412      1266      1252      1336      1373      1350      1351      1156      1162      1241      1201 
dram[1]:      1534      1463      1718      1653      1434      1454      1262      1270      1342      1292      1383      1325      1168      1146      1323      1199 
dram[2]:      1494      1535      1679      1623      1437      1383      1243      1271      1362      1359      1356      1316      1188      1119      1216      1266 
dram[3]:      1478      1554      1687      1665      1336      1446      1267      1272      1334      1385      1351      1340      1132      1141      1238      1283 
dram[4]:      1526      1538      1655      1634      1427      1487      1205      1249      1401      1354      1356      1403      1112      1164      1304      1251 
dram[5]:      1524      1529      1657      1705      1379      1478      1275      1230      1341      1331      1415      1397      1102      1188      1290      1223 
dram[6]:      1534      1530      1699      1735      1461      1404      1211      1233      1409      1379      1333      1370      1135      1166      1292      1208 
dram[7]:      1508      1496      1708      1640      1483      1409      1278      1284      1331      1403      1337      1381      1187      1141      1228      1233 
dram[8]:      1515      1536      1698      1602      1413      1457      1241      1222      1365      1350      1345      1397      1205      1119      1237      1207 
dram[9]:      1475      1535      1647      1737      1441      1425      1195      1260      1337      1409      1363      1389      1159      1151      1279      1278 
dram[10]:      1553      1596      1712      1654      1454      1434      1285      1224      1395      1384      1361      1371      1201      1159      1225      1231 
dram[11]:      1568      1534      1666      1629      1446      1412      1206      1246      1358      1400      1342      1342      1209      1187      1287      1245 
total dram writes = 264043
bank skew: 1737/1102 = 1.58
chip skew: 22239/21740 = 1.02
average mf latency per bank:
dram[0]:       4464      5116      2226      3075      2283      2965      2021      2904      1943      2566      1841      2572      4508      6585      5132      6157
dram[1]:       4453      4651      2280      2042      2242      2020      2161      1953      1910      1805      1895      1774      4818      4132      5389      5412
dram[2]:       4012      4384      2042      2018      2078      2068      1983      1965      1773      1801      1720      1743      4513      4965      4675      4896
dram[3]:       4596      4202      2178      2107      2133      1990      2048      1962      1905      1851      1833      1779      4222      4569      5411      4960
dram[4]:       4414      4140      2601      2104      2430      2089      2273      1990      2068      1908      1966      1775      5331      4244      5004      4823
dram[5]:       4060      4283      2072      2072      2058      2145      1860      1913      1815      1749      1704      1745      4513      4180      5425      5055
dram[6]:       4201      4333      2046      2035      2253      2172      1985      1969      1768      1817      1765      1739      4733      5100      5153      5275
dram[7]:       4171      4493      2176      2249      2031      2229      1988      2131      1769      1928      1799      1914      4911      5340      5200      5871
dram[8]:       4012      4345      2090      2136      2074      2157      1973      2017      1768      1759      1719      1688      4549      4421      5039      4857
dram[9]:       4312      4457      2149      2101      2016      1969      5784      1899      1808      1685      1696      1708      5124      4966      4752      4353
dram[10]:       4707      4045      1918      1978      1986      2044      1888      1964      1774      1833      1767      1729      5308      4411      4288      4647
dram[11]:       3779      4046      2082      2023      2027      2064      1926      1929      1828      1762      1703      1727      5025      4982      4390      4504
maximum mf latency per bank:
dram[0]:       4920      6504      4416      6136      4678      5512      4462      5411      4423      5840      4322      5587      4409      5462      4629      6170
dram[1]:       4926      4446      3770      4375      4040      3945      4259      4528      4184      3667      3982      3853      4045      4297      4050      4125
dram[2]:       3614      4923      4490      4225      4324      4427      4081      4749      4326      4294      3743      4180      4006      4257      4281      4601
dram[3]:       4341      4436      4089      4324      3915      4255      4617      4084      3916      4114      3853      4063      3958      4204      4086      4365
dram[4]:       7590      4213      5342      4229      5401      4395      5777      4510      5520      4624      5195      4087      5583      3946      5895      4294
dram[5]:       3969      4740      3598      4430      3733      4016      3753      4126      4095      3645      3981      3971      3715      4123      4172      4485
dram[6]:       4127      5120      4111      4486      4097      4217      4203      4743      4210      4586      4009      4412      3925      4501      6252      5421
dram[7]:       4071      4353      3708      4102      4253      4246      3740      4500      3929      4285      3721      3942      3831      3714      3847      4531
dram[8]:       3943      4437      4274      4139      3916      4369      4146      4081      3896      4481      3745      4024      4106      4063      3973      4394
dram[9]:       4064      4042      4379      4206      4307      4491      4524      3771      4163      3507      3892      3782      3868      3911      3883      3875
dram[10]:       4714      4294      3536      3954      4326      4060      4011      3882      3558      3471      3966      3431      3724      3689      3967      3633
dram[11]:       4421      4338      3846      4790      4071      4569      4431      4440      4067      4209      3881      4257      3916      4360      3767      4119

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87821649 n_act=341688 n_pre=341672 n_ref_event=0 n_req=440308 n_rd=427372 n_rd_L2_A=0 n_write=0 n_wr_bk=21740 bw_util=0.02021
n_activity=13894338 dram_eff=0.1293
bk0: 26648a 87000946i bk1: 27936a 86878967i bk2: 27438a 86912223i bk3: 28938a 86805382i bk4: 26259a 87016231i bk5: 27591a 86899543i bk6: 25788a 87044854i bk7: 27017a 86958342i bk8: 26167a 87046794i bk9: 27778a 86920254i bk10: 26554a 87034443i bk11: 27683a 86931818i bk12: 24283a 87238872i bk13: 25732a 87116511i bk14: 25102a 87167300i bk15: 26458a 87033048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224005
Row_Buffer_Locality_read = 0.227165
Row_Buffer_Locality_write = 0.119589
Bank_Level_Parallism = 3.161382
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.064934
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020209 
total_CMD = 88895219 
util_bw = 1796448 
Wasted_Col = 5207830 
Wasted_Row = 3032691 
Idle = 78858250 

BW Util Bottlenecks: 
RCDc_limit = 6400900 
RCDWRc_limit = 111331 
WTRc_limit = 414992 
RTWc_limit = 633349 
CCDLc_limit = 259710 
rwq = 0 
CCDLc_limit_alone = 211895 
WTRc_limit_alone = 401415 
RTWc_limit_alone = 599111 

Commands details: 
total_CMD = 88895219 
n_nop = 87821649 
Read = 427372 
Write = 0 
L2_Alloc = 0 
L2_WB = 21740 
n_act = 341688 
n_pre = 341672 
n_ref = 0 
n_req = 440308 
total_req = 449112 

Dual Bus Interface Util: 
issued_total_row = 683360 
issued_total_col = 449112 
Row_Bus_Util =  0.007687 
CoL_Bus_Util = 0.005052 
Either_Row_CoL_Bus_Util = 0.012077 
Issued_on_Two_Bus_Simul_Util = 0.000663 
issued_two_Eff = 0.054866 
queue_avg = 0.877626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.877626
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87809954 n_act=346728 n_pre=346712 n_ref_event=0 n_req=447246 n_rd=433936 n_rd_L2_A=0 n_write=0 n_wr_bk=21966 bw_util=0.02051
n_activity=13870101 dram_eff=0.1315
bk0: 28720a 86794480i bk1: 27364a 86935349i bk2: 29339a 86706165i bk3: 28157a 86823992i bk4: 27594a 86818834i bk5: 26264a 86977541i bk6: 27157a 86893040i bk7: 25965a 86985797i bk8: 28077a 86832304i bk9: 26878a 86935688i bk10: 28487a 86805500i bk11: 26562a 86998942i bk12: 26094a 86987282i bk13: 25321a 87109031i bk14: 26734a 86960400i bk15: 25223a 87095947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224771
Row_Buffer_Locality_read = 0.227481
Row_Buffer_Locality_write = 0.136439
Bank_Level_Parallism = 3.307307
Bank_Level_Parallism_Col = 1.586788
Bank_Level_Parallism_Ready = 1.069842
write_to_read_ratio_blp_rw_average = 0.068857
GrpLevelPara = 1.426979 

BW Util details:
bwutil = 0.020514 
total_CMD = 88895219 
util_bw = 1823608 
Wasted_Col = 5191543 
Wasted_Row = 3004300 
Idle = 78875768 

BW Util Bottlenecks: 
RCDc_limit = 6444004 
RCDWRc_limit = 109136 
WTRc_limit = 434444 
RTWc_limit = 687814 
CCDLc_limit = 276603 
rwq = 0 
CCDLc_limit_alone = 224104 
WTRc_limit_alone = 419700 
RTWc_limit_alone = 650059 

Commands details: 
total_CMD = 88895219 
n_nop = 87809954 
Read = 433936 
Write = 0 
L2_Alloc = 0 
L2_WB = 21966 
n_act = 346728 
n_pre = 346712 
n_ref = 0 
n_req = 447246 
total_req = 455902 

Dual Bus Interface Util: 
issued_total_row = 693440 
issued_total_col = 455902 
Row_Bus_Util =  0.007801 
CoL_Bus_Util = 0.005129 
Either_Row_CoL_Bus_Util = 0.012208 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.059043 
queue_avg = 0.939987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.939987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87830265 n_act=338691 n_pre=338675 n_ref_event=0 n_req=435163 n_rd=422023 n_rd_L2_A=0 n_write=0 n_wr_bk=21847 bw_util=0.01997
n_activity=13853694 dram_eff=0.1282
bk0: 26892a 87018367i bk1: 27355a 86977371i bk2: 28058a 86865623i bk3: 28146a 86896093i bk4: 26138a 87009508i bk5: 26209a 87028589i bk6: 25643a 87082162i bk7: 25991a 87038231i bk8: 26710a 86976943i bk9: 26769a 86976607i bk10: 26185a 87072876i bk11: 26402a 87055186i bk12: 25207a 87158133i bk13: 25247a 87153541i bk14: 25331a 87161175i bk15: 25740a 87116248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221715
Row_Buffer_Locality_read = 0.225038
Row_Buffer_Locality_write = 0.114992
Bank_Level_Parallism = 3.113767
Bank_Level_Parallism_Col = 1.534376
Bank_Level_Parallism_Ready = 1.063221
write_to_read_ratio_blp_rw_average = 0.064088
GrpLevelPara = 1.397440 

BW Util details:
bwutil = 0.019973 
total_CMD = 88895219 
util_bw = 1775480 
Wasted_Col = 5189919 
Wasted_Row = 3031592 
Idle = 78898228 

BW Util Bottlenecks: 
RCDc_limit = 6370851 
RCDWRc_limit = 112849 
WTRc_limit = 426803 
RTWc_limit = 593850 
CCDLc_limit = 248074 
rwq = 0 
CCDLc_limit_alone = 203764 
WTRc_limit_alone = 413101 
RTWc_limit_alone = 563242 

Commands details: 
total_CMD = 88895219 
n_nop = 87830265 
Read = 422023 
Write = 0 
L2_Alloc = 0 
L2_WB = 21847 
n_act = 338691 
n_pre = 338675 
n_ref = 0 
n_req = 435163 
total_req = 443870 

Dual Bus Interface Util: 
issued_total_row = 677366 
issued_total_col = 443870 
Row_Bus_Util =  0.007620 
CoL_Bus_Util = 0.004993 
Either_Row_CoL_Bus_Util = 0.011980 
Issued_on_Two_Bus_Simul_Util = 0.000633 
issued_two_Eff = 0.052849 
queue_avg = 0.713773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.713773
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87821552 n_act=342242 n_pre=342226 n_ref_event=0 n_req=440166 n_rd=426852 n_rd_L2_A=0 n_write=0 n_wr_bk=21909 bw_util=0.02019
n_activity=13872765 dram_eff=0.1294
bk0: 27620a 86940090i bk1: 27789a 86918757i bk2: 28371a 86847967i bk3: 28166a 86860079i bk4: 26700a 86938422i bk5: 26773a 86946979i bk6: 26493a 86970317i bk7: 26599a 86958923i bk8: 26955a 86943431i bk9: 27025a 86951864i bk10: 26495a 87052205i bk11: 26385a 87042680i bk12: 25127a 87151124i bk13: 24701a 87173313i bk14: 25846a 87082822i bk15: 25807a 87059520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222493
Row_Buffer_Locality_read = 0.225465
Row_Buffer_Locality_write = 0.127234
Bank_Level_Parallism = 3.189106
Bank_Level_Parallism_Col = 1.562402
Bank_Level_Parallism_Ready = 1.069426
write_to_read_ratio_blp_rw_average = 0.066318
GrpLevelPara = 1.414705 

BW Util details:
bwutil = 0.020193 
total_CMD = 88895219 
util_bw = 1795044 
Wasted_Col = 5193097 
Wasted_Row = 3018029 
Idle = 78889049 

BW Util Bottlenecks: 
RCDc_limit = 6404481 
RCDWRc_limit = 110861 
WTRc_limit = 436796 
RTWc_limit = 650584 
CCDLc_limit = 255312 
rwq = 0 
CCDLc_limit_alone = 207810 
WTRc_limit_alone = 423046 
RTWc_limit_alone = 616832 

Commands details: 
total_CMD = 88895219 
n_nop = 87821552 
Read = 426852 
Write = 0 
L2_Alloc = 0 
L2_WB = 21909 
n_act = 342242 
n_pre = 342226 
n_ref = 0 
n_req = 440166 
total_req = 448761 

Dual Bus Interface Util: 
issued_total_row = 684468 
issued_total_col = 448761 
Row_Bus_Util =  0.007700 
CoL_Bus_Util = 0.005048 
Either_Row_CoL_Bus_Util = 0.012078 
Issued_on_Two_Bus_Simul_Util = 0.000670 
issued_two_Eff = 0.055475 
queue_avg = 0.796308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.796308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87812613 n_act=345356 n_pre=345340 n_ref_event=0 n_req=443062 n_rd=429627 n_rd_L2_A=0 n_write=0 n_wr_bk=22066 bw_util=0.02032
n_activity=13855823 dram_eff=0.1304
bk0: 28010a 86884836i bk1: 28010a 86862319i bk2: 28389a 86827322i bk3: 28762a 86833045i bk4: 26707a 86967457i bk5: 27134a 86923895i bk6: 26284a 86992514i bk7: 26616a 86981022i bk8: 27345a 86940263i bk9: 27010a 86970664i bk10: 26890a 87039276i bk11: 26880a 87010771i bk12: 25156a 87146715i bk13: 25105a 87152326i bk14: 25677a 87098206i bk15: 25652a 87084124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220547
Row_Buffer_Locality_read = 0.223519
Row_Buffer_Locality_write = 0.125493
Bank_Level_Parallism = 3.198997
Bank_Level_Parallism_Col = 1.570480
Bank_Level_Parallism_Ready = 1.068528
write_to_read_ratio_blp_rw_average = 0.067401
GrpLevelPara = 1.420365 

BW Util details:
bwutil = 0.020325 
total_CMD = 88895219 
util_bw = 1806772 
Wasted_Col = 5210450 
Wasted_Row = 2994894 
Idle = 78883103 

BW Util Bottlenecks: 
RCDc_limit = 6448357 
RCDWRc_limit = 112835 
WTRc_limit = 442023 
RTWc_limit = 665688 
CCDLc_limit = 261045 
rwq = 0 
CCDLc_limit_alone = 211380 
WTRc_limit_alone = 427897 
RTWc_limit_alone = 630149 

Commands details: 
total_CMD = 88895219 
n_nop = 87812613 
Read = 429627 
Write = 0 
L2_Alloc = 0 
L2_WB = 22066 
n_act = 345356 
n_pre = 345340 
n_ref = 0 
n_req = 443062 
total_req = 451693 

Dual Bus Interface Util: 
issued_total_row = 690696 
issued_total_col = 451693 
Row_Bus_Util =  0.007770 
CoL_Bus_Util = 0.005081 
Either_Row_CoL_Bus_Util = 0.012178 
Issued_on_Two_Bus_Simul_Util = 0.000673 
issued_two_Eff = 0.055221 
queue_avg = 0.804143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.804143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87825410 n_act=340761 n_pre=340745 n_ref_event=0 n_req=437401 n_rd=423979 n_rd_L2_A=0 n_write=0 n_wr_bk=22064 bw_util=0.02007
n_activity=13874077 dram_eff=0.1286
bk0: 27545a 86923049i bk1: 26982a 86952720i bk2: 27844a 86900796i bk3: 28086a 86887647i bk4: 26722a 86990264i bk5: 26794a 86970570i bk6: 26319a 86983646i bk7: 26067a 87007815i bk8: 26830a 86979977i bk9: 26625a 87002088i bk10: 26660a 87013495i bk11: 27026a 86995176i bk12: 24594a 87204742i bk13: 24803a 87190325i bk14: 25562a 87093172i bk15: 25520a 87072660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220964
Row_Buffer_Locality_read = 0.224285
Row_Buffer_Locality_write = 0.116078
Bank_Level_Parallism = 3.150911
Bank_Level_Parallism_Col = 1.540107
Bank_Level_Parallism_Ready = 1.066830
write_to_read_ratio_blp_rw_average = 0.063747
GrpLevelPara = 1.400985 

BW Util details:
bwutil = 0.020071 
total_CMD = 88895219 
util_bw = 1784172 
Wasted_Col = 5205098 
Wasted_Row = 3026502 
Idle = 78879447 

BW Util Bottlenecks: 
RCDc_limit = 6397474 
RCDWRc_limit = 114642 
WTRc_limit = 437528 
RTWc_limit = 599154 
CCDLc_limit = 249186 
rwq = 0 
CCDLc_limit_alone = 204608 
WTRc_limit_alone = 423465 
RTWc_limit_alone = 568639 

Commands details: 
total_CMD = 88895219 
n_nop = 87825410 
Read = 423979 
Write = 0 
L2_Alloc = 0 
L2_WB = 22064 
n_act = 340761 
n_pre = 340745 
n_ref = 0 
n_req = 437401 
total_req = 446043 

Dual Bus Interface Util: 
issued_total_row = 681506 
issued_total_col = 446043 
Row_Bus_Util =  0.007666 
CoL_Bus_Util = 0.005018 
Either_Row_CoL_Bus_Util = 0.012034 
Issued_on_Two_Bus_Simul_Util = 0.000650 
issued_two_Eff = 0.053972 
queue_avg = 0.740002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.740002
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87822162 n_act=342272 n_pre=342256 n_ref_event=0 n_req=437889 n_rd=424523 n_rd_L2_A=0 n_write=0 n_wr_bk=22099 bw_util=0.0201
n_activity=13864145 dram_eff=0.1289
bk0: 27353a 86969574i bk1: 27416a 86982411i bk2: 28113a 86926451i bk3: 28160a 86900012i bk4: 26484a 87024192i bk5: 26240a 87056182i bk6: 25784a 87100923i bk7: 25992a 87085460i bk8: 27209a 86991306i bk9: 27226a 86981528i bk10: 26909a 87031669i bk11: 26893a 87040900i bk12: 24902a 87180502i bk13: 24827a 87211793i bk14: 25487a 87115936i bk15: 25528a 87132357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218382
Row_Buffer_Locality_read = 0.221724
Row_Buffer_Locality_write = 0.112225
Bank_Level_Parallism = 3.091210
Bank_Level_Parallism_Col = 1.541891
Bank_Level_Parallism_Ready = 1.063970
write_to_read_ratio_blp_rw_average = 0.064537
GrpLevelPara = 1.402842 

BW Util details:
bwutil = 0.020097 
total_CMD = 88895219 
util_bw = 1786488 
Wasted_Col = 5214429 
Wasted_Row = 3017888 
Idle = 78876414 

BW Util Bottlenecks: 
RCDc_limit = 6425694 
RCDWRc_limit = 114672 
WTRc_limit = 445945 
RTWc_limit = 608041 
CCDLc_limit = 249859 
rwq = 0 
CCDLc_limit_alone = 205427 
WTRc_limit_alone = 432103 
RTWc_limit_alone = 577451 

Commands details: 
total_CMD = 88895219 
n_nop = 87822162 
Read = 424523 
Write = 0 
L2_Alloc = 0 
L2_WB = 22099 
n_act = 342272 
n_pre = 342256 
n_ref = 0 
n_req = 437889 
total_req = 446622 

Dual Bus Interface Util: 
issued_total_row = 684528 
issued_total_col = 446622 
Row_Bus_Util =  0.007700 
CoL_Bus_Util = 0.005024 
Either_Row_CoL_Bus_Util = 0.012071 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.054138 
queue_avg = 0.669633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.669633
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87823835 n_act=341639 n_pre=341623 n_ref_event=0 n_req=438813 n_rd=425435 n_rd_L2_A=0 n_write=0 n_wr_bk=22047 bw_util=0.02014
n_activity=13853502 dram_eff=0.1292
bk0: 27807a 86920585i bk1: 28010a 86897821i bk2: 28146a 86852519i bk3: 28286a 86856716i bk4: 26445a 86968664i bk5: 26491a 86981396i bk6: 26212a 87009741i bk7: 26008a 87012451i bk8: 26980a 86985637i bk9: 27204a 86928615i bk10: 26400a 87040831i bk11: 26731a 87002928i bk12: 24751a 87164981i bk13: 24980a 87153713i bk14: 25489a 87086211i bk15: 25495a 87087968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221470
Row_Buffer_Locality_read = 0.224502
Row_Buffer_Locality_write = 0.125056
Bank_Level_Parallism = 3.177110
Bank_Level_Parallism_Col = 1.560532
Bank_Level_Parallism_Ready = 1.068657
write_to_read_ratio_blp_rw_average = 0.066688
GrpLevelPara = 1.411725 

BW Util details:
bwutil = 0.020135 
total_CMD = 88895219 
util_bw = 1789928 
Wasted_Col = 5199910 
Wasted_Row = 3015417 
Idle = 78889964 

BW Util Bottlenecks: 
RCDc_limit = 6402481 
RCDWRc_limit = 112042 
WTRc_limit = 436914 
RTWc_limit = 656480 
CCDLc_limit = 255350 
rwq = 0 
CCDLc_limit_alone = 207026 
WTRc_limit_alone = 422978 
RTWc_limit_alone = 622092 

Commands details: 
total_CMD = 88895219 
n_nop = 87823835 
Read = 425435 
Write = 0 
L2_Alloc = 0 
L2_WB = 22047 
n_act = 341639 
n_pre = 341623 
n_ref = 0 
n_req = 438813 
total_req = 447482 

Dual Bus Interface Util: 
issued_total_row = 683262 
issued_total_col = 447482 
Row_Bus_Util =  0.007686 
CoL_Bus_Util = 0.005034 
Either_Row_CoL_Bus_Util = 0.012052 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.055405 
queue_avg = 0.813744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.813744
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87825514 n_act=340555 n_pre=340539 n_ref_event=0 n_req=435626 n_rd=422308 n_rd_L2_A=0 n_write=0 n_wr_bk=21909 bw_util=0.01999
n_activity=13847310 dram_eff=0.1283
bk0: 27286a 87001596i bk1: 27263a 86995491i bk2: 27891a 86918507i bk3: 27842a 86949654i bk4: 26343a 87041533i bk5: 26305a 87049938i bk6: 25836a 87066126i bk7: 25795a 87080165i bk8: 27042a 87008539i bk9: 27132a 87006385i bk10: 26705a 87065765i bk11: 26808a 87050935i bk12: 25048a 87183499i bk13: 24784a 87226796i bk14: 25157a 87186078i bk15: 25071a 87182146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218263
Row_Buffer_Locality_read = 0.221694
Row_Buffer_Locality_write = 0.109476
Bank_Level_Parallism = 3.068859
Bank_Level_Parallism_Col = 1.527987
Bank_Level_Parallism_Ready = 1.061661
write_to_read_ratio_blp_rw_average = 0.062044
GrpLevelPara = 1.394416 

BW Util details:
bwutil = 0.019988 
total_CMD = 88895219 
util_bw = 1776868 
Wasted_Col = 5205344 
Wasted_Row = 3013516 
Idle = 78899491 

BW Util Bottlenecks: 
RCDc_limit = 6403441 
RCDWRc_limit = 115021 
WTRc_limit = 444660 
RTWc_limit = 569837 
CCDLc_limit = 245778 
rwq = 0 
CCDLc_limit_alone = 202468 
WTRc_limit_alone = 430125 
RTWc_limit_alone = 541062 

Commands details: 
total_CMD = 88895219 
n_nop = 87825514 
Read = 422308 
Write = 0 
L2_Alloc = 0 
L2_WB = 21909 
n_act = 340555 
n_pre = 340539 
n_ref = 0 
n_req = 435626 
total_req = 444217 

Dual Bus Interface Util: 
issued_total_row = 681094 
issued_total_col = 444217 
Row_Bus_Util =  0.007662 
CoL_Bus_Util = 0.004997 
Either_Row_CoL_Bus_Util = 0.012033 
Issued_on_Two_Bus_Simul_Util = 0.000626 
issued_two_Eff = 0.051983 
queue_avg = 0.649954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.649954
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87830246 n_act=339116 n_pre=339100 n_ref_event=0 n_req=434041 n_rd=420663 n_rd_L2_A=0 n_write=0 n_wr_bk=22080 bw_util=0.01992
n_activity=13886208 dram_eff=0.1275
bk0: 26979a 87054818i bk1: 26920a 87028754i bk2: 27972a 86932068i bk3: 28241a 86901764i bk4: 26437a 87049856i bk5: 26639a 87035748i bk6: 25615a 87120425i bk7: 25537a 87143802i bk8: 26883a 87036922i bk9: 26892a 87034028i bk10: 26379a 87112702i bk11: 26186a 87111853i bk12: 24640a 87229826i bk13: 24427a 87271605i bk14: 25487a 87175235i bk15: 25429a 87176627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218724
Row_Buffer_Locality_read = 0.221962
Row_Buffer_Locality_write = 0.116908
Bank_Level_Parallism = 3.017909
Bank_Level_Parallism_Col = 1.519008
Bank_Level_Parallism_Ready = 1.061241
write_to_read_ratio_blp_rw_average = 0.061908
GrpLevelPara = 1.386846 

BW Util details:
bwutil = 0.019922 
total_CMD = 88895219 
util_bw = 1770972 
Wasted_Col = 5219938 
Wasted_Row = 3033892 
Idle = 78870417 

BW Util Bottlenecks: 
RCDc_limit = 6399083 
RCDWRc_limit = 115301 
WTRc_limit = 438102 
RTWc_limit = 565837 
CCDLc_limit = 244874 
rwq = 0 
CCDLc_limit_alone = 202846 
WTRc_limit_alone = 424720 
RTWc_limit_alone = 537191 

Commands details: 
total_CMD = 88895219 
n_nop = 87830246 
Read = 420663 
Write = 0 
L2_Alloc = 0 
L2_WB = 22080 
n_act = 339116 
n_pre = 339100 
n_ref = 0 
n_req = 434041 
total_req = 442743 

Dual Bus Interface Util: 
issued_total_row = 678216 
issued_total_col = 442743 
Row_Bus_Util =  0.007629 
CoL_Bus_Util = 0.004981 
Either_Row_CoL_Bus_Util = 0.011980 
Issued_on_Two_Bus_Simul_Util = 0.000630 
issued_two_Eff = 0.052570 
queue_avg = 0.639482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.639482
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87835096 n_act=337929 n_pre=337913 n_ref_event=0 n_req=430281 n_rd=416854 n_rd_L2_A=0 n_write=0 n_wr_bk=22239 bw_util=0.01976
n_activity=13846672 dram_eff=0.1268
bk0: 26847a 87039677i bk1: 26751a 87038289i bk2: 27953a 86927378i bk3: 27629a 86976746i bk4: 26558a 87011518i bk5: 26089a 87061994i bk6: 25514a 87126534i bk7: 25102a 87156786i bk8: 26428a 87059213i bk9: 25825a 87096645i bk10: 26383a 87092988i bk11: 26321a 87105132i bk12: 24735a 87212413i bk13: 24262a 87262180i bk14: 25432a 87168125i bk15: 25025a 87202144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214655
Row_Buffer_Locality_read = 0.217997
Row_Buffer_Locality_write = 0.110896
Bank_Level_Parallism = 3.015431
Bank_Level_Parallism_Col = 1.514478
Bank_Level_Parallism_Ready = 1.062521
write_to_read_ratio_blp_rw_average = 0.060778
GrpLevelPara = 1.384270 

BW Util details:
bwutil = 0.019758 
total_CMD = 88895219 
util_bw = 1756372 
Wasted_Col = 5207275 
Wasted_Row = 3027234 
Idle = 78904338 

BW Util Bottlenecks: 
RCDc_limit = 6389759 
RCDWRc_limit = 115997 
WTRc_limit = 448857 
RTWc_limit = 551424 
CCDLc_limit = 237388 
rwq = 0 
CCDLc_limit_alone = 195884 
WTRc_limit_alone = 434569 
RTWc_limit_alone = 524208 

Commands details: 
total_CMD = 88895219 
n_nop = 87835096 
Read = 416854 
Write = 0 
L2_Alloc = 0 
L2_WB = 22239 
n_act = 337929 
n_pre = 337913 
n_ref = 0 
n_req = 430281 
total_req = 439093 

Dual Bus Interface Util: 
issued_total_row = 675842 
issued_total_col = 439093 
Row_Bus_Util =  0.007603 
CoL_Bus_Util = 0.004939 
Either_Row_CoL_Bus_Util = 0.011926 
Issued_on_Two_Bus_Simul_Util = 0.000617 
issued_two_Eff = 0.051703 
queue_avg = 0.581801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.581801
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88895219 n_nop=87840793 n_act=335333 n_pre=335317 n_ref_event=0 n_req=427778 n_rd=414555 n_rd_L2_A=0 n_write=0 n_wr_bk=22077 bw_util=0.01965
n_activity=13825889 dram_eff=0.1263
bk0: 26883a 87070459i bk1: 27085a 87074981i bk2: 27458a 87023059i bk3: 27394a 87027560i bk4: 26288a 87103451i bk5: 26145a 87117719i bk6: 25003a 87209844i bk7: 25514a 87182260i bk8: 25722a 87170941i bk9: 26177a 87132286i bk10: 26033a 87164483i bk11: 25857a 87183835i bk12: 24321a 87295874i bk13: 24550a 87292747i bk14: 25046a 87232414i bk15: 25079a 87233945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216128
Row_Buffer_Locality_read = 0.219633
Row_Buffer_Locality_write = 0.106254
Bank_Level_Parallism = 2.916949
Bank_Level_Parallism_Col = 1.503538
Bank_Level_Parallism_Ready = 1.060184
write_to_read_ratio_blp_rw_average = 0.060794
GrpLevelPara = 1.375900 

BW Util details:
bwutil = 0.019647 
total_CMD = 88895219 
util_bw = 1746528 
Wasted_Col = 5200359 
Wasted_Row = 3030797 
Idle = 78917535 

BW Util Bottlenecks: 
RCDc_limit = 6358105 
RCDWRc_limit = 115568 
WTRc_limit = 430338 
RTWc_limit = 536058 
CCDLc_limit = 235948 
rwq = 0 
CCDLc_limit_alone = 195501 
WTRc_limit_alone = 416769 
RTWc_limit_alone = 509180 

Commands details: 
total_CMD = 88895219 
n_nop = 87840793 
Read = 414555 
Write = 0 
L2_Alloc = 0 
L2_WB = 22077 
n_act = 335333 
n_pre = 335317 
n_ref = 0 
n_req = 427778 
total_req = 436632 

Dual Bus Interface Util: 
issued_total_row = 670650 
issued_total_col = 436632 
Row_Bus_Util =  0.007544 
CoL_Bus_Util = 0.004912 
Either_Row_CoL_Bus_Util = 0.011861 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.050128 
queue_avg = 0.545835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.545835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2006277, Miss = 208453, Miss_rate = 0.104, Pending_hits = 334, Reservation_fails = 978
L2_cache_bank[1]: Access = 1956924, Miss = 219487, Miss_rate = 0.112, Pending_hits = 398, Reservation_fails = 130
L2_cache_bank[2]: Access = 2034199, Miss = 222455, Miss_rate = 0.109, Pending_hits = 535, Reservation_fails = 1684
L2_cache_bank[3]: Access = 2076705, Miss = 211888, Miss_rate = 0.102, Pending_hits = 244, Reservation_fails = 1161
L2_cache_bank[4]: Access = 1990635, Miss = 210348, Miss_rate = 0.106, Pending_hits = 236, Reservation_fails = 250
L2_cache_bank[5]: Access = 2057375, Miss = 212080, Miss_rate = 0.103, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[6]: Access = 2031501, Miss = 213825, Miss_rate = 0.105, Pending_hits = 306, Reservation_fails = 917
L2_cache_bank[7]: Access = 2034646, Miss = 213483, Miss_rate = 0.105, Pending_hits = 330, Reservation_fails = 19
L2_cache_bank[8]: Access = 1963317, Miss = 214698, Miss_rate = 0.109, Pending_hits = 353, Reservation_fails = 747
L2_cache_bank[9]: Access = 1951280, Miss = 215389, Miss_rate = 0.110, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[10]: Access = 2062345, Miss = 212266, Miss_rate = 0.103, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[11]: Access = 2022251, Miss = 212120, Miss_rate = 0.105, Pending_hits = 257, Reservation_fails = 144
L2_cache_bank[12]: Access = 2098946, Miss = 212454, Miss_rate = 0.101, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[13]: Access = 2107836, Miss = 212461, Miss_rate = 0.101, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[14]: Access = 2087041, Miss = 212413, Miss_rate = 0.102, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[15]: Access = 2163959, Miss = 213409, Miss_rate = 0.099, Pending_hits = 338, Reservation_fails = 776
L2_cache_bank[16]: Access = 2032970, Miss = 211540, Miss_rate = 0.104, Pending_hits = 297, Reservation_fails = 1292
L2_cache_bank[17]: Access = 2028703, Miss = 211175, Miss_rate = 0.104, Pending_hits = 235, Reservation_fails = 90
L2_cache_bank[18]: Access = 2379176, Miss = 210601, Miss_rate = 0.089, Pending_hits = 238, Reservation_fails = 1206
L2_cache_bank[19]: Access = 2028115, Miss = 210480, Miss_rate = 0.104, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[20]: Access = 2081222, Miss = 210021, Miss_rate = 0.101, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[21]: Access = 1969648, Miss = 207229, Miss_rate = 0.105, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[22]: Access = 1978563, Miss = 206947, Miss_rate = 0.105, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[23]: Access = 2002405, Miss = 208015, Miss_rate = 0.104, Pending_hits = 217, Reservation_fails = 748
L2_total_cache_accesses = 49146039
L2_total_cache_misses = 5093237
L2_total_cache_miss_rate = 0.1036
L2_total_cache_pending_hits = 6674
L2_total_cache_reservation_fails = 10142
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43250035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2356214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2731917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6605
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 796093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48344767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801272
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 63
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6966
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=49146039
icnt_total_pkts_simt_to_mem=49146039
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49146039
Req_Network_cycles = 34664185
Req_Network_injected_packets_per_cycle =       1.4178 
Req_Network_conflicts_per_cycle =       0.5944
Req_Network_conflicts_per_cycle_util =       2.4716
Req_Bank_Level_Parallism =       5.8957
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8687
Req_Network_out_buffer_full_per_cycle =       0.0072
Req_Network_out_buffer_avg_util =       0.5669

Reply_Network_injected_packets_num = 49146039
Reply_Network_cycles = 34664185
Reply_Network_injected_packets_per_cycle =        1.4178
Reply_Network_conflicts_per_cycle =        1.2775
Reply_Network_conflicts_per_cycle_util =       5.3126
Reply_Bank_Level_Parallism =       5.8958
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3273
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0473
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 23 hrs, 54 min, 58 sec (86098 sec)
gpgpu_simulation_rate = 4377 (inst/sec)
gpgpu_simulation_rate = 402 (cycle/sec)
gpgpu_silicon_slowdown = 3395522x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc760b70c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b700..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b6f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b6f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b6e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560df8bd0c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 21596146
gpu_sim_insn = 193576534
gpu_ipc =       8.9635
gpu_tot_sim_cycle = 56260331
gpu_tot_sim_insn = 570467589
gpu_tot_ipc =      10.1398
gpu_tot_issued_cta = 5352
gpu_occupancy = 34.4624% 
gpu_tot_occupancy = 32.9114% 
max_total_param_size = 0
gpu_stall_dramfull = 2313073
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2455
partiton_level_parallism_total  =       1.3516
partiton_level_parallism_util =       5.1448
partiton_level_parallism_util_total  =       5.6642
L2_BW  =      54.4031 GB/Sec
L2_BW_total  =      59.0398 GB/Sec
gpu_total_sim_rate=4235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5095960, Miss = 3198482, Miss_rate = 0.628, Pending_hits = 35505, Reservation_fails = 1929578
	L1D_cache_core[1]: Access = 5123003, Miss = 3250885, Miss_rate = 0.635, Pending_hits = 41491, Reservation_fails = 1975646
	L1D_cache_core[2]: Access = 4424912, Miss = 2796056, Miss_rate = 0.632, Pending_hits = 44722, Reservation_fails = 1993122
	L1D_cache_core[3]: Access = 4109642, Miss = 2586749, Miss_rate = 0.629, Pending_hits = 42592, Reservation_fails = 1806450
	L1D_cache_core[4]: Access = 3629807, Miss = 2158331, Miss_rate = 0.595, Pending_hits = 34387, Reservation_fails = 1916345
	L1D_cache_core[5]: Access = 3218135, Miss = 1873244, Miss_rate = 0.582, Pending_hits = 28221, Reservation_fails = 1568566
	L1D_cache_core[6]: Access = 3938604, Miss = 2495403, Miss_rate = 0.634, Pending_hits = 48951, Reservation_fails = 1876918
	L1D_cache_core[7]: Access = 4402481, Miss = 2835396, Miss_rate = 0.644, Pending_hits = 51343, Reservation_fails = 2061525
	L1D_cache_core[8]: Access = 4114249, Miss = 2572090, Miss_rate = 0.625, Pending_hits = 47279, Reservation_fails = 1762105
	L1D_cache_core[9]: Access = 3697648, Miss = 2280369, Miss_rate = 0.617, Pending_hits = 42328, Reservation_fails = 1821648
	L1D_cache_core[10]: Access = 4057057, Miss = 2508177, Miss_rate = 0.618, Pending_hits = 45141, Reservation_fails = 1976293
	L1D_cache_core[11]: Access = 4398338, Miss = 2725238, Miss_rate = 0.620, Pending_hits = 52720, Reservation_fails = 2069284
	L1D_cache_core[12]: Access = 3777533, Miss = 2275121, Miss_rate = 0.602, Pending_hits = 41250, Reservation_fails = 1832925
	L1D_cache_core[13]: Access = 4038819, Miss = 2553807, Miss_rate = 0.632, Pending_hits = 49847, Reservation_fails = 2076303
	L1D_cache_core[14]: Access = 3387252, Miss = 1965322, Miss_rate = 0.580, Pending_hits = 34508, Reservation_fails = 1726067
	L1D_cache_core[15]: Access = 4320781, Miss = 2787608, Miss_rate = 0.645, Pending_hits = 55501, Reservation_fails = 2312239
	L1D_cache_core[16]: Access = 3639828, Miss = 2236873, Miss_rate = 0.615, Pending_hits = 42082, Reservation_fails = 1817883
	L1D_cache_core[17]: Access = 3338564, Miss = 1951982, Miss_rate = 0.585, Pending_hits = 36585, Reservation_fails = 1623144
	L1D_cache_core[18]: Access = 3854321, Miss = 2359475, Miss_rate = 0.612, Pending_hits = 47884, Reservation_fails = 1919473
	L1D_cache_core[19]: Access = 3850350, Miss = 2412287, Miss_rate = 0.627, Pending_hits = 44769, Reservation_fails = 2048102
	L1D_cache_core[20]: Access = 4035651, Miss = 2554861, Miss_rate = 0.633, Pending_hits = 48720, Reservation_fails = 1979521
	L1D_cache_core[21]: Access = 4418685, Miss = 2851477, Miss_rate = 0.645, Pending_hits = 56728, Reservation_fails = 2207465
	L1D_cache_core[22]: Access = 4831569, Miss = 2998844, Miss_rate = 0.621, Pending_hits = 49184, Reservation_fails = 2291552
	L1D_cache_core[23]: Access = 4555206, Miss = 2668000, Miss_rate = 0.586, Pending_hits = 41840, Reservation_fails = 1984455
	L1D_cache_core[24]: Access = 3922282, Miss = 2396550, Miss_rate = 0.611, Pending_hits = 40437, Reservation_fails = 1900615
	L1D_cache_core[25]: Access = 4385445, Miss = 2706771, Miss_rate = 0.617, Pending_hits = 51321, Reservation_fails = 1923222
	L1D_cache_core[26]: Access = 3601390, Miss = 2224138, Miss_rate = 0.618, Pending_hits = 38052, Reservation_fails = 1909311
	L1D_cache_core[27]: Access = 3133806, Miss = 1833765, Miss_rate = 0.585, Pending_hits = 28825, Reservation_fails = 1635418
	L1D_cache_core[28]: Access = 4226163, Miss = 2703600, Miss_rate = 0.640, Pending_hits = 60654, Reservation_fails = 2208755
	L1D_cache_core[29]: Access = 4212187, Miss = 2555251, Miss_rate = 0.607, Pending_hits = 43578, Reservation_fails = 1850556
	L1D_total_cache_accesses = 121739668
	L1D_total_cache_misses = 75316152
	L1D_total_cache_miss_rate = 0.6187
	L1D_total_cache_pending_hits = 1326445
	L1D_total_cache_reservation_fails = 58004486
	L1D_cache_data_port_util = 0.073
	L1D_cache_fill_port_util = 0.121
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44369384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1326414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62645479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57990963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12597043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1326415
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 727687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120938320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801348

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 582011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15923854
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 41485098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 8415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5108
ctas_completed 5352, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
677967, 232194, 763757, 93375, 741598, 144806, 808293, 124214, 150561, 42710, 91266, 154577, 41388, 44956, 52680, 217921, 60594, 79172, 165606, 78046, 85406, 77736, 68848, 68282, 127178, 95190, 125226, 103044, 114600, 114854, 100272, 78213, 
gpgpu_n_tot_thrd_icount = 3531476672
gpgpu_n_tot_w_icount = 110358646
gpgpu_n_stall_shd_mem = 49820877
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75242521
gpgpu_n_mem_write_global = 801348
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 128858007
gpgpu_n_store_insn = 1356925
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5480448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 46696476
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3124401
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1861635	W0_Idle:686903441	W0_Scoreboard:1680101106	W1:45915596	W2:15923521	W3:9183435	W4:6047439	W5:4081945	W6:3157821	W7:2759964	W8:2363418	W9:1868140	W10:1520468	W11:1399549	W12:1226459	W13:1080931	W14:1001595	W15:912488	W16:841178	W17:782803	W18:722753	W19:692714	W20:638159	W21:633310	W22:610553	W23:602694	W24:595326	W25:579553	W26:552300	W27:535317	W28:514131	W29:511291	W30:530357	W31:574939	W32:1998499
single_issue_nums: WS0:26486914	WS1:27251198	WS2:30424519	WS3:26196015	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 601940168 {8:75242521,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32053920 {40:801348,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3009700840 {40:75242521,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6410784 {8:801348,}
maxmflatency = 9395 
max_icnt2mem_latency = 6140 
maxmrqlatency = 4370 
max_icnt2sh_latency = 281 
averagemflatency = 348 
avg_icnt2mem_latency = 107 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 6 
mrq_lat_table:6812301 	69528 	142169 	315297 	412294 	350008 	500324 	764964 	742537 	183260 	10523 	1009 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46420831 	23266499 	3352859 	2418107 	501451 	84053 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	59698208 	5865068 	4206515 	2589529 	2825755 	634128 	224087 	579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	42535055 	17121115 	9283658 	4464667 	1956218 	627403 	55665 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43209 	12133 	278 	611 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        63        63        64        67        53        53        41        43        33        35 
dram[1]:        64        64        64        62        64        64        63        64        66        66        52        52        45        43        45        36 
dram[2]:        64        64        64        64        64        64        64        64        65        68        56        52        43        45        32        38 
dram[3]:        64        64        64        64        64        64        64        64        68        66        52        52        45        43        31        51 
dram[4]:        64        63        64        64        64        64        64        64        68        68        52        52        44        42        30        48 
dram[5]:        64        64        64        64        64        64        64        64        66        66        49        53        41        44        50        39 
dram[6]:        64        63        64        64        64        64        64        64        68        67        53        53        52        43        30        28 
dram[7]:        64        64        64        64        64        64        64        64        65        70        53        52        43        46        46        48 
dram[8]:        64        64        64        63        64        64        61        64        67        65        52        52        46        48        50        39 
dram[9]:        64        64        64        63        64        64        64        64        68        69        60        52        52        45        45        49 
dram[10]:        64        64        64        63        64        64        64        64        65        65        52        57        45        43        32        53 
dram[11]:        64        64        64        63        64        64        64        64        68        67        52        56        47        48        38        43 
maximum service time to same row:
dram[0]:  10523241   7257974   1454962   1448575   3342996   3336174   1374612   2195421   6251312    795940   1693914   1007256    702294    696604   2017172   2020711 
dram[1]:   9724352   5341224   1442462   1436152   3330370   2983804   2195405   1801343   3709866   3704207   1366833   1366414    690709    685835   2023654   2026217 
dram[2]:   7256378   9323307   1429833    883307   2777171   3309945   2195652   1801166   5291129   1097006   1364786   1364982    680327    675025   2029989   2033176 
dram[3]:  10498843  10495723    877368   1412502   3302955   3296567   2195634   2195399    618086    759690   1363962   1362537    669729    664417   2035337   2039751 
dram[4]:   7255804  10488655   1406604   1400687   3287553   3279816   3475927   3847896    754161    748242   1361519   1689009    658536    652433   2042952   1476548 
dram[5]:   7255212   7255025   1394568   1388210   3920637   3917344   2551986   2552170    742514   1086458   1359474   1359877    645924    640022   2047105   2049059 
dram[6]:   9288535   9678450   1381072   1374350   3913842   3910514   2614048   1800533   1121055    722673   1358729   1357785    634737    628244   2052006   2056980 
dram[7]:   7727747   7254454   1368503   1363389   5546868   3331158   2552098   2552075   1082501    712294   1356971   1356559    621907   7581937   2059712   2060212 
dram[8]:  10463893   9964493   1427075   1350536   3900096   3897001   2552499   5974155    705967   3593946   1355740   1355329    609656    604366   2062946   2065872 
dram[9]:   7709918   7705754   1344010   1338516   3893704   3889993   2552443   2552392    692876    687388   1354922   1354503    597612    592296   4401523   2071354 
dram[10]:  10444481   7696832   1332822   1325877   4460130   4457263   2552387   2552440   5279317   3467839   2102045   2102252   1122076   1116372   2074085   2076432 
dram[11]:   7692465   9634022   1319127   1313176   4453569   4450475   2328808   1483050   1061389   1056714   2102449   1352860   1110464   1105170   2079372   2081293 
average row accesses per activate:
dram[0]:  1.264092  1.300366  1.271051  1.292424  1.283241  1.289879  1.274569  1.308423  1.269434  1.304261  1.281339  1.299403  1.285077  1.292937  1.284523  1.307842 
dram[1]:  1.299693  1.289713  1.292569  1.279926  1.273401  1.273359  1.300723  1.276444  1.308411  1.281348  1.303491  1.282907  1.283478  1.298882  1.287323  1.280873 
dram[2]:  1.272823  1.276241  1.280046  1.284622  1.275411  1.280942  1.274414  1.283504  1.274746  1.280601  1.279094  1.280368  1.300064  1.297337  1.298929  1.303830 
dram[3]:  1.286501  1.283584  1.295910  1.280688  1.287435  1.280606  1.279611  1.279134  1.290817  1.274995  1.286103  1.278287  1.299111  1.282008  1.296073  1.280930 
dram[4]:  1.290026  1.287040  1.286093  1.291465  1.288177  1.293006  1.268940  1.284093  1.274042  1.284710  1.277887  1.284876  1.282033  1.294487  1.274996  1.271403 
dram[5]:  1.279350  1.264138  1.288033  1.283645  1.300680  1.296529  1.284966  1.281345  1.283587  1.283848  1.283300  1.275618  1.297995  1.290826  1.271687  1.271107 
dram[6]:  1.263677  1.263222  1.283314  1.275596  1.278383  1.280639  1.278389  1.284000  1.285473  1.279299  1.286171  1.284403  1.283553  1.284966  1.267363  1.268803 
dram[7]:  1.284344  1.294415  1.288091  1.281701  1.275414  1.279321  1.291117  1.271927  1.291420  1.287491  1.281328  1.285622  1.277012  1.291989  1.270629  1.266626 
dram[8]:  1.264769  1.275935  1.268405  1.276070  1.287763  1.283180  1.266311  1.274190  1.278216  1.289407  1.283367  1.276702  1.295705  1.299126  1.266786  1.271457 
dram[9]:  1.271186  1.267214  1.270028  1.269107  1.282741  1.280333  1.283251  1.281067  1.291326  1.279028  1.284362  1.275876  1.281391  1.288116  1.276833  1.283799 
dram[10]:  1.270602  1.260725  1.261064  1.261274  1.274557  1.274529  1.278805  1.273892  1.272584  1.267527  1.275039  1.274166  1.284195  1.281523  1.280810  1.273518 
dram[11]:  1.265511  1.274777  1.267147  1.272078  1.282927  1.282710  1.268331  1.283236  1.260864  1.273378  1.278704  1.277984  1.281584  1.289914  1.263529  1.282534 
average row locality = 10304233/8040845 = 1.281486
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53291     55873     54692     57559     52391     54958     51345     53879     52004     55125     52801     55043     48246     51076     50049     52830 
dram[1]:     57731     54555     58778     56038     55100     52195     54215     51617     56105     53357     56884     52840     52127     50363     53685     50367 
dram[2]:     53630     54388     55922     56063     52047     52315     50838     51675     52980     53218     52095     52640     50015     50172     50414     51205 
dram[3]:     55259     55254     56959     56030     53731     53184     52866     52746     53924     53587     52985     52632     50250     49029     51767     51290 
dram[4]:     55812     55941     56596     57522     53254     54208     52465     53058     54542     53868     53510     53591     50184     50238     51361     51312 
dram[5]:     54754     53647     55141     55560     53216     53232     52362     51629     53152     53051     53028     53590     48893     49489     50752     50922 
dram[6]:     54390     54635     55913     56007     52671     52368     51355     51753     53926     54195     53365     53517     49572     49569     50865     50875 
dram[7]:     55654     55565     56158     55978     52758     52464     52215     51453     53818     53925     52655     52846     49378     49561     50950     50634 
dram[8]:     54406     54199     55430     55539     52480     52440     51394     51326     53896     53998     53124     53289     49947     49463     50040     50273 
dram[9]:     53831     53710     55706     56205     52500     53025     50966     50850     53545     53585     52387     52021     48866     48664     50769     50814 
dram[10]:     53394     53148     55509     54716     52861     51830     50632     49753     52397     51315     52392     52032     49093     48183     50760     49754 
dram[11]:     53535     54085     54459     54500     52196     52073     49803     50925     50917     52030     51656     51477     48546     48834     49772     49924 
total dram reads = 10130286
bank skew: 58778/48183 = 1.22
chip skew: 865957/824732 = 1.05
number of total write accesses:
dram[0]:      1780      1805      1971      1960      1724      1732      1546      1532      1592      1629      1606      1607      1460      1466      1562      1521 
dram[1]:      1854      1782      2038      1973      1754      1774      1543      1550      1598      1548      1639      1581      1472      1450      1643      1519 
dram[2]:      1814      1855      1999      1944      1757      1703      1523      1551      1618      1615      1612      1572      1494      1427      1536      1586 
dram[3]:      1799      1874      2007      1985      1656      1766      1549      1552      1590      1641      1607      1596      1440      1448      1558      1603 
dram[4]:      1846      1858      1975      1954      1747      1807      1485      1529      1657      1610      1612      1659      1420      1472      1624      1571 
dram[5]:      1844      1849      1977      2025      1700      1798      1555      1510      1597      1587      1671      1653      1410      1496      1610      1543 
dram[6]:      1854      1851      2020      2055      1782      1724      1491      1513      1665      1635      1589      1626      1443      1474      1612      1528 
dram[7]:      1828      1816      2028      1960      1803      1729      1558      1565      1587      1659      1593      1637      1495      1449      1548      1553 
dram[8]:      1835      1857      2018      1922      1734      1778      1521      1501      1621      1606      1601      1653      1513      1427      1557      1528 
dram[9]:      1795      1855      1967      2057      1761      1745      1479      1536      1593      1665      1619      1645      1465      1459      1599      1598 
dram[10]:      1873      1917      2032      1974      1774      1754      1561      1500      1652      1640      1617      1627      1508      1468      1545      1552 
dram[11]:      1888      1854      1986      1949      1766      1732      1482      1522      1614      1656      1598      1598      1517      1495      1609      1565 
total dram writes = 321144
bank skew: 2057/1410 = 1.46
chip skew: 26994/26493 = 1.02
average mf latency per bank:
dram[0]:       3234      4060      2049      2920      2081      2804      1848      2734      1776      2440      1678      2427      3801      6000      3931      5167
dram[1]:       3423      3315      2185      1888      2117      1847      2046      1790      1800      1654      1788      1619      4212      3448      4237      4074
dram[2]:       2976      3279      1872      1856      1887      1871      1813      1794      1621      1647      1557      1574      3744      4098      3619      3756
dram[3]:       3500      3065      2119      1936      2044      1812      1974      1792      1848      1685      1735      1597      3708      3852      4395      3651
dram[4]:       3511      3174      2501      2017      2345      1980      2185      1901      1998      1818      1883      1677      4840      3607      4119      3849
dram[5]:       3002      3164      1909      1903      1876      1962      1694      1748      1666      1591      1545      1586      3734      3526      3971      3747
dram[6]:       3082      3146      1883      1869      2058      1964      1815      1789      1626      1647      1616      1570      3972      4100      3780      3810
dram[7]:       3057      3267      2000      2022      1857      1999      1821      1902      1608      1718      1638      1706      4057      4367      3807      4219
dram[8]:       2946      3223      1929      1960      1889      1958      1792      1840      1617      1598      1561      1532      3843      3699      3748      3639
dram[9]:       3185      3245      1932      1903      1831      1796      3761      1731      1649      1537      1533      1549      4323      4152      3616      3345
dram[10]:       3393      2982      1774      1833      1806      1867      1725      1795      1622      1670      1612      1577      4378      3668      3249      3472
dram[11]:       2789      2960      1931      1870      1859      1883      1759      1769      1671      1611      1549      1565      4127      4088      3329      3441
maximum mf latency per bank:
dram[0]:       9129      8057      9005      7754      9395      8383      9299      8019      9235      8023      8216      8418      8939      8202      8483      7823
dram[1]:       6809      7319      6946      7110      7951      7982      7877      7866      7539      7642      7573      7141      7837      7519      7080      7190
dram[2]:       7107      8446      7332      7841      8036      7796      8258      8629      7457      8337      7147      8469      7580      8003      7218      8096
dram[3]:       6835      7206      6945      6991      7540      7741      8158      7703      7666      7322      6904      6459      8057      7208      7501      6928
dram[4]:       8912      9292      7792      8493      8839      8274      8681      7884      7983      8168      8507      7974      8672      8357      7880      7764
dram[5]:       7439      7670      7045      8065      7456      7314      7330      8002      7148      8089      7901      7644      7096      7323      7064      7157
dram[6]:       7103      7895      7748      7858      7805      8368      7139      7858      8010      8165      7721      8073      7489      8555      8078      7421
dram[7]:       7563      7562      7091      7300      7731      7632      7156      7928      8106      8491      7455      7841      6819      7566      6889      7220
dram[8]:       7683      7953      7071      7827      7710      8454      8393      7701      7607      7697      8201      7579      7596      7117      7334      7441
dram[9]:       7716      6930      6947      6530      7522      8049      8945      7141      7708      7217      7797      7471      8303      6965      7207      7112
dram[10]:       7509      7691      6664      7368      7617      8278      7889      7958      7365      7692      6562      8134      7833      7435      7025      7060
dram[11]:       7456      7415      6886      7062      7619      7631      7354      7929      7065      8042      7226      7445      7891      7749      6922      7280

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142196208 n_act=671773 n_pre=671757 n_ref_event=0 n_req=865287 n_rd=851162 n_rd_L2_A=0 n_write=0 n_wr_bk=26493 bw_util=0.02433
n_activity=24919267 dram_eff=0.1409
bk0: 53291a 140477565i bk1: 55873a 140246424i bk2: 54692a 140314523i bk3: 57559a 140117877i bk4: 52391a 140518941i bk5: 54958a 140281393i bk6: 51345a 140578236i bk7: 53879a 140398681i bk8: 52004a 140594646i bk9: 55125a 140339437i bk10: 52801a 140572326i bk11: 55043a 140356238i bk12: 48246a 140981473i bk13: 51076a 140685657i bk14: 50049a 140803950i bk15: 52830a 140519593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223654
Row_Buffer_Locality_read = 0.225122
Row_Buffer_Locality_write = 0.135221
Bank_Level_Parallism = 3.387934
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.054150
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024332 
total_CMD = 144277861 
util_bw = 3510620 
Wasted_Col = 9835134 
Wasted_Row = 5330053 
Idle = 125602054 

BW Util Bottlenecks: 
RCDc_limit = 12601315 
RCDWRc_limit = 114744 
WTRc_limit = 458778 
RTWc_limit = 668617 
CCDLc_limit = 503922 
rwq = 0 
CCDLc_limit_alone = 450929 
WTRc_limit_alone = 441849 
RTWc_limit_alone = 632553 

Commands details: 
total_CMD = 144277861 
n_nop = 142196208 
Read = 851162 
Write = 0 
L2_Alloc = 0 
L2_WB = 26493 
n_act = 671773 
n_pre = 671757 
n_ref = 0 
n_req = 865287 
total_req = 877655 

Dual Bus Interface Util: 
issued_total_row = 1343530 
issued_total_col = 877655 
Row_Bus_Util =  0.009312 
CoL_Bus_Util = 0.006083 
Either_Row_CoL_Bus_Util = 0.014428 
Issued_on_Two_Bus_Simul_Util = 0.000967 
issued_two_Eff = 0.067029 
queue_avg = 1.091816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09182
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142166751 n_act=683380 n_pre=683364 n_ref_event=0 n_req=880456 n_rd=865957 n_rd_L2_A=0 n_write=0 n_wr_bk=26718 bw_util=0.02475
n_activity=24916187 dram_eff=0.1433
bk0: 57731a 140049625i bk1: 54555a 140370078i bk2: 58778a 139918432i bk3: 56038a 140186815i bk4: 55100a 140114000i bk5: 52195a 140469909i bk6: 54215a 140262899i bk7: 51617a 140483475i bk8: 56105a 140160464i bk9: 53357a 140390512i bk10: 56884a 140102487i bk11: 52840a 140508931i bk12: 52127a 140461454i bk13: 50363a 140700959i bk14: 53685a 140369020i bk15: 50367a 140677720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223845
Row_Buffer_Locality_read = 0.225097
Row_Buffer_Locality_write = 0.149114
Bank_Level_Parallism = 3.530201
Bank_Level_Parallism_Col = 1.545780
Bank_Level_Parallism_Ready = 1.056518
write_to_read_ratio_blp_rw_average = 0.037648
GrpLevelPara = 1.409473 

BW Util details:
bwutil = 0.024749 
total_CMD = 144277861 
util_bw = 3570700 
Wasted_Col = 9824738 
Wasted_Row = 5282556 
Idle = 125599867 

BW Util Bottlenecks: 
RCDc_limit = 12712266 
RCDWRc_limit = 112468 
WTRc_limit = 479750 
RTWc_limit = 716097 
CCDLc_limit = 535943 
rwq = 0 
CCDLc_limit_alone = 478656 
WTRc_limit_alone = 461736 
RTWc_limit_alone = 676824 

Commands details: 
total_CMD = 144277861 
n_nop = 142166751 
Read = 865957 
Write = 0 
L2_Alloc = 0 
L2_WB = 26718 
n_act = 683380 
n_pre = 683364 
n_ref = 0 
n_req = 880456 
total_req = 892675 

Dual Bus Interface Util: 
issued_total_row = 1366744 
issued_total_col = 892675 
Row_Bus_Util =  0.009473 
CoL_Bus_Util = 0.006187 
Either_Row_CoL_Bus_Util = 0.014632 
Issued_on_Two_Bus_Simul_Util = 0.001028 
issued_two_Eff = 0.070252 
queue_avg = 1.182167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18217
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142212613 n_act=665249 n_pre=665233 n_ref_event=0 n_req=853948 n_rd=839617 n_rd_L2_A=0 n_write=0 n_wr_bk=26606 bw_util=0.02402
n_activity=24845051 dram_eff=0.1395
bk0: 53630a 140533152i bk1: 54388a 140460474i bk2: 55922a 140289873i bk3: 56063a 140319782i bk4: 52047a 140540932i bk5: 52315a 140557976i bk6: 50838a 140685119i bk7: 51675a 140601719i bk8: 52980a 140491268i bk9: 53218a 140508541i bk10: 52095a 140678926i bk11: 52640a 140627953i bk12: 50015a 140833228i bk13: 50172a 140815642i bk14: 50414a 140823697i bk15: 51205a 140725409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220984
Row_Buffer_Locality_read = 0.222521
Row_Buffer_Locality_write = 0.130975
Bank_Level_Parallism = 3.305275
Bank_Level_Parallism_Col = 1.507687
Bank_Level_Parallism_Ready = 1.052726
write_to_read_ratio_blp_rw_average = 0.035788
GrpLevelPara = 1.384571 

BW Util details:
bwutil = 0.024015 
total_CMD = 144277861 
util_bw = 3464892 
Wasted_Col = 9805474 
Wasted_Row = 5336343 
Idle = 125671152 

BW Util Bottlenecks: 
RCDc_limit = 12545866 
RCDWRc_limit = 116173 
WTRc_limit = 470850 
RTWc_limit = 634559 
CCDLc_limit = 482404 
rwq = 0 
CCDLc_limit_alone = 432819 
WTRc_limit_alone = 454035 
RTWc_limit_alone = 601789 

Commands details: 
total_CMD = 144277861 
n_nop = 142212613 
Read = 839617 
Write = 0 
L2_Alloc = 0 
L2_WB = 26606 
n_act = 665249 
n_pre = 665233 
n_ref = 0 
n_req = 853948 
total_req = 866223 

Dual Bus Interface Util: 
issued_total_row = 1330482 
issued_total_col = 866223 
Row_Bus_Util =  0.009222 
CoL_Bus_Util = 0.006004 
Either_Row_CoL_Bus_Util = 0.014314 
Issued_on_Two_Bus_Simul_Util = 0.000911 
issued_two_Eff = 0.063652 
queue_avg = 0.877651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.877651
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142192961 n_act=673900 n_pre=673884 n_ref_event=0 n_req=866000 n_rd=851493 n_rd_L2_A=0 n_write=0 n_wr_bk=26671 bw_util=0.02435
n_activity=24917013 dram_eff=0.141
bk0: 55259a 140334253i bk1: 55254a 140329104i bk2: 56959a 140167675i bk3: 56030a 140237788i bk4: 53731a 140329812i bk5: 53184a 140401499i bk6: 52866a 140406998i bk7: 52746a 140431771i bk8: 53924a 140374482i bk9: 53587a 140433218i bk10: 52985a 140571181i bk11: 52632a 140577365i bk12: 50250a 140737514i bk13: 49029a 140853942i bk14: 51767a 140591875i bk15: 51290a 140597643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221836
Row_Buffer_Locality_read = 0.223206
Row_Buffer_Locality_write = 0.141449
Bank_Level_Parallism = 3.412925
Bank_Level_Parallism_Col = 1.525174
Bank_Level_Parallism_Ready = 1.055229
write_to_read_ratio_blp_rw_average = 0.036577
GrpLevelPara = 1.397542 

BW Util details:
bwutil = 0.024346 
total_CMD = 144277861 
util_bw = 3512656 
Wasted_Col = 9836498 
Wasted_Row = 5315453 
Idle = 125613254 

BW Util Bottlenecks: 
RCDc_limit = 12634215 
RCDWRc_limit = 114550 
WTRc_limit = 483370 
RTWc_limit = 684360 
CCDLc_limit = 498630 
rwq = 0 
CCDLc_limit_alone = 446051 
WTRc_limit_alone = 466130 
RTWc_limit_alone = 649021 

Commands details: 
total_CMD = 144277861 
n_nop = 142192961 
Read = 851493 
Write = 0 
L2_Alloc = 0 
L2_WB = 26671 
n_act = 673900 
n_pre = 673884 
n_ref = 0 
n_req = 866000 
total_req = 878164 

Dual Bus Interface Util: 
issued_total_row = 1347784 
issued_total_col = 878164 
Row_Bus_Util =  0.009342 
CoL_Bus_Util = 0.006087 
Either_Row_CoL_Bus_Util = 0.014451 
Issued_on_Two_Bus_Simul_Util = 0.000978 
issued_two_Eff = 0.067652 
queue_avg = 1.019790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01979
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142177959 n_act=679526 n_pre=679510 n_ref_event=0 n_req=872087 n_rd=857462 n_rd_L2_A=0 n_write=0 n_wr_bk=26826 bw_util=0.02452
n_activity=24883255 dram_eff=0.1421
bk0: 55812a 140225278i bk1: 55941a 140182050i bk2: 56596a 140151555i bk3: 57522a 140143343i bk4: 53254a 140407067i bk5: 54208a 140316057i bk6: 52465a 140441123i bk7: 53058a 140415005i bk8: 54542a 140353073i bk9: 53868a 140415176i bk10: 53510a 140542236i bk11: 53591a 140510223i bk12: 50184a 140749826i bk13: 50238a 140739676i bk14: 51361a 140614611i bk15: 51312a 140589997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220816
Row_Buffer_Locality_read = 0.222195
Row_Buffer_Locality_write = 0.139966
Bank_Level_Parallism = 3.447406
Bank_Level_Parallism_Col = 1.534412
Bank_Level_Parallism_Ready = 1.054742
write_to_read_ratio_blp_rw_average = 0.037252
GrpLevelPara = 1.404269 

BW Util details:
bwutil = 0.024516 
total_CMD = 144277861 
util_bw = 3537152 
Wasted_Col = 9844038 
Wasted_Row = 5269042 
Idle = 125627629 

BW Util Bottlenecks: 
RCDc_limit = 12698710 
RCDWRc_limit = 116260 
WTRc_limit = 484704 
RTWc_limit = 700107 
CCDLc_limit = 508622 
rwq = 0 
CCDLc_limit_alone = 454076 
WTRc_limit_alone = 467571 
RTWc_limit_alone = 662694 

Commands details: 
total_CMD = 144277861 
n_nop = 142177959 
Read = 857462 
Write = 0 
L2_Alloc = 0 
L2_WB = 26826 
n_act = 679526 
n_pre = 679510 
n_ref = 0 
n_req = 872087 
total_req = 884288 

Dual Bus Interface Util: 
issued_total_row = 1359036 
issued_total_col = 884288 
Row_Bus_Util =  0.009420 
CoL_Bus_Util = 0.006129 
Either_Row_CoL_Bus_Util = 0.014555 
Issued_on_Two_Bus_Simul_Util = 0.000994 
issued_two_Eff = 0.068299 
queue_avg = 1.050877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05088
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142207359 n_act=667781 n_pre=667765 n_ref_event=0 n_req=857031 n_rd=842418 n_rd_L2_A=0 n_write=0 n_wr_bk=26825 bw_util=0.0241
n_activity=24874443 dram_eff=0.1398
bk0: 54754a 140390319i bk1: 53647a 140441375i bk2: 55141a 140364098i bk3: 55560a 140339603i bk4: 53216a 140510733i bk5: 53232a 140485601i bk6: 52362a 140506381i bk7: 51629a 140556112i bk8: 53152a 140495363i bk9: 53051a 140531277i bk10: 53028a 140574075i bk11: 53590a 140518632i bk12: 48893a 140923704i bk13: 49489a 140886095i bk14: 50752a 140707116i bk15: 50922a 140650692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220832
Row_Buffer_Locality_read = 0.222400
Row_Buffer_Locality_write = 0.130432
Bank_Level_Parallism = 3.338313
Bank_Level_Parallism_Col = 1.508554
Bank_Level_Parallism_Ready = 1.054830
write_to_read_ratio_blp_rw_average = 0.034819
GrpLevelPara = 1.385819 

BW Util details:
bwutil = 0.024099 
total_CMD = 144277861 
util_bw = 3476972 
Wasted_Col = 9816740 
Wasted_Row = 5319987 
Idle = 125664162 

BW Util Bottlenecks: 
RCDc_limit = 12572428 
RCDWRc_limit = 118308 
WTRc_limit = 481029 
RTWc_limit = 619574 
CCDLc_limit = 483099 
rwq = 0 
CCDLc_limit_alone = 434463 
WTRc_limit_alone = 463888 
RTWc_limit_alone = 588079 

Commands details: 
total_CMD = 144277861 
n_nop = 142207359 
Read = 842418 
Write = 0 
L2_Alloc = 0 
L2_WB = 26825 
n_act = 667781 
n_pre = 667765 
n_ref = 0 
n_req = 857031 
total_req = 869243 

Dual Bus Interface Util: 
issued_total_row = 1335546 
issued_total_col = 869243 
Row_Bus_Util =  0.009257 
CoL_Bus_Util = 0.006025 
Either_Row_CoL_Bus_Util = 0.014351 
Issued_on_Two_Bus_Simul_Util = 0.000931 
issued_two_Eff = 0.064857 
queue_avg = 0.896328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.896328
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142195810 n_act=672643 n_pre=672627 n_ref_event=0 n_req=859535 n_rd=844976 n_rd_L2_A=0 n_write=0 n_wr_bk=26862 bw_util=0.02417
n_activity=24900527 dram_eff=0.1401
bk0: 54390a 140439602i bk1: 54635a 140446843i bk2: 55913a 140357985i bk3: 56007a 140303069i bk4: 52671a 140539246i bk5: 52368a 140592985i bk6: 51355a 140670780i bk7: 51753a 140643819i bk8: 53926a 140496922i bk9: 54195a 140450891i bk10: 53365a 140562684i bk11: 53517a 140562167i bk12: 49572a 140852676i bk13: 49569a 140883663i bk14: 50865a 140704543i bk15: 50875a 140722962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.217445
Row_Buffer_Locality_read = 0.218998
Row_Buffer_Locality_write = 0.127344
Bank_Level_Parallism = 3.309400
Bank_Level_Parallism_Col = 1.510481
Bank_Level_Parallism_Ready = 1.053216
write_to_read_ratio_blp_rw_average = 0.035069
GrpLevelPara = 1.387521 

BW Util details:
bwutil = 0.024171 
total_CMD = 144277861 
util_bw = 3487352 
Wasted_Col = 9859997 
Wasted_Row = 5315427 
Idle = 125615085 

BW Util Bottlenecks: 
RCDc_limit = 12663125 
RCDWRc_limit = 118117 
WTRc_limit = 488641 
RTWc_limit = 626891 
CCDLc_limit = 484416 
rwq = 0 
CCDLc_limit_alone = 436168 
WTRc_limit_alone = 471810 
RTWc_limit_alone = 595474 

Commands details: 
total_CMD = 144277861 
n_nop = 142195810 
Read = 844976 
Write = 0 
L2_Alloc = 0 
L2_WB = 26862 
n_act = 672643 
n_pre = 672627 
n_ref = 0 
n_req = 859535 
total_req = 871838 

Dual Bus Interface Util: 
issued_total_row = 1345270 
issued_total_col = 871838 
Row_Bus_Util =  0.009324 
CoL_Bus_Util = 0.006043 
Either_Row_CoL_Bus_Util = 0.014431 
Issued_on_Two_Bus_Simul_Util = 0.000936 
issued_two_Eff = 0.064867 
queue_avg = 0.842870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.84287
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142199312 n_act=671027 n_pre=671011 n_ref_event=0 n_req=860581 n_rd=846012 n_rd_L2_A=0 n_write=0 n_wr_bk=26808 bw_util=0.0242
n_activity=24862365 dram_eff=0.1404
bk0: 55654a 140333345i bk1: 55565a 140327934i bk2: 56158a 140237549i bk3: 55978a 140271811i bk4: 52758a 140446688i bk5: 52464a 140501013i bk6: 52215a 140530035i bk7: 51453a 140558032i bk8: 53818a 140466616i bk9: 53925a 140415639i bk10: 52655a 140589838i bk11: 52846a 140560060i bk12: 49378a 140828238i bk13: 49561a 140847106i bk14: 50950a 140652798i bk15: 50634a 140684807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220274
Row_Buffer_Locality_read = 0.221649
Row_Buffer_Locality_write = 0.140435
Bank_Level_Parallism = 3.370604
Bank_Level_Parallism_Col = 1.521888
Bank_Level_Parallism_Ready = 1.055245
write_to_read_ratio_blp_rw_average = 0.036640
GrpLevelPara = 1.393325 

BW Util details:
bwutil = 0.024198 
total_CMD = 144277861 
util_bw = 3491280 
Wasted_Col = 9830334 
Wasted_Row = 5307601 
Idle = 125648646 

BW Util Bottlenecks: 
RCDc_limit = 12614296 
RCDWRc_limit = 115356 
WTRc_limit = 480852 
RTWc_limit = 685521 
CCDLc_limit = 491696 
rwq = 0 
CCDLc_limit_alone = 438642 
WTRc_limit_alone = 463749 
RTWc_limit_alone = 649570 

Commands details: 
total_CMD = 144277861 
n_nop = 142199312 
Read = 846012 
Write = 0 
L2_Alloc = 0 
L2_WB = 26808 
n_act = 671027 
n_pre = 671011 
n_ref = 0 
n_req = 860581 
total_req = 872820 

Dual Bus Interface Util: 
issued_total_row = 1342038 
issued_total_col = 872820 
Row_Bus_Util =  0.009302 
CoL_Bus_Util = 0.006050 
Either_Row_CoL_Bus_Util = 0.014407 
Issued_on_Two_Bus_Simul_Util = 0.000945 
issued_two_Eff = 0.065579 
queue_avg = 0.983876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.983876
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142204796 n_act=669409 n_pre=669393 n_ref_event=0 n_req=855756 n_rd=841244 n_rd_L2_A=0 n_write=0 n_wr_bk=26672 bw_util=0.02406
n_activity=24869161 dram_eff=0.1396
bk0: 54406a 140474761i bk1: 54199a 140501387i bk2: 55430a 140352336i bk3: 55539a 140393545i bk4: 52480a 140578162i bk5: 52440a 140588492i bk6: 51394a 140624029i bk7: 51326a 140654842i bk8: 53896a 140499133i bk9: 53998a 140501684i bk10: 53124a 140622753i bk11: 53289a 140604917i bk12: 49947a 140852725i bk13: 49463a 140926612i bk14: 50040a 140852042i bk15: 50273a 140805951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.217769
Row_Buffer_Locality_read = 0.219362
Row_Buffer_Locality_write = 0.125413
Bank_Level_Parallism = 3.282683
Bank_Level_Parallism_Col = 1.503742
Bank_Level_Parallism_Ready = 1.051448
write_to_read_ratio_blp_rw_average = 0.034236
GrpLevelPara = 1.382947 

BW Util details:
bwutil = 0.024062 
total_CMD = 144277861 
util_bw = 3471664 
Wasted_Col = 9840274 
Wasted_Row = 5312119 
Idle = 125653804 

BW Util Bottlenecks: 
RCDc_limit = 12615562 
RCDWRc_limit = 118456 
WTRc_limit = 488387 
RTWc_limit = 600148 
CCDLc_limit = 481402 
rwq = 0 
CCDLc_limit_alone = 433386 
WTRc_limit_alone = 470803 
RTWc_limit_alone = 569716 

Commands details: 
total_CMD = 144277861 
n_nop = 142204796 
Read = 841244 
Write = 0 
L2_Alloc = 0 
L2_WB = 26672 
n_act = 669409 
n_pre = 669393 
n_ref = 0 
n_req = 855756 
total_req = 867916 

Dual Bus Interface Util: 
issued_total_row = 1338802 
issued_total_col = 867916 
Row_Bus_Util =  0.009279 
CoL_Bus_Util = 0.006016 
Either_Row_CoL_Bus_Util = 0.014369 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.064471 
queue_avg = 0.828868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.828868
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142211261 n_act=666222 n_pre=666206 n_ref_event=0 n_req=852019 n_rd=837444 n_rd_L2_A=0 n_write=0 n_wr_bk=26838 bw_util=0.02396
n_activity=24907454 dram_eff=0.1388
bk0: 53831a 140587807i bk1: 53710a 140570807i bk2: 55706a 140378838i bk3: 56205a 140337273i bk4: 52500a 140626902i bk5: 53025a 140573795i bk6: 50966a 140735532i bk7: 50850a 140772909i bk8: 53545a 140580620i bk9: 53585a 140566792i bk10: 52387a 140747448i bk11: 52021a 140752845i bk12: 48866a 140981398i bk13: 48664a 141011314i bk14: 50769a 140839518i bk15: 50814a 140814330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218078
Row_Buffer_Locality_read = 0.219602
Row_Buffer_Locality_write = 0.130566
Bank_Level_Parallism = 3.219865
Bank_Level_Parallism_Col = 1.497093
Bank_Level_Parallism_Ready = 1.050840
write_to_read_ratio_blp_rw_average = 0.034431
GrpLevelPara = 1.377851 

BW Util details:
bwutil = 0.023962 
total_CMD = 144277861 
util_bw = 3457128 
Wasted_Col = 9851265 
Wasted_Row = 5341976 
Idle = 125627492 

BW Util Bottlenecks: 
RCDc_limit = 12595793 
RCDWRc_limit = 118877 
WTRc_limit = 482727 
RTWc_limit = 601118 
CCDLc_limit = 478082 
rwq = 0 
CCDLc_limit_alone = 430937 
WTRc_limit_alone = 466073 
RTWc_limit_alone = 570627 

Commands details: 
total_CMD = 144277861 
n_nop = 142211261 
Read = 837444 
Write = 0 
L2_Alloc = 0 
L2_WB = 26838 
n_act = 666222 
n_pre = 666206 
n_ref = 0 
n_req = 852019 
total_req = 864282 

Dual Bus Interface Util: 
issued_total_row = 1332428 
issued_total_col = 864282 
Row_Bus_Util =  0.009235 
CoL_Bus_Util = 0.005990 
Either_Row_CoL_Bus_Util = 0.014324 
Issued_on_Two_Bus_Simul_Util = 0.000902 
issued_two_Eff = 0.062958 
queue_avg = 0.794526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.794526
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142227163 n_act=661982 n_pre=661966 n_ref_event=0 n_req=842388 n_rd=827769 n_rd_L2_A=0 n_write=0 n_wr_bk=26994 bw_util=0.0237
n_activity=24829144 dram_eff=0.1377
bk0: 53394a 140595266i bk1: 53148a 140585421i bk2: 55509a 140383393i bk3: 54716a 140489336i bk4: 52861a 140544452i bk5: 51830a 140645265i bk6: 50632a 140755083i bk7: 49753a 140824204i bk8: 52397a 140628891i bk9: 51315a 140715183i bk10: 52392a 140690149i bk11: 52032a 140731786i bk12: 49093a 140943735i bk13: 48183a 141017902i bk14: 50760a 140809771i bk15: 49754a 140893384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214172
Row_Buffer_Locality_read = 0.215706
Row_Buffer_Locality_write = 0.127300
Bank_Level_Parallism = 3.213050
Bank_Level_Parallism_Col = 1.491494
Bank_Level_Parallism_Ready = 1.051378
write_to_read_ratio_blp_rw_average = 0.033498
GrpLevelPara = 1.373487 

BW Util details:
bwutil = 0.023698 
total_CMD = 144277861 
util_bw = 3419052 
Wasted_Col = 9817198 
Wasted_Row = 5332720 
Idle = 125708891 

BW Util Bottlenecks: 
RCDc_limit = 12554087 
RCDWRc_limit = 119524 
WTRc_limit = 496111 
RTWc_limit = 576270 
CCDLc_limit = 461838 
rwq = 0 
CCDLc_limit_alone = 415636 
WTRc_limit_alone = 478365 
RTWc_limit_alone = 547814 

Commands details: 
total_CMD = 144277861 
n_nop = 142227163 
Read = 827769 
Write = 0 
L2_Alloc = 0 
L2_WB = 26994 
n_act = 661982 
n_pre = 661966 
n_ref = 0 
n_req = 842388 
total_req = 854763 

Dual Bus Interface Util: 
issued_total_row = 1323948 
issued_total_col = 854763 
Row_Bus_Util =  0.009176 
CoL_Bus_Util = 0.005924 
Either_Row_CoL_Bus_Util = 0.014214 
Issued_on_Two_Bus_Simul_Util = 0.000887 
issued_two_Eff = 0.062424 
queue_avg = 0.746236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.746236
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144277861 n_nop=142231851 n_act=658074 n_pre=658058 n_ref_event=0 n_req=839145 n_rd=824732 n_rd_L2_A=0 n_write=0 n_wr_bk=26831 bw_util=0.02361
n_activity=24823312 dram_eff=0.1372
bk0: 53535a 140664233i bk1: 54085a 140650303i bk2: 54459a 140598702i bk3: 54500a 140582376i bk4: 52196a 140727089i bk5: 52073a 140748156i bk6: 49803a 140908775i bk7: 50925a 140843696i bk8: 50917a 140865789i bk9: 52030a 140795993i bk10: 51656a 140857984i bk11: 51477a 140877589i bk12: 48546a 141082888i bk13: 48834a 141085161i bk14: 49772a 140970318i bk15: 49924a 140959956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215792
Row_Buffer_Locality_read = 0.217411
Row_Buffer_Locality_write = 0.123153
Bank_Level_Parallism = 3.103118
Bank_Level_Parallism_Col = 1.483667
Bank_Level_Parallism_Ready = 1.051132
write_to_read_ratio_blp_rw_average = 0.033410
GrpLevelPara = 1.366809 

BW Util details:
bwutil = 0.023609 
total_CMD = 144277861 
util_bw = 3406252 
Wasted_Col = 9814463 
Wasted_Row = 5346864 
Idle = 125710282 

BW Util Bottlenecks: 
RCDc_limit = 12511520 
RCDWRc_limit = 119107 
WTRc_limit = 473208 
RTWc_limit = 560568 
CCDLc_limit = 459033 
rwq = 0 
CCDLc_limit_alone = 414017 
WTRc_limit_alone = 456337 
RTWc_limit_alone = 532423 

Commands details: 
total_CMD = 144277861 
n_nop = 142231851 
Read = 824732 
Write = 0 
L2_Alloc = 0 
L2_WB = 26831 
n_act = 658074 
n_pre = 658058 
n_ref = 0 
n_req = 839145 
total_req = 851563 

Dual Bus Interface Util: 
issued_total_row = 1316132 
issued_total_col = 851563 
Row_Bus_Util =  0.009122 
CoL_Bus_Util = 0.005902 
Either_Row_CoL_Bus_Util = 0.014181 
Issued_on_Two_Bus_Simul_Util = 0.000843 
issued_two_Eff = 0.059474 
queue_avg = 0.679327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.679327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3115010, Miss = 415033, Miss_rate = 0.133, Pending_hits = 745, Reservation_fails = 1698
L2_cache_bank[1]: Access = 3060385, Miss = 436697, Miss_rate = 0.143, Pending_hits = 907, Reservation_fails = 2069
L2_cache_bank[2]: Access = 3185699, Miss = 444878, Miss_rate = 0.140, Pending_hits = 1393, Reservation_fails = 2481
L2_cache_bank[3]: Access = 3183578, Miss = 421486, Miss_rate = 0.132, Pending_hits = 578, Reservation_fails = 1658
L2_cache_bank[4]: Access = 3111013, Miss = 418125, Miss_rate = 0.134, Pending_hits = 508, Reservation_fails = 1002
L2_cache_bank[5]: Access = 3188833, Miss = 421897, Miss_rate = 0.132, Pending_hits = 461, Reservation_fails = 100
L2_cache_bank[6]: Access = 3144658, Miss = 427959, Miss_rate = 0.136, Pending_hits = 749, Reservation_fails = 917
L2_cache_bank[7]: Access = 3135751, Miss = 423990, Miss_rate = 0.135, Pending_hits = 718, Reservation_fails = 19
L2_cache_bank[8]: Access = 3086161, Miss = 427964, Miss_rate = 0.139, Pending_hits = 881, Reservation_fails = 12842
L2_cache_bank[9]: Access = 3032683, Miss = 429958, Miss_rate = 0.142, Pending_hits = 809, Reservation_fails = 220
L2_cache_bank[10]: Access = 3177232, Miss = 421488, Miss_rate = 0.133, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[11]: Access = 3135344, Miss = 421337, Miss_rate = 0.134, Pending_hits = 521, Reservation_fails = 1596
L2_cache_bank[12]: Access = 3251163, Miss = 422270, Miss_rate = 0.130, Pending_hits = 450, Reservation_fails = 157
L2_cache_bank[13]: Access = 3201819, Miss = 423098, Miss_rate = 0.132, Pending_hits = 452, Reservation_fails = 0
L2_cache_bank[14]: Access = 3214407, Miss = 423769, Miss_rate = 0.132, Pending_hits = 636, Reservation_fails = 887
L2_cache_bank[15]: Access = 3313369, Miss = 422630, Miss_rate = 0.128, Pending_hits = 679, Reservation_fails = 776
L2_cache_bank[16]: Access = 3161266, Miss = 420949, Miss_rate = 0.133, Pending_hits = 705, Reservation_fails = 2350
L2_cache_bank[17]: Access = 3165913, Miss = 420702, Miss_rate = 0.133, Pending_hits = 492, Reservation_fails = 224
L2_cache_bank[18]: Access = 3544478, Miss = 418787, Miss_rate = 0.118, Pending_hits = 511, Reservation_fails = 1206
L2_cache_bank[19]: Access = 3160222, Miss = 419083, Miss_rate = 0.133, Pending_hits = 491, Reservation_fails = 586
L2_cache_bank[20]: Access = 3215160, Miss = 417209, Miss_rate = 0.130, Pending_hits = 557, Reservation_fails = 308
L2_cache_bank[21]: Access = 3056737, Miss = 410956, Miss_rate = 0.134, Pending_hits = 505, Reservation_fails = 0
L2_cache_bank[22]: Access = 3088823, Miss = 411077, Miss_rate = 0.133, Pending_hits = 507, Reservation_fails = 82
L2_cache_bank[23]: Access = 3114165, Miss = 414062, Miss_rate = 0.133, Pending_hits = 451, Reservation_fails = 2129
L2_total_cache_accesses = 76043869
L2_total_cache_misses = 10135404
L2_total_cache_miss_rate = 0.1333
L2_total_cache_pending_hits = 15270
L2_total_cache_reservation_fails = 33307
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65097034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4696720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5433570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15201
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 796161
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3247
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 75242521
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801348
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 263
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15662
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17382
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=76043869
icnt_total_pkts_simt_to_mem=76043869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 76043869
Req_Network_cycles = 56260331
Req_Network_injected_packets_per_cycle =       1.3516 
Req_Network_conflicts_per_cycle =       0.6214
Req_Network_conflicts_per_cycle_util =       2.5460
Req_Bank_Level_Parallism =       5.5377
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0373
Req_Network_out_buffer_full_per_cycle =       0.0096
Req_Network_out_buffer_avg_util =       0.7308

Reply_Network_injected_packets_num = 76043869
Reply_Network_cycles = 56260331
Reply_Network_injected_packets_per_cycle =        1.3516
Reply_Network_conflicts_per_cycle =        1.1695
Reply_Network_conflicts_per_cycle_util =       4.7912
Reply_Bank_Level_Parallism =       5.5374
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2748
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0451
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 13 hrs, 24 min, 34 sec (134674 sec)
gpgpu_simulation_rate = 4235 (inst/sec)
gpgpu_simulation_rate = 417 (cycle/sec)
gpgpu_silicon_slowdown = 3273381x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc760b73c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b730..

GPGPU-Sim PTX: cudaLaunch for 0x0x560df8bd0dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 12978
gpu_sim_insn = 7763472
gpu_ipc =     598.2025
gpu_tot_sim_cycle = 56273309
gpu_tot_sim_insn = 578231061
gpu_tot_ipc =      10.2754
gpu_tot_issued_cta = 7136
gpu_occupancy = 91.9527% 
gpu_tot_occupancy = 32.9338% 
max_total_param_size = 0
gpu_stall_dramfull = 2313073
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.4022
partiton_level_parallism_total  =       1.3523
partiton_level_parallism_util =       8.1874
partiton_level_parallism_util_total  =       5.6655
L2_BW  =     192.2889 GB/Sec
L2_BW_total  =      59.0705 GB/Sec
gpu_total_sim_rate=4289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5098361, Miss = 3200403, Miss_rate = 0.628, Pending_hits = 35509, Reservation_fails = 1930452
	L1D_cache_core[1]: Access = 5125288, Miss = 3252710, Miss_rate = 0.635, Pending_hits = 41500, Reservation_fails = 1977088
	L1D_cache_core[2]: Access = 4427242, Miss = 2797915, Miss_rate = 0.632, Pending_hits = 44726, Reservation_fails = 1994246
	L1D_cache_core[3]: Access = 4111924, Miss = 2588574, Miss_rate = 0.630, Pending_hits = 42595, Reservation_fails = 1807650
	L1D_cache_core[4]: Access = 3632254, Miss = 2160285, Miss_rate = 0.595, Pending_hits = 34392, Reservation_fails = 1917330
	L1D_cache_core[5]: Access = 3220581, Miss = 1875197, Miss_rate = 0.582, Pending_hits = 28226, Reservation_fails = 1569586
	L1D_cache_core[6]: Access = 3941056, Miss = 2497356, Miss_rate = 0.634, Pending_hits = 48956, Reservation_fails = 1877784
	L1D_cache_core[7]: Access = 4404883, Miss = 2837317, Miss_rate = 0.644, Pending_hits = 51347, Reservation_fails = 2062395
	L1D_cache_core[8]: Access = 4116735, Miss = 2574075, Miss_rate = 0.625, Pending_hits = 47285, Reservation_fails = 1762952
	L1D_cache_core[9]: Access = 3700137, Miss = 2282354, Miss_rate = 0.617, Pending_hits = 42332, Reservation_fails = 1822545
	L1D_cache_core[10]: Access = 4059224, Miss = 2509907, Miss_rate = 0.618, Pending_hits = 45145, Reservation_fails = 1977610
	L1D_cache_core[11]: Access = 4400744, Miss = 2727160, Miss_rate = 0.620, Pending_hits = 52724, Reservation_fails = 2070326
	L1D_cache_core[12]: Access = 3779981, Miss = 2277074, Miss_rate = 0.602, Pending_hits = 41256, Reservation_fails = 1833808
	L1D_cache_core[13]: Access = 4040985, Miss = 2555537, Miss_rate = 0.632, Pending_hits = 49851, Reservation_fails = 2077778
	L1D_cache_core[14]: Access = 3389618, Miss = 1967211, Miss_rate = 0.580, Pending_hits = 34512, Reservation_fails = 1727285
	L1D_cache_core[15]: Access = 4323185, Miss = 2789529, Miss_rate = 0.645, Pending_hits = 55505, Reservation_fails = 2313426
	L1D_cache_core[16]: Access = 3642193, Miss = 2238762, Miss_rate = 0.615, Pending_hits = 42090, Reservation_fails = 1819217
	L1D_cache_core[17]: Access = 3340811, Miss = 1953776, Miss_rate = 0.585, Pending_hits = 36588, Reservation_fails = 1624389
	L1D_cache_core[18]: Access = 3856654, Miss = 2361332, Miss_rate = 0.612, Pending_hits = 47887, Reservation_fails = 1920704
	L1D_cache_core[19]: Access = 3852843, Miss = 2414272, Miss_rate = 0.627, Pending_hits = 44776, Reservation_fails = 2049052
	L1D_cache_core[20]: Access = 4038061, Miss = 2556783, Miss_rate = 0.633, Pending_hits = 48721, Reservation_fails = 1980709
	L1D_cache_core[21]: Access = 4421054, Miss = 2853367, Miss_rate = 0.645, Pending_hits = 56739, Reservation_fails = 2208420
	L1D_cache_core[22]: Access = 4833977, Miss = 3000766, Miss_rate = 0.621, Pending_hits = 49189, Reservation_fails = 2292564
	L1D_cache_core[23]: Access = 4557694, Miss = 2669986, Miss_rate = 0.586, Pending_hits = 41847, Reservation_fails = 1985291
	L1D_cache_core[24]: Access = 3924674, Miss = 2398462, Miss_rate = 0.611, Pending_hits = 40443, Reservation_fails = 1901764
	L1D_cache_core[25]: Access = 4387814, Miss = 2708661, Miss_rate = 0.617, Pending_hits = 51326, Reservation_fails = 1924312
	L1D_cache_core[26]: Access = 3603714, Miss = 2225996, Miss_rate = 0.618, Pending_hits = 38056, Reservation_fails = 1910507
	L1D_cache_core[27]: Access = 3136294, Miss = 1835750, Miss_rate = 0.585, Pending_hits = 28831, Reservation_fails = 1636348
	L1D_cache_core[28]: Access = 4228608, Miss = 2705554, Miss_rate = 0.640, Pending_hits = 60660, Reservation_fails = 2209524
	L1D_cache_core[29]: Access = 4214632, Miss = 2557204, Miss_rate = 0.607, Pending_hits = 43583, Reservation_fails = 1851345
	L1D_total_cache_accesses = 121811221
	L1D_total_cache_misses = 75373275
	L1D_total_cache_miss_rate = 0.6188
	L1D_total_cache_pending_hits = 1326597
	L1D_total_cache_reservation_fails = 58036407
	L1D_cache_data_port_util = 0.073
	L1D_cache_fill_port_util = 0.121
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44383653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1326566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62659793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58022884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12639852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1326567
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 727696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 121009864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801357

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 582011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15955775
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 41485098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 8415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5108
ctas_completed 7136, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
678237, 232464, 764027, 93645, 741868, 145076, 808563, 124484, 150831, 42980, 91536, 154847, 41658, 45226, 52950, 218191, 60864, 79442, 165876, 78316, 85676, 78006, 69118, 68552, 127448, 95460, 125496, 103314, 114870, 115124, 100542, 78483, 
gpgpu_n_tot_thrd_icount = 3539698848
gpgpu_n_tot_w_icount = 110615589
gpgpu_n_stall_shd_mem = 49820919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75299644
gpgpu_n_mem_write_global = 801357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 129771269
gpgpu_n_store_insn = 1356935
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6393856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 46696518
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3124401
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1894733	W0_Idle:686906474	W0_Scoreboard:1680749136	W1:45915652	W2:15923528	W3:9183435	W4:6047439	W5:4081945	W6:3157821	W7:2759964	W8:2363418	W9:1868140	W10:1520468	W11:1399549	W12:1226459	W13:1080931	W14:1001595	W15:912488	W16:841178	W17:782803	W18:722761	W19:692714	W20:638159	W21:633310	W22:610553	W23:602694	W24:595326	W25:579553	W26:552300	W27:535317	W28:514131	W29:511291	W30:530357	W31:574939	W32:2255371
single_issue_nums: WS0:26551145	WS1:27315436	WS2:30488763	WS3:26260245	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 602397152 {8:75299644,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32054280 {40:801357,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3011985760 {40:75299644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6410856 {8:801357,}
maxmflatency = 9395 
max_icnt2mem_latency = 6140 
maxmrqlatency = 4370 
max_icnt2sh_latency = 281 
averagemflatency = 348 
avg_icnt2mem_latency = 107 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 6 
mrq_lat_table:6814946 	70229 	142910 	316282 	414293 	352258 	503276 	766004 	742641 	183260 	10523 	1009 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46440076 	23300683 	3356562 	2418107 	501451 	84053 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	59742703 	5875629 	4208591 	2589529 	2825755 	634128 	224087 	579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	42555365 	17131740 	9295592 	4473942 	1960859 	627750 	55665 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43210 	12139 	279 	611 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        63        63        64        67        53        53        48        48        64        64 
dram[1]:        64        64        64        64        64        64        63        64        66        66        52        52        48        48        64        64 
dram[2]:        64        64        64        64        64        64        64        64        65        68        56        52        52        52        64        64 
dram[3]:        64        64        64        64        64        64        64        64        68        66        52        52        52        52        64        64 
dram[4]:        64        64        64        64        64        64        64        64        68        68        52        52        52        52        64        64 
dram[5]:        64        64        64        64        64        64        64        64        66        66        49        53        52        52        50        39 
dram[6]:        64        64        64        64        64        64        64        64        68        67        53        53        52        52        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        70        53        52        52        52        64        48 
dram[8]:        64        64        64        64        64        64        64        64        67        65        52        52        52        52        50        39 
dram[9]:        64        64        64        64        64        64        64        64        68        69        60        52        52        52        64        64 
dram[10]:        64        64        64        64        64        64        64        64        65        65        52        57        52        52        64        64 
dram[11]:        64        64        64        64        64        64        64        64        68        67        52        56        52        52        64        64 
maximum service time to same row:
dram[0]:  10523241   7257974   1454962   1448575   3342996   3336174   1374612   2195421   6251312    795940   1693914   1007256    702294    696604   2017172   2020711 
dram[1]:   9724352   5341224   1442462   1436152   3330370   2983804   2195405   1801343   3709866   3704207   1366833   1366414    690709    685835   2023654   2026217 
dram[2]:   7256378   9323307   1429833    883307   2777171   3309945   2195652   1801166   5291129   1097006   1364786   1364982    680327    675025   2029989   2033176 
dram[3]:  10498843  10495723    877368   1412502   3302955   3296567   2195634   2195399    618086    759690   1363962   1362537    669729    664417   2035337   2039751 
dram[4]:   7255804  10488655   1406604   1400687   3287553   3279816   3475927   3847896    754161    748242   1361519   1689009    658536    652433   2042952   1476548 
dram[5]:   7255212   7255025   1394568   1388210   3920637   3917344   2551986   2552170    742514   1086458   1359474   1359877    645924    640022   2047105   2049059 
dram[6]:   9288535   9678450   1381072   1374350   3913842   3910514   2614048   1800533   1121055    722673   1358729   1357785    634737    628244   2052006   2056980 
dram[7]:   7727747   7254454   1368503   1363389   5546868   3331158   2552098   2552075   1082501    712294   1356971   1356559    621907   7581937   2059712   2060212 
dram[8]:  10463893   9964493   1427075   1350536   3900096   3897001   2552499   5974155    705967   3593946   1355740   1355329    609656    604366   2062946   2065872 
dram[9]:   7709918   7705754   1344010   1338516   3893704   3889993   2552443   2552392    692876    687388   1354922   1354503    597612    592296   4401523   2071354 
dram[10]:  10444481   7696832   1332822   1325877   4460130   4457263   2552387   2552440   5279317   3467839   2102045   2102252   1122076   1116372   2074085   2076432 
dram[11]:   7692465   9634022   1319127   1313176   4453569   4450475   2328808   1483050   1061389   1056714   2102449   1352860   1110464   1105170   2079372   2081293 
average row accesses per activate:
dram[0]:  1.266083  1.302319  1.272725  1.294042  1.284751  1.291327  1.276101  1.309923  1.270939  1.305706  1.282543  1.300581  1.286996  1.294687  1.286169  1.309431 
dram[1]:  1.301685  1.291790  1.294146  1.281571  1.274827  1.274863  1.302205  1.277971  1.309849  1.282846  1.304634  1.284118  1.285163  1.300646  1.288868  1.282505 
dram[2]:  1.274907  1.278209  1.281693  1.286273  1.276921  1.282453  1.275962  1.285037  1.276229  1.282085  1.280415  1.281581  1.301943  1.299202  1.300581  1.305470 
dram[3]:  1.288455  1.285532  1.297541  1.282423  1.288912  1.282090  1.281099  1.280625  1.292293  1.276462  1.287330  1.279498  1.300999  1.283900  1.297687  1.282539 
dram[4]:  1.291965  1.288963  1.287907  1.293170  1.289668  1.294476  1.270435  1.285588  1.275482  1.286180  1.279078  1.286071  1.283984  1.296578  1.276588  1.273000 
dram[5]:  1.281310  1.266114  1.289805  1.285397  1.302179  1.298029  1.286480  1.282878  1.285076  1.285340  1.284410  1.276704  1.300126  1.292918  1.273234  1.272649 
dram[6]:  1.265717  1.265071  1.285146  1.277325  1.279896  1.282140  1.279921  1.285533  1.286936  1.280753  1.287278  1.285505  1.285733  1.287046  1.268895  1.270388 
dram[7]:  1.286191  1.296278  1.289826  1.283440  1.276902  1.280825  1.292643  1.273453  1.292900  1.288962  1.282445  1.286739  1.279086  1.294078  1.272162  1.268171 
dram[8]:  1.266629  1.277816  1.270141  1.277907  1.289274  1.284688  1.267827  1.275723  1.279696  1.290879  1.284476  1.277801  1.297784  1.301335  1.268350  1.273019 
dram[9]:  1.273075  1.269094  1.271849  1.270903  1.284247  1.281821  1.284800  1.282623  1.292812  1.280499  1.285680  1.276995  1.283512  1.290238  1.278379  1.285352 
dram[10]:  1.272503  1.262619  1.262939  1.263205  1.276043  1.276038  1.280365  1.275473  1.274080  1.269042  1.276157  1.275290  1.286214  1.283649  1.282362  1.275236 
dram[11]:  1.267399  1.276661  1.269050  1.273966  1.284442  1.284228  1.269904  1.284793  1.262378  1.274886  1.279840  1.279124  1.283588  1.291824  1.265264  1.284189 
average row locality = 10317650/8041170 = 1.283103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53379     55961     54768     57635     52455     55022     51409     53943     52068     55191     52854     55095     48323     51150     50118     52899 
dram[1]:     57825     54647     58855     56114     55164     52259     54279     51681     56169     53423     56936     52892     52199     50435     53753     50436 
dram[2]:     53722     54476     55998     56139     52111     52379     50902     51739     53044     53282     52151     52692     50091     50249     50483     51273 
dram[3]:     55347     55342     57036     56110     53795     53248     52931     52811     53988     53651     53039     52684     50328     49105     51835     51358 
dram[4]:     55900     56030     56680     57602     53318     54272     52529     53122     54606     53932     53562     53643     50264     50323     51430     51380 
dram[5]:     54842     53735     55221     55640     53281     53296     52426     51693     53216     53115     53076     53639     48977     49573     50816     50986 
dram[6]:     54482     54719     55997     56087     52737     52433     51420     51817     53991     54259     53413     53565     49660     49653     50930     50942 
dram[7]:     55738     55649     56239     56058     52822     52528     52279     51517     53882     53989     52703     52894     49462     49645     51015     50698 
dram[8]:     54490     54283     55510     55623     52544     52504     51459     51390     53962     54062     53172     53337     50031     49551     50104     50337 
dram[9]:     53915     53795     55790     56290     52564     53089     51031     50914     53609     53649     52443     52070     48952     48748     50834     50879 
dram[10]:     53478     53232     55597     54804     52925     51895     50696     49817     52461     51380     52440     52080     49174     48268     50825     49826 
dram[11]:     53619     54169     54545     54585     52260     52137     49867     50989     50983     52094     51704     51525     48627     48910     49844     49992 
total dram reads = 10143703
bank skew: 58855/48268 = 1.22
chip skew: 867067/825850 = 1.05
number of total write accesses:
dram[0]:      1780      1805      1971      1960      1724      1732      1546      1532      1592      1629      1606      1607      1460      1466      1562      1521 
dram[1]:      1854      1782      2038      1973      1754      1774      1543      1550      1598      1548      1639      1581      1472      1450      1643      1519 
dram[2]:      1814      1855      1999      1944      1757      1703      1523      1551      1618      1615      1612      1572      1494      1427      1536      1586 
dram[3]:      1799      1874      2007      1985      1656      1766      1549      1552      1590      1641      1607      1596      1440      1448      1558      1603 
dram[4]:      1846      1858      1975      1954      1747      1807      1485      1529      1657      1610      1612      1659      1420      1472      1624      1571 
dram[5]:      1844      1849      1977      2025      1700      1798      1555      1510      1597      1587      1671      1653      1410      1496      1610      1543 
dram[6]:      1854      1851      2020      2055      1782      1724      1491      1513      1665      1635      1589      1626      1443      1474      1612      1528 
dram[7]:      1828      1816      2028      1960      1803      1729      1558      1565      1587      1659      1593      1637      1495      1449      1548      1553 
dram[8]:      1835      1857      2018      1922      1734      1778      1521      1501      1621      1606      1601      1653      1513      1427      1557      1528 
dram[9]:      1795      1855      1967      2057      1761      1745      1479      1536      1593      1665      1619      1645      1465      1459      1599      1598 
dram[10]:      1873      1917      2032      1974      1774      1754      1561      1500      1652      1640      1617      1627      1508      1468      1545      1552 
dram[11]:      1888      1854      1986      1949      1766      1732      1482      1522      1614      1656      1598      1598      1517      1495      1609      1565 
total dram writes = 321144
bank skew: 2057/1410 = 1.46
chip skew: 26994/26493 = 1.02
average mf latency per bank:
dram[0]:       3231      4055      2048      2918      2080      2802      1847      2733      1775      2438      1678      2426      3797      5993      3927      5163
dram[1]:       3420      3311      2184      1887      2117      1846      2045      1790      1799      1653      1787      1619      4208      3445      4234      4071
dram[2]:       2973      3276      1871      1855      1887      1871      1812      1793      1620      1646      1557      1574      3740      4094      3616      3753
dram[3]:       3496      3062      2118      1935      2043      1812      1973      1791      1847      1684      1734      1597      3704      3848      4392      3648
dram[4]:       3507      3171      2499      2016      2344      1979      2184      1901      1997      1817      1883      1677      4835      3603      4116      3847
dram[5]:       2999      3161      1908      1902      1875      1961      1694      1747      1666      1591      1545      1586      3730      3523      3968      3745
dram[6]:       3079      3143      1881      1868      2058      1964      1815      1789      1625      1646      1616      1570      3967      4095      3777      3807
dram[7]:       3054      3264      1999      2021      1856      1999      1821      1901      1607      1718      1638      1705      4052      4362      3804      4216
dram[8]:       2943      3221      1928      1958      1889      1958      1791      1840      1616      1598      1561      1532      3838      3694      3746      3637
dram[9]:       3182      3242      1931      1902      1831      1795      3758      1730      1649      1537      1533      1549      4317      4147      3613      3342
dram[10]:       3390      2979      1773      1832      1806      1867      1724      1794      1622      1669      1611      1577      4372      3663      3247      3469
dram[11]:       2787      2957      1929      1869      1859      1882      1758      1768      1670      1610      1549      1565      4122      4084      3326      3439
maximum mf latency per bank:
dram[0]:       9129      8057      9005      7754      9395      8383      9299      8019      9235      8023      8216      8418      8939      8202      8483      7823
dram[1]:       6809      7319      6946      7110      7951      7982      7877      7866      7539      7642      7573      7141      7837      7519      7080      7190
dram[2]:       7107      8446      7332      7841      8036      7796      8258      8629      7457      8337      7147      8469      7580      8003      7218      8096
dram[3]:       6835      7206      6945      6991      7540      7741      8158      7703      7666      7322      6904      6459      8057      7208      7501      6928
dram[4]:       8912      9292      7792      8493      8839      8274      8681      7884      7983      8168      8507      7974      8672      8357      7880      7764
dram[5]:       7439      7670      7045      8065      7456      7314      7330      8002      7148      8089      7901      7644      7096      7323      7064      7157
dram[6]:       7103      7895      7748      7858      7805      8368      7139      7858      8010      8165      7721      8073      7489      8555      8078      7421
dram[7]:       7563      7562      7091      7300      7731      7632      7156      7928      8106      8491      7455      7841      6819      7566      6889      7220
dram[8]:       7683      7953      7071      7827      7710      8454      8393      7701      7607      7697      8201      7579      7596      7117      7334      7441
dram[9]:       7716      6930      6947      6530      7522      8049      8945      7141      7708      7217      7797      7471      8303      6965      7207      7112
dram[10]:       7509      7691      6664      7368      7617      8278      7889      7958      7365      7692      6562      8134      7833      7435      7025      7060
dram[11]:       7456      7415      6886      7062      7619      7631      7354      7929      7065      8042      7226      7445      7891      7749      6922      7280

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142228318 n_act=671804 n_pre=671788 n_ref_event=0 n_req=866395 n_rd=852270 n_rd_L2_A=0 n_write=0 n_wr_bk=26493 bw_util=0.02436
n_activity=24925336 dram_eff=0.141
bk0: 53379a 140509503i bk1: 55961a 140278314i bk2: 54768a 140347216i bk3: 57635a 140150529i bk4: 52455a 140551444i bk5: 55022a 140313908i bk6: 51409a 140610765i bk7: 53943a 140431186i bk8: 52068a 140627533i bk9: 55191a 140372195i bk10: 52854a 140605144i bk11: 55095a 140389096i bk12: 48323a 141014163i bk13: 51150a 140718331i bk14: 50118a 140836326i bk15: 52899a 140551798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224611
Row_Buffer_Locality_read = 0.226093
Row_Buffer_Locality_write = 0.135221
Bank_Level_Parallism = 3.387685
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.055064
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024357 
total_CMD = 144311141 
util_bw = 3515052 
Wasted_Col = 9835810 
Wasted_Row = 5330313 
Idle = 125629966 

BW Util Bottlenecks: 
RCDc_limit = 12601743 
RCDWRc_limit = 114744 
WTRc_limit = 458778 
RTWc_limit = 668617 
CCDLc_limit = 504233 
rwq = 0 
CCDLc_limit_alone = 451240 
WTRc_limit_alone = 441849 
RTWc_limit_alone = 632553 

Commands details: 
total_CMD = 144311141 
n_nop = 142228318 
Read = 852270 
Write = 0 
L2_Alloc = 0 
L2_WB = 26493 
n_act = 671804 
n_pre = 671788 
n_ref = 0 
n_req = 866395 
total_req = 878763 

Dual Bus Interface Util: 
issued_total_row = 1343592 
issued_total_col = 878763 
Row_Bus_Util =  0.009310 
CoL_Bus_Util = 0.006089 
Either_Row_CoL_Bus_Util = 0.014433 
Issued_on_Two_Bus_Simul_Util = 0.000967 
issued_two_Eff = 0.066992 
queue_avg = 1.092490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09249
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142198865 n_act=683408 n_pre=683392 n_ref_event=0 n_req=881566 n_rd=867067 n_rd_L2_A=0 n_write=0 n_wr_bk=26718 bw_util=0.02477
n_activity=24922002 dram_eff=0.1435
bk0: 57825a 140081505i bk1: 54647a 140401931i bk2: 58855a 139951078i bk3: 56114a 140219455i bk4: 55164a 140146525i bk5: 52259a 140502395i bk6: 54279a 140295294i bk7: 51681a 140516030i bk8: 56169a 140193339i bk9: 53423a 140423324i bk10: 56936a 140135400i bk11: 52892a 140541785i bk12: 52199a 140494179i bk13: 50435a 140733643i bk14: 53753a 140401517i bk15: 50436a 140709903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224791
Row_Buffer_Locality_read = 0.226056
Row_Buffer_Locality_write = 0.149114
Bank_Level_Parallism = 3.529929
Bank_Level_Parallism_Col = 1.546174
Bank_Level_Parallism_Ready = 1.057433
write_to_read_ratio_blp_rw_average = 0.037633
GrpLevelPara = 1.409864 

BW Util details:
bwutil = 0.024774 
total_CMD = 144311141 
util_bw = 3575140 
Wasted_Col = 9825322 
Wasted_Row = 5282753 
Idle = 125627926 

BW Util Bottlenecks: 
RCDc_limit = 12712581 
RCDWRc_limit = 112468 
WTRc_limit = 479750 
RTWc_limit = 716097 
CCDLc_limit = 536285 
rwq = 0 
CCDLc_limit_alone = 478998 
WTRc_limit_alone = 461736 
RTWc_limit_alone = 676824 

Commands details: 
total_CMD = 144311141 
n_nop = 142198865 
Read = 867067 
Write = 0 
L2_Alloc = 0 
L2_WB = 26718 
n_act = 683408 
n_pre = 683392 
n_ref = 0 
n_req = 881566 
total_req = 893785 

Dual Bus Interface Util: 
issued_total_row = 1366800 
issued_total_col = 893785 
Row_Bus_Util =  0.009471 
CoL_Bus_Util = 0.006193 
Either_Row_CoL_Bus_Util = 0.014637 
Issued_on_Two_Bus_Simul_Util = 0.001028 
issued_two_Eff = 0.070213 
queue_avg = 1.182827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18283
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142244728 n_act=665275 n_pre=665259 n_ref_event=0 n_req=855062 n_rd=840731 n_rd_L2_A=0 n_write=0 n_wr_bk=26606 bw_util=0.02404
n_activity=24850712 dram_eff=0.1396
bk0: 53722a 140565128i bk1: 54476a 140492384i bk2: 55998a 140322533i bk3: 56139a 140352436i bk4: 52111a 140573468i bk5: 52379a 140590424i bk6: 50902a 140717709i bk7: 51739a 140634182i bk8: 53044a 140524124i bk9: 53282a 140541370i bk10: 52151a 140711774i bk11: 52692a 140660813i bk12: 50091a 140865914i bk13: 50249a 140848245i bk14: 50483a 140856010i bk15: 51273a 140757647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221969
Row_Buffer_Locality_read = 0.223520
Row_Buffer_Locality_write = 0.130975
Bank_Level_Parallism = 3.305079
Bank_Level_Parallism_Col = 1.508116
Bank_Level_Parallism_Ready = 1.053662
write_to_read_ratio_blp_rw_average = 0.035774
GrpLevelPara = 1.384989 

BW Util details:
bwutil = 0.024041 
total_CMD = 144311141 
util_bw = 3469348 
Wasted_Col = 9806000 
Wasted_Row = 5336530 
Idle = 125699263 

BW Util Bottlenecks: 
RCDc_limit = 12546183 
RCDWRc_limit = 116173 
WTRc_limit = 470850 
RTWc_limit = 634559 
CCDLc_limit = 482674 
rwq = 0 
CCDLc_limit_alone = 433089 
WTRc_limit_alone = 454035 
RTWc_limit_alone = 601789 

Commands details: 
total_CMD = 144311141 
n_nop = 142244728 
Read = 840731 
Write = 0 
L2_Alloc = 0 
L2_WB = 26606 
n_act = 665275 
n_pre = 665259 
n_ref = 0 
n_req = 855062 
total_req = 867337 

Dual Bus Interface Util: 
issued_total_row = 1330534 
issued_total_col = 867337 
Row_Bus_Util =  0.009220 
CoL_Bus_Util = 0.006010 
Either_Row_CoL_Bus_Util = 0.014319 
Issued_on_Two_Bus_Simul_Util = 0.000911 
issued_two_Eff = 0.063617 
queue_avg = 0.878472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.878472
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142225068 n_act=673929 n_pre=673913 n_ref_event=0 n_req=867115 n_rd=852608 n_rd_L2_A=0 n_write=0 n_wr_bk=26671 bw_util=0.02437
n_activity=24922935 dram_eff=0.1411
bk0: 55347a 140366189i bk1: 55342a 140360988i bk2: 57036a 140200288i bk3: 56110a 140270392i bk4: 53795a 140362354i bk5: 53248a 140434016i bk6: 52931a 140439500i bk7: 52811a 140464265i bk8: 53988a 140407362i bk9: 53651a 140466074i bk10: 53039a 140603996i bk11: 52684a 140610242i bk12: 50328a 140770108i bk13: 49105a 140886517i bk14: 51835a 140624169i bk15: 51358a 140629877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222803
Row_Buffer_Locality_read = 0.224187
Row_Buffer_Locality_write = 0.141449
Bank_Level_Parallism = 3.412703
Bank_Level_Parallism_Col = 1.525605
Bank_Level_Parallism_Ready = 1.056163
write_to_read_ratio_blp_rw_average = 0.036562
GrpLevelPara = 1.397953 

BW Util details:
bwutil = 0.024372 
total_CMD = 144311141 
util_bw = 3517116 
Wasted_Col = 9837066 
Wasted_Row = 5315685 
Idle = 125641274 

BW Util Bottlenecks: 
RCDc_limit = 12634562 
RCDWRc_limit = 114550 
WTRc_limit = 483370 
RTWc_limit = 684360 
CCDLc_limit = 498936 
rwq = 0 
CCDLc_limit_alone = 446357 
WTRc_limit_alone = 466130 
RTWc_limit_alone = 649021 

Commands details: 
total_CMD = 144311141 
n_nop = 142225068 
Read = 852608 
Write = 0 
L2_Alloc = 0 
L2_WB = 26671 
n_act = 673929 
n_pre = 673913 
n_ref = 0 
n_req = 867115 
total_req = 879279 

Dual Bus Interface Util: 
issued_total_row = 1347842 
issued_total_col = 879279 
Row_Bus_Util =  0.009340 
CoL_Bus_Util = 0.006093 
Either_Row_CoL_Bus_Util = 0.014455 
Issued_on_Two_Bus_Simul_Util = 0.000977 
issued_two_Eff = 0.067614 
queue_avg = 1.020543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142210056 n_act=679552 n_pre=679536 n_ref_event=0 n_req=873218 n_rd=858593 n_rd_L2_A=0 n_write=0 n_wr_bk=26826 bw_util=0.02454
n_activity=24888945 dram_eff=0.1423
bk0: 55900a 140257220i bk1: 56030a 140213901i bk2: 56680a 140184188i bk3: 57602a 140175973i bk4: 53318a 140439602i bk5: 54272a 140348544i bk6: 52529a 140473692i bk7: 53122a 140447417i bk8: 54606a 140385923i bk9: 53932a 140448018i bk10: 53562a 140575082i bk11: 53643a 140543094i bk12: 50264a 140782497i bk13: 50323a 140772289i bk14: 51430a 140646982i bk15: 51380a 140622197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221796
Row_Buffer_Locality_read = 0.223190
Row_Buffer_Locality_write = 0.139966
Bank_Level_Parallism = 3.447193
Bank_Level_Parallism_Col = 1.534840
Bank_Level_Parallism_Ready = 1.055667
write_to_read_ratio_blp_rw_average = 0.037237
GrpLevelPara = 1.404692 

BW Util details:
bwutil = 0.024542 
total_CMD = 144311141 
util_bw = 3541676 
Wasted_Col = 9844484 
Wasted_Row = 5269187 
Idle = 125655794 

BW Util Bottlenecks: 
RCDc_limit = 12698974 
RCDWRc_limit = 116260 
WTRc_limit = 484704 
RTWc_limit = 700107 
CCDLc_limit = 508881 
rwq = 0 
CCDLc_limit_alone = 454335 
WTRc_limit_alone = 467571 
RTWc_limit_alone = 662694 

Commands details: 
total_CMD = 144311141 
n_nop = 142210056 
Read = 858593 
Write = 0 
L2_Alloc = 0 
L2_WB = 26826 
n_act = 679552 
n_pre = 679536 
n_ref = 0 
n_req = 873218 
total_req = 885419 

Dual Bus Interface Util: 
issued_total_row = 1359088 
issued_total_col = 885419 
Row_Bus_Util =  0.009418 
CoL_Bus_Util = 0.006135 
Either_Row_CoL_Bus_Util = 0.014559 
Issued_on_Two_Bus_Simul_Util = 0.000994 
issued_two_Eff = 0.068261 
queue_avg = 1.051585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142239477 n_act=667805 n_pre=667789 n_ref_event=0 n_req=858145 n_rd=843532 n_rd_L2_A=0 n_write=0 n_wr_bk=26825 bw_util=0.02412
n_activity=24880020 dram_eff=0.1399
bk0: 54842a 140422289i bk1: 53735a 140473259i bk2: 55221a 140396750i bk3: 55640a 140372210i bk4: 53281a 140543262i bk5: 53296a 140518098i bk6: 52426a 140538940i bk7: 51693a 140588624i bk8: 53216a 140528258i bk9: 53115a 140564126i bk10: 53076a 140606944i bk11: 53639a 140551491i bk12: 48977a 140956389i bk13: 49573a 140918717i bk14: 50816a 140739630i bk15: 50986a 140682955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221816
Row_Buffer_Locality_read = 0.223399
Row_Buffer_Locality_write = 0.130432
Bank_Level_Parallism = 3.338102
Bank_Level_Parallism_Col = 1.508961
Bank_Level_Parallism_Ready = 1.055740
write_to_read_ratio_blp_rw_average = 0.034806
GrpLevelPara = 1.386220 

BW Util details:
bwutil = 0.024124 
total_CMD = 144311141 
util_bw = 3481428 
Wasted_Col = 9817247 
Wasted_Row = 5320125 
Idle = 125692341 

BW Util Bottlenecks: 
RCDc_limit = 12572670 
RCDWRc_limit = 118308 
WTRc_limit = 481029 
RTWc_limit = 619574 
CCDLc_limit = 483432 
rwq = 0 
CCDLc_limit_alone = 434796 
WTRc_limit_alone = 463888 
RTWc_limit_alone = 588079 

Commands details: 
total_CMD = 144311141 
n_nop = 142239477 
Read = 843532 
Write = 0 
L2_Alloc = 0 
L2_WB = 26825 
n_act = 667805 
n_pre = 667789 
n_ref = 0 
n_req = 858145 
total_req = 870357 

Dual Bus Interface Util: 
issued_total_row = 1335594 
issued_total_col = 870357 
Row_Bus_Util =  0.009255 
CoL_Bus_Util = 0.006031 
Either_Row_CoL_Bus_Util = 0.014356 
Issued_on_Two_Bus_Simul_Util = 0.000931 
issued_two_Eff = 0.064821 
queue_avg = 0.897067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.897067
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142227906 n_act=672671 n_pre=672655 n_ref_event=0 n_req=860664 n_rd=846105 n_rd_L2_A=0 n_write=0 n_wr_bk=26862 bw_util=0.0242
n_activity=24906466 dram_eff=0.1402
bk0: 54482a 140471489i bk1: 54719a 140478743i bk2: 55997a 140390610i bk3: 56087a 140335640i bk4: 52737a 140571695i bk5: 52433a 140625393i bk6: 51420a 140703330i bk7: 51817a 140676360i bk8: 53991a 140529765i bk9: 54259a 140483761i bk10: 53413a 140595580i bk11: 53565a 140595041i bk12: 49660a 140885271i bk13: 49653a 140916242i bk14: 50930a 140736903i bk15: 50942a 140755186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218439
Row_Buffer_Locality_read = 0.220007
Row_Buffer_Locality_write = 0.127344
Bank_Level_Parallism = 3.309198
Bank_Level_Parallism_Col = 1.510915
Bank_Level_Parallism_Ready = 1.054172
write_to_read_ratio_blp_rw_average = 0.035055
GrpLevelPara = 1.387944 

BW Util details:
bwutil = 0.024197 
total_CMD = 144311141 
util_bw = 3491868 
Wasted_Col = 9860557 
Wasted_Row = 5315652 
Idle = 125643064 

BW Util Bottlenecks: 
RCDc_limit = 12663435 
RCDWRc_limit = 118117 
WTRc_limit = 488641 
RTWc_limit = 626891 
CCDLc_limit = 484732 
rwq = 0 
CCDLc_limit_alone = 436484 
WTRc_limit_alone = 471810 
RTWc_limit_alone = 595474 

Commands details: 
total_CMD = 144311141 
n_nop = 142227906 
Read = 846105 
Write = 0 
L2_Alloc = 0 
L2_WB = 26862 
n_act = 672671 
n_pre = 672655 
n_ref = 0 
n_req = 860664 
total_req = 872967 

Dual Bus Interface Util: 
issued_total_row = 1345326 
issued_total_col = 872967 
Row_Bus_Util =  0.009322 
CoL_Bus_Util = 0.006049 
Either_Row_CoL_Bus_Util = 0.014436 
Issued_on_Two_Bus_Simul_Util = 0.000936 
issued_two_Eff = 0.064831 
queue_avg = 0.843689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.843689
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142231438 n_act=671051 n_pre=671035 n_ref_event=0 n_req=861687 n_rd=847118 n_rd_L2_A=0 n_write=0 n_wr_bk=26808 bw_util=0.02422
n_activity=24867924 dram_eff=0.1406
bk0: 55738a 140365286i bk1: 55649a 140359802i bk2: 56239a 140270129i bk3: 56058a 140304414i bk4: 52822a 140479201i bk5: 52528a 140533445i bk6: 52279a 140562523i bk7: 51517a 140590512i bk8: 53882a 140499516i bk9: 53989a 140448501i bk10: 52703a 140622724i bk11: 52894a 140592923i bk12: 49462a 140860892i bk13: 49645a 140879760i bk14: 51015a 140685215i bk15: 50698a 140717099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221247
Row_Buffer_Locality_read = 0.222637
Row_Buffer_Locality_write = 0.140435
Bank_Level_Parallism = 3.370417
Bank_Level_Parallism_Col = 1.522319
Bank_Level_Parallism_Ready = 1.056222
write_to_read_ratio_blp_rw_average = 0.036626
GrpLevelPara = 1.393750 

BW Util details:
bwutil = 0.024223 
total_CMD = 144311141 
util_bw = 3495704 
Wasted_Col = 9830823 
Wasted_Row = 5307721 
Idle = 125676893 

BW Util Bottlenecks: 
RCDc_limit = 12614517 
RCDWRc_limit = 115356 
WTRc_limit = 480852 
RTWc_limit = 685521 
CCDLc_limit = 492031 
rwq = 0 
CCDLc_limit_alone = 438977 
WTRc_limit_alone = 463749 
RTWc_limit_alone = 649570 

Commands details: 
total_CMD = 144311141 
n_nop = 142231438 
Read = 847118 
Write = 0 
L2_Alloc = 0 
L2_WB = 26808 
n_act = 671051 
n_pre = 671035 
n_ref = 0 
n_req = 861687 
total_req = 873926 

Dual Bus Interface Util: 
issued_total_row = 1342086 
issued_total_col = 873926 
Row_Bus_Util =  0.009300 
CoL_Bus_Util = 0.006056 
Either_Row_CoL_Bus_Util = 0.014411 
Issued_on_Two_Bus_Simul_Util = 0.000945 
issued_two_Eff = 0.065543 
queue_avg = 0.984596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.984596
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142236913 n_act=669433 n_pre=669417 n_ref_event=0 n_req=856871 n_rd=842359 n_rd_L2_A=0 n_write=0 n_wr_bk=26672 bw_util=0.02409
n_activity=24874666 dram_eff=0.1397
bk0: 54490a 140506715i bk1: 54283a 140533277i bk2: 55510a 140384955i bk3: 55623a 140426133i bk4: 52544a 140610596i bk5: 52504a 140620956i bk6: 51459a 140656547i bk7: 51390a 140687447i bk8: 53962a 140532053i bk9: 54062a 140534579i bk10: 53172a 140655629i bk11: 53337a 140637820i bk12: 50031a 140885377i bk13: 49551a 140959261i bk14: 50104a 140884488i bk15: 50337a 140838247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218759
Row_Buffer_Locality_read = 0.220367
Row_Buffer_Locality_write = 0.125413
Bank_Level_Parallism = 3.282505
Bank_Level_Parallism_Col = 1.504162
Bank_Level_Parallism_Ready = 1.052386
write_to_read_ratio_blp_rw_average = 0.034222
GrpLevelPara = 1.383359 

BW Util details:
bwutil = 0.024088 
total_CMD = 144311141 
util_bw = 3476124 
Wasted_Col = 9840735 
Wasted_Row = 5312250 
Idle = 125682032 

BW Util Bottlenecks: 
RCDc_limit = 12615778 
RCDWRc_limit = 118456 
WTRc_limit = 488387 
RTWc_limit = 600148 
CCDLc_limit = 481709 
rwq = 0 
CCDLc_limit_alone = 433693 
WTRc_limit_alone = 470803 
RTWc_limit_alone = 569716 

Commands details: 
total_CMD = 144311141 
n_nop = 142236913 
Read = 842359 
Write = 0 
L2_Alloc = 0 
L2_WB = 26672 
n_act = 669433 
n_pre = 669417 
n_ref = 0 
n_req = 856871 
total_req = 869031 

Dual Bus Interface Util: 
issued_total_row = 1338850 
issued_total_col = 869031 
Row_Bus_Util =  0.009278 
CoL_Bus_Util = 0.006022 
Either_Row_CoL_Bus_Util = 0.014373 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.064435 
queue_avg = 0.829622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.829622
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142243355 n_act=666251 n_pre=666235 n_ref_event=0 n_req=853147 n_rd=838572 n_rd_L2_A=0 n_write=0 n_wr_bk=26838 bw_util=0.02399
n_activity=24913552 dram_eff=0.1389
bk0: 53915a 140619795i bk1: 53795a 140602629i bk2: 55790a 140411404i bk3: 56290a 140369805i bk4: 52564a 140659316i bk5: 53089a 140606266i bk6: 51031a 140768056i bk7: 50914a 140805456i bk8: 53609a 140613506i bk9: 53649a 140599700i bk10: 52443a 140780255i bk11: 52070a 140785675i bk12: 48952a 141014006i bk13: 48748a 141043971i bk14: 50834a 140871984i bk15: 50879a 140846567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.219078
Row_Buffer_Locality_read = 0.220617
Row_Buffer_Locality_write = 0.130566
Bank_Level_Parallism = 3.219682
Bank_Level_Parallism_Col = 1.497526
Bank_Level_Parallism_Ready = 1.051797
write_to_read_ratio_blp_rw_average = 0.034417
GrpLevelPara = 1.378277 

BW Util details:
bwutil = 0.023987 
total_CMD = 144311141 
util_bw = 3461640 
Wasted_Col = 9851818 
Wasted_Row = 5342237 
Idle = 125655446 

BW Util Bottlenecks: 
RCDc_limit = 12596139 
RCDWRc_limit = 118877 
WTRc_limit = 482727 
RTWc_limit = 601118 
CCDLc_limit = 478368 
rwq = 0 
CCDLc_limit_alone = 431223 
WTRc_limit_alone = 466073 
RTWc_limit_alone = 570627 

Commands details: 
total_CMD = 144311141 
n_nop = 142243355 
Read = 838572 
Write = 0 
L2_Alloc = 0 
L2_WB = 26838 
n_act = 666251 
n_pre = 666235 
n_ref = 0 
n_req = 853147 
total_req = 865410 

Dual Bus Interface Util: 
issued_total_row = 1332486 
issued_total_col = 865410 
Row_Bus_Util =  0.009233 
CoL_Bus_Util = 0.005997 
Either_Row_CoL_Bus_Util = 0.014329 
Issued_on_Two_Bus_Simul_Util = 0.000902 
issued_two_Eff = 0.062922 
queue_avg = 0.795330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79533
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142259256 n_act=662011 n_pre=661995 n_ref_event=0 n_req=843517 n_rd=828898 n_rd_L2_A=0 n_write=0 n_wr_bk=26994 bw_util=0.02372
n_activity=24835225 dram_eff=0.1379
bk0: 53478a 140627190i bk1: 53232a 140617259i bk2: 55597a 140415944i bk3: 54804a 140521870i bk4: 52925a 140576947i bk5: 51895a 140677703i bk6: 50696a 140787546i bk7: 49817a 140856716i bk8: 52461a 140661755i bk9: 51380a 140747970i bk10: 52440a 140723049i bk11: 52080a 140764685i bk12: 49174a 140976370i bk13: 48268a 141050434i bk14: 50825a 140842204i bk15: 49826a 140925533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215190
Row_Buffer_Locality_read = 0.216740
Row_Buffer_Locality_write = 0.127300
Bank_Level_Parallism = 3.212871
Bank_Level_Parallism_Col = 1.491950
Bank_Level_Parallism_Ready = 1.052391
write_to_read_ratio_blp_rw_average = 0.033484
GrpLevelPara = 1.373926 

BW Util details:
bwutil = 0.023724 
total_CMD = 144311141 
util_bw = 3423568 
Wasted_Col = 9817797 
Wasted_Row = 5332983 
Idle = 125736793 

BW Util Bottlenecks: 
RCDc_limit = 12554451 
RCDWRc_limit = 119524 
WTRc_limit = 496111 
RTWc_limit = 576270 
CCDLc_limit = 462123 
rwq = 0 
CCDLc_limit_alone = 415921 
WTRc_limit_alone = 478365 
RTWc_limit_alone = 547814 

Commands details: 
total_CMD = 144311141 
n_nop = 142259256 
Read = 828898 
Write = 0 
L2_Alloc = 0 
L2_WB = 26994 
n_act = 662011 
n_pre = 661995 
n_ref = 0 
n_req = 843517 
total_req = 855892 

Dual Bus Interface Util: 
issued_total_row = 1324006 
issued_total_col = 855892 
Row_Bus_Util =  0.009175 
CoL_Bus_Util = 0.005931 
Either_Row_CoL_Bus_Util = 0.014218 
Issued_on_Two_Bus_Simul_Util = 0.000887 
issued_two_Eff = 0.062388 
queue_avg = 0.747017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.747017
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144311141 n_nop=142263959 n_act=658101 n_pre=658085 n_ref_event=0 n_req=840263 n_rd=825850 n_rd_L2_A=0 n_write=0 n_wr_bk=26831 bw_util=0.02363
n_activity=24829248 dram_eff=0.1374
bk0: 53619a 140696186i bk1: 54169a 140682187i bk2: 54545a 140631306i bk3: 54585a 140614962i bk4: 52260a 140759559i bk5: 52137a 140780609i bk6: 49867a 140941166i bk7: 50989a 140876268i bk8: 50983a 140898575i bk9: 52094a 140828860i bk10: 51704a 140890869i bk11: 51525a 140910471i bk12: 48627a 141115527i bk13: 48910a 141117750i bk14: 49844a 141002693i bk15: 49992a 140992159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216804
Row_Buffer_Locality_read = 0.218438
Row_Buffer_Locality_write = 0.123153
Bank_Level_Parallism = 3.102978
Bank_Level_Parallism_Col = 1.484119
Bank_Level_Parallism_Ready = 1.052168
write_to_read_ratio_blp_rw_average = 0.033397
GrpLevelPara = 1.367244 

BW Util details:
bwutil = 0.023635 
total_CMD = 144311141 
util_bw = 3410724 
Wasted_Col = 9815071 
Wasted_Row = 5347084 
Idle = 125738262 

BW Util Bottlenecks: 
RCDc_limit = 12511843 
RCDWRc_limit = 119107 
WTRc_limit = 473208 
RTWc_limit = 560568 
CCDLc_limit = 459389 
rwq = 0 
CCDLc_limit_alone = 414373 
WTRc_limit_alone = 456337 
RTWc_limit_alone = 532423 

Commands details: 
total_CMD = 144311141 
n_nop = 142263959 
Read = 825850 
Write = 0 
L2_Alloc = 0 
L2_WB = 26831 
n_act = 658101 
n_pre = 658085 
n_ref = 0 
n_req = 840263 
total_req = 852681 

Dual Bus Interface Util: 
issued_total_row = 1316186 
issued_total_col = 852681 
Row_Bus_Util =  0.009120 
CoL_Bus_Util = 0.005909 
Either_Row_CoL_Bus_Util = 0.014186 
Issued_on_Two_Bus_Simul_Util = 0.000843 
issued_two_Eff = 0.059440 
queue_avg = 0.680129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.680129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3117389, Miss = 415588, Miss_rate = 0.133, Pending_hits = 745, Reservation_fails = 1698
L2_cache_bank[1]: Access = 3062761, Miss = 437250, Miss_rate = 0.143, Pending_hits = 907, Reservation_fails = 2069
L2_cache_bank[2]: Access = 3188077, Miss = 445433, Miss_rate = 0.140, Pending_hits = 1393, Reservation_fails = 2481
L2_cache_bank[3]: Access = 3185954, Miss = 422041, Miss_rate = 0.132, Pending_hits = 578, Reservation_fails = 1658
L2_cache_bank[4]: Access = 3113423, Miss = 418686, Miss_rate = 0.134, Pending_hits = 508, Reservation_fails = 1002
L2_cache_bank[5]: Access = 3191213, Miss = 422450, Miss_rate = 0.132, Pending_hits = 461, Reservation_fails = 100
L2_cache_bank[6]: Access = 3147039, Miss = 428517, Miss_rate = 0.136, Pending_hits = 749, Reservation_fails = 917
L2_cache_bank[7]: Access = 3138132, Miss = 424547, Miss_rate = 0.135, Pending_hits = 718, Reservation_fails = 19
L2_cache_bank[8]: Access = 3088541, Miss = 428529, Miss_rate = 0.139, Pending_hits = 881, Reservation_fails = 12842
L2_cache_bank[9]: Access = 3035063, Miss = 430524, Miss_rate = 0.142, Pending_hits = 809, Reservation_fails = 220
L2_cache_bank[10]: Access = 3179614, Miss = 422045, Miss_rate = 0.133, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[11]: Access = 3137724, Miss = 421894, Miss_rate = 0.134, Pending_hits = 521, Reservation_fails = 1596
L2_cache_bank[12]: Access = 3253544, Miss = 422843, Miss_rate = 0.130, Pending_hits = 450, Reservation_fails = 157
L2_cache_bank[13]: Access = 3204200, Miss = 423654, Miss_rate = 0.132, Pending_hits = 452, Reservation_fails = 0
L2_cache_bank[14]: Access = 3216787, Miss = 424323, Miss_rate = 0.132, Pending_hits = 636, Reservation_fails = 887
L2_cache_bank[15]: Access = 3315750, Miss = 423182, Miss_rate = 0.128, Pending_hits = 679, Reservation_fails = 776
L2_cache_bank[16]: Access = 3163647, Miss = 421504, Miss_rate = 0.133, Pending_hits = 705, Reservation_fails = 2350
L2_cache_bank[17]: Access = 3168293, Miss = 421262, Miss_rate = 0.133, Pending_hits = 492, Reservation_fails = 224
L2_cache_bank[18]: Access = 3546856, Miss = 419355, Miss_rate = 0.118, Pending_hits = 511, Reservation_fails = 1206
L2_cache_bank[19]: Access = 3162598, Miss = 419643, Miss_rate = 0.133, Pending_hits = 491, Reservation_fails = 586
L2_cache_bank[20]: Access = 3217538, Miss = 417767, Miss_rate = 0.130, Pending_hits = 557, Reservation_fails = 308
L2_cache_bank[21]: Access = 3059115, Miss = 411527, Miss_rate = 0.135, Pending_hits = 505, Reservation_fails = 0
L2_cache_bank[22]: Access = 3091202, Miss = 411642, Miss_rate = 0.133, Pending_hits = 507, Reservation_fails = 82
L2_cache_bank[23]: Access = 3116541, Miss = 414615, Miss_rate = 0.133, Pending_hits = 451, Reservation_fails = 2129
L2_total_cache_accesses = 76101001
L2_total_cache_misses = 10148821
L2_total_cache_miss_rate = 0.1334
L2_total_cache_pending_hits = 15270
L2_total_cache_reservation_fails = 33307
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65140740
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4700057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5443650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15201
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 796170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3247
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 75299644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801357
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 263
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15662
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17382
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=76101001
icnt_total_pkts_simt_to_mem=76101001
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 76101001
Req_Network_cycles = 56273309
Req_Network_injected_packets_per_cycle =       1.3523 
Req_Network_conflicts_per_cycle =       0.6216
Req_Network_conflicts_per_cycle_util =       2.5461
Req_Bank_Level_Parallism =       5.5391
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0372
Req_Network_out_buffer_full_per_cycle =       0.0096
Req_Network_out_buffer_avg_util =       0.7307

Reply_Network_injected_packets_num = 76101001
Reply_Network_cycles = 56273309
Reply_Network_injected_packets_per_cycle =        1.3523
Reply_Network_conflicts_per_cycle =        1.1704
Reply_Network_conflicts_per_cycle_util =       4.7936
Reply_Bank_Level_Parallism =       5.5387
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2752
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0451
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 13 hrs, 26 min, 26 sec (134786 sec)
gpgpu_simulation_rate = 4289 (inst/sec)
gpgpu_simulation_rate = 417 (cycle/sec)
gpgpu_silicon_slowdown = 3273381x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc760b70c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b700..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b6f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b6f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b6e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560df8bd0c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 21622223
gpu_sim_insn = 193576167
gpu_ipc =       8.9526
gpu_tot_sim_cycle = 77895532
gpu_tot_sim_insn = 771807228
gpu_tot_ipc =       9.9082
gpu_tot_issued_cta = 8920
gpu_occupancy = 34.4879% 
gpu_tot_occupancy = 33.3663% 
max_total_param_size = 0
gpu_stall_dramfull = 3476396
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2385
partiton_level_parallism_total  =       1.3207
partiton_level_parallism_util =       5.1292
partiton_level_parallism_util_total  =       5.5154
L2_BW  =      54.0962 GB/Sec
L2_BW_total  =      57.6897 GB/Sec
gpu_total_sim_rate=4145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6392939, Miss = 3873093, Miss_rate = 0.606, Pending_hits = 44854, Reservation_fails = 2718928
	L1D_cache_core[1]: Access = 6810289, Miss = 4201961, Miss_rate = 0.617, Pending_hits = 58891, Reservation_fails = 2987284
	L1D_cache_core[2]: Access = 6069804, Miss = 3691774, Miss_rate = 0.608, Pending_hits = 57398, Reservation_fails = 2882193
	L1D_cache_core[3]: Access = 5757817, Miss = 3488773, Miss_rate = 0.606, Pending_hits = 55252, Reservation_fails = 2853709
	L1D_cache_core[4]: Access = 5250322, Miss = 3002464, Miss_rate = 0.572, Pending_hits = 46874, Reservation_fails = 2796104
	L1D_cache_core[5]: Access = 4677530, Miss = 2680013, Miss_rate = 0.573, Pending_hits = 39532, Reservation_fails = 2482197
	L1D_cache_core[6]: Access = 5490263, Miss = 3324557, Miss_rate = 0.606, Pending_hits = 63739, Reservation_fails = 2724164
	L1D_cache_core[7]: Access = 6005435, Miss = 3701670, Miss_rate = 0.616, Pending_hits = 64742, Reservation_fails = 3064493
	L1D_cache_core[8]: Access = 5681599, Miss = 3469305, Miss_rate = 0.611, Pending_hits = 61422, Reservation_fails = 2857821
	L1D_cache_core[9]: Access = 4916556, Miss = 2920601, Miss_rate = 0.594, Pending_hits = 52829, Reservation_fails = 2635239
	L1D_cache_core[10]: Access = 5656509, Miss = 3363305, Miss_rate = 0.595, Pending_hits = 59414, Reservation_fails = 2921230
	L1D_cache_core[11]: Access = 5837629, Miss = 3517472, Miss_rate = 0.603, Pending_hits = 65063, Reservation_fails = 2873787
	L1D_cache_core[12]: Access = 5186248, Miss = 3011560, Miss_rate = 0.581, Pending_hits = 54590, Reservation_fails = 2684784
	L1D_cache_core[13]: Access = 5851553, Miss = 3581245, Miss_rate = 0.612, Pending_hits = 69283, Reservation_fails = 3271487
	L1D_cache_core[14]: Access = 5053725, Miss = 2880470, Miss_rate = 0.570, Pending_hits = 49601, Reservation_fails = 2837829
	L1D_cache_core[15]: Access = 5952304, Miss = 3636720, Miss_rate = 0.611, Pending_hits = 69568, Reservation_fails = 3208133
	L1D_cache_core[16]: Access = 5333982, Miss = 3168095, Miss_rate = 0.594, Pending_hits = 58478, Reservation_fails = 2776946
	L1D_cache_core[17]: Access = 5101491, Miss = 2920134, Miss_rate = 0.572, Pending_hits = 53692, Reservation_fails = 2757190
	L1D_cache_core[18]: Access = 5543872, Miss = 3290733, Miss_rate = 0.594, Pending_hits = 63818, Reservation_fails = 2986116
	L1D_cache_core[19]: Access = 4984350, Miss = 3013033, Miss_rate = 0.604, Pending_hits = 55453, Reservation_fails = 2935303
	L1D_cache_core[20]: Access = 6025883, Miss = 3690819, Miss_rate = 0.612, Pending_hits = 68671, Reservation_fails = 2993060
	L1D_cache_core[21]: Access = 6041451, Miss = 3703671, Miss_rate = 0.613, Pending_hits = 70322, Reservation_fails = 3021448
	L1D_cache_core[22]: Access = 6330496, Miss = 3756059, Miss_rate = 0.593, Pending_hits = 59927, Reservation_fails = 3148257
	L1D_cache_core[23]: Access = 6133487, Miss = 3582474, Miss_rate = 0.584, Pending_hits = 56896, Reservation_fails = 3001961
	L1D_cache_core[24]: Access = 5548083, Miss = 3253714, Miss_rate = 0.586, Pending_hits = 53332, Reservation_fails = 2857817
	L1D_cache_core[25]: Access = 6867697, Miss = 3982435, Miss_rate = 0.580, Pending_hits = 62321, Reservation_fails = 2820759
	L1D_cache_core[26]: Access = 6141806, Miss = 3540041, Miss_rate = 0.576, Pending_hits = 51423, Reservation_fails = 2872796
	L1D_cache_core[27]: Access = 5028809, Miss = 2889638, Miss_rate = 0.575, Pending_hits = 43289, Reservation_fails = 2695055
	L1D_cache_core[28]: Access = 6041062, Miss = 3672549, Miss_rate = 0.608, Pending_hits = 73709, Reservation_fails = 3155592
	L1D_cache_core[29]: Access = 5665820, Miss = 3343274, Miss_rate = 0.590, Pending_hits = 53627, Reservation_fails = 2842172
	L1D_total_cache_accesses = 171378811
	L1D_total_cache_misses = 102151652
	L1D_total_cache_miss_rate = 0.5961
	L1D_total_cache_pending_hits = 1738010
	L1D_total_cache_reservation_fails = 86663854
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66761453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1737979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84166226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86650331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17911796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1737980
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 727696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 170577454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801357

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 582987
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19960328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 66107016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 8415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5108
ctas_completed 8920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
743103, 249618, 791121, 106431, 788534, 160494, 1168325, 144886, 176243, 67916, 112580, 169843, 104702, 65066, 71362, 235595, 70066, 87860, 173762, 82646, 173054, 85724, 72440, 81478, 179738, 136914, 159558, 140764, 141148, 141374, 150368, 103137, 
gpgpu_n_tot_thrd_icount = 4662908448
gpgpu_n_tot_w_icount = 145715889
gpgpu_n_stall_shd_mem = 72446655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102078021
gpgpu_n_mem_write_global = 801357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 181174799
gpgpu_n_store_insn = 1356935
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8677376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68023545
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4423110
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2418701	W0_Idle:940127503	W0_Scoreboard:-1946619589	W1:60373082	W2:20963073	W3:12082660	W4:7981756	W5:5379061	W6:4163623	W7:3641741	W8:3119852	W9:2465536	W10:2003724	W11:1848463	W12:1616797	W13:1427657	W14:1323929	W15:1204836	W16:1112200	W17:1034188	W18:955197	W19:914996	W20:841991	W21:835456	W22:808107	W23:798968	W24:791526	W25:772794	W26:736814	W27:713330	W28:683192	W29:676820	W30:700455	W31:759424	W32:2984641
single_issue_nums: WS0:34972994	WS1:35983080	WS2:40167106	WS3:34592709	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 816624168 {8:102078021,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32054280 {40:801357,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4083120840 {40:102078021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6410856 {8:801357,}
maxmflatency = 9395 
max_icnt2mem_latency = 6140 
maxmrqlatency = 4370 
max_icnt2sh_latency = 281 
averagemflatency = 358 
avg_icnt2mem_latency = 113 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 6 
mrq_lat_table:10099556 	106184 	216119 	480335 	621568 	520147 	742735 	1149273 	1129572 	267796 	13069 	1095 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62424410 	30841043 	4997896 	3684124 	807290 	124546 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	80569657 	7539457 	5366518 	3734661 	4293323 	1023980 	351148 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	59476801 	22436185 	11930648 	5733678 	2464276 	772390 	65310 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57026 	19437 	447 	943 	13 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        67        53        53        48        48        64        64 
dram[1]:        64        64        64        64        64        64        64        64        66        66        52        52        48        48        64        64 
dram[2]:        64        64        64        64        64        64        64        64        65        68        56        52        52        52        64        64 
dram[3]:        64        64        64        64        64        64        64        64        68        66        52        52        52        52        64        64 
dram[4]:        64        64        64        64        64        64        64        64        68        68        52        52        52        52        64        64 
dram[5]:        64        64        64        64        64        64        64        64        66        66        49        53        52        52        64        64 
dram[6]:        64        64        64        64        64        64        64        64        68        67        53        53        52        52        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        70        53        52        52        52        64        64 
dram[8]:        64        64        64        64        64        64        64        64        67        65        52        52        52        52        64        64 
dram[9]:        64        64        64        64        64        64        64        64        68        69        60        52        52        52        64        64 
dram[10]:        64        64        64        64        64        64        64        64        65        65        52        57        52        57        64        64 
dram[11]:        64        64        64        64        64        64        64        64        68        67        52        56        52        52        64        64 
maximum service time to same row:
dram[0]:  10523241   7257974   1454962   1448575   3342996   3336174   2195729   2195551   6251312    795940   1693914   1007256    702294    696604   2017172   2020711 
dram[1]:   9724352   5341224   1442462   1436152   3330370   2983804   2195531   1801343   3709866   3704207   1366833   1366414    690709    685835   2023654   2026217 
dram[2]:   7256378   9323307   1429833    883307   2777171   3309945   2195783   1801166   5291129   1097006   1364786   1364982    680327    675025   2029989   2033176 
dram[3]:  10498843  10495723    877368   1412502   3302955   3296567   2195766   2195520    618086    759690   1363962   1362537    669729    664417   2035337   2039751 
dram[4]:   7255804  10488655   1406604   1400687   3287553   3279816   3475927   3847896    754161    748242   1361519   1689009    658536    652433   2042952   1476548 
dram[5]:   7255212   7255025   1394568   1388210   3920637   3917344   2552171   2552376    742514   1086458   1359474   1359877    645924    640022   2047105   2049059 
dram[6]:   9288535   9678450   1381072   1374350   3913842   3910514   2614048   2552306   1121055    722673   1358729   1357785    634737    628244   2052006   2056980 
dram[7]:   7727747   7254454   1368503   1363389   5546868   3331158   2552306   2552075   1082501    712294   1356971   1356559    621907   7581937   2059712   2060212 
dram[8]:  10463893   9964493   1428529   1350536   3900096   3897001   2552691   5974155    705967   3593946   1355740   1355329    609656    604366   2062946   2065872 
dram[9]:   7709918   7705754   1344010   1338516   3893704   3889993   2552656   2552392    692876    687388   1354922   1354503    597612    592296   4401523   2071354 
dram[10]:  10444481   7696832   1332822   1325877   4460130   4457263   2552692   2552718   5279317   3467839   2102045   2102252   1122076   1116372   2074085   2076432 
dram[11]:   7692465   9634022   1319127   1313176   4453569   4450475   2328808   1483337   1061389   1056714   2102449   1352860   1110464   1105170   2079372   2081293 
average row accesses per activate:
dram[0]:  1.262942  1.297942  1.270488  1.289724  1.283370  1.291983  1.275969  1.306252  1.267650  1.302801  1.281538  1.295948  1.286024  1.294842  1.286190  1.304935 
dram[1]:  1.293986  1.290365  1.286166  1.281638  1.272232  1.273355  1.296290  1.276784  1.303243  1.282198  1.299040  1.281829  1.287045  1.299721  1.284853  1.280869 
dram[2]:  1.274045  1.276241  1.279171  1.284839  1.274944  1.283079  1.274535  1.283854  1.276440  1.280316  1.276887  1.279068  1.299962  1.296376  1.300117  1.303188 
dram[3]:  1.287144  1.282804  1.294142  1.282448  1.288936  1.280139  1.280905  1.276772  1.292008  1.274953  1.283116  1.277223  1.298961  1.281521  1.295355  1.281651 
dram[4]:  1.292196  1.293912  1.286574  1.307577  1.291836  1.294836  1.270922  1.288261  1.274336  1.292810  1.277140  1.286900  1.283451  1.290651  1.276483  1.273487 
dram[5]:  1.276815  1.264535  1.285407  1.284843  1.300537  1.297485  1.285217  1.278473  1.283028  1.282540  1.284213  1.275681  1.297254  1.290378  1.272703  1.273096 
dram[6]:  1.264456  1.263949  1.283522  1.276374  1.280756  1.282294  1.280121  1.285189  1.287065  1.280728  1.288547  1.287334  1.282903  1.283122  1.268633  1.269975 
dram[7]:  1.285288  1.295008  1.284568  1.282023  1.276594  1.279542  1.290681  1.274321  1.292643  1.286479  1.281527  1.283620  1.276379  1.292085  1.270651  1.266734 
dram[8]:  1.264707  1.273343  1.271183  1.276893  1.287500  1.284615  1.267438  1.274454  1.280223  1.288753  1.283904  1.276488  1.295569  1.297727  1.266298  1.271628 
dram[9]:  1.272637  1.267772  1.269148  1.268772  1.282919  1.280144  1.283906  1.279600  1.290701  1.279953  1.285934  1.275978  1.283739  1.288833  1.277905  1.283393 
dram[10]:  1.268849  1.258209  1.261098  1.263668  1.275265  1.274366  1.277919  1.274392  1.271581  1.265688  1.275304  1.273834  1.282909  1.284995  1.281452  1.273921 
dram[11]:  1.267701  1.276159  1.267725  1.272636  1.284308  1.283699  1.267458  1.282403  1.260543  1.272882  1.276348  1.277851  1.283344  1.292565  1.266220  1.284570 
average row locality = 15347468/11974200 = 1.281711
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     80087     83360     82120     85666     78631     81841     77048     80394     78009     82184     79086     82034     72332     76258     74959     78837 
dram[1]:     85259     81944     86696     83958     81483     78510     80052     77648     82939     79946     84056     79320     77446     75634     79289     75778 
dram[2]:     80454     81697     83893     84068     78053     78549     76303     77342     79331     79834     78015     78983     75177     75319     75803     76803 
dram[3]:     82971     82649     85413     83744     80602     79602     79330     78692     80683     79964     79514     78569     75418     73400     77531     76787 
dram[4]:     83496     85564     84764     88440     79875     83135     78522     81201     81702     82742     80233     81851     75188     76815     76940     78459 
dram[5]:     81477     79969     81818     82858     79213     79511     77856     77136     78789     79501     78820     79933     72990     74061     75602     76214 
dram[6]:     81352     81847     83499     83974     78725     78511     76804     77553     80604     81239     79557     80029     74354     74356     76174     76326 
dram[7]:     83516     82913     84177     83660     78826     78407     78162     76927     80559     80521     78859     79088     73940     74303     76383     75740 
dram[8]:     81425     81288     83131     83164     78662     78673     77082     76989     80699     80811     79432     79753     75055     74372     75007     75467 
dram[9]:     80722     80427     83527     83976     78593     79420     76320     76118     80311     80090     78359     77888     73253     73053     76111     76069 
dram[10]:     79971     79856     83005     81848     79206     77619     75972     74440     78430     76677     78418     77621     73629     72263     75983     74521 
dram[11]:     80254     81087     81511     81657     78114     78042     74618     76401     76213     78078     77261     77196     72756     73209     74628     74911 
total dram reads = 15173499
bank skew: 88440/72263 = 1.22
chip skew: 1298927/1235936 = 1.05
number of total write accesses:
dram[0]:      1781      1805      1971      1960      1724      1732      1546      1532      1592      1629      1606      1607      1460      1466      1562      1521 
dram[1]:      1855      1782      2039      1973      1754      1774      1544      1550      1598      1548      1639      1582      1472      1450      1643      1519 
dram[2]:      1814      1855      1999      1944      1757      1703      1523      1551      1618      1615      1612      1572      1494      1427      1537      1587 
dram[3]:      1799      1875      2007      1985      1656      1767      1549      1552      1590      1641      1607      1597      1440      1448      1558      1603 
dram[4]:      1846      1858      1975      1954      1747      1807      1485      1529      1657      1610      1612      1659      1420      1472      1624      1571 
dram[5]:      1844      1849      1977      2025      1700      1798      1556      1510      1597      1587      1671      1653      1411      1496      1610      1543 
dram[6]:      1854      1851      2021      2055      1782      1724      1491      1513      1665      1635      1589      1626      1443      1474      1612      1528 
dram[7]:      1829      1816      2028      1961      1803      1729      1559      1565      1587      1659      1593      1637      1495      1449      1548      1553 
dram[8]:      1835      1857      2018      1922      1734      1780      1521      1501      1621      1606      1601      1653      1513      1427      1557      1528 
dram[9]:      1795      1855      1967      2057      1761      1745      1479      1536      1593      1665      1620      1645      1465      1459      1599      1598 
dram[10]:      1873      1917      2032      1974      1774      1754      1561      1500      1652      1640      1617      1627      1509      1469      1545      1552 
dram[11]:      1889      1854      1986      1949      1766      1732      1482      1522      1614      1656      1598      1598      1517      1495      1609      1565 
total dram writes = 321166
bank skew: 2057/1411 = 1.46
chip skew: 26996/26494 = 1.02
average mf latency per bank:
dram[0]:       2841      3625      2012      2797      2035      2684      1804      2601      1731      2332      1639      2313      3615      5634      3563      4715
dram[1]:       2992      2875      2060      1848      1993      1799      1923      1736      1701      1610      1683      1571      3895      3237      3748      3635
dram[2]:       2639      2912      1823      1808      1832      1816      1754      1742      1576      1600      1509      1523      3488      3810      3270      3387
dram[3]:       3092      2688      2059      1889      1985      1759      1913      1736      1788      1635      1669      1541      3476      3625      3996      3214
dram[4]:       3295      3059      2541      2189      2388      2112      2223      2020      2035      1940      1909      1787      4862      3639      3958      3798
dram[5]:       2665      2810      1873      1861      1836      1920      1649      1700      1629      1544      1502      1544      3497      3337      3510      3333
dram[6]:       2718      2760      1842      1824      2010      1907      1765      1736      1580      1598      1577      1523      3730      3785      3337      3331
dram[7]:       2693      2853      1947      1950      1810      1927      1769      1829      1557      1652      1587      1633      3792      4049      3350      3668
dram[8]:       2604      2860      1887      1921      1840      1914      1737      1791      1574      1560      1516      1490      3625      3479      3328      3254
dram[9]:       2822      2856      1871      1852      1781      1748      3076      1680      1603      1497      1482      1499      4070      3899      3251      3029
dram[10]:       2958      2622      1730      1789      1759      1820      1669      1741      1575      1618      1562      1531      4082      3432      2921      3089
dram[11]:       2463      2606      1890      1830      1813      1835      1704      1716      1623      1561      1502      1514      3849      3801      2984      3097
maximum mf latency per bank:
dram[0]:       9129      8057      9005      7754      9395      8383      9299      8019      9235      8023      8216      8418      8939      8202      8483      7823
dram[1]:       6809      7319      6946      7110      7951      7982      7877      7866      7539      7642      7573      7141      7837      7519      7080      7190
dram[2]:       7107      8446      7332      7841      8036      7796      8258      8629      7457      8337      7147      8469      7580      8003      7218      8096
dram[3]:       6835      7206      6945      6991      7540      7741      8158      7703      7666      7322      6904      6459      8057      7208      7501      6928
dram[4]:       8912      9292      7792      8493      8839      8274      8681      7884      7983      8168      8507      7974      8672      8357      7880      7764
dram[5]:       7439      7670      7045      8065      7456      7314      7330      8002      7148      8089      7901      7644      7096      7323      7064      7157
dram[6]:       7103      7895      7748      7858      7805      8368      7139      7858      8010      8165      7721      8073      7489      8555      8078      7421
dram[7]:       7563      7562      7091      7300      7731      7632      7156      7928      8106      8491      7455      7841      6819      7566      6889      7220
dram[8]:       7683      7953      7071      7827      7710      8454      8393      7701      7607      7697      8201      7579      7596      7117      7334      7441
dram[9]:       7716      6930      6947      6530      7522      8049      8945      7141      7708      7217      7797      7471      8303      6965      7207      7112
dram[10]:       7509      7691      6664      7368      7617      8278      7889      7958      7365      7692      6562      8134      7833      7435      7025      7060
dram[11]:       7456      7415      6886      7062      7619      7631      7354      7929      7065      8042      7226      7445      7891      7749      6922      7280

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196680594 n_act=999695 n_pre=999679 n_ref_event=0 n_req=1286972 n_rd=1272846 n_rd_L2_A=0 n_write=0 n_wr_bk=26494 bw_util=0.02602
n_activity=35942274 dram_eff=0.1446
bk0: 80087a 194072015i bk1: 83360a 193791715i bk2: 82120a 193830139i bk3: 85666a 193589773i bk4: 78631a 194139091i bk5: 81841a 193837052i bk6: 77048a 194227145i bk7: 80394a 193997181i bk8: 78009a 194244613i bk9: 82184a 193910101i bk10: 79086a 194221730i bk11: 82034a 193942403i bk12: 72332a 194835591i bk13: 76258a 194421818i bk14: 74959a 194578814i bk15: 78837a 194167405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223228
Row_Buffer_Locality_read = 0.224205
Row_Buffer_Locality_write = 0.135212
Bank_Level_Parallism = 3.447735
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.042557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026018 
total_CMD = 199760657 
util_bw = 5197360 
Wasted_Col = 14467200 
Wasted_Row = 7641177 
Idle = 172454920 

BW Util Bottlenecks: 
RCDc_limit = 18810074 
RCDWRc_limit = 114752 
WTRc_limit = 458840 
RTWc_limit = 668643 
CCDLc_limit = 736473 
rwq = 0 
CCDLc_limit_alone = 683478 
WTRc_limit_alone = 441911 
RTWc_limit_alone = 632577 

Commands details: 
total_CMD = 199760657 
n_nop = 196680594 
Read = 1272846 
Write = 0 
L2_Alloc = 0 
L2_WB = 26494 
n_act = 999695 
n_pre = 999679 
n_ref = 0 
n_req = 1286972 
total_req = 1299340 

Dual Bus Interface Util: 
issued_total_row = 1999374 
issued_total_col = 1299340 
Row_Bus_Util =  0.010009 
CoL_Bus_Util = 0.006504 
Either_Row_CoL_Bus_Util = 0.015419 
Issued_on_Two_Bus_Simul_Util = 0.001095 
issued_two_Eff = 0.070989 
queue_avg = 1.147994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196645129 n_act=1013678 n_pre=1013662 n_ref_event=0 n_req=1304461 n_rd=1289958 n_rd_L2_A=0 n_write=0 n_wr_bk=26722 bw_util=0.02637
n_activity=35958408 dram_eff=0.1465
bk0: 85259a 193583224i bk1: 81944a 193915603i bk2: 86696a 193394979i bk3: 83958a 193676133i bk4: 81483a 193679519i bk5: 78510a 194049941i bk6: 80052a 193884157i bk7: 77648a 194086903i bk8: 82939a 193735986i bk9: 79946a 193967112i bk10: 84056a 193663248i bk11: 79320a 194131615i bk12: 77446a 194167807i bk13: 75634a 194406257i bk14: 79289a 194059579i bk15: 75778a 194370046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222922
Row_Buffer_Locality_read = 0.223752
Row_Buffer_Locality_write = 0.149073
Bank_Level_Parallism = 3.559878
Bank_Level_Parallism_Col = 1.511328
Bank_Level_Parallism_Ready = 1.044377
write_to_read_ratio_blp_rw_average = 0.025511
GrpLevelPara = 1.393734 

BW Util details:
bwutil = 0.026365 
total_CMD = 199760657 
util_bw = 5266720 
Wasted_Col = 14477626 
Wasted_Row = 7586172 
Idle = 172430139 

BW Util Bottlenecks: 
RCDc_limit = 18962984 
RCDWRc_limit = 112493 
WTRc_limit = 480015 
RTWc_limit = 716194 
CCDLc_limit = 771308 
rwq = 0 
CCDLc_limit_alone = 714013 
WTRc_limit_alone = 461997 
RTWc_limit_alone = 676917 

Commands details: 
total_CMD = 199760657 
n_nop = 196645129 
Read = 1289958 
Write = 0 
L2_Alloc = 0 
L2_WB = 26722 
n_act = 1013678 
n_pre = 1013662 
n_ref = 0 
n_req = 1304461 
total_req = 1316680 

Dual Bus Interface Util: 
issued_total_row = 2027340 
issued_total_col = 1316680 
Row_Bus_Util =  0.010149 
CoL_Bus_Util = 0.006591 
Either_Row_CoL_Bus_Util = 0.015596 
Issued_on_Two_Bus_Simul_Util = 0.001144 
issued_two_Eff = 0.073340 
queue_avg = 1.200962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196698156 n_act=992430 n_pre=992414 n_ref_event=0 n_req=1273957 n_rd=1259624 n_rd_L2_A=0 n_write=0 n_wr_bk=26608 bw_util=0.02576
n_activity=35858605 dram_eff=0.1435
bk0: 80454a 194174842i bk1: 81697a 194048602i bk2: 83893a 193814171i bk3: 84068a 193864129i bk4: 78053a 194190464i bk5: 78549a 194196521i bk6: 76303a 194391539i bk7: 77342a 194283731i bk8: 79331a 194122819i bk9: 79834a 194119571i bk10: 78015a 194386597i bk11: 78983a 194298648i bk12: 75177a 194594865i bk13: 75319a 194572841i bk14: 75803a 194578216i bk15: 76803a 194444970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220994
Row_Buffer_Locality_read = 0.222019
Row_Buffer_Locality_write = 0.130957
Bank_Level_Parallism = 3.370588
Bank_Level_Parallism_Col = 1.483649
Bank_Level_Parallism_Ready = 1.041542
write_to_read_ratio_blp_rw_average = 0.024229
GrpLevelPara = 1.375303 

BW Util details:
bwutil = 0.025755 
total_CMD = 199760657 
util_bw = 5144928 
Wasted_Col = 14440172 
Wasted_Row = 7645860 
Idle = 172529697 

BW Util Bottlenecks: 
RCDc_limit = 18761131 
RCDWRc_limit = 116189 
WTRc_limit = 470916 
RTWc_limit = 635263 
CCDLc_limit = 711086 
rwq = 0 
CCDLc_limit_alone = 661454 
WTRc_limit_alone = 454101 
RTWc_limit_alone = 602446 

Commands details: 
total_CMD = 199760657 
n_nop = 196698156 
Read = 1259624 
Write = 0 
L2_Alloc = 0 
L2_WB = 26608 
n_act = 992430 
n_pre = 992414 
n_ref = 0 
n_req = 1273957 
total_req = 1286232 

Dual Bus Interface Util: 
issued_total_row = 1984844 
issued_total_col = 1286232 
Row_Bus_Util =  0.009936 
CoL_Bus_Util = 0.006439 
Either_Row_CoL_Bus_Util = 0.015331 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.068106 
queue_avg = 0.938728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.938728
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196672249 n_act=1003529 n_pre=1003513 n_ref_event=0 n_req=1289379 n_rd=1274869 n_rd_L2_A=0 n_write=0 n_wr_bk=26674 bw_util=0.02606
n_activity=35965887 dram_eff=0.1448
bk0: 82971a 193877431i bk1: 82649a 193875221i bk2: 85413a 193642124i bk3: 83744a 193772102i bk4: 80602a 193883717i bk5: 79602a 193992992i bk6: 79330a 193981647i bk7: 78692a 194056920i bk8: 80683a 193971349i bk9: 79964a 194072286i bk10: 79514a 194222123i bk11: 78569a 194270890i bk12: 75418a 194475155i bk13: 73400a 194660433i bk14: 77531a 194267782i bk15: 76787a 194279764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221704
Row_Buffer_Locality_read = 0.222617
Row_Buffer_Locality_write = 0.141420
Bank_Level_Parallism = 3.465150
Bank_Level_Parallism_Col = 1.497230
Bank_Level_Parallism_Ready = 1.043377
write_to_read_ratio_blp_rw_average = 0.024875
GrpLevelPara = 1.385589 

BW Util details:
bwutil = 0.026062 
total_CMD = 199760657 
util_bw = 5206172 
Wasted_Col = 14486368 
Wasted_Row = 7627417 
Idle = 172440700 

BW Util Bottlenecks: 
RCDc_limit = 18876744 
RCDWRc_limit = 114567 
WTRc_limit = 483529 
RTWc_limit = 688347 
CCDLc_limit = 732391 
rwq = 0 
CCDLc_limit_alone = 679558 
WTRc_limit_alone = 466285 
RTWc_limit_alone = 652758 

Commands details: 
total_CMD = 199760657 
n_nop = 196672249 
Read = 1274869 
Write = 0 
L2_Alloc = 0 
L2_WB = 26674 
n_act = 1003529 
n_pre = 1003513 
n_ref = 0 
n_req = 1289379 
total_req = 1301543 

Dual Bus Interface Util: 
issued_total_row = 2007042 
issued_total_col = 1301543 
Row_Bus_Util =  0.010047 
CoL_Bus_Util = 0.006516 
Either_Row_CoL_Bus_Util = 0.015461 
Issued_on_Two_Bus_Simul_Util = 0.001102 
issued_two_Eff = 0.071291 
queue_avg = 1.075085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196633148 n_act=1021013 n_pre=1020997 n_ref_event=0 n_req=1313552 n_rd=1298927 n_rd_L2_A=0 n_write=0 n_wr_bk=26826 bw_util=0.02655
n_activity=35943560 dram_eff=0.1475
bk0: 83496a 193617626i bk1: 85564a 193381054i bk2: 84764a 193504177i bk3: 88440a 193328981i bk4: 79875a 193890005i bk5: 83135a 193556361i bk6: 78522a 193936924i bk7: 81201a 193732916i bk8: 81702a 193790787i bk9: 82742a 193723507i bk10: 80233a 194090561i bk11: 81851a 193890296i bk12: 75188a 194402982i bk13: 76815a 194217968i bk14: 76940a 194191388i bk15: 78459a 193981006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222716
Row_Buffer_Locality_read = 0.223648
Row_Buffer_Locality_write = 0.139966
Bank_Level_Parallism = 3.617793
Bank_Level_Parallism_Col = 1.514657
Bank_Level_Parallism_Ready = 1.043369
write_to_read_ratio_blp_rw_average = 0.025119
GrpLevelPara = 1.399045 

BW Util details:
bwutil = 0.026547 
total_CMD = 199760657 
util_bw = 5303012 
Wasted_Col = 14494093 
Wasted_Row = 7534256 
Idle = 172429296 

BW Util Bottlenecks: 
RCDc_limit = 19029725 
RCDWRc_limit = 116260 
WTRc_limit = 484704 
RTWc_limit = 700107 
CCDLc_limit = 776833 
rwq = 0 
CCDLc_limit_alone = 722287 
WTRc_limit_alone = 467571 
RTWc_limit_alone = 662694 

Commands details: 
total_CMD = 199760657 
n_nop = 196633148 
Read = 1298927 
Write = 0 
L2_Alloc = 0 
L2_WB = 26826 
n_act = 1021013 
n_pre = 1020997 
n_ref = 0 
n_req = 1313552 
total_req = 1325753 

Dual Bus Interface Util: 
issued_total_row = 2042010 
issued_total_col = 1325753 
Row_Bus_Util =  0.010222 
CoL_Bus_Util = 0.006637 
Either_Row_CoL_Bus_Util = 0.015656 
Issued_on_Two_Bus_Simul_Util = 0.001203 
issued_two_Eff = 0.076820 
queue_avg = 1.285534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196705523 n_act=990054 n_pre=990038 n_ref_event=0 n_req=1270363 n_rd=1255748 n_rd_L2_A=0 n_write=0 n_wr_bk=26827 bw_util=0.02568
n_activity=35868222 dram_eff=0.143
bk0: 81477a 194063623i bk1: 79969a 194140113i bk2: 81818a 194042881i bk3: 82858a 193963175i bk4: 79213a 194224791i bk5: 79511a 194173380i bk6: 77856a 194241335i bk7: 77136a 194255028i bk8: 78789a 194233520i bk9: 79501a 194207626i bk10: 78820a 194337726i bk11: 79933a 194209074i bk12: 72990a 194818827i bk13: 74061a 194730988i bk14: 75602a 194523918i bk15: 76214a 194407804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220661
Row_Buffer_Locality_read = 0.221711
Row_Buffer_Locality_write = 0.130414
Bank_Level_Parallism = 3.355766
Bank_Level_Parallism_Col = 1.481125
Bank_Level_Parallism_Ready = 1.043119
write_to_read_ratio_blp_rw_average = 0.023635
GrpLevelPara = 1.373302 

BW Util details:
bwutil = 0.025682 
total_CMD = 199760657 
util_bw = 5130300 
Wasted_Col = 14428877 
Wasted_Row = 7641333 
Idle = 172560147 

BW Util Bottlenecks: 
RCDc_limit = 18727057 
RCDWRc_limit = 118320 
WTRc_limit = 481153 
RTWc_limit = 619622 
CCDLc_limit = 705613 
rwq = 0 
CCDLc_limit_alone = 656973 
WTRc_limit_alone = 464010 
RTWc_limit_alone = 588125 

Commands details: 
total_CMD = 199760657 
n_nop = 196705523 
Read = 1255748 
Write = 0 
L2_Alloc = 0 
L2_WB = 26827 
n_act = 990054 
n_pre = 990038 
n_ref = 0 
n_req = 1270363 
total_req = 1282575 

Dual Bus Interface Util: 
issued_total_row = 1980092 
issued_total_col = 1282575 
Row_Bus_Util =  0.009912 
CoL_Bus_Util = 0.006421 
Either_Row_CoL_Bus_Util = 0.015294 
Issued_on_Two_Bus_Simul_Util = 0.001039 
issued_two_Eff = 0.067929 
queue_avg = 0.931137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.931137
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196681405 n_act=1000387 n_pre=1000371 n_ref_event=0 n_req=1279464 n_rd=1264904 n_rd_L2_A=0 n_write=0 n_wr_bk=26863 bw_util=0.02587
n_activity=35912710 dram_eff=0.1439
bk0: 81352a 194033768i bk1: 81847a 194022685i bk2: 83499a 193921469i bk3: 83974a 193814357i bk4: 78725a 194184808i bk5: 78511a 194229529i bk6: 76804a 194374127i bk7: 77553a 194308411i bk8: 80604a 194129575i bk9: 81239a 194025913i bk10: 79557a 194231777i bk11: 80029a 194209795i bk12: 74354a 194615748i bk13: 74356a 194649156i bk14: 76174a 194411494i bk15: 76326a 194422264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218128
Row_Buffer_Locality_read = 0.219173
Row_Buffer_Locality_write = 0.127335
Bank_Level_Parallism = 3.382797
Bank_Level_Parallism_Col = 1.485775
Bank_Level_Parallism_Ready = 1.042079
write_to_read_ratio_blp_rw_average = 0.023766
GrpLevelPara = 1.377281 

BW Util details:
bwutil = 0.025866 
total_CMD = 199760657 
util_bw = 5167068 
Wasted_Col = 14498111 
Wasted_Row = 7616440 
Idle = 172479038 

BW Util Bottlenecks: 
RCDc_limit = 18887747 
RCDWRc_limit = 118122 
WTRc_limit = 488702 
RTWc_limit = 626914 
CCDLc_limit = 713936 
rwq = 0 
CCDLc_limit_alone = 665688 
WTRc_limit_alone = 471871 
RTWc_limit_alone = 595497 

Commands details: 
total_CMD = 199760657 
n_nop = 196681405 
Read = 1264904 
Write = 0 
L2_Alloc = 0 
L2_WB = 26863 
n_act = 1000387 
n_pre = 1000371 
n_ref = 0 
n_req = 1279464 
total_req = 1291767 

Dual Bus Interface Util: 
issued_total_row = 2000758 
issued_total_col = 1291767 
Row_Bus_Util =  0.010016 
CoL_Bus_Util = 0.006467 
Either_Row_CoL_Bus_Util = 0.015415 
Issued_on_Two_Bus_Simul_Util = 0.001068 
issued_two_Eff = 0.069261 
queue_avg = 0.920144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.920144
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196685517 n_act=998511 n_pre=998495 n_ref_event=0 n_req=1280553 n_rd=1265981 n_rd_L2_A=0 n_write=0 n_wr_bk=26811 bw_util=0.02589
n_activity=35868890 dram_eff=0.1442
bk0: 83516a 193869396i bk1: 82913a 193916581i bk2: 84177a 193750110i bk3: 83660a 193822750i bk4: 78826a 194080581i bk5: 78407a 194151900i bk6: 78162a 194182352i bk7: 76927a 194239471i bk8: 80559a 194099993i bk9: 80521a 194032121i bk10: 78859a 194270297i bk11: 79088a 194234906i bk12: 73940a 194624653i bk13: 74303a 194639671i bk14: 76383a 194348672i bk15: 75740a 194424423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220258
Row_Buffer_Locality_read = 0.221177
Row_Buffer_Locality_write = 0.140406
Bank_Level_Parallism = 3.422358
Bank_Level_Parallism_Col = 1.493660
Bank_Level_Parallism_Ready = 1.043400
write_to_read_ratio_blp_rw_average = 0.024898
GrpLevelPara = 1.381431 

BW Util details:
bwutil = 0.025887 
total_CMD = 199760657 
util_bw = 5171168 
Wasted_Col = 14465626 
Wasted_Row = 7605099 
Idle = 172518764 

BW Util Bottlenecks: 
RCDc_limit = 18832819 
RCDWRc_limit = 115375 
WTRc_limit = 481007 
RTWc_limit = 688211 
CCDLc_limit = 721343 
rwq = 0 
CCDLc_limit_alone = 668125 
WTRc_limit_alone = 463902 
RTWc_limit_alone = 652098 

Commands details: 
total_CMD = 199760657 
n_nop = 196685517 
Read = 1265981 
Write = 0 
L2_Alloc = 0 
L2_WB = 26811 
n_act = 998511 
n_pre = 998495 
n_ref = 0 
n_req = 1280553 
total_req = 1292792 

Dual Bus Interface Util: 
issued_total_row = 1997006 
issued_total_col = 1292792 
Row_Bus_Util =  0.009997 
CoL_Bus_Util = 0.006472 
Either_Row_CoL_Bus_Util = 0.015394 
Issued_on_Two_Bus_Simul_Util = 0.001075 
issued_two_Eff = 0.069804 
queue_avg = 1.033727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196687413 n_act=997583 n_pre=997567 n_ref_event=0 n_req=1275524 n_rd=1261010 n_rd_L2_A=0 n_write=0 n_wr_bk=26674 bw_util=0.02578
n_activity=35888327 dram_eff=0.1435
bk0: 81425a 194076071i bk1: 81288a 194093420i bk2: 83131a 193891902i bk3: 83164a 193950701i bk4: 78662a 194229177i bk5: 78673a 194230835i bk6: 77082a 194284473i bk7: 76989a 194326250i bk8: 80699a 194112168i bk9: 80811a 194108317i bk10: 79432a 194294905i bk11: 79753a 194278744i bk12: 75055a 194620656i bk13: 74372a 194707900i bk14: 75007a 194636026i bk15: 75467a 194544348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.217911
Row_Buffer_Locality_read = 0.218976
Row_Buffer_Locality_write = 0.125396
Bank_Level_Parallism = 3.355176
Bank_Level_Parallism_Col = 1.481047
Bank_Level_Parallism_Ready = 1.040240
write_to_read_ratio_blp_rw_average = 0.023335
GrpLevelPara = 1.374098 

BW Util details:
bwutil = 0.025785 
total_CMD = 199760657 
util_bw = 5150736 
Wasted_Col = 14489237 
Wasted_Row = 7616835 
Idle = 172503849 

BW Util Bottlenecks: 
RCDc_limit = 18853553 
RCDWRc_limit = 118468 
WTRc_limit = 488489 
RTWc_limit = 605642 
CCDLc_limit = 709351 
rwq = 0 
CCDLc_limit_alone = 660957 
WTRc_limit_alone = 470901 
RTWc_limit_alone = 574836 

Commands details: 
total_CMD = 199760657 
n_nop = 196687413 
Read = 1261010 
Write = 0 
L2_Alloc = 0 
L2_WB = 26674 
n_act = 997583 
n_pre = 997567 
n_ref = 0 
n_req = 1275524 
total_req = 1287684 

Dual Bus Interface Util: 
issued_total_row = 1995150 
issued_total_col = 1287684 
Row_Bus_Util =  0.009988 
CoL_Bus_Util = 0.006446 
Either_Row_CoL_Bus_Util = 0.015385 
Issued_on_Two_Bus_Simul_Util = 0.001049 
issued_two_Eff = 0.068198 
queue_avg = 0.905064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.905064
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196700468 n_act=991855 n_pre=991839 n_ref_event=0 n_req=1268813 n_rd=1254237 n_rd_L2_A=0 n_write=0 n_wr_bk=26839 bw_util=0.02565
n_activity=35928603 dram_eff=0.1426
bk0: 80722a 194258930i bk1: 80427a 194236917i bk2: 83527a 193941735i bk3: 83976a 193910346i bk4: 78593a 194310713i bk5: 79420a 194229865i bk6: 76320a 194470949i bk7: 76118a 194519453i bk8: 80311a 194230535i bk9: 80090a 194230864i bk10: 78359a 194505514i bk11: 77888a 194504703i bk12: 73253a 194825373i bk13: 73053a 194862819i bk14: 76111a 194599828i bk15: 76069a 194576056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218289
Row_Buffer_Locality_read = 0.219309
Row_Buffer_Locality_write = 0.130557
Bank_Level_Parallism = 3.284219
Bank_Level_Parallism_Col = 1.474548
Bank_Level_Parallism_Ready = 1.040123
write_to_read_ratio_blp_rw_average = 0.023325
GrpLevelPara = 1.368825 

BW Util details:
bwutil = 0.025652 
total_CMD = 199760657 
util_bw = 5124304 
Wasted_Col = 14489528 
Wasted_Row = 7655223 
Idle = 172491602 

BW Util Bottlenecks: 
RCDc_limit = 18806279 
RCDWRc_limit = 118885 
WTRc_limit = 482789 
RTWc_limit = 601144 
CCDLc_limit = 702394 
rwq = 0 
CCDLc_limit_alone = 655245 
WTRc_limit_alone = 466131 
RTWc_limit_alone = 570653 

Commands details: 
total_CMD = 199760657 
n_nop = 196700468 
Read = 1254237 
Write = 0 
L2_Alloc = 0 
L2_WB = 26839 
n_act = 991855 
n_pre = 991839 
n_ref = 0 
n_req = 1268813 
total_req = 1281076 

Dual Bus Interface Util: 
issued_total_row = 1983694 
issued_total_col = 1281076 
Row_Bus_Util =  0.009930 
CoL_Bus_Util = 0.006413 
Either_Row_CoL_Bus_Util = 0.015319 
Issued_on_Two_Bus_Simul_Util = 0.001024 
issued_two_Eff = 0.066852 
queue_avg = 0.860298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.860298
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196724543 n_act=985575 n_pre=985559 n_ref_event=0 n_req=1254080 n_rd=1239459 n_rd_L2_A=0 n_write=0 n_wr_bk=26996 bw_util=0.02536
n_activity=35827209 dram_eff=0.1414
bk0: 79971a 194268951i bk1: 79856a 194245818i bk2: 83005a 193973616i bk3: 81848a 194136130i bk4: 79206a 194193555i bk5: 77619a 194347185i bk6: 75972a 194494269i bk7: 74440a 194609281i bk8: 78430a 194337821i bk9: 76677a 194472733i bk10: 78418a 194407308i bk11: 77621a 194500181i bk12: 73629a 194770732i bk13: 72263a 194902921i bk14: 75983a 194583877i bk15: 74521a 194714554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214113
Row_Buffer_Locality_read = 0.215137
Row_Buffer_Locality_write = 0.127283
Bank_Level_Parallism = 3.268788
Bank_Level_Parallism_Col = 1.469415
Bank_Level_Parallism_Ready = 1.040468
write_to_read_ratio_blp_rw_average = 0.022767
GrpLevelPara = 1.364778 

BW Util details:
bwutil = 0.025359 
total_CMD = 199760657 
util_bw = 5065820 
Wasted_Col = 14445937 
Wasted_Row = 7650344 
Idle = 172598556 

BW Util Bottlenecks: 
RCDc_limit = 18750154 
RCDWRc_limit = 119537 
WTRc_limit = 496175 
RTWc_limit = 578856 
CCDLc_limit = 679562 
rwq = 0 
CCDLc_limit_alone = 633178 
WTRc_limit_alone = 478427 
RTWc_limit_alone = 550220 

Commands details: 
total_CMD = 199760657 
n_nop = 196724543 
Read = 1239459 
Write = 0 
L2_Alloc = 0 
L2_WB = 26996 
n_act = 985575 
n_pre = 985559 
n_ref = 0 
n_req = 1254080 
total_req = 1266455 

Dual Bus Interface Util: 
issued_total_row = 1971134 
issued_total_col = 1266455 
Row_Bus_Util =  0.009867 
CoL_Bus_Util = 0.006340 
Either_Row_CoL_Bus_Util = 0.015199 
Issued_on_Two_Bus_Simul_Util = 0.001009 
issued_two_Eff = 0.066359 
queue_avg = 0.799130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79913
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199760657 n_nop=196730911 n_act=980011 n_pre=979995 n_ref_event=0 n_req=1250350 n_rd=1235936 n_rd_L2_A=0 n_write=0 n_wr_bk=26832 bw_util=0.02529
n_activity=35817906 dram_eff=0.141
bk0: 80254a 194360003i bk1: 81087a 194316819i bk2: 81511a 194262304i bk3: 81657a 194228057i bk4: 78114a 194444811i bk5: 78042a 194468842i bk6: 74618a 194704259i bk7: 76401a 194597983i bk8: 76213a 194650409i bk9: 78078a 194532502i bk10: 77261a 194637235i bk11: 77196a 194650999i bk12: 72756a 194979562i bk13: 73209a 194986703i bk14: 74628a 194791048i bk15: 74911a 194779825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216219
Row_Buffer_Locality_read = 0.217304
Row_Buffer_Locality_write = 0.123144
Bank_Level_Parallism = 3.177253
Bank_Level_Parallism_Col = 1.462970
Bank_Level_Parallism_Ready = 1.040521
write_to_read_ratio_blp_rw_average = 0.022630
GrpLevelPara = 1.359381 

BW Util details:
bwutil = 0.025286 
total_CMD = 199760657 
util_bw = 5051072 
Wasted_Col = 14436523 
Wasted_Row = 7662295 
Idle = 172610767 

BW Util Bottlenecks: 
RCDc_limit = 18677384 
RCDWRc_limit = 119116 
WTRc_limit = 473270 
RTWc_limit = 560595 
CCDLc_limit = 676094 
rwq = 0 
CCDLc_limit_alone = 631076 
WTRc_limit_alone = 456397 
RTWc_limit_alone = 532450 

Commands details: 
total_CMD = 199760657 
n_nop = 196730911 
Read = 1235936 
Write = 0 
L2_Alloc = 0 
L2_WB = 26832 
n_act = 980011 
n_pre = 979995 
n_ref = 0 
n_req = 1250350 
total_req = 1262768 

Dual Bus Interface Util: 
issued_total_row = 1960006 
issued_total_col = 1262768 
Row_Bus_Util =  0.009812 
CoL_Bus_Util = 0.006321 
Either_Row_CoL_Bus_Util = 0.015167 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.063711 
queue_avg = 0.745370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4221034, Miss = 622486, Miss_rate = 0.147, Pending_hits = 1132, Reservation_fails = 2387
L2_cache_bank[1]: Access = 4162867, Miss = 650928, Miss_rate = 0.156, Pending_hits = 1288, Reservation_fails = 2069
L2_cache_bank[2]: Access = 4327482, Miss = 657473, Miss_rate = 0.152, Pending_hits = 1730, Reservation_fails = 2481
L2_cache_bank[3]: Access = 4289876, Miss = 632892, Miss_rate = 0.148, Pending_hits = 898, Reservation_fails = 2582
L2_cache_bank[4]: Access = 4228934, Miss = 627213, Miss_rate = 0.148, Pending_hits = 766, Reservation_fails = 1247
L2_cache_bank[5]: Access = 4316279, Miss = 632816, Miss_rate = 0.147, Pending_hits = 689, Reservation_fails = 2285
L2_cache_bank[6]: Access = 4254749, Miss = 641680, Miss_rate = 0.151, Pending_hits = 1103, Reservation_fails = 1588
L2_cache_bank[7]: Access = 4236670, Miss = 633645, Miss_rate = 0.150, Pending_hits = 996, Reservation_fails = 19
L2_cache_bank[8]: Access = 4206340, Miss = 640960, Miss_rate = 0.152, Pending_hits = 1430, Reservation_fails = 13623
L2_cache_bank[9]: Access = 4118161, Miss = 658427, Miss_rate = 0.160, Pending_hits = 1997, Reservation_fails = 1183
L2_cache_bank[10]: Access = 4288100, Miss = 626755, Miss_rate = 0.146, Pending_hits = 812, Reservation_fails = 0
L2_cache_bank[11]: Access = 4247738, Miss = 629400, Miss_rate = 0.148, Pending_hits = 770, Reservation_fails = 2588
L2_cache_bank[12]: Access = 4399551, Miss = 631282, Miss_rate = 0.143, Pending_hits = 739, Reservation_fails = 171
L2_cache_bank[13]: Access = 4290141, Miss = 634014, Miss_rate = 0.148, Pending_hits = 705, Reservation_fails = 0
L2_cache_bank[14]: Access = 4337204, Miss = 634605, Miss_rate = 0.146, Pending_hits = 930, Reservation_fails = 887
L2_cache_bank[15]: Access = 4461064, Miss = 631763, Miss_rate = 0.142, Pending_hits = 968, Reservation_fails = 1448
L2_cache_bank[16]: Access = 4287556, Miss = 630725, Miss_rate = 0.147, Pending_hits = 1063, Reservation_fails = 2350
L2_cache_bank[17]: Access = 4298904, Miss = 630692, Miss_rate = 0.147, Pending_hits = 745, Reservation_fails = 231
L2_cache_bank[18]: Access = 4706056, Miss = 627413, Miss_rate = 0.133, Pending_hits = 767, Reservation_fails = 1206
L2_cache_bank[19]: Access = 4291597, Miss = 627250, Miss_rate = 0.146, Pending_hits = 750, Reservation_fails = 586
L2_cache_bank[20]: Access = 4345717, Miss = 624785, Miss_rate = 0.144, Pending_hits = 808, Reservation_fails = 308
L2_cache_bank[21]: Access = 4142379, Miss = 615070, Miss_rate = 0.148, Pending_hits = 729, Reservation_fails = 68
L2_cache_bank[22]: Access = 4195057, Miss = 615548, Miss_rate = 0.147, Pending_hits = 727, Reservation_fails = 1344
L2_cache_bank[23]: Access = 4225922, Miss = 620795, Miss_rate = 0.147, Pending_hits = 691, Reservation_fails = 2557
L2_total_cache_accesses = 102879378
L2_total_cache_misses = 15178617
L2_total_cache_miss_rate = 0.1475
L2_total_cache_pending_hits = 23233
L2_total_cache_reservation_fails = 43208
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86881358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7030145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 43208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8143358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 23164
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 796170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3247
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102078021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801357
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 460
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19277
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23471
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=102879378
icnt_total_pkts_simt_to_mem=102879378
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 102879378
Req_Network_cycles = 77895532
Req_Network_injected_packets_per_cycle =       1.3207 
Req_Network_conflicts_per_cycle =       0.6446
Req_Network_conflicts_per_cycle_util =       2.6234
Req_Bank_Level_Parallism =       5.3753
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.1634
Req_Network_out_buffer_full_per_cycle =       0.0109
Req_Network_out_buffer_avg_util =       0.7976

Reply_Network_injected_packets_num = 102879378
Reply_Network_cycles = 77895532
Reply_Network_injected_packets_per_cycle =        1.3207
Reply_Network_conflicts_per_cycle =        1.1201
Reply_Network_conflicts_per_cycle_util =       4.5590
Reply_Bank_Level_Parallism =       5.3757
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2528
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0440
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 3 hrs, 43 min, 12 sec (186192 sec)
gpgpu_simulation_rate = 4145 (inst/sec)
gpgpu_simulation_rate = 418 (cycle/sec)
gpgpu_silicon_slowdown = 3265550x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc760b73c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc760b730..

GPGPU-Sim PTX: cudaLaunch for 0x0x560df8bd0dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 12859
gpu_sim_insn = 7763422
gpu_ipc =     603.7345
gpu_tot_sim_cycle = 77908391
gpu_tot_sim_insn = 779570650
gpu_tot_ipc =      10.0062
gpu_tot_issued_cta = 10704
gpu_occupancy = 92.4070% 
gpu_tot_occupancy = 33.3823% 
max_total_param_size = 0
gpu_stall_dramfull = 3476396
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.4421
partiton_level_parallism_total  =       1.3213
partiton_level_parallism_util =       8.3706
partiton_level_parallism_util_total  =       5.5164
L2_BW  =     194.0311 GB/Sec
L2_BW_total  =      57.7122 GB/Sec
gpu_total_sim_rate=4184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6395387, Miss = 3875047, Miss_rate = 0.606, Pending_hits = 44859, Reservation_fails = 2719866
	L1D_cache_core[1]: Access = 6812611, Miss = 4203818, Miss_rate = 0.617, Pending_hits = 58894, Reservation_fails = 2988596
	L1D_cache_core[2]: Access = 6072291, Miss = 3693759, Miss_rate = 0.608, Pending_hits = 57402, Reservation_fails = 2883034
	L1D_cache_core[3]: Access = 5760261, Miss = 3490726, Miss_rate = 0.606, Pending_hits = 55263, Reservation_fails = 2854586
	L1D_cache_core[4]: Access = 5252807, Miss = 3004449, Miss_rate = 0.572, Pending_hits = 46878, Reservation_fails = 2797178
	L1D_cache_core[5]: Access = 4679935, Miss = 2681934, Miss_rate = 0.573, Pending_hits = 39536, Reservation_fails = 2483271
	L1D_cache_core[6]: Access = 5492631, Miss = 3326447, Miss_rate = 0.606, Pending_hits = 63742, Reservation_fails = 2725071
	L1D_cache_core[7]: Access = 6007880, Miss = 3703623, Miss_rate = 0.616, Pending_hits = 64747, Reservation_fails = 3065383
	L1D_cache_core[8]: Access = 5683843, Miss = 3471099, Miss_rate = 0.611, Pending_hits = 61427, Reservation_fails = 2859029
	L1D_cache_core[9]: Access = 4918884, Miss = 2922459, Miss_rate = 0.594, Pending_hits = 52832, Reservation_fails = 2636330
	L1D_cache_core[10]: Access = 5658839, Miss = 3365164, Miss_rate = 0.595, Pending_hits = 59420, Reservation_fails = 2922403
	L1D_cache_core[11]: Access = 5840077, Miss = 3519425, Miss_rate = 0.603, Pending_hits = 65063, Reservation_fails = 2874756
	L1D_cache_core[12]: Access = 5188654, Miss = 3013482, Miss_rate = 0.581, Pending_hits = 54594, Reservation_fails = 2685696
	L1D_cache_core[13]: Access = 5853948, Miss = 3583157, Miss_rate = 0.612, Pending_hits = 69289, Reservation_fails = 3272350
	L1D_cache_core[14]: Access = 5056127, Miss = 2882391, Miss_rate = 0.570, Pending_hits = 49605, Reservation_fails = 2838831
	L1D_cache_core[15]: Access = 5954831, Miss = 3638737, Miss_rate = 0.611, Pending_hits = 69572, Reservation_fails = 3208897
	L1D_cache_core[16]: Access = 5336464, Miss = 3170080, Miss_rate = 0.594, Pending_hits = 58482, Reservation_fails = 2777824
	L1D_cache_core[17]: Access = 5103733, Miss = 2921927, Miss_rate = 0.573, Pending_hits = 53697, Reservation_fails = 2758545
	L1D_cache_core[18]: Access = 5546282, Miss = 3292655, Miss_rate = 0.594, Pending_hits = 63828, Reservation_fails = 2987114
	L1D_cache_core[19]: Access = 4986755, Miss = 3014954, Miss_rate = 0.605, Pending_hits = 55464, Reservation_fails = 2936277
	L1D_cache_core[20]: Access = 6028331, Miss = 3692772, Miss_rate = 0.613, Pending_hits = 68676, Reservation_fails = 2993883
	L1D_cache_core[21]: Access = 6043859, Miss = 3705592, Miss_rate = 0.613, Pending_hits = 70325, Reservation_fails = 3022412
	L1D_cache_core[22]: Access = 6332904, Miss = 3757980, Miss_rate = 0.593, Pending_hits = 59933, Reservation_fails = 3149372
	L1D_cache_core[23]: Access = 6135852, Miss = 3584364, Miss_rate = 0.584, Pending_hits = 56902, Reservation_fails = 3003158
	L1D_cache_core[24]: Access = 5550564, Miss = 3255699, Miss_rate = 0.587, Pending_hits = 53337, Reservation_fails = 2858619
	L1D_cache_core[25]: Access = 6869823, Miss = 3984133, Miss_rate = 0.580, Pending_hits = 62325, Reservation_fails = 2822102
	L1D_cache_core[26]: Access = 6144212, Miss = 3541963, Miss_rate = 0.576, Pending_hits = 51427, Reservation_fails = 2873577
	L1D_cache_core[27]: Access = 5030972, Miss = 2891367, Miss_rate = 0.575, Pending_hits = 43295, Reservation_fails = 2696612
	L1D_cache_core[28]: Access = 6043358, Miss = 3674374, Miss_rate = 0.608, Pending_hits = 73713, Reservation_fails = 3156852
	L1D_cache_core[29]: Access = 5668222, Miss = 3345196, Miss_rate = 0.590, Pending_hits = 53631, Reservation_fails = 2843156
	L1D_total_cache_accesses = 171450337
	L1D_total_cache_misses = 102208773
	L1D_total_cache_miss_rate = 0.5961
	L1D_total_cache_pending_hits = 1738158
	L1D_total_cache_reservation_fails = 86694780
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66775710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1738127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84180538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86681257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17954605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1738128
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 727696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 170648980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801357

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 582987
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19991254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 66107016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 8415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5108
ctas_completed 10704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
743391, 249906, 791409, 106719, 788822, 160782, 1168613, 145174, 176513, 68186, 112850, 170113, 104972, 65336, 71632, 235865, 70336, 88130, 174032, 82916, 173324, 85994, 72710, 81748, 180008, 137184, 159828, 141034, 141418, 141644, 150638, 103407, 
gpgpu_n_tot_thrd_icount = 4671128608
gpgpu_n_tot_w_icount = 145972769
gpgpu_n_stall_shd_mem = 72446693
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102135142
gpgpu_n_mem_write_global = 801357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 182088051
gpgpu_n_store_insn = 1356935
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9590784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68023583
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4423110
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2449363	W0_Idle:940129792	W0_Scoreboard:-1945979236	W1:60373082	W2:20963073	W3:12082660	W4:7981756	W5:5379061	W6:4163623	W7:3641741	W8:3119852	W9:2465536	W10:2003724	W11:1848463	W12:1616797	W13:1427657	W14:1323929	W15:1204836	W16:1112200	W17:1034188	W18:955205	W19:914996	W20:841991	W21:835456	W22:808107	W23:798968	W24:791526	W25:772794	W26:736814	W27:713330	W28:683192	W29:676820	W30:700455	W31:759424	W32:3241513
single_issue_nums: WS0:35037218	WS1:36047304	WS2:40231322	WS3:34656925	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 817081136 {8:102135142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32054280 {40:801357,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4085405680 {40:102135142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6410856 {8:801357,}
maxmflatency = 9395 
max_icnt2mem_latency = 6140 
maxmrqlatency = 4370 
max_icnt2sh_latency = 281 
averagemflatency = 358 
avg_icnt2mem_latency = 113 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 6 
mrq_lat_table:10101999 	106771 	216890 	481540 	623954 	522147 	745580 	1150327 	1129647 	267796 	13069 	1095 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62445119 	30873887 	5001464 	3684124 	807290 	124546 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	80614587 	7549580 	5368581 	3734666 	4293323 	1023980 	351148 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	59498036 	22447094 	11942456 	5743004 	2467659 	772850 	65310 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57027 	19443 	448 	943 	13 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        67        53        53        48        48        64        64 
dram[1]:        64        64        64        64        64        64        64        64        66        66        52        52        48        48        64        64 
dram[2]:        64        64        64        64        64        64        64        64        65        68        56        52        52        52        64        64 
dram[3]:        64        64        64        64        64        64        64        64        68        66        52        52        52        52        64        64 
dram[4]:        64        64        64        64        64        64        64        64        68        68        52        52        52        52        64        64 
dram[5]:        64        64        64        64        64        64        64        64        66        66        49        53        52        52        64        64 
dram[6]:        64        64        64        64        64        64        64        64        68        67        53        53        52        52        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        70        53        52        52        52        64        64 
dram[8]:        64        64        64        64        64        64        64        64        67        65        52        52        52        52        64        64 
dram[9]:        64        64        64        64        64        64        64        64        68        69        60        52        52        52        64        64 
dram[10]:        64        64        64        64        64        64        64        64        65        65        52        57        52        57        64        64 
dram[11]:        64        64        64        64        64        64        64        64        68        67        52        56        52        52        64        64 
maximum service time to same row:
dram[0]:  10523241   7257974   1454962   1448575   3342996   3336174   2195729   2195551   6251312    795940   1693914   1007256    702294    696604   2017172   2020711 
dram[1]:   9724352   5341224   1442462   1436152   3330370   2983804   2195531   1801343   3709866   3704207   1366833   1366414    690709    685835   2023654   2026217 
dram[2]:   7256378   9323307   1429833    883307   2777171   3309945   2195783   1801166   5291129   1097006   1364786   1364982    680327    675025   2029989   2033176 
dram[3]:  10498843  10495723    877368   1412502   3302955   3296567   2195766   2195520    618086    759690   1363962   1362537    669729    664417   2035337   2039751 
dram[4]:   7255804  10488655   1406604   1400687   3287553   3279816   3475927   3847896    754161    748242   1361519   1689009    658536    652433   2042952   1476548 
dram[5]:   7255212   7255025   1394568   1388210   3920637   3917344   2552171   2552376    742514   1086458   1359474   1359877    645924    640022   2047105   2049059 
dram[6]:   9288535   9678450   1381072   1374350   3913842   3910514   2614048   2552306   1121055    722673   1358729   1357785    634737    628244   2052006   2056980 
dram[7]:   7727747   7254454   1368503   1363389   5546868   3331158   2552306   2552075   1082501    712294   1356971   1356559    621907   7581937   2059712   2060212 
dram[8]:  10463893   9964493   1428529   1350536   3900096   3897001   2552691   5974155    705967   3593946   1355740   1355329    609656    604366   2062946   2065872 
dram[9]:   7709918   7705754   1344010   1338516   3893704   3889993   2552656   2552392    692876    687388   1354922   1354503    597612    592296   4401523   2071354 
dram[10]:  10444481   7696832   1332822   1325877   4460130   4457263   2552692   2552718   5279317   3467839   2102045   2102252   1122076   1116372   2074085   2076432 
dram[11]:   7692465   9634022   1319127   1313176   4453569   4450475   2328808   1483337   1061389   1056714   2102449   1352860   1110464   1105170   2079372   2081293 
average row accesses per activate:
dram[0]:  1.264274  1.299257  1.271610  1.290816  1.284382  1.292962  1.276997  1.307260  1.268657  1.303775  1.282346  1.296740  1.287311  1.296021  1.287296  1.306002 
dram[1]:  1.295292  1.291695  1.287237  1.282744  1.273200  1.274361  1.297295  1.277805  1.304217  1.283204  1.299815  1.282639  1.288188  1.300902  1.285902  1.281959 
dram[2]:  1.275445  1.277559  1.280276  1.285947  1.275956  1.284092  1.275572  1.284884  1.277438  1.281311  1.277772  1.279880  1.301219  1.297623  1.301223  1.304281 
dram[3]:  1.288453  1.284114  1.295236  1.283558  1.289928  1.281136  1.281903  1.277775  1.293001  1.275942  1.283937  1.278038  1.300225  1.282790  1.296437  1.282732 
dram[4]:  1.293502  1.295188  1.287674  1.308590  1.292839  1.295801  1.271927  1.289246  1.275303  1.293774  1.277939  1.287688  1.284760  1.292022  1.277552  1.274539 
dram[5]:  1.278137  1.265869  1.286482  1.285966  1.301550  1.298496  1.286242  1.279503  1.284037  1.283540  1.284965  1.276414  1.298705  1.291782  1.273748  1.274133 
dram[6]:  1.265829  1.265192  1.284696  1.277535  1.281775  1.283302  1.281151  1.286218  1.288050  1.281705  1.289290  1.288077  1.284362  1.284513  1.269667  1.271038 
dram[7]:  1.286527  1.296265  1.285729  1.283195  1.277597  1.280554  1.291705  1.275349  1.293638  1.287469  1.282277  1.284369  1.277770  1.293486  1.271680  1.267772 
dram[8]:  1.265957  1.274603  1.272367  1.278127  1.288514  1.285627  1.268455  1.275481  1.281218  1.289742  1.284651  1.277227  1.296960  1.299202  1.267346  1.272674 
dram[9]:  1.273905  1.269035  1.270370  1.269982  1.283931  1.281143  1.284946  1.280644  1.291697  1.280943  1.286822  1.276729  1.285164  1.290254  1.278943  1.284436 
dram[10]:  1.270124  1.259476  1.262360  1.264970  1.276259  1.275384  1.278963  1.275455  1.272586  1.266711  1.276055  1.274592  1.284261  1.286423  1.282494  1.275024 
dram[11]:  1.268971  1.277420  1.269006  1.273905  1.285327  1.284718  1.268513  1.283445  1.261560  1.273893  1.277111  1.278616  1.284690  1.293848  1.267319  1.285634 
average row locality = 15360834/11974525 = 1.282793
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     80175     83448     82196     85742     78695     81905     77112     80458     78073     82250     79139     82086     72409     76332     75028     78906 
dram[1]:     85350     82032     86773     84034     81547     78574     80116     77712     83003     80012     84108     79372     77518     75706     79357     75847 
dram[2]:     80546     81785     83969     84144     78117     78613     76367     77406     79395     79898     78071     79035     75253     75396     75872     76872 
dram[3]:     83059     82737     85490     83820     80666     79666     79395     78757     80747     80028     79568     78621     75496     73476     77599     76855 
dram[4]:     83584     85652     84840     88512     79939     83199     78586     81265     81766     82807     80285     81903     75268     76900     77009     78527 
dram[5]:     81565     80057     81890     82934     79278     79575     77920     77200     78853     79565     78868     79982     73075     74145     75666     76278 
dram[6]:     81444     81931     83579     84054     78791     78576     76869     77617     80669     81303     79606     80077     74442     74440     76238     76393 
dram[7]:     83600     82997     84258     83740     78890     78471     78226     76991     80623     80585     78907     79136     74024     74387     76448     75804 
dram[8]:     81509     81372     83212     83248     78726     78737     77147     77053     80765     80875     79480     79801     75139     74460     75071     75531 
dram[9]:     80806     80512     83611     84061     78657     79484     76385     76182     80375     80154     78415     77937     73339     73137     76176     76134 
dram[10]:     80055     79940     83093     81936     79271     77683     76036     74504     78494     76741     78466     77669     73710     72348     76048     74590 
dram[11]:     80338     81172     81597     81742     78178     78106     74682     76465     76279     78142     77309     77244     72837     73285     74696     74975 
total dram reads = 15186865
bank skew: 88512/72348 = 1.22
chip skew: 1300042/1237047 = 1.05
number of total write accesses:
dram[0]:      1781      1805      1971      1960      1724      1732      1546      1532      1592      1629      1606      1607      1460      1466      1562      1521 
dram[1]:      1855      1782      2039      1973      1754      1774      1544      1550      1598      1548      1639      1582      1472      1450      1643      1519 
dram[2]:      1814      1855      1999      1944      1757      1703      1523      1551      1618      1615      1612      1572      1494      1427      1537      1587 
dram[3]:      1799      1875      2007      1985      1656      1767      1549      1552      1590      1641      1607      1597      1440      1448      1558      1603 
dram[4]:      1846      1858      1975      1954      1747      1807      1485      1529      1657      1610      1612      1659      1420      1472      1624      1571 
dram[5]:      1844      1849      1977      2025      1700      1798      1556      1510      1597      1587      1671      1653      1411      1496      1610      1543 
dram[6]:      1854      1851      2021      2055      1782      1724      1491      1513      1665      1635      1589      1626      1443      1474      1612      1528 
dram[7]:      1829      1816      2028      1961      1803      1729      1559      1565      1587      1659      1593      1637      1495      1449      1548      1553 
dram[8]:      1835      1857      2018      1922      1734      1780      1521      1501      1621      1606      1601      1653      1513      1427      1557      1528 
dram[9]:      1795      1855      1967      2057      1761      1745      1479      1536      1593      1665      1620      1645      1465      1459      1599      1598 
dram[10]:      1873      1917      2032      1974      1774      1754      1561      1500      1652      1640      1617      1627      1509      1469      1545      1552 
dram[11]:      1889      1854      1986      1949      1766      1732      1482      1522      1614      1656      1598      1598      1517      1495      1609      1565 
total dram writes = 321166
bank skew: 2057/1411 = 1.46
chip skew: 26996/26494 = 1.02
average mf latency per bank:
dram[0]:       2840      3622      2011      2795      2034      2683      1803      2600      1731      2331      1639      2313      3612      5629      3561      4712
dram[1]:       2990      2874      2059      1848      1992      1799      1922      1736      1700      1609      1683      1571      3892      3235      3746      3633
dram[2]:       2637      2910      1822      1807      1832      1816      1753      1741      1575      1600      1509      1523      3486      3807      3268      3386
dram[3]:       3090      2687      2059      1888      1985      1759      1912      1736      1788      1635      1669      1541      3474      3623      3994      3212
dram[4]:       3293      3057      2540      2188      2388      2111      2222      2019      2034      1939      1908      1786      4859      3637      3956      3796
dram[5]:       2664      2808      1873      1860      1836      1920      1649      1700      1629      1544      1502      1544      3494      3335      3509      3332
dram[6]:       2716      2758      1842      1823      2009      1907      1765      1735      1579      1597      1577      1523      3727      3782      3336      3330
dram[7]:       2692      2852      1946      1950      1809      1927      1769      1829      1556      1652      1587      1633      3789      4046      3348      3667
dram[8]:       2603      2858      1887      1920      1840      1914      1737      1791      1574      1559      1516      1490      3622      3476      3326      3253
dram[9]:       2820      2854      1870      1851      1780      1748      3075      1679      1602      1497      1482      1499      4066      3896      3250      3028
dram[10]:       2957      2621      1729      1788      1758      1820      1668      1741      1575      1618      1562      1531      4079      3429      2920      3088
dram[11]:       2462      2604      1889      1829      1813      1835      1704      1716      1623      1560      1502      1515      3846      3799      2982      3096
maximum mf latency per bank:
dram[0]:       9129      8057      9005      7754      9395      8383      9299      8019      9235      8023      8216      8418      8939      8202      8483      7823
dram[1]:       6809      7319      6946      7110      7951      7982      7877      7866      7539      7642      7573      7141      7837      7519      7080      7190
dram[2]:       7107      8446      7332      7841      8036      7796      8258      8629      7457      8337      7147      8469      7580      8003      7218      8096
dram[3]:       6835      7206      6945      6991      7540      7741      8158      7703      7666      7322      6904      6459      8057      7208      7501      6928
dram[4]:       8912      9292      7792      8493      8839      8274      8681      7884      7983      8168      8507      7974      8672      8357      7880      7764
dram[5]:       7439      7670      7045      8065      7456      7314      7330      8002      7148      8089      7901      7644      7096      7323      7064      7157
dram[6]:       7103      7895      7748      7858      7805      8368      7139      7858      8010      8165      7721      8073      7489      8555      8078      7421
dram[7]:       7563      7562      7091      7300      7731      7632      7156      7928      8106      8491      7455      7841      6819      7566      6889      7220
dram[8]:       7683      7953      7071      7827      7710      8454      8393      7701      7607      7697      8201      7579      7596      7117      7334      7441
dram[9]:       7716      6930      6947      6530      7522      8049      8945      7141      7708      7217      7797      7471      8303      6965      7207      7112
dram[10]:       7509      7691      6664      7368      7617      8278      7889      7958      7365      7692      6562      8134      7833      7435      7025      7060
dram[11]:       7456      7415      6886      7062      7619      7631      7354      7929      7065      8042      7226      7445      7891      7749      6922      7280

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196712398 n_act=999726 n_pre=999710 n_ref_event=0 n_req=1288080 n_rd=1273954 n_rd_L2_A=0 n_write=0 n_wr_bk=26494 bw_util=0.02604
n_activity=35948209 dram_eff=0.1447
bk0: 80175a 194103625i bk1: 83448a 193823227i bk2: 82196a 193862483i bk3: 85742a 193622095i bk4: 78695a 194171336i bk5: 81905a 193869274i bk6: 77112a 194259270i bk7: 80458a 194029308i bk8: 78073a 194277133i bk9: 82250a 193942524i bk10: 79139a 194254262i bk11: 82086a 193975003i bk12: 72409a 194867982i bk13: 76332a 194454165i bk14: 75028a 194610867i bk15: 78906a 194199287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223872
Row_Buffer_Locality_read = 0.224855
Row_Buffer_Locality_write = 0.135212
Bank_Level_Parallism = 3.447560
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.043205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026036 
total_CMD = 199793631 
util_bw = 5201792 
Wasted_Col = 14467803 
Wasted_Row = 7641476 
Idle = 172482560 

BW Util Bottlenecks: 
RCDc_limit = 18810518 
RCDWRc_limit = 114752 
WTRc_limit = 458840 
RTWc_limit = 668643 
CCDLc_limit = 736737 
rwq = 0 
CCDLc_limit_alone = 683742 
WTRc_limit_alone = 441911 
RTWc_limit_alone = 632577 

Commands details: 
total_CMD = 199793631 
n_nop = 196712398 
Read = 1273954 
Write = 0 
L2_Alloc = 0 
L2_WB = 26494 
n_act = 999726 
n_pre = 999710 
n_ref = 0 
n_req = 1288080 
total_req = 1300448 

Dual Bus Interface Util: 
issued_total_row = 1999436 
issued_total_col = 1300448 
Row_Bus_Util =  0.010008 
CoL_Bus_Util = 0.006509 
Either_Row_CoL_Bus_Util = 0.015422 
Issued_on_Two_Bus_Simul_Util = 0.001094 
issued_two_Eff = 0.070962 
queue_avg = 1.148477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14848
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196676944 n_act=1013706 n_pre=1013690 n_ref_event=0 n_req=1305564 n_rd=1291061 n_rd_L2_A=0 n_write=0 n_wr_bk=26722 bw_util=0.02638
n_activity=35964191 dram_eff=0.1466
bk0: 85350a 193614790i bk1: 82032a 193947095i bk2: 86773a 193427261i bk3: 84034a 193708472i bk4: 81547a 193711732i bk5: 78574a 194082127i bk6: 80116a 193916447i bk7: 77712a 194119204i bk8: 83003a 193768503i bk9: 80012a 193999593i bk10: 84108a 193695814i bk11: 79372a 194164210i bk12: 77518a 194200285i bk13: 75706a 194438650i bk14: 79357a 194091730i bk15: 75847a 194401937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223557
Row_Buffer_Locality_read = 0.224394
Row_Buffer_Locality_write = 0.149073
Bank_Level_Parallism = 3.559682
Bank_Level_Parallism_Col = 1.511602
Bank_Level_Parallism_Ready = 1.044982
write_to_read_ratio_blp_rw_average = 0.025504
GrpLevelPara = 1.394003 

BW Util details:
bwutil = 0.026383 
total_CMD = 199793631 
util_bw = 5271132 
Wasted_Col = 14478203 
Wasted_Row = 7586410 
Idle = 172457886 

BW Util Bottlenecks: 
RCDc_limit = 18963364 
RCDWRc_limit = 112493 
WTRc_limit = 480015 
RTWc_limit = 716194 
CCDLc_limit = 771562 
rwq = 0 
CCDLc_limit_alone = 714267 
WTRc_limit_alone = 461997 
RTWc_limit_alone = 676917 

Commands details: 
total_CMD = 199793631 
n_nop = 196676944 
Read = 1291061 
Write = 0 
L2_Alloc = 0 
L2_WB = 26722 
n_act = 1013706 
n_pre = 1013690 
n_ref = 0 
n_req = 1305564 
total_req = 1317783 

Dual Bus Interface Util: 
issued_total_row = 2027396 
issued_total_col = 1317783 
Row_Bus_Util =  0.010147 
CoL_Bus_Util = 0.006596 
Either_Row_CoL_Bus_Util = 0.015600 
Issued_on_Two_Bus_Simul_Util = 0.001144 
issued_two_Eff = 0.073312 
queue_avg = 1.201418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196729961 n_act=992457 n_pre=992441 n_ref_event=0 n_req=1275072 n_rd=1260739 n_rd_L2_A=0 n_write=0 n_wr_bk=26608 bw_util=0.02577
n_activity=35864281 dram_eff=0.1436
bk0: 80546a 194206429i bk1: 81785a 194080127i bk2: 83969a 193846505i bk3: 84144a 193896437i bk4: 78117a 194222646i bk5: 78613a 194228691i bk6: 76367a 194423828i bk7: 77406a 194315907i bk8: 79395a 194155384i bk9: 79898a 194152152i bk10: 78071a 194419125i bk11: 79035a 194331176i bk12: 75253a 194627219i bk13: 75396a 194605088i bk14: 75872a 194610234i bk15: 76872a 194476812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221654
Row_Buffer_Locality_read = 0.222685
Row_Buffer_Locality_write = 0.130957
Bank_Level_Parallism = 3.370454
Bank_Level_Parallism_Col = 1.483964
Bank_Level_Parallism_Ready = 1.042217
write_to_read_ratio_blp_rw_average = 0.024223
GrpLevelPara = 1.375605 

BW Util details:
bwutil = 0.025774 
total_CMD = 199793631 
util_bw = 5149388 
Wasted_Col = 14440653 
Wasted_Row = 7646068 
Idle = 172557522 

BW Util Bottlenecks: 
RCDc_limit = 18761426 
RCDWRc_limit = 116189 
WTRc_limit = 470916 
RTWc_limit = 635263 
CCDLc_limit = 711340 
rwq = 0 
CCDLc_limit_alone = 661708 
WTRc_limit_alone = 454101 
RTWc_limit_alone = 602446 

Commands details: 
total_CMD = 199793631 
n_nop = 196729961 
Read = 1260739 
Write = 0 
L2_Alloc = 0 
L2_WB = 26608 
n_act = 992457 
n_pre = 992441 
n_ref = 0 
n_req = 1275072 
total_req = 1287347 

Dual Bus Interface Util: 
issued_total_row = 1984898 
issued_total_col = 1287347 
Row_Bus_Util =  0.009935 
CoL_Bus_Util = 0.006443 
Either_Row_CoL_Bus_Util = 0.015334 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.068080 
queue_avg = 0.939287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.939287
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196704054 n_act=1003558 n_pre=1003542 n_ref_event=0 n_req=1290490 n_rd=1275980 n_rd_L2_A=0 n_write=0 n_wr_bk=26674 bw_util=0.02608
n_activity=35971721 dram_eff=0.1449
bk0: 83059a 193909068i bk1: 82737a 193906828i bk2: 85490a 193674461i bk3: 83820a 193804426i bk4: 80666a 193915890i bk5: 79666a 194025140i bk6: 79395a 194013793i bk7: 78757a 194089190i bk8: 80747a 194003910i bk9: 80028a 194104833i bk10: 79568a 194254633i bk11: 78621a 194303399i bk12: 75496a 194507495i bk13: 73476a 194692773i bk14: 77599a 194299846i bk15: 76855a 194311710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222351
Row_Buffer_Locality_read = 0.223272
Row_Buffer_Locality_write = 0.141420
Bank_Level_Parallism = 3.464967
Bank_Level_Parallism_Col = 1.497514
Bank_Level_Parallism_Ready = 1.044032
write_to_read_ratio_blp_rw_average = 0.024869
GrpLevelPara = 1.385869 

BW Util details:
bwutil = 0.026080 
total_CMD = 199793631 
util_bw = 5210616 
Wasted_Col = 14486987 
Wasted_Row = 7627672 
Idle = 172468356 

BW Util Bottlenecks: 
RCDc_limit = 18877135 
RCDWRc_limit = 114567 
WTRc_limit = 483529 
RTWc_limit = 688347 
CCDLc_limit = 732698 
rwq = 0 
CCDLc_limit_alone = 679865 
WTRc_limit_alone = 466285 
RTWc_limit_alone = 652758 

Commands details: 
total_CMD = 199793631 
n_nop = 196704054 
Read = 1275980 
Write = 0 
L2_Alloc = 0 
L2_WB = 26674 
n_act = 1003558 
n_pre = 1003542 
n_ref = 0 
n_req = 1290490 
total_req = 1302654 

Dual Bus Interface Util: 
issued_total_row = 2007100 
issued_total_col = 1302654 
Row_Bus_Util =  0.010046 
CoL_Bus_Util = 0.006520 
Either_Row_CoL_Bus_Util = 0.015464 
Issued_on_Two_Bus_Simul_Util = 0.001102 
issued_two_Eff = 0.071264 
queue_avg = 1.075613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07561
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196664956 n_act=1021039 n_pre=1021023 n_ref_event=0 n_req=1314667 n_rd=1300042 n_rd_L2_A=0 n_write=0 n_wr_bk=26826 bw_util=0.02656
n_activity=35949209 dram_eff=0.1476
bk0: 83584a 193649274i bk1: 85652a 193412587i bk2: 84840a 193536547i bk3: 88512a 193361305i bk4: 79939a 193922138i bk5: 83199a 193588435i bk6: 78586a 193969113i bk7: 81265a 193764988i bk8: 81766a 193823328i bk9: 82807a 193756035i bk10: 80285a 194123109i bk11: 81903a 193922811i bk12: 75268a 194435367i bk13: 76900a 194250345i bk14: 77009a 194223516i bk15: 78527a 194012905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223355
Row_Buffer_Locality_read = 0.224294
Row_Buffer_Locality_write = 0.139966
Bank_Level_Parallism = 3.617611
Bank_Level_Parallism_Col = 1.514954
Bank_Level_Parallism_Ready = 1.044070
write_to_read_ratio_blp_rw_average = 0.025112
GrpLevelPara = 1.399336 

BW Util details:
bwutil = 0.026565 
total_CMD = 199793631 
util_bw = 5307472 
Wasted_Col = 14494630 
Wasted_Row = 7534415 
Idle = 172457114 

BW Util Bottlenecks: 
RCDc_limit = 19030032 
RCDWRc_limit = 116260 
WTRc_limit = 484704 
RTWc_limit = 700107 
CCDLc_limit = 777136 
rwq = 0 
CCDLc_limit_alone = 722590 
WTRc_limit_alone = 467571 
RTWc_limit_alone = 662694 

Commands details: 
total_CMD = 199793631 
n_nop = 196664956 
Read = 1300042 
Write = 0 
L2_Alloc = 0 
L2_WB = 26826 
n_act = 1021039 
n_pre = 1021023 
n_ref = 0 
n_req = 1314667 
total_req = 1326868 

Dual Bus Interface Util: 
issued_total_row = 2042062 
issued_total_col = 1326868 
Row_Bus_Util =  0.010221 
CoL_Bus_Util = 0.006641 
Either_Row_CoL_Bus_Util = 0.015660 
Issued_on_Two_Bus_Simul_Util = 0.001203 
issued_two_Eff = 0.076791 
queue_avg = 1.286018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196737346 n_act=990078 n_pre=990062 n_ref_event=0 n_req=1271466 n_rd=1256851 n_rd_L2_A=0 n_write=0 n_wr_bk=26827 bw_util=0.0257
n_activity=35873779 dram_eff=0.1431
bk0: 81565a 194095248i bk1: 80057a 194171648i bk2: 81890a 194075241i bk3: 82934a 193995510i bk4: 79278a 194256929i bk5: 79575a 194205480i bk6: 77920a 194273570i bk7: 77200a 194287272i bk8: 78853a 194266114i bk9: 79565a 194240178i bk10: 78868a 194370315i bk11: 79982a 194241586i bk12: 73075a 194851230i bk13: 74145a 194763326i bk14: 75666a 194556157i bk15: 76278a 194439791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221318
Row_Buffer_Locality_read = 0.222375
Row_Buffer_Locality_write = 0.130414
Bank_Level_Parallism = 3.355628
Bank_Level_Parallism_Col = 1.481420
Bank_Level_Parallism_Ready = 1.043786
write_to_read_ratio_blp_rw_average = 0.023629
GrpLevelPara = 1.373595 

BW Util details:
bwutil = 0.025700 
total_CMD = 199793631 
util_bw = 5134712 
Wasted_Col = 14429366 
Wasted_Row = 7641490 
Idle = 172588063 

BW Util Bottlenecks: 
RCDc_limit = 18727315 
RCDWRc_limit = 118320 
WTRc_limit = 481153 
RTWc_limit = 619622 
CCDLc_limit = 705921 
rwq = 0 
CCDLc_limit_alone = 657281 
WTRc_limit_alone = 464010 
RTWc_limit_alone = 588125 

Commands details: 
total_CMD = 199793631 
n_nop = 196737346 
Read = 1256851 
Write = 0 
L2_Alloc = 0 
L2_WB = 26827 
n_act = 990078 
n_pre = 990062 
n_ref = 0 
n_req = 1271466 
total_req = 1283678 

Dual Bus Interface Util: 
issued_total_row = 1980140 
issued_total_col = 1283678 
Row_Bus_Util =  0.009911 
CoL_Bus_Util = 0.006425 
Either_Row_CoL_Bus_Util = 0.015297 
Issued_on_Two_Bus_Simul_Util = 0.001039 
issued_two_Eff = 0.067904 
queue_avg = 0.931653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.931653
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196713198 n_act=1000415 n_pre=1000399 n_ref_event=0 n_req=1280589 n_rd=1266029 n_rd_L2_A=0 n_write=0 n_wr_bk=26863 bw_util=0.02588
n_activity=35918624 dram_eff=0.144
bk0: 81444a 194065244i bk1: 81931a 194054203i bk2: 83579a 193953776i bk3: 84054a 193846675i bk4: 78791a 194216967i bk5: 78576a 194261711i bk6: 76869a 194406468i bk7: 77617a 194340630i bk8: 80669a 194162049i bk9: 81303a 194058399i bk10: 79606a 194264297i bk11: 80077a 194242372i bk12: 74442a 194648065i bk13: 74440a 194681397i bk14: 76238a 194443569i bk15: 76393a 194454163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218793
Row_Buffer_Locality_read = 0.219845
Row_Buffer_Locality_write = 0.127335
Bank_Level_Parallism = 3.382647
Bank_Level_Parallism_Col = 1.486086
Bank_Level_Parallism_Ready = 1.042730
write_to_read_ratio_blp_rw_average = 0.023760
GrpLevelPara = 1.377574 

BW Util details:
bwutil = 0.025885 
total_CMD = 199793631 
util_bw = 5171568 
Wasted_Col = 14498661 
Wasted_Row = 7616711 
Idle = 172506691 

BW Util Bottlenecks: 
RCDc_limit = 18888116 
RCDWRc_limit = 118122 
WTRc_limit = 488702 
RTWc_limit = 626914 
CCDLc_limit = 714187 
rwq = 0 
CCDLc_limit_alone = 665939 
WTRc_limit_alone = 471871 
RTWc_limit_alone = 595497 

Commands details: 
total_CMD = 199793631 
n_nop = 196713198 
Read = 1266029 
Write = 0 
L2_Alloc = 0 
L2_WB = 26863 
n_act = 1000415 
n_pre = 1000399 
n_ref = 0 
n_req = 1280589 
total_req = 1292892 

Dual Bus Interface Util: 
issued_total_row = 2000814 
issued_total_col = 1292892 
Row_Bus_Util =  0.010014 
CoL_Bus_Util = 0.006471 
Either_Row_CoL_Bus_Util = 0.015418 
Issued_on_Two_Bus_Simul_Util = 0.001067 
issued_two_Eff = 0.069235 
queue_avg = 0.920701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.920701
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196717337 n_act=998535 n_pre=998519 n_ref_event=0 n_req=1281659 n_rd=1267087 n_rd_L2_A=0 n_write=0 n_wr_bk=26811 bw_util=0.0259
n_activity=35874252 dram_eff=0.1443
bk0: 83600a 193900984i bk1: 82997a 193948060i bk2: 84258a 193782371i bk3: 83740a 193855036i bk4: 78890a 194112776i bk5: 78471a 194184117i bk6: 78226a 194214597i bk7: 76991a 194271792i bk8: 80623a 194132514i bk9: 80585a 194064648i bk10: 78907a 194302876i bk11: 79136a 194267479i bk12: 74024a 194656972i bk13: 74387a 194672027i bk14: 76448a 194380810i bk15: 75804a 194456331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220912
Row_Buffer_Locality_read = 0.221838
Row_Buffer_Locality_write = 0.140406
Bank_Level_Parallism = 3.422220
Bank_Level_Parallism_Col = 1.493964
Bank_Level_Parallism_Ready = 1.044029
write_to_read_ratio_blp_rw_average = 0.024892
GrpLevelPara = 1.381722 

BW Util details:
bwutil = 0.025905 
total_CMD = 199793631 
util_bw = 5175592 
Wasted_Col = 14466036 
Wasted_Row = 7605261 
Idle = 172546742 

BW Util Bottlenecks: 
RCDc_limit = 18833092 
RCDWRc_limit = 115375 
WTRc_limit = 481007 
RTWc_limit = 688211 
CCDLc_limit = 721557 
rwq = 0 
CCDLc_limit_alone = 668339 
WTRc_limit_alone = 463902 
RTWc_limit_alone = 652098 

Commands details: 
total_CMD = 199793631 
n_nop = 196717337 
Read = 1267087 
Write = 0 
L2_Alloc = 0 
L2_WB = 26811 
n_act = 998535 
n_pre = 998519 
n_ref = 0 
n_req = 1281659 
total_req = 1293898 

Dual Bus Interface Util: 
issued_total_row = 1997054 
issued_total_col = 1293898 
Row_Bus_Util =  0.009996 
CoL_Bus_Util = 0.006476 
Either_Row_CoL_Bus_Util = 0.015397 
Issued_on_Two_Bus_Simul_Util = 0.001074 
issued_two_Eff = 0.069778 
queue_avg = 1.034254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03425
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196719223 n_act=997607 n_pre=997591 n_ref_event=0 n_req=1276640 n_rd=1262126 n_rd_L2_A=0 n_write=0 n_wr_bk=26674 bw_util=0.0258
n_activity=35893732 dram_eff=0.1436
bk0: 81509a 194107650i bk1: 81372a 194124935i bk2: 83212a 193924229i bk3: 83248a 193983037i bk4: 78726a 194261365i bk5: 78737a 194263020i bk6: 77147a 194316755i bk7: 77053a 194358540i bk8: 80765a 194144632i bk9: 80875a 194140883i bk10: 79480a 194327502i bk11: 79801a 194311322i bk12: 75139a 194652953i bk13: 74460a 194740152i bk14: 75071a 194668172i bk15: 75531a 194576286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218576
Row_Buffer_Locality_read = 0.219648
Row_Buffer_Locality_write = 0.125396
Bank_Level_Parallism = 3.355050
Bank_Level_Parallism_Col = 1.481352
Bank_Level_Parallism_Ready = 1.040890
write_to_read_ratio_blp_rw_average = 0.023329
GrpLevelPara = 1.374390 

BW Util details:
bwutil = 0.025803 
total_CMD = 199793631 
util_bw = 5155200 
Wasted_Col = 14489669 
Wasted_Row = 7616959 
Idle = 172531803 

BW Util Bottlenecks: 
RCDc_limit = 18853795 
RCDWRc_limit = 118468 
WTRc_limit = 488489 
RTWc_limit = 605642 
CCDLc_limit = 709613 
rwq = 0 
CCDLc_limit_alone = 661219 
WTRc_limit_alone = 470901 
RTWc_limit_alone = 574836 

Commands details: 
total_CMD = 199793631 
n_nop = 196719223 
Read = 1262126 
Write = 0 
L2_Alloc = 0 
L2_WB = 26674 
n_act = 997607 
n_pre = 997591 
n_ref = 0 
n_req = 1276640 
total_req = 1288800 

Dual Bus Interface Util: 
issued_total_row = 1995198 
issued_total_col = 1288800 
Row_Bus_Util =  0.009986 
CoL_Bus_Util = 0.006451 
Either_Row_CoL_Bus_Util = 0.015388 
Issued_on_Two_Bus_Simul_Util = 0.001049 
issued_two_Eff = 0.068172 
queue_avg = 0.905560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.90556
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196732256 n_act=991884 n_pre=991868 n_ref_event=0 n_req=1269941 n_rd=1255365 n_rd_L2_A=0 n_write=0 n_wr_bk=26839 bw_util=0.02567
n_activity=35934571 dram_eff=0.1427
bk0: 80806a 194290526i bk1: 80512a 194268404i bk2: 83611a 193974027i bk3: 84061a 193942573i bk4: 78657a 194342947i bk5: 79484a 194262088i bk6: 76385a 194503152i bk7: 76182a 194551740i bk8: 80375a 194263078i bk9: 80154a 194263402i bk10: 78415a 194538040i bk11: 77937a 194537216i bk12: 73339a 194857657i bk13: 73137a 194895156i bk14: 76176a 194631941i bk15: 76134a 194607989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218961
Row_Buffer_Locality_read = 0.219987
Row_Buffer_Locality_write = 0.130557
Bank_Level_Parallism = 3.284071
Bank_Level_Parallism_Col = 1.474846
Bank_Level_Parallism_Ready = 1.040741
write_to_read_ratio_blp_rw_average = 0.023318
GrpLevelPara = 1.369115 

BW Util details:
bwutil = 0.025671 
total_CMD = 199793631 
util_bw = 5128816 
Wasted_Col = 14490058 
Wasted_Row = 7655514 
Idle = 172519243 

BW Util Bottlenecks: 
RCDc_limit = 18806619 
RCDWRc_limit = 118885 
WTRc_limit = 482789 
RTWc_limit = 601144 
CCDLc_limit = 702645 
rwq = 0 
CCDLc_limit_alone = 655496 
WTRc_limit_alone = 466131 
RTWc_limit_alone = 570653 

Commands details: 
total_CMD = 199793631 
n_nop = 196732256 
Read = 1255365 
Write = 0 
L2_Alloc = 0 
L2_WB = 26839 
n_act = 991884 
n_pre = 991868 
n_ref = 0 
n_req = 1269941 
total_req = 1282204 

Dual Bus Interface Util: 
issued_total_row = 1983752 
issued_total_col = 1282204 
Row_Bus_Util =  0.009929 
CoL_Bus_Util = 0.006418 
Either_Row_CoL_Bus_Util = 0.015323 
Issued_on_Two_Bus_Simul_Util = 0.001024 
issued_two_Eff = 0.066827 
queue_avg = 0.860841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.860841
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196756336 n_act=985603 n_pre=985587 n_ref_event=0 n_req=1255205 n_rd=1240584 n_rd_L2_A=0 n_write=0 n_wr_bk=26996 bw_util=0.02538
n_activity=35833150 dram_eff=0.1415
bk0: 80055a 194300531i bk1: 79940a 194277384i bk2: 83093a 194005837i bk3: 81936a 194168396i bk4: 79271a 194225690i bk5: 77683a 194379372i bk6: 76036a 194526586i bk7: 74504a 194641574i bk8: 78494a 194370323i bk9: 76741a 194505233i bk10: 78466a 194439933i bk11: 77669a 194532820i bk12: 73710a 194803083i bk13: 72348a 194935151i bk14: 76048a 194615920i bk15: 74590a 194746459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214795
Row_Buffer_Locality_read = 0.215827
Row_Buffer_Locality_write = 0.127283
Bank_Level_Parallism = 3.268669
Bank_Level_Parallism_Col = 1.469732
Bank_Level_Parallism_Ready = 1.041120
write_to_read_ratio_blp_rw_average = 0.022761
GrpLevelPara = 1.365078 

BW Util details:
bwutil = 0.025378 
total_CMD = 199793631 
util_bw = 5070320 
Wasted_Col = 14446409 
Wasted_Row = 7650591 
Idle = 172626311 

BW Util Bottlenecks: 
RCDc_limit = 18750449 
RCDWRc_limit = 119537 
WTRc_limit = 496175 
RTWc_limit = 578856 
CCDLc_limit = 679804 
rwq = 0 
CCDLc_limit_alone = 633420 
WTRc_limit_alone = 478427 
RTWc_limit_alone = 550220 

Commands details: 
total_CMD = 199793631 
n_nop = 196756336 
Read = 1240584 
Write = 0 
L2_Alloc = 0 
L2_WB = 26996 
n_act = 985603 
n_pre = 985587 
n_ref = 0 
n_req = 1255205 
total_req = 1267580 

Dual Bus Interface Util: 
issued_total_row = 1971190 
issued_total_col = 1267580 
Row_Bus_Util =  0.009866 
CoL_Bus_Util = 0.006344 
Either_Row_CoL_Bus_Util = 0.015202 
Issued_on_Two_Bus_Simul_Util = 0.001008 
issued_two_Eff = 0.066334 
queue_avg = 0.799680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79968
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199793631 n_nop=196762720 n_act=980038 n_pre=980022 n_ref_event=0 n_req=1251461 n_rd=1237047 n_rd_L2_A=0 n_write=0 n_wr_bk=26832 bw_util=0.0253
n_activity=35823712 dram_eff=0.1411
bk0: 80338a 194391603i bk1: 81172a 194348307i bk2: 81597a 194294570i bk3: 81742a 194260283i bk4: 78178a 194476953i bk5: 78106a 194500980i bk6: 74682a 194736481i bk7: 76465a 194630275i bk8: 76279a 194682839i bk9: 78142a 194565024i bk10: 77309a 194669881i bk11: 77244a 194683635i bk12: 72837a 195011821i bk13: 73285a 195019019i bk14: 74696a 194823049i bk15: 74975a 194811832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216893
Row_Buffer_Locality_read = 0.217985
Row_Buffer_Locality_write = 0.123144
Bank_Level_Parallism = 3.177155
Bank_Level_Parallism_Col = 1.463296
Bank_Level_Parallism_Ready = 1.041220
write_to_read_ratio_blp_rw_average = 0.022624
GrpLevelPara = 1.359690 

BW Util details:
bwutil = 0.025304 
total_CMD = 199793631 
util_bw = 5055516 
Wasted_Col = 14437054 
Wasted_Row = 7662522 
Idle = 172638539 

BW Util Bottlenecks: 
RCDc_limit = 18677758 
RCDWRc_limit = 119116 
WTRc_limit = 473270 
RTWc_limit = 560595 
CCDLc_limit = 676333 
rwq = 0 
CCDLc_limit_alone = 631315 
WTRc_limit_alone = 456397 
RTWc_limit_alone = 532450 

Commands details: 
total_CMD = 199793631 
n_nop = 196762720 
Read = 1237047 
Write = 0 
L2_Alloc = 0 
L2_WB = 26832 
n_act = 980038 
n_pre = 980022 
n_ref = 0 
n_req = 1251461 
total_req = 1263879 

Dual Bus Interface Util: 
issued_total_row = 1960060 
issued_total_col = 1263879 
Row_Bus_Util =  0.009810 
CoL_Bus_Util = 0.006326 
Either_Row_CoL_Bus_Util = 0.015170 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.063686 
queue_avg = 0.745936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.745936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4223413, Miss = 623041, Miss_rate = 0.148, Pending_hits = 1132, Reservation_fails = 2387
L2_cache_bank[1]: Access = 4165243, Miss = 651481, Miss_rate = 0.156, Pending_hits = 1288, Reservation_fails = 2069
L2_cache_bank[2]: Access = 4329858, Miss = 658025, Miss_rate = 0.152, Pending_hits = 1730, Reservation_fails = 2481
L2_cache_bank[3]: Access = 4292252, Miss = 633443, Miss_rate = 0.148, Pending_hits = 898, Reservation_fails = 2582
L2_cache_bank[4]: Access = 4231344, Miss = 627774, Miss_rate = 0.148, Pending_hits = 766, Reservation_fails = 1247
L2_cache_bank[5]: Access = 4318659, Miss = 633370, Miss_rate = 0.147, Pending_hits = 689, Reservation_fails = 2285
L2_cache_bank[6]: Access = 4257130, Miss = 642238, Miss_rate = 0.151, Pending_hits = 1103, Reservation_fails = 1588
L2_cache_bank[7]: Access = 4239050, Miss = 634198, Miss_rate = 0.150, Pending_hits = 996, Reservation_fails = 19
L2_cache_bank[8]: Access = 4208720, Miss = 641517, Miss_rate = 0.152, Pending_hits = 1430, Reservation_fails = 13623
L2_cache_bank[9]: Access = 4120541, Miss = 658985, Miss_rate = 0.160, Pending_hits = 1997, Reservation_fails = 1183
L2_cache_bank[10]: Access = 4290481, Miss = 627305, Miss_rate = 0.146, Pending_hits = 812, Reservation_fails = 0
L2_cache_bank[11]: Access = 4250118, Miss = 629953, Miss_rate = 0.148, Pending_hits = 770, Reservation_fails = 2588
L2_cache_bank[12]: Access = 4401931, Miss = 631851, Miss_rate = 0.144, Pending_hits = 739, Reservation_fails = 171
L2_cache_bank[13]: Access = 4292522, Miss = 634570, Miss_rate = 0.148, Pending_hits = 705, Reservation_fails = 0
L2_cache_bank[14]: Access = 4339585, Miss = 635159, Miss_rate = 0.146, Pending_hits = 930, Reservation_fails = 887
L2_cache_bank[15]: Access = 4463444, Miss = 632315, Miss_rate = 0.142, Pending_hits = 968, Reservation_fails = 1448
L2_cache_bank[16]: Access = 4289937, Miss = 631281, Miss_rate = 0.147, Pending_hits = 1063, Reservation_fails = 2350
L2_cache_bank[17]: Access = 4301283, Miss = 631252, Miss_rate = 0.147, Pending_hits = 745, Reservation_fails = 231
L2_cache_bank[18]: Access = 4708432, Miss = 627981, Miss_rate = 0.133, Pending_hits = 767, Reservation_fails = 1206
L2_cache_bank[19]: Access = 4293973, Miss = 627810, Miss_rate = 0.146, Pending_hits = 750, Reservation_fails = 586
L2_cache_bank[20]: Access = 4348095, Miss = 625344, Miss_rate = 0.144, Pending_hits = 808, Reservation_fails = 308
L2_cache_bank[21]: Access = 4144755, Miss = 615636, Miss_rate = 0.149, Pending_hits = 729, Reservation_fails = 68
L2_cache_bank[22]: Access = 4197435, Miss = 616109, Miss_rate = 0.147, Pending_hits = 727, Reservation_fails = 1344
L2_cache_bank[23]: Access = 4228298, Miss = 621345, Miss_rate = 0.147, Pending_hits = 691, Reservation_fails = 2557
L2_total_cache_accesses = 102936499
L2_total_cache_misses = 15191983
L2_total_cache_miss_rate = 0.1476
L2_total_cache_pending_hits = 23233
L2_total_cache_reservation_fails = 43208
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86925113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7033468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 43208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8153401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 23164
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 796170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3247
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102135142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801357
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 460
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19277
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23471
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=102936499
icnt_total_pkts_simt_to_mem=102936499
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 102936499
Req_Network_cycles = 77908391
Req_Network_injected_packets_per_cycle =       1.3213 
Req_Network_conflicts_per_cycle =       0.6447
Req_Network_conflicts_per_cycle_util =       2.6235
Req_Bank_Level_Parallism =       5.3764
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.1632
Req_Network_out_buffer_full_per_cycle =       0.0109
Req_Network_out_buffer_avg_util =       0.7975

Reply_Network_injected_packets_num = 102936499
Reply_Network_cycles = 77908391
Reply_Network_injected_packets_per_cycle =        1.3213
Reply_Network_conflicts_per_cycle =        1.1207
Reply_Network_conflicts_per_cycle_util =       4.5607
Reply_Bank_Level_Parallism =       5.3767
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2530
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0440
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 3 hrs, 45 min, 4 sec (186304 sec)
gpgpu_simulation_rate = 4184 (inst/sec)
gpgpu_simulation_rate = 418 (cycle/sec)
gpgpu_silicon_slowdown = 3265550x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 186262660.069000 ms.
Verifying...
	runtime [serial] = 296.399000 ms.
Correct
GPGPU-Sim: *** exit detected ***
