\ This file has been generated by DOcplex
\ ENCODING=ISO-8859-1
\Problem name: docplex_cutter

Minimize
 obj: num_cuts
Subject To
 cons_vertex_0: bin_sc_0_vx_0 + bin_sc_1_vx_0 = 1
 cons_vertex_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 cons_vertex_2: bin_sc_0_vx_2 + bin_sc_1_vx_2 = 1
 cons_vertex_3: bin_sc_0_vx_3 + bin_sc_1_vx_3 = 1
 cons_vertex_4: bin_sc_0_vx_4 + bin_sc_1_vx_4 = 1
 cons_vertex_5: bin_sc_0_vx_5 + bin_sc_1_vx_5 = 1
 cons_vertex_6: bin_sc_0_vx_6 + bin_sc_1_vx_6 = 1
 cons_vertex_7: bin_sc_0_vx_7 + bin_sc_1_vx_7 = 1
 cons_vertex_8: bin_sc_0_vx_8 + bin_sc_1_vx_8 = 1
 cons_vertex_9: bin_sc_0_vx_9 + bin_sc_1_vx_9 = 1
 cons_vertex_10: bin_sc_0_vx_10 + bin_sc_1_vx_10 = 1
 cons_vertex_11: bin_sc_0_vx_11 + bin_sc_1_vx_11 = 1
 cons_vertex_12: bin_sc_0_vx_12 + bin_sc_1_vx_12 = 1
 cons_vertex_13: bin_sc_0_vx_13 + bin_sc_1_vx_13 = 1
 cons_vertex_14: bin_sc_0_vx_14 + bin_sc_1_vx_14 = 1
 cons_vertex_15: bin_sc_0_vx_15 + bin_sc_1_vx_15 = 1
 cons_vertex_16: bin_sc_0_vx_16 + bin_sc_1_vx_16 = 1
 cons_vertex_17: bin_sc_0_vx_17 + bin_sc_1_vx_17 = 1
 cons_vertex_18: bin_sc_0_vx_18 + bin_sc_1_vx_18 = 1
 cons_vertex_19: bin_sc_0_vx_19 + bin_sc_1_vx_19 = 1
 cons_vertex_20: bin_sc_0_vx_20 + bin_sc_1_vx_20 = 1
 cons_vertex_21: bin_sc_0_vx_21 + bin_sc_1_vx_21 = 1
 cons_vertex_22: bin_sc_0_vx_22 + bin_sc_1_vx_22 = 1
 cons_vertex_23: bin_sc_0_vx_23 + bin_sc_1_vx_23 = 1
 cons_vertex_24: bin_sc_0_vx_24 + bin_sc_1_vx_24 = 1
 cons_vertex_25: bin_sc_0_vx_25 + bin_sc_1_vx_25 = 1
 cons_vertex_26: bin_sc_0_vx_26 + bin_sc_1_vx_26 = 1
 cons_vertex_27: bin_sc_0_vx_27 + bin_sc_1_vx_27 = 1
 cons_vertex_28: bin_sc_0_vx_28 + bin_sc_1_vx_28 = 1
 cons_vertex_29: bin_sc_0_vx_29 + bin_sc_1_vx_29 = 1
 cons_vertex_30: bin_sc_0_vx_30 + bin_sc_1_vx_30 = 1
 cons_vertex_31: bin_sc_0_vx_31 + bin_sc_1_vx_31 = 1
 cons_vertex_32: bin_sc_0_vx_32 + bin_sc_1_vx_32 = 1
 cons_vertex_33: bin_sc_0_vx_33 + bin_sc_1_vx_33 = 1
 cons_vertex_34: bin_sc_0_vx_34 + bin_sc_1_vx_34 = 1
 cons_vertex_35: bin_sc_0_vx_35 + bin_sc_1_vx_35 = 1
 cons_vertex_36: bin_sc_0_vx_36 + bin_sc_1_vx_36 = 1
 cons_vertex_37: bin_sc_0_vx_37 + bin_sc_1_vx_37 = 1
 cons_edge_0_1: - bin_sc_0_vx_0 - bin_sc_0_vx_3 + bin_sc_0_edg_0 <= 0
 cons_edge_0_2: - bin_sc_0_vx_0 + bin_sc_0_vx_3 + bin_sc_0_edg_0 >= 0
 cons_edge_0_3: bin_sc_0_vx_0 - bin_sc_0_vx_3 + bin_sc_0_edg_0 >= 0
 cons_edge_0_4: bin_sc_0_vx_0 + bin_sc_0_vx_3 + bin_sc_0_edg_0 <= 2
 cons_edge_1_1: - bin_sc_0_vx_0 - bin_sc_0_vx_2 + bin_sc_0_edg_1 <= 0
 cons_edge_1_2: - bin_sc_0_vx_0 + bin_sc_0_vx_2 + bin_sc_0_edg_1 >= 0
 cons_edge_1_3: bin_sc_0_vx_0 - bin_sc_0_vx_2 + bin_sc_0_edg_1 >= 0
 cons_edge_1_4: bin_sc_0_vx_0 + bin_sc_0_vx_2 + bin_sc_0_edg_1 <= 2
 cons_edge_2_1: - bin_sc_0_vx_1 - bin_sc_0_vx_5 + bin_sc_0_edg_2 <= 0
 cons_edge_2_2: - bin_sc_0_vx_1 + bin_sc_0_vx_5 + bin_sc_0_edg_2 >= 0
 cons_edge_2_3: bin_sc_0_vx_1 - bin_sc_0_vx_5 + bin_sc_0_edg_2 >= 0
 cons_edge_2_4: bin_sc_0_vx_1 + bin_sc_0_vx_5 + bin_sc_0_edg_2 <= 2
 cons_edge_3_1: - bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_3 <= 0
 cons_edge_3_2: - bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_3 >= 0
 cons_edge_3_3: bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_3 >= 0
 cons_edge_3_4: bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_3 <= 2
 cons_edge_4_1: - bin_sc_0_vx_2 - bin_sc_0_vx_6 + bin_sc_0_edg_4 <= 0
 cons_edge_4_2: - bin_sc_0_vx_2 + bin_sc_0_vx_6 + bin_sc_0_edg_4 >= 0
 cons_edge_4_3: bin_sc_0_vx_2 - bin_sc_0_vx_6 + bin_sc_0_edg_4 >= 0
 cons_edge_4_4: bin_sc_0_vx_2 + bin_sc_0_vx_6 + bin_sc_0_edg_4 <= 2
 cons_edge_5_1: - bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_5 <= 0
 cons_edge_5_2: - bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_5 >= 0
 cons_edge_5_3: bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_5 >= 0
 cons_edge_5_4: bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_5 <= 2
 cons_edge_6_1: - bin_sc_0_vx_3 - bin_sc_0_vx_7 + bin_sc_0_edg_6 <= 0
 cons_edge_6_2: - bin_sc_0_vx_3 + bin_sc_0_vx_7 + bin_sc_0_edg_6 >= 0
 cons_edge_6_3: bin_sc_0_vx_3 - bin_sc_0_vx_7 + bin_sc_0_edg_6 >= 0
 cons_edge_6_4: bin_sc_0_vx_3 + bin_sc_0_vx_7 + bin_sc_0_edg_6 <= 2
 cons_edge_7_1: - bin_sc_0_vx_4 - bin_sc_0_vx_9 + bin_sc_0_edg_7 <= 0
 cons_edge_7_2: - bin_sc_0_vx_4 + bin_sc_0_vx_9 + bin_sc_0_edg_7 >= 0
 cons_edge_7_3: bin_sc_0_vx_4 - bin_sc_0_vx_9 + bin_sc_0_edg_7 >= 0
 cons_edge_7_4: bin_sc_0_vx_4 + bin_sc_0_vx_9 + bin_sc_0_edg_7 <= 2
 cons_edge_8_1: - bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_8 <= 0
 cons_edge_8_2: - bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_8 >= 0
 cons_edge_8_3: bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_8 >= 0
 cons_edge_8_4: bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_8 <= 2
 cons_edge_9_1: - bin_sc_0_vx_5 - bin_sc_0_vx_10 + bin_sc_0_edg_9 <= 0
 cons_edge_9_2: - bin_sc_0_vx_5 + bin_sc_0_vx_10 + bin_sc_0_edg_9 >= 0
 cons_edge_9_3: bin_sc_0_vx_5 - bin_sc_0_vx_10 + bin_sc_0_edg_9 >= 0
 cons_edge_9_4: bin_sc_0_vx_5 + bin_sc_0_vx_10 + bin_sc_0_edg_9 <= 2
 cons_edge_10_1: - bin_sc_0_vx_5 - bin_sc_0_vx_6 + bin_sc_0_edg_10 <= 0
 cons_edge_10_2: - bin_sc_0_vx_5 + bin_sc_0_vx_6 + bin_sc_0_edg_10 >= 0
 cons_edge_10_3: bin_sc_0_vx_5 - bin_sc_0_vx_6 + bin_sc_0_edg_10 >= 0
 cons_edge_10_4: bin_sc_0_vx_5 + bin_sc_0_vx_6 + bin_sc_0_edg_10 <= 2
 cons_edge_11_1: - bin_sc_0_vx_6 - bin_sc_0_vx_11 + bin_sc_0_edg_11 <= 0
 cons_edge_11_2: - bin_sc_0_vx_6 + bin_sc_0_vx_11 + bin_sc_0_edg_11 >= 0
 cons_edge_11_3: bin_sc_0_vx_6 - bin_sc_0_vx_11 + bin_sc_0_edg_11 >= 0
 cons_edge_11_4: bin_sc_0_vx_6 + bin_sc_0_vx_11 + bin_sc_0_edg_11 <= 2
 cons_edge_12_1: - bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_12 <= 0
 cons_edge_12_2: - bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_12 >= 0
 cons_edge_12_3: bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_12 >= 0
 cons_edge_12_4: bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_12 <= 2
 cons_edge_13_1: - bin_sc_0_vx_8 - bin_sc_0_vx_13 + bin_sc_0_edg_13 <= 0
 cons_edge_13_2: - bin_sc_0_vx_8 + bin_sc_0_vx_13 + bin_sc_0_edg_13 >= 0
 cons_edge_13_3: bin_sc_0_vx_8 - bin_sc_0_vx_13 + bin_sc_0_edg_13 >= 0
 cons_edge_13_4: bin_sc_0_vx_8 + bin_sc_0_vx_13 + bin_sc_0_edg_13 <= 2
 cons_edge_14_1: - bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_14 <= 0
 cons_edge_14_2: - bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_14 >= 0
 cons_edge_14_3: bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_14 >= 0
 cons_edge_14_4: bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_14 <= 2
 cons_edge_15_1: - bin_sc_0_vx_9 - bin_sc_0_vx_14 + bin_sc_0_edg_15 <= 0
 cons_edge_15_2: - bin_sc_0_vx_9 + bin_sc_0_vx_14 + bin_sc_0_edg_15 >= 0
 cons_edge_15_3: bin_sc_0_vx_9 - bin_sc_0_vx_14 + bin_sc_0_edg_15 >= 0
 cons_edge_15_4: bin_sc_0_vx_9 + bin_sc_0_vx_14 + bin_sc_0_edg_15 <= 2
 cons_edge_16_1: - bin_sc_0_vx_9 - bin_sc_0_vx_10 + bin_sc_0_edg_16 <= 0
 cons_edge_16_2: - bin_sc_0_vx_9 + bin_sc_0_vx_10 + bin_sc_0_edg_16 >= 0
 cons_edge_16_3: bin_sc_0_vx_9 - bin_sc_0_vx_10 + bin_sc_0_edg_16 >= 0
 cons_edge_16_4: bin_sc_0_vx_9 + bin_sc_0_vx_10 + bin_sc_0_edg_16 <= 2
 cons_edge_17_1: - bin_sc_0_vx_10 - bin_sc_0_vx_15 + bin_sc_0_edg_17 <= 0
 cons_edge_17_2: - bin_sc_0_vx_10 + bin_sc_0_vx_15 + bin_sc_0_edg_17 >= 0
 cons_edge_17_3: bin_sc_0_vx_10 - bin_sc_0_vx_15 + bin_sc_0_edg_17 >= 0
 cons_edge_17_4: bin_sc_0_vx_10 + bin_sc_0_vx_15 + bin_sc_0_edg_17 <= 2
 cons_edge_18_1: - bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_18 <= 0
 cons_edge_18_2: - bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_18 >= 0
 cons_edge_18_3: bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_18 >= 0
 cons_edge_18_4: bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_18 <= 2
 cons_edge_19_1: - bin_sc_0_vx_12 - bin_sc_0_vx_17 + bin_sc_0_edg_19 <= 0
 cons_edge_19_2: - bin_sc_0_vx_12 + bin_sc_0_vx_17 + bin_sc_0_edg_19 >= 0
 cons_edge_19_3: bin_sc_0_vx_12 - bin_sc_0_vx_17 + bin_sc_0_edg_19 >= 0
 cons_edge_19_4: bin_sc_0_vx_12 + bin_sc_0_vx_17 + bin_sc_0_edg_19 <= 2
 cons_edge_20_1: - bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_20 <= 0
 cons_edge_20_2: - bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_20 >= 0
 cons_edge_20_3: bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_20 >= 0
 cons_edge_20_4: bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_20 <= 2
 cons_edge_21_1: - bin_sc_0_vx_13 - bin_sc_0_vx_18 + bin_sc_0_edg_21 <= 0
 cons_edge_21_2: - bin_sc_0_vx_13 + bin_sc_0_vx_18 + bin_sc_0_edg_21 >= 0
 cons_edge_21_3: bin_sc_0_vx_13 - bin_sc_0_vx_18 + bin_sc_0_edg_21 >= 0
 cons_edge_21_4: bin_sc_0_vx_13 + bin_sc_0_vx_18 + bin_sc_0_edg_21 <= 2
 cons_edge_22_1: - bin_sc_0_vx_13 - bin_sc_0_vx_14 + bin_sc_0_edg_22 <= 0
 cons_edge_22_2: - bin_sc_0_vx_13 + bin_sc_0_vx_14 + bin_sc_0_edg_22 >= 0
 cons_edge_22_3: bin_sc_0_vx_13 - bin_sc_0_vx_14 + bin_sc_0_edg_22 >= 0
 cons_edge_22_4: bin_sc_0_vx_13 + bin_sc_0_vx_14 + bin_sc_0_edg_22 <= 2
 cons_edge_23_1: - bin_sc_0_vx_14 - bin_sc_0_vx_19 + bin_sc_0_edg_23 <= 0
 cons_edge_23_2: - bin_sc_0_vx_14 + bin_sc_0_vx_19 + bin_sc_0_edg_23 >= 0
 cons_edge_23_3: bin_sc_0_vx_14 - bin_sc_0_vx_19 + bin_sc_0_edg_23 >= 0
 cons_edge_23_4: bin_sc_0_vx_14 + bin_sc_0_vx_19 + bin_sc_0_edg_23 <= 2
 cons_edge_24_1: - bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_24 <= 0
 cons_edge_24_2: - bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_24 >= 0
 cons_edge_24_3: bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_24 >= 0
 cons_edge_24_4: bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_24 <= 2
 cons_edge_25_1: - bin_sc_0_vx_16 - bin_sc_0_vx_21 + bin_sc_0_edg_25 <= 0
 cons_edge_25_2: - bin_sc_0_vx_16 + bin_sc_0_vx_21 + bin_sc_0_edg_25 >= 0
 cons_edge_25_3: bin_sc_0_vx_16 - bin_sc_0_vx_21 + bin_sc_0_edg_25 >= 0
 cons_edge_25_4: bin_sc_0_vx_16 + bin_sc_0_vx_21 + bin_sc_0_edg_25 <= 2
 cons_edge_26_1: - bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_26 <= 0
 cons_edge_26_2: - bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_26 >= 0
 cons_edge_26_3: bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_26 >= 0
 cons_edge_26_4: bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_26 <= 2
 cons_edge_27_1: - bin_sc_0_vx_17 - bin_sc_0_vx_22 + bin_sc_0_edg_27 <= 0
 cons_edge_27_2: - bin_sc_0_vx_17 + bin_sc_0_vx_22 + bin_sc_0_edg_27 >= 0
 cons_edge_27_3: bin_sc_0_vx_17 - bin_sc_0_vx_22 + bin_sc_0_edg_27 >= 0
 cons_edge_27_4: bin_sc_0_vx_17 + bin_sc_0_vx_22 + bin_sc_0_edg_27 <= 2
 cons_edge_28_1: - bin_sc_0_vx_17 - bin_sc_0_vx_18 + bin_sc_0_edg_28 <= 0
 cons_edge_28_2: - bin_sc_0_vx_17 + bin_sc_0_vx_18 + bin_sc_0_edg_28 >= 0
 cons_edge_28_3: bin_sc_0_vx_17 - bin_sc_0_vx_18 + bin_sc_0_edg_28 >= 0
 cons_edge_28_4: bin_sc_0_vx_17 + bin_sc_0_vx_18 + bin_sc_0_edg_28 <= 2
 cons_edge_29_1: - bin_sc_0_vx_18 - bin_sc_0_vx_23 + bin_sc_0_edg_29 <= 0
 cons_edge_29_2: - bin_sc_0_vx_18 + bin_sc_0_vx_23 + bin_sc_0_edg_29 >= 0
 cons_edge_29_3: bin_sc_0_vx_18 - bin_sc_0_vx_23 + bin_sc_0_edg_29 >= 0
 cons_edge_29_4: bin_sc_0_vx_18 + bin_sc_0_vx_23 + bin_sc_0_edg_29 <= 2
 cons_edge_30_1: - bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_30 <= 0
 cons_edge_30_2: - bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_30 >= 0
 cons_edge_30_3: bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_30 >= 0
 cons_edge_30_4: bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_30 <= 2
 cons_edge_31_1: - bin_sc_0_vx_20 - bin_sc_0_vx_25 + bin_sc_0_edg_31 <= 0
 cons_edge_31_2: - bin_sc_0_vx_20 + bin_sc_0_vx_25 + bin_sc_0_edg_31 >= 0
 cons_edge_31_3: bin_sc_0_vx_20 - bin_sc_0_vx_25 + bin_sc_0_edg_31 >= 0
 cons_edge_31_4: bin_sc_0_vx_20 + bin_sc_0_vx_25 + bin_sc_0_edg_31 <= 2
 cons_edge_32_1: - bin_sc_0_vx_20 - bin_sc_0_vx_21 + bin_sc_0_edg_32 <= 0
 cons_edge_32_2: - bin_sc_0_vx_20 + bin_sc_0_vx_21 + bin_sc_0_edg_32 >= 0
 cons_edge_32_3: bin_sc_0_vx_20 - bin_sc_0_vx_21 + bin_sc_0_edg_32 >= 0
 cons_edge_32_4: bin_sc_0_vx_20 + bin_sc_0_vx_21 + bin_sc_0_edg_32 <= 2
 cons_edge_33_1: - bin_sc_0_vx_21 - bin_sc_0_vx_26 + bin_sc_0_edg_33 <= 0
 cons_edge_33_2: - bin_sc_0_vx_21 + bin_sc_0_vx_26 + bin_sc_0_edg_33 >= 0
 cons_edge_33_3: bin_sc_0_vx_21 - bin_sc_0_vx_26 + bin_sc_0_edg_33 >= 0
 cons_edge_33_4: bin_sc_0_vx_21 + bin_sc_0_vx_26 + bin_sc_0_edg_33 <= 2
 cons_edge_34_1: - bin_sc_0_vx_21 - bin_sc_0_vx_22 + bin_sc_0_edg_34 <= 0
 cons_edge_34_2: - bin_sc_0_vx_21 + bin_sc_0_vx_22 + bin_sc_0_edg_34 >= 0
 cons_edge_34_3: bin_sc_0_vx_21 - bin_sc_0_vx_22 + bin_sc_0_edg_34 >= 0
 cons_edge_34_4: bin_sc_0_vx_21 + bin_sc_0_vx_22 + bin_sc_0_edg_34 <= 2
 cons_edge_35_1: - bin_sc_0_vx_22 - bin_sc_0_vx_27 + bin_sc_0_edg_35 <= 0
 cons_edge_35_2: - bin_sc_0_vx_22 + bin_sc_0_vx_27 + bin_sc_0_edg_35 >= 0
 cons_edge_35_3: bin_sc_0_vx_22 - bin_sc_0_vx_27 + bin_sc_0_edg_35 >= 0
 cons_edge_35_4: bin_sc_0_vx_22 + bin_sc_0_vx_27 + bin_sc_0_edg_35 <= 2
 cons_edge_36_1: - bin_sc_0_vx_22 - bin_sc_0_vx_23 + bin_sc_0_edg_36 <= 0
 cons_edge_36_2: - bin_sc_0_vx_22 + bin_sc_0_vx_23 + bin_sc_0_edg_36 >= 0
 cons_edge_36_3: bin_sc_0_vx_22 - bin_sc_0_vx_23 + bin_sc_0_edg_36 >= 0
 cons_edge_36_4: bin_sc_0_vx_22 + bin_sc_0_vx_23 + bin_sc_0_edg_36 <= 2
 cons_edge_37_1: - bin_sc_0_vx_24 - bin_sc_0_vx_29 + bin_sc_0_edg_37 <= 0
 cons_edge_37_2: - bin_sc_0_vx_24 + bin_sc_0_vx_29 + bin_sc_0_edg_37 >= 0
 cons_edge_37_3: bin_sc_0_vx_24 - bin_sc_0_vx_29 + bin_sc_0_edg_37 >= 0
 cons_edge_37_4: bin_sc_0_vx_24 + bin_sc_0_vx_29 + bin_sc_0_edg_37 <= 2
 cons_edge_38_1: - bin_sc_0_vx_24 - bin_sc_0_vx_25 + bin_sc_0_edg_38 <= 0
 cons_edge_38_2: - bin_sc_0_vx_24 + bin_sc_0_vx_25 + bin_sc_0_edg_38 >= 0
 cons_edge_38_3: bin_sc_0_vx_24 - bin_sc_0_vx_25 + bin_sc_0_edg_38 >= 0
 cons_edge_38_4: bin_sc_0_vx_24 + bin_sc_0_vx_25 + bin_sc_0_edg_38 <= 2
 cons_edge_39_1: - bin_sc_0_vx_25 - bin_sc_0_vx_30 + bin_sc_0_edg_39 <= 0
 cons_edge_39_2: - bin_sc_0_vx_25 + bin_sc_0_vx_30 + bin_sc_0_edg_39 >= 0
 cons_edge_39_3: bin_sc_0_vx_25 - bin_sc_0_vx_30 + bin_sc_0_edg_39 >= 0
 cons_edge_39_4: bin_sc_0_vx_25 + bin_sc_0_vx_30 + bin_sc_0_edg_39 <= 2
 cons_edge_40_1: - bin_sc_0_vx_25 - bin_sc_0_vx_26 + bin_sc_0_edg_40 <= 0
 cons_edge_40_2: - bin_sc_0_vx_25 + bin_sc_0_vx_26 + bin_sc_0_edg_40 >= 0
 cons_edge_40_3: bin_sc_0_vx_25 - bin_sc_0_vx_26 + bin_sc_0_edg_40 >= 0
 cons_edge_40_4: bin_sc_0_vx_25 + bin_sc_0_vx_26 + bin_sc_0_edg_40 <= 2
 cons_edge_41_1: - bin_sc_0_vx_26 - bin_sc_0_vx_31 + bin_sc_0_edg_41 <= 0
 cons_edge_41_2: - bin_sc_0_vx_26 + bin_sc_0_vx_31 + bin_sc_0_edg_41 >= 0
 cons_edge_41_3: bin_sc_0_vx_26 - bin_sc_0_vx_31 + bin_sc_0_edg_41 >= 0
 cons_edge_41_4: bin_sc_0_vx_26 + bin_sc_0_vx_31 + bin_sc_0_edg_41 <= 2
 cons_edge_42_1: - bin_sc_0_vx_26 - bin_sc_0_vx_27 + bin_sc_0_edg_42 <= 0
 cons_edge_42_2: - bin_sc_0_vx_26 + bin_sc_0_vx_27 + bin_sc_0_edg_42 >= 0
 cons_edge_42_3: bin_sc_0_vx_26 - bin_sc_0_vx_27 + bin_sc_0_edg_42 >= 0
 cons_edge_42_4: bin_sc_0_vx_26 + bin_sc_0_vx_27 + bin_sc_0_edg_42 <= 2
 cons_edge_43_1: - bin_sc_0_vx_28 - bin_sc_0_vx_33 + bin_sc_0_edg_43 <= 0
 cons_edge_43_2: - bin_sc_0_vx_28 + bin_sc_0_vx_33 + bin_sc_0_edg_43 >= 0
 cons_edge_43_3: bin_sc_0_vx_28 - bin_sc_0_vx_33 + bin_sc_0_edg_43 >= 0
 cons_edge_43_4: bin_sc_0_vx_28 + bin_sc_0_vx_33 + bin_sc_0_edg_43 <= 2
 cons_edge_44_1: - bin_sc_0_vx_28 - bin_sc_0_vx_29 + bin_sc_0_edg_44 <= 0
 cons_edge_44_2: - bin_sc_0_vx_28 + bin_sc_0_vx_29 + bin_sc_0_edg_44 >= 0
 cons_edge_44_3: bin_sc_0_vx_28 - bin_sc_0_vx_29 + bin_sc_0_edg_44 >= 0
 cons_edge_44_4: bin_sc_0_vx_28 + bin_sc_0_vx_29 + bin_sc_0_edg_44 <= 2
 cons_edge_45_1: - bin_sc_0_vx_29 - bin_sc_0_vx_34 + bin_sc_0_edg_45 <= 0
 cons_edge_45_2: - bin_sc_0_vx_29 + bin_sc_0_vx_34 + bin_sc_0_edg_45 >= 0
 cons_edge_45_3: bin_sc_0_vx_29 - bin_sc_0_vx_34 + bin_sc_0_edg_45 >= 0
 cons_edge_45_4: bin_sc_0_vx_29 + bin_sc_0_vx_34 + bin_sc_0_edg_45 <= 2
 cons_edge_46_1: - bin_sc_0_vx_29 - bin_sc_0_vx_30 + bin_sc_0_edg_46 <= 0
 cons_edge_46_2: - bin_sc_0_vx_29 + bin_sc_0_vx_30 + bin_sc_0_edg_46 >= 0
 cons_edge_46_3: bin_sc_0_vx_29 - bin_sc_0_vx_30 + bin_sc_0_edg_46 >= 0
 cons_edge_46_4: bin_sc_0_vx_29 + bin_sc_0_vx_30 + bin_sc_0_edg_46 <= 2
 cons_edge_47_1: - bin_sc_0_vx_30 - bin_sc_0_vx_35 + bin_sc_0_edg_47 <= 0
 cons_edge_47_2: - bin_sc_0_vx_30 + bin_sc_0_vx_35 + bin_sc_0_edg_47 >= 0
 cons_edge_47_3: bin_sc_0_vx_30 - bin_sc_0_vx_35 + bin_sc_0_edg_47 >= 0
 cons_edge_47_4: bin_sc_0_vx_30 + bin_sc_0_vx_35 + bin_sc_0_edg_47 <= 2
 cons_edge_48_1: - bin_sc_0_vx_30 - bin_sc_0_vx_31 + bin_sc_0_edg_48 <= 0
 cons_edge_48_2: - bin_sc_0_vx_30 + bin_sc_0_vx_31 + bin_sc_0_edg_48 >= 0
 cons_edge_48_3: bin_sc_0_vx_30 - bin_sc_0_vx_31 + bin_sc_0_edg_48 >= 0
 cons_edge_48_4: bin_sc_0_vx_30 + bin_sc_0_vx_31 + bin_sc_0_edg_48 <= 2
 cons_edge_49_1: - bin_sc_0_vx_32 - bin_sc_0_vx_36 + bin_sc_0_edg_49 <= 0
 cons_edge_49_2: - bin_sc_0_vx_32 + bin_sc_0_vx_36 + bin_sc_0_edg_49 >= 0
 cons_edge_49_3: bin_sc_0_vx_32 - bin_sc_0_vx_36 + bin_sc_0_edg_49 >= 0
 cons_edge_49_4: bin_sc_0_vx_32 + bin_sc_0_vx_36 + bin_sc_0_edg_49 <= 2
 cons_edge_50_1: - bin_sc_0_vx_32 - bin_sc_0_vx_33 + bin_sc_0_edg_50 <= 0
 cons_edge_50_2: - bin_sc_0_vx_32 + bin_sc_0_vx_33 + bin_sc_0_edg_50 >= 0
 cons_edge_50_3: bin_sc_0_vx_32 - bin_sc_0_vx_33 + bin_sc_0_edg_50 >= 0
 cons_edge_50_4: bin_sc_0_vx_32 + bin_sc_0_vx_33 + bin_sc_0_edg_50 <= 2
 cons_edge_51_1: - bin_sc_0_vx_33 - bin_sc_0_vx_36 + bin_sc_0_edg_51 <= 0
 cons_edge_51_2: - bin_sc_0_vx_33 + bin_sc_0_vx_36 + bin_sc_0_edg_51 >= 0
 cons_edge_51_3: bin_sc_0_vx_33 - bin_sc_0_vx_36 + bin_sc_0_edg_51 >= 0
 cons_edge_51_4: bin_sc_0_vx_33 + bin_sc_0_vx_36 + bin_sc_0_edg_51 <= 2
 cons_edge_52_1: - bin_sc_0_vx_33 - bin_sc_0_vx_34 + bin_sc_0_edg_52 <= 0
 cons_edge_52_2: - bin_sc_0_vx_33 + bin_sc_0_vx_34 + bin_sc_0_edg_52 >= 0
 cons_edge_52_3: bin_sc_0_vx_33 - bin_sc_0_vx_34 + bin_sc_0_edg_52 >= 0
 cons_edge_52_4: bin_sc_0_vx_33 + bin_sc_0_vx_34 + bin_sc_0_edg_52 <= 2
 cons_edge_53_1: - bin_sc_0_vx_34 - bin_sc_0_vx_37 + bin_sc_0_edg_53 <= 0
 cons_edge_53_2: - bin_sc_0_vx_34 + bin_sc_0_vx_37 + bin_sc_0_edg_53 >= 0
 cons_edge_53_3: bin_sc_0_vx_34 - bin_sc_0_vx_37 + bin_sc_0_edg_53 >= 0
 cons_edge_53_4: bin_sc_0_vx_34 + bin_sc_0_vx_37 + bin_sc_0_edg_53 <= 2
 cons_edge_54_1: - bin_sc_0_vx_34 - bin_sc_0_vx_35 + bin_sc_0_edg_54 <= 0
 cons_edge_54_2: - bin_sc_0_vx_34 + bin_sc_0_vx_35 + bin_sc_0_edg_54 >= 0
 cons_edge_54_3: bin_sc_0_vx_34 - bin_sc_0_vx_35 + bin_sc_0_edg_54 >= 0
 cons_edge_54_4: bin_sc_0_vx_34 + bin_sc_0_vx_35 + bin_sc_0_edg_54 <= 2
 cons_edge_55_1: - bin_sc_0_vx_36 - bin_sc_0_vx_37 + bin_sc_0_edg_55 <= 0
 cons_edge_55_2: - bin_sc_0_vx_36 + bin_sc_0_vx_37 + bin_sc_0_edg_55 >= 0
 cons_edge_55_3: bin_sc_0_vx_36 - bin_sc_0_vx_37 + bin_sc_0_edg_55 >= 0
 cons_edge_55_4: bin_sc_0_vx_36 + bin_sc_0_vx_37 + bin_sc_0_edg_55 <= 2
 cons_edge_0_1#262: - bin_sc_1_vx_0 - bin_sc_1_vx_3 + bin_sc_1_edg_0 <= 0
 cons_edge_0_2#263: - bin_sc_1_vx_0 + bin_sc_1_vx_3 + bin_sc_1_edg_0 >= 0
 cons_edge_0_3#264: bin_sc_1_vx_0 - bin_sc_1_vx_3 + bin_sc_1_edg_0 >= 0
 cons_edge_0_4#265: bin_sc_1_vx_0 + bin_sc_1_vx_3 + bin_sc_1_edg_0 <= 2
 cons_edge_1_1#266: - bin_sc_1_vx_0 - bin_sc_1_vx_2 + bin_sc_1_edg_1 <= 0
 cons_edge_1_2#267: - bin_sc_1_vx_0 + bin_sc_1_vx_2 + bin_sc_1_edg_1 >= 0
 cons_edge_1_3#268: bin_sc_1_vx_0 - bin_sc_1_vx_2 + bin_sc_1_edg_1 >= 0
 cons_edge_1_4#269: bin_sc_1_vx_0 + bin_sc_1_vx_2 + bin_sc_1_edg_1 <= 2
 cons_edge_2_1#270: - bin_sc_1_vx_1 - bin_sc_1_vx_5 + bin_sc_1_edg_2 <= 0
 cons_edge_2_2#271: - bin_sc_1_vx_1 + bin_sc_1_vx_5 + bin_sc_1_edg_2 >= 0
 cons_edge_2_3#272: bin_sc_1_vx_1 - bin_sc_1_vx_5 + bin_sc_1_edg_2 >= 0
 cons_edge_2_4#273: bin_sc_1_vx_1 + bin_sc_1_vx_5 + bin_sc_1_edg_2 <= 2
 cons_edge_3_1#274: - bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_3 <= 0
 cons_edge_3_2#275: - bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_3 >= 0
 cons_edge_3_3#276: bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_3 >= 0
 cons_edge_3_4#277: bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_3 <= 2
 cons_edge_4_1#278: - bin_sc_1_vx_2 - bin_sc_1_vx_6 + bin_sc_1_edg_4 <= 0
 cons_edge_4_2#279: - bin_sc_1_vx_2 + bin_sc_1_vx_6 + bin_sc_1_edg_4 >= 0
 cons_edge_4_3#280: bin_sc_1_vx_2 - bin_sc_1_vx_6 + bin_sc_1_edg_4 >= 0
 cons_edge_4_4#281: bin_sc_1_vx_2 + bin_sc_1_vx_6 + bin_sc_1_edg_4 <= 2
 cons_edge_5_1#282: - bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_5 <= 0
 cons_edge_5_2#283: - bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_5 >= 0
 cons_edge_5_3#284: bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_5 >= 0
 cons_edge_5_4#285: bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_5 <= 2
 cons_edge_6_1#286: - bin_sc_1_vx_3 - bin_sc_1_vx_7 + bin_sc_1_edg_6 <= 0
 cons_edge_6_2#287: - bin_sc_1_vx_3 + bin_sc_1_vx_7 + bin_sc_1_edg_6 >= 0
 cons_edge_6_3#288: bin_sc_1_vx_3 - bin_sc_1_vx_7 + bin_sc_1_edg_6 >= 0
 cons_edge_6_4#289: bin_sc_1_vx_3 + bin_sc_1_vx_7 + bin_sc_1_edg_6 <= 2
 cons_edge_7_1#290: - bin_sc_1_vx_4 - bin_sc_1_vx_9 + bin_sc_1_edg_7 <= 0
 cons_edge_7_2#291: - bin_sc_1_vx_4 + bin_sc_1_vx_9 + bin_sc_1_edg_7 >= 0
 cons_edge_7_3#292: bin_sc_1_vx_4 - bin_sc_1_vx_9 + bin_sc_1_edg_7 >= 0
 cons_edge_7_4#293: bin_sc_1_vx_4 + bin_sc_1_vx_9 + bin_sc_1_edg_7 <= 2
 cons_edge_8_1#294: - bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_8 <= 0
 cons_edge_8_2#295: - bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_8 >= 0
 cons_edge_8_3#296: bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_8 >= 0
 cons_edge_8_4#297: bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_8 <= 2
 cons_edge_9_1#298: - bin_sc_1_vx_5 - bin_sc_1_vx_10 + bin_sc_1_edg_9 <= 0
 cons_edge_9_2#299: - bin_sc_1_vx_5 + bin_sc_1_vx_10 + bin_sc_1_edg_9 >= 0
 cons_edge_9_3#300: bin_sc_1_vx_5 - bin_sc_1_vx_10 + bin_sc_1_edg_9 >= 0
 cons_edge_9_4#301: bin_sc_1_vx_5 + bin_sc_1_vx_10 + bin_sc_1_edg_9 <= 2
 cons_edge_10_1#302: - bin_sc_1_vx_5 - bin_sc_1_vx_6 + bin_sc_1_edg_10 <= 0
 cons_edge_10_2#303: - bin_sc_1_vx_5 + bin_sc_1_vx_6 + bin_sc_1_edg_10 >= 0
 cons_edge_10_3#304: bin_sc_1_vx_5 - bin_sc_1_vx_6 + bin_sc_1_edg_10 >= 0
 cons_edge_10_4#305: bin_sc_1_vx_5 + bin_sc_1_vx_6 + bin_sc_1_edg_10 <= 2
 cons_edge_11_1#306: - bin_sc_1_vx_6 - bin_sc_1_vx_11 + bin_sc_1_edg_11 <= 0
 cons_edge_11_2#307: - bin_sc_1_vx_6 + bin_sc_1_vx_11 + bin_sc_1_edg_11 >= 0
 cons_edge_11_3#308: bin_sc_1_vx_6 - bin_sc_1_vx_11 + bin_sc_1_edg_11 >= 0
 cons_edge_11_4#309: bin_sc_1_vx_6 + bin_sc_1_vx_11 + bin_sc_1_edg_11 <= 2
 cons_edge_12_1#310: - bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_12 <= 0
 cons_edge_12_2#311: - bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_12 >= 0
 cons_edge_12_3#312: bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_12 >= 0
 cons_edge_12_4#313: bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_12 <= 2
 cons_edge_13_1#314: - bin_sc_1_vx_8 - bin_sc_1_vx_13 + bin_sc_1_edg_13 <= 0
 cons_edge_13_2#315: - bin_sc_1_vx_8 + bin_sc_1_vx_13 + bin_sc_1_edg_13 >= 0
 cons_edge_13_3#316: bin_sc_1_vx_8 - bin_sc_1_vx_13 + bin_sc_1_edg_13 >= 0
 cons_edge_13_4#317: bin_sc_1_vx_8 + bin_sc_1_vx_13 + bin_sc_1_edg_13 <= 2
 cons_edge_14_1#318: - bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_14 <= 0
 cons_edge_14_2#319: - bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_14 >= 0
 cons_edge_14_3#320: bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_14 >= 0
 cons_edge_14_4#321: bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_14 <= 2
 cons_edge_15_1#322: - bin_sc_1_vx_9 - bin_sc_1_vx_14 + bin_sc_1_edg_15 <= 0
 cons_edge_15_2#323: - bin_sc_1_vx_9 + bin_sc_1_vx_14 + bin_sc_1_edg_15 >= 0
 cons_edge_15_3#324: bin_sc_1_vx_9 - bin_sc_1_vx_14 + bin_sc_1_edg_15 >= 0
 cons_edge_15_4#325: bin_sc_1_vx_9 + bin_sc_1_vx_14 + bin_sc_1_edg_15 <= 2
 cons_edge_16_1#326: - bin_sc_1_vx_9 - bin_sc_1_vx_10 + bin_sc_1_edg_16 <= 0
 cons_edge_16_2#327: - bin_sc_1_vx_9 + bin_sc_1_vx_10 + bin_sc_1_edg_16 >= 0
 cons_edge_16_3#328: bin_sc_1_vx_9 - bin_sc_1_vx_10 + bin_sc_1_edg_16 >= 0
 cons_edge_16_4#329: bin_sc_1_vx_9 + bin_sc_1_vx_10 + bin_sc_1_edg_16 <= 2
 cons_edge_17_1#330: - bin_sc_1_vx_10 - bin_sc_1_vx_15 + bin_sc_1_edg_17 <= 0
 cons_edge_17_2#331: - bin_sc_1_vx_10 + bin_sc_1_vx_15 + bin_sc_1_edg_17 >= 0
 cons_edge_17_3#332: bin_sc_1_vx_10 - bin_sc_1_vx_15 + bin_sc_1_edg_17 >= 0
 cons_edge_17_4#333: bin_sc_1_vx_10 + bin_sc_1_vx_15 + bin_sc_1_edg_17 <= 2
 cons_edge_18_1#334: - bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_18 <= 0
 cons_edge_18_2#335: - bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_18 >= 0
 cons_edge_18_3#336: bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_18 >= 0
 cons_edge_18_4#337: bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_18 <= 2
 cons_edge_19_1#338: - bin_sc_1_vx_12 - bin_sc_1_vx_17 + bin_sc_1_edg_19 <= 0
 cons_edge_19_2#339: - bin_sc_1_vx_12 + bin_sc_1_vx_17 + bin_sc_1_edg_19 >= 0
 cons_edge_19_3#340: bin_sc_1_vx_12 - bin_sc_1_vx_17 + bin_sc_1_edg_19 >= 0
 cons_edge_19_4#341: bin_sc_1_vx_12 + bin_sc_1_vx_17 + bin_sc_1_edg_19 <= 2
 cons_edge_20_1#342: - bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_20 <= 0
 cons_edge_20_2#343: - bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_20 >= 0
 cons_edge_20_3#344: bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_20 >= 0
 cons_edge_20_4#345: bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_20 <= 2
 cons_edge_21_1#346: - bin_sc_1_vx_13 - bin_sc_1_vx_18 + bin_sc_1_edg_21 <= 0
 cons_edge_21_2#347: - bin_sc_1_vx_13 + bin_sc_1_vx_18 + bin_sc_1_edg_21 >= 0
 cons_edge_21_3#348: bin_sc_1_vx_13 - bin_sc_1_vx_18 + bin_sc_1_edg_21 >= 0
 cons_edge_21_4#349: bin_sc_1_vx_13 + bin_sc_1_vx_18 + bin_sc_1_edg_21 <= 2
 cons_edge_22_1#350: - bin_sc_1_vx_13 - bin_sc_1_vx_14 + bin_sc_1_edg_22 <= 0
 cons_edge_22_2#351: - bin_sc_1_vx_13 + bin_sc_1_vx_14 + bin_sc_1_edg_22 >= 0
 cons_edge_22_3#352: bin_sc_1_vx_13 - bin_sc_1_vx_14 + bin_sc_1_edg_22 >= 0
 cons_edge_22_4#353: bin_sc_1_vx_13 + bin_sc_1_vx_14 + bin_sc_1_edg_22 <= 2
 cons_edge_23_1#354: - bin_sc_1_vx_14 - bin_sc_1_vx_19 + bin_sc_1_edg_23 <= 0
 cons_edge_23_2#355: - bin_sc_1_vx_14 + bin_sc_1_vx_19 + bin_sc_1_edg_23 >= 0
 cons_edge_23_3#356: bin_sc_1_vx_14 - bin_sc_1_vx_19 + bin_sc_1_edg_23 >= 0
 cons_edge_23_4#357: bin_sc_1_vx_14 + bin_sc_1_vx_19 + bin_sc_1_edg_23 <= 2
 cons_edge_24_1#358: - bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_24 <= 0
 cons_edge_24_2#359: - bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_24 >= 0
 cons_edge_24_3#360: bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_24 >= 0
 cons_edge_24_4#361: bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_24 <= 2
 cons_edge_25_1#362: - bin_sc_1_vx_16 - bin_sc_1_vx_21 + bin_sc_1_edg_25 <= 0
 cons_edge_25_2#363: - bin_sc_1_vx_16 + bin_sc_1_vx_21 + bin_sc_1_edg_25 >= 0
 cons_edge_25_3#364: bin_sc_1_vx_16 - bin_sc_1_vx_21 + bin_sc_1_edg_25 >= 0
 cons_edge_25_4#365: bin_sc_1_vx_16 + bin_sc_1_vx_21 + bin_sc_1_edg_25 <= 2
 cons_edge_26_1#366: - bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_26 <= 0
 cons_edge_26_2#367: - bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_26 >= 0
 cons_edge_26_3#368: bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_26 >= 0
 cons_edge_26_4#369: bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_26 <= 2
 cons_edge_27_1#370: - bin_sc_1_vx_17 - bin_sc_1_vx_22 + bin_sc_1_edg_27 <= 0
 cons_edge_27_2#371: - bin_sc_1_vx_17 + bin_sc_1_vx_22 + bin_sc_1_edg_27 >= 0
 cons_edge_27_3#372: bin_sc_1_vx_17 - bin_sc_1_vx_22 + bin_sc_1_edg_27 >= 0
 cons_edge_27_4#373: bin_sc_1_vx_17 + bin_sc_1_vx_22 + bin_sc_1_edg_27 <= 2
 cons_edge_28_1#374: - bin_sc_1_vx_17 - bin_sc_1_vx_18 + bin_sc_1_edg_28 <= 0
 cons_edge_28_2#375: - bin_sc_1_vx_17 + bin_sc_1_vx_18 + bin_sc_1_edg_28 >= 0
 cons_edge_28_3#376: bin_sc_1_vx_17 - bin_sc_1_vx_18 + bin_sc_1_edg_28 >= 0
 cons_edge_28_4#377: bin_sc_1_vx_17 + bin_sc_1_vx_18 + bin_sc_1_edg_28 <= 2
 cons_edge_29_1#378: - bin_sc_1_vx_18 - bin_sc_1_vx_23 + bin_sc_1_edg_29 <= 0
 cons_edge_29_2#379: - bin_sc_1_vx_18 + bin_sc_1_vx_23 + bin_sc_1_edg_29 >= 0
 cons_edge_29_3#380: bin_sc_1_vx_18 - bin_sc_1_vx_23 + bin_sc_1_edg_29 >= 0
 cons_edge_29_4#381: bin_sc_1_vx_18 + bin_sc_1_vx_23 + bin_sc_1_edg_29 <= 2
 cons_edge_30_1#382: - bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_30 <= 0
 cons_edge_30_2#383: - bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_30 >= 0
 cons_edge_30_3#384: bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_30 >= 0
 cons_edge_30_4#385: bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_30 <= 2
 cons_edge_31_1#386: - bin_sc_1_vx_20 - bin_sc_1_vx_25 + bin_sc_1_edg_31 <= 0
 cons_edge_31_2#387: - bin_sc_1_vx_20 + bin_sc_1_vx_25 + bin_sc_1_edg_31 >= 0
 cons_edge_31_3#388: bin_sc_1_vx_20 - bin_sc_1_vx_25 + bin_sc_1_edg_31 >= 0
 cons_edge_31_4#389: bin_sc_1_vx_20 + bin_sc_1_vx_25 + bin_sc_1_edg_31 <= 2
 cons_edge_32_1#390: - bin_sc_1_vx_20 - bin_sc_1_vx_21 + bin_sc_1_edg_32 <= 0
 cons_edge_32_2#391: - bin_sc_1_vx_20 + bin_sc_1_vx_21 + bin_sc_1_edg_32 >= 0
 cons_edge_32_3#392: bin_sc_1_vx_20 - bin_sc_1_vx_21 + bin_sc_1_edg_32 >= 0
 cons_edge_32_4#393: bin_sc_1_vx_20 + bin_sc_1_vx_21 + bin_sc_1_edg_32 <= 2
 cons_edge_33_1#394: - bin_sc_1_vx_21 - bin_sc_1_vx_26 + bin_sc_1_edg_33 <= 0
 cons_edge_33_2#395: - bin_sc_1_vx_21 + bin_sc_1_vx_26 + bin_sc_1_edg_33 >= 0
 cons_edge_33_3#396: bin_sc_1_vx_21 - bin_sc_1_vx_26 + bin_sc_1_edg_33 >= 0
 cons_edge_33_4#397: bin_sc_1_vx_21 + bin_sc_1_vx_26 + bin_sc_1_edg_33 <= 2
 cons_edge_34_1#398: - bin_sc_1_vx_21 - bin_sc_1_vx_22 + bin_sc_1_edg_34 <= 0
 cons_edge_34_2#399: - bin_sc_1_vx_21 + bin_sc_1_vx_22 + bin_sc_1_edg_34 >= 0
 cons_edge_34_3#400: bin_sc_1_vx_21 - bin_sc_1_vx_22 + bin_sc_1_edg_34 >= 0
 cons_edge_34_4#401: bin_sc_1_vx_21 + bin_sc_1_vx_22 + bin_sc_1_edg_34 <= 2
 cons_edge_35_1#402: - bin_sc_1_vx_22 - bin_sc_1_vx_27 + bin_sc_1_edg_35 <= 0
 cons_edge_35_2#403: - bin_sc_1_vx_22 + bin_sc_1_vx_27 + bin_sc_1_edg_35 >= 0
 cons_edge_35_3#404: bin_sc_1_vx_22 - bin_sc_1_vx_27 + bin_sc_1_edg_35 >= 0
 cons_edge_35_4#405: bin_sc_1_vx_22 + bin_sc_1_vx_27 + bin_sc_1_edg_35 <= 2
 cons_edge_36_1#406: - bin_sc_1_vx_22 - bin_sc_1_vx_23 + bin_sc_1_edg_36 <= 0
 cons_edge_36_2#407: - bin_sc_1_vx_22 + bin_sc_1_vx_23 + bin_sc_1_edg_36 >= 0
 cons_edge_36_3#408: bin_sc_1_vx_22 - bin_sc_1_vx_23 + bin_sc_1_edg_36 >= 0
 cons_edge_36_4#409: bin_sc_1_vx_22 + bin_sc_1_vx_23 + bin_sc_1_edg_36 <= 2
 cons_edge_37_1#410: - bin_sc_1_vx_24 - bin_sc_1_vx_29 + bin_sc_1_edg_37 <= 0
 cons_edge_37_2#411: - bin_sc_1_vx_24 + bin_sc_1_vx_29 + bin_sc_1_edg_37 >= 0
 cons_edge_37_3#412: bin_sc_1_vx_24 - bin_sc_1_vx_29 + bin_sc_1_edg_37 >= 0
 cons_edge_37_4#413: bin_sc_1_vx_24 + bin_sc_1_vx_29 + bin_sc_1_edg_37 <= 2
 cons_edge_38_1#414: - bin_sc_1_vx_24 - bin_sc_1_vx_25 + bin_sc_1_edg_38 <= 0
 cons_edge_38_2#415: - bin_sc_1_vx_24 + bin_sc_1_vx_25 + bin_sc_1_edg_38 >= 0
 cons_edge_38_3#416: bin_sc_1_vx_24 - bin_sc_1_vx_25 + bin_sc_1_edg_38 >= 0
 cons_edge_38_4#417: bin_sc_1_vx_24 + bin_sc_1_vx_25 + bin_sc_1_edg_38 <= 2
 cons_edge_39_1#418: - bin_sc_1_vx_25 - bin_sc_1_vx_30 + bin_sc_1_edg_39 <= 0
 cons_edge_39_2#419: - bin_sc_1_vx_25 + bin_sc_1_vx_30 + bin_sc_1_edg_39 >= 0
 cons_edge_39_3#420: bin_sc_1_vx_25 - bin_sc_1_vx_30 + bin_sc_1_edg_39 >= 0
 cons_edge_39_4#421: bin_sc_1_vx_25 + bin_sc_1_vx_30 + bin_sc_1_edg_39 <= 2
 cons_edge_40_1#422: - bin_sc_1_vx_25 - bin_sc_1_vx_26 + bin_sc_1_edg_40 <= 0
 cons_edge_40_2#423: - bin_sc_1_vx_25 + bin_sc_1_vx_26 + bin_sc_1_edg_40 >= 0
 cons_edge_40_3#424: bin_sc_1_vx_25 - bin_sc_1_vx_26 + bin_sc_1_edg_40 >= 0
 cons_edge_40_4#425: bin_sc_1_vx_25 + bin_sc_1_vx_26 + bin_sc_1_edg_40 <= 2
 cons_edge_41_1#426: - bin_sc_1_vx_26 - bin_sc_1_vx_31 + bin_sc_1_edg_41 <= 0
 cons_edge_41_2#427: - bin_sc_1_vx_26 + bin_sc_1_vx_31 + bin_sc_1_edg_41 >= 0
 cons_edge_41_3#428: bin_sc_1_vx_26 - bin_sc_1_vx_31 + bin_sc_1_edg_41 >= 0
 cons_edge_41_4#429: bin_sc_1_vx_26 + bin_sc_1_vx_31 + bin_sc_1_edg_41 <= 2
 cons_edge_42_1#430: - bin_sc_1_vx_26 - bin_sc_1_vx_27 + bin_sc_1_edg_42 <= 0
 cons_edge_42_2#431: - bin_sc_1_vx_26 + bin_sc_1_vx_27 + bin_sc_1_edg_42 >= 0
 cons_edge_42_3#432: bin_sc_1_vx_26 - bin_sc_1_vx_27 + bin_sc_1_edg_42 >= 0
 cons_edge_42_4#433: bin_sc_1_vx_26 + bin_sc_1_vx_27 + bin_sc_1_edg_42 <= 2
 cons_edge_43_1#434: - bin_sc_1_vx_28 - bin_sc_1_vx_33 + bin_sc_1_edg_43 <= 0
 cons_edge_43_2#435: - bin_sc_1_vx_28 + bin_sc_1_vx_33 + bin_sc_1_edg_43 >= 0
 cons_edge_43_3#436: bin_sc_1_vx_28 - bin_sc_1_vx_33 + bin_sc_1_edg_43 >= 0
 cons_edge_43_4#437: bin_sc_1_vx_28 + bin_sc_1_vx_33 + bin_sc_1_edg_43 <= 2
 cons_edge_44_1#438: - bin_sc_1_vx_28 - bin_sc_1_vx_29 + bin_sc_1_edg_44 <= 0
 cons_edge_44_2#439: - bin_sc_1_vx_28 + bin_sc_1_vx_29 + bin_sc_1_edg_44 >= 0
 cons_edge_44_3#440: bin_sc_1_vx_28 - bin_sc_1_vx_29 + bin_sc_1_edg_44 >= 0
 cons_edge_44_4#441: bin_sc_1_vx_28 + bin_sc_1_vx_29 + bin_sc_1_edg_44 <= 2
 cons_edge_45_1#442: - bin_sc_1_vx_29 - bin_sc_1_vx_34 + bin_sc_1_edg_45 <= 0
 cons_edge_45_2#443: - bin_sc_1_vx_29 + bin_sc_1_vx_34 + bin_sc_1_edg_45 >= 0
 cons_edge_45_3#444: bin_sc_1_vx_29 - bin_sc_1_vx_34 + bin_sc_1_edg_45 >= 0
 cons_edge_45_4#445: bin_sc_1_vx_29 + bin_sc_1_vx_34 + bin_sc_1_edg_45 <= 2
 cons_edge_46_1#446: - bin_sc_1_vx_29 - bin_sc_1_vx_30 + bin_sc_1_edg_46 <= 0
 cons_edge_46_2#447: - bin_sc_1_vx_29 + bin_sc_1_vx_30 + bin_sc_1_edg_46 >= 0
 cons_edge_46_3#448: bin_sc_1_vx_29 - bin_sc_1_vx_30 + bin_sc_1_edg_46 >= 0
 cons_edge_46_4#449: bin_sc_1_vx_29 + bin_sc_1_vx_30 + bin_sc_1_edg_46 <= 2
 cons_edge_47_1#450: - bin_sc_1_vx_30 - bin_sc_1_vx_35 + bin_sc_1_edg_47 <= 0
 cons_edge_47_2#451: - bin_sc_1_vx_30 + bin_sc_1_vx_35 + bin_sc_1_edg_47 >= 0
 cons_edge_47_3#452: bin_sc_1_vx_30 - bin_sc_1_vx_35 + bin_sc_1_edg_47 >= 0
 cons_edge_47_4#453: bin_sc_1_vx_30 + bin_sc_1_vx_35 + bin_sc_1_edg_47 <= 2
 cons_edge_48_1#454: - bin_sc_1_vx_30 - bin_sc_1_vx_31 + bin_sc_1_edg_48 <= 0
 cons_edge_48_2#455: - bin_sc_1_vx_30 + bin_sc_1_vx_31 + bin_sc_1_edg_48 >= 0
 cons_edge_48_3#456: bin_sc_1_vx_30 - bin_sc_1_vx_31 + bin_sc_1_edg_48 >= 0
 cons_edge_48_4#457: bin_sc_1_vx_30 + bin_sc_1_vx_31 + bin_sc_1_edg_48 <= 2
 cons_edge_49_1#458: - bin_sc_1_vx_32 - bin_sc_1_vx_36 + bin_sc_1_edg_49 <= 0
 cons_edge_49_2#459: - bin_sc_1_vx_32 + bin_sc_1_vx_36 + bin_sc_1_edg_49 >= 0
 cons_edge_49_3#460: bin_sc_1_vx_32 - bin_sc_1_vx_36 + bin_sc_1_edg_49 >= 0
 cons_edge_49_4#461: bin_sc_1_vx_32 + bin_sc_1_vx_36 + bin_sc_1_edg_49 <= 2
 cons_edge_50_1#462: - bin_sc_1_vx_32 - bin_sc_1_vx_33 + bin_sc_1_edg_50 <= 0
 cons_edge_50_2#463: - bin_sc_1_vx_32 + bin_sc_1_vx_33 + bin_sc_1_edg_50 >= 0
 cons_edge_50_3#464: bin_sc_1_vx_32 - bin_sc_1_vx_33 + bin_sc_1_edg_50 >= 0
 cons_edge_50_4#465: bin_sc_1_vx_32 + bin_sc_1_vx_33 + bin_sc_1_edg_50 <= 2
 cons_edge_51_1#466: - bin_sc_1_vx_33 - bin_sc_1_vx_36 + bin_sc_1_edg_51 <= 0
 cons_edge_51_2#467: - bin_sc_1_vx_33 + bin_sc_1_vx_36 + bin_sc_1_edg_51 >= 0
 cons_edge_51_3#468: bin_sc_1_vx_33 - bin_sc_1_vx_36 + bin_sc_1_edg_51 >= 0
 cons_edge_51_4#469: bin_sc_1_vx_33 + bin_sc_1_vx_36 + bin_sc_1_edg_51 <= 2
 cons_edge_52_1#470: - bin_sc_1_vx_33 - bin_sc_1_vx_34 + bin_sc_1_edg_52 <= 0
 cons_edge_52_2#471: - bin_sc_1_vx_33 + bin_sc_1_vx_34 + bin_sc_1_edg_52 >= 0
 cons_edge_52_3#472: bin_sc_1_vx_33 - bin_sc_1_vx_34 + bin_sc_1_edg_52 >= 0
 cons_edge_52_4#473: bin_sc_1_vx_33 + bin_sc_1_vx_34 + bin_sc_1_edg_52 <= 2
 cons_edge_53_1#474: - bin_sc_1_vx_34 - bin_sc_1_vx_37 + bin_sc_1_edg_53 <= 0
 cons_edge_53_2#475: - bin_sc_1_vx_34 + bin_sc_1_vx_37 + bin_sc_1_edg_53 >= 0
 cons_edge_53_3#476: bin_sc_1_vx_34 - bin_sc_1_vx_37 + bin_sc_1_edg_53 >= 0
 cons_edge_53_4#477: bin_sc_1_vx_34 + bin_sc_1_vx_37 + bin_sc_1_edg_53 <= 2
 cons_edge_54_1#478: - bin_sc_1_vx_34 - bin_sc_1_vx_35 + bin_sc_1_edg_54 <= 0
 cons_edge_54_2#479: - bin_sc_1_vx_34 + bin_sc_1_vx_35 + bin_sc_1_edg_54 >= 0
 cons_edge_54_3#480: bin_sc_1_vx_34 - bin_sc_1_vx_35 + bin_sc_1_edg_54 >= 0
 cons_edge_54_4#481: bin_sc_1_vx_34 + bin_sc_1_vx_35 + bin_sc_1_edg_54 <= 2
 cons_edge_55_1#482: - bin_sc_1_vx_36 - bin_sc_1_vx_37 + bin_sc_1_edg_55 <= 0
 cons_edge_55_2#483: - bin_sc_1_vx_36 + bin_sc_1_vx_37 + bin_sc_1_edg_55 >= 0
 cons_edge_55_3#484: bin_sc_1_vx_36 - bin_sc_1_vx_37 + bin_sc_1_edg_55 >= 0
 cons_edge_55_4#485: bin_sc_1_vx_36 + bin_sc_1_vx_37 + bin_sc_1_edg_55 <= 2
 cons_symm_0: bin_sc_0_vx_0 = 1
 cons_symm_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 c489: num_cuts - 0.500000000000 bin_sc_0_edg_0 - 0.500000000000 bin_sc_0_edg_1
       - 0.500000000000 bin_sc_0_edg_2 - 0.500000000000 bin_sc_0_edg_3
       - 0.500000000000 bin_sc_0_edg_4 - 0.500000000000 bin_sc_0_edg_5
       - 0.500000000000 bin_sc_0_edg_6 - 0.500000000000 bin_sc_0_edg_7
       - 0.500000000000 bin_sc_0_edg_8 - 0.500000000000 bin_sc_0_edg_9
       - 0.500000000000 bin_sc_0_edg_10 - 0.500000000000 bin_sc_0_edg_11
       - 0.500000000000 bin_sc_0_edg_12 - 0.500000000000 bin_sc_0_edg_13
       - 0.500000000000 bin_sc_0_edg_14 - 0.500000000000 bin_sc_0_edg_15
       - 0.500000000000 bin_sc_0_edg_16 - 0.500000000000 bin_sc_0_edg_17
       - 0.500000000000 bin_sc_0_edg_18 - 0.500000000000 bin_sc_0_edg_19
       - 0.500000000000 bin_sc_0_edg_20 - 0.500000000000 bin_sc_0_edg_21
       - 0.500000000000 bin_sc_0_edg_22 - 0.500000000000 bin_sc_0_edg_23
       - 0.500000000000 bin_sc_0_edg_24 - 0.500000000000 bin_sc_0_edg_25
       - 0.500000000000 bin_sc_0_edg_26 - 0.500000000000 bin_sc_0_edg_27
       - 0.500000000000 bin_sc_0_edg_28 - 0.500000000000 bin_sc_0_edg_29
       - 0.500000000000 bin_sc_0_edg_30 - 0.500000000000 bin_sc_0_edg_31
       - 0.500000000000 bin_sc_0_edg_32 - 0.500000000000 bin_sc_0_edg_33
       - 0.500000000000 bin_sc_0_edg_34 - 0.500000000000 bin_sc_0_edg_35
       - 0.500000000000 bin_sc_0_edg_36 - 0.500000000000 bin_sc_0_edg_37
       - 0.500000000000 bin_sc_0_edg_38 - 0.500000000000 bin_sc_0_edg_39
       - 0.500000000000 bin_sc_0_edg_40 - 0.500000000000 bin_sc_0_edg_41
       - 0.500000000000 bin_sc_0_edg_42 - 0.500000000000 bin_sc_0_edg_43
       - 0.500000000000 bin_sc_0_edg_44 - 0.500000000000 bin_sc_0_edg_45
       - 0.500000000000 bin_sc_0_edg_46 - 0.500000000000 bin_sc_0_edg_47
       - 0.500000000000 bin_sc_0_edg_48 - 0.500000000000 bin_sc_0_edg_49
       - 0.500000000000 bin_sc_0_edg_50 - 0.500000000000 bin_sc_0_edg_51
       - 0.500000000000 bin_sc_0_edg_52 - 0.500000000000 bin_sc_0_edg_53
       - 0.500000000000 bin_sc_0_edg_54 - 0.500000000000 bin_sc_0_edg_55
       - 0.500000000000 bin_sc_1_edg_0 - 0.500000000000 bin_sc_1_edg_1
       - 0.500000000000 bin_sc_1_edg_2 - 0.500000000000 bin_sc_1_edg_3
       - 0.500000000000 bin_sc_1_edg_4 - 0.500000000000 bin_sc_1_edg_5
       - 0.500000000000 bin_sc_1_edg_6 - 0.500000000000 bin_sc_1_edg_7
       - 0.500000000000 bin_sc_1_edg_8 - 0.500000000000 bin_sc_1_edg_9
       - 0.500000000000 bin_sc_1_edg_10 - 0.500000000000 bin_sc_1_edg_11
       - 0.500000000000 bin_sc_1_edg_12 - 0.500000000000 bin_sc_1_edg_13
       - 0.500000000000 bin_sc_1_edg_14 - 0.500000000000 bin_sc_1_edg_15
       - 0.500000000000 bin_sc_1_edg_16 - 0.500000000000 bin_sc_1_edg_17
       - 0.500000000000 bin_sc_1_edg_18 - 0.500000000000 bin_sc_1_edg_19
       - 0.500000000000 bin_sc_1_edg_20 - 0.500000000000 bin_sc_1_edg_21
       - 0.500000000000 bin_sc_1_edg_22 - 0.500000000000 bin_sc_1_edg_23
       - 0.500000000000 bin_sc_1_edg_24 - 0.500000000000 bin_sc_1_edg_25
       - 0.500000000000 bin_sc_1_edg_26 - 0.500000000000 bin_sc_1_edg_27
       - 0.500000000000 bin_sc_1_edg_28 - 0.500000000000 bin_sc_1_edg_29
       - 0.500000000000 bin_sc_1_edg_30 - 0.500000000000 bin_sc_1_edg_31
       - 0.500000000000 bin_sc_1_edg_32 - 0.500000000000 bin_sc_1_edg_33
       - 0.500000000000 bin_sc_1_edg_34 - 0.500000000000 bin_sc_1_edg_35
       - 0.500000000000 bin_sc_1_edg_36 - 0.500000000000 bin_sc_1_edg_37
       - 0.500000000000 bin_sc_1_edg_38 - 0.500000000000 bin_sc_1_edg_39
       - 0.500000000000 bin_sc_1_edg_40 - 0.500000000000 bin_sc_1_edg_41
       - 0.500000000000 bin_sc_1_edg_42 - 0.500000000000 bin_sc_1_edg_43
       - 0.500000000000 bin_sc_1_edg_44 - 0.500000000000 bin_sc_1_edg_45
       - 0.500000000000 bin_sc_1_edg_46 - 0.500000000000 bin_sc_1_edg_47
       - 0.500000000000 bin_sc_1_edg_48 - 0.500000000000 bin_sc_1_edg_49
       - 0.500000000000 bin_sc_1_edg_50 - 0.500000000000 bin_sc_1_edg_51
       - 0.500000000000 bin_sc_1_edg_52 - 0.500000000000 bin_sc_1_edg_53
       - 0.500000000000 bin_sc_1_edg_54 - 0.500000000000 bin_sc_1_edg_55 = 0
 cons_subcircuit_input_0: - 2 bin_sc_0_vx_0 - 2 bin_sc_0_vx_1 - 2 bin_sc_0_vx_4
                          - 2 bin_sc_0_vx_8 - 2 bin_sc_0_vx_12
                          - 2 bin_sc_0_vx_16 - 2 bin_sc_0_vx_20
                          - 2 bin_sc_0_vx_24 - 2 bin_sc_0_vx_28
                          - 2 bin_sc_0_vx_32 + original_input_0 = 0
 c491: _and422 - bin_sc_0_edg_0 <= 0
 c492: _and422 - bin_sc_0_vx_3 <= 0
 c493: _and422 - bin_sc_0_vx_3 - bin_sc_0_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_0_0:
                                          bin_edge_var_downstream_vertex_var_product_0_0
                                          - _and422 = 0
 c495: _and423 - bin_sc_0_edg_1 <= 0
 c496: _and423 - bin_sc_0_vx_2 <= 0
 c497: _and423 - bin_sc_0_vx_2 - bin_sc_0_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_0_1:
                                          bin_edge_var_downstream_vertex_var_product_0_1
                                          - _and423 = 0
 c499: _and424 - bin_sc_0_edg_2 <= 0
 c500: _and424 - bin_sc_0_vx_5 <= 0
 c501: _and424 - bin_sc_0_vx_5 - bin_sc_0_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_0_2:
                                          bin_edge_var_downstream_vertex_var_product_0_2
                                          - _and424 = 0
 c503: _and425 - bin_sc_0_edg_3 <= 0
 c504: _and425 - bin_sc_0_vx_2 <= 0
 c505: _and425 - bin_sc_0_vx_2 - bin_sc_0_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_0_3:
                                          bin_edge_var_downstream_vertex_var_product_0_3
                                          - _and425 = 0
 c507: _and426 - bin_sc_0_edg_4 <= 0
 c508: _and426 - bin_sc_0_vx_6 <= 0
 c509: _and426 - bin_sc_0_vx_6 - bin_sc_0_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_0_4:
                                          bin_edge_var_downstream_vertex_var_product_0_4
                                          - _and426 = 0
 c511: _and427 - bin_sc_0_edg_5 <= 0
 c512: _and427 - bin_sc_0_vx_3 <= 0
 c513: _and427 - bin_sc_0_vx_3 - bin_sc_0_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_0_5:
                                          bin_edge_var_downstream_vertex_var_product_0_5
                                          - _and427 = 0
 c515: _and428 - bin_sc_0_edg_6 <= 0
 c516: _and428 - bin_sc_0_vx_7 <= 0
 c517: _and428 - bin_sc_0_vx_7 - bin_sc_0_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_0_6:
                                          bin_edge_var_downstream_vertex_var_product_0_6
                                          - _and428 = 0
 c519: _and429 - bin_sc_0_edg_7 <= 0
 c520: _and429 - bin_sc_0_vx_9 <= 0
 c521: _and429 - bin_sc_0_vx_9 - bin_sc_0_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_0_7:
                                          bin_edge_var_downstream_vertex_var_product_0_7
                                          - _and429 = 0
 c523: _and430 - bin_sc_0_edg_8 <= 0
 c524: _and430 - bin_sc_0_vx_5 <= 0
 c525: _and430 - bin_sc_0_vx_5 - bin_sc_0_edg_8 >= -1
 cons_edge_var_downstream_vertex_var_0_8:
                                          bin_edge_var_downstream_vertex_var_product_0_8
                                          - _and430 = 0
 c527: _and431 - bin_sc_0_edg_9 <= 0
 c528: _and431 - bin_sc_0_vx_10 <= 0
 c529: _and431 - bin_sc_0_vx_10 - bin_sc_0_edg_9 >= -1
 cons_edge_var_downstream_vertex_var_0_9:
                                          bin_edge_var_downstream_vertex_var_product_0_9
                                          - _and431 = 0
 c531: _and432 - bin_sc_0_edg_10 <= 0
 c532: _and432 - bin_sc_0_vx_6 <= 0
 c533: _and432 - bin_sc_0_vx_6 - bin_sc_0_edg_10 >= -1
 cons_edge_var_downstream_vertex_var_0_10:
                                           bin_edge_var_downstream_vertex_var_product_0_10
                                           - _and432 = 0
 c535: _and433 - bin_sc_0_edg_11 <= 0
 c536: _and433 - bin_sc_0_vx_11 <= 0
 c537: _and433 - bin_sc_0_vx_11 - bin_sc_0_edg_11 >= -1
 cons_edge_var_downstream_vertex_var_0_11:
                                           bin_edge_var_downstream_vertex_var_product_0_11
                                           - _and433 = 0
 c539: _and434 - bin_sc_0_edg_12 <= 0
 c540: _and434 - bin_sc_0_vx_7 <= 0
 c541: _and434 - bin_sc_0_vx_7 - bin_sc_0_edg_12 >= -1
 cons_edge_var_downstream_vertex_var_0_12:
                                           bin_edge_var_downstream_vertex_var_product_0_12
                                           - _and434 = 0
 c543: _and435 - bin_sc_0_edg_13 <= 0
 c544: _and435 - bin_sc_0_vx_13 <= 0
 c545: _and435 - bin_sc_0_vx_13 - bin_sc_0_edg_13 >= -1
 cons_edge_var_downstream_vertex_var_0_13:
                                           bin_edge_var_downstream_vertex_var_product_0_13
                                           - _and435 = 0
 c547: _and436 - bin_sc_0_edg_14 <= 0
 c548: _and436 - bin_sc_0_vx_9 <= 0
 c549: _and436 - bin_sc_0_vx_9 - bin_sc_0_edg_14 >= -1
 cons_edge_var_downstream_vertex_var_0_14:
                                           bin_edge_var_downstream_vertex_var_product_0_14
                                           - _and436 = 0
 c551: _and437 - bin_sc_0_edg_15 <= 0
 c552: _and437 - bin_sc_0_vx_14 <= 0
 c553: _and437 - bin_sc_0_vx_14 - bin_sc_0_edg_15 >= -1
 cons_edge_var_downstream_vertex_var_0_15:
                                           bin_edge_var_downstream_vertex_var_product_0_15
                                           - _and437 = 0
 c555: _and438 - bin_sc_0_edg_16 <= 0
 c556: _and438 - bin_sc_0_vx_10 <= 0
 c557: _and438 - bin_sc_0_vx_10 - bin_sc_0_edg_16 >= -1
 cons_edge_var_downstream_vertex_var_0_16:
                                           bin_edge_var_downstream_vertex_var_product_0_16
                                           - _and438 = 0
 c559: _and439 - bin_sc_0_edg_17 <= 0
 c560: _and439 - bin_sc_0_vx_15 <= 0
 c561: _and439 - bin_sc_0_vx_15 - bin_sc_0_edg_17 >= -1
 cons_edge_var_downstream_vertex_var_0_17:
                                           bin_edge_var_downstream_vertex_var_product_0_17
                                           - _and439 = 0
 c563: _and440 - bin_sc_0_edg_18 <= 0
 c564: _and440 - bin_sc_0_vx_11 <= 0
 c565: _and440 - bin_sc_0_vx_11 - bin_sc_0_edg_18 >= -1
 cons_edge_var_downstream_vertex_var_0_18:
                                           bin_edge_var_downstream_vertex_var_product_0_18
                                           - _and440 = 0
 c567: _and441 - bin_sc_0_edg_19 <= 0
 c568: _and441 - bin_sc_0_vx_17 <= 0
 c569: _and441 - bin_sc_0_vx_17 - bin_sc_0_edg_19 >= -1
 cons_edge_var_downstream_vertex_var_0_19:
                                           bin_edge_var_downstream_vertex_var_product_0_19
                                           - _and441 = 0
 c571: _and442 - bin_sc_0_edg_20 <= 0
 c572: _and442 - bin_sc_0_vx_13 <= 0
 c573: _and442 - bin_sc_0_vx_13 - bin_sc_0_edg_20 >= -1
 cons_edge_var_downstream_vertex_var_0_20:
                                           bin_edge_var_downstream_vertex_var_product_0_20
                                           - _and442 = 0
 c575: _and443 - bin_sc_0_edg_21 <= 0
 c576: _and443 - bin_sc_0_vx_18 <= 0
 c577: _and443 - bin_sc_0_vx_18 - bin_sc_0_edg_21 >= -1
 cons_edge_var_downstream_vertex_var_0_21:
                                           bin_edge_var_downstream_vertex_var_product_0_21
                                           - _and443 = 0
 c579: _and444 - bin_sc_0_edg_22 <= 0
 c580: _and444 - bin_sc_0_vx_14 <= 0
 c581: _and444 - bin_sc_0_vx_14 - bin_sc_0_edg_22 >= -1
 cons_edge_var_downstream_vertex_var_0_22:
                                           bin_edge_var_downstream_vertex_var_product_0_22
                                           - _and444 = 0
 c583: _and445 - bin_sc_0_edg_23 <= 0
 c584: _and445 - bin_sc_0_vx_19 <= 0
 c585: _and445 - bin_sc_0_vx_19 - bin_sc_0_edg_23 >= -1
 cons_edge_var_downstream_vertex_var_0_23:
                                           bin_edge_var_downstream_vertex_var_product_0_23
                                           - _and445 = 0
 c587: _and446 - bin_sc_0_edg_24 <= 0
 c588: _and446 - bin_sc_0_vx_15 <= 0
 c589: _and446 - bin_sc_0_vx_15 - bin_sc_0_edg_24 >= -1
 cons_edge_var_downstream_vertex_var_0_24:
                                           bin_edge_var_downstream_vertex_var_product_0_24
                                           - _and446 = 0
 c591: _and447 - bin_sc_0_edg_25 <= 0
 c592: _and447 - bin_sc_0_vx_21 <= 0
 c593: _and447 - bin_sc_0_vx_21 - bin_sc_0_edg_25 >= -1
 cons_edge_var_downstream_vertex_var_0_25:
                                           bin_edge_var_downstream_vertex_var_product_0_25
                                           - _and447 = 0
 c595: _and448 - bin_sc_0_edg_26 <= 0
 c596: _and448 - bin_sc_0_vx_17 <= 0
 c597: _and448 - bin_sc_0_vx_17 - bin_sc_0_edg_26 >= -1
 cons_edge_var_downstream_vertex_var_0_26:
                                           bin_edge_var_downstream_vertex_var_product_0_26
                                           - _and448 = 0
 c599: _and449 - bin_sc_0_edg_27 <= 0
 c600: _and449 - bin_sc_0_vx_22 <= 0
 c601: _and449 - bin_sc_0_vx_22 - bin_sc_0_edg_27 >= -1
 cons_edge_var_downstream_vertex_var_0_27:
                                           bin_edge_var_downstream_vertex_var_product_0_27
                                           - _and449 = 0
 c603: _and450 - bin_sc_0_edg_28 <= 0
 c604: _and450 - bin_sc_0_vx_18 <= 0
 c605: _and450 - bin_sc_0_vx_18 - bin_sc_0_edg_28 >= -1
 cons_edge_var_downstream_vertex_var_0_28:
                                           bin_edge_var_downstream_vertex_var_product_0_28
                                           - _and450 = 0
 c607: _and451 - bin_sc_0_edg_29 <= 0
 c608: _and451 - bin_sc_0_vx_23 <= 0
 c609: _and451 - bin_sc_0_vx_23 - bin_sc_0_edg_29 >= -1
 cons_edge_var_downstream_vertex_var_0_29:
                                           bin_edge_var_downstream_vertex_var_product_0_29
                                           - _and451 = 0
 c611: _and452 - bin_sc_0_edg_30 <= 0
 c612: _and452 - bin_sc_0_vx_19 <= 0
 c613: _and452 - bin_sc_0_vx_19 - bin_sc_0_edg_30 >= -1
 cons_edge_var_downstream_vertex_var_0_30:
                                           bin_edge_var_downstream_vertex_var_product_0_30
                                           - _and452 = 0
 c615: _and453 - bin_sc_0_edg_31 <= 0
 c616: _and453 - bin_sc_0_vx_25 <= 0
 c617: _and453 - bin_sc_0_vx_25 - bin_sc_0_edg_31 >= -1
 cons_edge_var_downstream_vertex_var_0_31:
                                           bin_edge_var_downstream_vertex_var_product_0_31
                                           - _and453 = 0
 c619: _and454 - bin_sc_0_edg_32 <= 0
 c620: _and454 - bin_sc_0_vx_21 <= 0
 c621: _and454 - bin_sc_0_vx_21 - bin_sc_0_edg_32 >= -1
 cons_edge_var_downstream_vertex_var_0_32:
                                           bin_edge_var_downstream_vertex_var_product_0_32
                                           - _and454 = 0
 c623: _and455 - bin_sc_0_edg_33 <= 0
 c624: _and455 - bin_sc_0_vx_26 <= 0
 c625: _and455 - bin_sc_0_vx_26 - bin_sc_0_edg_33 >= -1
 cons_edge_var_downstream_vertex_var_0_33:
                                           bin_edge_var_downstream_vertex_var_product_0_33
                                           - _and455 = 0
 c627: _and456 - bin_sc_0_edg_34 <= 0
 c628: _and456 - bin_sc_0_vx_22 <= 0
 c629: _and456 - bin_sc_0_vx_22 - bin_sc_0_edg_34 >= -1
 cons_edge_var_downstream_vertex_var_0_34:
                                           bin_edge_var_downstream_vertex_var_product_0_34
                                           - _and456 = 0
 c631: _and457 - bin_sc_0_edg_35 <= 0
 c632: _and457 - bin_sc_0_vx_27 <= 0
 c633: _and457 - bin_sc_0_vx_27 - bin_sc_0_edg_35 >= -1
 cons_edge_var_downstream_vertex_var_0_35:
                                           bin_edge_var_downstream_vertex_var_product_0_35
                                           - _and457 = 0
 c635: _and458 - bin_sc_0_edg_36 <= 0
 c636: _and458 - bin_sc_0_vx_23 <= 0
 c637: _and458 - bin_sc_0_vx_23 - bin_sc_0_edg_36 >= -1
 cons_edge_var_downstream_vertex_var_0_36:
                                           bin_edge_var_downstream_vertex_var_product_0_36
                                           - _and458 = 0
 c639: _and459 - bin_sc_0_edg_37 <= 0
 c640: _and459 - bin_sc_0_vx_29 <= 0
 c641: _and459 - bin_sc_0_vx_29 - bin_sc_0_edg_37 >= -1
 cons_edge_var_downstream_vertex_var_0_37:
                                           bin_edge_var_downstream_vertex_var_product_0_37
                                           - _and459 = 0
 c643: _and460 - bin_sc_0_edg_38 <= 0
 c644: _and460 - bin_sc_0_vx_25 <= 0
 c645: _and460 - bin_sc_0_vx_25 - bin_sc_0_edg_38 >= -1
 cons_edge_var_downstream_vertex_var_0_38:
                                           bin_edge_var_downstream_vertex_var_product_0_38
                                           - _and460 = 0
 c647: _and461 - bin_sc_0_edg_39 <= 0
 c648: _and461 - bin_sc_0_vx_30 <= 0
 c649: _and461 - bin_sc_0_vx_30 - bin_sc_0_edg_39 >= -1
 cons_edge_var_downstream_vertex_var_0_39:
                                           bin_edge_var_downstream_vertex_var_product_0_39
                                           - _and461 = 0
 c651: _and462 - bin_sc_0_edg_40 <= 0
 c652: _and462 - bin_sc_0_vx_26 <= 0
 c653: _and462 - bin_sc_0_vx_26 - bin_sc_0_edg_40 >= -1
 cons_edge_var_downstream_vertex_var_0_40:
                                           bin_edge_var_downstream_vertex_var_product_0_40
                                           - _and462 = 0
 c655: _and463 - bin_sc_0_edg_41 <= 0
 c656: _and463 - bin_sc_0_vx_31 <= 0
 c657: _and463 - bin_sc_0_vx_31 - bin_sc_0_edg_41 >= -1
 cons_edge_var_downstream_vertex_var_0_41:
                                           bin_edge_var_downstream_vertex_var_product_0_41
                                           - _and463 = 0
 c659: _and464 - bin_sc_0_edg_42 <= 0
 c660: _and464 - bin_sc_0_vx_27 <= 0
 c661: _and464 - bin_sc_0_vx_27 - bin_sc_0_edg_42 >= -1
 cons_edge_var_downstream_vertex_var_0_42:
                                           bin_edge_var_downstream_vertex_var_product_0_42
                                           - _and464 = 0
 c663: _and465 - bin_sc_0_edg_43 <= 0
 c664: _and465 - bin_sc_0_vx_33 <= 0
 c665: _and465 - bin_sc_0_vx_33 - bin_sc_0_edg_43 >= -1
 cons_edge_var_downstream_vertex_var_0_43:
                                           bin_edge_var_downstream_vertex_var_product_0_43
                                           - _and465 = 0
 c667: _and466 - bin_sc_0_edg_44 <= 0
 c668: _and466 - bin_sc_0_vx_29 <= 0
 c669: _and466 - bin_sc_0_vx_29 - bin_sc_0_edg_44 >= -1
 cons_edge_var_downstream_vertex_var_0_44:
                                           bin_edge_var_downstream_vertex_var_product_0_44
                                           - _and466 = 0
 c671: _and467 - bin_sc_0_edg_45 <= 0
 c672: _and467 - bin_sc_0_vx_34 <= 0
 c673: _and467 - bin_sc_0_vx_34 - bin_sc_0_edg_45 >= -1
 cons_edge_var_downstream_vertex_var_0_45:
                                           bin_edge_var_downstream_vertex_var_product_0_45
                                           - _and467 = 0
 c675: _and468 - bin_sc_0_edg_46 <= 0
 c676: _and468 - bin_sc_0_vx_30 <= 0
 c677: _and468 - bin_sc_0_vx_30 - bin_sc_0_edg_46 >= -1
 cons_edge_var_downstream_vertex_var_0_46:
                                           bin_edge_var_downstream_vertex_var_product_0_46
                                           - _and468 = 0
 c679: _and469 - bin_sc_0_edg_47 <= 0
 c680: _and469 - bin_sc_0_vx_35 <= 0
 c681: _and469 - bin_sc_0_vx_35 - bin_sc_0_edg_47 >= -1
 cons_edge_var_downstream_vertex_var_0_47:
                                           bin_edge_var_downstream_vertex_var_product_0_47
                                           - _and469 = 0
 c683: _and470 - bin_sc_0_edg_48 <= 0
 c684: _and470 - bin_sc_0_vx_31 <= 0
 c685: _and470 - bin_sc_0_vx_31 - bin_sc_0_edg_48 >= -1
 cons_edge_var_downstream_vertex_var_0_48:
                                           bin_edge_var_downstream_vertex_var_product_0_48
                                           - _and470 = 0
 c687: _and471 - bin_sc_0_edg_49 <= 0
 c688: _and471 - bin_sc_0_vx_36 <= 0
 c689: _and471 - bin_sc_0_vx_36 - bin_sc_0_edg_49 >= -1
 cons_edge_var_downstream_vertex_var_0_49:
                                           bin_edge_var_downstream_vertex_var_product_0_49
                                           - _and471 = 0
 c691: _and472 - bin_sc_0_edg_50 <= 0
 c692: _and472 - bin_sc_0_vx_33 <= 0
 c693: _and472 - bin_sc_0_vx_33 - bin_sc_0_edg_50 >= -1
 cons_edge_var_downstream_vertex_var_0_50:
                                           bin_edge_var_downstream_vertex_var_product_0_50
                                           - _and472 = 0
 c695: _and473 - bin_sc_0_edg_51 <= 0
 c696: _and473 - bin_sc_0_vx_36 <= 0
 c697: _and473 - bin_sc_0_vx_36 - bin_sc_0_edg_51 >= -1
 cons_edge_var_downstream_vertex_var_0_51:
                                           bin_edge_var_downstream_vertex_var_product_0_51
                                           - _and473 = 0
 c699: _and474 - bin_sc_0_edg_52 <= 0
 c700: _and474 - bin_sc_0_vx_34 <= 0
 c701: _and474 - bin_sc_0_vx_34 - bin_sc_0_edg_52 >= -1
 cons_edge_var_downstream_vertex_var_0_52:
                                           bin_edge_var_downstream_vertex_var_product_0_52
                                           - _and474 = 0
 c703: _and475 - bin_sc_0_edg_53 <= 0
 c704: _and475 - bin_sc_0_vx_37 <= 0
 c705: _and475 - bin_sc_0_vx_37 - bin_sc_0_edg_53 >= -1
 cons_edge_var_downstream_vertex_var_0_53:
                                           bin_edge_var_downstream_vertex_var_product_0_53
                                           - _and475 = 0
 c707: _and476 - bin_sc_0_edg_54 <= 0
 c708: _and476 - bin_sc_0_vx_35 <= 0
 c709: _and476 - bin_sc_0_vx_35 - bin_sc_0_edg_54 >= -1
 cons_edge_var_downstream_vertex_var_0_54:
                                           bin_edge_var_downstream_vertex_var_product_0_54
                                           - _and476 = 0
 c711: _and477 - bin_sc_0_edg_55 <= 0
 c712: _and477 - bin_sc_0_vx_37 <= 0
 c713: _and477 - bin_sc_0_vx_37 - bin_sc_0_edg_55 >= -1
 cons_edge_var_downstream_vertex_var_0_55:
                                           bin_edge_var_downstream_vertex_var_product_0_55
                                           - _and477 = 0
 cons_subcircuit_rho_qubits_0: rho_0
                               - bin_edge_var_downstream_vertex_var_product_0_0
                               - bin_edge_var_downstream_vertex_var_product_0_1
                               - bin_edge_var_downstream_vertex_var_product_0_2
                               - bin_edge_var_downstream_vertex_var_product_0_3
                               - bin_edge_var_downstream_vertex_var_product_0_4
                               - bin_edge_var_downstream_vertex_var_product_0_5
                               - bin_edge_var_downstream_vertex_var_product_0_6
                               - bin_edge_var_downstream_vertex_var_product_0_7
                               - bin_edge_var_downstream_vertex_var_product_0_8
                               - bin_edge_var_downstream_vertex_var_product_0_9
                               - bin_edge_var_downstream_vertex_var_product_0_10
                               - bin_edge_var_downstream_vertex_var_product_0_11
                               - bin_edge_var_downstream_vertex_var_product_0_12
                               - bin_edge_var_downstream_vertex_var_product_0_13
                               - bin_edge_var_downstream_vertex_var_product_0_14
                               - bin_edge_var_downstream_vertex_var_product_0_15
                               - bin_edge_var_downstream_vertex_var_product_0_16
                               - bin_edge_var_downstream_vertex_var_product_0_17
                               - bin_edge_var_downstream_vertex_var_product_0_18
                               - bin_edge_var_downstream_vertex_var_product_0_19
                               - bin_edge_var_downstream_vertex_var_product_0_20
                               - bin_edge_var_downstream_vertex_var_product_0_21
                               - bin_edge_var_downstream_vertex_var_product_0_22
                               - bin_edge_var_downstream_vertex_var_product_0_23
                               - bin_edge_var_downstream_vertex_var_product_0_24
                               - bin_edge_var_downstream_vertex_var_product_0_25
                               - bin_edge_var_downstream_vertex_var_product_0_26
                               - bin_edge_var_downstream_vertex_var_product_0_27
                               - bin_edge_var_downstream_vertex_var_product_0_28
                               - bin_edge_var_downstream_vertex_var_product_0_29
                               - bin_edge_var_downstream_vertex_var_product_0_30
                               - bin_edge_var_downstream_vertex_var_product_0_31
                               - bin_edge_var_downstream_vertex_var_product_0_32
                               - bin_edge_var_downstream_vertex_var_product_0_33
                               - bin_edge_var_downstream_vertex_var_product_0_34
                               - bin_edge_var_downstream_vertex_var_product_0_35
                               - bin_edge_var_downstream_vertex_var_product_0_36
                               - bin_edge_var_downstream_vertex_var_product_0_37
                               - bin_edge_var_downstream_vertex_var_product_0_38
                               - bin_edge_var_downstream_vertex_var_product_0_39
                               - bin_edge_var_downstream_vertex_var_product_0_40
                               - bin_edge_var_downstream_vertex_var_product_0_41
                               - bin_edge_var_downstream_vertex_var_product_0_42
                               - bin_edge_var_downstream_vertex_var_product_0_43
                               - bin_edge_var_downstream_vertex_var_product_0_44
                               - bin_edge_var_downstream_vertex_var_product_0_45
                               - bin_edge_var_downstream_vertex_var_product_0_46
                               - bin_edge_var_downstream_vertex_var_product_0_47
                               - bin_edge_var_downstream_vertex_var_product_0_48
                               - bin_edge_var_downstream_vertex_var_product_0_49
                               - bin_edge_var_downstream_vertex_var_product_0_50
                               - bin_edge_var_downstream_vertex_var_product_0_51
                               - bin_edge_var_downstream_vertex_var_product_0_52
                               - bin_edge_var_downstream_vertex_var_product_0_53
                               - bin_edge_var_downstream_vertex_var_product_0_54
                               - bin_edge_var_downstream_vertex_var_product_0_55
                                = 0
 c716: _and478 - bin_sc_0_edg_0 <= 0
 c717: _and478 - bin_sc_0_vx_0 <= 0
 c718: _and478 - bin_sc_0_vx_0 - bin_sc_0_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_0_0:
                                        bin_edge_var_upstream_vertex_var_product_0_0
                                        - _and478 = 0
 c720: _and479 - bin_sc_0_edg_1 <= 0
 c721: _and479 - bin_sc_0_vx_0 <= 0
 c722: _and479 - bin_sc_0_vx_0 - bin_sc_0_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_0_1:
                                        bin_edge_var_upstream_vertex_var_product_0_1
                                        - _and479 = 0
 c724: _and480 - bin_sc_0_edg_2 <= 0
 c725: _and480 - bin_sc_0_vx_1 <= 0
 c726: _and480 - bin_sc_0_vx_1 - bin_sc_0_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_0_2:
                                        bin_edge_var_upstream_vertex_var_product_0_2
                                        - _and480 = 0
 c728: _and481 - bin_sc_0_edg_3 <= 0
 c729: _and481 - bin_sc_0_vx_1 <= 0
 c730: _and481 - bin_sc_0_vx_1 - bin_sc_0_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_0_3:
                                        bin_edge_var_upstream_vertex_var_product_0_3
                                        - _and481 = 0
 c732: _and482 - bin_sc_0_edg_4 <= 0
 c733: _and482 - bin_sc_0_vx_2 <= 0
 c734: _and482 - bin_sc_0_vx_2 - bin_sc_0_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_0_4:
                                        bin_edge_var_upstream_vertex_var_product_0_4
                                        - _and482 = 0
 c736: _and483 - bin_sc_0_edg_5 <= 0
 c737: _and483 - bin_sc_0_vx_2 <= 0
 c738: _and483 - bin_sc_0_vx_2 - bin_sc_0_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_0_5:
                                        bin_edge_var_upstream_vertex_var_product_0_5
                                        - _and483 = 0
 c740: _and484 - bin_sc_0_edg_6 <= 0
 c741: _and484 - bin_sc_0_vx_3 <= 0
 c742: _and484 - bin_sc_0_vx_3 - bin_sc_0_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_0_6:
                                        bin_edge_var_upstream_vertex_var_product_0_6
                                        - _and484 = 0
 c744: _and485 - bin_sc_0_edg_7 <= 0
 c745: _and485 - bin_sc_0_vx_4 <= 0
 c746: _and485 - bin_sc_0_vx_4 - bin_sc_0_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_0_7:
                                        bin_edge_var_upstream_vertex_var_product_0_7
                                        - _and485 = 0
 c748: _and486 - bin_sc_0_edg_8 <= 0
 c749: _and486 - bin_sc_0_vx_4 <= 0
 c750: _and486 - bin_sc_0_vx_4 - bin_sc_0_edg_8 >= -1
 cons_edge_var_upstream_vertex_var_0_8:
                                        bin_edge_var_upstream_vertex_var_product_0_8
                                        - _and486 = 0
 c752: _and487 - bin_sc_0_edg_9 <= 0
 c753: _and487 - bin_sc_0_vx_5 <= 0
 c754: _and487 - bin_sc_0_vx_5 - bin_sc_0_edg_9 >= -1
 cons_edge_var_upstream_vertex_var_0_9:
                                        bin_edge_var_upstream_vertex_var_product_0_9
                                        - _and487 = 0
 c756: _and488 - bin_sc_0_edg_10 <= 0
 c757: _and488 - bin_sc_0_vx_5 <= 0
 c758: _and488 - bin_sc_0_vx_5 - bin_sc_0_edg_10 >= -1
 cons_edge_var_upstream_vertex_var_0_10:
                                         bin_edge_var_upstream_vertex_var_product_0_10
                                         - _and488 = 0
 c760: _and489 - bin_sc_0_edg_11 <= 0
 c761: _and489 - bin_sc_0_vx_6 <= 0
 c762: _and489 - bin_sc_0_vx_6 - bin_sc_0_edg_11 >= -1
 cons_edge_var_upstream_vertex_var_0_11:
                                         bin_edge_var_upstream_vertex_var_product_0_11
                                         - _and489 = 0
 c764: _and490 - bin_sc_0_edg_12 <= 0
 c765: _and490 - bin_sc_0_vx_6 <= 0
 c766: _and490 - bin_sc_0_vx_6 - bin_sc_0_edg_12 >= -1
 cons_edge_var_upstream_vertex_var_0_12:
                                         bin_edge_var_upstream_vertex_var_product_0_12
                                         - _and490 = 0
 c768: _and491 - bin_sc_0_edg_13 <= 0
 c769: _and491 - bin_sc_0_vx_8 <= 0
 c770: _and491 - bin_sc_0_vx_8 - bin_sc_0_edg_13 >= -1
 cons_edge_var_upstream_vertex_var_0_13:
                                         bin_edge_var_upstream_vertex_var_product_0_13
                                         - _and491 = 0
 c772: _and492 - bin_sc_0_edg_14 <= 0
 c773: _and492 - bin_sc_0_vx_8 <= 0
 c774: _and492 - bin_sc_0_vx_8 - bin_sc_0_edg_14 >= -1
 cons_edge_var_upstream_vertex_var_0_14:
                                         bin_edge_var_upstream_vertex_var_product_0_14
                                         - _and492 = 0
 c776: _and493 - bin_sc_0_edg_15 <= 0
 c777: _and493 - bin_sc_0_vx_9 <= 0
 c778: _and493 - bin_sc_0_vx_9 - bin_sc_0_edg_15 >= -1
 cons_edge_var_upstream_vertex_var_0_15:
                                         bin_edge_var_upstream_vertex_var_product_0_15
                                         - _and493 = 0
 c780: _and494 - bin_sc_0_edg_16 <= 0
 c781: _and494 - bin_sc_0_vx_9 <= 0
 c782: _and494 - bin_sc_0_vx_9 - bin_sc_0_edg_16 >= -1
 cons_edge_var_upstream_vertex_var_0_16:
                                         bin_edge_var_upstream_vertex_var_product_0_16
                                         - _and494 = 0
 c784: _and495 - bin_sc_0_edg_17 <= 0
 c785: _and495 - bin_sc_0_vx_10 <= 0
 c786: _and495 - bin_sc_0_vx_10 - bin_sc_0_edg_17 >= -1
 cons_edge_var_upstream_vertex_var_0_17:
                                         bin_edge_var_upstream_vertex_var_product_0_17
                                         - _and495 = 0
 c788: _and496 - bin_sc_0_edg_18 <= 0
 c789: _and496 - bin_sc_0_vx_10 <= 0
 c790: _and496 - bin_sc_0_vx_10 - bin_sc_0_edg_18 >= -1
 cons_edge_var_upstream_vertex_var_0_18:
                                         bin_edge_var_upstream_vertex_var_product_0_18
                                         - _and496 = 0
 c792: _and497 - bin_sc_0_edg_19 <= 0
 c793: _and497 - bin_sc_0_vx_12 <= 0
 c794: _and497 - bin_sc_0_vx_12 - bin_sc_0_edg_19 >= -1
 cons_edge_var_upstream_vertex_var_0_19:
                                         bin_edge_var_upstream_vertex_var_product_0_19
                                         - _and497 = 0
 c796: _and498 - bin_sc_0_edg_20 <= 0
 c797: _and498 - bin_sc_0_vx_12 <= 0
 c798: _and498 - bin_sc_0_vx_12 - bin_sc_0_edg_20 >= -1
 cons_edge_var_upstream_vertex_var_0_20:
                                         bin_edge_var_upstream_vertex_var_product_0_20
                                         - _and498 = 0
 c800: _and499 - bin_sc_0_edg_21 <= 0
 c801: _and499 - bin_sc_0_vx_13 <= 0
 c802: _and499 - bin_sc_0_vx_13 - bin_sc_0_edg_21 >= -1
 cons_edge_var_upstream_vertex_var_0_21:
                                         bin_edge_var_upstream_vertex_var_product_0_21
                                         - _and499 = 0
 c804: _and500 - bin_sc_0_edg_22 <= 0
 c805: _and500 - bin_sc_0_vx_13 <= 0
 c806: _and500 - bin_sc_0_vx_13 - bin_sc_0_edg_22 >= -1
 cons_edge_var_upstream_vertex_var_0_22:
                                         bin_edge_var_upstream_vertex_var_product_0_22
                                         - _and500 = 0
 c808: _and501 - bin_sc_0_edg_23 <= 0
 c809: _and501 - bin_sc_0_vx_14 <= 0
 c810: _and501 - bin_sc_0_vx_14 - bin_sc_0_edg_23 >= -1
 cons_edge_var_upstream_vertex_var_0_23:
                                         bin_edge_var_upstream_vertex_var_product_0_23
                                         - _and501 = 0
 c812: _and502 - bin_sc_0_edg_24 <= 0
 c813: _and502 - bin_sc_0_vx_14 <= 0
 c814: _and502 - bin_sc_0_vx_14 - bin_sc_0_edg_24 >= -1
 cons_edge_var_upstream_vertex_var_0_24:
                                         bin_edge_var_upstream_vertex_var_product_0_24
                                         - _and502 = 0
 c816: _and503 - bin_sc_0_edg_25 <= 0
 c817: _and503 - bin_sc_0_vx_16 <= 0
 c818: _and503 - bin_sc_0_vx_16 - bin_sc_0_edg_25 >= -1
 cons_edge_var_upstream_vertex_var_0_25:
                                         bin_edge_var_upstream_vertex_var_product_0_25
                                         - _and503 = 0
 c820: _and504 - bin_sc_0_edg_26 <= 0
 c821: _and504 - bin_sc_0_vx_16 <= 0
 c822: _and504 - bin_sc_0_vx_16 - bin_sc_0_edg_26 >= -1
 cons_edge_var_upstream_vertex_var_0_26:
                                         bin_edge_var_upstream_vertex_var_product_0_26
                                         - _and504 = 0
 c824: _and505 - bin_sc_0_edg_27 <= 0
 c825: _and505 - bin_sc_0_vx_17 <= 0
 c826: _and505 - bin_sc_0_vx_17 - bin_sc_0_edg_27 >= -1
 cons_edge_var_upstream_vertex_var_0_27:
                                         bin_edge_var_upstream_vertex_var_product_0_27
                                         - _and505 = 0
 c828: _and506 - bin_sc_0_edg_28 <= 0
 c829: _and506 - bin_sc_0_vx_17 <= 0
 c830: _and506 - bin_sc_0_vx_17 - bin_sc_0_edg_28 >= -1
 cons_edge_var_upstream_vertex_var_0_28:
                                         bin_edge_var_upstream_vertex_var_product_0_28
                                         - _and506 = 0
 c832: _and507 - bin_sc_0_edg_29 <= 0
 c833: _and507 - bin_sc_0_vx_18 <= 0
 c834: _and507 - bin_sc_0_vx_18 - bin_sc_0_edg_29 >= -1
 cons_edge_var_upstream_vertex_var_0_29:
                                         bin_edge_var_upstream_vertex_var_product_0_29
                                         - _and507 = 0
 c836: _and508 - bin_sc_0_edg_30 <= 0
 c837: _and508 - bin_sc_0_vx_18 <= 0
 c838: _and508 - bin_sc_0_vx_18 - bin_sc_0_edg_30 >= -1
 cons_edge_var_upstream_vertex_var_0_30:
                                         bin_edge_var_upstream_vertex_var_product_0_30
                                         - _and508 = 0
 c840: _and509 - bin_sc_0_edg_31 <= 0
 c841: _and509 - bin_sc_0_vx_20 <= 0
 c842: _and509 - bin_sc_0_vx_20 - bin_sc_0_edg_31 >= -1
 cons_edge_var_upstream_vertex_var_0_31:
                                         bin_edge_var_upstream_vertex_var_product_0_31
                                         - _and509 = 0
 c844: _and510 - bin_sc_0_edg_32 <= 0
 c845: _and510 - bin_sc_0_vx_20 <= 0
 c846: _and510 - bin_sc_0_vx_20 - bin_sc_0_edg_32 >= -1
 cons_edge_var_upstream_vertex_var_0_32:
                                         bin_edge_var_upstream_vertex_var_product_0_32
                                         - _and510 = 0
 c848: _and511 - bin_sc_0_edg_33 <= 0
 c849: _and511 - bin_sc_0_vx_21 <= 0
 c850: _and511 - bin_sc_0_vx_21 - bin_sc_0_edg_33 >= -1
 cons_edge_var_upstream_vertex_var_0_33:
                                         bin_edge_var_upstream_vertex_var_product_0_33
                                         - _and511 = 0
 c852: _and512 - bin_sc_0_edg_34 <= 0
 c853: _and512 - bin_sc_0_vx_21 <= 0
 c854: _and512 - bin_sc_0_vx_21 - bin_sc_0_edg_34 >= -1
 cons_edge_var_upstream_vertex_var_0_34:
                                         bin_edge_var_upstream_vertex_var_product_0_34
                                         - _and512 = 0
 c856: _and513 - bin_sc_0_edg_35 <= 0
 c857: _and513 - bin_sc_0_vx_22 <= 0
 c858: _and513 - bin_sc_0_vx_22 - bin_sc_0_edg_35 >= -1
 cons_edge_var_upstream_vertex_var_0_35:
                                         bin_edge_var_upstream_vertex_var_product_0_35
                                         - _and513 = 0
 c860: _and514 - bin_sc_0_edg_36 <= 0
 c861: _and514 - bin_sc_0_vx_22 <= 0
 c862: _and514 - bin_sc_0_vx_22 - bin_sc_0_edg_36 >= -1
 cons_edge_var_upstream_vertex_var_0_36:
                                         bin_edge_var_upstream_vertex_var_product_0_36
                                         - _and514 = 0
 c864: _and515 - bin_sc_0_edg_37 <= 0
 c865: _and515 - bin_sc_0_vx_24 <= 0
 c866: _and515 - bin_sc_0_vx_24 - bin_sc_0_edg_37 >= -1
 cons_edge_var_upstream_vertex_var_0_37:
                                         bin_edge_var_upstream_vertex_var_product_0_37
                                         - _and515 = 0
 c868: _and516 - bin_sc_0_edg_38 <= 0
 c869: _and516 - bin_sc_0_vx_24 <= 0
 c870: _and516 - bin_sc_0_vx_24 - bin_sc_0_edg_38 >= -1
 cons_edge_var_upstream_vertex_var_0_38:
                                         bin_edge_var_upstream_vertex_var_product_0_38
                                         - _and516 = 0
 c872: _and517 - bin_sc_0_edg_39 <= 0
 c873: _and517 - bin_sc_0_vx_25 <= 0
 c874: _and517 - bin_sc_0_vx_25 - bin_sc_0_edg_39 >= -1
 cons_edge_var_upstream_vertex_var_0_39:
                                         bin_edge_var_upstream_vertex_var_product_0_39
                                         - _and517 = 0
 c876: _and518 - bin_sc_0_edg_40 <= 0
 c877: _and518 - bin_sc_0_vx_25 <= 0
 c878: _and518 - bin_sc_0_vx_25 - bin_sc_0_edg_40 >= -1
 cons_edge_var_upstream_vertex_var_0_40:
                                         bin_edge_var_upstream_vertex_var_product_0_40
                                         - _and518 = 0
 c880: _and519 - bin_sc_0_edg_41 <= 0
 c881: _and519 - bin_sc_0_vx_26 <= 0
 c882: _and519 - bin_sc_0_vx_26 - bin_sc_0_edg_41 >= -1
 cons_edge_var_upstream_vertex_var_0_41:
                                         bin_edge_var_upstream_vertex_var_product_0_41
                                         - _and519 = 0
 c884: _and520 - bin_sc_0_edg_42 <= 0
 c885: _and520 - bin_sc_0_vx_26 <= 0
 c886: _and520 - bin_sc_0_vx_26 - bin_sc_0_edg_42 >= -1
 cons_edge_var_upstream_vertex_var_0_42:
                                         bin_edge_var_upstream_vertex_var_product_0_42
                                         - _and520 = 0
 c888: _and521 - bin_sc_0_edg_43 <= 0
 c889: _and521 - bin_sc_0_vx_28 <= 0
 c890: _and521 - bin_sc_0_vx_28 - bin_sc_0_edg_43 >= -1
 cons_edge_var_upstream_vertex_var_0_43:
                                         bin_edge_var_upstream_vertex_var_product_0_43
                                         - _and521 = 0
 c892: _and522 - bin_sc_0_edg_44 <= 0
 c893: _and522 - bin_sc_0_vx_28 <= 0
 c894: _and522 - bin_sc_0_vx_28 - bin_sc_0_edg_44 >= -1
 cons_edge_var_upstream_vertex_var_0_44:
                                         bin_edge_var_upstream_vertex_var_product_0_44
                                         - _and522 = 0
 c896: _and523 - bin_sc_0_edg_45 <= 0
 c897: _and523 - bin_sc_0_vx_29 <= 0
 c898: _and523 - bin_sc_0_vx_29 - bin_sc_0_edg_45 >= -1
 cons_edge_var_upstream_vertex_var_0_45:
                                         bin_edge_var_upstream_vertex_var_product_0_45
                                         - _and523 = 0
 c900: _and524 - bin_sc_0_edg_46 <= 0
 c901: _and524 - bin_sc_0_vx_29 <= 0
 c902: _and524 - bin_sc_0_vx_29 - bin_sc_0_edg_46 >= -1
 cons_edge_var_upstream_vertex_var_0_46:
                                         bin_edge_var_upstream_vertex_var_product_0_46
                                         - _and524 = 0
 c904: _and525 - bin_sc_0_edg_47 <= 0
 c905: _and525 - bin_sc_0_vx_30 <= 0
 c906: _and525 - bin_sc_0_vx_30 - bin_sc_0_edg_47 >= -1
 cons_edge_var_upstream_vertex_var_0_47:
                                         bin_edge_var_upstream_vertex_var_product_0_47
                                         - _and525 = 0
 c908: _and526 - bin_sc_0_edg_48 <= 0
 c909: _and526 - bin_sc_0_vx_30 <= 0
 c910: _and526 - bin_sc_0_vx_30 - bin_sc_0_edg_48 >= -1
 cons_edge_var_upstream_vertex_var_0_48:
                                         bin_edge_var_upstream_vertex_var_product_0_48
                                         - _and526 = 0
 c912: _and527 - bin_sc_0_edg_49 <= 0
 c913: _and527 - bin_sc_0_vx_32 <= 0
 c914: _and527 - bin_sc_0_vx_32 - bin_sc_0_edg_49 >= -1
 cons_edge_var_upstream_vertex_var_0_49:
                                         bin_edge_var_upstream_vertex_var_product_0_49
                                         - _and527 = 0
 c916: _and528 - bin_sc_0_edg_50 <= 0
 c917: _and528 - bin_sc_0_vx_32 <= 0
 c918: _and528 - bin_sc_0_vx_32 - bin_sc_0_edg_50 >= -1
 cons_edge_var_upstream_vertex_var_0_50:
                                         bin_edge_var_upstream_vertex_var_product_0_50
                                         - _and528 = 0
 c920: _and529 - bin_sc_0_edg_51 <= 0
 c921: _and529 - bin_sc_0_vx_33 <= 0
 c922: _and529 - bin_sc_0_vx_33 - bin_sc_0_edg_51 >= -1
 cons_edge_var_upstream_vertex_var_0_51:
                                         bin_edge_var_upstream_vertex_var_product_0_51
                                         - _and529 = 0
 c924: _and530 - bin_sc_0_edg_52 <= 0
 c925: _and530 - bin_sc_0_vx_33 <= 0
 c926: _and530 - bin_sc_0_vx_33 - bin_sc_0_edg_52 >= -1
 cons_edge_var_upstream_vertex_var_0_52:
                                         bin_edge_var_upstream_vertex_var_product_0_52
                                         - _and530 = 0
 c928: _and531 - bin_sc_0_edg_53 <= 0
 c929: _and531 - bin_sc_0_vx_34 <= 0
 c930: _and531 - bin_sc_0_vx_34 - bin_sc_0_edg_53 >= -1
 cons_edge_var_upstream_vertex_var_0_53:
                                         bin_edge_var_upstream_vertex_var_product_0_53
                                         - _and531 = 0
 c932: _and532 - bin_sc_0_edg_54 <= 0
 c933: _and532 - bin_sc_0_vx_34 <= 0
 c934: _and532 - bin_sc_0_vx_34 - bin_sc_0_edg_54 >= -1
 cons_edge_var_upstream_vertex_var_0_54:
                                         bin_edge_var_upstream_vertex_var_product_0_54
                                         - _and532 = 0
 c936: _and533 - bin_sc_0_edg_55 <= 0
 c937: _and533 - bin_sc_0_vx_36 <= 0
 c938: _and533 - bin_sc_0_vx_36 - bin_sc_0_edg_55 >= -1
 cons_edge_var_upstream_vertex_var_0_55:
                                         bin_edge_var_upstream_vertex_var_product_0_55
                                         - _and533 = 0
 cons_subcircuit_O_qubits_0: O_0 - bin_edge_var_upstream_vertex_var_product_0_0
                             - bin_edge_var_upstream_vertex_var_product_0_1
                             - bin_edge_var_upstream_vertex_var_product_0_2
                             - bin_edge_var_upstream_vertex_var_product_0_3
                             - bin_edge_var_upstream_vertex_var_product_0_4
                             - bin_edge_var_upstream_vertex_var_product_0_5
                             - bin_edge_var_upstream_vertex_var_product_0_6
                             - bin_edge_var_upstream_vertex_var_product_0_7
                             - bin_edge_var_upstream_vertex_var_product_0_8
                             - bin_edge_var_upstream_vertex_var_product_0_9
                             - bin_edge_var_upstream_vertex_var_product_0_10
                             - bin_edge_var_upstream_vertex_var_product_0_11
                             - bin_edge_var_upstream_vertex_var_product_0_12
                             - bin_edge_var_upstream_vertex_var_product_0_13
                             - bin_edge_var_upstream_vertex_var_product_0_14
                             - bin_edge_var_upstream_vertex_var_product_0_15
                             - bin_edge_var_upstream_vertex_var_product_0_16
                             - bin_edge_var_upstream_vertex_var_product_0_17
                             - bin_edge_var_upstream_vertex_var_product_0_18
                             - bin_edge_var_upstream_vertex_var_product_0_19
                             - bin_edge_var_upstream_vertex_var_product_0_20
                             - bin_edge_var_upstream_vertex_var_product_0_21
                             - bin_edge_var_upstream_vertex_var_product_0_22
                             - bin_edge_var_upstream_vertex_var_product_0_23
                             - bin_edge_var_upstream_vertex_var_product_0_24
                             - bin_edge_var_upstream_vertex_var_product_0_25
                             - bin_edge_var_upstream_vertex_var_product_0_26
                             - bin_edge_var_upstream_vertex_var_product_0_27
                             - bin_edge_var_upstream_vertex_var_product_0_28
                             - bin_edge_var_upstream_vertex_var_product_0_29
                             - bin_edge_var_upstream_vertex_var_product_0_30
                             - bin_edge_var_upstream_vertex_var_product_0_31
                             - bin_edge_var_upstream_vertex_var_product_0_32
                             - bin_edge_var_upstream_vertex_var_product_0_33
                             - bin_edge_var_upstream_vertex_var_product_0_34
                             - bin_edge_var_upstream_vertex_var_product_0_35
                             - bin_edge_var_upstream_vertex_var_product_0_36
                             - bin_edge_var_upstream_vertex_var_product_0_37
                             - bin_edge_var_upstream_vertex_var_product_0_38
                             - bin_edge_var_upstream_vertex_var_product_0_39
                             - bin_edge_var_upstream_vertex_var_product_0_40
                             - bin_edge_var_upstream_vertex_var_product_0_41
                             - bin_edge_var_upstream_vertex_var_product_0_42
                             - bin_edge_var_upstream_vertex_var_product_0_43
                             - bin_edge_var_upstream_vertex_var_product_0_44
                             - bin_edge_var_upstream_vertex_var_product_0_45
                             - bin_edge_var_upstream_vertex_var_product_0_46
                             - bin_edge_var_upstream_vertex_var_product_0_47
                             - bin_edge_var_upstream_vertex_var_product_0_48
                             - bin_edge_var_upstream_vertex_var_product_0_49
                             - bin_edge_var_upstream_vertex_var_product_0_50
                             - bin_edge_var_upstream_vertex_var_product_0_51
                             - bin_edge_var_upstream_vertex_var_product_0_52
                             - bin_edge_var_upstream_vertex_var_product_0_53
                             - bin_edge_var_upstream_vertex_var_product_0_54
                             - bin_edge_var_upstream_vertex_var_product_0_55 = 
                             0
 cons_subcircuit_d_qubits_0: - original_input_0 - rho_0 + d_0 = 0
 cons_subcircuit_input_1: - 2 bin_sc_1_vx_0 - 2 bin_sc_1_vx_1 - 2 bin_sc_1_vx_4
                          - 2 bin_sc_1_vx_8 - 2 bin_sc_1_vx_12
                          - 2 bin_sc_1_vx_16 - 2 bin_sc_1_vx_20
                          - 2 bin_sc_1_vx_24 - 2 bin_sc_1_vx_28
                          - 2 bin_sc_1_vx_32 + original_input_1 = 0
 c943: _and534 - bin_sc_1_edg_0 <= 0
 c944: _and534 - bin_sc_1_vx_3 <= 0
 c945: _and534 - bin_sc_1_vx_3 - bin_sc_1_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_1_0:
                                          bin_edge_var_downstream_vertex_var_product_1_0
                                          - _and534 = 0
 c947: _and535 - bin_sc_1_edg_1 <= 0
 c948: _and535 - bin_sc_1_vx_2 <= 0
 c949: _and535 - bin_sc_1_vx_2 - bin_sc_1_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_1_1:
                                          bin_edge_var_downstream_vertex_var_product_1_1
                                          - _and535 = 0
 c951: _and536 - bin_sc_1_edg_2 <= 0
 c952: _and536 - bin_sc_1_vx_5 <= 0
 c953: _and536 - bin_sc_1_vx_5 - bin_sc_1_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_1_2:
                                          bin_edge_var_downstream_vertex_var_product_1_2
                                          - _and536 = 0
 c955: _and537 - bin_sc_1_edg_3 <= 0
 c956: _and537 - bin_sc_1_vx_2 <= 0
 c957: _and537 - bin_sc_1_vx_2 - bin_sc_1_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_1_3:
                                          bin_edge_var_downstream_vertex_var_product_1_3
                                          - _and537 = 0
 c959: _and538 - bin_sc_1_edg_4 <= 0
 c960: _and538 - bin_sc_1_vx_6 <= 0
 c961: _and538 - bin_sc_1_vx_6 - bin_sc_1_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_1_4:
                                          bin_edge_var_downstream_vertex_var_product_1_4
                                          - _and538 = 0
 c963: _and539 - bin_sc_1_edg_5 <= 0
 c964: _and539 - bin_sc_1_vx_3 <= 0
 c965: _and539 - bin_sc_1_vx_3 - bin_sc_1_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_1_5:
                                          bin_edge_var_downstream_vertex_var_product_1_5
                                          - _and539 = 0
 c967: _and540 - bin_sc_1_edg_6 <= 0
 c968: _and540 - bin_sc_1_vx_7 <= 0
 c969: _and540 - bin_sc_1_vx_7 - bin_sc_1_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_1_6:
                                          bin_edge_var_downstream_vertex_var_product_1_6
                                          - _and540 = 0
 c971: _and541 - bin_sc_1_edg_7 <= 0
 c972: _and541 - bin_sc_1_vx_9 <= 0
 c973: _and541 - bin_sc_1_vx_9 - bin_sc_1_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_1_7:
                                          bin_edge_var_downstream_vertex_var_product_1_7
                                          - _and541 = 0
 c975: _and542 - bin_sc_1_edg_8 <= 0
 c976: _and542 - bin_sc_1_vx_5 <= 0
 c977: _and542 - bin_sc_1_vx_5 - bin_sc_1_edg_8 >= -1
 cons_edge_var_downstream_vertex_var_1_8:
                                          bin_edge_var_downstream_vertex_var_product_1_8
                                          - _and542 = 0
 c979: _and543 - bin_sc_1_edg_9 <= 0
 c980: _and543 - bin_sc_1_vx_10 <= 0
 c981: _and543 - bin_sc_1_vx_10 - bin_sc_1_edg_9 >= -1
 cons_edge_var_downstream_vertex_var_1_9:
                                          bin_edge_var_downstream_vertex_var_product_1_9
                                          - _and543 = 0
 c983: _and544 - bin_sc_1_edg_10 <= 0
 c984: _and544 - bin_sc_1_vx_6 <= 0
 c985: _and544 - bin_sc_1_vx_6 - bin_sc_1_edg_10 >= -1
 cons_edge_var_downstream_vertex_var_1_10:
                                           bin_edge_var_downstream_vertex_var_product_1_10
                                           - _and544 = 0
 c987: _and545 - bin_sc_1_edg_11 <= 0
 c988: _and545 - bin_sc_1_vx_11 <= 0
 c989: _and545 - bin_sc_1_vx_11 - bin_sc_1_edg_11 >= -1
 cons_edge_var_downstream_vertex_var_1_11:
                                           bin_edge_var_downstream_vertex_var_product_1_11
                                           - _and545 = 0
 c991: _and546 - bin_sc_1_edg_12 <= 0
 c992: _and546 - bin_sc_1_vx_7 <= 0
 c993: _and546 - bin_sc_1_vx_7 - bin_sc_1_edg_12 >= -1
 cons_edge_var_downstream_vertex_var_1_12:
                                           bin_edge_var_downstream_vertex_var_product_1_12
                                           - _and546 = 0
 c995: _and547 - bin_sc_1_edg_13 <= 0
 c996: _and547 - bin_sc_1_vx_13 <= 0
 c997: _and547 - bin_sc_1_vx_13 - bin_sc_1_edg_13 >= -1
 cons_edge_var_downstream_vertex_var_1_13:
                                           bin_edge_var_downstream_vertex_var_product_1_13
                                           - _and547 = 0
 c999: _and548 - bin_sc_1_edg_14 <= 0
 c1000: _and548 - bin_sc_1_vx_9 <= 0
 c1001: _and548 - bin_sc_1_vx_9 - bin_sc_1_edg_14 >= -1
 cons_edge_var_downstream_vertex_var_1_14:
                                           bin_edge_var_downstream_vertex_var_product_1_14
                                           - _and548 = 0
 c1003: _and549 - bin_sc_1_edg_15 <= 0
 c1004: _and549 - bin_sc_1_vx_14 <= 0
 c1005: _and549 - bin_sc_1_vx_14 - bin_sc_1_edg_15 >= -1
 cons_edge_var_downstream_vertex_var_1_15:
                                           bin_edge_var_downstream_vertex_var_product_1_15
                                           - _and549 = 0
 c1007: _and550 - bin_sc_1_edg_16 <= 0
 c1008: _and550 - bin_sc_1_vx_10 <= 0
 c1009: _and550 - bin_sc_1_vx_10 - bin_sc_1_edg_16 >= -1
 cons_edge_var_downstream_vertex_var_1_16:
                                           bin_edge_var_downstream_vertex_var_product_1_16
                                           - _and550 = 0
 c1011: _and551 - bin_sc_1_edg_17 <= 0
 c1012: _and551 - bin_sc_1_vx_15 <= 0
 c1013: _and551 - bin_sc_1_vx_15 - bin_sc_1_edg_17 >= -1
 cons_edge_var_downstream_vertex_var_1_17:
                                           bin_edge_var_downstream_vertex_var_product_1_17
                                           - _and551 = 0
 c1015: _and552 - bin_sc_1_edg_18 <= 0
 c1016: _and552 - bin_sc_1_vx_11 <= 0
 c1017: _and552 - bin_sc_1_vx_11 - bin_sc_1_edg_18 >= -1
 cons_edge_var_downstream_vertex_var_1_18:
                                           bin_edge_var_downstream_vertex_var_product_1_18
                                           - _and552 = 0
 c1019: _and553 - bin_sc_1_edg_19 <= 0
 c1020: _and553 - bin_sc_1_vx_17 <= 0
 c1021: _and553 - bin_sc_1_vx_17 - bin_sc_1_edg_19 >= -1
 cons_edge_var_downstream_vertex_var_1_19:
                                           bin_edge_var_downstream_vertex_var_product_1_19
                                           - _and553 = 0
 c1023: _and554 - bin_sc_1_edg_20 <= 0
 c1024: _and554 - bin_sc_1_vx_13 <= 0
 c1025: _and554 - bin_sc_1_vx_13 - bin_sc_1_edg_20 >= -1
 cons_edge_var_downstream_vertex_var_1_20:
                                           bin_edge_var_downstream_vertex_var_product_1_20
                                           - _and554 = 0
 c1027: _and555 - bin_sc_1_edg_21 <= 0
 c1028: _and555 - bin_sc_1_vx_18 <= 0
 c1029: _and555 - bin_sc_1_vx_18 - bin_sc_1_edg_21 >= -1
 cons_edge_var_downstream_vertex_var_1_21:
                                           bin_edge_var_downstream_vertex_var_product_1_21
                                           - _and555 = 0
 c1031: _and556 - bin_sc_1_edg_22 <= 0
 c1032: _and556 - bin_sc_1_vx_14 <= 0
 c1033: _and556 - bin_sc_1_vx_14 - bin_sc_1_edg_22 >= -1
 cons_edge_var_downstream_vertex_var_1_22:
                                           bin_edge_var_downstream_vertex_var_product_1_22
                                           - _and556 = 0
 c1035: _and557 - bin_sc_1_edg_23 <= 0
 c1036: _and557 - bin_sc_1_vx_19 <= 0
 c1037: _and557 - bin_sc_1_vx_19 - bin_sc_1_edg_23 >= -1
 cons_edge_var_downstream_vertex_var_1_23:
                                           bin_edge_var_downstream_vertex_var_product_1_23
                                           - _and557 = 0
 c1039: _and558 - bin_sc_1_edg_24 <= 0
 c1040: _and558 - bin_sc_1_vx_15 <= 0
 c1041: _and558 - bin_sc_1_vx_15 - bin_sc_1_edg_24 >= -1
 cons_edge_var_downstream_vertex_var_1_24:
                                           bin_edge_var_downstream_vertex_var_product_1_24
                                           - _and558 = 0
 c1043: _and559 - bin_sc_1_edg_25 <= 0
 c1044: _and559 - bin_sc_1_vx_21 <= 0
 c1045: _and559 - bin_sc_1_vx_21 - bin_sc_1_edg_25 >= -1
 cons_edge_var_downstream_vertex_var_1_25:
                                           bin_edge_var_downstream_vertex_var_product_1_25
                                           - _and559 = 0
 c1047: _and560 - bin_sc_1_edg_26 <= 0
 c1048: _and560 - bin_sc_1_vx_17 <= 0
 c1049: _and560 - bin_sc_1_vx_17 - bin_sc_1_edg_26 >= -1
 cons_edge_var_downstream_vertex_var_1_26:
                                           bin_edge_var_downstream_vertex_var_product_1_26
                                           - _and560 = 0
 c1051: _and561 - bin_sc_1_edg_27 <= 0
 c1052: _and561 - bin_sc_1_vx_22 <= 0
 c1053: _and561 - bin_sc_1_vx_22 - bin_sc_1_edg_27 >= -1
 cons_edge_var_downstream_vertex_var_1_27:
                                           bin_edge_var_downstream_vertex_var_product_1_27
                                           - _and561 = 0
 c1055: _and562 - bin_sc_1_edg_28 <= 0
 c1056: _and562 - bin_sc_1_vx_18 <= 0
 c1057: _and562 - bin_sc_1_vx_18 - bin_sc_1_edg_28 >= -1
 cons_edge_var_downstream_vertex_var_1_28:
                                           bin_edge_var_downstream_vertex_var_product_1_28
                                           - _and562 = 0
 c1059: _and563 - bin_sc_1_edg_29 <= 0
 c1060: _and563 - bin_sc_1_vx_23 <= 0
 c1061: _and563 - bin_sc_1_vx_23 - bin_sc_1_edg_29 >= -1
 cons_edge_var_downstream_vertex_var_1_29:
                                           bin_edge_var_downstream_vertex_var_product_1_29
                                           - _and563 = 0
 c1063: _and564 - bin_sc_1_edg_30 <= 0
 c1064: _and564 - bin_sc_1_vx_19 <= 0
 c1065: _and564 - bin_sc_1_vx_19 - bin_sc_1_edg_30 >= -1
 cons_edge_var_downstream_vertex_var_1_30:
                                           bin_edge_var_downstream_vertex_var_product_1_30
                                           - _and564 = 0
 c1067: _and565 - bin_sc_1_edg_31 <= 0
 c1068: _and565 - bin_sc_1_vx_25 <= 0
 c1069: _and565 - bin_sc_1_vx_25 - bin_sc_1_edg_31 >= -1
 cons_edge_var_downstream_vertex_var_1_31:
                                           bin_edge_var_downstream_vertex_var_product_1_31
                                           - _and565 = 0
 c1071: _and566 - bin_sc_1_edg_32 <= 0
 c1072: _and566 - bin_sc_1_vx_21 <= 0
 c1073: _and566 - bin_sc_1_vx_21 - bin_sc_1_edg_32 >= -1
 cons_edge_var_downstream_vertex_var_1_32:
                                           bin_edge_var_downstream_vertex_var_product_1_32
                                           - _and566 = 0
 c1075: _and567 - bin_sc_1_edg_33 <= 0
 c1076: _and567 - bin_sc_1_vx_26 <= 0
 c1077: _and567 - bin_sc_1_vx_26 - bin_sc_1_edg_33 >= -1
 cons_edge_var_downstream_vertex_var_1_33:
                                           bin_edge_var_downstream_vertex_var_product_1_33
                                           - _and567 = 0
 c1079: _and568 - bin_sc_1_edg_34 <= 0
 c1080: _and568 - bin_sc_1_vx_22 <= 0
 c1081: _and568 - bin_sc_1_vx_22 - bin_sc_1_edg_34 >= -1
 cons_edge_var_downstream_vertex_var_1_34:
                                           bin_edge_var_downstream_vertex_var_product_1_34
                                           - _and568 = 0
 c1083: _and569 - bin_sc_1_edg_35 <= 0
 c1084: _and569 - bin_sc_1_vx_27 <= 0
 c1085: _and569 - bin_sc_1_vx_27 - bin_sc_1_edg_35 >= -1
 cons_edge_var_downstream_vertex_var_1_35:
                                           bin_edge_var_downstream_vertex_var_product_1_35
                                           - _and569 = 0
 c1087: _and570 - bin_sc_1_edg_36 <= 0
 c1088: _and570 - bin_sc_1_vx_23 <= 0
 c1089: _and570 - bin_sc_1_vx_23 - bin_sc_1_edg_36 >= -1
 cons_edge_var_downstream_vertex_var_1_36:
                                           bin_edge_var_downstream_vertex_var_product_1_36
                                           - _and570 = 0
 c1091: _and571 - bin_sc_1_edg_37 <= 0
 c1092: _and571 - bin_sc_1_vx_29 <= 0
 c1093: _and571 - bin_sc_1_vx_29 - bin_sc_1_edg_37 >= -1
 cons_edge_var_downstream_vertex_var_1_37:
                                           bin_edge_var_downstream_vertex_var_product_1_37
                                           - _and571 = 0
 c1095: _and572 - bin_sc_1_edg_38 <= 0
 c1096: _and572 - bin_sc_1_vx_25 <= 0
 c1097: _and572 - bin_sc_1_vx_25 - bin_sc_1_edg_38 >= -1
 cons_edge_var_downstream_vertex_var_1_38:
                                           bin_edge_var_downstream_vertex_var_product_1_38
                                           - _and572 = 0
 c1099: _and573 - bin_sc_1_edg_39 <= 0
 c1100: _and573 - bin_sc_1_vx_30 <= 0
 c1101: _and573 - bin_sc_1_vx_30 - bin_sc_1_edg_39 >= -1
 cons_edge_var_downstream_vertex_var_1_39:
                                           bin_edge_var_downstream_vertex_var_product_1_39
                                           - _and573 = 0
 c1103: _and574 - bin_sc_1_edg_40 <= 0
 c1104: _and574 - bin_sc_1_vx_26 <= 0
 c1105: _and574 - bin_sc_1_vx_26 - bin_sc_1_edg_40 >= -1
 cons_edge_var_downstream_vertex_var_1_40:
                                           bin_edge_var_downstream_vertex_var_product_1_40
                                           - _and574 = 0
 c1107: _and575 - bin_sc_1_edg_41 <= 0
 c1108: _and575 - bin_sc_1_vx_31 <= 0
 c1109: _and575 - bin_sc_1_vx_31 - bin_sc_1_edg_41 >= -1
 cons_edge_var_downstream_vertex_var_1_41:
                                           bin_edge_var_downstream_vertex_var_product_1_41
                                           - _and575 = 0
 c1111: _and576 - bin_sc_1_edg_42 <= 0
 c1112: _and576 - bin_sc_1_vx_27 <= 0
 c1113: _and576 - bin_sc_1_vx_27 - bin_sc_1_edg_42 >= -1
 cons_edge_var_downstream_vertex_var_1_42:
                                           bin_edge_var_downstream_vertex_var_product_1_42
                                           - _and576 = 0
 c1115: _and577 - bin_sc_1_edg_43 <= 0
 c1116: _and577 - bin_sc_1_vx_33 <= 0
 c1117: _and577 - bin_sc_1_vx_33 - bin_sc_1_edg_43 >= -1
 cons_edge_var_downstream_vertex_var_1_43:
                                           bin_edge_var_downstream_vertex_var_product_1_43
                                           - _and577 = 0
 c1119: _and578 - bin_sc_1_edg_44 <= 0
 c1120: _and578 - bin_sc_1_vx_29 <= 0
 c1121: _and578 - bin_sc_1_vx_29 - bin_sc_1_edg_44 >= -1
 cons_edge_var_downstream_vertex_var_1_44:
                                           bin_edge_var_downstream_vertex_var_product_1_44
                                           - _and578 = 0
 c1123: _and579 - bin_sc_1_edg_45 <= 0
 c1124: _and579 - bin_sc_1_vx_34 <= 0
 c1125: _and579 - bin_sc_1_vx_34 - bin_sc_1_edg_45 >= -1
 cons_edge_var_downstream_vertex_var_1_45:
                                           bin_edge_var_downstream_vertex_var_product_1_45
                                           - _and579 = 0
 c1127: _and580 - bin_sc_1_edg_46 <= 0
 c1128: _and580 - bin_sc_1_vx_30 <= 0
 c1129: _and580 - bin_sc_1_vx_30 - bin_sc_1_edg_46 >= -1
 cons_edge_var_downstream_vertex_var_1_46:
                                           bin_edge_var_downstream_vertex_var_product_1_46
                                           - _and580 = 0
 c1131: _and581 - bin_sc_1_edg_47 <= 0
 c1132: _and581 - bin_sc_1_vx_35 <= 0
 c1133: _and581 - bin_sc_1_vx_35 - bin_sc_1_edg_47 >= -1
 cons_edge_var_downstream_vertex_var_1_47:
                                           bin_edge_var_downstream_vertex_var_product_1_47
                                           - _and581 = 0
 c1135: _and582 - bin_sc_1_edg_48 <= 0
 c1136: _and582 - bin_sc_1_vx_31 <= 0
 c1137: _and582 - bin_sc_1_vx_31 - bin_sc_1_edg_48 >= -1
 cons_edge_var_downstream_vertex_var_1_48:
                                           bin_edge_var_downstream_vertex_var_product_1_48
                                           - _and582 = 0
 c1139: _and583 - bin_sc_1_edg_49 <= 0
 c1140: _and583 - bin_sc_1_vx_36 <= 0
 c1141: _and583 - bin_sc_1_vx_36 - bin_sc_1_edg_49 >= -1
 cons_edge_var_downstream_vertex_var_1_49:
                                           bin_edge_var_downstream_vertex_var_product_1_49
                                           - _and583 = 0
 c1143: _and584 - bin_sc_1_edg_50 <= 0
 c1144: _and584 - bin_sc_1_vx_33 <= 0
 c1145: _and584 - bin_sc_1_vx_33 - bin_sc_1_edg_50 >= -1
 cons_edge_var_downstream_vertex_var_1_50:
                                           bin_edge_var_downstream_vertex_var_product_1_50
                                           - _and584 = 0
 c1147: _and585 - bin_sc_1_edg_51 <= 0
 c1148: _and585 - bin_sc_1_vx_36 <= 0
 c1149: _and585 - bin_sc_1_vx_36 - bin_sc_1_edg_51 >= -1
 cons_edge_var_downstream_vertex_var_1_51:
                                           bin_edge_var_downstream_vertex_var_product_1_51
                                           - _and585 = 0
 c1151: _and586 - bin_sc_1_edg_52 <= 0
 c1152: _and586 - bin_sc_1_vx_34 <= 0
 c1153: _and586 - bin_sc_1_vx_34 - bin_sc_1_edg_52 >= -1
 cons_edge_var_downstream_vertex_var_1_52:
                                           bin_edge_var_downstream_vertex_var_product_1_52
                                           - _and586 = 0
 c1155: _and587 - bin_sc_1_edg_53 <= 0
 c1156: _and587 - bin_sc_1_vx_37 <= 0
 c1157: _and587 - bin_sc_1_vx_37 - bin_sc_1_edg_53 >= -1
 cons_edge_var_downstream_vertex_var_1_53:
                                           bin_edge_var_downstream_vertex_var_product_1_53
                                           - _and587 = 0
 c1159: _and588 - bin_sc_1_edg_54 <= 0
 c1160: _and588 - bin_sc_1_vx_35 <= 0
 c1161: _and588 - bin_sc_1_vx_35 - bin_sc_1_edg_54 >= -1
 cons_edge_var_downstream_vertex_var_1_54:
                                           bin_edge_var_downstream_vertex_var_product_1_54
                                           - _and588 = 0
 c1163: _and589 - bin_sc_1_edg_55 <= 0
 c1164: _and589 - bin_sc_1_vx_37 <= 0
 c1165: _and589 - bin_sc_1_vx_37 - bin_sc_1_edg_55 >= -1
 cons_edge_var_downstream_vertex_var_1_55:
                                           bin_edge_var_downstream_vertex_var_product_1_55
                                           - _and589 = 0
 cons_subcircuit_rho_qubits_1: rho_1
                               - bin_edge_var_downstream_vertex_var_product_1_0
                               - bin_edge_var_downstream_vertex_var_product_1_1
                               - bin_edge_var_downstream_vertex_var_product_1_2
                               - bin_edge_var_downstream_vertex_var_product_1_3
                               - bin_edge_var_downstream_vertex_var_product_1_4
                               - bin_edge_var_downstream_vertex_var_product_1_5
                               - bin_edge_var_downstream_vertex_var_product_1_6
                               - bin_edge_var_downstream_vertex_var_product_1_7
                               - bin_edge_var_downstream_vertex_var_product_1_8
                               - bin_edge_var_downstream_vertex_var_product_1_9
                               - bin_edge_var_downstream_vertex_var_product_1_10
                               - bin_edge_var_downstream_vertex_var_product_1_11
                               - bin_edge_var_downstream_vertex_var_product_1_12
                               - bin_edge_var_downstream_vertex_var_product_1_13
                               - bin_edge_var_downstream_vertex_var_product_1_14
                               - bin_edge_var_downstream_vertex_var_product_1_15
                               - bin_edge_var_downstream_vertex_var_product_1_16
                               - bin_edge_var_downstream_vertex_var_product_1_17
                               - bin_edge_var_downstream_vertex_var_product_1_18
                               - bin_edge_var_downstream_vertex_var_product_1_19
                               - bin_edge_var_downstream_vertex_var_product_1_20
                               - bin_edge_var_downstream_vertex_var_product_1_21
                               - bin_edge_var_downstream_vertex_var_product_1_22
                               - bin_edge_var_downstream_vertex_var_product_1_23
                               - bin_edge_var_downstream_vertex_var_product_1_24
                               - bin_edge_var_downstream_vertex_var_product_1_25
                               - bin_edge_var_downstream_vertex_var_product_1_26
                               - bin_edge_var_downstream_vertex_var_product_1_27
                               - bin_edge_var_downstream_vertex_var_product_1_28
                               - bin_edge_var_downstream_vertex_var_product_1_29
                               - bin_edge_var_downstream_vertex_var_product_1_30
                               - bin_edge_var_downstream_vertex_var_product_1_31
                               - bin_edge_var_downstream_vertex_var_product_1_32
                               - bin_edge_var_downstream_vertex_var_product_1_33
                               - bin_edge_var_downstream_vertex_var_product_1_34
                               - bin_edge_var_downstream_vertex_var_product_1_35
                               - bin_edge_var_downstream_vertex_var_product_1_36
                               - bin_edge_var_downstream_vertex_var_product_1_37
                               - bin_edge_var_downstream_vertex_var_product_1_38
                               - bin_edge_var_downstream_vertex_var_product_1_39
                               - bin_edge_var_downstream_vertex_var_product_1_40
                               - bin_edge_var_downstream_vertex_var_product_1_41
                               - bin_edge_var_downstream_vertex_var_product_1_42
                               - bin_edge_var_downstream_vertex_var_product_1_43
                               - bin_edge_var_downstream_vertex_var_product_1_44
                               - bin_edge_var_downstream_vertex_var_product_1_45
                               - bin_edge_var_downstream_vertex_var_product_1_46
                               - bin_edge_var_downstream_vertex_var_product_1_47
                               - bin_edge_var_downstream_vertex_var_product_1_48
                               - bin_edge_var_downstream_vertex_var_product_1_49
                               - bin_edge_var_downstream_vertex_var_product_1_50
                               - bin_edge_var_downstream_vertex_var_product_1_51
                               - bin_edge_var_downstream_vertex_var_product_1_52
                               - bin_edge_var_downstream_vertex_var_product_1_53
                               - bin_edge_var_downstream_vertex_var_product_1_54
                               - bin_edge_var_downstream_vertex_var_product_1_55
                                = 0
 c1168: _and590 - bin_sc_1_edg_0 <= 0
 c1169: _and590 - bin_sc_1_vx_0 <= 0
 c1170: _and590 - bin_sc_1_vx_0 - bin_sc_1_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_1_0:
                                        bin_edge_var_upstream_vertex_var_product_1_0
                                        - _and590 = 0
 c1172: _and591 - bin_sc_1_edg_1 <= 0
 c1173: _and591 - bin_sc_1_vx_0 <= 0
 c1174: _and591 - bin_sc_1_vx_0 - bin_sc_1_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_1_1:
                                        bin_edge_var_upstream_vertex_var_product_1_1
                                        - _and591 = 0
 c1176: _and592 - bin_sc_1_edg_2 <= 0
 c1177: _and592 - bin_sc_1_vx_1 <= 0
 c1178: _and592 - bin_sc_1_vx_1 - bin_sc_1_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_1_2:
                                        bin_edge_var_upstream_vertex_var_product_1_2
                                        - _and592 = 0
 c1180: _and593 - bin_sc_1_edg_3 <= 0
 c1181: _and593 - bin_sc_1_vx_1 <= 0
 c1182: _and593 - bin_sc_1_vx_1 - bin_sc_1_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_1_3:
                                        bin_edge_var_upstream_vertex_var_product_1_3
                                        - _and593 = 0
 c1184: _and594 - bin_sc_1_edg_4 <= 0
 c1185: _and594 - bin_sc_1_vx_2 <= 0
 c1186: _and594 - bin_sc_1_vx_2 - bin_sc_1_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_1_4:
                                        bin_edge_var_upstream_vertex_var_product_1_4
                                        - _and594 = 0
 c1188: _and595 - bin_sc_1_edg_5 <= 0
 c1189: _and595 - bin_sc_1_vx_2 <= 0
 c1190: _and595 - bin_sc_1_vx_2 - bin_sc_1_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_1_5:
                                        bin_edge_var_upstream_vertex_var_product_1_5
                                        - _and595 = 0
 c1192: _and596 - bin_sc_1_edg_6 <= 0
 c1193: _and596 - bin_sc_1_vx_3 <= 0
 c1194: _and596 - bin_sc_1_vx_3 - bin_sc_1_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_1_6:
                                        bin_edge_var_upstream_vertex_var_product_1_6
                                        - _and596 = 0
 c1196: _and597 - bin_sc_1_edg_7 <= 0
 c1197: _and597 - bin_sc_1_vx_4 <= 0
 c1198: _and597 - bin_sc_1_vx_4 - bin_sc_1_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_1_7:
                                        bin_edge_var_upstream_vertex_var_product_1_7
                                        - _and597 = 0
 c1200: _and598 - bin_sc_1_edg_8 <= 0
 c1201: _and598 - bin_sc_1_vx_4 <= 0
 c1202: _and598 - bin_sc_1_vx_4 - bin_sc_1_edg_8 >= -1
 cons_edge_var_upstream_vertex_var_1_8:
                                        bin_edge_var_upstream_vertex_var_product_1_8
                                        - _and598 = 0
 c1204: _and599 - bin_sc_1_edg_9 <= 0
 c1205: _and599 - bin_sc_1_vx_5 <= 0
 c1206: _and599 - bin_sc_1_vx_5 - bin_sc_1_edg_9 >= -1
 cons_edge_var_upstream_vertex_var_1_9:
                                        bin_edge_var_upstream_vertex_var_product_1_9
                                        - _and599 = 0
 c1208: _and600 - bin_sc_1_edg_10 <= 0
 c1209: _and600 - bin_sc_1_vx_5 <= 0
 c1210: _and600 - bin_sc_1_vx_5 - bin_sc_1_edg_10 >= -1
 cons_edge_var_upstream_vertex_var_1_10:
                                         bin_edge_var_upstream_vertex_var_product_1_10
                                         - _and600 = 0
 c1212: _and601 - bin_sc_1_edg_11 <= 0
 c1213: _and601 - bin_sc_1_vx_6 <= 0
 c1214: _and601 - bin_sc_1_vx_6 - bin_sc_1_edg_11 >= -1
 cons_edge_var_upstream_vertex_var_1_11:
                                         bin_edge_var_upstream_vertex_var_product_1_11
                                         - _and601 = 0
 c1216: _and602 - bin_sc_1_edg_12 <= 0
 c1217: _and602 - bin_sc_1_vx_6 <= 0
 c1218: _and602 - bin_sc_1_vx_6 - bin_sc_1_edg_12 >= -1
 cons_edge_var_upstream_vertex_var_1_12:
                                         bin_edge_var_upstream_vertex_var_product_1_12
                                         - _and602 = 0
 c1220: _and603 - bin_sc_1_edg_13 <= 0
 c1221: _and603 - bin_sc_1_vx_8 <= 0
 c1222: _and603 - bin_sc_1_vx_8 - bin_sc_1_edg_13 >= -1
 cons_edge_var_upstream_vertex_var_1_13:
                                         bin_edge_var_upstream_vertex_var_product_1_13
                                         - _and603 = 0
 c1224: _and604 - bin_sc_1_edg_14 <= 0
 c1225: _and604 - bin_sc_1_vx_8 <= 0
 c1226: _and604 - bin_sc_1_vx_8 - bin_sc_1_edg_14 >= -1
 cons_edge_var_upstream_vertex_var_1_14:
                                         bin_edge_var_upstream_vertex_var_product_1_14
                                         - _and604 = 0
 c1228: _and605 - bin_sc_1_edg_15 <= 0
 c1229: _and605 - bin_sc_1_vx_9 <= 0
 c1230: _and605 - bin_sc_1_vx_9 - bin_sc_1_edg_15 >= -1
 cons_edge_var_upstream_vertex_var_1_15:
                                         bin_edge_var_upstream_vertex_var_product_1_15
                                         - _and605 = 0
 c1232: _and606 - bin_sc_1_edg_16 <= 0
 c1233: _and606 - bin_sc_1_vx_9 <= 0
 c1234: _and606 - bin_sc_1_vx_9 - bin_sc_1_edg_16 >= -1
 cons_edge_var_upstream_vertex_var_1_16:
                                         bin_edge_var_upstream_vertex_var_product_1_16
                                         - _and606 = 0
 c1236: _and607 - bin_sc_1_edg_17 <= 0
 c1237: _and607 - bin_sc_1_vx_10 <= 0
 c1238: _and607 - bin_sc_1_vx_10 - bin_sc_1_edg_17 >= -1
 cons_edge_var_upstream_vertex_var_1_17:
                                         bin_edge_var_upstream_vertex_var_product_1_17
                                         - _and607 = 0
 c1240: _and608 - bin_sc_1_edg_18 <= 0
 c1241: _and608 - bin_sc_1_vx_10 <= 0
 c1242: _and608 - bin_sc_1_vx_10 - bin_sc_1_edg_18 >= -1
 cons_edge_var_upstream_vertex_var_1_18:
                                         bin_edge_var_upstream_vertex_var_product_1_18
                                         - _and608 = 0
 c1244: _and609 - bin_sc_1_edg_19 <= 0
 c1245: _and609 - bin_sc_1_vx_12 <= 0
 c1246: _and609 - bin_sc_1_vx_12 - bin_sc_1_edg_19 >= -1
 cons_edge_var_upstream_vertex_var_1_19:
                                         bin_edge_var_upstream_vertex_var_product_1_19
                                         - _and609 = 0
 c1248: _and610 - bin_sc_1_edg_20 <= 0
 c1249: _and610 - bin_sc_1_vx_12 <= 0
 c1250: _and610 - bin_sc_1_vx_12 - bin_sc_1_edg_20 >= -1
 cons_edge_var_upstream_vertex_var_1_20:
                                         bin_edge_var_upstream_vertex_var_product_1_20
                                         - _and610 = 0
 c1252: _and611 - bin_sc_1_edg_21 <= 0
 c1253: _and611 - bin_sc_1_vx_13 <= 0
 c1254: _and611 - bin_sc_1_vx_13 - bin_sc_1_edg_21 >= -1
 cons_edge_var_upstream_vertex_var_1_21:
                                         bin_edge_var_upstream_vertex_var_product_1_21
                                         - _and611 = 0
 c1256: _and612 - bin_sc_1_edg_22 <= 0
 c1257: _and612 - bin_sc_1_vx_13 <= 0
 c1258: _and612 - bin_sc_1_vx_13 - bin_sc_1_edg_22 >= -1
 cons_edge_var_upstream_vertex_var_1_22:
                                         bin_edge_var_upstream_vertex_var_product_1_22
                                         - _and612 = 0
 c1260: _and613 - bin_sc_1_edg_23 <= 0
 c1261: _and613 - bin_sc_1_vx_14 <= 0
 c1262: _and613 - bin_sc_1_vx_14 - bin_sc_1_edg_23 >= -1
 cons_edge_var_upstream_vertex_var_1_23:
                                         bin_edge_var_upstream_vertex_var_product_1_23
                                         - _and613 = 0
 c1264: _and614 - bin_sc_1_edg_24 <= 0
 c1265: _and614 - bin_sc_1_vx_14 <= 0
 c1266: _and614 - bin_sc_1_vx_14 - bin_sc_1_edg_24 >= -1
 cons_edge_var_upstream_vertex_var_1_24:
                                         bin_edge_var_upstream_vertex_var_product_1_24
                                         - _and614 = 0
 c1268: _and615 - bin_sc_1_edg_25 <= 0
 c1269: _and615 - bin_sc_1_vx_16 <= 0
 c1270: _and615 - bin_sc_1_vx_16 - bin_sc_1_edg_25 >= -1
 cons_edge_var_upstream_vertex_var_1_25:
                                         bin_edge_var_upstream_vertex_var_product_1_25
                                         - _and615 = 0
 c1272: _and616 - bin_sc_1_edg_26 <= 0
 c1273: _and616 - bin_sc_1_vx_16 <= 0
 c1274: _and616 - bin_sc_1_vx_16 - bin_sc_1_edg_26 >= -1
 cons_edge_var_upstream_vertex_var_1_26:
                                         bin_edge_var_upstream_vertex_var_product_1_26
                                         - _and616 = 0
 c1276: _and617 - bin_sc_1_edg_27 <= 0
 c1277: _and617 - bin_sc_1_vx_17 <= 0
 c1278: _and617 - bin_sc_1_vx_17 - bin_sc_1_edg_27 >= -1
 cons_edge_var_upstream_vertex_var_1_27:
                                         bin_edge_var_upstream_vertex_var_product_1_27
                                         - _and617 = 0
 c1280: _and618 - bin_sc_1_edg_28 <= 0
 c1281: _and618 - bin_sc_1_vx_17 <= 0
 c1282: _and618 - bin_sc_1_vx_17 - bin_sc_1_edg_28 >= -1
 cons_edge_var_upstream_vertex_var_1_28:
                                         bin_edge_var_upstream_vertex_var_product_1_28
                                         - _and618 = 0
 c1284: _and619 - bin_sc_1_edg_29 <= 0
 c1285: _and619 - bin_sc_1_vx_18 <= 0
 c1286: _and619 - bin_sc_1_vx_18 - bin_sc_1_edg_29 >= -1
 cons_edge_var_upstream_vertex_var_1_29:
                                         bin_edge_var_upstream_vertex_var_product_1_29
                                         - _and619 = 0
 c1288: _and620 - bin_sc_1_edg_30 <= 0
 c1289: _and620 - bin_sc_1_vx_18 <= 0
 c1290: _and620 - bin_sc_1_vx_18 - bin_sc_1_edg_30 >= -1
 cons_edge_var_upstream_vertex_var_1_30:
                                         bin_edge_var_upstream_vertex_var_product_1_30
                                         - _and620 = 0
 c1292: _and621 - bin_sc_1_edg_31 <= 0
 c1293: _and621 - bin_sc_1_vx_20 <= 0
 c1294: _and621 - bin_sc_1_vx_20 - bin_sc_1_edg_31 >= -1
 cons_edge_var_upstream_vertex_var_1_31:
                                         bin_edge_var_upstream_vertex_var_product_1_31
                                         - _and621 = 0
 c1296: _and622 - bin_sc_1_edg_32 <= 0
 c1297: _and622 - bin_sc_1_vx_20 <= 0
 c1298: _and622 - bin_sc_1_vx_20 - bin_sc_1_edg_32 >= -1
 cons_edge_var_upstream_vertex_var_1_32:
                                         bin_edge_var_upstream_vertex_var_product_1_32
                                         - _and622 = 0
 c1300: _and623 - bin_sc_1_edg_33 <= 0
 c1301: _and623 - bin_sc_1_vx_21 <= 0
 c1302: _and623 - bin_sc_1_vx_21 - bin_sc_1_edg_33 >= -1
 cons_edge_var_upstream_vertex_var_1_33:
                                         bin_edge_var_upstream_vertex_var_product_1_33
                                         - _and623 = 0
 c1304: _and624 - bin_sc_1_edg_34 <= 0
 c1305: _and624 - bin_sc_1_vx_21 <= 0
 c1306: _and624 - bin_sc_1_vx_21 - bin_sc_1_edg_34 >= -1
 cons_edge_var_upstream_vertex_var_1_34:
                                         bin_edge_var_upstream_vertex_var_product_1_34
                                         - _and624 = 0
 c1308: _and625 - bin_sc_1_edg_35 <= 0
 c1309: _and625 - bin_sc_1_vx_22 <= 0
 c1310: _and625 - bin_sc_1_vx_22 - bin_sc_1_edg_35 >= -1
 cons_edge_var_upstream_vertex_var_1_35:
                                         bin_edge_var_upstream_vertex_var_product_1_35
                                         - _and625 = 0
 c1312: _and626 - bin_sc_1_edg_36 <= 0
 c1313: _and626 - bin_sc_1_vx_22 <= 0
 c1314: _and626 - bin_sc_1_vx_22 - bin_sc_1_edg_36 >= -1
 cons_edge_var_upstream_vertex_var_1_36:
                                         bin_edge_var_upstream_vertex_var_product_1_36
                                         - _and626 = 0
 c1316: _and627 - bin_sc_1_edg_37 <= 0
 c1317: _and627 - bin_sc_1_vx_24 <= 0
 c1318: _and627 - bin_sc_1_vx_24 - bin_sc_1_edg_37 >= -1
 cons_edge_var_upstream_vertex_var_1_37:
                                         bin_edge_var_upstream_vertex_var_product_1_37
                                         - _and627 = 0
 c1320: _and628 - bin_sc_1_edg_38 <= 0
 c1321: _and628 - bin_sc_1_vx_24 <= 0
 c1322: _and628 - bin_sc_1_vx_24 - bin_sc_1_edg_38 >= -1
 cons_edge_var_upstream_vertex_var_1_38:
                                         bin_edge_var_upstream_vertex_var_product_1_38
                                         - _and628 = 0
 c1324: _and629 - bin_sc_1_edg_39 <= 0
 c1325: _and629 - bin_sc_1_vx_25 <= 0
 c1326: _and629 - bin_sc_1_vx_25 - bin_sc_1_edg_39 >= -1
 cons_edge_var_upstream_vertex_var_1_39:
                                         bin_edge_var_upstream_vertex_var_product_1_39
                                         - _and629 = 0
 c1328: _and630 - bin_sc_1_edg_40 <= 0
 c1329: _and630 - bin_sc_1_vx_25 <= 0
 c1330: _and630 - bin_sc_1_vx_25 - bin_sc_1_edg_40 >= -1
 cons_edge_var_upstream_vertex_var_1_40:
                                         bin_edge_var_upstream_vertex_var_product_1_40
                                         - _and630 = 0
 c1332: _and631 - bin_sc_1_edg_41 <= 0
 c1333: _and631 - bin_sc_1_vx_26 <= 0
 c1334: _and631 - bin_sc_1_vx_26 - bin_sc_1_edg_41 >= -1
 cons_edge_var_upstream_vertex_var_1_41:
                                         bin_edge_var_upstream_vertex_var_product_1_41
                                         - _and631 = 0
 c1336: _and632 - bin_sc_1_edg_42 <= 0
 c1337: _and632 - bin_sc_1_vx_26 <= 0
 c1338: _and632 - bin_sc_1_vx_26 - bin_sc_1_edg_42 >= -1
 cons_edge_var_upstream_vertex_var_1_42:
                                         bin_edge_var_upstream_vertex_var_product_1_42
                                         - _and632 = 0
 c1340: _and633 - bin_sc_1_edg_43 <= 0
 c1341: _and633 - bin_sc_1_vx_28 <= 0
 c1342: _and633 - bin_sc_1_vx_28 - bin_sc_1_edg_43 >= -1
 cons_edge_var_upstream_vertex_var_1_43:
                                         bin_edge_var_upstream_vertex_var_product_1_43
                                         - _and633 = 0
 c1344: _and634 - bin_sc_1_edg_44 <= 0
 c1345: _and634 - bin_sc_1_vx_28 <= 0
 c1346: _and634 - bin_sc_1_vx_28 - bin_sc_1_edg_44 >= -1
 cons_edge_var_upstream_vertex_var_1_44:
                                         bin_edge_var_upstream_vertex_var_product_1_44
                                         - _and634 = 0
 c1348: _and635 - bin_sc_1_edg_45 <= 0
 c1349: _and635 - bin_sc_1_vx_29 <= 0
 c1350: _and635 - bin_sc_1_vx_29 - bin_sc_1_edg_45 >= -1
 cons_edge_var_upstream_vertex_var_1_45:
                                         bin_edge_var_upstream_vertex_var_product_1_45
                                         - _and635 = 0
 c1352: _and636 - bin_sc_1_edg_46 <= 0
 c1353: _and636 - bin_sc_1_vx_29 <= 0
 c1354: _and636 - bin_sc_1_vx_29 - bin_sc_1_edg_46 >= -1
 cons_edge_var_upstream_vertex_var_1_46:
                                         bin_edge_var_upstream_vertex_var_product_1_46
                                         - _and636 = 0
 c1356: _and637 - bin_sc_1_edg_47 <= 0
 c1357: _and637 - bin_sc_1_vx_30 <= 0
 c1358: _and637 - bin_sc_1_vx_30 - bin_sc_1_edg_47 >= -1
 cons_edge_var_upstream_vertex_var_1_47:
                                         bin_edge_var_upstream_vertex_var_product_1_47
                                         - _and637 = 0
 c1360: _and638 - bin_sc_1_edg_48 <= 0
 c1361: _and638 - bin_sc_1_vx_30 <= 0
 c1362: _and638 - bin_sc_1_vx_30 - bin_sc_1_edg_48 >= -1
 cons_edge_var_upstream_vertex_var_1_48:
                                         bin_edge_var_upstream_vertex_var_product_1_48
                                         - _and638 = 0
 c1364: _and639 - bin_sc_1_edg_49 <= 0
 c1365: _and639 - bin_sc_1_vx_32 <= 0
 c1366: _and639 - bin_sc_1_vx_32 - bin_sc_1_edg_49 >= -1
 cons_edge_var_upstream_vertex_var_1_49:
                                         bin_edge_var_upstream_vertex_var_product_1_49
                                         - _and639 = 0
 c1368: _and640 - bin_sc_1_edg_50 <= 0
 c1369: _and640 - bin_sc_1_vx_32 <= 0
 c1370: _and640 - bin_sc_1_vx_32 - bin_sc_1_edg_50 >= -1
 cons_edge_var_upstream_vertex_var_1_50:
                                         bin_edge_var_upstream_vertex_var_product_1_50
                                         - _and640 = 0
 c1372: _and641 - bin_sc_1_edg_51 <= 0
 c1373: _and641 - bin_sc_1_vx_33 <= 0
 c1374: _and641 - bin_sc_1_vx_33 - bin_sc_1_edg_51 >= -1
 cons_edge_var_upstream_vertex_var_1_51:
                                         bin_edge_var_upstream_vertex_var_product_1_51
                                         - _and641 = 0
 c1376: _and642 - bin_sc_1_edg_52 <= 0
 c1377: _and642 - bin_sc_1_vx_33 <= 0
 c1378: _and642 - bin_sc_1_vx_33 - bin_sc_1_edg_52 >= -1
 cons_edge_var_upstream_vertex_var_1_52:
                                         bin_edge_var_upstream_vertex_var_product_1_52
                                         - _and642 = 0
 c1380: _and643 - bin_sc_1_edg_53 <= 0
 c1381: _and643 - bin_sc_1_vx_34 <= 0
 c1382: _and643 - bin_sc_1_vx_34 - bin_sc_1_edg_53 >= -1
 cons_edge_var_upstream_vertex_var_1_53:
                                         bin_edge_var_upstream_vertex_var_product_1_53
                                         - _and643 = 0
 c1384: _and644 - bin_sc_1_edg_54 <= 0
 c1385: _and644 - bin_sc_1_vx_34 <= 0
 c1386: _and644 - bin_sc_1_vx_34 - bin_sc_1_edg_54 >= -1
 cons_edge_var_upstream_vertex_var_1_54:
                                         bin_edge_var_upstream_vertex_var_product_1_54
                                         - _and644 = 0
 c1388: _and645 - bin_sc_1_edg_55 <= 0
 c1389: _and645 - bin_sc_1_vx_36 <= 0
 c1390: _and645 - bin_sc_1_vx_36 - bin_sc_1_edg_55 >= -1
 cons_edge_var_upstream_vertex_var_1_55:
                                         bin_edge_var_upstream_vertex_var_product_1_55
                                         - _and645 = 0
 cons_subcircuit_O_qubits_1: O_1 - bin_edge_var_upstream_vertex_var_product_1_0
                             - bin_edge_var_upstream_vertex_var_product_1_1
                             - bin_edge_var_upstream_vertex_var_product_1_2
                             - bin_edge_var_upstream_vertex_var_product_1_3
                             - bin_edge_var_upstream_vertex_var_product_1_4
                             - bin_edge_var_upstream_vertex_var_product_1_5
                             - bin_edge_var_upstream_vertex_var_product_1_6
                             - bin_edge_var_upstream_vertex_var_product_1_7
                             - bin_edge_var_upstream_vertex_var_product_1_8
                             - bin_edge_var_upstream_vertex_var_product_1_9
                             - bin_edge_var_upstream_vertex_var_product_1_10
                             - bin_edge_var_upstream_vertex_var_product_1_11
                             - bin_edge_var_upstream_vertex_var_product_1_12
                             - bin_edge_var_upstream_vertex_var_product_1_13
                             - bin_edge_var_upstream_vertex_var_product_1_14
                             - bin_edge_var_upstream_vertex_var_product_1_15
                             - bin_edge_var_upstream_vertex_var_product_1_16
                             - bin_edge_var_upstream_vertex_var_product_1_17
                             - bin_edge_var_upstream_vertex_var_product_1_18
                             - bin_edge_var_upstream_vertex_var_product_1_19
                             - bin_edge_var_upstream_vertex_var_product_1_20
                             - bin_edge_var_upstream_vertex_var_product_1_21
                             - bin_edge_var_upstream_vertex_var_product_1_22
                             - bin_edge_var_upstream_vertex_var_product_1_23
                             - bin_edge_var_upstream_vertex_var_product_1_24
                             - bin_edge_var_upstream_vertex_var_product_1_25
                             - bin_edge_var_upstream_vertex_var_product_1_26
                             - bin_edge_var_upstream_vertex_var_product_1_27
                             - bin_edge_var_upstream_vertex_var_product_1_28
                             - bin_edge_var_upstream_vertex_var_product_1_29
                             - bin_edge_var_upstream_vertex_var_product_1_30
                             - bin_edge_var_upstream_vertex_var_product_1_31
                             - bin_edge_var_upstream_vertex_var_product_1_32
                             - bin_edge_var_upstream_vertex_var_product_1_33
                             - bin_edge_var_upstream_vertex_var_product_1_34
                             - bin_edge_var_upstream_vertex_var_product_1_35
                             - bin_edge_var_upstream_vertex_var_product_1_36
                             - bin_edge_var_upstream_vertex_var_product_1_37
                             - bin_edge_var_upstream_vertex_var_product_1_38
                             - bin_edge_var_upstream_vertex_var_product_1_39
                             - bin_edge_var_upstream_vertex_var_product_1_40
                             - bin_edge_var_upstream_vertex_var_product_1_41
                             - bin_edge_var_upstream_vertex_var_product_1_42
                             - bin_edge_var_upstream_vertex_var_product_1_43
                             - bin_edge_var_upstream_vertex_var_product_1_44
                             - bin_edge_var_upstream_vertex_var_product_1_45
                             - bin_edge_var_upstream_vertex_var_product_1_46
                             - bin_edge_var_upstream_vertex_var_product_1_47
                             - bin_edge_var_upstream_vertex_var_product_1_48
                             - bin_edge_var_upstream_vertex_var_product_1_49
                             - bin_edge_var_upstream_vertex_var_product_1_50
                             - bin_edge_var_upstream_vertex_var_product_1_51
                             - bin_edge_var_upstream_vertex_var_product_1_52
                             - bin_edge_var_upstream_vertex_var_product_1_53
                             - bin_edge_var_upstream_vertex_var_product_1_54
                             - bin_edge_var_upstream_vertex_var_product_1_55 = 
                             0
 cons_subcircuit_d_qubits_1: - original_input_1 - rho_1 + d_1 = 0
 cons_build_cost_exponent_1: - 2 num_cuts + O_0 - d_0 + O_1 - d_1
                             + build_cost_exponent_1 = 0

Bounds
 0 <= bin_sc_0_vx_0 <= 1
 0 <= bin_sc_0_vx_1 <= 1
 0 <= bin_sc_0_vx_2 <= 1
 0 <= bin_sc_0_vx_3 <= 1
 0 <= bin_sc_0_vx_4 <= 1
 0 <= bin_sc_0_vx_5 <= 1
 0 <= bin_sc_0_vx_6 <= 1
 0 <= bin_sc_0_vx_7 <= 1
 0 <= bin_sc_0_vx_8 <= 1
 0 <= bin_sc_0_vx_9 <= 1
 0 <= bin_sc_0_vx_10 <= 1
 0 <= bin_sc_0_vx_11 <= 1
 0 <= bin_sc_0_vx_12 <= 1
 0 <= bin_sc_0_vx_13 <= 1
 0 <= bin_sc_0_vx_14 <= 1
 0 <= bin_sc_0_vx_15 <= 1
 0 <= bin_sc_0_vx_16 <= 1
 0 <= bin_sc_0_vx_17 <= 1
 0 <= bin_sc_0_vx_18 <= 1
 0 <= bin_sc_0_vx_19 <= 1
 0 <= bin_sc_0_vx_20 <= 1
 0 <= bin_sc_0_vx_21 <= 1
 0 <= bin_sc_0_vx_22 <= 1
 0 <= bin_sc_0_vx_23 <= 1
 0 <= bin_sc_0_vx_24 <= 1
 0 <= bin_sc_0_vx_25 <= 1
 0 <= bin_sc_0_vx_26 <= 1
 0 <= bin_sc_0_vx_27 <= 1
 0 <= bin_sc_0_vx_28 <= 1
 0 <= bin_sc_0_vx_29 <= 1
 0 <= bin_sc_0_vx_30 <= 1
 0 <= bin_sc_0_vx_31 <= 1
 0 <= bin_sc_0_vx_32 <= 1
 0 <= bin_sc_0_vx_33 <= 1
 0 <= bin_sc_0_vx_34 <= 1
 0 <= bin_sc_0_vx_35 <= 1
 0 <= bin_sc_0_vx_36 <= 1
 0 <= bin_sc_0_vx_37 <= 1
 0 <= bin_sc_1_vx_0 <= 1
 0 <= bin_sc_1_vx_1 <= 1
 0 <= bin_sc_1_vx_2 <= 1
 0 <= bin_sc_1_vx_3 <= 1
 0 <= bin_sc_1_vx_4 <= 1
 0 <= bin_sc_1_vx_5 <= 1
 0 <= bin_sc_1_vx_6 <= 1
 0 <= bin_sc_1_vx_7 <= 1
 0 <= bin_sc_1_vx_8 <= 1
 0 <= bin_sc_1_vx_9 <= 1
 0 <= bin_sc_1_vx_10 <= 1
 0 <= bin_sc_1_vx_11 <= 1
 0 <= bin_sc_1_vx_12 <= 1
 0 <= bin_sc_1_vx_13 <= 1
 0 <= bin_sc_1_vx_14 <= 1
 0 <= bin_sc_1_vx_15 <= 1
 0 <= bin_sc_1_vx_16 <= 1
 0 <= bin_sc_1_vx_17 <= 1
 0 <= bin_sc_1_vx_18 <= 1
 0 <= bin_sc_1_vx_19 <= 1
 0 <= bin_sc_1_vx_20 <= 1
 0 <= bin_sc_1_vx_21 <= 1
 0 <= bin_sc_1_vx_22 <= 1
 0 <= bin_sc_1_vx_23 <= 1
 0 <= bin_sc_1_vx_24 <= 1
 0 <= bin_sc_1_vx_25 <= 1
 0 <= bin_sc_1_vx_26 <= 1
 0 <= bin_sc_1_vx_27 <= 1
 0 <= bin_sc_1_vx_28 <= 1
 0 <= bin_sc_1_vx_29 <= 1
 0 <= bin_sc_1_vx_30 <= 1
 0 <= bin_sc_1_vx_31 <= 1
 0 <= bin_sc_1_vx_32 <= 1
 0 <= bin_sc_1_vx_33 <= 1
 0 <= bin_sc_1_vx_34 <= 1
 0 <= bin_sc_1_vx_35 <= 1
 0 <= bin_sc_1_vx_36 <= 1
 0 <= bin_sc_1_vx_37 <= 1
 0 <= bin_sc_0_edg_0 <= 1
 0 <= bin_sc_0_edg_1 <= 1
 0 <= bin_sc_0_edg_2 <= 1
 0 <= bin_sc_0_edg_3 <= 1
 0 <= bin_sc_0_edg_4 <= 1
 0 <= bin_sc_0_edg_5 <= 1
 0 <= bin_sc_0_edg_6 <= 1
 0 <= bin_sc_0_edg_7 <= 1
 0 <= bin_sc_0_edg_8 <= 1
 0 <= bin_sc_0_edg_9 <= 1
 0 <= bin_sc_0_edg_10 <= 1
 0 <= bin_sc_0_edg_11 <= 1
 0 <= bin_sc_0_edg_12 <= 1
 0 <= bin_sc_0_edg_13 <= 1
 0 <= bin_sc_0_edg_14 <= 1
 0 <= bin_sc_0_edg_15 <= 1
 0 <= bin_sc_0_edg_16 <= 1
 0 <= bin_sc_0_edg_17 <= 1
 0 <= bin_sc_0_edg_18 <= 1
 0 <= bin_sc_0_edg_19 <= 1
 0 <= bin_sc_0_edg_20 <= 1
 0 <= bin_sc_0_edg_21 <= 1
 0 <= bin_sc_0_edg_22 <= 1
 0 <= bin_sc_0_edg_23 <= 1
 0 <= bin_sc_0_edg_24 <= 1
 0 <= bin_sc_0_edg_25 <= 1
 0 <= bin_sc_0_edg_26 <= 1
 0 <= bin_sc_0_edg_27 <= 1
 0 <= bin_sc_0_edg_28 <= 1
 0 <= bin_sc_0_edg_29 <= 1
 0 <= bin_sc_0_edg_30 <= 1
 0 <= bin_sc_0_edg_31 <= 1
 0 <= bin_sc_0_edg_32 <= 1
 0 <= bin_sc_0_edg_33 <= 1
 0 <= bin_sc_0_edg_34 <= 1
 0 <= bin_sc_0_edg_35 <= 1
 0 <= bin_sc_0_edg_36 <= 1
 0 <= bin_sc_0_edg_37 <= 1
 0 <= bin_sc_0_edg_38 <= 1
 0 <= bin_sc_0_edg_39 <= 1
 0 <= bin_sc_0_edg_40 <= 1
 0 <= bin_sc_0_edg_41 <= 1
 0 <= bin_sc_0_edg_42 <= 1
 0 <= bin_sc_0_edg_43 <= 1
 0 <= bin_sc_0_edg_44 <= 1
 0 <= bin_sc_0_edg_45 <= 1
 0 <= bin_sc_0_edg_46 <= 1
 0 <= bin_sc_0_edg_47 <= 1
 0 <= bin_sc_0_edg_48 <= 1
 0 <= bin_sc_0_edg_49 <= 1
 0 <= bin_sc_0_edg_50 <= 1
 0 <= bin_sc_0_edg_51 <= 1
 0 <= bin_sc_0_edg_52 <= 1
 0 <= bin_sc_0_edg_53 <= 1
 0 <= bin_sc_0_edg_54 <= 1
 0 <= bin_sc_0_edg_55 <= 1
 0 <= bin_sc_1_edg_0 <= 1
 0 <= bin_sc_1_edg_1 <= 1
 0 <= bin_sc_1_edg_2 <= 1
 0 <= bin_sc_1_edg_3 <= 1
 0 <= bin_sc_1_edg_4 <= 1
 0 <= bin_sc_1_edg_5 <= 1
 0 <= bin_sc_1_edg_6 <= 1
 0 <= bin_sc_1_edg_7 <= 1
 0 <= bin_sc_1_edg_8 <= 1
 0 <= bin_sc_1_edg_9 <= 1
 0 <= bin_sc_1_edg_10 <= 1
 0 <= bin_sc_1_edg_11 <= 1
 0 <= bin_sc_1_edg_12 <= 1
 0 <= bin_sc_1_edg_13 <= 1
 0 <= bin_sc_1_edg_14 <= 1
 0 <= bin_sc_1_edg_15 <= 1
 0 <= bin_sc_1_edg_16 <= 1
 0 <= bin_sc_1_edg_17 <= 1
 0 <= bin_sc_1_edg_18 <= 1
 0 <= bin_sc_1_edg_19 <= 1
 0 <= bin_sc_1_edg_20 <= 1
 0 <= bin_sc_1_edg_21 <= 1
 0 <= bin_sc_1_edg_22 <= 1
 0 <= bin_sc_1_edg_23 <= 1
 0 <= bin_sc_1_edg_24 <= 1
 0 <= bin_sc_1_edg_25 <= 1
 0 <= bin_sc_1_edg_26 <= 1
 0 <= bin_sc_1_edg_27 <= 1
 0 <= bin_sc_1_edg_28 <= 1
 0 <= bin_sc_1_edg_29 <= 1
 0 <= bin_sc_1_edg_30 <= 1
 0 <= bin_sc_1_edg_31 <= 1
 0 <= bin_sc_1_edg_32 <= 1
 0 <= bin_sc_1_edg_33 <= 1
 0 <= bin_sc_1_edg_34 <= 1
 0 <= bin_sc_1_edg_35 <= 1
 0 <= bin_sc_1_edg_36 <= 1
 0 <= bin_sc_1_edg_37 <= 1
 0 <= bin_sc_1_edg_38 <= 1
 0 <= bin_sc_1_edg_39 <= 1
 0 <= bin_sc_1_edg_40 <= 1
 0 <= bin_sc_1_edg_41 <= 1
 0 <= bin_sc_1_edg_42 <= 1
 0 <= bin_sc_1_edg_43 <= 1
 0 <= bin_sc_1_edg_44 <= 1
 0 <= bin_sc_1_edg_45 <= 1
 0 <= bin_sc_1_edg_46 <= 1
 0 <= bin_sc_1_edg_47 <= 1
 0 <= bin_sc_1_edg_48 <= 1
 0 <= bin_sc_1_edg_49 <= 1
 0 <= bin_sc_1_edg_50 <= 1
 0 <= bin_sc_1_edg_51 <= 1
 0 <= bin_sc_1_edg_52 <= 1
 0 <= bin_sc_1_edg_53 <= 1
 0 <= bin_sc_1_edg_54 <= 1
 0 <= bin_sc_1_edg_55 <= 1
       num_cuts <= 3.100000000000
       original_input_0 <= 12
       rho_0 <= 12
       O_0 <= 12
 0.100000000000 <= d_0 <= 12
 0 <= bin_edge_var_downstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_7 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_8 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_8 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_9 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_9 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_10 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_10 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_11 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_11 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_12 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_12 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_13 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_13 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_14 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_14 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_15 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_15 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_16 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_16 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_17 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_17 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_18 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_18 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_19 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_19 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_20 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_20 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_21 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_21 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_22 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_22 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_23 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_23 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_24 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_24 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_25 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_25 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_26 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_26 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_27 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_27 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_28 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_28 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_29 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_29 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_30 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_30 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_31 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_31 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_32 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_32 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_33 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_33 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_34 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_34 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_35 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_35 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_36 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_36 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_37 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_37 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_38 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_38 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_39 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_39 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_40 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_40 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_41 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_41 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_42 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_42 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_43 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_43 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_44 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_44 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_45 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_45 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_46 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_46 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_47 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_47 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_48 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_48 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_49 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_49 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_50 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_50 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_51 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_51 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_52 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_52 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_53 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_53 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_54 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_54 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_55 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_55 <= 1
       original_input_1 <= 12
       rho_1 <= 12
       O_1 <= 12
 0.100000000000 <= d_1 <= 12
 0 <= bin_edge_var_downstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_7 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_8 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_8 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_9 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_9 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_10 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_10 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_11 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_11 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_12 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_12 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_13 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_13 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_14 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_14 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_15 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_15 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_16 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_16 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_17 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_17 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_18 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_18 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_19 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_19 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_20 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_20 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_21 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_21 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_22 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_22 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_23 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_23 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_24 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_24 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_25 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_25 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_26 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_26 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_27 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_27 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_28 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_28 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_29 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_29 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_30 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_30 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_31 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_31 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_32 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_32 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_33 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_33 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_34 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_34 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_35 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_35 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_36 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_36 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_37 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_37 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_38 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_38 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_39 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_39 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_40 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_40 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_41 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_41 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_42 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_42 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_43 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_43 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_44 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_44 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_45 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_45 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_46 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_46 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_47 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_47 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_48 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_48 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_49 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_49 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_50 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_50 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_51 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_51 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_52 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_52 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_53 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_53 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_54 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_54 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_55 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_55 <= 1
       build_cost_exponent_1 <= 27
 0 <= _and422 <= 1
 0 <= _and423 <= 1
 0 <= _and424 <= 1
 0 <= _and425 <= 1
 0 <= _and426 <= 1
 0 <= _and427 <= 1
 0 <= _and428 <= 1
 0 <= _and429 <= 1
 0 <= _and430 <= 1
 0 <= _and431 <= 1
 0 <= _and432 <= 1
 0 <= _and433 <= 1
 0 <= _and434 <= 1
 0 <= _and435 <= 1
 0 <= _and436 <= 1
 0 <= _and437 <= 1
 0 <= _and438 <= 1
 0 <= _and439 <= 1
 0 <= _and440 <= 1
 0 <= _and441 <= 1
 0 <= _and442 <= 1
 0 <= _and443 <= 1
 0 <= _and444 <= 1
 0 <= _and445 <= 1
 0 <= _and446 <= 1
 0 <= _and447 <= 1
 0 <= _and448 <= 1
 0 <= _and449 <= 1
 0 <= _and450 <= 1
 0 <= _and451 <= 1
 0 <= _and452 <= 1
 0 <= _and453 <= 1
 0 <= _and454 <= 1
 0 <= _and455 <= 1
 0 <= _and456 <= 1
 0 <= _and457 <= 1
 0 <= _and458 <= 1
 0 <= _and459 <= 1
 0 <= _and460 <= 1
 0 <= _and461 <= 1
 0 <= _and462 <= 1
 0 <= _and463 <= 1
 0 <= _and464 <= 1
 0 <= _and465 <= 1
 0 <= _and466 <= 1
 0 <= _and467 <= 1
 0 <= _and468 <= 1
 0 <= _and469 <= 1
 0 <= _and470 <= 1
 0 <= _and471 <= 1
 0 <= _and472 <= 1
 0 <= _and473 <= 1
 0 <= _and474 <= 1
 0 <= _and475 <= 1
 0 <= _and476 <= 1
 0 <= _and477 <= 1
 0 <= _and478 <= 1
 0 <= _and479 <= 1
 0 <= _and480 <= 1
 0 <= _and481 <= 1
 0 <= _and482 <= 1
 0 <= _and483 <= 1
 0 <= _and484 <= 1
 0 <= _and485 <= 1
 0 <= _and486 <= 1
 0 <= _and487 <= 1
 0 <= _and488 <= 1
 0 <= _and489 <= 1
 0 <= _and490 <= 1
 0 <= _and491 <= 1
 0 <= _and492 <= 1
 0 <= _and493 <= 1
 0 <= _and494 <= 1
 0 <= _and495 <= 1
 0 <= _and496 <= 1
 0 <= _and497 <= 1
 0 <= _and498 <= 1
 0 <= _and499 <= 1
 0 <= _and500 <= 1
 0 <= _and501 <= 1
 0 <= _and502 <= 1
 0 <= _and503 <= 1
 0 <= _and504 <= 1
 0 <= _and505 <= 1
 0 <= _and506 <= 1
 0 <= _and507 <= 1
 0 <= _and508 <= 1
 0 <= _and509 <= 1
 0 <= _and510 <= 1
 0 <= _and511 <= 1
 0 <= _and512 <= 1
 0 <= _and513 <= 1
 0 <= _and514 <= 1
 0 <= _and515 <= 1
 0 <= _and516 <= 1
 0 <= _and517 <= 1
 0 <= _and518 <= 1
 0 <= _and519 <= 1
 0 <= _and520 <= 1
 0 <= _and521 <= 1
 0 <= _and522 <= 1
 0 <= _and523 <= 1
 0 <= _and524 <= 1
 0 <= _and525 <= 1
 0 <= _and526 <= 1
 0 <= _and527 <= 1
 0 <= _and528 <= 1
 0 <= _and529 <= 1
 0 <= _and530 <= 1
 0 <= _and531 <= 1
 0 <= _and532 <= 1
 0 <= _and533 <= 1
 0 <= _and534 <= 1
 0 <= _and535 <= 1
 0 <= _and536 <= 1
 0 <= _and537 <= 1
 0 <= _and538 <= 1
 0 <= _and539 <= 1
 0 <= _and540 <= 1
 0 <= _and541 <= 1
 0 <= _and542 <= 1
 0 <= _and543 <= 1
 0 <= _and544 <= 1
 0 <= _and545 <= 1
 0 <= _and546 <= 1
 0 <= _and547 <= 1
 0 <= _and548 <= 1
 0 <= _and549 <= 1
 0 <= _and550 <= 1
 0 <= _and551 <= 1
 0 <= _and552 <= 1
 0 <= _and553 <= 1
 0 <= _and554 <= 1
 0 <= _and555 <= 1
 0 <= _and556 <= 1
 0 <= _and557 <= 1
 0 <= _and558 <= 1
 0 <= _and559 <= 1
 0 <= _and560 <= 1
 0 <= _and561 <= 1
 0 <= _and562 <= 1
 0 <= _and563 <= 1
 0 <= _and564 <= 1
 0 <= _and565 <= 1
 0 <= _and566 <= 1
 0 <= _and567 <= 1
 0 <= _and568 <= 1
 0 <= _and569 <= 1
 0 <= _and570 <= 1
 0 <= _and571 <= 1
 0 <= _and572 <= 1
 0 <= _and573 <= 1
 0 <= _and574 <= 1
 0 <= _and575 <= 1
 0 <= _and576 <= 1
 0 <= _and577 <= 1
 0 <= _and578 <= 1
 0 <= _and579 <= 1
 0 <= _and580 <= 1
 0 <= _and581 <= 1
 0 <= _and582 <= 1
 0 <= _and583 <= 1
 0 <= _and584 <= 1
 0 <= _and585 <= 1
 0 <= _and586 <= 1
 0 <= _and587 <= 1
 0 <= _and588 <= 1
 0 <= _and589 <= 1
 0 <= _and590 <= 1
 0 <= _and591 <= 1
 0 <= _and592 <= 1
 0 <= _and593 <= 1
 0 <= _and594 <= 1
 0 <= _and595 <= 1
 0 <= _and596 <= 1
 0 <= _and597 <= 1
 0 <= _and598 <= 1
 0 <= _and599 <= 1
 0 <= _and600 <= 1
 0 <= _and601 <= 1
 0 <= _and602 <= 1
 0 <= _and603 <= 1
 0 <= _and604 <= 1
 0 <= _and605 <= 1
 0 <= _and606 <= 1
 0 <= _and607 <= 1
 0 <= _and608 <= 1
 0 <= _and609 <= 1
 0 <= _and610 <= 1
 0 <= _and611 <= 1
 0 <= _and612 <= 1
 0 <= _and613 <= 1
 0 <= _and614 <= 1
 0 <= _and615 <= 1
 0 <= _and616 <= 1
 0 <= _and617 <= 1
 0 <= _and618 <= 1
 0 <= _and619 <= 1
 0 <= _and620 <= 1
 0 <= _and621 <= 1
 0 <= _and622 <= 1
 0 <= _and623 <= 1
 0 <= _and624 <= 1
 0 <= _and625 <= 1
 0 <= _and626 <= 1
 0 <= _and627 <= 1
 0 <= _and628 <= 1
 0 <= _and629 <= 1
 0 <= _and630 <= 1
 0 <= _and631 <= 1
 0 <= _and632 <= 1
 0 <= _and633 <= 1
 0 <= _and634 <= 1
 0 <= _and635 <= 1
 0 <= _and636 <= 1
 0 <= _and637 <= 1
 0 <= _and638 <= 1
 0 <= _and639 <= 1
 0 <= _and640 <= 1
 0 <= _and641 <= 1
 0 <= _and642 <= 1
 0 <= _and643 <= 1
 0 <= _and644 <= 1
 0 <= _and645 <= 1

Binaries
 bin_sc_0_vx_0 bin_sc_0_vx_1 bin_sc_0_vx_2 bin_sc_0_vx_3 bin_sc_0_vx_4
 bin_sc_0_vx_5 bin_sc_0_vx_6 bin_sc_0_vx_7 bin_sc_0_vx_8 bin_sc_0_vx_9
 bin_sc_0_vx_10 bin_sc_0_vx_11 bin_sc_0_vx_12 bin_sc_0_vx_13 bin_sc_0_vx_14
 bin_sc_0_vx_15 bin_sc_0_vx_16 bin_sc_0_vx_17 bin_sc_0_vx_18 bin_sc_0_vx_19
 bin_sc_0_vx_20 bin_sc_0_vx_21 bin_sc_0_vx_22 bin_sc_0_vx_23 bin_sc_0_vx_24
 bin_sc_0_vx_25 bin_sc_0_vx_26 bin_sc_0_vx_27 bin_sc_0_vx_28 bin_sc_0_vx_29
 bin_sc_0_vx_30 bin_sc_0_vx_31 bin_sc_0_vx_32 bin_sc_0_vx_33 bin_sc_0_vx_34
 bin_sc_0_vx_35 bin_sc_0_vx_36 bin_sc_0_vx_37 bin_sc_1_vx_0 bin_sc_1_vx_1
 bin_sc_1_vx_2 bin_sc_1_vx_3 bin_sc_1_vx_4 bin_sc_1_vx_5 bin_sc_1_vx_6
 bin_sc_1_vx_7 bin_sc_1_vx_8 bin_sc_1_vx_9 bin_sc_1_vx_10 bin_sc_1_vx_11
 bin_sc_1_vx_12 bin_sc_1_vx_13 bin_sc_1_vx_14 bin_sc_1_vx_15 bin_sc_1_vx_16
 bin_sc_1_vx_17 bin_sc_1_vx_18 bin_sc_1_vx_19 bin_sc_1_vx_20 bin_sc_1_vx_21
 bin_sc_1_vx_22 bin_sc_1_vx_23 bin_sc_1_vx_24 bin_sc_1_vx_25 bin_sc_1_vx_26
 bin_sc_1_vx_27 bin_sc_1_vx_28 bin_sc_1_vx_29 bin_sc_1_vx_30 bin_sc_1_vx_31
 bin_sc_1_vx_32 bin_sc_1_vx_33 bin_sc_1_vx_34 bin_sc_1_vx_35 bin_sc_1_vx_36
 bin_sc_1_vx_37 bin_sc_0_edg_0 bin_sc_0_edg_1 bin_sc_0_edg_2 bin_sc_0_edg_3
 bin_sc_0_edg_4 bin_sc_0_edg_5 bin_sc_0_edg_6 bin_sc_0_edg_7 bin_sc_0_edg_8
 bin_sc_0_edg_9 bin_sc_0_edg_10 bin_sc_0_edg_11 bin_sc_0_edg_12 bin_sc_0_edg_13
 bin_sc_0_edg_14 bin_sc_0_edg_15 bin_sc_0_edg_16 bin_sc_0_edg_17 bin_sc_0_edg_18
 bin_sc_0_edg_19 bin_sc_0_edg_20 bin_sc_0_edg_21 bin_sc_0_edg_22 bin_sc_0_edg_23
 bin_sc_0_edg_24 bin_sc_0_edg_25 bin_sc_0_edg_26 bin_sc_0_edg_27 bin_sc_0_edg_28
 bin_sc_0_edg_29 bin_sc_0_edg_30 bin_sc_0_edg_31 bin_sc_0_edg_32 bin_sc_0_edg_33
 bin_sc_0_edg_34 bin_sc_0_edg_35 bin_sc_0_edg_36 bin_sc_0_edg_37 bin_sc_0_edg_38
 bin_sc_0_edg_39 bin_sc_0_edg_40 bin_sc_0_edg_41 bin_sc_0_edg_42 bin_sc_0_edg_43
 bin_sc_0_edg_44 bin_sc_0_edg_45 bin_sc_0_edg_46 bin_sc_0_edg_47 bin_sc_0_edg_48
 bin_sc_0_edg_49 bin_sc_0_edg_50 bin_sc_0_edg_51 bin_sc_0_edg_52 bin_sc_0_edg_53
 bin_sc_0_edg_54 bin_sc_0_edg_55 bin_sc_1_edg_0 bin_sc_1_edg_1 bin_sc_1_edg_2
 bin_sc_1_edg_3 bin_sc_1_edg_4 bin_sc_1_edg_5 bin_sc_1_edg_6 bin_sc_1_edg_7
 bin_sc_1_edg_8 bin_sc_1_edg_9 bin_sc_1_edg_10 bin_sc_1_edg_11 bin_sc_1_edg_12
 bin_sc_1_edg_13 bin_sc_1_edg_14 bin_sc_1_edg_15 bin_sc_1_edg_16 bin_sc_1_edg_17
 bin_sc_1_edg_18 bin_sc_1_edg_19 bin_sc_1_edg_20 bin_sc_1_edg_21 bin_sc_1_edg_22
 bin_sc_1_edg_23 bin_sc_1_edg_24 bin_sc_1_edg_25 bin_sc_1_edg_26 bin_sc_1_edg_27
 bin_sc_1_edg_28 bin_sc_1_edg_29 bin_sc_1_edg_30 bin_sc_1_edg_31 bin_sc_1_edg_32
 bin_sc_1_edg_33 bin_sc_1_edg_34 bin_sc_1_edg_35 bin_sc_1_edg_36 bin_sc_1_edg_37
 bin_sc_1_edg_38 bin_sc_1_edg_39 bin_sc_1_edg_40 bin_sc_1_edg_41 bin_sc_1_edg_42
 bin_sc_1_edg_43 bin_sc_1_edg_44 bin_sc_1_edg_45 bin_sc_1_edg_46 bin_sc_1_edg_47
 bin_sc_1_edg_48 bin_sc_1_edg_49 bin_sc_1_edg_50 bin_sc_1_edg_51 bin_sc_1_edg_52
 bin_sc_1_edg_53 bin_sc_1_edg_54 bin_sc_1_edg_55
 bin_edge_var_downstream_vertex_var_product_0_0
 bin_edge_var_upstream_vertex_var_product_0_0
 bin_edge_var_downstream_vertex_var_product_0_1
 bin_edge_var_upstream_vertex_var_product_0_1
 bin_edge_var_downstream_vertex_var_product_0_2
 bin_edge_var_upstream_vertex_var_product_0_2
 bin_edge_var_downstream_vertex_var_product_0_3
 bin_edge_var_upstream_vertex_var_product_0_3
 bin_edge_var_downstream_vertex_var_product_0_4
 bin_edge_var_upstream_vertex_var_product_0_4
 bin_edge_var_downstream_vertex_var_product_0_5
 bin_edge_var_upstream_vertex_var_product_0_5
 bin_edge_var_downstream_vertex_var_product_0_6
 bin_edge_var_upstream_vertex_var_product_0_6
 bin_edge_var_downstream_vertex_var_product_0_7
 bin_edge_var_upstream_vertex_var_product_0_7
 bin_edge_var_downstream_vertex_var_product_0_8
 bin_edge_var_upstream_vertex_var_product_0_8
 bin_edge_var_downstream_vertex_var_product_0_9
 bin_edge_var_upstream_vertex_var_product_0_9
 bin_edge_var_downstream_vertex_var_product_0_10
 bin_edge_var_upstream_vertex_var_product_0_10
 bin_edge_var_downstream_vertex_var_product_0_11
 bin_edge_var_upstream_vertex_var_product_0_11
 bin_edge_var_downstream_vertex_var_product_0_12
 bin_edge_var_upstream_vertex_var_product_0_12
 bin_edge_var_downstream_vertex_var_product_0_13
 bin_edge_var_upstream_vertex_var_product_0_13
 bin_edge_var_downstream_vertex_var_product_0_14
 bin_edge_var_upstream_vertex_var_product_0_14
 bin_edge_var_downstream_vertex_var_product_0_15
 bin_edge_var_upstream_vertex_var_product_0_15
 bin_edge_var_downstream_vertex_var_product_0_16
 bin_edge_var_upstream_vertex_var_product_0_16
 bin_edge_var_downstream_vertex_var_product_0_17
 bin_edge_var_upstream_vertex_var_product_0_17
 bin_edge_var_downstream_vertex_var_product_0_18
 bin_edge_var_upstream_vertex_var_product_0_18
 bin_edge_var_downstream_vertex_var_product_0_19
 bin_edge_var_upstream_vertex_var_product_0_19
 bin_edge_var_downstream_vertex_var_product_0_20
 bin_edge_var_upstream_vertex_var_product_0_20
 bin_edge_var_downstream_vertex_var_product_0_21
 bin_edge_var_upstream_vertex_var_product_0_21
 bin_edge_var_downstream_vertex_var_product_0_22
 bin_edge_var_upstream_vertex_var_product_0_22
 bin_edge_var_downstream_vertex_var_product_0_23
 bin_edge_var_upstream_vertex_var_product_0_23
 bin_edge_var_downstream_vertex_var_product_0_24
 bin_edge_var_upstream_vertex_var_product_0_24
 bin_edge_var_downstream_vertex_var_product_0_25
 bin_edge_var_upstream_vertex_var_product_0_25
 bin_edge_var_downstream_vertex_var_product_0_26
 bin_edge_var_upstream_vertex_var_product_0_26
 bin_edge_var_downstream_vertex_var_product_0_27
 bin_edge_var_upstream_vertex_var_product_0_27
 bin_edge_var_downstream_vertex_var_product_0_28
 bin_edge_var_upstream_vertex_var_product_0_28
 bin_edge_var_downstream_vertex_var_product_0_29
 bin_edge_var_upstream_vertex_var_product_0_29
 bin_edge_var_downstream_vertex_var_product_0_30
 bin_edge_var_upstream_vertex_var_product_0_30
 bin_edge_var_downstream_vertex_var_product_0_31
 bin_edge_var_upstream_vertex_var_product_0_31
 bin_edge_var_downstream_vertex_var_product_0_32
 bin_edge_var_upstream_vertex_var_product_0_32
 bin_edge_var_downstream_vertex_var_product_0_33
 bin_edge_var_upstream_vertex_var_product_0_33
 bin_edge_var_downstream_vertex_var_product_0_34
 bin_edge_var_upstream_vertex_var_product_0_34
 bin_edge_var_downstream_vertex_var_product_0_35
 bin_edge_var_upstream_vertex_var_product_0_35
 bin_edge_var_downstream_vertex_var_product_0_36
 bin_edge_var_upstream_vertex_var_product_0_36
 bin_edge_var_downstream_vertex_var_product_0_37
 bin_edge_var_upstream_vertex_var_product_0_37
 bin_edge_var_downstream_vertex_var_product_0_38
 bin_edge_var_upstream_vertex_var_product_0_38
 bin_edge_var_downstream_vertex_var_product_0_39
 bin_edge_var_upstream_vertex_var_product_0_39
 bin_edge_var_downstream_vertex_var_product_0_40
 bin_edge_var_upstream_vertex_var_product_0_40
 bin_edge_var_downstream_vertex_var_product_0_41
 bin_edge_var_upstream_vertex_var_product_0_41
 bin_edge_var_downstream_vertex_var_product_0_42
 bin_edge_var_upstream_vertex_var_product_0_42
 bin_edge_var_downstream_vertex_var_product_0_43
 bin_edge_var_upstream_vertex_var_product_0_43
 bin_edge_var_downstream_vertex_var_product_0_44
 bin_edge_var_upstream_vertex_var_product_0_44
 bin_edge_var_downstream_vertex_var_product_0_45
 bin_edge_var_upstream_vertex_var_product_0_45
 bin_edge_var_downstream_vertex_var_product_0_46
 bin_edge_var_upstream_vertex_var_product_0_46
 bin_edge_var_downstream_vertex_var_product_0_47
 bin_edge_var_upstream_vertex_var_product_0_47
 bin_edge_var_downstream_vertex_var_product_0_48
 bin_edge_var_upstream_vertex_var_product_0_48
 bin_edge_var_downstream_vertex_var_product_0_49
 bin_edge_var_upstream_vertex_var_product_0_49
 bin_edge_var_downstream_vertex_var_product_0_50
 bin_edge_var_upstream_vertex_var_product_0_50
 bin_edge_var_downstream_vertex_var_product_0_51
 bin_edge_var_upstream_vertex_var_product_0_51
 bin_edge_var_downstream_vertex_var_product_0_52
 bin_edge_var_upstream_vertex_var_product_0_52
 bin_edge_var_downstream_vertex_var_product_0_53
 bin_edge_var_upstream_vertex_var_product_0_53
 bin_edge_var_downstream_vertex_var_product_0_54
 bin_edge_var_upstream_vertex_var_product_0_54
 bin_edge_var_downstream_vertex_var_product_0_55
 bin_edge_var_upstream_vertex_var_product_0_55
 bin_edge_var_downstream_vertex_var_product_1_0
 bin_edge_var_upstream_vertex_var_product_1_0
 bin_edge_var_downstream_vertex_var_product_1_1
 bin_edge_var_upstream_vertex_var_product_1_1
 bin_edge_var_downstream_vertex_var_product_1_2
 bin_edge_var_upstream_vertex_var_product_1_2
 bin_edge_var_downstream_vertex_var_product_1_3
 bin_edge_var_upstream_vertex_var_product_1_3
 bin_edge_var_downstream_vertex_var_product_1_4
 bin_edge_var_upstream_vertex_var_product_1_4
 bin_edge_var_downstream_vertex_var_product_1_5
 bin_edge_var_upstream_vertex_var_product_1_5
 bin_edge_var_downstream_vertex_var_product_1_6
 bin_edge_var_upstream_vertex_var_product_1_6
 bin_edge_var_downstream_vertex_var_product_1_7
 bin_edge_var_upstream_vertex_var_product_1_7
 bin_edge_var_downstream_vertex_var_product_1_8
 bin_edge_var_upstream_vertex_var_product_1_8
 bin_edge_var_downstream_vertex_var_product_1_9
 bin_edge_var_upstream_vertex_var_product_1_9
 bin_edge_var_downstream_vertex_var_product_1_10
 bin_edge_var_upstream_vertex_var_product_1_10
 bin_edge_var_downstream_vertex_var_product_1_11
 bin_edge_var_upstream_vertex_var_product_1_11
 bin_edge_var_downstream_vertex_var_product_1_12
 bin_edge_var_upstream_vertex_var_product_1_12
 bin_edge_var_downstream_vertex_var_product_1_13
 bin_edge_var_upstream_vertex_var_product_1_13
 bin_edge_var_downstream_vertex_var_product_1_14
 bin_edge_var_upstream_vertex_var_product_1_14
 bin_edge_var_downstream_vertex_var_product_1_15
 bin_edge_var_upstream_vertex_var_product_1_15
 bin_edge_var_downstream_vertex_var_product_1_16
 bin_edge_var_upstream_vertex_var_product_1_16
 bin_edge_var_downstream_vertex_var_product_1_17
 bin_edge_var_upstream_vertex_var_product_1_17
 bin_edge_var_downstream_vertex_var_product_1_18
 bin_edge_var_upstream_vertex_var_product_1_18
 bin_edge_var_downstream_vertex_var_product_1_19
 bin_edge_var_upstream_vertex_var_product_1_19
 bin_edge_var_downstream_vertex_var_product_1_20
 bin_edge_var_upstream_vertex_var_product_1_20
 bin_edge_var_downstream_vertex_var_product_1_21
 bin_edge_var_upstream_vertex_var_product_1_21
 bin_edge_var_downstream_vertex_var_product_1_22
 bin_edge_var_upstream_vertex_var_product_1_22
 bin_edge_var_downstream_vertex_var_product_1_23
 bin_edge_var_upstream_vertex_var_product_1_23
 bin_edge_var_downstream_vertex_var_product_1_24
 bin_edge_var_upstream_vertex_var_product_1_24
 bin_edge_var_downstream_vertex_var_product_1_25
 bin_edge_var_upstream_vertex_var_product_1_25
 bin_edge_var_downstream_vertex_var_product_1_26
 bin_edge_var_upstream_vertex_var_product_1_26
 bin_edge_var_downstream_vertex_var_product_1_27
 bin_edge_var_upstream_vertex_var_product_1_27
 bin_edge_var_downstream_vertex_var_product_1_28
 bin_edge_var_upstream_vertex_var_product_1_28
 bin_edge_var_downstream_vertex_var_product_1_29
 bin_edge_var_upstream_vertex_var_product_1_29
 bin_edge_var_downstream_vertex_var_product_1_30
 bin_edge_var_upstream_vertex_var_product_1_30
 bin_edge_var_downstream_vertex_var_product_1_31
 bin_edge_var_upstream_vertex_var_product_1_31
 bin_edge_var_downstream_vertex_var_product_1_32
 bin_edge_var_upstream_vertex_var_product_1_32
 bin_edge_var_downstream_vertex_var_product_1_33
 bin_edge_var_upstream_vertex_var_product_1_33
 bin_edge_var_downstream_vertex_var_product_1_34
 bin_edge_var_upstream_vertex_var_product_1_34
 bin_edge_var_downstream_vertex_var_product_1_35
 bin_edge_var_upstream_vertex_var_product_1_35
 bin_edge_var_downstream_vertex_var_product_1_36
 bin_edge_var_upstream_vertex_var_product_1_36
 bin_edge_var_downstream_vertex_var_product_1_37
 bin_edge_var_upstream_vertex_var_product_1_37
 bin_edge_var_downstream_vertex_var_product_1_38
 bin_edge_var_upstream_vertex_var_product_1_38
 bin_edge_var_downstream_vertex_var_product_1_39
 bin_edge_var_upstream_vertex_var_product_1_39
 bin_edge_var_downstream_vertex_var_product_1_40
 bin_edge_var_upstream_vertex_var_product_1_40
 bin_edge_var_downstream_vertex_var_product_1_41
 bin_edge_var_upstream_vertex_var_product_1_41
 bin_edge_var_downstream_vertex_var_product_1_42
 bin_edge_var_upstream_vertex_var_product_1_42
 bin_edge_var_downstream_vertex_var_product_1_43
 bin_edge_var_upstream_vertex_var_product_1_43
 bin_edge_var_downstream_vertex_var_product_1_44
 bin_edge_var_upstream_vertex_var_product_1_44
 bin_edge_var_downstream_vertex_var_product_1_45
 bin_edge_var_upstream_vertex_var_product_1_45
 bin_edge_var_downstream_vertex_var_product_1_46
 bin_edge_var_upstream_vertex_var_product_1_46
 bin_edge_var_downstream_vertex_var_product_1_47
 bin_edge_var_upstream_vertex_var_product_1_47
 bin_edge_var_downstream_vertex_var_product_1_48
 bin_edge_var_upstream_vertex_var_product_1_48
 bin_edge_var_downstream_vertex_var_product_1_49
 bin_edge_var_upstream_vertex_var_product_1_49
 bin_edge_var_downstream_vertex_var_product_1_50
 bin_edge_var_upstream_vertex_var_product_1_50
 bin_edge_var_downstream_vertex_var_product_1_51
 bin_edge_var_upstream_vertex_var_product_1_51
 bin_edge_var_downstream_vertex_var_product_1_52
 bin_edge_var_upstream_vertex_var_product_1_52
 bin_edge_var_downstream_vertex_var_product_1_53
 bin_edge_var_upstream_vertex_var_product_1_53
 bin_edge_var_downstream_vertex_var_product_1_54
 bin_edge_var_upstream_vertex_var_product_1_54
 bin_edge_var_downstream_vertex_var_product_1_55
 bin_edge_var_upstream_vertex_var_product_1_55 _and422 _and423 _and424 _and425
 _and426 _and427 _and428 _and429 _and430 _and431 _and432 _and433 _and434 _and435
 _and436 _and437 _and438 _and439 _and440 _and441 _and442 _and443 _and444 _and445
 _and446 _and447 _and448 _and449 _and450 _and451 _and452 _and453 _and454 _and455
 _and456 _and457 _and458 _and459 _and460 _and461 _and462 _and463 _and464 _and465
 _and466 _and467 _and468 _and469 _and470 _and471 _and472 _and473 _and474 _and475
 _and476 _and477 _and478 _and479 _and480 _and481 _and482 _and483 _and484 _and485
 _and486 _and487 _and488 _and489 _and490 _and491 _and492 _and493 _and494 _and495
 _and496 _and497 _and498 _and499 _and500 _and501 _and502 _and503 _and504 _and505
 _and506 _and507 _and508 _and509 _and510 _and511 _and512 _and513 _and514 _and515
 _and516 _and517 _and518 _and519 _and520 _and521 _and522 _and523 _and524 _and525
 _and526 _and527 _and528 _and529 _and530 _and531 _and532 _and533 _and534 _and535
 _and536 _and537 _and538 _and539 _and540 _and541 _and542 _and543 _and544 _and545
 _and546 _and547 _and548 _and549 _and550 _and551 _and552 _and553 _and554 _and555
 _and556 _and557 _and558 _and559 _and560 _and561 _and562 _and563 _and564 _and565
 _and566 _and567 _and568 _and569 _and570 _and571 _and572 _and573 _and574 _and575
 _and576 _and577 _and578 _and579 _and580 _and581 _and582 _and583 _and584 _and585
 _and586 _and587 _and588 _and589 _and590 _and591 _and592 _and593 _and594 _and595
 _and596 _and597 _and598 _and599 _and600 _and601 _and602 _and603 _and604 _and605
 _and606 _and607 _and608 _and609 _and610 _and611 _and612 _and613 _and614 _and615
 _and616 _and617 _and618 _and619 _and620 _and621 _and622 _and623 _and624 _and625
 _and626 _and627 _and628 _and629 _and630 _and631 _and632 _and633 _and634 _and635
 _and636 _and637 _and638 _and639 _and640 _and641 _and642 _and643 _and644 _and645

Generals
 num_cuts original_input_0 rho_0 O_0 d_0 original_input_1 rho_1 O_1 d_1
 build_cost_exponent_1
End
