CKID0001:@|S:clock_div_1MHZ_10HZ_0.clk_out@|E:timestamp_0.TIMESTAMP[23]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:CLK_1MHZ_0.Core@|E:clock_div_1MHZ_100KHZ_0.counter[16]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
CKID0003:@|S:memory_controller_0.next_read@|E:read_address_traversal_0.chip_select@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
CKID0004:@|S:memory_controller_0.next_write@|E:write_address_traversal_0.chip_select@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004 
CKID0005:@|S:clock_div_1MHZ_100KHZ_0.clk_out@|E:geig_data_handling_0.geig_counts[15]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005 
CKID0006:@|S:reset_pulse_0.CLK_OUT_48MHZ@|E:sram_interface_0.read_counter[1]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006 
