<stg><name>kernel</name>


<trans_list>

<trans id="3592" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3593" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3594" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3595" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3596" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3597" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3598" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3599" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3600" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3601" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3602" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3603" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3604" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3605" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3606" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3607" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3608" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3609" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3610" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3611" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3612" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3613" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3614" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3615" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3616" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3617" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:46  %l1_iteration_load = load i32* @l1_iteration, align 4

]]></Node>
<StgValue><ssdm name="l1_iteration_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="32">
<![CDATA[
:47  %trunc_ln30 = trunc i32 %l1_iteration_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32">
<![CDATA[
:48  %trunc_ln30_1 = trunc i32 %l1_iteration_load to i10

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:49  %icmp_ln30 = icmp ult i10 %trunc_ln30_1, 384

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:52  br i1 %icmp_ln30, label %1, label %3

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %icmp_ln54 = icmp eq i10 %trunc_ln30_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln54, label %4, label %._crit_edge88

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.61610:12  %icmp_ln48 = icmp eq i10 %trunc_ln30_1, 191

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge88:2  %tmp_174 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %l1_iteration_load, i32 11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge88:3  %icmp_ln64 = icmp eq i21 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="32">
<![CDATA[
hls_label_3:0  %trunc_ln68 = trunc i32 %l1_iteration_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:3  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l1_iteration_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:83  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:84  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:212  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:213  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:298  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:299  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:477  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:478  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:480  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:481  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:590  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:591  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:713  %tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:714  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:823  %tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:824  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:911  %tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:912  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:942  %tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:943  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln103"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:1018  %icmp_ln127 = icmp eq i2 %trunc_ln30, -1

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge94:2  %add_ln233 = add i32 %l1_iteration_load, 1

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge94:3  %icmp_ln234 = icmp eq i32 %add_ln233, 263168

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge94:5  %select_ln234 = select i1 %icmp_ln234, i32 1024, i32 %add_ln233

]]></Node>
<StgValue><ssdm name="select_ln234"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge97.new5:0  store i32 %select_ln234, i32* @l1_iteration, align 4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
:50  %l1_write_col_offset_s = load i16* @l1_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l1_write_col_offset_s"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
:51  %l1_write_row_offset_s = load i8* @l1_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l1_write_row_offset_s"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln57 = add i8 %l1_write_row_offset_s, 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln58 = icmp eq i8 %add_ln57, 6

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln58 = select i1 %icmp_ln58, i8 0, i8 %add_ln57

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %select_ln58, i8* @l1_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge88

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V_1 = extractvalue { i64, i8, i8, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="64">
<![CDATA[
:2  %trunc_ln681 = trunc i64 %tmp_data_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln37 = zext i16 %l1_write_col_offset_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
:4  %l1_channel_idx_load = load i8* @l1_channel_idx, align 1

]]></Node>
<StgValue><ssdm name="l1_channel_idx_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="8">
<![CDATA[
:5  %trunc_ln37 = trunc i8 %l1_channel_idx_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="8">
<![CDATA[
:6  %trunc_ln37_1 = trunc i8 %l1_write_row_offset_s to i3

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %l1_stripes_0_0_addr = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %l1_stripes_0_1_addr = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %l1_stripes_0_2_addr = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %l1_stripes_0_3_addr = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %l1_stripes_0_4_addr = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %l1_stripes_0_5_addr = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %l1_stripes_1_0_addr = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %l1_stripes_1_1_addr = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %l1_stripes_1_2_addr = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %l1_stripes_1_3_addr = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %l1_stripes_1_4_addr = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %l1_stripes_1_5_addr = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %l1_stripes_2_0_addr = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %l1_stripes_2_1_addr = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %l1_stripes_2_2_addr = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %l1_stripes_2_3_addr = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %l1_stripes_2_4_addr = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %l1_stripes_2_5_addr = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:25  switch i2 %trunc_ln37, label %branch23 [
    i2 0, label %branch21
    i2 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch942201:0  store i8 %trunc_ln681, i8* %l1_stripes_1_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch942201:1  br label %branch222196

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch932200:0  store i8 %trunc_ln681, i8* %l1_stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch932200:1  br label %branch222196

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch922199:0  store i8 %trunc_ln681, i8* %l1_stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch922199:1  br label %branch222196

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch912198:0  store i8 %trunc_ln681, i8* %l1_stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch912198:1  br label %branch222196

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch902197:0  store i8 %trunc_ln681, i8* %l1_stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch902197:1  br label %branch222196

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch952202:0  store i8 %trunc_ln681, i8* %l1_stripes_1_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch952202:1  br label %branch222196

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch461876:0  store i8 %trunc_ln681, i8* %l1_stripes_0_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch461876:1  br label %branch211871

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch451875:0  store i8 %trunc_ln681, i8* %l1_stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch451875:1  br label %branch211871

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch441874:0  store i8 %trunc_ln681, i8* %l1_stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch441874:1  br label %branch211871

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch431873:0  store i8 %trunc_ln681, i8* %l1_stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch431873:1  br label %branch211871

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch421872:0  store i8 %trunc_ln681, i8* %l1_stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch421872:1  br label %branch211871

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch471877:0  store i8 %trunc_ln681, i8* %l1_stripes_0_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch471877:1  br label %branch211871

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1422526:0  store i8 %trunc_ln681, i8* %l1_stripes_2_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch1422526:1  br label %branch232521

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1412525:0  store i8 %trunc_ln681, i8* %l1_stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch1412525:1  br label %branch232521

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1402524:0  store i8 %trunc_ln681, i8* %l1_stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch1402524:1  br label %branch232521

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1392523:0  store i8 %trunc_ln681, i8* %l1_stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch1392523:1  br label %branch232521

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1382522:0  store i8 %trunc_ln681, i8* %l1_stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch1382522:1  br label %branch232521

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1432527:0  store i8 %trunc_ln681, i8* %l1_stripes_2_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch1432527:1  br label %branch232521

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:0  %add_ln38 = add i8 1, %l1_channel_idx_load

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:1  %icmp_ln39 = icmp eq i8 %add_ln38, 3

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:4  %select_ln39_1 = select i1 %icmp_ln39, i8 0, i8 %add_ln38

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:5  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.0:7  %trunc_ln37_2 = trunc i8 %select_ln39_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.0:26  switch i2 %trunc_ln37_2, label %branch20 [
    i2 0, label %branch18
    i2 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.01634:0  %add_ln38_1 = add i8 1, %select_ln39_1

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.01634:5  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11630:5  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.21626:5  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.31622:5  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.41618:5  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.51614:5  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln50 = add i8 %l1_write_row_offset_s, 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  store i8 %add_ln50, i8* @l1_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge88

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:944  %empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_134)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="151" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0:2  %add_ln42 = add i16 1, %l1_write_col_offset_s

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.0:3  %select_ln39 = select i1 %icmp_ln39, i16 %add_ln42, i16 %l1_write_col_offset_s

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.0:6  %zext_ln37_1 = zext i16 %select_ln39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:8  %l1_stripes_0_0_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:9  %l1_stripes_0_1_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:10  %l1_stripes_0_2_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:11  %l1_stripes_0_3_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:12  %l1_stripes_0_4_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:13  %l1_stripes_0_5_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:14  %l1_stripes_1_0_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:15  %l1_stripes_1_1_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:16  %l1_stripes_1_2_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:17  %l1_stripes_1_3_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:18  %l1_stripes_1_4_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:19  %l1_stripes_1_5_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:20  %l1_stripes_2_0_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:21  %l1_stripes_2_1_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:22  %l1_stripes_2_2_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:23  %l1_stripes_2_3_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:24  %l1_stripes_2_4_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:25  %l1_stripes_2_5_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch882159:0  store i8 %p_Result_1, i8* %l1_stripes_1_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch882159:1  br label %branch192154

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch872158:0  store i8 %p_Result_1, i8* %l1_stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch872158:1  br label %branch192154

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch862157:0  store i8 %p_Result_1, i8* %l1_stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch862157:1  br label %branch192154

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch852156:0  store i8 %p_Result_1, i8* %l1_stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch852156:1  br label %branch192154

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch842155:0  store i8 %p_Result_1, i8* %l1_stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch842155:1  br label %branch192154

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch892160:0  store i8 %p_Result_1, i8* %l1_stripes_1_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch892160:1  br label %branch192154

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch401837:0  store i8 %p_Result_1, i8* %l1_stripes_0_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch401837:1  br label %branch181832

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch391836:0  store i8 %p_Result_1, i8* %l1_stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch391836:1  br label %branch181832

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch381835:0  store i8 %p_Result_1, i8* %l1_stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch381835:1  br label %branch181832

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch371834:0  store i8 %p_Result_1, i8* %l1_stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch371834:1  br label %branch181832

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch361833:0  store i8 %p_Result_1, i8* %l1_stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch361833:1  br label %branch181832

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch411838:0  store i8 %p_Result_1, i8* %l1_stripes_0_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch411838:1  br label %branch181832

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1362484:0  store i8 %p_Result_1, i8* %l1_stripes_2_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch1362484:1  br label %branch202479

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1352483:0  store i8 %p_Result_1, i8* %l1_stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch1352483:1  br label %branch202479

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1342482:0  store i8 %p_Result_1, i8* %l1_stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch1342482:1  br label %branch202479

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1332481:0  store i8 %p_Result_1, i8* %l1_stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch1332481:1  br label %branch202479

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1322480:0  store i8 %p_Result_1, i8* %l1_stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch1322480:1  br label %branch202479

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1372485:0  store i8 %p_Result_1, i8* %l1_stripes_2_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch1372485:1  br label %branch202479

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.01634:1  %icmp_ln39_1 = icmp eq i8 %add_ln38_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln39_1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.01634:4  %select_ln39_3 = select i1 %icmp_ln39_1, i8 0, i8 %add_ln38_1

]]></Node>
<StgValue><ssdm name="select_ln39_3"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.01634:7  %trunc_ln37_3 = trunc i8 %select_ln39_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.01634:26  switch i2 %trunc_ln37_3, label %branch17 [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11630:0  %add_ln38_2 = add i8 1, %select_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11630:1  %icmp_ln39_2 = icmp eq i8 %add_ln38_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln39_2"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.11630:4  %select_ln39_5 = select i1 %icmp_ln39_2, i8 0, i8 %add_ln38_2

]]></Node>
<StgValue><ssdm name="select_ln39_5"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.11630:7  %trunc_ln37_4 = trunc i8 %select_ln39_5 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln37_4"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.11630:26  switch i2 %trunc_ln37_4, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:85  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:214  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:300  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:479  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_57)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:482  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_58)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:592  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_77)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:715  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_93)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:825  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_113)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:913  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_128)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="226" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.01634:2  %add_ln42_1 = add i16 1, %select_ln39

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.01634:3  %select_ln39_2 = select i1 %icmp_ln39_1, i16 %add_ln42_1, i16 %select_ln39

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.01634:6  %zext_ln37_2 = zext i16 %select_ln39_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:8  %l1_stripes_0_0_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_2"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:9  %l1_stripes_0_1_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:10  %l1_stripes_0_2_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:11  %l1_stripes_0_3_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_2"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:12  %l1_stripes_0_4_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_2"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:13  %l1_stripes_0_5_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:14  %l1_stripes_1_0_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_2"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:15  %l1_stripes_1_1_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:16  %l1_stripes_1_2_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:17  %l1_stripes_1_3_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_2"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:18  %l1_stripes_1_4_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:19  %l1_stripes_1_5_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:20  %l1_stripes_2_0_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:21  %l1_stripes_2_1_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_2"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:22  %l1_stripes_2_2_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_2"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:23  %l1_stripes_2_3_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:24  %l1_stripes_2_4_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_2"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01634:25  %l1_stripes_2_5_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch822145:0  store i8 %p_Result_s, i8* %l1_stripes_1_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch822145:1  br label %branch162140

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch812144:0  store i8 %p_Result_s, i8* %l1_stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch812144:1  br label %branch162140

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch802143:0  store i8 %p_Result_s, i8* %l1_stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch802143:1  br label %branch162140

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch792142:0  store i8 %p_Result_s, i8* %l1_stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch792142:1  br label %branch162140

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch782141:0  store i8 %p_Result_s, i8* %l1_stripes_1_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch782141:1  br label %branch162140

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch832146:0  store i8 %p_Result_s, i8* %l1_stripes_1_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch832146:1  br label %branch162140

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch341824:0  store i8 %p_Result_s, i8* %l1_stripes_0_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch341824:1  br label %branch151819

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch331823:0  store i8 %p_Result_s, i8* %l1_stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch331823:1  br label %branch151819

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch321822:0  store i8 %p_Result_s, i8* %l1_stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch321822:1  br label %branch151819

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch311821:0  store i8 %p_Result_s, i8* %l1_stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch311821:1  br label %branch151819

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch301820:0  store i8 %p_Result_s, i8* %l1_stripes_0_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch301820:1  br label %branch151819

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch351825:0  store i8 %p_Result_s, i8* %l1_stripes_0_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch351825:1  br label %branch151819

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1302470:0  store i8 %p_Result_s, i8* %l1_stripes_2_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch1302470:1  br label %branch172465

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1292469:0  store i8 %p_Result_s, i8* %l1_stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch1292469:1  br label %branch172465

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1282468:0  store i8 %p_Result_s, i8* %l1_stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch1282468:1  br label %branch172465

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1272467:0  store i8 %p_Result_s, i8* %l1_stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
branch1272467:1  br label %branch172465

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1262466:0  store i8 %p_Result_s, i8* %l1_stripes_2_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch1262466:1  br label %branch172465

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1312471:0  store i8 %p_Result_s, i8* %l1_stripes_2_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch1312471:1  br label %branch172465

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.11630:2  %add_ln42_2 = add i16 1, %select_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.11630:3  %select_ln39_4 = select i1 %icmp_ln39_2, i16 %add_ln42_2, i16 %select_ln39_2

]]></Node>
<StgValue><ssdm name="select_ln39_4"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.21626:0  %add_ln38_3 = add i8 1, %select_ln39_5

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.21626:1  %icmp_ln39_3 = icmp eq i8 %add_ln38_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln39_3"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.21626:4  %select_ln39_7 = select i1 %icmp_ln39_3, i8 0, i8 %add_ln38_3

]]></Node>
<StgValue><ssdm name="select_ln39_7"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.21626:7  %trunc_ln37_5 = trunc i8 %select_ln39_7 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln37_5"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.21626:26  switch i2 %trunc_ln37_5, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.31622:0  %add_ln38_4 = add i8 1, %select_ln39_7

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.31622:1  %icmp_ln39_4 = icmp eq i8 %add_ln38_4, 3

]]></Node>
<StgValue><ssdm name="icmp_ln39_4"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61610:3  %or_ln39 = or i1 %icmp_ln39_1, %icmp_ln39

]]></Node>
<StgValue><ssdm name="or_ln39"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61610:4  %or_ln39_1 = or i1 %icmp_ln39_2, %icmp_ln39_3

]]></Node>
<StgValue><ssdm name="or_ln39_1"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61610:5  %or_ln39_2 = or i1 %or_ln39_1, %or_ln39

]]></Node>
<StgValue><ssdm name="or_ln39_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.11630:6  %zext_ln37_3 = zext i16 %select_ln39_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:8  %l1_stripes_0_0_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_3"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:9  %l1_stripes_0_1_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_3"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:10  %l1_stripes_0_2_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_3"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:11  %l1_stripes_0_3_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_3"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:12  %l1_stripes_0_4_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_3"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:13  %l1_stripes_0_5_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_3"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:14  %l1_stripes_1_0_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_3"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:15  %l1_stripes_1_1_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_3"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:16  %l1_stripes_1_2_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_3"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:17  %l1_stripes_1_3_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_3"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:18  %l1_stripes_1_4_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_3"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:19  %l1_stripes_1_5_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_3"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:20  %l1_stripes_2_0_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_3"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:21  %l1_stripes_2_1_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_3"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:22  %l1_stripes_2_2_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_3"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:23  %l1_stripes_2_3_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_3"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:24  %l1_stripes_2_4_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_3"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11630:25  %l1_stripes_2_5_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_3"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch762131:0  store i8 %p_Result_3, i8* %l1_stripes_1_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch762131:1  br label %branch132126

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch752130:0  store i8 %p_Result_3, i8* %l1_stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch752130:1  br label %branch132126

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch742129:0  store i8 %p_Result_3, i8* %l1_stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch742129:1  br label %branch132126

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch732128:0  store i8 %p_Result_3, i8* %l1_stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch732128:1  br label %branch132126

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch722127:0  store i8 %p_Result_3, i8* %l1_stripes_1_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch722127:1  br label %branch132126

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch772132:0  store i8 %p_Result_3, i8* %l1_stripes_1_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch772132:1  br label %branch132126

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch281811:0  store i8 %p_Result_3, i8* %l1_stripes_0_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch281811:1  br label %branch121806

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch271810:0  store i8 %p_Result_3, i8* %l1_stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch271810:1  br label %branch121806

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch261809:0  store i8 %p_Result_3, i8* %l1_stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch261809:1  br label %branch121806

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch251808:0  store i8 %p_Result_3, i8* %l1_stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch251808:1  br label %branch121806

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch241807:0  store i8 %p_Result_3, i8* %l1_stripes_0_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch241807:1  br label %branch121806

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch291812:0  store i8 %p_Result_3, i8* %l1_stripes_0_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch291812:1  br label %branch121806

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1242456:0  store i8 %p_Result_3, i8* %l1_stripes_2_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch1242456:1  br label %branch142451

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1232455:0  store i8 %p_Result_3, i8* %l1_stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
branch1232455:1  br label %branch142451

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1222454:0  store i8 %p_Result_3, i8* %l1_stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch1222454:1  br label %branch142451

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1212453:0  store i8 %p_Result_3, i8* %l1_stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch1212453:1  br label %branch142451

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1202452:0  store i8 %p_Result_3, i8* %l1_stripes_2_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch1202452:1  br label %branch142451

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1252457:0  store i8 %p_Result_3, i8* %l1_stripes_2_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch1252457:1  br label %branch142451

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln39_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.21626:2  %add_ln42_3 = add i16 1, %select_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.21626:3  %select_ln39_6 = select i1 %icmp_ln39_3, i16 %add_ln42_3, i16 %select_ln39_4

]]></Node>
<StgValue><ssdm name="select_ln39_6"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.31622:4  %select_ln39_9 = select i1 %icmp_ln39_4, i8 0, i8 %add_ln38_4

]]></Node>
<StgValue><ssdm name="select_ln39_9"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.31622:7  %trunc_ln37_6 = trunc i8 %select_ln39_9 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln37_6"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.31622:26  switch i2 %trunc_ln37_6, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.41618:0  %add_ln38_5 = add i8 1, %select_ln39_9

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.41618:1  %icmp_ln39_5 = icmp eq i8 %add_ln38_5, 3

]]></Node>
<StgValue><ssdm name="icmp_ln39_5"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.41618:4  %select_ln39_11 = select i1 %icmp_ln39_5, i8 0, i8 %add_ln38_5

]]></Node>
<StgValue><ssdm name="select_ln39_11"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.41618:7  %trunc_ln37_7 = trunc i8 %select_ln39_11 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln37_7"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.41618:26  switch i2 %trunc_ln37_7, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.51614:0  %add_ln38_6 = add i8 1, %select_ln39_11

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.21626:6  %zext_ln37_4 = zext i16 %select_ln39_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_4"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:8  %l1_stripes_0_0_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_4"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:9  %l1_stripes_0_1_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_4"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:10  %l1_stripes_0_2_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_4"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:11  %l1_stripes_0_3_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_4"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:12  %l1_stripes_0_4_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_4"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:13  %l1_stripes_0_5_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_4"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:14  %l1_stripes_1_0_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_4"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:15  %l1_stripes_1_1_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_4"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:16  %l1_stripes_1_2_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_4"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:17  %l1_stripes_1_3_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_4"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:18  %l1_stripes_1_4_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_4"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:19  %l1_stripes_1_5_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_4"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:20  %l1_stripes_2_0_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_4"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:21  %l1_stripes_2_1_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_4"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:22  %l1_stripes_2_2_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_4"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:23  %l1_stripes_2_3_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_4"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:24  %l1_stripes_2_4_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_4"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21626:25  %l1_stripes_2_5_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_4"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch702085:0  store i8 %p_Result_4, i8* %l1_stripes_1_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
branch702085:1  br label %branch102080

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch692084:0  store i8 %p_Result_4, i8* %l1_stripes_1_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
branch692084:1  br label %branch102080

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch682083:0  store i8 %p_Result_4, i8* %l1_stripes_1_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
branch682083:1  br label %branch102080

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch672082:0  store i8 %p_Result_4, i8* %l1_stripes_1_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
branch672082:1  br label %branch102080

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch662081:0  store i8 %p_Result_4, i8* %l1_stripes_1_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
branch662081:1  br label %branch102080

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch712086:0  store i8 %p_Result_4, i8* %l1_stripes_1_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch712086:1  br label %branch102080

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch221768:0  store i8 %p_Result_4, i8* %l1_stripes_0_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch221768:1  br label %branch91763

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch211767:0  store i8 %p_Result_4, i8* %l1_stripes_0_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch211767:1  br label %branch91763

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch201766:0  store i8 %p_Result_4, i8* %l1_stripes_0_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch201766:1  br label %branch91763

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch191765:0  store i8 %p_Result_4, i8* %l1_stripes_0_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch191765:1  br label %branch91763

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch181764:0  store i8 %p_Result_4, i8* %l1_stripes_0_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch181764:1  br label %branch91763

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch231769:0  store i8 %p_Result_4, i8* %l1_stripes_0_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch231769:1  br label %branch91763

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1182410:0  store i8 %p_Result_4, i8* %l1_stripes_2_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch1182410:1  br label %branch112405

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1172409:0  store i8 %p_Result_4, i8* %l1_stripes_2_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch1172409:1  br label %branch112405

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1162408:0  store i8 %p_Result_4, i8* %l1_stripes_2_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch1162408:1  br label %branch112405

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1152407:0  store i8 %p_Result_4, i8* %l1_stripes_2_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch1152407:1  br label %branch112405

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1142406:0  store i8 %p_Result_4, i8* %l1_stripes_2_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch1142406:1  br label %branch112405

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1192411:0  store i8 %p_Result_4, i8* %l1_stripes_2_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch1192411:1  br label %branch112405

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln39_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.31622:2  %add_ln42_4 = add i16 1, %select_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.31622:3  %select_ln39_8 = select i1 %icmp_ln39_4, i16 %add_ln42_4, i16 %select_ln39_6

]]></Node>
<StgValue><ssdm name="select_ln39_8"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.51614:1  %icmp_ln39_6 = icmp eq i8 %add_ln38_6, 3

]]></Node>
<StgValue><ssdm name="icmp_ln39_6"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.51614:4  %select_ln39_13 = select i1 %icmp_ln39_6, i8 0, i8 %add_ln38_6

]]></Node>
<StgValue><ssdm name="select_ln39_13"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.51614:7  %trunc_ln37_8 = trunc i8 %select_ln39_13 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln37_8"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.51614:26  switch i2 %trunc_ln37_8, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.61610:0  %add_ln38_7 = add i8 %select_ln39_13, 1

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.61610:1  %icmp_ln39_7 = icmp eq i8 %add_ln38_7, 3

]]></Node>
<StgValue><ssdm name="icmp_ln39_7"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61610:6  %or_ln39_3 = or i1 %icmp_ln39_4, %icmp_ln39_5

]]></Node>
<StgValue><ssdm name="or_ln39_3"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61610:7  %or_ln39_4 = or i1 %icmp_ln39_6, %icmp_ln39_7

]]></Node>
<StgValue><ssdm name="or_ln39_4"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61610:8  %or_ln39_5 = or i1 %or_ln39_4, %or_ln39_3

]]></Node>
<StgValue><ssdm name="or_ln39_5"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61610:9  %or_ln39_6 = or i1 %or_ln39_5, %or_ln39_2

]]></Node>
<StgValue><ssdm name="or_ln39_6"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.61610:11  %select_ln39_15 = select i1 %icmp_ln39_7, i8 0, i8 %add_ln38_7

]]></Node>
<StgValue><ssdm name="select_ln39_15"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.61610:13  store i8 %select_ln39_15, i8* @l1_channel_idx, align 1

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.31622:6  %zext_ln37_5 = zext i16 %select_ln39_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_5"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:8  %l1_stripes_0_0_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_5"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:9  %l1_stripes_0_1_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_5"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:10  %l1_stripes_0_2_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_5"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:11  %l1_stripes_0_3_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_5"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:12  %l1_stripes_0_4_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_5"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:13  %l1_stripes_0_5_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_5"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:14  %l1_stripes_1_0_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_5"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:15  %l1_stripes_1_1_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_5"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:16  %l1_stripes_1_2_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_5"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:17  %l1_stripes_1_3_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_5"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:18  %l1_stripes_1_4_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_5"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:19  %l1_stripes_1_5_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_5"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:20  %l1_stripes_2_0_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_5"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:21  %l1_stripes_2_1_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_5"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:22  %l1_stripes_2_2_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_5"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:23  %l1_stripes_2_3_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_5"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:24  %l1_stripes_2_4_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_5"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31622:25  %l1_stripes_2_5_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_5"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch642071:0  store i8 %p_Result_5, i8* %l1_stripes_1_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch642071:1  br label %branch72066

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch632070:0  store i8 %p_Result_5, i8* %l1_stripes_1_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch632070:1  br label %branch72066

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch622069:0  store i8 %p_Result_5, i8* %l1_stripes_1_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch622069:1  br label %branch72066

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch612068:0  store i8 %p_Result_5, i8* %l1_stripes_1_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch612068:1  br label %branch72066

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch602067:0  store i8 %p_Result_5, i8* %l1_stripes_1_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch602067:1  br label %branch72066

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch652072:0  store i8 %p_Result_5, i8* %l1_stripes_1_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
branch652072:1  br label %branch72066

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch161755:0  store i8 %p_Result_5, i8* %l1_stripes_0_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
branch161755:1  br label %branch61750

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch151754:0  store i8 %p_Result_5, i8* %l1_stripes_0_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch151754:1  br label %branch61750

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch141753:0  store i8 %p_Result_5, i8* %l1_stripes_0_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch141753:1  br label %branch61750

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch131752:0  store i8 %p_Result_5, i8* %l1_stripes_0_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
branch131752:1  br label %branch61750

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch121751:0  store i8 %p_Result_5, i8* %l1_stripes_0_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch121751:1  br label %branch61750

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch171756:0  store i8 %p_Result_5, i8* %l1_stripes_0_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
branch171756:1  br label %branch61750

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1122396:0  store i8 %p_Result_5, i8* %l1_stripes_2_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch1122396:1  br label %branch82391

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1112395:0  store i8 %p_Result_5, i8* %l1_stripes_2_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch1112395:1  br label %branch82391

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1102394:0  store i8 %p_Result_5, i8* %l1_stripes_2_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
branch1102394:1  br label %branch82391

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1092393:0  store i8 %p_Result_5, i8* %l1_stripes_2_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
branch1092393:1  br label %branch82391

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1082392:0  store i8 %p_Result_5, i8* %l1_stripes_2_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
branch1082392:1  br label %branch82391

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1132397:0  store i8 %p_Result_5, i8* %l1_stripes_2_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
branch1132397:1  br label %branch82391

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln39_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.41618:2  %add_ln42_5 = add i16 1, %select_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.41618:3  %select_ln39_10 = select i1 %icmp_ln39_5, i16 %add_ln42_5, i16 %select_ln39_8

]]></Node>
<StgValue><ssdm name="select_ln39_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.41618:6  %zext_ln37_6 = zext i16 %select_ln39_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_6"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:8  %l1_stripes_0_0_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_6"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:9  %l1_stripes_0_1_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_6"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:10  %l1_stripes_0_2_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_6"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:11  %l1_stripes_0_3_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_6"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:12  %l1_stripes_0_4_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_6"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:13  %l1_stripes_0_5_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_6"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:14  %l1_stripes_1_0_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_6"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:15  %l1_stripes_1_1_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_6"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:16  %l1_stripes_1_2_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_6"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:17  %l1_stripes_1_3_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_6"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:18  %l1_stripes_1_4_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_6"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:19  %l1_stripes_1_5_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_6"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:20  %l1_stripes_2_0_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_6"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:21  %l1_stripes_2_1_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_6"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:22  %l1_stripes_2_2_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_6"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:23  %l1_stripes_2_3_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_6"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:24  %l1_stripes_2_4_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_6"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41618:25  %l1_stripes_2_5_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_6"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch582031:0  store i8 %p_Result_6, i8* %l1_stripes_1_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
branch582031:1  br label %branch42026

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch572030:0  store i8 %p_Result_6, i8* %l1_stripes_1_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
branch572030:1  br label %branch42026

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch562029:0  store i8 %p_Result_6, i8* %l1_stripes_1_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
branch562029:1  br label %branch42026

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch552028:0  store i8 %p_Result_6, i8* %l1_stripes_1_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
branch552028:1  br label %branch42026

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch542027:0  store i8 %p_Result_6, i8* %l1_stripes_1_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
branch542027:1  br label %branch42026

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch592032:0  store i8 %p_Result_6, i8* %l1_stripes_1_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
branch592032:1  br label %branch42026

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch101742:0  store i8 %p_Result_6, i8* %l1_stripes_0_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
branch101742:1  br label %branch31737

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch91741:0  store i8 %p_Result_6, i8* %l1_stripes_0_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
branch91741:1  br label %branch31737

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch81740:0  store i8 %p_Result_6, i8* %l1_stripes_0_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
branch81740:1  br label %branch31737

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch71739:0  store i8 %p_Result_6, i8* %l1_stripes_0_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
branch71739:1  br label %branch31737

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch61738:0  store i8 %p_Result_6, i8* %l1_stripes_0_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
branch61738:1  br label %branch31737

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch111743:0  store i8 %p_Result_6, i8* %l1_stripes_0_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
branch111743:1  br label %branch31737

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1062356:0  store i8 %p_Result_6, i8* %l1_stripes_2_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch1062356:1  br label %branch52351

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1052355:0  store i8 %p_Result_6, i8* %l1_stripes_2_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
branch1052355:1  br label %branch52351

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1042354:0  store i8 %p_Result_6, i8* %l1_stripes_2_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
branch1042354:1  br label %branch52351

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1032353:0  store i8 %p_Result_6, i8* %l1_stripes_2_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
branch1032353:1  br label %branch52351

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1022352:0  store i8 %p_Result_6, i8* %l1_stripes_2_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
branch1022352:1  br label %branch52351

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1072357:0  store i8 %p_Result_6, i8* %l1_stripes_2_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
branch1072357:1  br label %branch52351

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln39_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.51614:2  %add_ln42_6 = add i16 1, %select_ln39_10

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.51614:3  %select_ln39_12 = select i1 %icmp_ln39_6, i16 %add_ln42_6, i16 %select_ln39_10

]]></Node>
<StgValue><ssdm name="select_ln39_12"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln39_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.61610:2  %add_ln42_7 = add i16 %select_ln39_12, 1

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.61610:10  %select_ln39_14 = select i1 %icmp_ln39_7, i16 %add_ln42_7, i16 %select_ln39_12

]]></Node>
<StgValue><ssdm name="select_ln39_14"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.61610:14  br i1 %icmp_ln48, label %2, label %._crit_edge88

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.51614:6  %zext_ln37_7 = zext i16 %select_ln39_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_7"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:8  %l1_stripes_0_0_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_7"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:9  %l1_stripes_0_1_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_7"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:10  %l1_stripes_0_2_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_7"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:11  %l1_stripes_0_3_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_7"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:12  %l1_stripes_0_4_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_7"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:13  %l1_stripes_0_5_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_7"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:14  %l1_stripes_1_0_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_7"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:15  %l1_stripes_1_1_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_7"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:16  %l1_stripes_1_2_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_7"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:17  %l1_stripes_1_3_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_7"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:18  %l1_stripes_1_4_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_7"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:19  %l1_stripes_1_5_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_7"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:20  %l1_stripes_2_0_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_7"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:21  %l1_stripes_2_1_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_7"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:22  %l1_stripes_2_2_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_7"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:23  %l1_stripes_2_3_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_7"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:24  %l1_stripes_2_4_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_7"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51614:25  %l1_stripes_2_5_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_7"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch522017:0  store i8 %p_Result_7, i8* %l1_stripes_1_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
branch522017:1  br label %branch12012

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch512016:0  store i8 %p_Result_7, i8* %l1_stripes_1_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
branch512016:1  br label %branch12012

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch502015:0  store i8 %p_Result_7, i8* %l1_stripes_1_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
branch502015:1  br label %branch12012

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch492014:0  store i8 %p_Result_7, i8* %l1_stripes_1_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
branch492014:1  br label %branch12012

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch482013:0  store i8 %p_Result_7, i8* %l1_stripes_1_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
branch482013:1  br label %branch12012

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch532018:0  store i8 %p_Result_7, i8* %l1_stripes_1_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
branch532018:1  br label %branch12012

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch41697:0  store i8 %p_Result_7, i8* %l1_stripes_0_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
branch41697:1  br label %branch01692

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch31696:0  store i8 %p_Result_7, i8* %l1_stripes_0_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
branch31696:1  br label %branch01692

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch21695:0  store i8 %p_Result_7, i8* %l1_stripes_0_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
branch21695:1  br label %branch01692

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch11694:0  store i8 %p_Result_7, i8* %l1_stripes_0_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
branch11694:1  br label %branch01692

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch01693:0  store i8 %p_Result_7, i8* %l1_stripes_0_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
branch01693:1  br label %branch01692

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch51698:0  store i8 %p_Result_7, i8* %l1_stripes_0_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
branch51698:1  br label %branch01692

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch1002342:0  store i8 %p_Result_7, i8* %l1_stripes_2_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="-4"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
branch1002342:1  br label %branch22337

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch992341:0  store i8 %p_Result_7, i8* %l1_stripes_2_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="3"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
branch992341:1  br label %branch22337

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch982340:0  store i8 %p_Result_7, i8* %l1_stripes_2_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="2"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
branch982340:1  br label %branch22337

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch972339:0  store i8 %p_Result_7, i8* %l1_stripes_2_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="1"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
branch972339:1  br label %branch22337

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch962338:0  store i8 %p_Result_7, i8* %l1_stripes_2_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="0"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
branch962338:1  br label %branch22337

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch1012343:0  store i8 %p_Result_7, i8* %l1_stripes_2_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_1" val="!0"/>
<literal name="trunc_ln37_1" val="!1"/>
<literal name="trunc_ln37_1" val="!2"/>
<literal name="trunc_ln37_1" val="!3"/>
<literal name="trunc_ln37_1" val="!4"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
branch1012343:1  br label %branch22337

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge88:0  %l1_write_col_offset_1 = phi i1 [ true, %2 ], [ %or_ln39_6, %._crit_edge.61610 ], [ true, %4 ], [ false, %3 ]

]]></Node>
<StgValue><ssdm name="l1_write_col_offset_1"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
._crit_edge88:1  %l1_write_col_offset_2 = phi i16 [ 1, %2 ], [ %select_ln39_14, %._crit_edge.61610 ], [ 1, %4 ], [ 1, %3 ]

]]></Node>
<StgValue><ssdm name="l1_write_col_offset_2"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge88:4  br i1 %l1_write_col_offset_1, label %mergeST1, label %.new

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l1_write_col_offset_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST1:0  store i16 %l1_write_col_offset_2, i16* @l1_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l1_write_col_offset_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:1  br label %.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="607" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16">
<![CDATA[
hls_label_3:1  %l1_read_col_offset_l = load i16* @l1_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l1_read_col_offset_l"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="1">
<![CDATA[
hls_label_3:2  %zext_ln68 = zext i1 %trunc_ln68 to i16

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:12  %add_ln82 = add i16 %zext_ln68, %l1_read_col_offset_l

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="16">
<![CDATA[
hls_label_3:13  %zext_ln91 = zext i16 %add_ln82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:14  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:15  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:16  %l1_stripes_0_0_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_8"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:17  %l1_stripes_0_0_load = load i8* %l1_stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:18  %l1_stripes_0_1_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_8"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:19  %l1_stripes_0_1_load = load i8* %l1_stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:20  %l1_stripes_0_2_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_8"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:21  %l1_stripes_0_2_load = load i8* %l1_stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:22  %l1_stripes_0_3_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_8"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:23  %l1_stripes_0_3_load = load i8* %l1_stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:24  %l1_stripes_0_4_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_8"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:25  %l1_stripes_0_4_load = load i8* %l1_stripes_0_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:26  %l1_stripes_0_5_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_8"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:27  %l1_stripes_0_5_load = load i8* %l1_stripes_0_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:45  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:46  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:50  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:51  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:55  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:56  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:57  %l1_stripes_1_0_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_8"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:58  %l1_stripes_1_0_load = load i8* %l1_stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:59  %l1_stripes_1_1_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_8"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:60  %l1_stripes_1_1_load = load i8* %l1_stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:61  %l1_stripes_1_2_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_8"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:62  %l1_stripes_1_2_load = load i8* %l1_stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:63  %l1_stripes_1_3_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_8"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:64  %l1_stripes_1_3_load = load i8* %l1_stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:65  %l1_stripes_1_4_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_8"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:66  %l1_stripes_1_4_load = load i8* %l1_stripes_1_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:67  %l1_stripes_1_5_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_8"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:68  %l1_stripes_1_5_load = load i8* %l1_stripes_1_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:78  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:79  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:86  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:87  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:92  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="648" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:93  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:94  %l1_stripes_2_0_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_8"/></StgValue>
</operation>

<operation id="650" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:95  %l1_stripes_2_0_load = load i8* %l1_stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load"/></StgValue>
</operation>

<operation id="651" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:96  %l1_stripes_2_1_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_8"/></StgValue>
</operation>

<operation id="652" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:97  %l1_stripes_2_1_load = load i8* %l1_stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load"/></StgValue>
</operation>

<operation id="653" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:98  %l1_stripes_2_2_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_8"/></StgValue>
</operation>

<operation id="654" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:99  %l1_stripes_2_2_load = load i8* %l1_stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load"/></StgValue>
</operation>

<operation id="655" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:100  %l1_stripes_2_3_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_8"/></StgValue>
</operation>

<operation id="656" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:101  %l1_stripes_2_3_load = load i8* %l1_stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load"/></StgValue>
</operation>

<operation id="657" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:102  %l1_stripes_2_4_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_8"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:103  %l1_stripes_2_4_load = load i8* %l1_stripes_2_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load"/></StgValue>
</operation>

<operation id="659" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:104  %l1_stripes_2_5_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_8"/></StgValue>
</operation>

<operation id="660" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:105  %l1_stripes_2_5_load = load i8* %l1_stripes_2_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load"/></StgValue>
</operation>

<operation id="661" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:126  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="662" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:127  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:132  %add_ln82_1 = add i16 1, %add_ln82

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="664" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="16">
<![CDATA[
hls_label_3:133  %zext_ln91_4 = zext i16 %add_ln82_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="665" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:134  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:135  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:136  %l1_stripes_0_0_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_9"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:137  %l1_stripes_0_0_load_1 = load i8* %l1_stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:138  %l1_stripes_0_1_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_9"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:139  %l1_stripes_0_1_load_1 = load i8* %l1_stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:140  %l1_stripes_0_2_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_9"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:141  %l1_stripes_0_2_load_1 = load i8* %l1_stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:142  %l1_stripes_0_3_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_9"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:143  %l1_stripes_0_3_load_1 = load i8* %l1_stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:144  %l1_stripes_0_4_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_9"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:145  %l1_stripes_0_4_load_1 = load i8* %l1_stripes_0_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:146  %l1_stripes_0_5_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_9"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:147  %l1_stripes_0_5_load_1 = load i8* %l1_stripes_0_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:167  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:168  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:174  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:175  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:179  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:180  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:181  %l1_stripes_1_0_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_9"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:182  %l1_stripes_1_0_load_1 = load i8* %l1_stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:183  %l1_stripes_1_1_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_9"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:184  %l1_stripes_1_1_load_1 = load i8* %l1_stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:185  %l1_stripes_1_2_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_9"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:186  %l1_stripes_1_2_load_1 = load i8* %l1_stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:187  %l1_stripes_1_3_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_9"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:188  %l1_stripes_1_3_load_1 = load i8* %l1_stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:189  %l1_stripes_1_4_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_9"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:190  %l1_stripes_1_4_load_1 = load i8* %l1_stripes_1_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:191  %l1_stripes_1_5_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_9"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:192  %l1_stripes_1_5_load_1 = load i8* %l1_stripes_1_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:202  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:203  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:264  %add_ln82_2 = add i16 2, %add_ln82

]]></Node>
<StgValue><ssdm name="add_ln82_2"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="16">
<![CDATA[
hls_label_3:265  %zext_ln91_8 = zext i16 %add_ln82_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91_8"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:349  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:350  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:351  %l1_stripes_2_0_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_10"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:352  %l1_stripes_2_0_load_2 = load i8* %l1_stripes_2_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:353  %l1_stripes_2_1_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_10"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:354  %l1_stripes_2_1_load_2 = load i8* %l1_stripes_2_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:355  %l1_stripes_2_2_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_10"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:356  %l1_stripes_2_2_load_2 = load i8* %l1_stripes_2_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:357  %l1_stripes_2_3_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_10"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:358  %l1_stripes_2_3_load_2 = load i8* %l1_stripes_2_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:359  %l1_stripes_2_4_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_10"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:360  %l1_stripes_2_4_load_2 = load i8* %l1_stripes_2_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:361  %l1_stripes_2_5_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_10"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:362  %l1_stripes_2_5_load_2 = load i8* %l1_stripes_2_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader65.02783304733113575_ifconv:7  %add_ln146 = add i16 %l1_read_col_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader65.02783304733113575_ifconv:8  %icmp_ln147 = icmp eq i16 %add_ln146, 512

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader65.02783304733113575_ifconv:13  %select_ln147 = select i1 %icmp_ln147, i16 0, i16 %add_ln146

]]></Node>
<StgValue><ssdm name="select_ln147"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader65.02783304733113575_ifconv:14  store i16 %select_ln147, i16* @l1_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="719" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="8">
<![CDATA[
.new:0  %l1_read_row_offset_l = load i8* @l1_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_l"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="1">
<![CDATA[
hls_label_3:4  %zext_ln75 = zext i1 %tmp_179 to i8

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="3" op_0_bw="8">
<![CDATA[
hls_label_3:5  %trunc_ln75 = trunc i8 %l1_read_row_offset_l to i3

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="3" op_0_bw="1">
<![CDATA[
hls_label_3:6  %zext_ln75_1 = zext i1 %tmp_179 to i3

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:7  %add_ln75 = add i8 %zext_ln75, %l1_read_row_offset_l

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:8  %icmp_ln76 = icmp ugt i8 %add_ln75, 5

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:9  %add_ln78 = add i3 %zext_ln75_1, %trunc_ln75

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:10  %add_ln76 = add i3 2, %add_ln78

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_3:11  %select_ln76 = select i1 %icmp_ln76, i3 %add_ln76, i3 %add_ln78

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:17  %l1_stripes_0_0_load = load i8* %l1_stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:19  %l1_stripes_0_1_load = load i8* %l1_stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:21  %l1_stripes_0_2_load = load i8* %l1_stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:23  %l1_stripes_0_3_load = load i8* %l1_stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:25  %l1_stripes_0_4_load = load i8* %l1_stripes_0_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:27  %l1_stripes_0_5_load = load i8* %l1_stripes_0_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:38  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:39  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:58  %l1_stripes_1_0_load = load i8* %l1_stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:60  %l1_stripes_1_1_load = load i8* %l1_stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:62  %l1_stripes_1_2_load = load i8* %l1_stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:64  %l1_stripes_1_3_load = load i8* %l1_stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:66  %l1_stripes_1_4_load = load i8* %l1_stripes_1_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:68  %l1_stripes_1_5_load = load i8* %l1_stripes_1_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:95  %l1_stripes_2_0_load = load i8* %l1_stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:97  %l1_stripes_2_1_load = load i8* %l1_stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:99  %l1_stripes_2_2_load = load i8* %l1_stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:101  %l1_stripes_2_3_load = load i8* %l1_stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:103  %l1_stripes_2_4_load = load i8* %l1_stripes_2_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:105  %l1_stripes_2_5_load = load i8* %l1_stripes_2_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:112  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:113  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:119  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:120  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:137  %l1_stripes_0_0_load_1 = load i8* %l1_stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:139  %l1_stripes_0_1_load_1 = load i8* %l1_stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:141  %l1_stripes_0_2_load_1 = load i8* %l1_stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:143  %l1_stripes_0_3_load_1 = load i8* %l1_stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:145  %l1_stripes_0_4_load_1 = load i8* %l1_stripes_0_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:147  %l1_stripes_0_5_load_1 = load i8* %l1_stripes_0_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:159  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:160  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:182  %l1_stripes_1_0_load_1 = load i8* %l1_stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:184  %l1_stripes_1_1_load_1 = load i8* %l1_stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:186  %l1_stripes_1_2_load_1 = load i8* %l1_stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:188  %l1_stripes_1_3_load_1 = load i8* %l1_stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:190  %l1_stripes_1_4_load_1 = load i8* %l1_stripes_1_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:192  %l1_stripes_1_5_load_1 = load i8* %l1_stripes_1_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:215  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:216  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:220  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:221  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:222  %l1_stripes_2_0_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_9"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:223  %l1_stripes_2_0_load_1 = load i8* %l1_stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:224  %l1_stripes_2_1_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_9"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:225  %l1_stripes_2_1_load_1 = load i8* %l1_stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:226  %l1_stripes_2_2_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_9"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:227  %l1_stripes_2_2_load_1 = load i8* %l1_stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:228  %l1_stripes_2_3_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_9"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:229  %l1_stripes_2_3_load_1 = load i8* %l1_stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:230  %l1_stripes_2_4_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_9"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:231  %l1_stripes_2_4_load_1 = load i8* %l1_stripes_2_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:232  %l1_stripes_2_5_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_9"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:233  %l1_stripes_2_5_load_1 = load i8* %l1_stripes_2_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:245  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:246  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:258  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:259  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:266  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:267  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:268  %l1_stripes_0_0_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_10"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:269  %l1_stripes_0_0_load_2 = load i8* %l1_stripes_0_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:270  %l1_stripes_0_1_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_10"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:271  %l1_stripes_0_1_load_2 = load i8* %l1_stripes_0_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:272  %l1_stripes_0_2_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_10"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:273  %l1_stripes_0_2_load_2 = load i8* %l1_stripes_0_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:274  %l1_stripes_0_3_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_10"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:275  %l1_stripes_0_3_load_2 = load i8* %l1_stripes_0_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:276  %l1_stripes_0_4_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_10"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:277  %l1_stripes_0_4_load_2 = load i8* %l1_stripes_0_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:278  %l1_stripes_0_5_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_10"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:279  %l1_stripes_0_5_load_2 = load i8* %l1_stripes_0_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:286  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:287  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:293  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:294  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:301  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:302  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:303  %l1_stripes_1_0_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_10"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:304  %l1_stripes_1_0_load_2 = load i8* %l1_stripes_1_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:305  %l1_stripes_1_1_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_10"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:306  %l1_stripes_1_1_load_2 = load i8* %l1_stripes_1_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:307  %l1_stripes_1_2_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_10"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:308  %l1_stripes_1_2_load_2 = load i8* %l1_stripes_1_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:309  %l1_stripes_1_3_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_10"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:310  %l1_stripes_1_3_load_2 = load i8* %l1_stripes_1_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:311  %l1_stripes_1_4_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_10"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:312  %l1_stripes_1_4_load_2 = load i8* %l1_stripes_1_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:313  %l1_stripes_1_5_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_10"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:314  %l1_stripes_1_5_load_2 = load i8* %l1_stripes_1_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:327  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:328  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:337  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:338  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:352  %l1_stripes_2_0_load_2 = load i8* %l1_stripes_2_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:354  %l1_stripes_2_1_load_2 = load i8* %l1_stripes_2_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:356  %l1_stripes_2_2_load_2 = load i8* %l1_stripes_2_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:358  %l1_stripes_2_3_load_2 = load i8* %l1_stripes_2_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:360  %l1_stripes_2_4_load_2 = load i8* %l1_stripes_2_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:362  %l1_stripes_2_5_load_2 = load i8* %l1_stripes_2_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:373  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:374  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:389  %select_ln75 = select i1 %tmp_179, i8 2, i8 1

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:390  %add_ln75_1 = add i8 %l1_read_row_offset_l, %select_ln75

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:391  %icmp_ln76_1 = icmp ugt i8 %add_ln75_1, 5

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:392  %add_ln78_3 = add i3 1, %trunc_ln75

]]></Node>
<StgValue><ssdm name="add_ln78_3"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:393  %add_ln78_1 = add i3 %zext_ln75_1, %add_ln78_3

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:394  %add_ln76_1 = add i3 2, %add_ln78_1

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="836" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_3:395  %select_ln76_1 = select i1 %icmp_ln76_1, i3 %add_ln76_1, i3 %add_ln78_1

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>

<operation id="837" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:396  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="838" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:397  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="839" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:404  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="840" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:405  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="841" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:410  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="842" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:411  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="843" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:416  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="844" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:417  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="845" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:421  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="846" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:422  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:428  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:429  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:442  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="850" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:443  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="851" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:455  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="852" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:456  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="853" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:483  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="854" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:484  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="855" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:500  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="856" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:501  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="857" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:507  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="858" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:508  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="859" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:524  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="860" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:525  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="861" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:533  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="862" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:534  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="863" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:538  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="864" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:539  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="865" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:556  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="866" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:557  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="867" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:563  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="868" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:564  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="869" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:568  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="870" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:569  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="871" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:582  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="872" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:583  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="873" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:627  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="874" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:628  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="875" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:677  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="876" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:678  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="877" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_3:682  %or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %tmp_179)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="878" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="8" op_0_bw="2">
<![CDATA[
hls_label_3:683  %zext_ln75_2 = zext i2 %or_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="879" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:684  %zext_ln75_3 = zext i2 %or_ln to i3

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="880" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:685  %add_ln75_2 = add i8 %zext_ln75_2, %l1_read_row_offset_l

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="881" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:686  %icmp_ln76_2 = icmp ugt i8 %add_ln75_2, 5

]]></Node>
<StgValue><ssdm name="icmp_ln76_2"/></StgValue>
</operation>

<operation id="882" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:687  %add_ln78_2 = add i3 %zext_ln75_3, %trunc_ln75

]]></Node>
<StgValue><ssdm name="add_ln78_2"/></StgValue>
</operation>

<operation id="883" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:688  %add_ln76_2 = add i3 2, %add_ln78_2

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="884" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_3:689  %select_ln76_2 = select i1 %icmp_ln76_2, i3 %add_ln76_2, i3 %add_ln78_2

]]></Node>
<StgValue><ssdm name="select_ln76_2"/></StgValue>
</operation>

<operation id="885" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:698  %tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="886" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:699  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="887" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:706  %tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="888" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:707  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="889" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:728  %tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="890" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:729  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="891" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:758  %tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="892" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:759  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="893" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:770  %tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="894" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:771  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="895" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:28  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load, i8 %l1_stripes_0_1_load, i8 %l1_stripes_0_2_load, i8 %l1_stripes_0_3_load, i8 %l1_stripes_0_4_load, i8 %l1_stripes_0_5_load, i3 %select_ln76)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="12" op_0_bw="8">
<![CDATA[
hls_label_3:29  %zext_ln91_1 = zext i8 %tmp_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:30  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:31  %zext_ln91_2 = zext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:32  %shl_ln91_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_1"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="13" op_0_bw="9">
<![CDATA[
hls_label_3:33  %zext_ln91_3 = zext i9 %shl_ln91_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:34  %zext_ln91_5 = zext i9 %shl_ln91_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_5"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:35  %sub_ln91 = sub i12 %zext_ln91_2, %zext_ln91_5

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:36  %sext_ln91 = sext i12 %sub_ln91 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:37  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:40  %shl_ln91_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_2"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:41  %zext_ln91_6 = zext i12 %shl_ln91_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_6"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:42  %sub_ln91_1 = sub i13 %zext_ln91_6, %zext_ln91_3

]]></Node>
<StgValue><ssdm name="sub_ln91_1"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:47  %sub_ln91_2 = sub i12 %zext_ln91_5, %zext_ln91_2

]]></Node>
<StgValue><ssdm name="sub_ln91_2"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:48  %sext_ln91_2 = sext i12 %sub_ln91_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_2"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:49  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:52  %sub_ln91_3 = sub i12 %zext_ln91_2, %zext_ln91_1

]]></Node>
<StgValue><ssdm name="sub_ln91_3"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:53  %sext_ln91_3 = sext i12 %sub_ln91_3 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_3"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:54  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:69  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load, i8 %l1_stripes_1_1_load, i8 %l1_stripes_1_2_load, i8 %l1_stripes_1_3_load, i8 %l1_stripes_1_4_load, i8 %l1_stripes_1_5_load, i3 %select_ln76)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="12" op_0_bw="8">
<![CDATA[
hls_label_3:70  %zext_ln91_7 = zext i8 %tmp_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_7"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:71  %shl_ln91_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_6, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_3"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:72  %zext_ln91_9 = zext i12 %shl_ln91_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_9"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:73  %shl_ln91_4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_6, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_4"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="13" op_0_bw="10">
<![CDATA[
hls_label_3:74  %zext_ln91_10 = zext i10 %shl_ln91_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_10"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:75  %sub_ln91_4 = sub i13 %zext_ln91_10, %zext_ln91_9

]]></Node>
<StgValue><ssdm name="sub_ln91_4"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="15" op_0_bw="13">
<![CDATA[
hls_label_3:76  %sext_ln91_4 = sext i13 %sub_ln91_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln91_4"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:77  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:80  %shl_ln91_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_6, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_5"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="14" op_0_bw="9">
<![CDATA[
hls_label_3:81  %zext_ln91_11 = zext i9 %shl_ln91_5 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_11"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:82  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:88  %shl_ln91_6 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_6, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_6"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:89  %zext_ln91_12 = zext i11 %shl_ln91_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_12"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:90  %sub_ln91_5 = sub i12 %zext_ln91_12, %zext_ln91_7

]]></Node>
<StgValue><ssdm name="sub_ln91_5"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:91  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:106  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load, i8 %l1_stripes_2_1_load, i8 %l1_stripes_2_2_load, i8 %l1_stripes_2_3_load, i8 %l1_stripes_2_4_load, i8 %l1_stripes_2_5_load, i3 %select_ln76)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:107  %zext_ln91_13 = zext i8 %tmp_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_13"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:108  %shl_ln91_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_7"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="14" op_0_bw="9">
<![CDATA[
hls_label_3:109  %zext_ln91_14 = zext i9 %shl_ln91_7 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_14"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:110  %zext_ln91_15 = zext i9 %shl_ln91_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_15"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:111  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:114  %tmp_172 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_10, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:115  %zext_ln91_16 = zext i12 %tmp_172 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_16"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:116  %sub_ln91_51 = sub i13 %zext_ln91_13, %zext_ln91_16

]]></Node>
<StgValue><ssdm name="sub_ln91_51"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:121  %shl_ln91_8 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_8"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:122  %zext_ln91_17 = zext i11 %shl_ln91_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_17"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:123  %sub_ln91_6 = sub i12 %zext_ln91_15, %zext_ln91_17

]]></Node>
<StgValue><ssdm name="sub_ln91_6"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:128  %shl_ln91_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_10, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_s"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="13" op_0_bw="10">
<![CDATA[
hls_label_3:129  %zext_ln91_18 = zext i10 %shl_ln91_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_18"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:130  %sub_ln91_7 = sub i13 %zext_ln91_16, %zext_ln91_18

]]></Node>
<StgValue><ssdm name="sub_ln91_7"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:131  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:148  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_1, i8 %l1_stripes_0_1_load_1, i8 %l1_stripes_0_2_load_1, i8 %l1_stripes_0_3_load_1, i8 %l1_stripes_0_4_load_1, i8 %l1_stripes_0_5_load_1, i3 %select_ln76)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="11" op_0_bw="8">
<![CDATA[
hls_label_3:149  %zext_ln91_19 = zext i8 %tmp_15 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_19"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:150  %shl_ln91_9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_15, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_9"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:151  %zext_ln91_20 = zext i12 %shl_ln91_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_20"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:152  %shl_ln91_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_15, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_10"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:153  %zext_ln91_21 = zext i9 %shl_ln91_10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_21"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="13" op_0_bw="9">
<![CDATA[
hls_label_3:154  %zext_ln91_22 = zext i9 %shl_ln91_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_22"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:155  %sub_ln91_8 = sub i13 %zext_ln91_20, %zext_ln91_22

]]></Node>
<StgValue><ssdm name="sub_ln91_8"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:156  %sext_ln91_7 = sext i13 %sub_ln91_8 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_7"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:157  %add_ln92 = add i14 %sext_ln91_7, %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:158  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:161  %shl_ln91_11 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_15, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_11"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="13" op_0_bw="10">
<![CDATA[
hls_label_3:162  %zext_ln91_23 = zext i10 %shl_ln91_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_23"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="11" op_0_bw="10">
<![CDATA[
hls_label_3:163  %zext_ln91_24 = zext i10 %shl_ln91_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_24"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:164  %sub_ln91_9 = sub i11 %zext_ln91_24, %zext_ln91_19

]]></Node>
<StgValue><ssdm name="sub_ln91_9"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:169  %shl_ln91_12 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_15, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_12"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:170  %zext_ln91_25 = zext i11 %shl_ln91_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_25"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:171  %sub_ln91_10 = sub i12 %zext_ln91_21, %zext_ln91_25

]]></Node>
<StgValue><ssdm name="sub_ln91_10"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:172  %sext_ln91_9 = sext i12 %sub_ln91_10 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_9"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:173  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:176  %sub_ln91_11 = sub i13 %zext_ln91_23, %zext_ln91_20

]]></Node>
<StgValue><ssdm name="sub_ln91_11"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:177  %sext_ln91_10 = sext i13 %sub_ln91_11 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_10"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:178  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:193  %tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_1, i8 %l1_stripes_1_1_load_1, i8 %l1_stripes_1_2_load_1, i8 %l1_stripes_1_3_load_1, i8 %l1_stripes_1_4_load_1, i8 %l1_stripes_1_5_load_1, i3 %select_ln76)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:194  %zext_ln91_26 = zext i8 %tmp_20 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_26"/></StgValue>
</operation>

<operation id="971" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:195  %shl_ln91_13 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_20, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_13"/></StgValue>
</operation>

<operation id="972" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:196  %zext_ln91_28 = zext i11 %shl_ln91_13 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_28"/></StgValue>
</operation>

<operation id="973" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:197  %sub_ln91_12 = sub i12 0, %zext_ln91_28

]]></Node>
<StgValue><ssdm name="sub_ln91_12"/></StgValue>
</operation>

<operation id="974" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:198  %sext_ln91_11 = sext i12 %sub_ln91_12 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_11"/></StgValue>
</operation>

<operation id="975" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:199  %sub_ln91_13 = sub i13 %sext_ln91_11, %zext_ln91_26

]]></Node>
<StgValue><ssdm name="sub_ln91_13"/></StgValue>
</operation>

<operation id="976" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:200  %sext_ln91_12 = sext i13 %sub_ln91_13 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_12"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:201  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:204  %shl_ln91_14 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_20, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_14"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:205  %zext_ln91_29 = zext i12 %shl_ln91_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_29"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:206  %shl_ln91_15 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_20, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_15"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="10">
<![CDATA[
hls_label_3:207  %zext_ln91_30 = zext i10 %shl_ln91_15 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_30"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="13" op_0_bw="10">
<![CDATA[
hls_label_3:208  %zext_ln91_31 = zext i10 %shl_ln91_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_31"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:209  %sub_ln91_14 = sub i13 %zext_ln91_29, %zext_ln91_31

]]></Node>
<StgValue><ssdm name="sub_ln91_14"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:210  %sext_ln91_13 = sext i13 %sub_ln91_14 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_13"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:211  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:217  %sub_ln92 = sub i12 %sub_ln91_5, %zext_ln91_30

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:223  %l1_stripes_2_0_load_1 = load i8* %l1_stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:225  %l1_stripes_2_1_load_1 = load i8* %l1_stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:227  %l1_stripes_2_2_load_1 = load i8* %l1_stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:229  %l1_stripes_2_3_load_1 = load i8* %l1_stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:231  %l1_stripes_2_4_load_1 = load i8* %l1_stripes_2_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:233  %l1_stripes_2_5_load_1 = load i8* %l1_stripes_2_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:234  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_1, i8 %l1_stripes_2_1_load_1, i8 %l1_stripes_2_2_load_1, i8 %l1_stripes_2_3_load_1, i8 %l1_stripes_2_4_load_1, i8 %l1_stripes_2_5_load_1, i3 %select_ln76)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:253  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:254  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:269  %l1_stripes_0_0_load_2 = load i8* %l1_stripes_0_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:271  %l1_stripes_0_1_load_2 = load i8* %l1_stripes_0_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:273  %l1_stripes_0_2_load_2 = load i8* %l1_stripes_0_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:275  %l1_stripes_0_3_load_2 = load i8* %l1_stripes_0_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:277  %l1_stripes_0_4_load_2 = load i8* %l1_stripes_0_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:279  %l1_stripes_0_5_load_2 = load i8* %l1_stripes_0_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:280  %tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_2, i8 %l1_stripes_0_1_load_2, i8 %l1_stripes_0_2_load_2, i8 %l1_stripes_0_3_load_2, i8 %l1_stripes_0_4_load_2, i8 %l1_stripes_0_5_load_2, i3 %select_ln76)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:304  %l1_stripes_1_0_load_2 = load i8* %l1_stripes_1_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:306  %l1_stripes_1_1_load_2 = load i8* %l1_stripes_1_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:308  %l1_stripes_1_2_load_2 = load i8* %l1_stripes_1_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:310  %l1_stripes_1_3_load_2 = load i8* %l1_stripes_1_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:312  %l1_stripes_1_4_load_2 = load i8* %l1_stripes_1_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_3:314  %l1_stripes_1_5_load_2 = load i8* %l1_stripes_1_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:315  %tmp_35 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_2, i8 %l1_stripes_1_1_load_2, i8 %l1_stripes_1_2_load_2, i8 %l1_stripes_1_3_load_2, i8 %l1_stripes_1_4_load_2, i8 %l1_stripes_1_5_load_2, i3 %select_ln76)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:342  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:343  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:363  %tmp_40 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_2, i8 %l1_stripes_2_1_load_2, i8 %l1_stripes_2_2_load_2, i8 %l1_stripes_2_3_load_2, i8 %l1_stripes_2_4_load_2, i8 %l1_stripes_2_5_load_2, i3 %select_ln76)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:364  %zext_ln91_47 = zext i8 %tmp_40 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_47"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:365  %shl_ln91_25 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_40, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_25"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="14" op_0_bw="11">
<![CDATA[
hls_label_3:366  %zext_ln91_48 = zext i11 %shl_ln91_25 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_48"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:367  %zext_ln91_49 = zext i11 %shl_ln91_25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_49"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:368  %sub_ln91_19 = sub i12 0, %zext_ln91_49

]]></Node>
<StgValue><ssdm name="sub_ln91_19"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:369  %sext_ln91_19 = sext i12 %sub_ln91_19 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_19"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:370  %sub_ln91_20 = sub i13 %sext_ln91_19, %zext_ln91_47

]]></Node>
<StgValue><ssdm name="sub_ln91_20"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:371  %sext_ln91_20 = sext i13 %sub_ln91_20 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_20"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:372  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:382  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1023" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:383  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1024" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:423  %tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load, i8 %l1_stripes_1_1_load, i8 %l1_stripes_1_2_load, i8 %l1_stripes_1_3_load, i8 %l1_stripes_1_4_load, i8 %l1_stripes_1_5_load, i3 %select_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1025" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:434  %add_ln92_8 = add i14 %sext_ln91_13, %zext_ln91_11

]]></Node>
<StgValue><ssdm name="add_ln92_8"/></StgValue>
</operation>

<operation id="1026" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:449  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1027" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:450  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1028" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:457  %tmp_55 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load, i8 %l1_stripes_2_1_load, i8 %l1_stripes_2_2_load, i8 %l1_stripes_2_3_load, i8 %l1_stripes_2_4_load, i8 %l1_stripes_2_5_load, i3 %select_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1029" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:467  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1030" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:468  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:492  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1032" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:493  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1033" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:512  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1034" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:513  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1035" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:514  %tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_1, i8 %l1_stripes_1_1_load_1, i8 %l1_stripes_1_2_load_1, i8 %l1_stripes_1_3_load_1, i8 %l1_stripes_1_4_load_1, i8 %l1_stripes_1_5_load_1, i3 %select_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1036" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:520  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1037" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:521  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1038" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:549  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1039" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:550  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1040" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:593  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1041" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:594  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1042" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:599  %add_ln92_17 = add i14 %sext_ln91_10, %sext_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln92_17"/></StgValue>
</operation>

<operation id="1043" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:606  %tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1044" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:607  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1045" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:608  %tmp_80 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_2, i8 %l1_stripes_1_1_load_2, i8 %l1_stripes_1_2_load_2, i8 %l1_stripes_1_3_load_2, i8 %l1_stripes_1_4_load_2, i8 %l1_stripes_1_5_load_2, i3 %select_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1046" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:618  %tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1047" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:619  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1048" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:637  %tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1049" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:638  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1050" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:647  %tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1051" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:648  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1052" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:649  %tmp_85 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_2, i8 %l1_stripes_2_1_load_2, i8 %l1_stripes_2_2_load_2, i8 %l1_stripes_2_3_load_2, i8 %l1_stripes_2_4_load_2, i8 %l1_stripes_2_5_load_2, i3 %select_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1053" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:667  %tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1054" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:668  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1055" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:672  %tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1056" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:673  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1057" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:690  %tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1058" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:691  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1059" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:716  %tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:717  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:722  %tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:723  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:739  %tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:740  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:741  %tmp_100 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load, i8 %l1_stripes_2_1_load, i8 %l1_stripes_2_2_load, i8 %l1_stripes_2_3_load, i8 %l1_stripes_2_4_load, i8 %l1_stripes_2_5_load, i3 %select_ln76_2)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:747  %tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:748  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:753  %tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:754  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:763  %tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:764  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:765  %tmp_105 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_1, i8 %l1_stripes_0_1_load_1, i8 %l1_stripes_0_2_load_1, i8 %l1_stripes_0_3_load_1, i8 %l1_stripes_0_4_load_1, i8 %l1_stripes_0_5_load_1, i3 %select_ln76_2)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:775  %tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:776  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:781  %add_ln92_32 = add i13 %sext_ln91_9, %sext_ln91_2

]]></Node>
<StgValue><ssdm name="add_ln92_32"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:797  %tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:798  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:801  %tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:802  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1080" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:808  %tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1081" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:809  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1082" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:819  %tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1083" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:820  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1084" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:826  %tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1085" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:827  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1086" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:828  %tmp_115 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_1, i8 %l1_stripes_2_1_load_1, i8 %l1_stripes_2_2_load_1, i8 %l1_stripes_2_3_load_1, i8 %l1_stripes_2_4_load_1, i8 %l1_stripes_2_5_load_1, i3 %select_ln76_2)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1087" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:841  %tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1088" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:842  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1089" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:849  %tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1090" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:850  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1091" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:863  %tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1092" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:864  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1093" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:875  %tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1094" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:876  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1095" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:881  %tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1096" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:882  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1097" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:885  %tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1098" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:886  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1099" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:892  %tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:893  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:901  %tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:902  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:906  %tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:907  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:914  %tmp_129 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:915  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:925  %tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:926  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:932  %tmp_132 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:933  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:938  %tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:939  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:43  %sext_ln91_1 = sext i13 %sub_ln91_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_1"/></StgValue>
</operation>

<operation id="1114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:44  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="1115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:117  %sext_ln91_5 = sext i13 %sub_ln91_51 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_5"/></StgValue>
</operation>

<operation id="1116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:118  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:124  %sext_ln91_6 = sext i12 %sub_ln91_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_6"/></StgValue>
</operation>

<operation id="1118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:125  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="13" op_0_bw="11">
<![CDATA[
hls_label_3:165  %sext_ln91_8 = sext i11 %sub_ln91_9 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_8"/></StgValue>
</operation>

<operation id="1120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:166  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:218  %sext_ln92 = sext i12 %sub_ln92 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="1122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:219  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:235  %zext_ln91_32 = zext i8 %tmp_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_32"/></StgValue>
</operation>

<operation id="1124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="8">
<![CDATA[
hls_label_3:236  %zext_ln91_33 = zext i8 %tmp_25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_33"/></StgValue>
</operation>

<operation id="1125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:237  %shl_ln91_16 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_25, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_16"/></StgValue>
</operation>

<operation id="1126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:238  %zext_ln91_34 = zext i12 %shl_ln91_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_34"/></StgValue>
</operation>

<operation id="1127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:239  %shl_ln91_17 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_25, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_17"/></StgValue>
</operation>

<operation id="1128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="13" op_0_bw="10">
<![CDATA[
hls_label_3:240  %zext_ln91_35 = zext i10 %shl_ln91_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_35"/></StgValue>
</operation>

<operation id="1129" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:241  %sub_ln91_15 = sub i13 %zext_ln91_35, %zext_ln91_34

]]></Node>
<StgValue><ssdm name="sub_ln91_15"/></StgValue>
</operation>

<operation id="1130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:242  %sext_ln91_14 = sext i13 %sub_ln91_15 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_14"/></StgValue>
</operation>

<operation id="1131" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:243  %sub_ln92_1 = sub i14 %sext_ln91_14, %zext_ln91_14

]]></Node>
<StgValue><ssdm name="sub_ln92_1"/></StgValue>
</operation>

<operation id="1132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:244  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:247  %tmp_173 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_25, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:248  %zext_ln91_36 = zext i11 %tmp_173 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_36"/></StgValue>
</operation>

<operation id="1135" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:249  %sub_ln91_52 = sub i12 %zext_ln91_33, %zext_ln91_36

]]></Node>
<StgValue><ssdm name="sub_ln91_52"/></StgValue>
</operation>

<operation id="1136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:250  %sext_ln91_15 = sext i12 %sub_ln91_52 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_15"/></StgValue>
</operation>

<operation id="1137" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:251  %add_ln92_1 = add i14 %sext_ln91_15, %sext_ln91_5

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="1138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:252  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1139" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:260  %mul_ln91 = mul i13 -11, %zext_ln91_32

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="1140" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:261  %add_ln92_2 = add i13 %mul_ln91, %sub_ln91_7

]]></Node>
<StgValue><ssdm name="add_ln92_2"/></StgValue>
</operation>

<operation id="1141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:262  %sext_ln92_1 = sext i13 %add_ln92_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="1142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:263  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:281  %zext_ln91_38 = zext i8 %tmp_30 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_38"/></StgValue>
</operation>

<operation id="1144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:282  %shl_ln91_19 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_30, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_19"/></StgValue>
</operation>

<operation id="1145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:283  %zext_ln91_39 = zext i12 %shl_ln91_19 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_39"/></StgValue>
</operation>

<operation id="1146" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:284  %sub_ln92_2 = sub i14 %add_ln92, %zext_ln91_39

]]></Node>
<StgValue><ssdm name="sub_ln92_2"/></StgValue>
</operation>

<operation id="1147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:285  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_29)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1148" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:288  %mul_ln91_1 = mul i13 -11, %zext_ln91_38

]]></Node>
<StgValue><ssdm name="mul_ln91_1"/></StgValue>
</operation>

<operation id="1149" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:289  %add_ln92_3 = add i13 %mul_ln91_1, %sext_ln91_8

]]></Node>
<StgValue><ssdm name="add_ln92_3"/></StgValue>
</operation>

<operation id="1150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:290  %sext_ln92_2 = sext i13 %add_ln92_3 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_2"/></StgValue>
</operation>

<operation id="1151" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:291  %add_ln92_4 = add i14 %sext_ln91_1, %sext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_4"/></StgValue>
</operation>

<operation id="1152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:292  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:295  %shl_ln91_20 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_30, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_20"/></StgValue>
</operation>

<operation id="1154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:296  %zext_ln91_40 = zext i11 %shl_ln91_20 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_40"/></StgValue>
</operation>

<operation id="1155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:297  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="12" op_0_bw="8">
<![CDATA[
hls_label_3:316  %zext_ln91_41 = zext i8 %tmp_35 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_41"/></StgValue>
</operation>

<operation id="1157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:317  %shl_ln91_21 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_35, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_21"/></StgValue>
</operation>

<operation id="1158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:318  %zext_ln91_42 = zext i11 %shl_ln91_21 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_42"/></StgValue>
</operation>

<operation id="1159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:319  %shl_ln91_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_35, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_22"/></StgValue>
</operation>

<operation id="1160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:320  %zext_ln91_43 = zext i9 %shl_ln91_22 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_43"/></StgValue>
</operation>

<operation id="1161" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:321  %sub_ln91_16 = sub i12 %zext_ln91_43, %zext_ln91_42

]]></Node>
<StgValue><ssdm name="sub_ln91_16"/></StgValue>
</operation>

<operation id="1162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:322  %sext_ln91_16 = sext i12 %sub_ln91_16 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_16"/></StgValue>
</operation>

<operation id="1163" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:323  %add_ln92_5 = add i14 %sext_ln91_16, %sext_ln91_12

]]></Node>
<StgValue><ssdm name="add_ln92_5"/></StgValue>
</operation>

<operation id="1164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:324  %sext_ln92_3 = sext i14 %add_ln92_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_3"/></StgValue>
</operation>

<operation id="1165" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:325  %add_ln92_6 = add i15 %sext_ln91_4, %sext_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_6"/></StgValue>
</operation>

<operation id="1166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:326  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:329  %shl_ln91_23 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_35, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_23"/></StgValue>
</operation>

<operation id="1168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:330  %zext_ln91_44 = zext i12 %shl_ln91_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_44"/></StgValue>
</operation>

<operation id="1169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:331  %shl_ln91_24 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_35, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_24"/></StgValue>
</operation>

<operation id="1170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="12" op_0_bw="10">
<![CDATA[
hls_label_3:332  %zext_ln91_45 = zext i10 %shl_ln91_24 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_45"/></StgValue>
</operation>

<operation id="1171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="13" op_0_bw="10">
<![CDATA[
hls_label_3:333  %zext_ln91_46 = zext i10 %shl_ln91_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_46"/></StgValue>
</operation>

<operation id="1172" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:334  %sub_ln91_17 = sub i13 %zext_ln91_44, %zext_ln91_46

]]></Node>
<StgValue><ssdm name="sub_ln91_17"/></StgValue>
</operation>

<operation id="1173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:335  %sext_ln91_17 = sext i13 %sub_ln91_17 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_17"/></StgValue>
</operation>

<operation id="1174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:336  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_36)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1175" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:339  %sub_ln92_3 = sub i12 %zext_ln91_28, %zext_ln91_45

]]></Node>
<StgValue><ssdm name="sub_ln92_3"/></StgValue>
</operation>

<operation id="1176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:340  %sext_ln92_4 = sext i12 %sub_ln92_3 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_4"/></StgValue>
</operation>

<operation id="1177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:341  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1178" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:344  %sub_ln91_18 = sub i12 %zext_ln91_42, %zext_ln91_41

]]></Node>
<StgValue><ssdm name="sub_ln91_18"/></StgValue>
</operation>

<operation id="1179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:345  %sext_ln91_18 = sext i12 %sub_ln91_18 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_18"/></StgValue>
</operation>

<operation id="1180" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:346  %add_ln92_7 = add i13 %sext_ln91_18, %sext_ln92

]]></Node>
<StgValue><ssdm name="add_ln92_7"/></StgValue>
</operation>

<operation id="1181" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:375  %sub_ln92_4 = sub i14 %add_ln92_1, %zext_ln91_48

]]></Node>
<StgValue><ssdm name="sub_ln92_4"/></StgValue>
</operation>

<operation id="1182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:376  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_41)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:377  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:378  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:384  %shl_ln91_26 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_40, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_26"/></StgValue>
</operation>

<operation id="1186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:385  %zext_ln91_51 = zext i12 %shl_ln91_26 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_51"/></StgValue>
</operation>

<operation id="1187" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:386  %sub_ln92_5 = sub i14 %sext_ln92_1, %zext_ln91_51

]]></Node>
<StgValue><ssdm name="sub_ln92_5"/></StgValue>
</operation>

<operation id="1188" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:398  %tmp_45 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load, i8 %l1_stripes_0_1_load, i8 %l1_stripes_0_2_load, i8 %l1_stripes_0_3_load, i8 %l1_stripes_0_4_load, i8 %l1_stripes_0_5_load, i3 %select_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:399  %zext_ln91_52 = zext i8 %tmp_45 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_52"/></StgValue>
</operation>

<operation id="1190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="11" op_0_bw="8">
<![CDATA[
hls_label_3:400  %zext_ln91_53 = zext i8 %tmp_45 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_53"/></StgValue>
</operation>

<operation id="1191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:401  %shl_ln91_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_45, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_27"/></StgValue>
</operation>

<operation id="1192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="9">
<![CDATA[
hls_label_3:402  %zext_ln91_54 = zext i9 %shl_ln91_27 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_54"/></StgValue>
</operation>

<operation id="1193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:403  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:406  %shl_ln91_28 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_45, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_28"/></StgValue>
</operation>

<operation id="1195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="14" op_0_bw="10">
<![CDATA[
hls_label_3:407  %zext_ln91_55 = zext i10 %shl_ln91_28 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_55"/></StgValue>
</operation>

<operation id="1196" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:408  %sub_ln92_6 = sub i14 %add_ln92_4, %zext_ln91_55

]]></Node>
<StgValue><ssdm name="sub_ln92_6"/></StgValue>
</operation>

<operation id="1197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:409  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_46)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="11" op_0_bw="10">
<![CDATA[
hls_label_3:412  %zext_ln91_56 = zext i10 %shl_ln91_28 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_56"/></StgValue>
</operation>

<operation id="1199" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:413  %sub_ln91_53 = sub i11 %zext_ln91_53, %zext_ln91_56

]]></Node>
<StgValue><ssdm name="sub_ln91_53"/></StgValue>
</operation>

<operation id="1200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:414  %sext_ln91_21 = sext i11 %sub_ln91_53 to i12

]]></Node>
<StgValue><ssdm name="sext_ln91_21"/></StgValue>
</operation>

<operation id="1201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:415  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_47)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1202" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:418  %mul_ln91_3 = mul i13 13, %zext_ln91_52

]]></Node>
<StgValue><ssdm name="mul_ln91_3"/></StgValue>
</operation>

<operation id="1203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:419  %zext_ln91_57 = zext i13 %mul_ln91_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_57"/></StgValue>
</operation>

<operation id="1204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:420  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_48)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="11" op_0_bw="8">
<![CDATA[
hls_label_3:424  %zext_ln92 = zext i8 %tmp_50 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="1206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="15" op_0_bw="8">
<![CDATA[
hls_label_3:425  %zext_ln92_1 = zext i8 %tmp_50 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="1207" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:426  %sub_ln92_7 = sub i15 %add_ln92_6, %zext_ln92_1

]]></Node>
<StgValue><ssdm name="sub_ln92_7"/></StgValue>
</operation>

<operation id="1208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:427  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:430  %shl_ln91_29 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_50, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_29"/></StgValue>
</operation>

<operation id="1210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:431  %zext_ln91_58 = zext i11 %shl_ln91_29 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_58"/></StgValue>
</operation>

<operation id="1211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:432  %shl_ln91_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_50, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_30"/></StgValue>
</operation>

<operation id="1212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:433  %zext_ln91_59 = zext i9 %shl_ln91_30 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_59"/></StgValue>
</operation>

<operation id="1213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:435  %sext_ln92_7 = sext i14 %add_ln92_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_7"/></StgValue>
</operation>

<operation id="1214" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:436  %add_ln92_9 = add i12 %zext_ln91_58, %zext_ln91_59

]]></Node>
<StgValue><ssdm name="add_ln92_9"/></StgValue>
</operation>

<operation id="1215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:437  %zext_ln92_2 = zext i12 %add_ln92_9 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="1216" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:438  %add_ln92_10 = add i14 %sext_ln91_17, %zext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_10"/></StgValue>
</operation>

<operation id="1217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:439  %sext_ln92_8 = sext i14 %add_ln92_10 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_8"/></StgValue>
</operation>

<operation id="1218" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:440  %add_ln92_11 = add i15 %sext_ln92_7, %sext_ln92_8

]]></Node>
<StgValue><ssdm name="add_ln92_11"/></StgValue>
</operation>

<operation id="1219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:441  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_51)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:444  %shl_ln91_31 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_50, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_31"/></StgValue>
</operation>

<operation id="1221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="11" op_0_bw="10">
<![CDATA[
hls_label_3:445  %zext_ln91_60 = zext i10 %shl_ln91_31 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_60"/></StgValue>
</operation>

<operation id="1222" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:446  %sub_ln91_21 = sub i11 %zext_ln91_60, %zext_ln92

]]></Node>
<StgValue><ssdm name="sub_ln91_21"/></StgValue>
</operation>

<operation id="1223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="13" op_0_bw="11">
<![CDATA[
hls_label_3:447  %sext_ln91_22 = sext i11 %sub_ln91_21 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_22"/></StgValue>
</operation>

<operation id="1224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:448  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:458  %zext_ln91_62 = zext i8 %tmp_55 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_62"/></StgValue>
</operation>

<operation id="1226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="11" op_0_bw="8">
<![CDATA[
hls_label_3:459  %zext_ln91_63 = zext i8 %tmp_55 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_63"/></StgValue>
</operation>

<operation id="1227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:460  %shl_ln91_33 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_55, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_33"/></StgValue>
</operation>

<operation id="1228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:461  %zext_ln91_64 = zext i11 %shl_ln91_33 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_64"/></StgValue>
</operation>

<operation id="1229" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:462  %sub_ln91_22 = sub i12 0, %zext_ln91_64

]]></Node>
<StgValue><ssdm name="sub_ln91_22"/></StgValue>
</operation>

<operation id="1230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:463  %sext_ln91_23 = sext i12 %sub_ln91_22 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_23"/></StgValue>
</operation>

<operation id="1231" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:464  %sub_ln91_23 = sub i13 %sext_ln91_23, %zext_ln91_62

]]></Node>
<StgValue><ssdm name="sub_ln91_23"/></StgValue>
</operation>

<operation id="1232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:465  %sext_ln91_24 = sext i13 %sub_ln91_23 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_24"/></StgValue>
</operation>

<operation id="1233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:466  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_54)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:469  %shl_ln91_34 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_55, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_34"/></StgValue>
</operation>

<operation id="1235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="14" op_0_bw="10">
<![CDATA[
hls_label_3:470  %zext_ln91_65 = zext i10 %shl_ln91_34 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_65"/></StgValue>
</operation>

<operation id="1236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="11" op_0_bw="10">
<![CDATA[
hls_label_3:471  %zext_ln91_66 = zext i10 %shl_ln91_34 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_66"/></StgValue>
</operation>

<operation id="1237" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:472  %sub_ln91_24 = sub i11 %zext_ln91_66, %zext_ln91_63

]]></Node>
<StgValue><ssdm name="sub_ln91_24"/></StgValue>
</operation>

<operation id="1238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="14" op_0_bw="11">
<![CDATA[
hls_label_3:473  %sext_ln91_25 = sext i11 %sub_ln91_24 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_25"/></StgValue>
</operation>

<operation id="1239" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:474  %add_ln92_12 = add i14 %sext_ln91_25, %sub_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_12"/></StgValue>
</operation>

<operation id="1240" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:485  %tmp_60 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_1, i8 %l1_stripes_0_1_load_1, i8 %l1_stripes_0_2_load_1, i8 %l1_stripes_0_3_load_1, i8 %l1_stripes_0_4_load_1, i8 %l1_stripes_0_5_load_1, i3 %select_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:486  %zext_ln91_67 = zext i8 %tmp_60 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_67"/></StgValue>
</operation>

<operation id="1242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="12" op_0_bw="8">
<![CDATA[
hls_label_3:487  %zext_ln91_68 = zext i8 %tmp_60 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_68"/></StgValue>
</operation>

<operation id="1243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:488  %shl_ln91_35 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_60, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_35"/></StgValue>
</operation>

<operation id="1244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="13" op_0_bw="11">
<![CDATA[
hls_label_3:489  %zext_ln91_69 = zext i11 %shl_ln91_35 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_69"/></StgValue>
</operation>

<operation id="1245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:490  %zext_ln91_70 = zext i11 %shl_ln91_35 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_70"/></StgValue>
</operation>

<operation id="1246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:491  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_59)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:494  %shl_ln91_36 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_60, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_36"/></StgValue>
</operation>

<operation id="1248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="13" op_0_bw="9">
<![CDATA[
hls_label_3:495  %zext_ln91_71 = zext i9 %shl_ln91_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_71"/></StgValue>
</operation>

<operation id="1249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:496  %zext_ln91_72 = zext i9 %shl_ln91_36 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_72"/></StgValue>
</operation>

<operation id="1250" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:497  %sub_ln91_25 = sub i12 %zext_ln91_72, %zext_ln91_70

]]></Node>
<StgValue><ssdm name="sub_ln91_25"/></StgValue>
</operation>

<operation id="1251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:502  %tmp_175 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_60, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:503  %zext_ln91_73 = zext i12 %tmp_175 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_73"/></StgValue>
</operation>

<operation id="1253" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:504  %sub_ln91_54 = sub i13 %zext_ln91_67, %zext_ln91_73

]]></Node>
<StgValue><ssdm name="sub_ln91_54"/></StgValue>
</operation>

<operation id="1254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:505  %sext_ln91_27 = sext i13 %sub_ln91_54 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_27"/></StgValue>
</operation>

<operation id="1255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:506  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_62)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1256" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:509  %sub_ln91_26 = sub i13 %zext_ln91_73, %zext_ln91_71

]]></Node>
<StgValue><ssdm name="sub_ln91_26"/></StgValue>
</operation>

<operation id="1257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:510  %sext_ln91_28 = sext i13 %sub_ln91_26 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_28"/></StgValue>
</operation>

<operation id="1258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:511  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_63)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:526  %shl_ln91_37 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_65, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_37"/></StgValue>
</operation>

<operation id="1260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:527  %zext_ln91_77 = zext i12 %shl_ln91_37 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_77"/></StgValue>
</operation>

<operation id="1261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:528  %shl_ln91_38 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_65, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_38"/></StgValue>
</operation>

<operation id="1262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="13" op_0_bw="10">
<![CDATA[
hls_label_3:529  %zext_ln91_78 = zext i10 %shl_ln91_38 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_78"/></StgValue>
</operation>

<operation id="1263" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:530  %sub_ln91_27 = sub i13 %zext_ln91_78, %zext_ln91_77

]]></Node>
<StgValue><ssdm name="sub_ln91_27"/></StgValue>
</operation>

<operation id="1264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:531  %sext_ln91_29 = sext i13 %sub_ln91_27 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_29"/></StgValue>
</operation>

<operation id="1265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:532  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_67)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:535  %shl_ln91_39 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_65, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_39"/></StgValue>
</operation>

<operation id="1267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="13" op_0_bw="11">
<![CDATA[
hls_label_3:536  %zext_ln91_79 = zext i11 %shl_ln91_39 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_79"/></StgValue>
</operation>

<operation id="1268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:537  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_68)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1269" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:540  %tmp_70 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_1, i8 %l1_stripes_2_1_load_1, i8 %l1_stripes_2_2_load_1, i8 %l1_stripes_2_3_load_1, i8 %l1_stripes_2_4_load_1, i8 %l1_stripes_2_5_load_1, i3 %select_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:541  %shl_ln91_40 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_70, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_40"/></StgValue>
</operation>

<operation id="1271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:542  %zext_ln91_80 = zext i11 %shl_ln91_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_80"/></StgValue>
</operation>

<operation id="1272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:543  %shl_ln91_41 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_70, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_41"/></StgValue>
</operation>

<operation id="1273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="13" op_0_bw="9">
<![CDATA[
hls_label_3:544  %zext_ln91_81 = zext i9 %shl_ln91_41 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_81"/></StgValue>
</operation>

<operation id="1274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:545  %zext_ln91_82 = zext i9 %shl_ln91_41 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_82"/></StgValue>
</operation>

<operation id="1275" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:546  %sub_ln91_28 = sub i12 %zext_ln91_82, %zext_ln91_80

]]></Node>
<StgValue><ssdm name="sub_ln91_28"/></StgValue>
</operation>

<operation id="1276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:547  %sext_ln91_30 = sext i12 %sub_ln91_28 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_30"/></StgValue>
</operation>

<operation id="1277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:548  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_69)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:551  %shl_ln91_42 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_70, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_42"/></StgValue>
</operation>

<operation id="1279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="13" op_0_bw="10">
<![CDATA[
hls_label_3:552  %zext_ln91_83 = zext i10 %shl_ln91_42 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_83"/></StgValue>
</operation>

<operation id="1280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:558  %shl_ln91_43 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_70, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_43"/></StgValue>
</operation>

<operation id="1281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:559  %zext_ln91_85 = zext i12 %shl_ln91_43 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_85"/></StgValue>
</operation>

<operation id="1282" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:560  %sub_ln91_29 = sub i13 %zext_ln91_81, %zext_ln91_85

]]></Node>
<StgValue><ssdm name="sub_ln91_29"/></StgValue>
</operation>

<operation id="1283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:561  %sext_ln91_31 = sext i13 %sub_ln91_29 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_31"/></StgValue>
</operation>

<operation id="1284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:562  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_72)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1285" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:565  %sub_ln91_30 = sub i13 %zext_ln91_85, %zext_ln91_83

]]></Node>
<StgValue><ssdm name="sub_ln91_30"/></StgValue>
</operation>

<operation id="1286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:566  %sext_ln91_32 = sext i13 %sub_ln91_30 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_32"/></StgValue>
</operation>

<operation id="1287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:567  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_73)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1288" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:570  %tmp_75 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_2, i8 %l1_stripes_0_1_load_2, i8 %l1_stripes_0_2_load_2, i8 %l1_stripes_0_3_load_2, i8 %l1_stripes_0_4_load_2, i8 %l1_stripes_0_5_load_2, i3 %select_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:571  %zext_ln91_86 = zext i8 %tmp_75 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_86"/></StgValue>
</operation>

<operation id="1290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:572  %shl_ln91_44 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_75, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_44"/></StgValue>
</operation>

<operation id="1291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:573  %zext_ln91_87 = zext i11 %shl_ln91_44 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_87"/></StgValue>
</operation>

<operation id="1292" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:574  %add_ln92_13 = add i14 %zext_ln91_54, %sub_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_13"/></StgValue>
</operation>

<operation id="1293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:575  %sext_ln92_10 = sext i14 %add_ln92_13 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_10"/></StgValue>
</operation>

<operation id="1294" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:576  %add_ln92_14 = add i12 %zext_ln91_68, %zext_ln91_87

]]></Node>
<StgValue><ssdm name="add_ln92_14"/></StgValue>
</operation>

<operation id="1295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:577  %zext_ln92_3 = zext i12 %add_ln92_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_3"/></StgValue>
</operation>

<operation id="1296" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:578  %add_ln92_15 = add i13 %zext_ln91_69, %zext_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_15"/></StgValue>
</operation>

<operation id="1297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="15" op_0_bw="13">
<![CDATA[
hls_label_3:579  %zext_ln92_4 = zext i13 %add_ln92_15 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_4"/></StgValue>
</operation>

<operation id="1298" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:580  %add_ln92_16 = add i15 %sext_ln92_10, %zext_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_16"/></StgValue>
</operation>

<operation id="1299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:581  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_74)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:584  %shl_ln91_45 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_75, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_45"/></StgValue>
</operation>

<operation id="1301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:585  %zext_ln91_88 = zext i9 %shl_ln91_45 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_88"/></StgValue>
</operation>

<operation id="1302" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:586  %sub_ln91_31 = sub i12 %zext_ln91_87, %zext_ln91_88

]]></Node>
<StgValue><ssdm name="sub_ln91_31"/></StgValue>
</operation>

<operation id="1303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:587  %sext_ln91_33 = sext i12 %sub_ln91_31 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_33"/></StgValue>
</operation>

<operation id="1304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:588  %sext_ln91_34 = sext i12 %sub_ln91_31 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_34"/></StgValue>
</operation>

<operation id="1305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:589  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_76)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:595  %tmp_176 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_75, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:596  %zext_ln91_89 = zext i12 %tmp_176 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_89"/></StgValue>
</operation>

<operation id="1308" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:597  %sub_ln91_55 = sub i13 %zext_ln91_86, %zext_ln91_89

]]></Node>
<StgValue><ssdm name="sub_ln91_55"/></StgValue>
</operation>

<operation id="1309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:598  %sext_ln91_35 = sext i13 %sub_ln91_55 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_35"/></StgValue>
</operation>

<operation id="1310" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:601  %add_ln92_18 = add i14 %sext_ln91_35, %sext_ln91_28

]]></Node>
<StgValue><ssdm name="add_ln92_18"/></StgValue>
</operation>

<operation id="1311" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:602  %add_ln92_19 = add i14 %zext_ln91_57, %add_ln92_18

]]></Node>
<StgValue><ssdm name="add_ln92_19"/></StgValue>
</operation>

<operation id="1312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:609  %zext_ln91_90 = zext i8 %tmp_80 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_90"/></StgValue>
</operation>

<operation id="1313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:611  %shl_ln91_46 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_80, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_46"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:612  %zext_ln91_92 = zext i11 %shl_ln91_46 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_92"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:629  %mul_ln91_5 = mul i13 -11, %zext_ln91_90

]]></Node>
<StgValue><ssdm name="mul_ln91_5"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:630  %sext_ln91_39 = sext i13 %mul_ln91_5 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_39"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:631  %add_ln92_21 = add i13 %sext_ln91_22, %sext_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln92_21"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:632  %sext_ln92_13 = sext i13 %add_ln92_21 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_13"/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:633  %add_ln92_22 = add i14 %sext_ln91_39, %sext_ln91_29

]]></Node>
<StgValue><ssdm name="add_ln92_22"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:634  %add_ln92_23 = add i14 %sext_ln92_13, %add_ln92_22

]]></Node>
<StgValue><ssdm name="add_ln92_23"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:635  %sext_ln92_14 = sext i14 %add_ln92_23 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_14"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:636  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_82)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:639  %sub_ln91_35 = sub i12 0, %zext_ln91_92

]]></Node>
<StgValue><ssdm name="sub_ln91_35"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:640  %sext_ln91_40 = sext i12 %sub_ln91_35 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_40"/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:641  %sub_ln91_36 = sub i13 %sext_ln91_40, %zext_ln91_90

]]></Node>
<StgValue><ssdm name="sub_ln91_36"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:642  %add_ln92_24 = add i13 %sub_ln91_36, %zext_ln91_79

]]></Node>
<StgValue><ssdm name="add_ln92_24"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:651  %zext_ln91_96 = zext i8 %tmp_85 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_96"/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:652  %shl_ln91_49 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_85, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_49"/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:654  %zext_ln91_98 = zext i11 %shl_ln91_49 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_98"/></StgValue>
</operation>

<operation id="1330" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:655  %sub_ln91_37 = sub i12 0, %zext_ln91_98

]]></Node>
<StgValue><ssdm name="sub_ln91_37"/></StgValue>
</operation>

<operation id="1331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:656  %sext_ln91_41 = sext i12 %sub_ln91_37 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_41"/></StgValue>
</operation>

<operation id="1332" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:657  %sub_ln91_38 = sub i13 %sext_ln91_41, %zext_ln91_96

]]></Node>
<StgValue><ssdm name="sub_ln91_38"/></StgValue>
</operation>

<operation id="1333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:658  %sext_ln91_42 = sext i13 %sub_ln91_38 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_42"/></StgValue>
</operation>

<operation id="1334" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:659  %add_ln92_26 = add i14 %sext_ln91_20, %sub_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_26"/></StgValue>
</operation>

<operation id="1335" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:661  %add_ln92_27 = add i14 %sext_ln91_42, %sext_ln91_30

]]></Node>
<StgValue><ssdm name="add_ln92_27"/></StgValue>
</operation>

<operation id="1336" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:662  %add_ln92_28 = add i14 %sext_ln91_24, %add_ln92_27

]]></Node>
<StgValue><ssdm name="add_ln92_28"/></StgValue>
</operation>

<operation id="1337" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:679  %mul_ln91_7 = mul i13 13, %zext_ln91_96

]]></Node>
<StgValue><ssdm name="mul_ln91_7"/></StgValue>
</operation>

<operation id="1338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:680  %zext_ln91_100 = zext i13 %mul_ln91_7 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_100"/></StgValue>
</operation>

<operation id="1339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:681  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_88)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1340" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:692  %tmp_90 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load, i8 %l1_stripes_0_1_load, i8 %l1_stripes_0_2_load, i8 %l1_stripes_0_3_load, i8 %l1_stripes_0_4_load, i8 %l1_stripes_0_5_load, i3 %select_ln76_2)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:693  %zext_ln91_101 = zext i8 %tmp_90 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_101"/></StgValue>
</operation>

<operation id="1342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:700  %shl_ln91_51 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_90, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_51"/></StgValue>
</operation>

<operation id="1343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:701  %zext_ln91_103 = zext i11 %shl_ln91_51 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_103"/></StgValue>
</operation>

<operation id="1344" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:702  %sub_ln91_39 = sub i12 0, %zext_ln91_103

]]></Node>
<StgValue><ssdm name="sub_ln91_39"/></StgValue>
</operation>

<operation id="1345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:703  %sext_ln91_43 = sext i12 %sub_ln91_39 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_43"/></StgValue>
</operation>

<operation id="1346" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:704  %sub_ln91_40 = sub i13 %sext_ln91_43, %zext_ln91_101

]]></Node>
<StgValue><ssdm name="sub_ln91_40"/></StgValue>
</operation>

<operation id="1347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:705  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_91)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:708  %tmp_177 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_90, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:709  %zext_ln91_104 = zext i12 %tmp_177 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_104"/></StgValue>
</operation>

<operation id="1350" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:710  %sub_ln91_56 = sub i13 %zext_ln91_101, %zext_ln91_104

]]></Node>
<StgValue><ssdm name="sub_ln91_56"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:711  %sext_ln91_44 = sext i13 %sub_ln91_56 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_44"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:712  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_92)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:718  %tmp_95 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load, i8 %l1_stripes_1_1_load, i8 %l1_stripes_1_2_load, i8 %l1_stripes_1_3_load, i8 %l1_stripes_1_4_load, i8 %l1_stripes_1_5_load, i3 %select_ln76_2)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="15" op_0_bw="8">
<![CDATA[
hls_label_3:720  %zext_ln93_1 = zext i8 %tmp_95 to i15

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:730  %sub_ln92_12 = sub i15 %sext_ln92_14, %zext_ln93_1

]]></Node>
<StgValue><ssdm name="sub_ln92_12"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:731  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_97)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:732  %tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:733  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:760  %shl_ln91_55 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_100, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_55"/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="13" op_0_bw="11">
<![CDATA[
hls_label_3:761  %zext_ln91_111 = zext i11 %shl_ln91_55 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_111"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:762  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_103)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:772  %shl_ln91_56 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_105, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_56"/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="13" op_0_bw="9">
<![CDATA[
hls_label_3:773  %zext_ln91_113 = zext i9 %shl_ln91_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_113"/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:774  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_106)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:777  %shl_ln91_57 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_105, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_57"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:779  %zext_ln91_115 = zext i12 %shl_ln91_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_115"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:780  %sub_ln91_41 = sub i13 %zext_ln91_113, %zext_ln91_115

]]></Node>
<StgValue><ssdm name="sub_ln91_41"/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:782  %sext_ln92_21 = sext i13 %add_ln92_32 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_21"/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:783  %add_ln92_33 = add i12 %sext_ln91_21, %zext_ln91_40

]]></Node>
<StgValue><ssdm name="add_ln92_33"/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:784  %sext_ln92_22 = sext i12 %add_ln92_33 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_22"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:785  %add_ln92_34 = add i14 %sext_ln92_21, %sext_ln92_22

]]></Node>
<StgValue><ssdm name="add_ln92_34"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:787  %add_ln92_35 = add i14 %sext_ln91_34, %sext_ln91_27

]]></Node>
<StgValue><ssdm name="add_ln92_35"/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:788  %sext_ln92_24 = sext i14 %add_ln92_35 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_24"/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:789  %add_ln92_36 = add i13 %zext_ln91_38, %sub_ln91_41

]]></Node>
<StgValue><ssdm name="add_ln92_36"/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:790  %sext_ln92_25 = sext i13 %add_ln92_36 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_25"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:791  %add_ln92_37 = add i14 %sext_ln91_44, %sext_ln92_25

]]></Node>
<StgValue><ssdm name="add_ln92_37"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:792  %sext_ln92_26 = sext i14 %add_ln92_37 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_26"/></StgValue>
</operation>

<operation id="1378" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:793  %add_ln92_38 = add i15 %sext_ln92_24, %sext_ln92_26

]]></Node>
<StgValue><ssdm name="add_ln92_38"/></StgValue>
</operation>

<operation id="1379" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:803  %tmp_110 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_1, i8 %l1_stripes_1_1_load_1, i8 %l1_stripes_1_2_load_1, i8 %l1_stripes_1_3_load_1, i8 %l1_stripes_1_4_load_1, i8 %l1_stripes_1_5_load_1, i3 %select_ln76_2)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:835  %tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:836  call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln90"/></StgValue>
</operation>

<operation id="1382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:843  %shl_ln91_62 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_115, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_62"/></StgValue>
</operation>

<operation id="1383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:844  %zext_ln91_124 = zext i11 %shl_ln91_62 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_124"/></StgValue>
</operation>

<operation id="1384" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:845  %sub_ln91_44 = sub i12 0, %zext_ln91_124

]]></Node>
<StgValue><ssdm name="sub_ln91_44"/></StgValue>
</operation>

<operation id="1385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:846  %sext_ln91_49 = sext i12 %sub_ln91_44 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_49"/></StgValue>
</operation>

<operation id="1386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:851  %shl_ln91_63 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_115, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_63"/></StgValue>
</operation>

<operation id="1387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="13" op_0_bw="9">
<![CDATA[
hls_label_3:852  %zext_ln91_125 = zext i9 %shl_ln91_63 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_125"/></StgValue>
</operation>

<operation id="1388" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:853  %sub_ln91_46 = sub i13 %sext_ln91_49, %zext_ln91_125

]]></Node>
<StgValue><ssdm name="sub_ln91_46"/></StgValue>
</operation>

<operation id="1389" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:854  %add_ln92_41 = add i14 %sext_ln91_32, %zext_ln91_65

]]></Node>
<StgValue><ssdm name="add_ln92_41"/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:857  %add_ln92_43 = add i13 %sub_ln91_46, %zext_ln91_111

]]></Node>
<StgValue><ssdm name="add_ln92_43"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:858  %sext_ln92_29 = sext i13 %add_ln92_43 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_29"/></StgValue>
</operation>

<operation id="1392" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:859  %add_ln92_44 = add i14 %zext_ln91_100, %sext_ln92_29

]]></Node>
<StgValue><ssdm name="add_ln92_44"/></StgValue>
</operation>

<operation id="1393" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:865  %tmp_120 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_2, i8 %l1_stripes_0_1_load_2, i8 %l1_stripes_0_2_load_2, i8 %l1_stripes_0_3_load_2, i8 %l1_stripes_0_4_load_2, i8 %l1_stripes_0_5_load_2, i3 %select_ln76_2)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1394" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:894  %tmp_125 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_2, i8 %l1_stripes_1_1_load_2, i8 %l1_stripes_1_2_load_2, i8 %l1_stripes_1_3_load_2, i8 %l1_stripes_1_4_load_2, i8 %l1_stripes_1_5_load_2, i3 %select_ln76_2)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:945  %tmp_135 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:946  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln113"/></StgValue>
</operation>

<operation id="1397" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:975  %add_ln117_21 = add i13 %sext_ln91_33, %zext_ln91_113

]]></Node>
<StgValue><ssdm name="add_ln117_21"/></StgValue>
</operation>

<operation id="1398" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:991  %add_ln117_29 = add i14 %sext_ln91_31, %sext_ln91_6

]]></Node>
<StgValue><ssdm name="add_ln117_29"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:255  %shl_ln91_18 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_25, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_18"/></StgValue>
</operation>

<operation id="1400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:256  %zext_ln91_37 = zext i9 %shl_ln91_18 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_37"/></StgValue>
</operation>

<operation id="1401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:257  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:347  %sext_ln92_5 = sext i13 %add_ln92_7 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_5"/></StgValue>
</operation>

<operation id="1403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:348  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1404" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:387  %sext_ln92_6 = sext i14 %sub_ln92_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_6"/></StgValue>
</operation>

<operation id="1405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:388  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:451  %shl_ln91_32 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_50, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_32"/></StgValue>
</operation>

<operation id="1407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:452  %zext_ln91_61 = zext i12 %shl_ln91_32 to i14

]]></Node>
<StgValue><ssdm name="zext_ln91_61"/></StgValue>
</operation>

<operation id="1408" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:453  %sub_ln92_8 = sub i14 %sext_ln92_5, %zext_ln91_61

]]></Node>
<StgValue><ssdm name="sub_ln92_8"/></StgValue>
</operation>

<operation id="1409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:454  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_53)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:475  %sext_ln92_9 = sext i14 %add_ln92_12 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_9"/></StgValue>
</operation>

<operation id="1411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:476  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_56)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:498  %sext_ln91_26 = sext i12 %sub_ln91_25 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_26"/></StgValue>
</operation>

<operation id="1413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:499  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_61)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:515  %zext_ln91_74 = zext i8 %tmp_65 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_74"/></StgValue>
</operation>

<operation id="1415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="15" op_0_bw="8">
<![CDATA[
hls_label_3:516  %zext_ln91_75 = zext i8 %tmp_65 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_75"/></StgValue>
</operation>

<operation id="1416" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:517  %mul_ln91_4 = mul i13 11, %zext_ln91_74

]]></Node>
<StgValue><ssdm name="mul_ln91_4"/></StgValue>
</operation>

<operation id="1417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="15" op_0_bw="13">
<![CDATA[
hls_label_3:518  %zext_ln91_76 = zext i13 %mul_ln91_4 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_76"/></StgValue>
</operation>

<operation id="1418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:519  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_64)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1419" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:522  %sub_ln92_9 = sub i15 %add_ln92_11, %zext_ln91_75

]]></Node>
<StgValue><ssdm name="sub_ln92_9"/></StgValue>
</operation>

<operation id="1420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:523  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_66)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="15" op_0_bw="10">
<![CDATA[
hls_label_3:553  %zext_ln91_84 = zext i10 %shl_ln91_42 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_84"/></StgValue>
</operation>

<operation id="1422" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:554  %sub_ln92_10 = sub i15 %sext_ln92_9, %zext_ln91_84

]]></Node>
<StgValue><ssdm name="sub_ln92_10"/></StgValue>
</operation>

<operation id="1423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:555  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_71)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:600  %sext_ln92_11 = sext i14 %add_ln92_17 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_11"/></StgValue>
</operation>

<operation id="1425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:603  %sext_ln92_12 = sext i14 %add_ln92_19 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_12"/></StgValue>
</operation>

<operation id="1426" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:604  %add_ln92_20 = add i15 %sext_ln92_11, %sext_ln92_12

]]></Node>
<StgValue><ssdm name="add_ln92_20"/></StgValue>
</operation>

<operation id="1427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:605  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_78)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="12" op_0_bw="8">
<![CDATA[
hls_label_3:610  %zext_ln91_91 = zext i8 %tmp_80 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_91"/></StgValue>
</operation>

<operation id="1429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:613  %shl_ln91_47 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_80, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_47"/></StgValue>
</operation>

<operation id="1430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:614  %zext_ln91_93 = zext i9 %shl_ln91_47 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_93"/></StgValue>
</operation>

<operation id="1431" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:615  %sub_ln91_32 = sub i12 %zext_ln91_93, %zext_ln91_92

]]></Node>
<StgValue><ssdm name="sub_ln91_32"/></StgValue>
</operation>

<operation id="1432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:616  %sext_ln91_36 = sext i12 %sub_ln91_32 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_36"/></StgValue>
</operation>

<operation id="1433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:617  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_79)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:620  %shl_ln91_48 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_80, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_48"/></StgValue>
</operation>

<operation id="1435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="11" op_0_bw="10">
<![CDATA[
hls_label_3:621  %zext_ln91_94 = zext i10 %shl_ln91_48 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_94"/></StgValue>
</operation>

<operation id="1436" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:622  %sub_ln91_33 = sub i11 0, %zext_ln91_94

]]></Node>
<StgValue><ssdm name="sub_ln91_33"/></StgValue>
</operation>

<operation id="1437" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:623  %sext_ln91_37 = sext i11 %sub_ln91_33 to i12

]]></Node>
<StgValue><ssdm name="sext_ln91_37"/></StgValue>
</operation>

<operation id="1438" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:624  %sub_ln91_34 = sub i12 %sext_ln91_37, %zext_ln91_91

]]></Node>
<StgValue><ssdm name="sub_ln91_34"/></StgValue>
</operation>

<operation id="1439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:625  %sext_ln91_38 = sext i12 %sub_ln91_34 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_38"/></StgValue>
</operation>

<operation id="1440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:626  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_81)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:643  %sext_ln92_15 = sext i13 %add_ln92_24 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_15"/></StgValue>
</operation>

<operation id="1442" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:644  %add_ln92_25 = add i14 %sub_ln92_8, %sext_ln92_15

]]></Node>
<StgValue><ssdm name="add_ln92_25"/></StgValue>
</operation>

<operation id="1443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:645  %sext_ln92_16 = sext i14 %add_ln92_25 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_16"/></StgValue>
</operation>

<operation id="1444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:646  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_83)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="15" op_0_bw="8">
<![CDATA[
hls_label_3:650  %zext_ln91_95 = zext i8 %tmp_85 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_95"/></StgValue>
</operation>

<operation id="1446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="15" op_0_bw="11">
<![CDATA[
hls_label_3:653  %zext_ln91_97 = zext i11 %shl_ln91_49 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_97"/></StgValue>
</operation>

<operation id="1447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:660  %sext_ln92_17 = sext i14 %add_ln92_26 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_17"/></StgValue>
</operation>

<operation id="1448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:663  %sext_ln92_18 = sext i14 %add_ln92_28 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_18"/></StgValue>
</operation>

<operation id="1449" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:664  %add_ln92_29 = add i15 %sext_ln92_17, %sext_ln92_18

]]></Node>
<StgValue><ssdm name="add_ln92_29"/></StgValue>
</operation>

<operation id="1450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:665  %sext_ln92_19 = sext i15 %add_ln92_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_19"/></StgValue>
</operation>

<operation id="1451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:666  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_84)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1452" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:669  %add_ln92_30 = add i15 %zext_ln91_95, %sub_ln92_10

]]></Node>
<StgValue><ssdm name="add_ln92_30"/></StgValue>
</operation>

<operation id="1453" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:670  %add_ln92_31 = add i15 %zext_ln91_97, %add_ln92_30

]]></Node>
<StgValue><ssdm name="add_ln92_31"/></StgValue>
</operation>

<operation id="1454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:671  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_86)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1455" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="12" op_0_bw="8">
<![CDATA[
hls_label_3:674  %zext_ln91_99 = zext i8 %tmp_85 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_99"/></StgValue>
</operation>

<operation id="1456" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:675  %mul_ln91_6 = mul i12 11, %zext_ln91_99

]]></Node>
<StgValue><ssdm name="mul_ln91_6"/></StgValue>
</operation>

<operation id="1457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:676  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_87)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:694  %shl_ln91_50 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_90, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_50"/></StgValue>
</operation>

<operation id="1459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="15" op_0_bw="9">
<![CDATA[
hls_label_3:695  %zext_ln91_102 = zext i9 %shl_ln91_50 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_102"/></StgValue>
</operation>

<operation id="1460" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:696  %sub_ln92_11 = sub i15 %add_ln92_16, %zext_ln91_102

]]></Node>
<StgValue><ssdm name="sub_ln92_11"/></StgValue>
</operation>

<operation id="1461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:697  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_89)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="11" op_0_bw="8">
<![CDATA[
hls_label_3:719  %zext_ln93 = zext i8 %tmp_95 to i11

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="1463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:721  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_94)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:724  %tmp_178 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_95, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="11" op_0_bw="10">
<![CDATA[
hls_label_3:725  %zext_ln91_105 = zext i10 %tmp_178 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_105"/></StgValue>
</operation>

<operation id="1466" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:726  %sub_ln91_57 = sub i11 %zext_ln93, %zext_ln91_105

]]></Node>
<StgValue><ssdm name="sub_ln91_57"/></StgValue>
</operation>

<operation id="1467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:727  %empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_96)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:734  %shl_ln91_52 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_95, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_52"/></StgValue>
</operation>

<operation id="1469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="15" op_0_bw="11">
<![CDATA[
hls_label_3:735  %zext_ln91_106 = zext i11 %shl_ln91_52 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_106"/></StgValue>
</operation>

<operation id="1470" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:736  %sub_ln92_13 = sub i15 %sext_ln92_16, %zext_ln91_106

]]></Node>
<StgValue><ssdm name="sub_ln92_13"/></StgValue>
</operation>

<operation id="1471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:742  %zext_ln91_107 = zext i8 %tmp_100 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_107"/></StgValue>
</operation>

<operation id="1472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:743  %shl_ln91_53 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_100, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_53"/></StgValue>
</operation>

<operation id="1473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="12">
<![CDATA[
hls_label_3:744  %zext_ln91_108 = zext i12 %shl_ln91_53 to i16

]]></Node>
<StgValue><ssdm name="zext_ln91_108"/></StgValue>
</operation>

<operation id="1474" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:745  %sub_ln92_14 = sub i16 %sext_ln92_19, %zext_ln91_108

]]></Node>
<StgValue><ssdm name="sub_ln92_14"/></StgValue>
</operation>

<operation id="1475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:746  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_99)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:749  %shl_ln91_54 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_100, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_54"/></StgValue>
</operation>

<operation id="1477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="15" op_0_bw="9">
<![CDATA[
hls_label_3:750  %zext_ln91_109 = zext i9 %shl_ln91_54 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_109"/></StgValue>
</operation>

<operation id="1478" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:751  %sub_ln92_15 = sub i15 %add_ln92_31, %zext_ln91_109

]]></Node>
<StgValue><ssdm name="sub_ln92_15"/></StgValue>
</operation>

<operation id="1479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:752  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_101)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:755  %zext_ln91_110 = zext i12 %shl_ln91_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_110"/></StgValue>
</operation>

<operation id="1481" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:756  %sub_ln91_58 = sub i13 %zext_ln91_107, %zext_ln91_110

]]></Node>
<StgValue><ssdm name="sub_ln91_58"/></StgValue>
</operation>

<operation id="1482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:757  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_102)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:766  %zext_ln91_112 = zext i8 %tmp_105 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_112"/></StgValue>
</operation>

<operation id="1484" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:767  %mul_ln91_8 = mul i13 -13, %zext_ln91_112

]]></Node>
<StgValue><ssdm name="mul_ln91_8"/></StgValue>
</operation>

<operation id="1485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="15" op_0_bw="13">
<![CDATA[
hls_label_3:768  %sext_ln91_45 = sext i13 %mul_ln91_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln91_45"/></StgValue>
</operation>

<operation id="1486" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:769  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_104)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="15" op_0_bw="12">
<![CDATA[
hls_label_3:778  %zext_ln91_114 = zext i12 %shl_ln91_57 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_114"/></StgValue>
</operation>

<operation id="1488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="14">
<![CDATA[
hls_label_3:786  %sext_ln92_23 = sext i14 %add_ln92_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_23"/></StgValue>
</operation>

<operation id="1489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:794  %sext_ln92_27 = sext i15 %add_ln92_38 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_27"/></StgValue>
</operation>

<operation id="1490" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:795  %add_ln92_39 = add i16 %sext_ln92_23, %sext_ln92_27

]]></Node>
<StgValue><ssdm name="add_ln92_39"/></StgValue>
</operation>

<operation id="1491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:796  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_107)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1492" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:799  %sub_ln92_16 = sub i15 %add_ln92_20, %zext_ln91_114

]]></Node>
<StgValue><ssdm name="sub_ln92_16"/></StgValue>
</operation>

<operation id="1493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:800  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_108)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:804  %zext_ln91_116 = zext i8 %tmp_110 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_116"/></StgValue>
</operation>

<operation id="1495" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:805  %mul_ln91_9 = mul i13 13, %zext_ln91_116

]]></Node>
<StgValue><ssdm name="mul_ln91_9"/></StgValue>
</operation>

<operation id="1496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="15" op_0_bw="13">
<![CDATA[
hls_label_3:806  %zext_ln91_117 = zext i13 %mul_ln91_9 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_117"/></StgValue>
</operation>

<operation id="1497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:807  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_109)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:810  %shl_ln91_58 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_110, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_58"/></StgValue>
</operation>

<operation id="1499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:811  %zext_ln91_118 = zext i11 %shl_ln91_58 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_118"/></StgValue>
</operation>

<operation id="1500" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:812  %shl_ln91_59 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_110, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_59"/></StgValue>
</operation>

<operation id="1501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="15" op_0_bw="9">
<![CDATA[
hls_label_3:813  %zext_ln91_119 = zext i9 %shl_ln91_59 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_119"/></StgValue>
</operation>

<operation id="1502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:814  %zext_ln91_120 = zext i9 %shl_ln91_59 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_120"/></StgValue>
</operation>

<operation id="1503" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:815  %sub_ln91_42 = sub i12 %zext_ln91_118, %zext_ln91_120

]]></Node>
<StgValue><ssdm name="sub_ln91_42"/></StgValue>
</operation>

<operation id="1504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:816  %sext_ln91_46 = sext i12 %sub_ln91_42 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_46"/></StgValue>
</operation>

<operation id="1505" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="14" op_0_bw="12">
<![CDATA[
hls_label_3:817  %sext_ln91_47 = sext i12 %sub_ln91_42 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_47"/></StgValue>
</operation>

<operation id="1506" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:818  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_111)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1507" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:821  %add_ln92_40 = add i15 %zext_ln91_119, %sub_ln92_12

]]></Node>
<StgValue><ssdm name="add_ln92_40"/></StgValue>
</operation>

<operation id="1508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:822  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_112)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1509" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:829  %zext_ln91_121 = zext i8 %tmp_115 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_121"/></StgValue>
</operation>

<operation id="1510" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:830  %shl_ln91_60 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_115, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_60"/></StgValue>
</operation>

<operation id="1511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:831  %zext_ln91_122 = zext i12 %shl_ln91_60 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_122"/></StgValue>
</operation>

<operation id="1512" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:832  %sub_ln91_43 = sub i13 %zext_ln91_122, %zext_ln91_121

]]></Node>
<StgValue><ssdm name="sub_ln91_43"/></StgValue>
</operation>

<operation id="1513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="13">
<![CDATA[
hls_label_3:833  %sext_ln91_48 = sext i13 %sub_ln91_43 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_48"/></StgValue>
</operation>

<operation id="1514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:834  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_114)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1515" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:847  %sub_ln91_45 = sub i13 %sext_ln91_49, %zext_ln91_121

]]></Node>
<StgValue><ssdm name="sub_ln91_45"/></StgValue>
</operation>

<operation id="1516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:848  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_117)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1517" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:855  %sext_ln92_28 = sext i14 %add_ln92_41 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_28"/></StgValue>
</operation>

<operation id="1518" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:856  %add_ln92_42 = add i15 %sext_ln92_6, %sext_ln92_28

]]></Node>
<StgValue><ssdm name="add_ln92_42"/></StgValue>
</operation>

<operation id="1519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:860  %sext_ln92_30 = sext i14 %add_ln92_44 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_30"/></StgValue>
</operation>

<operation id="1520" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:861  %add_ln92_45 = add i15 %add_ln92_42, %sext_ln92_30

]]></Node>
<StgValue><ssdm name="add_ln92_45"/></StgValue>
</operation>

<operation id="1521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:862  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_118)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1522" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="8">
<![CDATA[
hls_label_3:866  %zext_ln91_27 = zext i8 %tmp_120 to i16

]]></Node>
<StgValue><ssdm name="zext_ln91_27"/></StgValue>
</operation>

<operation id="1523" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="11" op_0_bw="8">
<![CDATA[
hls_label_3:867  %zext_ln91_126 = zext i8 %tmp_120 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_126"/></StgValue>
</operation>

<operation id="1524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:868  %zext_ln91_127 = zext i8 %tmp_120 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_127"/></StgValue>
</operation>

<operation id="1525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="12" op_0_bw="8">
<![CDATA[
hls_label_3:869  %zext_ln91_128 = zext i8 %tmp_120 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_128"/></StgValue>
</operation>

<operation id="1526" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:870  %tmp_180 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_120, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1527" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="11" op_0_bw="10">
<![CDATA[
hls_label_3:871  %zext_ln91_129 = zext i10 %tmp_180 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_129"/></StgValue>
</operation>

<operation id="1528" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:872  %sub_ln91_59 = sub i11 %zext_ln91_126, %zext_ln91_129

]]></Node>
<StgValue><ssdm name="sub_ln91_59"/></StgValue>
</operation>

<operation id="1529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:873  %sext_ln91_50 = sext i11 %sub_ln91_59 to i12

]]></Node>
<StgValue><ssdm name="sext_ln91_50"/></StgValue>
</operation>

<operation id="1530" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:874  %empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_119)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:877  %shl_ln91_64 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_120, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_64"/></StgValue>
</operation>

<operation id="1532" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:878  %zext_ln91_130 = zext i12 %shl_ln91_64 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_130"/></StgValue>
</operation>

<operation id="1533" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:879  %sub_ln91_47 = sub i13 %zext_ln91_130, %zext_ln91_127

]]></Node>
<StgValue><ssdm name="sub_ln91_47"/></StgValue>
</operation>

<operation id="1534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:880  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_121)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1535" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:883  %sub_ln92_18 = sub i16 %add_ln92_39, %zext_ln91_27

]]></Node>
<StgValue><ssdm name="sub_ln92_18"/></StgValue>
</operation>

<operation id="1536" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:884  %empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_122)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:887  %tmp_181 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_120, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1538" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:888  %zext_ln91_131 = zext i11 %tmp_181 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_131"/></StgValue>
</operation>

<operation id="1539" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:889  %sub_ln91_60 = sub i12 %zext_ln91_128, %zext_ln91_131

]]></Node>
<StgValue><ssdm name="sub_ln91_60"/></StgValue>
</operation>

<operation id="1540" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:890  %sext_ln91_51 = sext i12 %sub_ln91_60 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_51"/></StgValue>
</operation>

<operation id="1541" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:891  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_123)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1542" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="15" op_0_bw="8">
<![CDATA[
hls_label_3:895  %zext_ln91_132 = zext i8 %tmp_125 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_132"/></StgValue>
</operation>

<operation id="1543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="12" op_0_bw="8">
<![CDATA[
hls_label_3:896  %zext_ln91_133 = zext i8 %tmp_125 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_133"/></StgValue>
</operation>

<operation id="1544" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_3:897  %shl_ln91_65 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_125, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_65"/></StgValue>
</operation>

<operation id="1545" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:898  %zext_ln91_134 = zext i11 %shl_ln91_65 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_134"/></StgValue>
</operation>

<operation id="1546" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:899  %sub_ln91_48 = sub i12 %zext_ln91_134, %zext_ln91_133

]]></Node>
<StgValue><ssdm name="sub_ln91_48"/></StgValue>
</operation>

<operation id="1547" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:900  %empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_124)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1548" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:903  %shl_ln91_66 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_125, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_66"/></StgValue>
</operation>

<operation id="1549" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="11" op_0_bw="10">
<![CDATA[
hls_label_3:904  %zext_ln91_135 = zext i10 %shl_ln91_66 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_135"/></StgValue>
</operation>

<operation id="1550" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:905  %empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_126)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1551" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:908  %sub_ln92_19 = sub i15 %add_ln92_40, %zext_ln91_132

]]></Node>
<StgValue><ssdm name="sub_ln92_19"/></StgValue>
</operation>

<operation id="1552" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:909  %sext_ln92_31 = sext i15 %sub_ln92_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_31"/></StgValue>
</operation>

<operation id="1553" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:910  %empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_127)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1554" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_3:916  %tmp_130 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_2, i8 %l1_stripes_2_1_load_2, i8 %l1_stripes_2_2_load_2, i8 %l1_stripes_2_3_load_2, i8 %l1_stripes_2_4_load_2, i8 %l1_stripes_2_5_load_2, i3 %select_ln76_2)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1555" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="13" op_0_bw="8">
<![CDATA[
hls_label_3:917  %zext_ln91_136 = zext i8 %tmp_130 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_136"/></StgValue>
</operation>

<operation id="1556" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="11" op_0_bw="8">
<![CDATA[
hls_label_3:918  %zext_ln91_137 = zext i8 %tmp_130 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_137"/></StgValue>
</operation>

<operation id="1557" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:919  %shl_ln91_67 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_130, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_67"/></StgValue>
</operation>

<operation id="1558" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="15" op_0_bw="10">
<![CDATA[
hls_label_3:920  %zext_ln91_138 = zext i10 %shl_ln91_67 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_138"/></StgValue>
</operation>

<operation id="1559" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="11" op_0_bw="10">
<![CDATA[
hls_label_3:921  %zext_ln91_139 = zext i10 %shl_ln91_67 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_139"/></StgValue>
</operation>

<operation id="1560" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:922  %sub_ln91_49 = sub i11 %zext_ln91_139, %zext_ln91_137

]]></Node>
<StgValue><ssdm name="sub_ln91_49"/></StgValue>
</operation>

<operation id="1561" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:923  %sext_ln91_52 = sext i11 %sub_ln91_49 to i16

]]></Node>
<StgValue><ssdm name="sext_ln91_52"/></StgValue>
</operation>

<operation id="1562" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:924  %empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_129)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1563" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:927  %tmp_182 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_130, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1564" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:928  %zext_ln91_140 = zext i12 %tmp_182 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_140"/></StgValue>
</operation>

<operation id="1565" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:929  %sub_ln91_61 = sub i13 %zext_ln91_136, %zext_ln91_140

]]></Node>
<StgValue><ssdm name="sub_ln91_61"/></StgValue>
</operation>

<operation id="1566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:930  %sext_ln91_53 = sext i13 %sub_ln91_61 to i14

]]></Node>
<StgValue><ssdm name="sext_ln91_53"/></StgValue>
</operation>

<operation id="1567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:931  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_131)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_3:934  %shl_ln91_68 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_130, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_68"/></StgValue>
</operation>

<operation id="1569" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="13" op_0_bw="9">
<![CDATA[
hls_label_3:935  %zext_ln91_141 = zext i9 %shl_ln91_68 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_141"/></StgValue>
</operation>

<operation id="1570" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:936  %sub_ln91_50 = sub i13 %zext_ln91_140, %zext_ln91_141

]]></Node>
<StgValue><ssdm name="sub_ln91_50"/></StgValue>
</operation>

<operation id="1571" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:937  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_132)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1572" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:940  %sub_ln92_20 = sub i15 %add_ln92_45, %zext_ln91_138

]]></Node>
<StgValue><ssdm name="sub_ln92_20"/></StgValue>
</operation>

<operation id="1573" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:941  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_133)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1574" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:947  %add_ln117_4 = add i16 %sub_ln92_14, %sext_ln91_52

]]></Node>
<StgValue><ssdm name="add_ln117_4"/></StgValue>
</operation>

<operation id="1575" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:948  %add_ln117_5 = add i16 %sext_ln91_48, %add_ln117_4

]]></Node>
<StgValue><ssdm name="add_ln117_5"/></StgValue>
</operation>

<operation id="1576" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:949  %add_ln117_6 = add i15 %zext_ln91_117, %sub_ln92_7

]]></Node>
<StgValue><ssdm name="add_ln117_6"/></StgValue>
</operation>

<operation id="1577" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:950  %add_ln117_7 = add i15 %zext_ln91_76, %add_ln117_6

]]></Node>
<StgValue><ssdm name="add_ln117_7"/></StgValue>
</operation>

<operation id="1578" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:953  %add_ln117_9 = add i12 %sub_ln91_48, %sext_ln91_50

]]></Node>
<StgValue><ssdm name="add_ln117_9"/></StgValue>
</operation>

<operation id="1579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:954  %sext_ln117_1 = sext i12 %add_ln117_9 to i13

]]></Node>
<StgValue><ssdm name="sext_ln117_1"/></StgValue>
</operation>

<operation id="1580" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:955  %add_ln117_10 = add i13 %sext_ln91_36, %sext_ln117_1

]]></Node>
<StgValue><ssdm name="add_ln117_10"/></StgValue>
</operation>

<operation id="1581" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:957  %add_ln117_11 = add i15 %zext_ln93_1, %sub_ln92_11

]]></Node>
<StgValue><ssdm name="add_ln117_11"/></StgValue>
</operation>

<operation id="1582" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:958  %add_ln117_12 = add i15 %sext_ln91_45, %add_ln117_11

]]></Node>
<StgValue><ssdm name="add_ln117_12"/></StgValue>
</operation>

<operation id="1583" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:962  %add_ln117_14 = add i14 %sext_ln91_38, %sext_ln91_53

]]></Node>
<StgValue><ssdm name="add_ln117_14"/></StgValue>
</operation>

<operation id="1584" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:966  %add_ln117_16 = add i11 %zext_ln91_135, %sub_ln91_57

]]></Node>
<StgValue><ssdm name="add_ln117_16"/></StgValue>
</operation>

<operation id="1585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="15" op_0_bw="11">
<![CDATA[
hls_label_3:967  %sext_ln117_6 = sext i11 %add_ln117_16 to i15

]]></Node>
<StgValue><ssdm name="sext_ln117_6"/></StgValue>
</operation>

<operation id="1586" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:968  %add_ln117_17 = add i15 %sub_ln92_9, %sext_ln117_6

]]></Node>
<StgValue><ssdm name="add_ln117_17"/></StgValue>
</operation>

<operation id="1587" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:971  %add_ln117_19 = add i13 %sub_ln91_40, %sub_ln91_47

]]></Node>
<StgValue><ssdm name="add_ln117_19"/></StgValue>
</operation>

<operation id="1588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:972  %sext_ln117_8 = sext i13 %add_ln117_19 to i14

]]></Node>
<StgValue><ssdm name="sext_ln117_8"/></StgValue>
</operation>

<operation id="1589" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:973  %add_ln117_20 = add i14 %sext_ln91_47, %sext_ln117_8

]]></Node>
<StgValue><ssdm name="add_ln117_20"/></StgValue>
</operation>

<operation id="1590" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:974  %sext_ln117_9 = sext i14 %add_ln117_20 to i15

]]></Node>
<StgValue><ssdm name="sext_ln117_9"/></StgValue>
</operation>

<operation id="1591" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:976  %sext_ln117_10 = sext i13 %add_ln117_21 to i14

]]></Node>
<StgValue><ssdm name="sext_ln117_10"/></StgValue>
</operation>

<operation id="1592" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:977  %add_ln117_22 = add i14 %sext_ln91_26, %sub_ln92_6

]]></Node>
<StgValue><ssdm name="add_ln117_22"/></StgValue>
</operation>

<operation id="1593" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:978  %add_ln117_23 = add i14 %sext_ln117_10, %add_ln117_22

]]></Node>
<StgValue><ssdm name="add_ln117_23"/></StgValue>
</operation>

<operation id="1594" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:979  %sext_ln117_11 = sext i14 %add_ln117_23 to i15

]]></Node>
<StgValue><ssdm name="sext_ln117_11"/></StgValue>
</operation>

<operation id="1595" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:980  %add_ln117_24 = add i15 %sext_ln117_9, %sext_ln117_11

]]></Node>
<StgValue><ssdm name="add_ln117_24"/></StgValue>
</operation>

<operation id="1596" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:983  %add_ln117_25 = add i13 %sub_ln91_50, %sub_ln91_45

]]></Node>
<StgValue><ssdm name="add_ln117_25"/></StgValue>
</operation>

<operation id="1597" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:985  %add_ln117_26 = add i12 %zext_ln91_37, %mul_ln91_6

]]></Node>
<StgValue><ssdm name="add_ln117_26"/></StgValue>
</operation>

<operation id="1598" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="13" op_0_bw="12">
<![CDATA[
hls_label_3:986  %zext_ln117 = zext i12 %add_ln117_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="1599" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:987  %add_ln117_27 = add i13 %sub_ln91_58, %zext_ln117

]]></Node>
<StgValue><ssdm name="add_ln117_27"/></StgValue>
</operation>

<operation id="1600" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:993  %add_ln117_30 = add i16 %sext_ln92_31, %sub_ln92_18

]]></Node>
<StgValue><ssdm name="add_ln117_30"/></StgValue>
</operation>

<operation id="1601" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:997  %add_ln117_33 = add i13 %sext_ln91_46, %sext_ln91_51

]]></Node>
<StgValue><ssdm name="add_ln117_33"/></StgValue>
</operation>

<operation id="1602" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="15" op_0_bw="13">
<![CDATA[
hls_label_3:998  %sext_ln117_17 = sext i13 %add_ln117_33 to i15

]]></Node>
<StgValue><ssdm name="sext_ln117_17"/></StgValue>
</operation>

<operation id="1603" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:999  %add_ln117_34 = add i15 %sub_ln92_16, %sext_ln117_17

]]></Node>
<StgValue><ssdm name="add_ln117_34"/></StgValue>
</operation>

<operation id="1604" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:1001  %add_ln117_35 = add i15 %zext_ln91_132, %sub_ln92_20

]]></Node>
<StgValue><ssdm name="add_ln117_35"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1605" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:379  %mul_ln91_2 = mul i13 13, %zext_ln91_47

]]></Node>
<StgValue><ssdm name="mul_ln91_2"/></StgValue>
</operation>

<operation id="1606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="13">
<![CDATA[
hls_label_3:380  %zext_ln91_50 = zext i13 %mul_ln91_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln91_50"/></StgValue>
</operation>

<operation id="1607" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:381  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1608" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:737  %sext_ln92_20 = sext i15 %sub_ln92_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_20"/></StgValue>
</operation>

<operation id="1609" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:738  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_98)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3:837  %shl_ln91_61 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_115, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln91_61"/></StgValue>
</operation>

<operation id="1611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="15" op_0_bw="10">
<![CDATA[
hls_label_3:838  %zext_ln91_123 = zext i10 %shl_ln91_61 to i15

]]></Node>
<StgValue><ssdm name="zext_ln91_123"/></StgValue>
</operation>

<operation id="1612" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:839  %sub_ln92_17 = sub i15 %sub_ln92_15, %zext_ln91_123

]]></Node>
<StgValue><ssdm name="sub_ln92_17"/></StgValue>
</operation>

<operation id="1613" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:840  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_116)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1614" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:951  %sext_ln117 = sext i15 %add_ln117_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln117"/></StgValue>
</operation>

<operation id="1615" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:952  %add_ln117_8 = add i16 %add_ln117_5, %sext_ln117

]]></Node>
<StgValue><ssdm name="add_ln117_8"/></StgValue>
</operation>

<operation id="1616" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="15" op_0_bw="13">
<![CDATA[
hls_label_3:956  %sext_ln117_2 = sext i13 %add_ln117_10 to i15

]]></Node>
<StgValue><ssdm name="sext_ln117_2"/></StgValue>
</operation>

<operation id="1617" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:959  %add_ln117_13 = add i15 %sext_ln117_2, %add_ln117_12

]]></Node>
<StgValue><ssdm name="add_ln117_13"/></StgValue>
</operation>

<operation id="1618" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:960  %sext_ln117_3 = sext i15 %add_ln117_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln117_3"/></StgValue>
</operation>

<operation id="1619" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:961  %add_ln117 = add i16 %add_ln117_8, %sext_ln117_3

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="1620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="15" op_0_bw="14">
<![CDATA[
hls_label_3:963  %sext_ln117_4 = sext i14 %add_ln117_14 to i15

]]></Node>
<StgValue><ssdm name="sext_ln117_4"/></StgValue>
</operation>

<operation id="1621" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_3:964  %add_ln117_15 = add i15 %sub_ln92_17, %sext_ln117_4

]]></Node>
<StgValue><ssdm name="add_ln117_15"/></StgValue>
</operation>

<operation id="1622" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:965  %sext_ln117_5 = sext i15 %add_ln117_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln117_5"/></StgValue>
</operation>

<operation id="1623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:969  %sext_ln117_7 = sext i15 %add_ln117_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln117_7"/></StgValue>
</operation>

<operation id="1624" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:970  %add_ln117_18 = add i16 %sext_ln117_5, %sext_ln117_7

]]></Node>
<StgValue><ssdm name="add_ln117_18"/></StgValue>
</operation>

<operation id="1625" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:981  %sext_ln117_12 = sext i15 %add_ln117_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln117_12"/></StgValue>
</operation>

<operation id="1626" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:982  %add_ln117_1 = add i16 %add_ln117_18, %sext_ln117_12

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="1627" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:984  %sext_ln117_13 = sext i13 %add_ln117_25 to i14

]]></Node>
<StgValue><ssdm name="sext_ln117_13"/></StgValue>
</operation>

<operation id="1628" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="14" op_0_bw="13">
<![CDATA[
hls_label_3:988  %sext_ln117_14 = sext i13 %add_ln117_27 to i14

]]></Node>
<StgValue><ssdm name="sext_ln117_14"/></StgValue>
</operation>

<operation id="1629" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:989  %add_ln117_28 = add i14 %sext_ln117_13, %sext_ln117_14

]]></Node>
<StgValue><ssdm name="add_ln117_28"/></StgValue>
</operation>

<operation id="1630" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="16" op_0_bw="14">
<![CDATA[
hls_label_3:990  %sext_ln117_15 = sext i14 %add_ln117_28 to i16

]]></Node>
<StgValue><ssdm name="sext_ln117_15"/></StgValue>
</operation>

<operation id="1631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="16" op_0_bw="14">
<![CDATA[
hls_label_3:992  %sext_ln117_16 = sext i14 %add_ln117_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln117_16"/></StgValue>
</operation>

<operation id="1632" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:994  %add_ln117_31 = add i16 %zext_ln91_50, %add_ln117_30

]]></Node>
<StgValue><ssdm name="add_ln117_31"/></StgValue>
</operation>

<operation id="1633" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:995  %add_ln117_32 = add i16 %sext_ln117_16, %add_ln117_31

]]></Node>
<StgValue><ssdm name="add_ln117_32"/></StgValue>
</operation>

<operation id="1634" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:996  %add_ln117_2 = add i16 %sext_ln117_15, %add_ln117_32

]]></Node>
<StgValue><ssdm name="add_ln117_2"/></StgValue>
</operation>

<operation id="1635" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:1000  %sext_ln117_18 = sext i15 %add_ln117_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln117_18"/></StgValue>
</operation>

<operation id="1636" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="15">
<![CDATA[
hls_label_3:1002  %sext_ln117_19 = sext i15 %add_ln117_35 to i16

]]></Node>
<StgValue><ssdm name="sext_ln117_19"/></StgValue>
</operation>

<operation id="1637" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:1003  %add_ln117_36 = add i16 %sext_ln92_20, %sext_ln117_19

]]></Node>
<StgValue><ssdm name="add_ln117_36"/></StgValue>
</operation>

<operation id="1638" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:1004  %add_ln117_3 = add i16 %sext_ln117_18, %add_ln117_36

]]></Node>
<StgValue><ssdm name="add_ln117_3"/></StgValue>
</operation>

<operation id="1639" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:1005  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_135)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1640" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="8">
<![CDATA[
.new:1  %l2_write_row_offset_2 = load i8* @l2_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_2"/></StgValue>
</operation>

<operation id="1641" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new:2  br i1 %icmp_ln64, label %._crit_edge90, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1642" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="16" op_0_bw="16">
<![CDATA[
hls_label_3:1006  %l1_maxes_0_load = load i16* @l1_maxes_0, align 2

]]></Node>
<StgValue><ssdm name="l1_maxes_0_load"/></StgValue>
</operation>

<operation id="1643" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:1007  %icmp_ln124 = icmp sgt i16 %add_ln117, %l1_maxes_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="1644" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:1008  %select_ln124 = select i1 %icmp_ln124, i16 %add_ln117, i16 %l1_maxes_0_load

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="1645" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="16" op_0_bw="16">
<![CDATA[
hls_label_3:1009  %l1_maxes_1_load = load i16* @l1_maxes_1, align 2

]]></Node>
<StgValue><ssdm name="l1_maxes_1_load"/></StgValue>
</operation>

<operation id="1646" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:1010  %icmp_ln124_1 = icmp sgt i16 %add_ln117_1, %l1_maxes_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln124_1"/></StgValue>
</operation>

<operation id="1647" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:1011  %select_ln124_1 = select i1 %icmp_ln124_1, i16 %add_ln117_1, i16 %l1_maxes_1_load

]]></Node>
<StgValue><ssdm name="select_ln124_1"/></StgValue>
</operation>

<operation id="1648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="16">
<![CDATA[
hls_label_3:1012  %l1_maxes_2_load = load i16* @l1_maxes_2, align 2

]]></Node>
<StgValue><ssdm name="l1_maxes_2_load"/></StgValue>
</operation>

<operation id="1649" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:1013  %icmp_ln124_2 = icmp sgt i16 %add_ln117_2, %l1_maxes_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln124_2"/></StgValue>
</operation>

<operation id="1650" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:1014  %select_ln124_2 = select i1 %icmp_ln124_2, i16 %add_ln117_2, i16 %l1_maxes_2_load

]]></Node>
<StgValue><ssdm name="select_ln124_2"/></StgValue>
</operation>

<operation id="1651" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="16" op_0_bw="16">
<![CDATA[
hls_label_3:1015  %l1_maxes_3_load = load i16* @l1_maxes_3, align 2

]]></Node>
<StgValue><ssdm name="l1_maxes_3_load"/></StgValue>
</operation>

<operation id="1652" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:1016  %icmp_ln124_3 = icmp sgt i16 %add_ln117_3, %l1_maxes_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln124_3"/></StgValue>
</operation>

<operation id="1653" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:1017  %select_ln124_3 = select i1 %icmp_ln124_3, i16 %add_ln117_3, i16 %l1_maxes_3_load

]]></Node>
<StgValue><ssdm name="select_ln124_3"/></StgValue>
</operation>

<operation id="1654" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3:1019  br i1 %icmp_ln127, label %.preheader65.0, label %mergeST11

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1655" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader65.0:0  %trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln124, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="1656" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="16" op_0_bw="16">
<![CDATA[
.preheader65.0:1  %l2_write_col_offset_s = load i16* @l2_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l2_write_col_offset_s"/></StgValue>
</operation>

<operation id="1657" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="16">
<![CDATA[
.preheader65.0:2  %zext_ln131 = zext i16 %l2_write_col_offset_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="1658" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="3" op_0_bw="8">
<![CDATA[
.preheader65.0:3  %trunc_ln131 = trunc i8 %l2_write_row_offset_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="1659" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:4  %l2_stripes_0_0_addr = getelementptr [258 x i8]* @l2_stripes_0_0, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr"/></StgValue>
</operation>

<operation id="1660" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:5  %l2_stripes_0_1_addr = getelementptr [258 x i8]* @l2_stripes_0_1, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr"/></StgValue>
</operation>

<operation id="1661" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:6  %l2_stripes_0_2_addr = getelementptr [258 x i8]* @l2_stripes_0_2, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr"/></StgValue>
</operation>

<operation id="1662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:7  %l2_stripes_0_3_addr = getelementptr [258 x i8]* @l2_stripes_0_3, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr"/></StgValue>
</operation>

<operation id="1663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:8  %l2_stripes_0_4_addr = getelementptr [258 x i8]* @l2_stripes_0_4, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr"/></StgValue>
</operation>

<operation id="1664" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:9  %l2_stripes_0_5_addr = getelementptr [258 x i8]* @l2_stripes_0_5, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr"/></StgValue>
</operation>

<operation id="1665" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader65.0:10  %trunc_ln131_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln124_1, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln131_1"/></StgValue>
</operation>

<operation id="1666" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:11  %l2_stripes_1_0_addr = getelementptr [258 x i8]* @l2_stripes_1_0, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr"/></StgValue>
</operation>

<operation id="1667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:12  %l2_stripes_1_1_addr = getelementptr [258 x i8]* @l2_stripes_1_1, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr"/></StgValue>
</operation>

<operation id="1668" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:13  %l2_stripes_1_2_addr = getelementptr [258 x i8]* @l2_stripes_1_2, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr"/></StgValue>
</operation>

<operation id="1669" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:14  %l2_stripes_1_3_addr = getelementptr [258 x i8]* @l2_stripes_1_3, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr"/></StgValue>
</operation>

<operation id="1670" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:15  %l2_stripes_1_4_addr = getelementptr [258 x i8]* @l2_stripes_1_4, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr"/></StgValue>
</operation>

<operation id="1671" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:16  %l2_stripes_1_5_addr = getelementptr [258 x i8]* @l2_stripes_1_5, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr"/></StgValue>
</operation>

<operation id="1672" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader65.0:17  %trunc_ln131_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln124_2, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln131_2"/></StgValue>
</operation>

<operation id="1673" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:18  %l2_stripes_2_0_addr = getelementptr [258 x i8]* @l2_stripes_2_0, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr"/></StgValue>
</operation>

<operation id="1674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:19  %l2_stripes_2_1_addr = getelementptr [258 x i8]* @l2_stripes_2_1, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr"/></StgValue>
</operation>

<operation id="1675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:20  %l2_stripes_2_2_addr = getelementptr [258 x i8]* @l2_stripes_2_2, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr"/></StgValue>
</operation>

<operation id="1676" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:21  %l2_stripes_2_3_addr = getelementptr [258 x i8]* @l2_stripes_2_3, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr"/></StgValue>
</operation>

<operation id="1677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:22  %l2_stripes_2_4_addr = getelementptr [258 x i8]* @l2_stripes_2_4, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr"/></StgValue>
</operation>

<operation id="1678" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:23  %l2_stripes_2_5_addr = getelementptr [258 x i8]* @l2_stripes_2_5, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr"/></StgValue>
</operation>

<operation id="1679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader65.0:24  %trunc_ln131_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln124_3, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln131_3"/></StgValue>
</operation>

<operation id="1680" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:25  %l2_stripes_3_0_addr = getelementptr [258 x i8]* @l2_stripes_3_0, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr"/></StgValue>
</operation>

<operation id="1681" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:26  %l2_stripes_3_1_addr = getelementptr [258 x i8]* @l2_stripes_3_1, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr"/></StgValue>
</operation>

<operation id="1682" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:27  %l2_stripes_3_2_addr = getelementptr [258 x i8]* @l2_stripes_3_2, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr"/></StgValue>
</operation>

<operation id="1683" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:28  %l2_stripes_3_3_addr = getelementptr [258 x i8]* @l2_stripes_3_3, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr"/></StgValue>
</operation>

<operation id="1684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:29  %l2_stripes_3_4_addr = getelementptr [258 x i8]* @l2_stripes_3_4, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr"/></StgValue>
</operation>

<operation id="1685" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader65.0:30  %l2_stripes_3_5_addr = getelementptr [258 x i8]* @l2_stripes_3_5, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr"/></StgValue>
</operation>

<operation id="1686" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
.preheader65.0:31  switch i3 %trunc_ln131, label %branch1492789 [
    i3 0, label %branch1442784
    i3 1, label %branch1452785
    i3 2, label %branch1462786
    i3 3, label %branch1472787
    i3 -4, label %branch1482788
  ]

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>

<operation id="1687" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1482788:0  store i8 %trunc_ln4, i8* %l2_stripes_0_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1688" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1482788:1  store i8 %trunc_ln131_1, i8* %l2_stripes_1_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1689" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1482788:2  store i8 %trunc_ln131_2, i8* %l2_stripes_2_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1690" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1482788:3  store i8 %trunc_ln131_3, i8* %l2_stripes_3_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1691" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0">
<![CDATA[
branch1482788:4  br label %.preheader65.02783304733113575_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1692" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1472787:0  store i8 %trunc_ln4, i8* %l2_stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1693" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1472787:1  store i8 %trunc_ln131_1, i8* %l2_stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1694" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1472787:2  store i8 %trunc_ln131_2, i8* %l2_stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1695" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1472787:3  store i8 %trunc_ln131_3, i8* %l2_stripes_3_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1696" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="0">
<![CDATA[
branch1472787:4  br label %.preheader65.02783304733113575_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1697" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1462786:0  store i8 %trunc_ln4, i8* %l2_stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1698" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1462786:1  store i8 %trunc_ln131_1, i8* %l2_stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1699" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1462786:2  store i8 %trunc_ln131_2, i8* %l2_stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1700" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1462786:3  store i8 %trunc_ln131_3, i8* %l2_stripes_3_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1701" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0">
<![CDATA[
branch1462786:4  br label %.preheader65.02783304733113575_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1702" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1452785:0  store i8 %trunc_ln4, i8* %l2_stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1703" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1452785:1  store i8 %trunc_ln131_1, i8* %l2_stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1704" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1452785:2  store i8 %trunc_ln131_2, i8* %l2_stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1705" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1452785:3  store i8 %trunc_ln131_3, i8* %l2_stripes_3_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1706" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="0">
<![CDATA[
branch1452785:4  br label %.preheader65.02783304733113575_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1707" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1442784:0  store i8 %trunc_ln4, i8* %l2_stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1708" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1442784:1  store i8 %trunc_ln131_1, i8* %l2_stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1709" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1442784:2  store i8 %trunc_ln131_2, i8* %l2_stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1710" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1442784:3  store i8 %trunc_ln131_3, i8* %l2_stripes_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1711" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="0">
<![CDATA[
branch1442784:4  br label %.preheader65.02783304733113575_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1712" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="trunc_ln131" val="!2"/>
<literal name="trunc_ln131" val="!3"/>
<literal name="trunc_ln131" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1492789:0  store i8 %trunc_ln4, i8* %l2_stripes_0_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1713" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="trunc_ln131" val="!2"/>
<literal name="trunc_ln131" val="!3"/>
<literal name="trunc_ln131" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1492789:1  store i8 %trunc_ln131_1, i8* %l2_stripes_1_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1714" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="trunc_ln131" val="!2"/>
<literal name="trunc_ln131" val="!3"/>
<literal name="trunc_ln131" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1492789:2  store i8 %trunc_ln131_2, i8* %l2_stripes_2_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1715" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="trunc_ln131" val="!2"/>
<literal name="trunc_ln131" val="!3"/>
<literal name="trunc_ln131" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1492789:3  store i8 %trunc_ln131_3, i8* %l2_stripes_3_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1716" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln131" val="!0"/>
<literal name="trunc_ln131" val="!1"/>
<literal name="trunc_ln131" val="!2"/>
<literal name="trunc_ln131" val="!3"/>
<literal name="trunc_ln131" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="0">
<![CDATA[
branch1492789:4  br label %.preheader65.02783304733113575_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1717" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader65.02783304733113575_ifconv:0  %add_ln135 = add i16 %l2_write_col_offset_s, 1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="1718" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader65.02783304733113575_ifconv:1  %icmp_ln136 = icmp eq i16 %add_ln135, 257

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="1719" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.02783304733113575_ifconv:2  %add_ln139 = add i8 %l2_write_row_offset_2, 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="1720" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.02783304733113575_ifconv:3  %icmp_ln140 = icmp eq i8 %add_ln139, 6

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="1721" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader65.02783304733113575_ifconv:4  %select_ln140 = select i1 %icmp_ln140, i8 0, i8 %add_ln139

]]></Node>
<StgValue><ssdm name="select_ln140"/></StgValue>
</operation>

<operation id="1722" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader65.02783304733113575_ifconv:5  %select_ln136 = select i1 %icmp_ln136, i16 1, i16 %add_ln135

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="1723" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader65.02783304733113575_ifconv:6  %select_ln136_1 = select i1 %icmp_ln136, i8 %select_ln140, i8 %l2_write_row_offset_2

]]></Node>
<StgValue><ssdm name="select_ln136_1"/></StgValue>
</operation>

<operation id="1724" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader65.02783304733113575_ifconv:9  store i16 %select_ln136, i16* @l2_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1725" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.02783304733113575_ifconv:10  %add_ln150 = add i8 %l1_read_row_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="1726" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.02783304733113575_ifconv:11  %icmp_ln151 = icmp eq i8 %add_ln150, 6

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="1727" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader65.02783304733113575_ifconv:12  %select_ln151 = select i1 %icmp_ln151, i8 0, i8 %add_ln150

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="1728" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.02783304733113575_ifconv:15  br label %mergeST11

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1729" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST11:0  %l1_read_row_offset_f_1 = phi i1 [ %icmp_ln147, %.preheader65.02783304733113575_ifconv ], [ false, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_f_1"/></StgValue>
</operation>

<operation id="1730" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
mergeST11:1  %l1_read_row_offset_n_1 = phi i8 [ %select_ln151, %.preheader65.02783304733113575_ifconv ], [ undef, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_n_1"/></StgValue>
</operation>

<operation id="1731" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST11:2  %l1_maxes_0_new_0 = phi i16 [ 0, %.preheader65.02783304733113575_ifconv ], [ %select_ln124, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="l1_maxes_0_new_0"/></StgValue>
</operation>

<operation id="1732" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST11:3  %l1_maxes_1_new_0 = phi i16 [ 0, %.preheader65.02783304733113575_ifconv ], [ %select_ln124_1, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="l1_maxes_1_new_0"/></StgValue>
</operation>

<operation id="1733" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST11:4  %l1_maxes_2_new_0 = phi i16 [ 0, %.preheader65.02783304733113575_ifconv ], [ %select_ln124_2, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="l1_maxes_2_new_0"/></StgValue>
</operation>

<operation id="1734" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST11:5  %l1_maxes_3_new_0 = phi i16 [ 0, %.preheader65.02783304733113575_ifconv ], [ %select_ln124_3, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="l1_maxes_3_new_0"/></StgValue>
</operation>

<operation id="1735" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST11:6  %l2_write_row_offset_3 = phi i1 [ %icmp_ln136, %.preheader65.02783304733113575_ifconv ], [ false, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_3"/></StgValue>
</operation>

<operation id="1736" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
mergeST11:7  %l2_write_row_offset_4 = phi i8 [ %select_ln136_1, %.preheader65.02783304733113575_ifconv ], [ %l2_write_row_offset_2, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_4"/></StgValue>
</operation>

<operation id="1737" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST11:8  store i16 %l1_maxes_3_new_0, i16* @l1_maxes_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST11:9  store i16 %l1_maxes_2_new_0, i16* @l1_maxes_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST11:10  store i16 %l1_maxes_1_new_0, i16* @l1_maxes_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1740" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST11:11  store i16 %l1_maxes_0_new_0, i16* @l1_maxes_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1741" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="0">
<![CDATA[
mergeST11:12  br label %._crit_edge90

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="1742" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge90:4  %l2_iteration_load = load i32* @l2_iteration, align 4

]]></Node>
<StgValue><ssdm name="l2_iteration_load"/></StgValue>
</operation>

<operation id="1743" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge90:5  %trunc_ln160 = trunc i32 %l2_iteration_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="1744" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge90:6  %trunc_ln160_1 = trunc i32 %l2_iteration_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln160_1"/></StgValue>
</operation>

<operation id="1745" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge90:7  %icmp_ln160 = icmp ugt i32 %l2_iteration_load, 6143

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="1746" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge90:8  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l2_iteration_load, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1747" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge90:9  %xor_ln160 = xor i1 %tmp_183, true

]]></Node>
<StgValue><ssdm name="xor_ln160"/></StgValue>
</operation>

<operation id="1748" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge90:10  %and_ln160 = and i1 %icmp_ln160, %xor_ln160

]]></Node>
<StgValue><ssdm name="and_ln160"/></StgValue>
</operation>

<operation id="1749" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge90:12  br i1 %and_ln160, label %meminst104.0_ifconv, label %._crit_edge94

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="1750" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:0  %l2_read_col_offset_l = load i16* @l2_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l2_read_col_offset_l"/></StgValue>
</operation>

<operation id="1751" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst104.0_ifconv:1  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l2_iteration_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1752" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="1">
<![CDATA[
meminst104.0_ifconv:2  %zext_ln165 = zext i1 %tmp_184 to i16

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="1753" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:3  %local_col_index = add i16 %zext_ln165, %l2_read_col_offset_l

]]></Node>
<StgValue><ssdm name="local_col_index"/></StgValue>
</operation>

<operation id="1754" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst104.0_ifconv:4  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l2_iteration_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1755" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="17" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:5  %zext_ln170 = zext i16 %local_col_index to i17

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="1756" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="64" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:14  %zext_ln181 = zext i16 %local_col_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="1757" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:15  %l2_stripes_2_0_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_0, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr_1"/></StgValue>
</operation>

<operation id="1758" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:16  %l2_stripes_2_0_load = load i8* %l2_stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load"/></StgValue>
</operation>

<operation id="1759" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:17  %l2_stripes_2_1_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_1, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr_1"/></StgValue>
</operation>

<operation id="1760" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:18  %l2_stripes_2_1_load = load i8* %l2_stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load"/></StgValue>
</operation>

<operation id="1761" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:19  %l2_stripes_2_2_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_2, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr_1"/></StgValue>
</operation>

<operation id="1762" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:20  %l2_stripes_2_2_load = load i8* %l2_stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load"/></StgValue>
</operation>

<operation id="1763" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:21  %l2_stripes_2_3_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_3, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr_1"/></StgValue>
</operation>

<operation id="1764" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:22  %l2_stripes_2_3_load = load i8* %l2_stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load"/></StgValue>
</operation>

<operation id="1765" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:23  %l2_stripes_2_4_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_4, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr_1"/></StgValue>
</operation>

<operation id="1766" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:24  %l2_stripes_2_4_load = load i8* %l2_stripes_2_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load"/></StgValue>
</operation>

<operation id="1767" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:25  %l2_stripes_2_5_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_5, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr_1"/></StgValue>
</operation>

<operation id="1768" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:26  %l2_stripes_2_5_load = load i8* %l2_stripes_2_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load"/></StgValue>
</operation>

<operation id="1769" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:28  %l2_stripes_0_0_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_0, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr_1"/></StgValue>
</operation>

<operation id="1770" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:29  %l2_stripes_0_0_load = load i8* %l2_stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load"/></StgValue>
</operation>

<operation id="1771" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:30  %l2_stripes_0_1_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_1, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr_1"/></StgValue>
</operation>

<operation id="1772" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:31  %l2_stripes_0_1_load = load i8* %l2_stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load"/></StgValue>
</operation>

<operation id="1773" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:32  %l2_stripes_0_2_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_2, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr_1"/></StgValue>
</operation>

<operation id="1774" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:33  %l2_stripes_0_2_load = load i8* %l2_stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load"/></StgValue>
</operation>

<operation id="1775" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:34  %l2_stripes_0_3_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_3, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr_1"/></StgValue>
</operation>

<operation id="1776" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:35  %l2_stripes_0_3_load = load i8* %l2_stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load"/></StgValue>
</operation>

<operation id="1777" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:36  %l2_stripes_0_4_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_4, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr_1"/></StgValue>
</operation>

<operation id="1778" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:37  %l2_stripes_0_4_load = load i8* %l2_stripes_0_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load"/></StgValue>
</operation>

<operation id="1779" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:38  %l2_stripes_0_5_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_5, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr_1"/></StgValue>
</operation>

<operation id="1780" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:39  %l2_stripes_0_5_load = load i8* %l2_stripes_0_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load"/></StgValue>
</operation>

<operation id="1781" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:74  %l2_stripes_3_0_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_0, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr_1"/></StgValue>
</operation>

<operation id="1782" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:75  %l2_stripes_3_0_load = load i8* %l2_stripes_3_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load"/></StgValue>
</operation>

<operation id="1783" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:76  %l2_stripes_3_1_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_1, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr_1"/></StgValue>
</operation>

<operation id="1784" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:77  %l2_stripes_3_1_load = load i8* %l2_stripes_3_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load"/></StgValue>
</operation>

<operation id="1785" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:78  %l2_stripes_3_2_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_2, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr_1"/></StgValue>
</operation>

<operation id="1786" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:79  %l2_stripes_3_2_load = load i8* %l2_stripes_3_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load"/></StgValue>
</operation>

<operation id="1787" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:80  %l2_stripes_3_3_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_3, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr_1"/></StgValue>
</operation>

<operation id="1788" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:81  %l2_stripes_3_3_load = load i8* %l2_stripes_3_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load"/></StgValue>
</operation>

<operation id="1789" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:82  %l2_stripes_3_4_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_4, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr_1"/></StgValue>
</operation>

<operation id="1790" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:83  %l2_stripes_3_4_load = load i8* %l2_stripes_3_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load"/></StgValue>
</operation>

<operation id="1791" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:84  %l2_stripes_3_5_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_5, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr_1"/></StgValue>
</operation>

<operation id="1792" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:85  %l2_stripes_3_5_load = load i8* %l2_stripes_3_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load"/></StgValue>
</operation>

<operation id="1793" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:87  %l2_stripes_1_0_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_0, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr_1"/></StgValue>
</operation>

<operation id="1794" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:88  %l2_stripes_1_0_load = load i8* %l2_stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load"/></StgValue>
</operation>

<operation id="1795" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:89  %l2_stripes_1_1_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_1, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr_1"/></StgValue>
</operation>

<operation id="1796" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:90  %l2_stripes_1_1_load = load i8* %l2_stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load"/></StgValue>
</operation>

<operation id="1797" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:91  %l2_stripes_1_2_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_2, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr_1"/></StgValue>
</operation>

<operation id="1798" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:92  %l2_stripes_1_2_load = load i8* %l2_stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load"/></StgValue>
</operation>

<operation id="1799" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:93  %l2_stripes_1_3_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_3, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr_1"/></StgValue>
</operation>

<operation id="1800" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:94  %l2_stripes_1_3_load = load i8* %l2_stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load"/></StgValue>
</operation>

<operation id="1801" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:95  %l2_stripes_1_4_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_4, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr_1"/></StgValue>
</operation>

<operation id="1802" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:96  %l2_stripes_1_4_load = load i8* %l2_stripes_1_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load"/></StgValue>
</operation>

<operation id="1803" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:97  %l2_stripes_1_5_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_5, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr_1"/></StgValue>
</operation>

<operation id="1804" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:98  %l2_stripes_1_5_load = load i8* %l2_stripes_1_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load"/></StgValue>
</operation>

<operation id="1805" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst104.0_ifconv:142  %add_ln181 = add i17 1, %zext_ln170

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="1806" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="64" op_0_bw="17">
<![CDATA[
meminst104.0_ifconv:143  %zext_ln181_4 = zext i17 %add_ln181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln181_4"/></StgValue>
</operation>

<operation id="1807" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:144  %l2_stripes_2_0_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_0, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr_2"/></StgValue>
</operation>

<operation id="1808" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:145  %l2_stripes_2_0_load_1 = load i8* %l2_stripes_2_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="1809" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:146  %l2_stripes_2_1_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_1, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr_2"/></StgValue>
</operation>

<operation id="1810" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:147  %l2_stripes_2_1_load_1 = load i8* %l2_stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="1811" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:148  %l2_stripes_2_2_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_2, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr_2"/></StgValue>
</operation>

<operation id="1812" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:149  %l2_stripes_2_2_load_1 = load i8* %l2_stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="1813" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:150  %l2_stripes_2_3_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_3, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr_2"/></StgValue>
</operation>

<operation id="1814" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:151  %l2_stripes_2_3_load_1 = load i8* %l2_stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="1815" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:152  %l2_stripes_2_4_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_4, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr_2"/></StgValue>
</operation>

<operation id="1816" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:153  %l2_stripes_2_4_load_1 = load i8* %l2_stripes_2_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="1817" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:154  %l2_stripes_2_5_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_5, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr_2"/></StgValue>
</operation>

<operation id="1818" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:155  %l2_stripes_2_5_load_1 = load i8* %l2_stripes_2_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="1819" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:157  %l2_stripes_0_0_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_0, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr_2"/></StgValue>
</operation>

<operation id="1820" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:158  %l2_stripes_0_0_load_1 = load i8* %l2_stripes_0_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="1821" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:159  %l2_stripes_0_1_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_1, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr_2"/></StgValue>
</operation>

<operation id="1822" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:160  %l2_stripes_0_1_load_1 = load i8* %l2_stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="1823" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:161  %l2_stripes_0_2_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_2, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr_2"/></StgValue>
</operation>

<operation id="1824" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:162  %l2_stripes_0_2_load_1 = load i8* %l2_stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="1825" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:163  %l2_stripes_0_3_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_3, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr_2"/></StgValue>
</operation>

<operation id="1826" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:164  %l2_stripes_0_3_load_1 = load i8* %l2_stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="1827" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:165  %l2_stripes_0_4_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_4, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr_2"/></StgValue>
</operation>

<operation id="1828" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:166  %l2_stripes_0_4_load_1 = load i8* %l2_stripes_0_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="1829" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:167  %l2_stripes_0_5_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_5, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr_2"/></StgValue>
</operation>

<operation id="1830" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:168  %l2_stripes_0_5_load_1 = load i8* %l2_stripes_0_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="1831" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:216  %l2_stripes_3_0_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_0, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr_2"/></StgValue>
</operation>

<operation id="1832" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:217  %l2_stripes_3_0_load_1 = load i8* %l2_stripes_3_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_1"/></StgValue>
</operation>

<operation id="1833" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:218  %l2_stripes_3_1_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_1, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr_2"/></StgValue>
</operation>

<operation id="1834" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:219  %l2_stripes_3_1_load_1 = load i8* %l2_stripes_3_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_1"/></StgValue>
</operation>

<operation id="1835" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:220  %l2_stripes_3_2_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_2, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr_2"/></StgValue>
</operation>

<operation id="1836" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:221  %l2_stripes_3_2_load_1 = load i8* %l2_stripes_3_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_1"/></StgValue>
</operation>

<operation id="1837" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:222  %l2_stripes_3_3_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_3, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr_2"/></StgValue>
</operation>

<operation id="1838" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:223  %l2_stripes_3_3_load_1 = load i8* %l2_stripes_3_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_1"/></StgValue>
</operation>

<operation id="1839" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:224  %l2_stripes_3_4_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_4, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr_2"/></StgValue>
</operation>

<operation id="1840" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:225  %l2_stripes_3_4_load_1 = load i8* %l2_stripes_3_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_1"/></StgValue>
</operation>

<operation id="1841" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:226  %l2_stripes_3_5_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_5, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr_2"/></StgValue>
</operation>

<operation id="1842" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:227  %l2_stripes_3_5_load_1 = load i8* %l2_stripes_3_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_1"/></StgValue>
</operation>

<operation id="1843" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:229  %l2_stripes_1_0_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_0, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr_2"/></StgValue>
</operation>

<operation id="1844" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:230  %l2_stripes_1_0_load_1 = load i8* %l2_stripes_1_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="1845" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:231  %l2_stripes_1_1_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_1, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr_2"/></StgValue>
</operation>

<operation id="1846" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:232  %l2_stripes_1_1_load_1 = load i8* %l2_stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="1847" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:233  %l2_stripes_1_2_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_2, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr_2"/></StgValue>
</operation>

<operation id="1848" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:234  %l2_stripes_1_2_load_1 = load i8* %l2_stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="1849" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:235  %l2_stripes_1_3_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_3, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr_2"/></StgValue>
</operation>

<operation id="1850" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:236  %l2_stripes_1_3_load_1 = load i8* %l2_stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="1851" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:237  %l2_stripes_1_4_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_4, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr_2"/></StgValue>
</operation>

<operation id="1852" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:238  %l2_stripes_1_4_load_1 = load i8* %l2_stripes_1_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="1853" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:239  %l2_stripes_1_5_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_5, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr_2"/></StgValue>
</operation>

<operation id="1854" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:240  %l2_stripes_1_5_load_1 = load i8* %l2_stripes_1_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="1855" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst104.0_ifconv:1261  %icmp_ln204 = icmp eq i3 %trunc_ln160, -1

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="1856" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %tmp_last_V = icmp ugt i32 %l2_iteration_load, 263160

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="1857" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:3  %add_ln220 = add i16 %l2_read_col_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="1858" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:4  %icmp_ln221 = icmp eq i16 %add_ln220, 256

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="1859" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:8  %select_ln221 = select i1 %icmp_ln221, i16 0, i16 %add_ln220

]]></Node>
<StgValue><ssdm name="select_ln221"/></StgValue>
</operation>

<operation id="1860" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:9  store i16 %select_ln221, i16* @l2_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="1861" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge94:10  %add_ln241 = add i32 %l2_iteration_load, 1

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="1862" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge94:11  %icmp_ln242 = icmp eq i32 %add_ln241, 264192

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="1863" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge97.new5:1  %select_ln242 = select i1 %icmp_ln242, i32 2048, i32 %add_ln241

]]></Node>
<StgValue><ssdm name="select_ln242"/></StgValue>
</operation>

<operation id="1864" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge98.new19:0  store i32 %select_ln242, i32* @l2_iteration, align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1865" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge90:0  %l1_read_row_offset_f = phi i1 [ %l1_read_row_offset_f_1, %mergeST11 ], [ false, %.new ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_f"/></StgValue>
</operation>

<operation id="1866" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge90:1  %l1_read_row_offset_n = phi i8 [ %l1_read_row_offset_n_1, %mergeST11 ], [ undef, %.new ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_n"/></StgValue>
</operation>

<operation id="1867" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge90:2  %l2_write_row_offset_s = phi i1 [ %l2_write_row_offset_3, %mergeST11 ], [ false, %.new ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_s"/></StgValue>
</operation>

<operation id="1868" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge90:3  %l2_write_row_offset_1 = phi i8 [ %l2_write_row_offset_4, %mergeST11 ], [ %l2_write_row_offset_2, %.new ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_1"/></StgValue>
</operation>

<operation id="1869" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge90:11  %l2_read_row_offset_l = load i8* @l2_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_l"/></StgValue>
</operation>

<operation id="1870" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="1">
<![CDATA[
meminst104.0_ifconv:6  %zext_ln170_1 = zext i1 %tmp_186 to i8

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="1871" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="3" op_0_bw="1">
<![CDATA[
meminst104.0_ifconv:7  %zext_ln170_2 = zext i1 %tmp_186 to i3

]]></Node>
<StgValue><ssdm name="zext_ln170_2"/></StgValue>
</operation>

<operation id="1872" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="3" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:8  %trunc_ln170 = trunc i8 %l2_read_row_offset_l to i3

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="1873" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst104.0_ifconv:9  %add_ln170 = add i8 %zext_ln170_1, %l2_read_row_offset_l

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="1874" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst104.0_ifconv:10  %icmp_ln171 = icmp ugt i8 %add_ln170, 5

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="1875" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst104.0_ifconv:11  %add_ln173 = add i3 %zext_ln170_2, %trunc_ln170

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="1876" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst104.0_ifconv:12  %add_ln171 = add i3 2, %add_ln173

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="1877" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:13  %select_ln171 = select i1 %icmp_ln171, i3 %add_ln171, i3 %add_ln173

]]></Node>
<StgValue><ssdm name="select_ln171"/></StgValue>
</operation>

<operation id="1878" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:16  %l2_stripes_2_0_load = load i8* %l2_stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load"/></StgValue>
</operation>

<operation id="1879" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:18  %l2_stripes_2_1_load = load i8* %l2_stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load"/></StgValue>
</operation>

<operation id="1880" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:20  %l2_stripes_2_2_load = load i8* %l2_stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load"/></StgValue>
</operation>

<operation id="1881" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:22  %l2_stripes_2_3_load = load i8* %l2_stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load"/></StgValue>
</operation>

<operation id="1882" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:24  %l2_stripes_2_4_load = load i8* %l2_stripes_2_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load"/></StgValue>
</operation>

<operation id="1883" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:26  %l2_stripes_2_5_load = load i8* %l2_stripes_2_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load"/></StgValue>
</operation>

<operation id="1884" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:29  %l2_stripes_0_0_load = load i8* %l2_stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load"/></StgValue>
</operation>

<operation id="1885" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:31  %l2_stripes_0_1_load = load i8* %l2_stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load"/></StgValue>
</operation>

<operation id="1886" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:33  %l2_stripes_0_2_load = load i8* %l2_stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load"/></StgValue>
</operation>

<operation id="1887" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:35  %l2_stripes_0_3_load = load i8* %l2_stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load"/></StgValue>
</operation>

<operation id="1888" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:37  %l2_stripes_0_4_load = load i8* %l2_stripes_0_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load"/></StgValue>
</operation>

<operation id="1889" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:39  %l2_stripes_0_5_load = load i8* %l2_stripes_0_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load"/></StgValue>
</operation>

<operation id="1890" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:75  %l2_stripes_3_0_load = load i8* %l2_stripes_3_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load"/></StgValue>
</operation>

<operation id="1891" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:77  %l2_stripes_3_1_load = load i8* %l2_stripes_3_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load"/></StgValue>
</operation>

<operation id="1892" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:79  %l2_stripes_3_2_load = load i8* %l2_stripes_3_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load"/></StgValue>
</operation>

<operation id="1893" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:81  %l2_stripes_3_3_load = load i8* %l2_stripes_3_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load"/></StgValue>
</operation>

<operation id="1894" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:83  %l2_stripes_3_4_load = load i8* %l2_stripes_3_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load"/></StgValue>
</operation>

<operation id="1895" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:85  %l2_stripes_3_5_load = load i8* %l2_stripes_3_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load"/></StgValue>
</operation>

<operation id="1896" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:86  %tmp_138 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load, i8 %l2_stripes_3_1_load, i8 %l2_stripes_3_2_load, i8 %l2_stripes_3_3_load, i8 %l2_stripes_3_4_load, i8 %l2_stripes_3_5_load, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1897" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:88  %l2_stripes_1_0_load = load i8* %l2_stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load"/></StgValue>
</operation>

<operation id="1898" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:90  %l2_stripes_1_1_load = load i8* %l2_stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load"/></StgValue>
</operation>

<operation id="1899" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:92  %l2_stripes_1_2_load = load i8* %l2_stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load"/></StgValue>
</operation>

<operation id="1900" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:94  %l2_stripes_1_3_load = load i8* %l2_stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load"/></StgValue>
</operation>

<operation id="1901" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:96  %l2_stripes_1_4_load = load i8* %l2_stripes_1_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load"/></StgValue>
</operation>

<operation id="1902" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:98  %l2_stripes_1_5_load = load i8* %l2_stripes_1_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load"/></StgValue>
</operation>

<operation id="1903" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:99  %tmp_139 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load, i8 %l2_stripes_1_1_load, i8 %l2_stripes_1_2_load, i8 %l2_stripes_1_3_load, i8 %l2_stripes_1_4_load, i8 %l2_stripes_1_5_load, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1904" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:100  %select_ln162_1 = select i1 %trunc_ln160_1, i8 %tmp_138, i8 %tmp_139

]]></Node>
<StgValue><ssdm name="select_ln162_1"/></StgValue>
</operation>

<operation id="1905" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:145  %l2_stripes_2_0_load_1 = load i8* %l2_stripes_2_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="1906" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:147  %l2_stripes_2_1_load_1 = load i8* %l2_stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="1907" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:149  %l2_stripes_2_2_load_1 = load i8* %l2_stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="1908" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:151  %l2_stripes_2_3_load_1 = load i8* %l2_stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="1909" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:153  %l2_stripes_2_4_load_1 = load i8* %l2_stripes_2_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="1910" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:155  %l2_stripes_2_5_load_1 = load i8* %l2_stripes_2_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="1911" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:156  %tmp_140 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_1, i8 %l2_stripes_2_1_load_1, i8 %l2_stripes_2_2_load_1, i8 %l2_stripes_2_3_load_1, i8 %l2_stripes_2_4_load_1, i8 %l2_stripes_2_5_load_1, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1912" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:158  %l2_stripes_0_0_load_1 = load i8* %l2_stripes_0_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="1913" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:160  %l2_stripes_0_1_load_1 = load i8* %l2_stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="1914" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:162  %l2_stripes_0_2_load_1 = load i8* %l2_stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="1915" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:164  %l2_stripes_0_3_load_1 = load i8* %l2_stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="1916" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:166  %l2_stripes_0_4_load_1 = load i8* %l2_stripes_0_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="1917" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:168  %l2_stripes_0_5_load_1 = load i8* %l2_stripes_0_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="1918" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:169  %tmp_141 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_1, i8 %l2_stripes_0_1_load_1, i8 %l2_stripes_0_2_load_1, i8 %l2_stripes_0_3_load_1, i8 %l2_stripes_0_4_load_1, i8 %l2_stripes_0_5_load_1, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1919" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:170  %select_ln162_2 = select i1 %trunc_ln160_1, i8 %tmp_140, i8 %tmp_141

]]></Node>
<StgValue><ssdm name="select_ln162_2"/></StgValue>
</operation>

<operation id="1920" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:217  %l2_stripes_3_0_load_1 = load i8* %l2_stripes_3_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_1"/></StgValue>
</operation>

<operation id="1921" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:219  %l2_stripes_3_1_load_1 = load i8* %l2_stripes_3_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_1"/></StgValue>
</operation>

<operation id="1922" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:221  %l2_stripes_3_2_load_1 = load i8* %l2_stripes_3_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_1"/></StgValue>
</operation>

<operation id="1923" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:223  %l2_stripes_3_3_load_1 = load i8* %l2_stripes_3_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_1"/></StgValue>
</operation>

<operation id="1924" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:225  %l2_stripes_3_4_load_1 = load i8* %l2_stripes_3_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_1"/></StgValue>
</operation>

<operation id="1925" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:227  %l2_stripes_3_5_load_1 = load i8* %l2_stripes_3_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_1"/></StgValue>
</operation>

<operation id="1926" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:228  %tmp_142 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_1, i8 %l2_stripes_3_1_load_1, i8 %l2_stripes_3_2_load_1, i8 %l2_stripes_3_3_load_1, i8 %l2_stripes_3_4_load_1, i8 %l2_stripes_3_5_load_1, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1927" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:230  %l2_stripes_1_0_load_1 = load i8* %l2_stripes_1_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="1928" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:232  %l2_stripes_1_1_load_1 = load i8* %l2_stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="1929" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:234  %l2_stripes_1_2_load_1 = load i8* %l2_stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="1930" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:236  %l2_stripes_1_3_load_1 = load i8* %l2_stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="1931" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:238  %l2_stripes_1_4_load_1 = load i8* %l2_stripes_1_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="1932" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:240  %l2_stripes_1_5_load_1 = load i8* %l2_stripes_1_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="1933" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:241  %tmp_143 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_1, i8 %l2_stripes_1_1_load_1, i8 %l2_stripes_1_2_load_1, i8 %l2_stripes_1_3_load_1, i8 %l2_stripes_1_4_load_1, i8 %l2_stripes_1_5_load_1, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1934" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:242  %select_ln162_3 = select i1 %trunc_ln160_1, i8 %tmp_142, i8 %tmp_143

]]></Node>
<StgValue><ssdm name="select_ln162_3"/></StgValue>
</operation>

<operation id="1935" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst104.0_ifconv:288  %add_ln181_4 = add i17 2, %zext_ln170

]]></Node>
<StgValue><ssdm name="add_ln181_4"/></StgValue>
</operation>

<operation id="1936" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="17">
<![CDATA[
meminst104.0_ifconv:289  %zext_ln181_7 = zext i17 %add_ln181_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln181_7"/></StgValue>
</operation>

<operation id="1937" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:290  %l2_stripes_2_0_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_0, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr_3"/></StgValue>
</operation>

<operation id="1938" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:291  %l2_stripes_2_0_load_2 = load i8* %l2_stripes_2_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="1939" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:292  %l2_stripes_2_1_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_1, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr_3"/></StgValue>
</operation>

<operation id="1940" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:293  %l2_stripes_2_1_load_2 = load i8* %l2_stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="1941" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:294  %l2_stripes_2_2_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_2, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr_3"/></StgValue>
</operation>

<operation id="1942" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:295  %l2_stripes_2_2_load_2 = load i8* %l2_stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="1943" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:296  %l2_stripes_2_3_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_3, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr_3"/></StgValue>
</operation>

<operation id="1944" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:297  %l2_stripes_2_3_load_2 = load i8* %l2_stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="1945" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:298  %l2_stripes_2_4_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_4, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr_3"/></StgValue>
</operation>

<operation id="1946" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:299  %l2_stripes_2_4_load_2 = load i8* %l2_stripes_2_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="1947" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:300  %l2_stripes_2_5_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_5, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr_3"/></StgValue>
</operation>

<operation id="1948" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:301  %l2_stripes_2_5_load_2 = load i8* %l2_stripes_2_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="1949" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:303  %l2_stripes_0_0_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_0, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr_3"/></StgValue>
</operation>

<operation id="1950" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:304  %l2_stripes_0_0_load_2 = load i8* %l2_stripes_0_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="1951" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:305  %l2_stripes_0_1_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_1, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr_3"/></StgValue>
</operation>

<operation id="1952" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:306  %l2_stripes_0_1_load_2 = load i8* %l2_stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="1953" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:307  %l2_stripes_0_2_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_2, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr_3"/></StgValue>
</operation>

<operation id="1954" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:308  %l2_stripes_0_2_load_2 = load i8* %l2_stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="1955" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:309  %l2_stripes_0_3_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_3, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr_3"/></StgValue>
</operation>

<operation id="1956" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:310  %l2_stripes_0_3_load_2 = load i8* %l2_stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="1957" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:311  %l2_stripes_0_4_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_4, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr_3"/></StgValue>
</operation>

<operation id="1958" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:312  %l2_stripes_0_4_load_2 = load i8* %l2_stripes_0_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="1959" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:313  %l2_stripes_0_5_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_5, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr_3"/></StgValue>
</operation>

<operation id="1960" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:314  %l2_stripes_0_5_load_2 = load i8* %l2_stripes_0_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="1961" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:355  %l2_stripes_3_0_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_0, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr_3"/></StgValue>
</operation>

<operation id="1962" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:356  %l2_stripes_3_0_load_2 = load i8* %l2_stripes_3_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_2"/></StgValue>
</operation>

<operation id="1963" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:357  %l2_stripes_3_1_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_1, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr_3"/></StgValue>
</operation>

<operation id="1964" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:358  %l2_stripes_3_1_load_2 = load i8* %l2_stripes_3_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_2"/></StgValue>
</operation>

<operation id="1965" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:359  %l2_stripes_3_2_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_2, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr_3"/></StgValue>
</operation>

<operation id="1966" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:360  %l2_stripes_3_2_load_2 = load i8* %l2_stripes_3_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_2"/></StgValue>
</operation>

<operation id="1967" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:361  %l2_stripes_3_3_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_3, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr_3"/></StgValue>
</operation>

<operation id="1968" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:362  %l2_stripes_3_3_load_2 = load i8* %l2_stripes_3_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_2"/></StgValue>
</operation>

<operation id="1969" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:363  %l2_stripes_3_4_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_4, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr_3"/></StgValue>
</operation>

<operation id="1970" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:364  %l2_stripes_3_4_load_2 = load i8* %l2_stripes_3_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_2"/></StgValue>
</operation>

<operation id="1971" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:365  %l2_stripes_3_5_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_5, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr_3"/></StgValue>
</operation>

<operation id="1972" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:366  %l2_stripes_3_5_load_2 = load i8* %l2_stripes_3_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_2"/></StgValue>
</operation>

<operation id="1973" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:368  %l2_stripes_1_0_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_0, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr_3"/></StgValue>
</operation>

<operation id="1974" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:369  %l2_stripes_1_0_load_2 = load i8* %l2_stripes_1_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="1975" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:370  %l2_stripes_1_1_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_1, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr_3"/></StgValue>
</operation>

<operation id="1976" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:371  %l2_stripes_1_1_load_2 = load i8* %l2_stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="1977" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:372  %l2_stripes_1_2_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_2, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr_3"/></StgValue>
</operation>

<operation id="1978" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:373  %l2_stripes_1_2_load_2 = load i8* %l2_stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="1979" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:374  %l2_stripes_1_3_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_3, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr_3"/></StgValue>
</operation>

<operation id="1980" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:375  %l2_stripes_1_3_load_2 = load i8* %l2_stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="1981" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:376  %l2_stripes_1_4_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_4, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr_3"/></StgValue>
</operation>

<operation id="1982" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:377  %l2_stripes_1_4_load_2 = load i8* %l2_stripes_1_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="1983" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst104.0_ifconv:378  %l2_stripes_1_5_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_5, i64 0, i64 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr_3"/></StgValue>
</operation>

<operation id="1984" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:379  %l2_stripes_1_5_load_2 = load i8* %l2_stripes_1_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="1985" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:430  %select_ln170 = select i1 %tmp_186, i8 2, i8 1

]]></Node>
<StgValue><ssdm name="select_ln170"/></StgValue>
</operation>

<operation id="1986" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst104.0_ifconv:431  %add_ln170_1 = add i8 %l2_read_row_offset_l, %select_ln170

]]></Node>
<StgValue><ssdm name="add_ln170_1"/></StgValue>
</operation>

<operation id="1987" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst104.0_ifconv:432  %icmp_ln171_1 = icmp ugt i8 %add_ln170_1, 5

]]></Node>
<StgValue><ssdm name="icmp_ln171_1"/></StgValue>
</operation>

<operation id="1988" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst104.0_ifconv:433  %add_ln173_3 = add i3 1, %trunc_ln170

]]></Node>
<StgValue><ssdm name="add_ln173_3"/></StgValue>
</operation>

<operation id="1989" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst104.0_ifconv:434  %add_ln173_1 = add i3 %zext_ln170_2, %add_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln173_1"/></StgValue>
</operation>

<operation id="1990" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst104.0_ifconv:435  %add_ln171_1 = add i3 2, %add_ln173_1

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="1991" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:436  %select_ln171_1 = select i1 %icmp_ln171_1, i3 %add_ln171_1, i3 %add_ln173_1

]]></Node>
<StgValue><ssdm name="select_ln171_1"/></StgValue>
</operation>

<operation id="1992" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:483  %tmp_150 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load, i8 %l2_stripes_3_1_load, i8 %l2_stripes_3_2_load, i8 %l2_stripes_3_3_load, i8 %l2_stripes_3_4_load, i8 %l2_stripes_3_5_load, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1993" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:484  %tmp_151 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load, i8 %l2_stripes_1_1_load, i8 %l2_stripes_1_2_load, i8 %l2_stripes_1_3_load, i8 %l2_stripes_1_4_load, i8 %l2_stripes_1_5_load, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1994" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:710  %or_ln1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %tmp_186)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="1995" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="8" op_0_bw="2">
<![CDATA[
meminst104.0_ifconv:711  %zext_ln170_3 = zext i2 %or_ln1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln170_3"/></StgValue>
</operation>

<operation id="1996" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="3" op_0_bw="2">
<![CDATA[
meminst104.0_ifconv:712  %zext_ln170_4 = zext i2 %or_ln1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln170_4"/></StgValue>
</operation>

<operation id="1997" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst104.0_ifconv:713  %add_ln170_2 = add i8 %zext_ln170_3, %l2_read_row_offset_l

]]></Node>
<StgValue><ssdm name="add_ln170_2"/></StgValue>
</operation>

<operation id="1998" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst104.0_ifconv:714  %icmp_ln171_2 = icmp ugt i8 %add_ln170_2, 5

]]></Node>
<StgValue><ssdm name="icmp_ln171_2"/></StgValue>
</operation>

<operation id="1999" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst104.0_ifconv:715  %add_ln173_2 = add i3 %trunc_ln170, %zext_ln170_4

]]></Node>
<StgValue><ssdm name="add_ln173_2"/></StgValue>
</operation>

<operation id="2000" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst104.0_ifconv:716  %add_ln171_2 = add i3 2, %add_ln173_2

]]></Node>
<StgValue><ssdm name="add_ln171_2"/></StgValue>
</operation>

<operation id="2001" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:717  %select_ln171_2 = select i1 %icmp_ln171_2, i3 %add_ln171_2, i3 %add_ln173_2

]]></Node>
<StgValue><ssdm name="select_ln171_2"/></StgValue>
</operation>

<operation id="2002" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge94:4  %add_ln238 = add i8 %l2_write_row_offset_1, -1

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="2003" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge94:6  %or_ln234 = or i1 %icmp_ln234, %l1_read_row_offset_f

]]></Node>
<StgValue><ssdm name="or_ln234"/></StgValue>
</operation>

<operation id="2004" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge94:7  %select_ln234_1 = select i1 %icmp_ln234, i8 2, i8 %l1_read_row_offset_n

]]></Node>
<StgValue><ssdm name="select_ln234_1"/></StgValue>
</operation>

<operation id="2005" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge94:8  %or_ln234_1 = or i1 %icmp_ln234, %l2_write_row_offset_s

]]></Node>
<StgValue><ssdm name="or_ln234_1"/></StgValue>
</operation>

<operation id="2006" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge94:9  %select_ln234_2 = select i1 %icmp_ln234, i8 %add_ln238, i8 %l2_write_row_offset_1

]]></Node>
<StgValue><ssdm name="select_ln234_2"/></StgValue>
</operation>

<operation id="2007" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge94:12  br i1 %or_ln234_1, label %mergeST14, label %._crit_edge97.new15

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="2008" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln234_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST14:0  store i8 %select_ln234_2, i8* @l2_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2009" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln234_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="0">
<![CDATA[
mergeST14:1  br label %._crit_edge97.new15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2010" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge97.new15:0  br i1 %or_ln234, label %mergeST4, label %._crit_edge97.new5

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="2011" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST4:0  store i8 %select_ln234_1, i8* @l1_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="2012" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="0">
<![CDATA[
mergeST4:1  br label %._crit_edge97.new5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2013" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:27  %tmp_136 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load, i8 %l2_stripes_2_1_load, i8 %l2_stripes_2_2_load, i8 %l2_stripes_2_3_load, i8 %l2_stripes_2_4_load, i8 %l2_stripes_2_5_load, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2014" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:40  %tmp_137 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load, i8 %l2_stripes_0_1_load, i8 %l2_stripes_0_2_load, i8 %l2_stripes_0_3_load, i8 %l2_stripes_0_4_load, i8 %l2_stripes_0_5_load, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2015" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:41  %select_ln162 = select i1 %trunc_ln160_1, i8 %tmp_136, i8 %tmp_137

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="2016" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:42  %zext_ln181_1 = zext i8 %select_ln162 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</operation>

<operation id="2017" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:44  %mul_ln181_1 = mul i13 -13, %zext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181_1"/></StgValue>
</operation>

<operation id="2018" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:101  %zext_ln181_10 = zext i8 %select_ln162_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_10"/></StgValue>
</operation>

<operation id="2019" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:102  %zext_ln181_11 = zext i8 %select_ln162_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_11"/></StgValue>
</operation>

<operation id="2020" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:104  %select_ln181_7 = select i1 %trunc_ln160_1, i12 11, i12 10

]]></Node>
<StgValue><ssdm name="select_ln181_7"/></StgValue>
</operation>

<operation id="2021" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:105  %mul_ln181_3 = mul i12 %zext_ln181_11, %select_ln181_7

]]></Node>
<StgValue><ssdm name="mul_ln181_3"/></StgValue>
</operation>

<operation id="2022" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:128  %mul_ln181_4 = mul i13 -11, %zext_ln181_10

]]></Node>
<StgValue><ssdm name="mul_ln181_4"/></StgValue>
</operation>

<operation id="2023" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:171  %zext_ln181_20 = zext i8 %select_ln162_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_20"/></StgValue>
</operation>

<operation id="2024" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:197  %select_ln181_18 = select i1 %trunc_ln160_1, i13 -11, i13 -15

]]></Node>
<StgValue><ssdm name="select_ln181_18"/></StgValue>
</operation>

<operation id="2025" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:198  %mul_ln181_6 = mul i13 %zext_ln181_20, %select_ln181_18

]]></Node>
<StgValue><ssdm name="mul_ln181_6"/></StgValue>
</operation>

<operation id="2026" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:244  %zext_ln181_32 = zext i8 %select_ln162_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_32"/></StgValue>
</operation>

<operation id="2027" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:247  %select_ln181_23 = select i1 %trunc_ln160_1, i12 10, i12 13

]]></Node>
<StgValue><ssdm name="select_ln181_23"/></StgValue>
</operation>

<operation id="2028" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:248  %mul_ln181_8 = mul i12 %zext_ln181_32, %select_ln181_23

]]></Node>
<StgValue><ssdm name="mul_ln181_8"/></StgValue>
</operation>

<operation id="2029" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:291  %l2_stripes_2_0_load_2 = load i8* %l2_stripes_2_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="2030" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:293  %l2_stripes_2_1_load_2 = load i8* %l2_stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="2031" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:295  %l2_stripes_2_2_load_2 = load i8* %l2_stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="2032" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:297  %l2_stripes_2_3_load_2 = load i8* %l2_stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="2033" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:299  %l2_stripes_2_4_load_2 = load i8* %l2_stripes_2_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="2034" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:301  %l2_stripes_2_5_load_2 = load i8* %l2_stripes_2_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="2035" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:302  %tmp_144 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_2, i8 %l2_stripes_2_1_load_2, i8 %l2_stripes_2_2_load_2, i8 %l2_stripes_2_3_load_2, i8 %l2_stripes_2_4_load_2, i8 %l2_stripes_2_5_load_2, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2036" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:304  %l2_stripes_0_0_load_2 = load i8* %l2_stripes_0_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="2037" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:306  %l2_stripes_0_1_load_2 = load i8* %l2_stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="2038" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:308  %l2_stripes_0_2_load_2 = load i8* %l2_stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="2039" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:310  %l2_stripes_0_3_load_2 = load i8* %l2_stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="2040" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:312  %l2_stripes_0_4_load_2 = load i8* %l2_stripes_0_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="2041" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:314  %l2_stripes_0_5_load_2 = load i8* %l2_stripes_0_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="2042" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:315  %tmp_145 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_2, i8 %l2_stripes_0_1_load_2, i8 %l2_stripes_0_2_load_2, i8 %l2_stripes_0_3_load_2, i8 %l2_stripes_0_4_load_2, i8 %l2_stripes_0_5_load_2, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2043" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:316  %select_ln162_4 = select i1 %trunc_ln160_1, i8 %tmp_144, i8 %tmp_145

]]></Node>
<StgValue><ssdm name="select_ln162_4"/></StgValue>
</operation>

<operation id="2044" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:356  %l2_stripes_3_0_load_2 = load i8* %l2_stripes_3_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_2"/></StgValue>
</operation>

<operation id="2045" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:358  %l2_stripes_3_1_load_2 = load i8* %l2_stripes_3_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_2"/></StgValue>
</operation>

<operation id="2046" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:360  %l2_stripes_3_2_load_2 = load i8* %l2_stripes_3_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_2"/></StgValue>
</operation>

<operation id="2047" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:362  %l2_stripes_3_3_load_2 = load i8* %l2_stripes_3_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_2"/></StgValue>
</operation>

<operation id="2048" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:364  %l2_stripes_3_4_load_2 = load i8* %l2_stripes_3_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_2"/></StgValue>
</operation>

<operation id="2049" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:366  %l2_stripes_3_5_load_2 = load i8* %l2_stripes_3_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_2"/></StgValue>
</operation>

<operation id="2050" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:369  %l2_stripes_1_0_load_2 = load i8* %l2_stripes_1_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="2051" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:371  %l2_stripes_1_1_load_2 = load i8* %l2_stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="2052" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:373  %l2_stripes_1_2_load_2 = load i8* %l2_stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="2053" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:375  %l2_stripes_1_3_load_2 = load i8* %l2_stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="2054" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:377  %l2_stripes_1_4_load_2 = load i8* %l2_stripes_1_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="2055" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst104.0_ifconv:379  %l2_stripes_1_5_load_2 = load i8* %l2_stripes_1_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="2056" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:485  %select_ln162_7 = select i1 %trunc_ln160_1, i8 %tmp_150, i8 %tmp_151

]]></Node>
<StgValue><ssdm name="select_ln162_7"/></StgValue>
</operation>

<operation id="2057" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:486  %zext_ln181_78 = zext i8 %select_ln162_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_78"/></StgValue>
</operation>

<operation id="2058" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:487  %zext_ln181_79 = zext i8 %select_ln162_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_79"/></StgValue>
</operation>

<operation id="2059" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:507  %select_ln181_57 = select i1 %trunc_ln160_1, i13 3, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln181_57"/></StgValue>
</operation>

<operation id="2060" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:508  %mul_ln181_15 = mul i13 %zext_ln181_78, %select_ln181_57

]]></Node>
<StgValue><ssdm name="mul_ln181_15"/></StgValue>
</operation>

<operation id="2061" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:515  %mul_ln181_16 = mul i13 -11, %zext_ln181_78

]]></Node>
<StgValue><ssdm name="mul_ln181_16"/></StgValue>
</operation>

<operation id="2062" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:518  %select_ln181_60 = select i1 %trunc_ln160_1, i12 7, i12 13

]]></Node>
<StgValue><ssdm name="select_ln181_60"/></StgValue>
</operation>

<operation id="2063" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:519  %mul_ln181_17 = mul i12 %zext_ln181_79, %select_ln181_60

]]></Node>
<StgValue><ssdm name="mul_ln181_17"/></StgValue>
</operation>

<operation id="2064" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:573  %tmp_154 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_1, i8 %l2_stripes_3_1_load_1, i8 %l2_stripes_3_2_load_1, i8 %l2_stripes_3_3_load_1, i8 %l2_stripes_3_4_load_1, i8 %l2_stripes_3_5_load_1, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2065" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:574  %tmp_155 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_1, i8 %l2_stripes_1_1_load_1, i8 %l2_stripes_1_2_load_1, i8 %l2_stripes_1_3_load_1, i8 %l2_stripes_1_4_load_1, i8 %l2_stripes_1_5_load_1, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2066" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:575  %select_ln162_9 = select i1 %trunc_ln160_1, i8 %tmp_154, i8 %tmp_155

]]></Node>
<StgValue><ssdm name="select_ln162_9"/></StgValue>
</operation>

<operation id="2067" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:659  %tmp_158 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_2, i8 %l2_stripes_3_1_load_2, i8 %l2_stripes_3_2_load_2, i8 %l2_stripes_3_3_load_2, i8 %l2_stripes_3_4_load_2, i8 %l2_stripes_3_5_load_2, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2068" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:660  %tmp_159 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_2, i8 %l2_stripes_1_1_load_2, i8 %l2_stripes_1_2_load_2, i8 %l2_stripes_1_3_load_2, i8 %l2_stripes_1_4_load_2, i8 %l2_stripes_1_5_load_2, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2069" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:661  %select_ln162_11 = select i1 %trunc_ln160_1, i8 %tmp_158, i8 %tmp_159

]]></Node>
<StgValue><ssdm name="select_ln162_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2070" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:47  %mul_ln181 = mul i13 11, %zext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="2071" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:133  %mul_ln181_5 = mul i13 11, %zext_ln181_10

]]></Node>
<StgValue><ssdm name="mul_ln181_5"/></StgValue>
</operation>

<operation id="2072" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:213  %mul_ln181_7 = mul i13 -11, %zext_ln181_20

]]></Node>
<StgValue><ssdm name="mul_ln181_7"/></StgValue>
</operation>

<operation id="2073" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:318  %zext_ln181_46 = zext i8 %select_ln162_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_46"/></StgValue>
</operation>

<operation id="2074" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:345  %select_ln181_36 = select i1 %trunc_ln160_1, i13 13, i13 -7

]]></Node>
<StgValue><ssdm name="select_ln181_36"/></StgValue>
</operation>

<operation id="2075" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:346  %mul_ln181_11 = mul i13 %zext_ln181_46, %select_ln181_36

]]></Node>
<StgValue><ssdm name="mul_ln181_11"/></StgValue>
</operation>

<operation id="2076" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:367  %tmp_146 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_2, i8 %l2_stripes_3_1_load_2, i8 %l2_stripes_3_2_load_2, i8 %l2_stripes_3_3_load_2, i8 %l2_stripes_3_4_load_2, i8 %l2_stripes_3_5_load_2, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2077" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:380  %tmp_147 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_2, i8 %l2_stripes_1_1_load_2, i8 %l2_stripes_1_2_load_2, i8 %l2_stripes_1_3_load_2, i8 %l2_stripes_1_4_load_2, i8 %l2_stripes_1_5_load_2, i3 %select_ln171)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2078" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:381  %select_ln162_5 = select i1 %trunc_ln160_1, i8 %tmp_146, i8 %tmp_147

]]></Node>
<StgValue><ssdm name="select_ln162_5"/></StgValue>
</operation>

<operation id="2079" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:576  %zext_ln181_102 = zext i8 %select_ln162_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_102"/></StgValue>
</operation>

<operation id="2080" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:605  %select_ln181_74 = select i1 %trunc_ln160_1, i13 13, i13 -14

]]></Node>
<StgValue><ssdm name="select_ln181_74"/></StgValue>
</operation>

<operation id="2081" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:606  %mul_ln181_20 = mul i13 %zext_ln181_102, %select_ln181_74

]]></Node>
<StgValue><ssdm name="mul_ln181_20"/></StgValue>
</operation>

<operation id="2082" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:608  %select_ln181_75 = select i1 %trunc_ln160_1, i13 -9, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln181_75"/></StgValue>
</operation>

<operation id="2083" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:609  %mul_ln181_21 = mul i13 %zext_ln181_102, %select_ln181_75

]]></Node>
<StgValue><ssdm name="mul_ln181_21"/></StgValue>
</operation>

<operation id="2084" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:613  %select_ln181_77 = select i1 %trunc_ln160_1, i13 -9, i13 -13

]]></Node>
<StgValue><ssdm name="select_ln181_77"/></StgValue>
</operation>

<operation id="2085" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:614  %mul_ln181_22 = mul i13 %zext_ln181_102, %select_ln181_77

]]></Node>
<StgValue><ssdm name="mul_ln181_22"/></StgValue>
</operation>

<operation id="2086" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:663  %zext_ln181_123 = zext i8 %select_ln162_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_123"/></StgValue>
</operation>

<operation id="2087" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:665  %select_ln181_86 = select i1 %trunc_ln160_1, i13 7, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln181_86"/></StgValue>
</operation>

<operation id="2088" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:666  %mul_ln181_27 = mul i13 %zext_ln181_123, %select_ln181_86

]]></Node>
<StgValue><ssdm name="mul_ln181_27"/></StgValue>
</operation>

<operation id="2089" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:718  %tmp_160 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load, i8 %l2_stripes_2_1_load, i8 %l2_stripes_2_2_load, i8 %l2_stripes_2_3_load, i8 %l2_stripes_2_4_load, i8 %l2_stripes_2_5_load, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2090" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:719  %tmp_161 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load, i8 %l2_stripes_0_1_load, i8 %l2_stripes_0_2_load, i8 %l2_stripes_0_3_load, i8 %l2_stripes_0_4_load, i8 %l2_stripes_0_5_load, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2091" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:720  %select_ln162_12 = select i1 %trunc_ln160_1, i8 %tmp_160, i8 %tmp_161

]]></Node>
<StgValue><ssdm name="select_ln162_12"/></StgValue>
</operation>

<operation id="2092" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:768  %tmp_162 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load, i8 %l2_stripes_3_1_load, i8 %l2_stripes_3_2_load, i8 %l2_stripes_3_3_load, i8 %l2_stripes_3_4_load, i8 %l2_stripes_3_5_load, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2093" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:769  %tmp_163 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load, i8 %l2_stripes_1_1_load, i8 %l2_stripes_1_2_load, i8 %l2_stripes_1_3_load, i8 %l2_stripes_1_4_load, i8 %l2_stripes_1_5_load, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2094" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:770  %select_ln162_13 = select i1 %trunc_ln160_1, i8 %tmp_162, i8 %tmp_163

]]></Node>
<StgValue><ssdm name="select_ln162_13"/></StgValue>
</operation>

<operation id="2095" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:812  %tmp_164 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_1, i8 %l2_stripes_2_1_load_1, i8 %l2_stripes_2_2_load_1, i8 %l2_stripes_2_3_load_1, i8 %l2_stripes_2_4_load_1, i8 %l2_stripes_2_5_load_1, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2096" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:813  %tmp_165 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_1, i8 %l2_stripes_0_1_load_1, i8 %l2_stripes_0_2_load_1, i8 %l2_stripes_0_3_load_1, i8 %l2_stripes_0_4_load_1, i8 %l2_stripes_0_5_load_1, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2097" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:814  %select_ln162_14 = select i1 %trunc_ln160_1, i8 %tmp_164, i8 %tmp_165

]]></Node>
<StgValue><ssdm name="select_ln162_14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2098" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="9" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:103  %zext_ln181_12 = zext i8 %select_ln162_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln181_12"/></StgValue>
</operation>

<operation id="2099" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:106  %zext_ln181_13 = zext i12 %mul_ln181_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln181_13"/></StgValue>
</operation>

<operation id="2100" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:107  %shl_ln181_4 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_4"/></StgValue>
</operation>

<operation id="2101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:108  %zext_ln181_14 = zext i11 %shl_ln181_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_14"/></StgValue>
</operation>

<operation id="2102" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:109  %sub_ln181_4 = sub i12 0, %zext_ln181_14

]]></Node>
<StgValue><ssdm name="sub_ln181_4"/></StgValue>
</operation>

<operation id="2103" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:110  %sext_ln181_8 = sext i12 %sub_ln181_4 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_8"/></StgValue>
</operation>

<operation id="2104" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:111  %shl_ln181_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_5"/></StgValue>
</operation>

<operation id="2105" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:112  %zext_ln181_15 = zext i9 %shl_ln181_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_15"/></StgValue>
</operation>

<operation id="2106" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:113  %sub_ln181_5 = sub i13 %sext_ln181_8, %zext_ln181_15

]]></Node>
<StgValue><ssdm name="sub_ln181_5"/></StgValue>
</operation>

<operation id="2107" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:114  %sub_ln181_109 = sub i12 %zext_ln181_11, %zext_ln181_14

]]></Node>
<StgValue><ssdm name="sub_ln181_109"/></StgValue>
</operation>

<operation id="2108" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:115  %sext_ln181_9 = sext i12 %sub_ln181_109 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_9"/></StgValue>
</operation>

<operation id="2109" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:116  %select_ln181_8 = select i1 %trunc_ln160_1, i13 %sext_ln181_9, i13 %sub_ln181_5

]]></Node>
<StgValue><ssdm name="select_ln181_8"/></StgValue>
</operation>

<operation id="2110" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:117  %sext_ln181_10 = sext i13 %select_ln181_8 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_10"/></StgValue>
</operation>

<operation id="2111" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:118  %shl_ln181_6 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_6"/></StgValue>
</operation>

<operation id="2112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:119  %zext_ln181_16 = zext i12 %shl_ln181_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_16"/></StgValue>
</operation>

<operation id="2113" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:120  %select_ln181_9 = select i1 %trunc_ln160_1, i12 %zext_ln181_14, i12 %shl_ln181_6

]]></Node>
<StgValue><ssdm name="select_ln181_9"/></StgValue>
</operation>

<operation id="2114" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:121  %zext_ln181_17 = zext i12 %select_ln181_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_17"/></StgValue>
</operation>

<operation id="2115" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:122  %sub_ln181_6 = sub i13 %zext_ln181_17, %zext_ln181_15

]]></Node>
<StgValue><ssdm name="sub_ln181_6"/></StgValue>
</operation>

<operation id="2116" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:123  %sext_ln181_11 = sext i13 %sub_ln181_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_11"/></StgValue>
</operation>

<operation id="2117" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst104.0_ifconv:124  %sub_ln181_7 = sub i9 0, %zext_ln181_12

]]></Node>
<StgValue><ssdm name="sub_ln181_7"/></StgValue>
</operation>

<operation id="2118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:125  %sext_ln181_12 = sext i9 %sub_ln181_7 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_12"/></StgValue>
</operation>

<operation id="2119" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:126  %select_ln181_10 = select i1 %trunc_ln160_1, i12 %zext_ln181_14, i12 %sext_ln181_12

]]></Node>
<StgValue><ssdm name="select_ln181_10"/></StgValue>
</operation>

<operation id="2120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:127  %sext_ln181_13 = sext i12 %select_ln181_10 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_13"/></StgValue>
</operation>

<operation id="2121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:129  %shl_ln181_7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_7"/></StgValue>
</operation>

<operation id="2122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:130  %zext_ln181_18 = zext i10 %shl_ln181_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_18"/></StgValue>
</operation>

<operation id="2123" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:131  %select_ln181_11 = select i1 %trunc_ln160_1, i13 %zext_ln181_18, i13 %mul_ln181_4

]]></Node>
<StgValue><ssdm name="select_ln181_11"/></StgValue>
</operation>

<operation id="2124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:132  %sext_ln181_14 = sext i13 %select_ln181_11 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_14"/></StgValue>
</operation>

<operation id="2125" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:134  %select_ln181_12 = select i1 %trunc_ln160_1, i13 %mul_ln181_5, i13 %sext_ln181_8

]]></Node>
<StgValue><ssdm name="select_ln181_12"/></StgValue>
</operation>

<operation id="2126" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:136  %select_ln181_13 = select i1 %trunc_ln160_1, i13 %mul_ln181_4, i13 %zext_ln181_15

]]></Node>
<StgValue><ssdm name="select_ln181_13"/></StgValue>
</operation>

<operation id="2127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:137  %sext_ln181_16 = sext i13 %select_ln181_13 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_16"/></StgValue>
</operation>

<operation id="2128" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst104.0_ifconv:138  %select_ln181_14 = select i1 %trunc_ln160_1, i9 %shl_ln181_5, i9 0

]]></Node>
<StgValue><ssdm name="select_ln181_14"/></StgValue>
</operation>

<operation id="2129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:139  %zext_ln181_19 = zext i9 %select_ln181_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_19"/></StgValue>
</operation>

<operation id="2130" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:140  %sub_ln181_8 = sub i13 %zext_ln181_19, %zext_ln181_16

]]></Node>
<StgValue><ssdm name="sub_ln181_8"/></StgValue>
</operation>

<operation id="2131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:199  %sext_ln181_22 = sext i13 %mul_ln181_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_22"/></StgValue>
</operation>

<operation id="2132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:243  %zext_ln181_31 = zext i8 %select_ln162_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_31"/></StgValue>
</operation>

<operation id="2133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:245  %zext_ln181_33 = zext i8 %select_ln162_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_33"/></StgValue>
</operation>

<operation id="2134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="10" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:246  %zext_ln181_34 = zext i8 %select_ln162_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_34"/></StgValue>
</operation>

<operation id="2135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:249  %zext_ln181_35 = zext i12 %mul_ln181_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_35"/></StgValue>
</operation>

<operation id="2136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:250  %shl_ln181_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_3, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_3"/></StgValue>
</operation>

<operation id="2137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:251  %zext_ln181_36 = zext i10 %shl_ln181_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_36"/></StgValue>
</operation>

<operation id="2138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:252  %zext_ln181_37 = zext i10 %shl_ln181_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_37"/></StgValue>
</operation>

<operation id="2139" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:253  %sub_ln181_15 = sub i11 0, %zext_ln181_37

]]></Node>
<StgValue><ssdm name="sub_ln181_15"/></StgValue>
</operation>

<operation id="2140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:254  %sext_ln181_29 = sext i11 %sub_ln181_15 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_29"/></StgValue>
</operation>

<operation id="2141" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:255  %sub_ln181_16 = sub i12 %sext_ln181_29, %zext_ln181_32

]]></Node>
<StgValue><ssdm name="sub_ln181_16"/></StgValue>
</operation>

<operation id="2142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:256  %shl_ln181_10 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_10"/></StgValue>
</operation>

<operation id="2143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:257  %zext_ln181_38 = zext i11 %shl_ln181_10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_38"/></StgValue>
</operation>

<operation id="2144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:258  %shl_ln181_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_11"/></StgValue>
</operation>

<operation id="2145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="11" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:259  %zext_ln181_39 = zext i9 %shl_ln181_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_39"/></StgValue>
</operation>

<operation id="2146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="10" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:260  %zext_ln181_40 = zext i9 %shl_ln181_11 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_40"/></StgValue>
</operation>

<operation id="2147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:261  %zext_ln181_41 = zext i9 %shl_ln181_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_41"/></StgValue>
</operation>

<operation id="2148" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:262  %sub_ln181_17 = sub i12 %zext_ln181_38, %zext_ln181_41

]]></Node>
<StgValue><ssdm name="sub_ln181_17"/></StgValue>
</operation>

<operation id="2149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:263  %sext_ln181_30 = sext i12 %sub_ln181_17 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_30"/></StgValue>
</operation>

<operation id="2150" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:264  %select_ln181_24 = select i1 %trunc_ln160_1, i12 %sub_ln181_17, i12 %sub_ln181_16

]]></Node>
<StgValue><ssdm name="select_ln181_24"/></StgValue>
</operation>

<operation id="2151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:265  %sext_ln181_31 = sext i12 %select_ln181_24 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_31"/></StgValue>
</operation>

<operation id="2152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:266  %shl_ln181_12 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_3, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_12"/></StgValue>
</operation>

<operation id="2153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:267  %zext_ln181_42 = zext i12 %shl_ln181_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_42"/></StgValue>
</operation>

<operation id="2154" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:268  %sub_ln181_18 = sub i13 0, %zext_ln181_42

]]></Node>
<StgValue><ssdm name="sub_ln181_18"/></StgValue>
</operation>

<operation id="2155" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:269  %select_ln181_25 = select i1 %trunc_ln160_1, i13 %sext_ln181_30, i13 %sub_ln181_18

]]></Node>
<StgValue><ssdm name="select_ln181_25"/></StgValue>
</operation>

<operation id="2156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:270  %sext_ln181_32 = sext i13 %select_ln181_25 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_32"/></StgValue>
</operation>

<operation id="2157" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst104.0_ifconv:271  %sub_ln181_19 = sub i10 0, %zext_ln181_40

]]></Node>
<StgValue><ssdm name="sub_ln181_19"/></StgValue>
</operation>

<operation id="2158" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
meminst104.0_ifconv:272  %select_ln181_26 = select i1 %trunc_ln160_1, i10 %sub_ln181_19, i10 %zext_ln181_34

]]></Node>
<StgValue><ssdm name="select_ln181_26"/></StgValue>
</operation>

<operation id="2159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:273  %sext_ln181_33 = sext i10 %select_ln181_26 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_33"/></StgValue>
</operation>

<operation id="2160" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:274  %sub_ln181_20 = sub i13 %zext_ln181_36, %zext_ln181_42

]]></Node>
<StgValue><ssdm name="sub_ln181_20"/></StgValue>
</operation>

<operation id="2161" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:275  %select_ln181_27 = select i1 %trunc_ln160_1, i13 %sub_ln181_20, i13 %sext_ln181_30

]]></Node>
<StgValue><ssdm name="select_ln181_27"/></StgValue>
</operation>

<operation id="2162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:276  %sext_ln181_34 = sext i13 %select_ln181_27 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_34"/></StgValue>
</operation>

<operation id="2163" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:277  %sub_ln181_112 = sub i13 %zext_ln181_31, %zext_ln181_42

]]></Node>
<StgValue><ssdm name="sub_ln181_112"/></StgValue>
</operation>

<operation id="2164" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:278  %add_ln181_2 = add i12 %zext_ln181_38, %zext_ln181_41

]]></Node>
<StgValue><ssdm name="add_ln181_2"/></StgValue>
</operation>

<operation id="2165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:279  %zext_ln181_43 = zext i12 %add_ln181_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_43"/></StgValue>
</operation>

<operation id="2166" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:280  %select_ln181_28 = select i1 %trunc_ln160_1, i13 %zext_ln181_43, i13 %sub_ln181_112

]]></Node>
<StgValue><ssdm name="select_ln181_28"/></StgValue>
</operation>

<operation id="2167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:281  %sext_ln181_35 = sext i13 %select_ln181_28 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_35"/></StgValue>
</operation>

<operation id="2168" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:282  %sub_ln181_113 = sub i11 %zext_ln181_33, %zext_ln181_37

]]></Node>
<StgValue><ssdm name="sub_ln181_113"/></StgValue>
</operation>

<operation id="2169" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
meminst104.0_ifconv:283  %select_ln181_29 = select i1 %trunc_ln160_1, i11 %sub_ln181_113, i11 %zext_ln181_39

]]></Node>
<StgValue><ssdm name="select_ln181_29"/></StgValue>
</operation>

<operation id="2170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="14" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:284  %sext_ln181_36 = sext i11 %select_ln181_29 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_36"/></StgValue>
</operation>

<operation id="2171" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:319  %mul_ln181_9 = mul i13 -11, %zext_ln181_46

]]></Node>
<StgValue><ssdm name="mul_ln181_9"/></StgValue>
</operation>

<operation id="2172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:382  %zext_ln181_55 = zext i8 %select_ln162_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_55"/></StgValue>
</operation>

<operation id="2173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:383  %zext_ln181_56 = zext i8 %select_ln162_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_56"/></StgValue>
</operation>

<operation id="2174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:385  %shl_ln181_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_15"/></StgValue>
</operation>

<operation id="2175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="10" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:387  %zext_ln181_59 = zext i9 %shl_ln181_15 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_59"/></StgValue>
</operation>

<operation id="2176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:391  %tmp_189 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:392  %zext_ln181_62 = zext i11 %tmp_189 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_62"/></StgValue>
</operation>

<operation id="2178" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:393  %sub_ln181_115 = sub i12 %zext_ln181_56, %zext_ln181_62

]]></Node>
<StgValue><ssdm name="sub_ln181_115"/></StgValue>
</operation>

<operation id="2179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:394  %shl_ln181_16 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_16"/></StgValue>
</operation>

<operation id="2180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:396  %zext_ln181_64 = zext i10 %shl_ln181_16 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_64"/></StgValue>
</operation>

<operation id="2181" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:397  %sub_ln181_24 = sub i11 0, %zext_ln181_64

]]></Node>
<StgValue><ssdm name="sub_ln181_24"/></StgValue>
</operation>

<operation id="2182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:398  %sext_ln181_45 = sext i11 %sub_ln181_24 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_45"/></StgValue>
</operation>

<operation id="2183" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:399  %select_ln181_40 = select i1 %trunc_ln160_1, i12 %sext_ln181_45, i12 %sub_ln181_115

]]></Node>
<StgValue><ssdm name="select_ln181_40"/></StgValue>
</operation>

<operation id="2184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:400  %sext_ln181_46 = sext i12 %select_ln181_40 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_46"/></StgValue>
</operation>

<operation id="2185" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst104.0_ifconv:407  %sub_ln181_27 = sub i10 0, %zext_ln181_59

]]></Node>
<StgValue><ssdm name="sub_ln181_27"/></StgValue>
</operation>

<operation id="2186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:408  %sext_ln181_48 = sext i10 %sub_ln181_27 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_48"/></StgValue>
</operation>

<operation id="2187" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:409  %mul_ln181_12 = mul i13 11, %zext_ln181_55

]]></Node>
<StgValue><ssdm name="mul_ln181_12"/></StgValue>
</operation>

<operation id="2188" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:410  %select_ln181_42 = select i1 %trunc_ln160_1, i13 %mul_ln181_12, i13 %sext_ln181_48

]]></Node>
<StgValue><ssdm name="select_ln181_42"/></StgValue>
</operation>

<operation id="2189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:411  %sext_ln181_49 = sext i13 %select_ln181_42 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_49"/></StgValue>
</operation>

<operation id="2190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="10" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:488  %zext_ln181_80 = zext i8 %select_ln162_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_80"/></StgValue>
</operation>

<operation id="2191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="11" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:489  %zext_ln181_81 = zext i8 %select_ln162_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_81"/></StgValue>
</operation>

<operation id="2192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:490  %shl_ln181_21 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_7, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_21"/></StgValue>
</operation>

<operation id="2193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:491  %zext_ln181_82 = zext i11 %shl_ln181_21 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_82"/></StgValue>
</operation>

<operation id="2194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:492  %zext_ln181_83 = zext i11 %shl_ln181_21 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_83"/></StgValue>
</operation>

<operation id="2195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:493  %shl_ln181_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_7, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_22"/></StgValue>
</operation>

<operation id="2196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:494  %zext_ln181_84 = zext i9 %shl_ln181_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_84"/></StgValue>
</operation>

<operation id="2197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="11" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:495  %zext_ln181_85 = zext i9 %shl_ln181_22 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_85"/></StgValue>
</operation>

<operation id="2198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="10" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:496  %zext_ln181_86 = zext i9 %shl_ln181_22 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_86"/></StgValue>
</operation>

<operation id="2199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:497  %zext_ln181_87 = zext i9 %shl_ln181_22 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_87"/></StgValue>
</operation>

<operation id="2200" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:498  %sub_ln181_40 = sub i12 %zext_ln181_87, %zext_ln181_83

]]></Node>
<StgValue><ssdm name="sub_ln181_40"/></StgValue>
</operation>

<operation id="2201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:499  %sext_ln181_65 = sext i12 %sub_ln181_40 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_65"/></StgValue>
</operation>

<operation id="2202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:500  %tmp_191 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_7, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:501  %zext_ln181_88 = zext i12 %tmp_191 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_88"/></StgValue>
</operation>

<operation id="2204" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:502  %sub_ln181_119 = sub i13 %zext_ln181_78, %zext_ln181_88

]]></Node>
<StgValue><ssdm name="sub_ln181_119"/></StgValue>
</operation>

<operation id="2205" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:503  %select_ln181_55 = select i1 %trunc_ln160_1, i13 %sub_ln181_119, i13 %sext_ln181_65

]]></Node>
<StgValue><ssdm name="select_ln181_55"/></StgValue>
</operation>

<operation id="2206" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst104.0_ifconv:504  %sub_ln181_41 = sub i10 0, %zext_ln181_86

]]></Node>
<StgValue><ssdm name="sub_ln181_41"/></StgValue>
</operation>

<operation id="2207" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
meminst104.0_ifconv:505  %select_ln181_56 = select i1 %trunc_ln160_1, i10 %zext_ln181_80, i10 %sub_ln181_41

]]></Node>
<StgValue><ssdm name="select_ln181_56"/></StgValue>
</operation>

<operation id="2208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:509  %sext_ln181_67 = sext i13 %mul_ln181_15 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_67"/></StgValue>
</operation>

<operation id="2209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:510  %shl_ln181_23 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_23"/></StgValue>
</operation>

<operation id="2210" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:511  %zext_ln181_89 = zext i10 %shl_ln181_23 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_89"/></StgValue>
</operation>

<operation id="2211" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:512  %add_ln181_7 = add i11 %zext_ln181_81, %zext_ln181_89

]]></Node>
<StgValue><ssdm name="add_ln181_7"/></StgValue>
</operation>

<operation id="2212" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
meminst104.0_ifconv:513  %select_ln181_58 = select i1 %trunc_ln160_1, i11 %add_ln181_7, i11 %zext_ln181_85

]]></Node>
<StgValue><ssdm name="select_ln181_58"/></StgValue>
</operation>

<operation id="2213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:514  %zext_ln181_90 = zext i11 %select_ln181_58 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_90"/></StgValue>
</operation>

<operation id="2214" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:516  %select_ln181_59 = select i1 %trunc_ln160_1, i13 %zext_ln181_82, i13 %mul_ln181_16

]]></Node>
<StgValue><ssdm name="select_ln181_59"/></StgValue>
</operation>

<operation id="2215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:517  %sext_ln181_68 = sext i13 %select_ln181_59 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_68"/></StgValue>
</operation>

<operation id="2216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:520  %zext_ln181_91 = zext i12 %mul_ln181_17 to i14

]]></Node>
<StgValue><ssdm name="zext_ln181_91"/></StgValue>
</operation>

<operation id="2217" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:521  %sub_ln181_42 = sub i11 %zext_ln181_89, %zext_ln181_81

]]></Node>
<StgValue><ssdm name="sub_ln181_42"/></StgValue>
</operation>

<operation id="2218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:522  %sext_ln181_69 = sext i11 %sub_ln181_42 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_69"/></StgValue>
</operation>

<operation id="2219" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:523  %select_ln181_61 = select i1 %trunc_ln160_1, i13 %sub_ln181_119, i13 %sext_ln181_69

]]></Node>
<StgValue><ssdm name="select_ln181_61"/></StgValue>
</operation>

<operation id="2220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:524  %sext_ln181_70 = sext i13 %select_ln181_61 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_70"/></StgValue>
</operation>

<operation id="2221" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:525  %sub_ln181_43 = sub i13 %zext_ln181_84, %zext_ln181_88

]]></Node>
<StgValue><ssdm name="sub_ln181_43"/></StgValue>
</operation>

<operation id="2222" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:526  %select_ln181_62 = select i1 %trunc_ln160_1, i13 %sext_ln181_69, i13 %sub_ln181_43

]]></Node>
<StgValue><ssdm name="select_ln181_62"/></StgValue>
</operation>

<operation id="2223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:527  %sext_ln181_71 = sext i13 %select_ln181_62 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_71"/></StgValue>
</operation>

<operation id="2224" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:528  %tmp_152 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_1, i8 %l2_stripes_2_1_load_1, i8 %l2_stripes_2_2_load_1, i8 %l2_stripes_2_3_load_1, i8 %l2_stripes_2_4_load_1, i8 %l2_stripes_2_5_load_1, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2225" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:529  %tmp_153 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_1, i8 %l2_stripes_0_1_load_1, i8 %l2_stripes_0_2_load_1, i8 %l2_stripes_0_3_load_1, i8 %l2_stripes_0_4_load_1, i8 %l2_stripes_0_5_load_1, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2226" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:530  %select_ln162_8 = select i1 %trunc_ln160_1, i8 %tmp_152, i8 %tmp_153

]]></Node>
<StgValue><ssdm name="select_ln162_8"/></StgValue>
</operation>

<operation id="2227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:531  %zext_ln181_92 = zext i8 %select_ln162_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_92"/></StgValue>
</operation>

<operation id="2228" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:557  %mul_ln181_18 = mul i12 11, %zext_ln181_92

]]></Node>
<StgValue><ssdm name="mul_ln181_18"/></StgValue>
</operation>

<operation id="2229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:577  %zext_ln181_103 = zext i8 %select_ln162_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_103"/></StgValue>
</operation>

<operation id="2230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:578  %shl_ln181_28 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_9, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_28"/></StgValue>
</operation>

<operation id="2231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:579  %zext_ln181_104 = zext i12 %shl_ln181_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_104"/></StgValue>
</operation>

<operation id="2232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:580  %shl_ln181_29 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_9, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_29"/></StgValue>
</operation>

<operation id="2233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:581  %zext_ln181_105 = zext i10 %shl_ln181_29 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_105"/></StgValue>
</operation>

<operation id="2234" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:582  %sub_ln181_51 = sub i13 %zext_ln181_105, %zext_ln181_104

]]></Node>
<StgValue><ssdm name="sub_ln181_51"/></StgValue>
</operation>

<operation id="2235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:583  %shl_ln181_30 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_9, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_30"/></StgValue>
</operation>

<operation id="2236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:584  %zext_ln181_106 = zext i11 %shl_ln181_30 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_106"/></StgValue>
</operation>

<operation id="2237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:585  %zext_ln181_107 = zext i11 %shl_ln181_30 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_107"/></StgValue>
</operation>

<operation id="2238" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:586  %select_ln181_70 = select i1 %trunc_ln160_1, i13 %zext_ln181_107, i13 %sub_ln181_51

]]></Node>
<StgValue><ssdm name="select_ln181_70"/></StgValue>
</operation>

<operation id="2239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:587  %sext_ln181_82 = sext i13 %select_ln181_70 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_82"/></StgValue>
</operation>

<operation id="2240" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:588  %sub_ln181_121 = sub i12 %zext_ln181_103, %zext_ln181_106

]]></Node>
<StgValue><ssdm name="sub_ln181_121"/></StgValue>
</operation>

<operation id="2241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:589  %sext_ln181_83 = sext i12 %sub_ln181_121 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_83"/></StgValue>
</operation>

<operation id="2242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:590  %shl_ln181_31 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_9, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_31"/></StgValue>
</operation>

<operation id="2243" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:591  %zext_ln181_108 = zext i9 %shl_ln181_31 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_108"/></StgValue>
</operation>

<operation id="2244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:592  %zext_ln181_109 = zext i9 %shl_ln181_31 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_109"/></StgValue>
</operation>

<operation id="2245" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:593  %sub_ln181_52 = sub i13 %zext_ln181_104, %zext_ln181_109

]]></Node>
<StgValue><ssdm name="sub_ln181_52"/></StgValue>
</operation>

<operation id="2246" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:594  %select_ln181_71 = select i1 %trunc_ln160_1, i13 %sub_ln181_52, i13 %sext_ln181_83

]]></Node>
<StgValue><ssdm name="select_ln181_71"/></StgValue>
</operation>

<operation id="2247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:595  %sext_ln181_84 = sext i13 %select_ln181_71 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_84"/></StgValue>
</operation>

<operation id="2248" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:596  %sub_ln181_53 = sub i12 %zext_ln181_106, %zext_ln181_103

]]></Node>
<StgValue><ssdm name="sub_ln181_53"/></StgValue>
</operation>

<operation id="2249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:597  %sext_ln181_85 = sext i12 %sub_ln181_53 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_85"/></StgValue>
</operation>

<operation id="2250" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:598  %select_ln181_72 = select i1 %trunc_ln160_1, i12 %sub_ln181_53, i12 0

]]></Node>
<StgValue><ssdm name="select_ln181_72"/></StgValue>
</operation>

<operation id="2251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:599  %sext_ln181_86 = sext i12 %select_ln181_72 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_86"/></StgValue>
</operation>

<operation id="2252" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:600  %sub_ln181_54 = sub i13 %zext_ln181_104, %zext_ln181_105

]]></Node>
<StgValue><ssdm name="sub_ln181_54"/></StgValue>
</operation>

<operation id="2253" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:601  %sub_ln181_55 = sub i12 %zext_ln181_108, %zext_ln181_106

]]></Node>
<StgValue><ssdm name="sub_ln181_55"/></StgValue>
</operation>

<operation id="2254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:602  %sext_ln181_87 = sext i12 %sub_ln181_55 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_87"/></StgValue>
</operation>

<operation id="2255" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:603  %select_ln181_73 = select i1 %trunc_ln160_1, i13 %sext_ln181_87, i13 %sub_ln181_54

]]></Node>
<StgValue><ssdm name="select_ln181_73"/></StgValue>
</operation>

<operation id="2256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:607  %sext_ln181_89 = sext i13 %mul_ln181_20 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_89"/></StgValue>
</operation>

<operation id="2257" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:610  %sub_ln181_56 = sub i13 0, %zext_ln181_104

]]></Node>
<StgValue><ssdm name="sub_ln181_56"/></StgValue>
</operation>

<operation id="2258" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:611  %select_ln181_76 = select i1 %trunc_ln160_1, i13 %sub_ln181_56, i13 %sext_ln181_85

]]></Node>
<StgValue><ssdm name="select_ln181_76"/></StgValue>
</operation>

<operation id="2259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:612  %sext_ln181_90 = sext i13 %select_ln181_76 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_90"/></StgValue>
</operation>

<operation id="2260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:615  %sext_ln181_91 = sext i13 %mul_ln181_22 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_91"/></StgValue>
</operation>

<operation id="2261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="11" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:662  %zext_ln181_122 = zext i8 %select_ln162_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_122"/></StgValue>
</operation>

<operation id="2262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:664  %zext_ln181_124 = zext i8 %select_ln162_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_124"/></StgValue>
</operation>

<operation id="2263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:667  %sext_ln181_98 = sext i13 %mul_ln181_27 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_98"/></StgValue>
</operation>

<operation id="2264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:668  %shl_ln181_36 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_11, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_36"/></StgValue>
</operation>

<operation id="2265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:669  %zext_ln181_125 = zext i12 %shl_ln181_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_125"/></StgValue>
</operation>

<operation id="2266" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:670  %sub_ln181_60 = sub i13 %zext_ln181_125, %zext_ln181_123

]]></Node>
<StgValue><ssdm name="sub_ln181_60"/></StgValue>
</operation>

<operation id="2267" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:671  %select_ln181_87 = select i1 %trunc_ln160_1, i13 %sub_ln181_60, i13 0

]]></Node>
<StgValue><ssdm name="select_ln181_87"/></StgValue>
</operation>

<operation id="2268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:672  %sext_ln181_99 = sext i13 %select_ln181_87 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_99"/></StgValue>
</operation>

<operation id="2269" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:673  %add_ln181_10 = add i14 %sext_ln181_46, %sext_ln181_10

]]></Node>
<StgValue><ssdm name="add_ln181_10"/></StgValue>
</operation>

<operation id="2270" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:674  %add_ln181_11 = add i14 %sext_ln181_31, %add_ln181_10

]]></Node>
<StgValue><ssdm name="add_ln181_11"/></StgValue>
</operation>

<operation id="2271" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:676  %add_ln181_12 = add i14 %sext_ln181_99, %sext_ln181_84

]]></Node>
<StgValue><ssdm name="add_ln181_12"/></StgValue>
</operation>

<operation id="2272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:680  %shl_ln181_37 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_11, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_37"/></StgValue>
</operation>

<operation id="2273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:681  %zext_ln181_126 = zext i10 %shl_ln181_37 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_126"/></StgValue>
</operation>

<operation id="2274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:682  %zext_ln181_127 = zext i10 %shl_ln181_37 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_127"/></StgValue>
</operation>

<operation id="2275" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:683  %sub_ln181_61 = sub i11 0, %zext_ln181_127

]]></Node>
<StgValue><ssdm name="sub_ln181_61"/></StgValue>
</operation>

<operation id="2276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:684  %sext_ln181_102 = sext i11 %sub_ln181_61 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_102"/></StgValue>
</operation>

<operation id="2277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:685  %sext_ln181_103 = sext i11 %sub_ln181_61 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_103"/></StgValue>
</operation>

<operation id="2278" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:686  %sub_ln181_62 = sub i13 %zext_ln181_126, %zext_ln181_125

]]></Node>
<StgValue><ssdm name="sub_ln181_62"/></StgValue>
</operation>

<operation id="2279" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:687  %select_ln181_88 = select i1 %trunc_ln160_1, i13 %sub_ln181_62, i13 %sext_ln181_103

]]></Node>
<StgValue><ssdm name="select_ln181_88"/></StgValue>
</operation>

<operation id="2280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:688  %sext_ln181_104 = sext i13 %select_ln181_88 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_104"/></StgValue>
</operation>

<operation id="2281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:689  %tmp_192 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_11, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:690  %zext_ln181_128 = zext i11 %tmp_192 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_128"/></StgValue>
</operation>

<operation id="2283" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:691  %sub_ln181_124 = sub i12 %zext_ln181_124, %zext_ln181_128

]]></Node>
<StgValue><ssdm name="sub_ln181_124"/></StgValue>
</operation>

<operation id="2284" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:692  %select_ln181_89 = select i1 %trunc_ln160_1, i12 %zext_ln181_124, i12 %sub_ln181_124

]]></Node>
<StgValue><ssdm name="select_ln181_89"/></StgValue>
</operation>

<operation id="2285" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:694  %add_ln181_15 = add i11 %zext_ln181_122, %zext_ln181_127

]]></Node>
<StgValue><ssdm name="add_ln181_15"/></StgValue>
</operation>

<operation id="2286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:695  %zext_ln181_129 = zext i11 %add_ln181_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_129"/></StgValue>
</operation>

<operation id="2287" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:696  %select_ln181_90 = select i1 %trunc_ln160_1, i13 %zext_ln181_129, i13 %sub_ln181_60

]]></Node>
<StgValue><ssdm name="select_ln181_90"/></StgValue>
</operation>

<operation id="2288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:697  %sext_ln181_106 = sext i13 %select_ln181_90 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_106"/></StgValue>
</operation>

<operation id="2289" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:698  %select_ln181_91 = select i1 %trunc_ln160_1, i12 5, i12 13

]]></Node>
<StgValue><ssdm name="select_ln181_91"/></StgValue>
</operation>

<operation id="2290" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:699  %mul_ln181_28 = mul i12 %zext_ln181_124, %select_ln181_91

]]></Node>
<StgValue><ssdm name="mul_ln181_28"/></StgValue>
</operation>

<operation id="2291" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:701  %sub_ln181_63 = sub i12 %sext_ln181_102, %zext_ln181_124

]]></Node>
<StgValue><ssdm name="sub_ln181_63"/></StgValue>
</operation>

<operation id="2292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:702  %shl_ln181_38 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_11, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_38"/></StgValue>
</operation>

<operation id="2293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:703  %zext_ln181_131 = zext i9 %shl_ln181_38 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_131"/></StgValue>
</operation>

<operation id="2294" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:704  %sub_ln181_64 = sub i12 %zext_ln181_128, %zext_ln181_131

]]></Node>
<StgValue><ssdm name="sub_ln181_64"/></StgValue>
</operation>

<operation id="2295" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:705  %select_ln181_92 = select i1 %trunc_ln160_1, i12 %sub_ln181_64, i12 %sub_ln181_63

]]></Node>
<StgValue><ssdm name="select_ln181_92"/></StgValue>
</operation>

<operation id="2296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:706  %sext_ln181_107 = sext i12 %select_ln181_92 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_107"/></StgValue>
</operation>

<operation id="2297" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:707  %select_ln181_93 = select i1 %trunc_ln160_1, i13 -13, i13 -7

]]></Node>
<StgValue><ssdm name="select_ln181_93"/></StgValue>
</operation>

<operation id="2298" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:708  %mul_ln181_29 = mul i13 %zext_ln181_123, %select_ln181_93

]]></Node>
<StgValue><ssdm name="mul_ln181_29"/></StgValue>
</operation>

<operation id="2299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:724  %zext_ln181_135 = zext i8 %select_ln162_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_135"/></StgValue>
</operation>

<operation id="2300" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:757  %select_ln181_99 = select i1 %trunc_ln160_1, i13 -7, i13 11

]]></Node>
<StgValue><ssdm name="select_ln181_99"/></StgValue>
</operation>

<operation id="2301" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:758  %mul_ln181_31 = mul i13 %zext_ln181_135, %select_ln181_99

]]></Node>
<StgValue><ssdm name="mul_ln181_31"/></StgValue>
</operation>

<operation id="2302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:771  %zext_ln181_143 = zext i8 %select_ln162_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_143"/></StgValue>
</operation>

<operation id="2303" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:774  %select_ln181_102 = select i1 %trunc_ln160_1, i13 -3, i13 11

]]></Node>
<StgValue><ssdm name="select_ln181_102"/></StgValue>
</operation>

<operation id="2304" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:775  %mul_ln181_32 = mul i13 %zext_ln181_143, %select_ln181_102

]]></Node>
<StgValue><ssdm name="mul_ln181_32"/></StgValue>
</operation>

<operation id="2305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:816  %zext_ln181_155 = zext i8 %select_ln162_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_155"/></StgValue>
</operation>

<operation id="2306" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:854  %select_ln181_117 = select i1 %trunc_ln160_1, i13 -10, i13 13

]]></Node>
<StgValue><ssdm name="select_ln181_117"/></StgValue>
</operation>

<operation id="2307" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:855  %mul_ln181_33 = mul i13 %zext_ln181_155, %select_ln181_117

]]></Node>
<StgValue><ssdm name="mul_ln181_33"/></StgValue>
</operation>

<operation id="2308" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1000  %add_ln191_6 = add i14 %sext_ln181_82, %sext_ln181_98

]]></Node>
<StgValue><ssdm name="add_ln191_6"/></StgValue>
</operation>

<operation id="2309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1001  %sext_ln191_1 = sext i14 %add_ln191_6 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_1"/></StgValue>
</operation>

<operation id="2310" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1002  %add_ln191_8 = add i13 %select_ln181_55, %zext_ln181_35

]]></Node>
<StgValue><ssdm name="add_ln191_8"/></StgValue>
</operation>

<operation id="2311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1003  %sext_ln191_2 = sext i13 %add_ln191_8 to i14

]]></Node>
<StgValue><ssdm name="sext_ln191_2"/></StgValue>
</operation>

<operation id="2312" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1004  %add_ln191_10 = add i14 %zext_ln181_13, %sext_ln191_2

]]></Node>
<StgValue><ssdm name="add_ln191_10"/></StgValue>
</operation>

<operation id="2313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1005  %sext_ln191_3 = sext i14 %add_ln191_10 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_3"/></StgValue>
</operation>

<operation id="2314" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1006  %add_ln191_12 = add i15 %sext_ln191_1, %sext_ln191_3

]]></Node>
<StgValue><ssdm name="add_ln191_12"/></StgValue>
</operation>

<operation id="2315" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1050  %add_ln191_39 = add i14 %sext_ln181_86, %sext_ln181_104

]]></Node>
<StgValue><ssdm name="add_ln191_39"/></StgValue>
</operation>

<operation id="2316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1051  %sext_ln191_19 = sext i14 %add_ln191_39 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_19"/></StgValue>
</operation>

<operation id="2317" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1052  %add_ln191_40 = add i14 %sext_ln181_67, %sext_ln181_32

]]></Node>
<StgValue><ssdm name="add_ln191_40"/></StgValue>
</operation>

<operation id="2318" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1053  %add_ln191_41 = add i14 %sext_ln181_11, %add_ln191_40

]]></Node>
<StgValue><ssdm name="add_ln191_41"/></StgValue>
</operation>

<operation id="2319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1054  %sext_ln191_20 = sext i14 %add_ln191_41 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_20"/></StgValue>
</operation>

<operation id="2320" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1055  %add_ln191_42 = add i15 %sext_ln191_19, %sext_ln191_20

]]></Node>
<StgValue><ssdm name="add_ln191_42"/></StgValue>
</operation>

<operation id="2321" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:1080  %add_ln191_57 = add i12 %zext_ln181_90, %sext_ln181_33

]]></Node>
<StgValue><ssdm name="add_ln191_57"/></StgValue>
</operation>

<operation id="2322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:1081  %sext_ln191_29 = sext i12 %add_ln191_57 to i13

]]></Node>
<StgValue><ssdm name="sext_ln191_29"/></StgValue>
</operation>

<operation id="2323" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1082  %add_ln191_58 = add i13 %sext_ln181_13, %sext_ln191_29

]]></Node>
<StgValue><ssdm name="add_ln191_58"/></StgValue>
</operation>

<operation id="2324" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1087  %add_ln191_61 = add i14 %sext_ln181_22, %sext_ln181_49

]]></Node>
<StgValue><ssdm name="add_ln191_61"/></StgValue>
</operation>

<operation id="2325" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1108  %add_ln191_73 = add i14 %sext_ln181_89, %sext_ln181_106

]]></Node>
<StgValue><ssdm name="add_ln191_73"/></StgValue>
</operation>

<operation id="2326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1109  %sext_ln191_39 = sext i14 %add_ln191_73 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_39"/></StgValue>
</operation>

<operation id="2327" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1110  %add_ln191_74 = add i14 %sext_ln181_68, %sext_ln181_34

]]></Node>
<StgValue><ssdm name="add_ln191_74"/></StgValue>
</operation>

<operation id="2328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1111  %sext_ln191_40 = sext i14 %add_ln191_74 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_40"/></StgValue>
</operation>

<operation id="2329" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1112  %add_ln191_75 = add i15 %sext_ln181_14, %sext_ln191_40

]]></Node>
<StgValue><ssdm name="add_ln191_75"/></StgValue>
</operation>

<operation id="2330" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1113  %add_ln191_76 = add i15 %sext_ln191_39, %add_ln191_75

]]></Node>
<StgValue><ssdm name="add_ln191_76"/></StgValue>
</operation>

<operation id="2331" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1140  %add_ln191_91 = add i14 %zext_ln181_91, %sext_ln181_35

]]></Node>
<StgValue><ssdm name="add_ln191_91"/></StgValue>
</operation>

<operation id="2332" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1167  %add_ln191_107 = add i14 %sext_ln181_90, %sext_ln181_107

]]></Node>
<StgValue><ssdm name="add_ln191_107"/></StgValue>
</operation>

<operation id="2333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1168  %sext_ln191_60 = sext i14 %add_ln191_107 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_60"/></StgValue>
</operation>

<operation id="2334" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1169  %add_ln191_108 = add i14 %sext_ln181_70, %sext_ln181_36

]]></Node>
<StgValue><ssdm name="add_ln191_108"/></StgValue>
</operation>

<operation id="2335" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1170  %add_ln191_109 = add i14 %sext_ln181_16, %add_ln191_108

]]></Node>
<StgValue><ssdm name="add_ln191_109"/></StgValue>
</operation>

<operation id="2336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1171  %sext_ln191_61 = sext i14 %add_ln191_109 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_61"/></StgValue>
</operation>

<operation id="2337" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1172  %add_ln191_110 = add i15 %sext_ln191_60, %sext_ln191_61

]]></Node>
<StgValue><ssdm name="add_ln191_110"/></StgValue>
</operation>

<operation id="2338" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1192  %add_ln191_121 = add i14 %sext_ln181_71, %sext_ln181_91

]]></Node>
<StgValue><ssdm name="add_ln191_121"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:135  %sext_ln181_15 = sext i13 %select_ln181_12 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_15"/></StgValue>
</operation>

<operation id="2340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:141  %sext_ln181_17 = sext i13 %sub_ln181_8 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_17"/></StgValue>
</operation>

<operation id="2341" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:285  %add_ln181_3 = add i12 %zext_ln181_32, %zext_ln181_38

]]></Node>
<StgValue><ssdm name="add_ln181_3"/></StgValue>
</operation>

<operation id="2342" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:286  %select_ln181_30 = select i1 %trunc_ln160_1, i12 %add_ln181_3, i12 %zext_ln181_38

]]></Node>
<StgValue><ssdm name="select_ln181_30"/></StgValue>
</operation>

<operation id="2343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:287  %zext_ln181_44 = zext i12 %select_ln181_30 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_44"/></StgValue>
</operation>

<operation id="2344" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:437  %tmp_148 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load, i8 %l2_stripes_2_1_load, i8 %l2_stripes_2_2_load, i8 %l2_stripes_2_3_load, i8 %l2_stripes_2_4_load, i8 %l2_stripes_2_5_load, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2345" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:438  %tmp_149 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load, i8 %l2_stripes_0_1_load, i8 %l2_stripes_0_2_load, i8 %l2_stripes_0_3_load, i8 %l2_stripes_0_4_load, i8 %l2_stripes_0_5_load, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2346" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:439  %select_ln162_6 = select i1 %trunc_ln160_1, i8 %tmp_148, i8 %tmp_149

]]></Node>
<StgValue><ssdm name="select_ln162_6"/></StgValue>
</operation>

<operation id="2347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="9" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:442  %zext_ln181_68 = zext i8 %select_ln162_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln181_68"/></StgValue>
</operation>

<operation id="2348" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst104.0_ifconv:462  %sub_ln181_36 = sub i9 0, %zext_ln181_68

]]></Node>
<StgValue><ssdm name="sub_ln181_36"/></StgValue>
</operation>

<operation id="2349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="15" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:506  %sext_ln181_66 = sext i10 %select_ln181_56 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_66"/></StgValue>
</operation>

<operation id="2350" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:532  %zext_ln181_93 = zext i8 %select_ln162_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_93"/></StgValue>
</operation>

<operation id="2351" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:572  %mul_ln181_19 = mul i13 -13, %zext_ln181_93

]]></Node>
<StgValue><ssdm name="mul_ln181_19"/></StgValue>
</operation>

<operation id="2352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:604  %sext_ln181_88 = sext i13 %select_ln181_73 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_88"/></StgValue>
</operation>

<operation id="2353" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:616  %tmp_156 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_2, i8 %l2_stripes_2_1_load_2, i8 %l2_stripes_2_2_load_2, i8 %l2_stripes_2_3_load_2, i8 %l2_stripes_2_4_load_2, i8 %l2_stripes_2_5_load_2, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2354" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:617  %tmp_157 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_2, i8 %l2_stripes_0_1_load_2, i8 %l2_stripes_0_2_load_2, i8 %l2_stripes_0_3_load_2, i8 %l2_stripes_0_4_load_2, i8 %l2_stripes_0_5_load_2, i3 %select_ln171_1)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2355" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:618  %select_ln162_10 = select i1 %trunc_ln160_1, i8 %tmp_156, i8 %tmp_157

]]></Node>
<StgValue><ssdm name="select_ln162_10"/></StgValue>
</operation>

<operation id="2356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:620  %zext_ln181_111 = zext i8 %select_ln162_10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_111"/></StgValue>
</operation>

<operation id="2357" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:645  %mul_ln181_23 = mul i12 13, %zext_ln181_111

]]></Node>
<StgValue><ssdm name="mul_ln181_23"/></StgValue>
</operation>

<operation id="2358" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:651  %mul_ln181_25 = mul i12 11, %zext_ln181_111

]]></Node>
<StgValue><ssdm name="mul_ln181_25"/></StgValue>
</operation>

<operation id="2359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:675  %sext_ln181_100 = sext i14 %add_ln181_11 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_100"/></StgValue>
</operation>

<operation id="2360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:677  %sext_ln181_101 = sext i14 %add_ln181_12 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_101"/></StgValue>
</operation>

<operation id="2361" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:678  %add_ln181_13 = add i15 %sext_ln181_66, %sext_ln181_101

]]></Node>
<StgValue><ssdm name="add_ln181_13"/></StgValue>
</operation>

<operation id="2362" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:679  %add_ln181_14 = add i15 %sext_ln181_100, %add_ln181_13

]]></Node>
<StgValue><ssdm name="add_ln181_14"/></StgValue>
</operation>

<operation id="2363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:693  %sext_ln181_105 = sext i12 %select_ln181_89 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_105"/></StgValue>
</operation>

<operation id="2364" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:700  %zext_ln181_130 = zext i12 %mul_ln181_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_130"/></StgValue>
</operation>

<operation id="2365" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:709  %sext_ln181_108 = sext i13 %mul_ln181_29 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_108"/></StgValue>
</operation>

<operation id="2366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:802  %shl_ln181_46 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_13, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_46"/></StgValue>
</operation>

<operation id="2367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:803  %zext_ln181_151 = zext i11 %shl_ln181_46 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_151"/></StgValue>
</operation>

<operation id="2368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:804  %zext_ln181_152 = zext i11 %shl_ln181_46 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_152"/></StgValue>
</operation>

<operation id="2369" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:805  %sub_ln181_80 = sub i12 0, %zext_ln181_152

]]></Node>
<StgValue><ssdm name="sub_ln181_80"/></StgValue>
</operation>

<operation id="2370" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:806  %select_ln181_108 = select i1 %trunc_ln160_1, i12 %sub_ln181_80, i12 %zext_ln181_152

]]></Node>
<StgValue><ssdm name="select_ln181_108"/></StgValue>
</operation>

<operation id="2371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:807  %sext_ln181_126 = sext i12 %select_ln181_108 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_126"/></StgValue>
</operation>

<operation id="2372" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:808  %sub_ln181_81 = sub i13 %sext_ln181_126, %zext_ln181_143

]]></Node>
<StgValue><ssdm name="sub_ln181_81"/></StgValue>
</operation>

<operation id="2373" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:857  %tmp_166 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_1, i8 %l2_stripes_3_1_load_1, i8 %l2_stripes_3_2_load_1, i8 %l2_stripes_3_3_load_1, i8 %l2_stripes_3_4_load_1, i8 %l2_stripes_3_5_load_1, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2374" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:858  %tmp_167 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_1, i8 %l2_stripes_1_1_load_1, i8 %l2_stripes_1_2_load_1, i8 %l2_stripes_1_3_load_1, i8 %l2_stripes_1_4_load_1, i8 %l2_stripes_1_5_load_1, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2375" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:859  %select_ln162_15 = select i1 %trunc_ln160_1, i8 %tmp_166, i8 %tmp_167

]]></Node>
<StgValue><ssdm name="select_ln162_15"/></StgValue>
</operation>

<operation id="2376" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:907  %tmp_168 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_2, i8 %l2_stripes_2_1_load_2, i8 %l2_stripes_2_2_load_2, i8 %l2_stripes_2_3_load_2, i8 %l2_stripes_2_4_load_2, i8 %l2_stripes_2_5_load_2, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2377" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:908  %tmp_169 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_2, i8 %l2_stripes_0_1_load_2, i8 %l2_stripes_0_2_load_2, i8 %l2_stripes_0_3_load_2, i8 %l2_stripes_0_4_load_2, i8 %l2_stripes_0_5_load_2, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2378" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:909  %select_ln162_16 = select i1 %trunc_ln160_1, i8 %tmp_168, i8 %tmp_169

]]></Node>
<StgValue><ssdm name="select_ln162_16"/></StgValue>
</operation>

<operation id="2379" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:955  %tmp_170 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_2, i8 %l2_stripes_3_1_load_2, i8 %l2_stripes_3_2_load_2, i8 %l2_stripes_3_3_load_2, i8 %l2_stripes_3_4_load_2, i8 %l2_stripes_3_5_load_2, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2380" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst104.0_ifconv:956  %tmp_171 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_2, i8 %l2_stripes_1_1_load_2, i8 %l2_stripes_1_2_load_2, i8 %l2_stripes_1_3_load_2, i8 %l2_stripes_1_4_load_2, i8 %l2_stripes_1_5_load_2, i3 %select_ln171_2)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2381" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst104.0_ifconv:957  %select_ln162_17 = select i1 %trunc_ln160_1, i8 %tmp_170, i8 %tmp_171

]]></Node>
<StgValue><ssdm name="select_ln162_17"/></StgValue>
</operation>

<operation id="2382" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1079  %add_ln191_56 = add i14 %sext_ln181_88, %sext_ln181_105

]]></Node>
<StgValue><ssdm name="add_ln191_56"/></StgValue>
</operation>

<operation id="2383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1083  %sext_ln191_30 = sext i13 %add_ln191_58 to i14

]]></Node>
<StgValue><ssdm name="sext_ln191_30"/></StgValue>
</operation>

<operation id="2384" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1084  %add_ln191_59 = add i14 %add_ln191_56, %sext_ln191_30

]]></Node>
<StgValue><ssdm name="add_ln191_59"/></StgValue>
</operation>

<operation id="2385" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1138  %add_ln191_90 = add i13 %mul_ln181_21, %zext_ln181_130

]]></Node>
<StgValue><ssdm name="add_ln191_90"/></StgValue>
</operation>

<operation id="2386" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1139  %sext_ln191_50 = sext i13 %add_ln191_90 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_50"/></StgValue>
</operation>

<operation id="2387" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1141  %sext_ln191_51 = sext i14 %add_ln191_91 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_51"/></StgValue>
</operation>

<operation id="2388" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1142  %add_ln191_92 = add i15 %sext_ln181_15, %sext_ln191_51

]]></Node>
<StgValue><ssdm name="add_ln191_92"/></StgValue>
</operation>

<operation id="2389" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1143  %add_ln191_93 = add i15 %sext_ln191_50, %add_ln191_92

]]></Node>
<StgValue><ssdm name="add_ln191_93"/></StgValue>
</operation>

<operation id="2390" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1197  %add_ln191_124 = add i13 %zext_ln181_151, %zext_ln181_44

]]></Node>
<StgValue><ssdm name="add_ln191_124"/></StgValue>
</operation>

<operation id="2391" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1199  %add_ln191_125 = add i14 %sext_ln181_17, %sext_ln181_108

]]></Node>
<StgValue><ssdm name="add_ln191_125"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:43  %zext_ln181_2 = zext i8 %select_ln162 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_2"/></StgValue>
</operation>

<operation id="2393" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:45  %select_ln181 = select i1 %trunc_ln160_1, i13 0, i13 %mul_ln181_1

]]></Node>
<StgValue><ssdm name="select_ln181"/></StgValue>
</operation>

<operation id="2394" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:46  %sext_ln181 = sext i13 %select_ln181 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="2395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:48  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="2396" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:49  %zext_ln181_3 = zext i9 %shl_ln1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_3"/></StgValue>
</operation>

<operation id="2397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="10" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:50  %zext_ln181_5 = zext i9 %shl_ln1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_5"/></StgValue>
</operation>

<operation id="2398" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst104.0_ifconv:51  %sub_ln181 = sub i10 0, %zext_ln181_5

]]></Node>
<StgValue><ssdm name="sub_ln181"/></StgValue>
</operation>

<operation id="2399" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:52  %sext_ln181_1 = sext i10 %sub_ln181 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_1"/></StgValue>
</operation>

<operation id="2400" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:53  %select_ln181_1 = select i1 %trunc_ln160_1, i13 %sext_ln181_1, i13 %mul_ln181

]]></Node>
<StgValue><ssdm name="select_ln181_1"/></StgValue>
</operation>

<operation id="2401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:54  %shl_ln181_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_1"/></StgValue>
</operation>

<operation id="2402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:55  %zext_ln181_6 = zext i10 %shl_ln181_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_6"/></StgValue>
</operation>

<operation id="2403" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:56  %sub_ln181_1 = sub i11 0, %zext_ln181_6

]]></Node>
<StgValue><ssdm name="sub_ln181_1"/></StgValue>
</operation>

<operation id="2404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:57  %sext_ln181_2 = sext i11 %sub_ln181_1 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_2"/></StgValue>
</operation>

<operation id="2405" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
meminst104.0_ifconv:58  %select_ln181_2 = select i1 %trunc_ln160_1, i11 %zext_ln181_6, i11 %sub_ln181_1

]]></Node>
<StgValue><ssdm name="select_ln181_2"/></StgValue>
</operation>

<operation id="2406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:59  %sext_ln181_3 = sext i11 %select_ln181_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_3"/></StgValue>
</operation>

<operation id="2407" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:60  %sub_ln181_2 = sub i12 %sext_ln181_3, %zext_ln181_2

]]></Node>
<StgValue><ssdm name="sub_ln181_2"/></StgValue>
</operation>

<operation id="2408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:61  %sext_ln181_4 = sext i12 %sub_ln181_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_4"/></StgValue>
</operation>

<operation id="2409" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
meminst104.0_ifconv:62  %select_ln181_3 = select i1 %trunc_ln160_1, i10 %sub_ln181, i10 %zext_ln181_5

]]></Node>
<StgValue><ssdm name="select_ln181_3"/></StgValue>
</operation>

<operation id="2410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="14" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:63  %sext_ln181_5 = sext i10 %select_ln181_3 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_5"/></StgValue>
</operation>

<operation id="2411" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:64  %shl_ln181_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_2"/></StgValue>
</operation>

<operation id="2412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:65  %zext_ln181_8 = zext i12 %shl_ln181_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_8"/></StgValue>
</operation>

<operation id="2413" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:66  %sub_ln181_3 = sub i13 %zext_ln181_8, %zext_ln181_3

]]></Node>
<StgValue><ssdm name="sub_ln181_3"/></StgValue>
</operation>

<operation id="2414" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:67  %select_ln181_4 = select i1 %trunc_ln160_1, i13 %sext_ln181_2, i13 %sub_ln181_3

]]></Node>
<StgValue><ssdm name="select_ln181_4"/></StgValue>
</operation>

<operation id="2415" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:68  %sext_ln181_6 = sext i13 %select_ln181_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_6"/></StgValue>
</operation>

<operation id="2416" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
meminst104.0_ifconv:69  %select_ln181_5 = select i1 %trunc_ln160_1, i10 %zext_ln181_5, i10 %shl_ln181_1

]]></Node>
<StgValue><ssdm name="select_ln181_5"/></StgValue>
</operation>

<operation id="2417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:70  %zext_ln181_9 = zext i10 %select_ln181_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_9"/></StgValue>
</operation>

<operation id="2418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="11" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:172  %zext_ln181_21 = zext i8 %select_ln162_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_21"/></StgValue>
</operation>

<operation id="2419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="9" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:173  %zext_ln181_22 = zext i8 %select_ln162_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln181_22"/></StgValue>
</operation>

<operation id="2420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:174  %zext_ln181_23 = zext i8 %select_ln162_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_23"/></StgValue>
</operation>

<operation id="2421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:175  %shl_ln181_8 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_8"/></StgValue>
</operation>

<operation id="2422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:176  %zext_ln181_24 = zext i12 %shl_ln181_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_24"/></StgValue>
</operation>

<operation id="2423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:177  %shl_ln181_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_9"/></StgValue>
</operation>

<operation id="2424" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:178  %zext_ln181_25 = zext i9 %shl_ln181_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_25"/></StgValue>
</operation>

<operation id="2425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:179  %zext_ln181_26 = zext i9 %shl_ln181_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_26"/></StgValue>
</operation>

<operation id="2426" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:180  %sub_ln181_9 = sub i13 %zext_ln181_26, %zext_ln181_24

]]></Node>
<StgValue><ssdm name="sub_ln181_9"/></StgValue>
</operation>

<operation id="2427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:181  %shl_ln181_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_s"/></StgValue>
</operation>

<operation id="2428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:182  %zext_ln181_27 = zext i11 %shl_ln181_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_27"/></StgValue>
</operation>

<operation id="2429" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:183  %sub_ln181_10 = sub i12 %zext_ln181_25, %zext_ln181_27

]]></Node>
<StgValue><ssdm name="sub_ln181_10"/></StgValue>
</operation>

<operation id="2430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:184  %sext_ln181_18 = sext i12 %sub_ln181_10 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_18"/></StgValue>
</operation>

<operation id="2431" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:185  %select_ln181_15 = select i1 %trunc_ln160_1, i13 %sext_ln181_18, i13 %sub_ln181_9

]]></Node>
<StgValue><ssdm name="select_ln181_15"/></StgValue>
</operation>

<operation id="2432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:186  %tmp_185 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:187  %zext_ln181_28 = zext i10 %tmp_185 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_28"/></StgValue>
</operation>

<operation id="2434" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:188  %sub_ln181_110 = sub i11 %zext_ln181_21, %zext_ln181_28

]]></Node>
<StgValue><ssdm name="sub_ln181_110"/></StgValue>
</operation>

<operation id="2435" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
meminst104.0_ifconv:189  %select_ln181_16 = select i1 %trunc_ln160_1, i11 0, i11 %sub_ln181_110

]]></Node>
<StgValue><ssdm name="select_ln181_16"/></StgValue>
</operation>

<operation id="2436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:190  %sext_ln181_19 = sext i11 %select_ln181_16 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_19"/></StgValue>
</operation>

<operation id="2437" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:191  %add_ln181_1 = add i12 %zext_ln181_23, %zext_ln181_27

]]></Node>
<StgValue><ssdm name="add_ln181_1"/></StgValue>
</operation>

<operation id="2438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:192  %zext_ln181_29 = zext i12 %add_ln181_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_29"/></StgValue>
</operation>

<operation id="2439" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:193  %sub_ln181_11 = sub i12 %zext_ln181_27, %zext_ln181_23

]]></Node>
<StgValue><ssdm name="sub_ln181_11"/></StgValue>
</operation>

<operation id="2440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:194  %sext_ln181_20 = sext i12 %sub_ln181_11 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_20"/></StgValue>
</operation>

<operation id="2441" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:195  %select_ln181_17 = select i1 %trunc_ln160_1, i13 %sext_ln181_20, i13 %zext_ln181_29

]]></Node>
<StgValue><ssdm name="select_ln181_17"/></StgValue>
</operation>

<operation id="2442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:196  %sext_ln181_21 = sext i13 %select_ln181_17 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_21"/></StgValue>
</operation>

<operation id="2443" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:200  %sub_ln181_12 = sub i13 %zext_ln181_24, %zext_ln181_26

]]></Node>
<StgValue><ssdm name="sub_ln181_12"/></StgValue>
</operation>

<operation id="2444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:201  %zext_ln181_30 = zext i10 %tmp_185 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_30"/></StgValue>
</operation>

<operation id="2445" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:202  %select_ln181_19 = select i1 %trunc_ln160_1, i13 %zext_ln181_30, i13 %sub_ln181_12

]]></Node>
<StgValue><ssdm name="select_ln181_19"/></StgValue>
</operation>

<operation id="2446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:203  %sext_ln181_23 = sext i13 %select_ln181_19 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_23"/></StgValue>
</operation>

<operation id="2447" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:204  %sub_ln181_111 = sub i13 %zext_ln181_20, %zext_ln181_24

]]></Node>
<StgValue><ssdm name="sub_ln181_111"/></StgValue>
</operation>

<operation id="2448" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:205  %select_ln181_20 = select i1 %trunc_ln160_1, i13 %sext_ln181_18, i13 %sub_ln181_111

]]></Node>
<StgValue><ssdm name="select_ln181_20"/></StgValue>
</operation>

<operation id="2449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:206  %sext_ln181_24 = sext i13 %select_ln181_20 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_24"/></StgValue>
</operation>

<operation id="2450" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst104.0_ifconv:207  %sub_ln181_13 = sub i9 0, %zext_ln181_22

]]></Node>
<StgValue><ssdm name="sub_ln181_13"/></StgValue>
</operation>

<operation id="2451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:208  %sext_ln181_25 = sext i9 %sub_ln181_13 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_25"/></StgValue>
</operation>

<operation id="2452" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:209  %select_ln181_21 = select i1 %trunc_ln160_1, i12 %sub_ln181_10, i12 %sext_ln181_25

]]></Node>
<StgValue><ssdm name="select_ln181_21"/></StgValue>
</operation>

<operation id="2453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:210  %sext_ln181_26 = sext i12 %select_ln181_21 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_26"/></StgValue>
</operation>

<operation id="2454" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:211  %sub_ln181_14 = sub i13 %sext_ln181_26, %zext_ln181_9

]]></Node>
<StgValue><ssdm name="sub_ln181_14"/></StgValue>
</operation>

<operation id="2455" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:212  %sext_ln181_27 = sext i13 %sub_ln181_14 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_27"/></StgValue>
</operation>

<operation id="2456" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:317  %zext_ln181_45 = zext i8 %select_ln162_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_45"/></StgValue>
</operation>

<operation id="2457" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:320  %shl_ln181_13 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_13"/></StgValue>
</operation>

<operation id="2458" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:321  %zext_ln181_47 = zext i11 %shl_ln181_13 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_47"/></StgValue>
</operation>

<operation id="2459" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:322  %zext_ln181_48 = zext i11 %shl_ln181_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_48"/></StgValue>
</operation>

<operation id="2460" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:323  %select_ln181_31 = select i1 %trunc_ln160_1, i13 %zext_ln181_48, i13 %mul_ln181_9

]]></Node>
<StgValue><ssdm name="select_ln181_31"/></StgValue>
</operation>

<operation id="2461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:324  %sext_ln181_37 = sext i13 %select_ln181_31 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_37"/></StgValue>
</operation>

<operation id="2462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:325  %shl_ln181_14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_14"/></StgValue>
</operation>

<operation id="2463" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:326  %zext_ln181_49 = zext i9 %shl_ln181_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_49"/></StgValue>
</operation>

<operation id="2464" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:327  %zext_ln181_50 = zext i9 %shl_ln181_14 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_50"/></StgValue>
</operation>

<operation id="2465" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:328  %sub_ln181_21 = sub i12 %zext_ln181_47, %zext_ln181_50

]]></Node>
<StgValue><ssdm name="sub_ln181_21"/></StgValue>
</operation>

<operation id="2466" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:329  %sext_ln181_38 = sext i12 %sub_ln181_21 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_38"/></StgValue>
</operation>

<operation id="2467" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:330  %select_ln181_32 = select i1 %trunc_ln160_1, i12 %sub_ln181_21, i12 %zext_ln181_50

]]></Node>
<StgValue><ssdm name="select_ln181_32"/></StgValue>
</operation>

<operation id="2468" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:331  %sext_ln181_39 = sext i12 %select_ln181_32 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_39"/></StgValue>
</operation>

<operation id="2469" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:332  %add_ln181_5 = add i12 %zext_ln181_45, %zext_ln181_47

]]></Node>
<StgValue><ssdm name="add_ln181_5"/></StgValue>
</operation>

<operation id="2470" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:333  %zext_ln181_51 = zext i12 %add_ln181_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_51"/></StgValue>
</operation>

<operation id="2471" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:334  %select_ln181_33 = select i1 %trunc_ln160_1, i13 %sext_ln181_38, i13 %zext_ln181_51

]]></Node>
<StgValue><ssdm name="select_ln181_33"/></StgValue>
</operation>

<operation id="2472" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:335  %sext_ln181_40 = sext i13 %select_ln181_33 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_40"/></StgValue>
</operation>

<operation id="2473" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:336  %tmp_187 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="12" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:337  %zext_ln181_52 = zext i10 %tmp_187 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_52"/></StgValue>
</operation>

<operation id="2475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:338  %tmp_188 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2476" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:339  %select_ln181_34 = select i1 %trunc_ln160_1, i12 %zext_ln181_52, i12 %tmp_188

]]></Node>
<StgValue><ssdm name="select_ln181_34"/></StgValue>
</operation>

<operation id="2477" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:340  %zext_ln181_53 = zext i12 %select_ln181_34 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_53"/></StgValue>
</operation>

<operation id="2478" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:341  %sub_ln181_114 = sub i13 %zext_ln181_46, %zext_ln181_53

]]></Node>
<StgValue><ssdm name="sub_ln181_114"/></StgValue>
</operation>

<operation id="2479" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:347  %sext_ln181_42 = sext i13 %mul_ln181_11 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_42"/></StgValue>
</operation>

<operation id="2480" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:348  %sub_ln181_22 = sub i12 0, %zext_ln181_47

]]></Node>
<StgValue><ssdm name="sub_ln181_22"/></StgValue>
</operation>

<operation id="2481" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:349  %sext_ln181_43 = sext i12 %sub_ln181_22 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_43"/></StgValue>
</operation>

<operation id="2482" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:350  %sub_ln181_23 = sub i13 %sext_ln181_43, %zext_ln181_49

]]></Node>
<StgValue><ssdm name="sub_ln181_23"/></StgValue>
</operation>

<operation id="2483" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:351  %select_ln181_37 = select i1 %trunc_ln160_1, i13 %sub_ln181_23, i13 %zext_ln181_51

]]></Node>
<StgValue><ssdm name="select_ln181_37"/></StgValue>
</operation>

<operation id="2484" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:352  %sext_ln181_44 = sext i13 %select_ln181_37 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_44"/></StgValue>
</operation>

<operation id="2485" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:353  %select_ln181_38 = select i1 %trunc_ln160_1, i12 %add_ln181_5, i12 0

]]></Node>
<StgValue><ssdm name="select_ln181_38"/></StgValue>
</operation>

<operation id="2486" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:354  %zext_ln181_54 = zext i12 %select_ln181_38 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_54"/></StgValue>
</operation>

<operation id="2487" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="9" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:384  %zext_ln181_57 = zext i8 %select_ln162_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln181_57"/></StgValue>
</operation>

<operation id="2488" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:386  %zext_ln181_58 = zext i9 %shl_ln181_15 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_58"/></StgValue>
</operation>

<operation id="2489" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:388  %zext_ln181_60 = zext i9 %shl_ln181_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_60"/></StgValue>
</operation>

<operation id="2490" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst104.0_ifconv:389  %select_ln181_39 = select i1 %trunc_ln160_1, i9 %shl_ln181_15, i9 %zext_ln181_57

]]></Node>
<StgValue><ssdm name="select_ln181_39"/></StgValue>
</operation>

<operation id="2491" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:390  %zext_ln181_61 = zext i9 %select_ln181_39 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_61"/></StgValue>
</operation>

<operation id="2492" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:395  %zext_ln181_63 = zext i10 %shl_ln181_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_63"/></StgValue>
</operation>

<operation id="2493" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:401  %shl_ln181_17 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_5, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_17"/></StgValue>
</operation>

<operation id="2494" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:402  %zext_ln181_65 = zext i12 %shl_ln181_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_65"/></StgValue>
</operation>

<operation id="2495" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:403  %sub_ln181_25 = sub i13 %zext_ln181_65, %zext_ln181_55

]]></Node>
<StgValue><ssdm name="sub_ln181_25"/></StgValue>
</operation>

<operation id="2496" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:404  %sub_ln181_26 = sub i13 %zext_ln181_60, %zext_ln181_65

]]></Node>
<StgValue><ssdm name="sub_ln181_26"/></StgValue>
</operation>

<operation id="2497" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:405  %select_ln181_41 = select i1 %trunc_ln160_1, i13 %sub_ln181_26, i13 %sub_ln181_25

]]></Node>
<StgValue><ssdm name="select_ln181_41"/></StgValue>
</operation>

<operation id="2498" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:406  %sext_ln181_47 = sext i13 %select_ln181_41 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_47"/></StgValue>
</operation>

<operation id="2499" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:412  %sub_ln181_28 = sub i13 %zext_ln181_63, %zext_ln181_65

]]></Node>
<StgValue><ssdm name="sub_ln181_28"/></StgValue>
</operation>

<operation id="2500" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:413  %sub_ln181_29 = sub i12 %zext_ln181_58, %zext_ln181_62

]]></Node>
<StgValue><ssdm name="sub_ln181_29"/></StgValue>
</operation>

<operation id="2501" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:414  %sext_ln181_50 = sext i12 %sub_ln181_29 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_50"/></StgValue>
</operation>

<operation id="2502" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:415  %select_ln181_43 = select i1 %trunc_ln160_1, i13 %sext_ln181_50, i13 %sub_ln181_28

]]></Node>
<StgValue><ssdm name="select_ln181_43"/></StgValue>
</operation>

<operation id="2503" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:416  %sext_ln181_51 = sext i13 %select_ln181_43 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_51"/></StgValue>
</operation>

<operation id="2504" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:417  %sub_ln181_30 = sub i13 %zext_ln181_65, %zext_ln181_63

]]></Node>
<StgValue><ssdm name="sub_ln181_30"/></StgValue>
</operation>

<operation id="2505" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:418  %sub_ln181_116 = sub i13 %zext_ln181_55, %zext_ln181_65

]]></Node>
<StgValue><ssdm name="sub_ln181_116"/></StgValue>
</operation>

<operation id="2506" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:419  %select_ln181_44 = select i1 %trunc_ln160_1, i13 %sub_ln181_116, i13 %sub_ln181_30

]]></Node>
<StgValue><ssdm name="select_ln181_44"/></StgValue>
</operation>

<operation id="2507" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:420  %sext_ln181_52 = sext i13 %select_ln181_44 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_52"/></StgValue>
</operation>

<operation id="2508" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:421  %sub_ln181_31 = sub i13 %zext_ln181_65, %zext_ln181_60

]]></Node>
<StgValue><ssdm name="sub_ln181_31"/></StgValue>
</operation>

<operation id="2509" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:422  %sub_ln181_32 = sub i12 0, %zext_ln181_62

]]></Node>
<StgValue><ssdm name="sub_ln181_32"/></StgValue>
</operation>

<operation id="2510" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:423  %sext_ln181_53 = sext i12 %sub_ln181_32 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_53"/></StgValue>
</operation>

<operation id="2511" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:424  %sub_ln181_33 = sub i13 %sext_ln181_53, %zext_ln181_55

]]></Node>
<StgValue><ssdm name="sub_ln181_33"/></StgValue>
</operation>

<operation id="2512" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:425  %select_ln181_45 = select i1 %trunc_ln160_1, i13 %sub_ln181_33, i13 %sub_ln181_31

]]></Node>
<StgValue><ssdm name="select_ln181_45"/></StgValue>
</operation>

<operation id="2513" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:426  %sext_ln181_54 = sext i13 %select_ln181_45 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_54"/></StgValue>
</operation>

<operation id="2514" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:440  %zext_ln181_66 = zext i8 %select_ln162_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_66"/></StgValue>
</operation>

<operation id="2515" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="11" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:441  %zext_ln181_67 = zext i8 %select_ln162_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_67"/></StgValue>
</operation>

<operation id="2516" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:443  %zext_ln181_69 = zext i8 %select_ln162_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_69"/></StgValue>
</operation>

<operation id="2517" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:444  %shl_ln181_18 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_6, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_18"/></StgValue>
</operation>

<operation id="2518" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:445  %zext_ln181_70 = zext i12 %shl_ln181_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_70"/></StgValue>
</operation>

<operation id="2519" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:446  %shl_ln181_19 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_6, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_19"/></StgValue>
</operation>

<operation id="2520" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:447  %zext_ln181_71 = zext i9 %shl_ln181_19 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_71"/></StgValue>
</operation>

<operation id="2521" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:448  %zext_ln181_72 = zext i9 %shl_ln181_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_72"/></StgValue>
</operation>

<operation id="2522" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:449  %sub_ln181_34 = sub i13 %zext_ln181_70, %zext_ln181_72

]]></Node>
<StgValue><ssdm name="sub_ln181_34"/></StgValue>
</operation>

<operation id="2523" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:450  %tmp_190 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2524" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:451  %zext_ln181_73 = zext i11 %tmp_190 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_73"/></StgValue>
</operation>

<operation id="2525" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:452  %sub_ln181_117 = sub i12 %zext_ln181_69, %zext_ln181_73

]]></Node>
<StgValue><ssdm name="sub_ln181_117"/></StgValue>
</operation>

<operation id="2526" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:453  %sext_ln181_56 = sext i12 %sub_ln181_117 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_56"/></StgValue>
</operation>

<operation id="2527" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:454  %select_ln181_47 = select i1 %trunc_ln160_1, i13 %sext_ln181_56, i13 %sub_ln181_34

]]></Node>
<StgValue><ssdm name="select_ln181_47"/></StgValue>
</operation>

<operation id="2528" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:455  %sext_ln181_57 = sext i13 %select_ln181_47 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_57"/></StgValue>
</operation>

<operation id="2529" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:459  %sub_ln181_35 = sub i12 %zext_ln181_71, %zext_ln181_73

]]></Node>
<StgValue><ssdm name="sub_ln181_35"/></StgValue>
</operation>

<operation id="2530" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:460  %select_ln181_49 = select i1 %trunc_ln160_1, i12 %zext_ln181_73, i12 %sub_ln181_35

]]></Node>
<StgValue><ssdm name="select_ln181_49"/></StgValue>
</operation>

<operation id="2531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:461  %sext_ln181_59 = sext i12 %select_ln181_49 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_59"/></StgValue>
</operation>

<operation id="2532" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst104.0_ifconv:463  %select_ln181_50 = select i1 %trunc_ln160_1, i9 0, i9 %sub_ln181_36

]]></Node>
<StgValue><ssdm name="select_ln181_50"/></StgValue>
</operation>

<operation id="2533" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:464  %sext_ln181_60 = sext i9 %select_ln181_50 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_60"/></StgValue>
</operation>

<operation id="2534" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:465  %sub_ln181_37 = sub i12 0, %zext_ln181_73

]]></Node>
<StgValue><ssdm name="sub_ln181_37"/></StgValue>
</operation>

<operation id="2535" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:466  %sext_ln181_61 = sext i12 %sub_ln181_37 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_61"/></StgValue>
</operation>

<operation id="2536" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:467  %sub_ln181_38 = sub i13 %zext_ln181_70, %zext_ln181_66

]]></Node>
<StgValue><ssdm name="sub_ln181_38"/></StgValue>
</operation>

<operation id="2537" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:468  %select_ln181_51 = select i1 %trunc_ln160_1, i13 %sub_ln181_38, i13 %sext_ln181_61

]]></Node>
<StgValue><ssdm name="select_ln181_51"/></StgValue>
</operation>

<operation id="2538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:469  %sext_ln181_62 = sext i13 %select_ln181_51 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_62"/></StgValue>
</operation>

<operation id="2539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:470  %shl_ln181_20 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_6, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_20"/></StgValue>
</operation>

<operation id="2540" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:471  %zext_ln181_74 = zext i10 %shl_ln181_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_74"/></StgValue>
</operation>

<operation id="2541" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:472  %add_ln181_6 = add i11 %zext_ln181_67, %zext_ln181_74

]]></Node>
<StgValue><ssdm name="add_ln181_6"/></StgValue>
</operation>

<operation id="2542" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:473  %zext_ln181_75 = zext i11 %add_ln181_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_75"/></StgValue>
</operation>

<operation id="2543" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:474  %select_ln181_52 = select i1 %trunc_ln160_1, i13 %zext_ln181_75, i13 %sub_ln181_34

]]></Node>
<StgValue><ssdm name="select_ln181_52"/></StgValue>
</operation>

<operation id="2544" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:475  %sext_ln181_63 = sext i13 %select_ln181_52 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_63"/></StgValue>
</operation>

<operation id="2545" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:476  %sub_ln181_39 = sub i12 %zext_ln181_73, %zext_ln181_71

]]></Node>
<StgValue><ssdm name="sub_ln181_39"/></StgValue>
</operation>

<operation id="2546" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:477  %select_ln181_53 = select i1 %trunc_ln160_1, i12 %zext_ln181_71, i12 %sub_ln181_39

]]></Node>
<StgValue><ssdm name="select_ln181_53"/></StgValue>
</operation>

<operation id="2547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:478  %sext_ln181_64 = sext i12 %select_ln181_53 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_64"/></StgValue>
</operation>

<operation id="2548" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="12" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:479  %zext_ln181_76 = zext i10 %shl_ln181_20 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_76"/></StgValue>
</operation>

<operation id="2549" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:480  %select_ln181_54 = select i1 %trunc_ln160_1, i12 %shl_ln181_18, i12 %zext_ln181_76

]]></Node>
<StgValue><ssdm name="select_ln181_54"/></StgValue>
</operation>

<operation id="2550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:481  %zext_ln181_77 = zext i12 %select_ln181_54 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_77"/></StgValue>
</operation>

<operation id="2551" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:482  %sub_ln181_118 = sub i13 %zext_ln181_66, %zext_ln181_77

]]></Node>
<StgValue><ssdm name="sub_ln181_118"/></StgValue>
</operation>

<operation id="2552" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="9" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:533  %zext_ln181_94 = zext i8 %select_ln162_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln181_94"/></StgValue>
</operation>

<operation id="2553" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:534  %shl_ln181_24 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_24"/></StgValue>
</operation>

<operation id="2554" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:535  %zext_ln181_95 = zext i11 %shl_ln181_24 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_95"/></StgValue>
</operation>

<operation id="2555" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:536  %add_ln181_8 = add i12 %zext_ln181_92, %zext_ln181_95

]]></Node>
<StgValue><ssdm name="add_ln181_8"/></StgValue>
</operation>

<operation id="2556" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:537  %zext_ln181_96 = zext i12 %add_ln181_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_96"/></StgValue>
</operation>

<operation id="2557" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst104.0_ifconv:538  %sub_ln181_44 = sub i9 0, %zext_ln181_94

]]></Node>
<StgValue><ssdm name="sub_ln181_44"/></StgValue>
</operation>

<operation id="2558" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:539  %sext_ln181_72 = sext i9 %sub_ln181_44 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_72"/></StgValue>
</operation>

<operation id="2559" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:540  %select_ln181_63 = select i1 %trunc_ln160_1, i13 %sext_ln181_72, i13 %zext_ln181_96

]]></Node>
<StgValue><ssdm name="select_ln181_63"/></StgValue>
</operation>

<operation id="2560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:541  %sext_ln181_73 = sext i13 %select_ln181_63 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_73"/></StgValue>
</operation>

<operation id="2561" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:542  %sub_ln181_45 = sub i12 0, %zext_ln181_95

]]></Node>
<StgValue><ssdm name="sub_ln181_45"/></StgValue>
</operation>

<operation id="2562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:543  %sext_ln181_74 = sext i12 %sub_ln181_45 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_74"/></StgValue>
</operation>

<operation id="2563" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:544  %sub_ln181_46 = sub i13 %sext_ln181_74, %zext_ln181_93

]]></Node>
<StgValue><ssdm name="sub_ln181_46"/></StgValue>
</operation>

<operation id="2564" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:545  %select_ln181_64 = select i1 %trunc_ln160_1, i13 %sub_ln181_46, i13 %zext_ln181_96

]]></Node>
<StgValue><ssdm name="select_ln181_64"/></StgValue>
</operation>

<operation id="2565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:546  %sext_ln181_75 = sext i13 %select_ln181_64 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_75"/></StgValue>
</operation>

<operation id="2566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:547  %shl_ln181_25 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_25"/></StgValue>
</operation>

<operation id="2567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:548  %zext_ln181_97 = zext i12 %shl_ln181_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_97"/></StgValue>
</operation>

<operation id="2568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:549  %shl_ln181_26 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_8, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_26"/></StgValue>
</operation>

<operation id="2569" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:550  %zext_ln181_98 = zext i9 %shl_ln181_26 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_98"/></StgValue>
</operation>

<operation id="2570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:551  %zext_ln181_99 = zext i9 %shl_ln181_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_99"/></StgValue>
</operation>

<operation id="2571" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:552  %sub_ln181_47 = sub i13 %zext_ln181_99, %zext_ln181_97

]]></Node>
<StgValue><ssdm name="sub_ln181_47"/></StgValue>
</operation>

<operation id="2572" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:553  %sub_ln181_48 = sub i12 %zext_ln181_98, %zext_ln181_95

]]></Node>
<StgValue><ssdm name="sub_ln181_48"/></StgValue>
</operation>

<operation id="2573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:554  %sext_ln181_76 = sext i12 %sub_ln181_48 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_76"/></StgValue>
</operation>

<operation id="2574" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:555  %select_ln181_65 = select i1 %trunc_ln160_1, i13 %sext_ln181_76, i13 %sub_ln181_47

]]></Node>
<StgValue><ssdm name="select_ln181_65"/></StgValue>
</operation>

<operation id="2575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:556  %sext_ln181_77 = sext i13 %select_ln181_65 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_77"/></StgValue>
</operation>

<operation id="2576" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:558  %select_ln181_66 = select i1 %trunc_ln160_1, i12 %zext_ln181_92, i12 %mul_ln181_18

]]></Node>
<StgValue><ssdm name="select_ln181_66"/></StgValue>
</operation>

<operation id="2577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:559  %zext_ln181_100 = zext i12 %select_ln181_66 to i14

]]></Node>
<StgValue><ssdm name="zext_ln181_100"/></StgValue>
</operation>

<operation id="2578" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:560  %shl_ln181_27 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_27"/></StgValue>
</operation>

<operation id="2579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:561  %zext_ln181_101 = zext i10 %shl_ln181_27 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_101"/></StgValue>
</operation>

<operation id="2580" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:562  %sub_ln181_49 = sub i11 0, %zext_ln181_101

]]></Node>
<StgValue><ssdm name="sub_ln181_49"/></StgValue>
</operation>

<operation id="2581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:563  %sext_ln181_78 = sext i11 %sub_ln181_49 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_78"/></StgValue>
</operation>

<operation id="2582" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:564  %sub_ln181_50 = sub i12 %zext_ln181_95, %zext_ln181_98

]]></Node>
<StgValue><ssdm name="sub_ln181_50"/></StgValue>
</operation>

<operation id="2583" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:565  %select_ln181_67 = select i1 %trunc_ln160_1, i12 %sub_ln181_50, i12 %sext_ln181_78

]]></Node>
<StgValue><ssdm name="select_ln181_67"/></StgValue>
</operation>

<operation id="2584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:566  %sext_ln181_79 = sext i12 %select_ln181_67 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_79"/></StgValue>
</operation>

<operation id="2585" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:569  %sub_ln181_120 = sub i12 %zext_ln181_92, %zext_ln181_95

]]></Node>
<StgValue><ssdm name="sub_ln181_120"/></StgValue>
</operation>

<operation id="2586" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:570  %select_ln181_69 = select i1 %trunc_ln160_1, i12 %sub_ln181_48, i12 %sub_ln181_120

]]></Node>
<StgValue><ssdm name="select_ln181_69"/></StgValue>
</operation>

<operation id="2587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:571  %sext_ln181_81 = sext i12 %select_ln181_69 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_81"/></StgValue>
</operation>

<operation id="2588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="11" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:621  %zext_ln181_112 = zext i8 %select_ln162_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_112"/></StgValue>
</operation>

<operation id="2589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:622  %shl_ln181_32 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_32"/></StgValue>
</operation>

<operation id="2590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:623  %zext_ln181_113 = zext i11 %shl_ln181_32 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_113"/></StgValue>
</operation>

<operation id="2591" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:624  %add_ln181_9 = add i12 %zext_ln181_111, %zext_ln181_113

]]></Node>
<StgValue><ssdm name="add_ln181_9"/></StgValue>
</operation>

<operation id="2592" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:625  %zext_ln181_114 = zext i12 %add_ln181_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_114"/></StgValue>
</operation>

<operation id="2593" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:626  %shl_ln181_33 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_10, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_33"/></StgValue>
</operation>

<operation id="2594" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:627  %zext_ln181_115 = zext i12 %shl_ln181_33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_115"/></StgValue>
</operation>

<operation id="2595" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:628  %shl_ln181_34 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_10, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_34"/></StgValue>
</operation>

<operation id="2596" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:629  %zext_ln181_116 = zext i10 %shl_ln181_34 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_116"/></StgValue>
</operation>

<operation id="2597" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:630  %zext_ln181_117 = zext i10 %shl_ln181_34 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_117"/></StgValue>
</operation>

<operation id="2598" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:631  %sub_ln181_57 = sub i13 %zext_ln181_117, %zext_ln181_115

]]></Node>
<StgValue><ssdm name="sub_ln181_57"/></StgValue>
</operation>

<operation id="2599" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:632  %select_ln181_78 = select i1 %trunc_ln160_1, i13 %sub_ln181_57, i13 %zext_ln181_114

]]></Node>
<StgValue><ssdm name="select_ln181_78"/></StgValue>
</operation>

<operation id="2600" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:633  %sext_ln181_92 = sext i13 %select_ln181_78 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_92"/></StgValue>
</operation>

<operation id="2601" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:634  %sub_ln181_58 = sub i13 0, %zext_ln181_115

]]></Node>
<StgValue><ssdm name="sub_ln181_58"/></StgValue>
</operation>

<operation id="2602" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:635  %sub_ln181_122 = sub i12 %zext_ln181_111, %zext_ln181_113

]]></Node>
<StgValue><ssdm name="sub_ln181_122"/></StgValue>
</operation>

<operation id="2603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:636  %sext_ln181_93 = sext i12 %sub_ln181_122 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_93"/></StgValue>
</operation>

<operation id="2604" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:637  %select_ln181_79 = select i1 %trunc_ln160_1, i13 %sext_ln181_93, i13 %sub_ln181_58

]]></Node>
<StgValue><ssdm name="select_ln181_79"/></StgValue>
</operation>

<operation id="2605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:638  %sext_ln181_94 = sext i13 %select_ln181_79 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_94"/></StgValue>
</operation>

<operation id="2606" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:639  %sub_ln181_123 = sub i11 %zext_ln181_112, %zext_ln181_116

]]></Node>
<StgValue><ssdm name="sub_ln181_123"/></StgValue>
</operation>

<operation id="2607" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
meminst104.0_ifconv:640  %select_ln181_80 = select i1 %trunc_ln160_1, i11 %sub_ln181_123, i11 %zext_ln181_116

]]></Node>
<StgValue><ssdm name="select_ln181_80"/></StgValue>
</operation>

<operation id="2608" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="14" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:641  %sext_ln181_95 = sext i11 %select_ln181_80 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_95"/></StgValue>
</operation>

<operation id="2609" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:642  %sub_ln181_59 = sub i12 %zext_ln181_113, %zext_ln181_111

]]></Node>
<StgValue><ssdm name="sub_ln181_59"/></StgValue>
</operation>

<operation id="2610" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:643  %select_ln181_81 = select i1 %trunc_ln160_1, i12 %sub_ln181_59, i12 %zext_ln181_111

]]></Node>
<StgValue><ssdm name="select_ln181_81"/></StgValue>
</operation>

<operation id="2611" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:644  %sext_ln181_96 = sext i12 %select_ln181_81 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_96"/></StgValue>
</operation>

<operation id="2612" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:646  %select_ln181_82 = select i1 %trunc_ln160_1, i12 %mul_ln181_23, i12 %zext_ln181_111

]]></Node>
<StgValue><ssdm name="select_ln181_82"/></StgValue>
</operation>

<operation id="2613" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:647  %zext_ln181_118 = zext i12 %select_ln181_82 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_118"/></StgValue>
</operation>

<operation id="2614" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:652  %shl_ln181_35 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_35"/></StgValue>
</operation>

<operation id="2615" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:653  %zext_ln181_119 = zext i9 %shl_ln181_35 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_119"/></StgValue>
</operation>

<operation id="2616" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:654  %select_ln181_84 = select i1 %trunc_ln160_1, i12 %zext_ln181_119, i12 %mul_ln181_25

]]></Node>
<StgValue><ssdm name="select_ln181_84"/></StgValue>
</operation>

<operation id="2617" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:655  %zext_ln181_120 = zext i12 %select_ln181_84 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_120"/></StgValue>
</operation>

<operation id="2618" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:721  %zext_ln181_132 = zext i8 %select_ln162_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_132"/></StgValue>
</operation>

<operation id="2619" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="9" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:722  %zext_ln181_133 = zext i8 %select_ln162_12 to i9

]]></Node>
<StgValue><ssdm name="zext_ln181_133"/></StgValue>
</operation>

<operation id="2620" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="11" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:723  %zext_ln181_134 = zext i8 %select_ln162_12 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_134"/></StgValue>
</operation>

<operation id="2621" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:725  %mul_ln181_30 = mul i13 -13, %zext_ln181_135

]]></Node>
<StgValue><ssdm name="mul_ln181_30"/></StgValue>
</operation>

<operation id="2622" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:726  %select_ln181_94 = select i1 %trunc_ln160_1, i13 %zext_ln181_135, i13 %mul_ln181_30

]]></Node>
<StgValue><ssdm name="select_ln181_94"/></StgValue>
</operation>

<operation id="2623" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:727  %shl_ln181_39 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_39"/></StgValue>
</operation>

<operation id="2624" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:728  %zext_ln181_136 = zext i11 %shl_ln181_39 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_136"/></StgValue>
</operation>

<operation id="2625" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:729  %sub_ln181_65 = sub i12 0, %zext_ln181_136

]]></Node>
<StgValue><ssdm name="sub_ln181_65"/></StgValue>
</operation>

<operation id="2626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:730  %sext_ln181_109 = sext i12 %sub_ln181_65 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_109"/></StgValue>
</operation>

<operation id="2627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:731  %shl_ln181_40 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_12, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_40"/></StgValue>
</operation>

<operation id="2628" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="10" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:732  %zext_ln181_137 = zext i9 %shl_ln181_40 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_137"/></StgValue>
</operation>

<operation id="2629" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:733  %zext_ln181_138 = zext i9 %shl_ln181_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_138"/></StgValue>
</operation>

<operation id="2630" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:734  %zext_ln181_139 = zext i9 %shl_ln181_40 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_139"/></StgValue>
</operation>

<operation id="2631" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:735  %sub_ln181_66 = sub i13 %sext_ln181_109, %zext_ln181_139

]]></Node>
<StgValue><ssdm name="sub_ln181_66"/></StgValue>
</operation>

<operation id="2632" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst104.0_ifconv:736  %sub_ln181_67 = sub i9 0, %zext_ln181_133

]]></Node>
<StgValue><ssdm name="sub_ln181_67"/></StgValue>
</operation>

<operation id="2633" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:737  %sext_ln181_110 = sext i9 %sub_ln181_67 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_110"/></StgValue>
</operation>

<operation id="2634" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:738  %select_ln181_95 = select i1 %trunc_ln160_1, i13 %sext_ln181_110, i13 %sub_ln181_66

]]></Node>
<StgValue><ssdm name="select_ln181_95"/></StgValue>
</operation>

<operation id="2635" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:739  %sext_ln181_111 = sext i13 %select_ln181_95 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_111"/></StgValue>
</operation>

<operation id="2636" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:740  %shl_ln181_41 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_12, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_41"/></StgValue>
</operation>

<operation id="2637" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:741  %zext_ln181_140 = zext i10 %shl_ln181_41 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_140"/></StgValue>
</operation>

<operation id="2638" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:742  %sub_ln181_68 = sub i11 0, %zext_ln181_140

]]></Node>
<StgValue><ssdm name="sub_ln181_68"/></StgValue>
</operation>

<operation id="2639" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:743  %sext_ln181_112 = sext i11 %sub_ln181_68 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_112"/></StgValue>
</operation>

<operation id="2640" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:744  %shl_ln181_42 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_12, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_42"/></StgValue>
</operation>

<operation id="2641" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:745  %zext_ln181_141 = zext i12 %shl_ln181_42 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_141"/></StgValue>
</operation>

<operation id="2642" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:746  %select_ln181_96 = select i1 %trunc_ln160_1, i13 %zext_ln181_141, i13 %sext_ln181_112

]]></Node>
<StgValue><ssdm name="select_ln181_96"/></StgValue>
</operation>

<operation id="2643" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:747  %sub_ln181_69 = sub i13 %select_ln181_96, %zext_ln181_135

]]></Node>
<StgValue><ssdm name="sub_ln181_69"/></StgValue>
</operation>

<operation id="2644" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:749  %add_ln181_16 = add i12 %zext_ln181_132, %zext_ln181_136

]]></Node>
<StgValue><ssdm name="add_ln181_16"/></StgValue>
</operation>

<operation id="2645" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:750  %zext_ln181_142 = zext i12 %add_ln181_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_142"/></StgValue>
</operation>

<operation id="2646" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:751  %select_ln181_97 = select i1 %trunc_ln160_1, i13 %sub_ln181_66, i13 %zext_ln181_142

]]></Node>
<StgValue><ssdm name="select_ln181_97"/></StgValue>
</operation>

<operation id="2647" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:752  %sext_ln181_114 = sext i13 %select_ln181_97 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_114"/></StgValue>
</operation>

<operation id="2648" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:753  %sub_ln181_70 = sub i12 %zext_ln181_138, %zext_ln181_136

]]></Node>
<StgValue><ssdm name="sub_ln181_70"/></StgValue>
</operation>

<operation id="2649" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:754  %sext_ln181_115 = sext i12 %sub_ln181_70 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_115"/></StgValue>
</operation>

<operation id="2650" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:755  %sub_ln181_71 = sub i13 0, %zext_ln181_141

]]></Node>
<StgValue><ssdm name="sub_ln181_71"/></StgValue>
</operation>

<operation id="2651" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:756  %select_ln181_98 = select i1 %trunc_ln160_1, i13 %sub_ln181_71, i13 %sext_ln181_115

]]></Node>
<StgValue><ssdm name="select_ln181_98"/></StgValue>
</operation>

<operation id="2652" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:759  %sext_ln181_116 = sext i13 %mul_ln181_31 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_116"/></StgValue>
</operation>

<operation id="2653" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:760  %sub_ln181_125 = sub i13 %zext_ln181_135, %zext_ln181_141

]]></Node>
<StgValue><ssdm name="sub_ln181_125"/></StgValue>
</operation>

<operation id="2654" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:761  %select_ln181_100 = select i1 %trunc_ln160_1, i13 %sub_ln181_66, i13 %sub_ln181_125

]]></Node>
<StgValue><ssdm name="select_ln181_100"/></StgValue>
</operation>

<operation id="2655" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:762  %sext_ln181_117 = sext i13 %select_ln181_100 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_117"/></StgValue>
</operation>

<operation id="2656" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst104.0_ifconv:763  %sub_ln181_72 = sub i10 0, %zext_ln181_137

]]></Node>
<StgValue><ssdm name="sub_ln181_72"/></StgValue>
</operation>

<operation id="2657" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:764  %sext_ln181_118 = sext i10 %sub_ln181_72 to i11

]]></Node>
<StgValue><ssdm name="sext_ln181_118"/></StgValue>
</operation>

<operation id="2658" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:765  %sub_ln181_73 = sub i11 %zext_ln181_140, %zext_ln181_134

]]></Node>
<StgValue><ssdm name="sub_ln181_73"/></StgValue>
</operation>

<operation id="2659" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
meminst104.0_ifconv:766  %select_ln181_101 = select i1 %trunc_ln160_1, i11 %sub_ln181_73, i11 %sext_ln181_118

]]></Node>
<StgValue><ssdm name="select_ln181_101"/></StgValue>
</operation>

<operation id="2660" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="14" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:767  %sext_ln181_119 = sext i11 %select_ln181_101 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_119"/></StgValue>
</operation>

<operation id="2661" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="9" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:773  %zext_ln181_145 = zext i8 %select_ln162_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln181_145"/></StgValue>
</operation>

<operation id="2662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:777  %shl_ln181_43 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_43"/></StgValue>
</operation>

<operation id="2663" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:778  %zext_ln181_146 = zext i9 %shl_ln181_43 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_146"/></StgValue>
</operation>

<operation id="2664" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst104.0_ifconv:779  %select_ln181_103 = select i1 %trunc_ln160_1, i9 %zext_ln181_145, i9 %shl_ln181_43

]]></Node>
<StgValue><ssdm name="select_ln181_103"/></StgValue>
</operation>

<operation id="2665" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:782  %shl_ln181_44 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_13, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_44"/></StgValue>
</operation>

<operation id="2666" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:783  %zext_ln181_148 = zext i12 %shl_ln181_44 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_148"/></StgValue>
</operation>

<operation id="2667" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:784  %sub_ln181_75 = sub i13 %zext_ln181_148, %zext_ln181_146

]]></Node>
<StgValue><ssdm name="sub_ln181_75"/></StgValue>
</operation>

<operation id="2668" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:785  %sub_ln181_126 = sub i13 %zext_ln181_143, %zext_ln181_148

]]></Node>
<StgValue><ssdm name="sub_ln181_126"/></StgValue>
</operation>

<operation id="2669" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:786  %select_ln181_104 = select i1 %trunc_ln160_1, i13 %sub_ln181_126, i13 %sub_ln181_75

]]></Node>
<StgValue><ssdm name="select_ln181_104"/></StgValue>
</operation>

<operation id="2670" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:787  %sext_ln181_121 = sext i13 %select_ln181_104 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_121"/></StgValue>
</operation>

<operation id="2671" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:788  %shl_ln181_45 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_13, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_45"/></StgValue>
</operation>

<operation id="2672" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:789  %zext_ln181_149 = zext i10 %shl_ln181_45 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_149"/></StgValue>
</operation>

<operation id="2673" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:796  %sub_ln181_78 = sub i13 %zext_ln181_146, %zext_ln181_148

]]></Node>
<StgValue><ssdm name="sub_ln181_78"/></StgValue>
</operation>

<operation id="2674" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:797  %select_ln181_106 = select i1 %trunc_ln160_1, i13 0, i13 %sub_ln181_78

]]></Node>
<StgValue><ssdm name="select_ln181_106"/></StgValue>
</operation>

<operation id="2675" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:798  %sext_ln181_124 = sext i13 %select_ln181_106 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_124"/></StgValue>
</operation>

<operation id="2676" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:799  %sub_ln181_79 = sub i13 %zext_ln181_149, %zext_ln181_148

]]></Node>
<StgValue><ssdm name="sub_ln181_79"/></StgValue>
</operation>

<operation id="2677" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:800  %select_ln181_107 = select i1 %trunc_ln160_1, i13 %sub_ln181_79, i13 %zext_ln181_143

]]></Node>
<StgValue><ssdm name="select_ln181_107"/></StgValue>
</operation>

<operation id="2678" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:801  %sext_ln181_125 = sext i13 %select_ln181_107 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_125"/></StgValue>
</operation>

<operation id="2679" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:809  %sext_ln181_127 = sext i13 %sub_ln181_81 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_127"/></StgValue>
</operation>

<operation id="2680" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst104.0_ifconv:810  %select_ln181_109 = select i1 %trunc_ln160_1, i9 %shl_ln181_43, i9 %zext_ln181_145

]]></Node>
<StgValue><ssdm name="select_ln181_109"/></StgValue>
</operation>

<operation id="2681" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="14" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:811  %zext_ln181_153 = zext i9 %select_ln181_109 to i14

]]></Node>
<StgValue><ssdm name="zext_ln181_153"/></StgValue>
</operation>

<operation id="2682" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:815  %zext_ln181_154 = zext i8 %select_ln162_14 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_154"/></StgValue>
</operation>

<operation id="2683" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="9" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:817  %zext_ln181_156 = zext i8 %select_ln162_14 to i9

]]></Node>
<StgValue><ssdm name="zext_ln181_156"/></StgValue>
</operation>

<operation id="2684" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:818  %shl_ln181_47 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_14, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_47"/></StgValue>
</operation>

<operation id="2685" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:819  %zext_ln181_157 = zext i9 %shl_ln181_47 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_157"/></StgValue>
</operation>

<operation id="2686" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:820  %zext_ln181_158 = zext i9 %shl_ln181_47 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_158"/></StgValue>
</operation>

<operation id="2687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="10" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:821  %zext_ln181_159 = zext i9 %shl_ln181_47 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_159"/></StgValue>
</operation>

<operation id="2688" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst104.0_ifconv:822  %sub_ln181_82 = sub i10 0, %zext_ln181_159

]]></Node>
<StgValue><ssdm name="sub_ln181_82"/></StgValue>
</operation>

<operation id="2689" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
meminst104.0_ifconv:823  %select_ln181_110 = select i1 %trunc_ln160_1, i10 %zext_ln181_159, i10 %sub_ln181_82

]]></Node>
<StgValue><ssdm name="select_ln181_110"/></StgValue>
</operation>

<operation id="2690" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:824  %sext_ln181_128 = sext i10 %select_ln181_110 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_128"/></StgValue>
</operation>

<operation id="2691" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:825  %shl_ln181_48 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_14, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_48"/></StgValue>
</operation>

<operation id="2692" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:826  %zext_ln181_160 = zext i11 %shl_ln181_48 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_160"/></StgValue>
</operation>

<operation id="2693" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:827  %add_ln181_17 = add i12 %zext_ln181_154, %zext_ln181_160

]]></Node>
<StgValue><ssdm name="add_ln181_17"/></StgValue>
</operation>

<operation id="2694" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:828  %zext_ln181_161 = zext i12 %add_ln181_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_161"/></StgValue>
</operation>

<operation id="2695" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:829  %tmp_193 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_14, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2696" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:830  %zext_ln181_162 = zext i12 %tmp_193 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_162"/></StgValue>
</operation>

<operation id="2697" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:831  %sub_ln181_127 = sub i13 %zext_ln181_155, %zext_ln181_162

]]></Node>
<StgValue><ssdm name="sub_ln181_127"/></StgValue>
</operation>

<operation id="2698" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:832  %select_ln181_111 = select i1 %trunc_ln160_1, i13 %sub_ln181_127, i13 %zext_ln181_161

]]></Node>
<StgValue><ssdm name="select_ln181_111"/></StgValue>
</operation>

<operation id="2699" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:833  %sext_ln181_129 = sext i13 %select_ln181_111 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_129"/></StgValue>
</operation>

<operation id="2700" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:834  %sub_ln181_83 = sub i12 %zext_ln181_158, %zext_ln181_160

]]></Node>
<StgValue><ssdm name="sub_ln181_83"/></StgValue>
</operation>

<operation id="2701" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:835  %sext_ln181_130 = sext i12 %sub_ln181_83 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_130"/></StgValue>
</operation>

<operation id="2702" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:836  %sub_ln181_84 = sub i12 0, %zext_ln181_160

]]></Node>
<StgValue><ssdm name="sub_ln181_84"/></StgValue>
</operation>

<operation id="2703" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:837  %sext_ln181_131 = sext i12 %sub_ln181_84 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_131"/></StgValue>
</operation>

<operation id="2704" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:838  %sub_ln181_85 = sub i13 %sext_ln181_131, %zext_ln181_155

]]></Node>
<StgValue><ssdm name="sub_ln181_85"/></StgValue>
</operation>

<operation id="2705" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:839  %select_ln181_112 = select i1 %trunc_ln160_1, i13 %sub_ln181_85, i13 %sext_ln181_130

]]></Node>
<StgValue><ssdm name="select_ln181_112"/></StgValue>
</operation>

<operation id="2706" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:840  %sext_ln181_132 = sext i13 %select_ln181_112 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_132"/></StgValue>
</operation>

<operation id="2707" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:841  %sub_ln181_86 = sub i13 %zext_ln181_162, %zext_ln181_157

]]></Node>
<StgValue><ssdm name="sub_ln181_86"/></StgValue>
</operation>

<operation id="2708" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:842  %select_ln181_113 = select i1 %trunc_ln160_1, i13 %sub_ln181_86, i13 %zext_ln181_157

]]></Node>
<StgValue><ssdm name="select_ln181_113"/></StgValue>
</operation>

<operation id="2709" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:843  %sext_ln181_133 = sext i13 %select_ln181_113 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_133"/></StgValue>
</operation>

<operation id="2710" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst104.0_ifconv:844  %sub_ln181_87 = sub i9 0, %zext_ln181_156

]]></Node>
<StgValue><ssdm name="sub_ln181_87"/></StgValue>
</operation>

<operation id="2711" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:845  %sext_ln181_134 = sext i9 %sub_ln181_87 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_134"/></StgValue>
</operation>

<operation id="2712" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:846  %select_ln181_114 = select i1 %trunc_ln160_1, i12 %sub_ln181_83, i12 %sext_ln181_134

]]></Node>
<StgValue><ssdm name="select_ln181_114"/></StgValue>
</operation>

<operation id="2713" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:847  %sext_ln181_135 = sext i12 %select_ln181_114 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_135"/></StgValue>
</operation>

<operation id="2714" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:848  %sub_ln181_88 = sub i12 %zext_ln181_160, %zext_ln181_158

]]></Node>
<StgValue><ssdm name="sub_ln181_88"/></StgValue>
</operation>

<operation id="2715" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:849  %select_ln181_115 = select i1 %trunc_ln160_1, i12 %zext_ln181_154, i12 %sub_ln181_88

]]></Node>
<StgValue><ssdm name="select_ln181_115"/></StgValue>
</operation>

<operation id="2716" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:850  %sext_ln181_136 = sext i12 %select_ln181_115 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_136"/></StgValue>
</operation>

<operation id="2717" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:851  %sub_ln181_89 = sub i13 0, %zext_ln181_162

]]></Node>
<StgValue><ssdm name="sub_ln181_89"/></StgValue>
</operation>

<operation id="2718" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:852  %select_ln181_116 = select i1 %trunc_ln160_1, i13 %sub_ln181_85, i13 %sub_ln181_89

]]></Node>
<StgValue><ssdm name="select_ln181_116"/></StgValue>
</operation>

<operation id="2719" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:853  %sext_ln181_137 = sext i13 %select_ln181_116 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_137"/></StgValue>
</operation>

<operation id="2720" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:856  %sext_ln181_138 = sext i13 %mul_ln181_33 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_138"/></StgValue>
</operation>

<operation id="2721" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:860  %zext_ln181_163 = zext i8 %select_ln162_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_163"/></StgValue>
</operation>

<operation id="2722" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="9" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:861  %zext_ln181_164 = zext i8 %select_ln162_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln181_164"/></StgValue>
</operation>

<operation id="2723" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:862  %zext_ln181_165 = zext i8 %select_ln162_15 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_165"/></StgValue>
</operation>

<operation id="2724" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="11" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:863  %zext_ln181_166 = zext i8 %select_ln162_15 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_166"/></StgValue>
</operation>

<operation id="2725" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:864  %shl_ln181_49 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_15, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_49"/></StgValue>
</operation>

<operation id="2726" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:865  %zext_ln181_167 = zext i11 %shl_ln181_49 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_167"/></StgValue>
</operation>

<operation id="2727" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:866  %sub_ln181_90 = sub i12 %zext_ln181_167, %zext_ln181_165

]]></Node>
<StgValue><ssdm name="sub_ln181_90"/></StgValue>
</operation>

<operation id="2728" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:867  %sext_ln181_139 = sext i12 %sub_ln181_90 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_139"/></StgValue>
</operation>

<operation id="2729" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:868  %shl_ln181_50 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_15, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_50"/></StgValue>
</operation>

<operation id="2730" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:869  %zext_ln181_168 = zext i12 %shl_ln181_50 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_168"/></StgValue>
</operation>

<operation id="2731" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:870  %shl_ln181_51 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_15, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_51"/></StgValue>
</operation>

<operation id="2732" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:871  %zext_ln181_169 = zext i10 %shl_ln181_51 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_169"/></StgValue>
</operation>

<operation id="2733" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:872  %zext_ln181_170 = zext i10 %shl_ln181_51 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_170"/></StgValue>
</operation>

<operation id="2734" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:873  %sub_ln181_91 = sub i13 %zext_ln181_170, %zext_ln181_168

]]></Node>
<StgValue><ssdm name="sub_ln181_91"/></StgValue>
</operation>

<operation id="2735" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:874  %select_ln181_118 = select i1 %trunc_ln160_1, i13 %sub_ln181_91, i13 %sext_ln181_139

]]></Node>
<StgValue><ssdm name="select_ln181_118"/></StgValue>
</operation>

<operation id="2736" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="16" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:875  %sext_ln181_140 = sext i13 %select_ln181_118 to i16

]]></Node>
<StgValue><ssdm name="sext_ln181_140"/></StgValue>
</operation>

<operation id="2737" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:876  %shl_ln181_52 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_15, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_52"/></StgValue>
</operation>

<operation id="2738" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:877  %zext_ln181_171 = zext i9 %shl_ln181_52 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_171"/></StgValue>
</operation>

<operation id="2739" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="10" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:878  %zext_ln181_172 = zext i9 %shl_ln181_52 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_172"/></StgValue>
</operation>

<operation id="2740" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst104.0_ifconv:879  %select_ln181_119 = select i1 %trunc_ln160_1, i9 0, i9 %shl_ln181_52

]]></Node>
<StgValue><ssdm name="select_ln181_119"/></StgValue>
</operation>

<operation id="2741" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:880  %zext_ln181_173 = zext i9 %select_ln181_119 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_173"/></StgValue>
</operation>

<operation id="2742" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:881  %sub_ln181_92 = sub i11 %zext_ln181_169, %zext_ln181_166

]]></Node>
<StgValue><ssdm name="sub_ln181_92"/></StgValue>
</operation>

<operation id="2743" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:882  %sext_ln181_141 = sext i11 %sub_ln181_92 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_141"/></StgValue>
</operation>

<operation id="2744" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:883  %add_ln181_18 = add i12 %zext_ln181_167, %zext_ln181_171

]]></Node>
<StgValue><ssdm name="add_ln181_18"/></StgValue>
</operation>

<operation id="2745" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:884  %zext_ln181_174 = zext i12 %add_ln181_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_174"/></StgValue>
</operation>

<operation id="2746" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:885  %select_ln181_120 = select i1 %trunc_ln160_1, i13 %zext_ln181_174, i13 %sext_ln181_141

]]></Node>
<StgValue><ssdm name="select_ln181_120"/></StgValue>
</operation>

<operation id="2747" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="16" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:886  %sext_ln181_142 = sext i13 %select_ln181_120 to i16

]]></Node>
<StgValue><ssdm name="sext_ln181_142"/></StgValue>
</operation>

<operation id="2748" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:889  %sub_ln181_128 = sub i13 %zext_ln181_163, %zext_ln181_168

]]></Node>
<StgValue><ssdm name="sub_ln181_128"/></StgValue>
</operation>

<operation id="2749" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:890  %select_ln181_121 = select i1 %trunc_ln160_1, i13 %zext_ln181_174, i13 %sub_ln181_128

]]></Node>
<StgValue><ssdm name="select_ln181_121"/></StgValue>
</operation>

<operation id="2750" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="16" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:891  %sext_ln181_144 = sext i13 %select_ln181_121 to i16

]]></Node>
<StgValue><ssdm name="sext_ln181_144"/></StgValue>
</operation>

<operation id="2751" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:892  %sub_ln181_93 = sub i11 0, %zext_ln181_169

]]></Node>
<StgValue><ssdm name="sub_ln181_93"/></StgValue>
</operation>

<operation id="2752" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:893  %sext_ln181_145 = sext i11 %sub_ln181_93 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_145"/></StgValue>
</operation>

<operation id="2753" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:894  %sext_ln181_146 = sext i11 %sub_ln181_93 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_146"/></StgValue>
</operation>

<operation id="2754" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:895  %select_ln181_122 = select i1 %trunc_ln160_1, i13 %sub_ln181_128, i13 %sext_ln181_146

]]></Node>
<StgValue><ssdm name="select_ln181_122"/></StgValue>
</operation>

<operation id="2755" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="16" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:896  %sext_ln181_147 = sext i13 %select_ln181_122 to i16

]]></Node>
<StgValue><ssdm name="sext_ln181_147"/></StgValue>
</operation>

<operation id="2756" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst104.0_ifconv:897  %sub_ln181_94 = sub i9 0, %zext_ln181_164

]]></Node>
<StgValue><ssdm name="sub_ln181_94"/></StgValue>
</operation>

<operation id="2757" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:898  %sext_ln181_148 = sext i9 %sub_ln181_94 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_148"/></StgValue>
</operation>

<operation id="2758" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:899  %sub_ln181_95 = sub i13 %zext_ln181_168, %zext_ln181_170

]]></Node>
<StgValue><ssdm name="sub_ln181_95"/></StgValue>
</operation>

<operation id="2759" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:900  %select_ln181_123 = select i1 %trunc_ln160_1, i13 %sub_ln181_95, i13 %sext_ln181_148

]]></Node>
<StgValue><ssdm name="select_ln181_123"/></StgValue>
</operation>

<operation id="2760" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:901  %sext_ln181_149 = sext i13 %select_ln181_123 to i16

]]></Node>
<StgValue><ssdm name="sext_ln181_149"/></StgValue>
</operation>

<operation id="2761" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:902  %sub_ln181_96 = sub i12 %sext_ln181_145, %zext_ln181_165

]]></Node>
<StgValue><ssdm name="sub_ln181_96"/></StgValue>
</operation>

<operation id="2762" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst104.0_ifconv:903  %sub_ln181_97 = sub i10 0, %zext_ln181_172

]]></Node>
<StgValue><ssdm name="sub_ln181_97"/></StgValue>
</operation>

<operation id="2763" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="12" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:904  %sext_ln181_150 = sext i10 %sub_ln181_97 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_150"/></StgValue>
</operation>

<operation id="2764" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:905  %select_ln181_124 = select i1 %trunc_ln160_1, i12 %sext_ln181_150, i12 %sub_ln181_96

]]></Node>
<StgValue><ssdm name="select_ln181_124"/></StgValue>
</operation>

<operation id="2765" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="16" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:906  %sext_ln181_151 = sext i12 %select_ln181_124 to i16

]]></Node>
<StgValue><ssdm name="sext_ln181_151"/></StgValue>
</operation>

<operation id="2766" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:910  %zext_ln181_175 = zext i8 %select_ln162_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_175"/></StgValue>
</operation>

<operation id="2767" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="11" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:911  %zext_ln181_176 = zext i8 %select_ln162_16 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_176"/></StgValue>
</operation>

<operation id="2768" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:912  %zext_ln181_177 = zext i8 %select_ln162_16 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_177"/></StgValue>
</operation>

<operation id="2769" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:913  %st = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_16, i3 0)

]]></Node>
<StgValue><ssdm name="st"/></StgValue>
</operation>

<operation id="2770" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:914  %tmp_194 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_16, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2771" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:915  %zext_ln181_178 = zext i10 %tmp_194 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_178"/></StgValue>
</operation>

<operation id="2772" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
meminst104.0_ifconv:916  %select_ln181_125 = select i1 %trunc_ln160_1, i11 %st, i11 %zext_ln181_178

]]></Node>
<StgValue><ssdm name="select_ln181_125"/></StgValue>
</operation>

<operation id="2773" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:917  %zext_ln181_179 = zext i11 %select_ln181_125 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_179"/></StgValue>
</operation>

<operation id="2774" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:918  %sub_ln181_98 = sub i12 %zext_ln181_179, %zext_ln181_177

]]></Node>
<StgValue><ssdm name="sub_ln181_98"/></StgValue>
</operation>

<operation id="2775" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:919  %sext_ln181_152 = sext i12 %sub_ln181_98 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_152"/></StgValue>
</operation>

<operation id="2776" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:920  %mul_ln181_35 = mul i13 -11, %zext_ln181_175

]]></Node>
<StgValue><ssdm name="mul_ln181_35"/></StgValue>
</operation>

<operation id="2777" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:921  %zext_ln181_180 = zext i11 %st to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_180"/></StgValue>
</operation>

<operation id="2778" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:922  %sub_ln181_99 = sub i12 0, %zext_ln181_180

]]></Node>
<StgValue><ssdm name="sub_ln181_99"/></StgValue>
</operation>

<operation id="2779" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:923  %sext_ln181_153 = sext i12 %sub_ln181_99 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_153"/></StgValue>
</operation>

<operation id="2780" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:924  %select_ln181_126 = select i1 %trunc_ln160_1, i13 %sext_ln181_153, i13 %mul_ln181_35

]]></Node>
<StgValue><ssdm name="select_ln181_126"/></StgValue>
</operation>

<operation id="2781" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:925  %sext_ln181_154 = sext i13 %select_ln181_126 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_154"/></StgValue>
</operation>

<operation id="2782" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:926  %shl_ln181_53 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_16, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_53"/></StgValue>
</operation>

<operation id="2783" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:927  %zext_ln181_181 = zext i12 %shl_ln181_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_181"/></StgValue>
</operation>

<operation id="2784" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="12" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:928  %zext_ln181_182 = zext i10 %tmp_194 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_182"/></StgValue>
</operation>

<operation id="2785" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:929  %sub_ln181_100 = sub i11 0, %zext_ln181_178

]]></Node>
<StgValue><ssdm name="sub_ln181_100"/></StgValue>
</operation>

<operation id="2786" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="13" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:930  %sext_ln181_155 = sext i11 %sub_ln181_100 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_155"/></StgValue>
</operation>

<operation id="2787" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:931  %select_ln181_127 = select i1 %trunc_ln160_1, i13 %sext_ln181_155, i13 %zext_ln181_181

]]></Node>
<StgValue><ssdm name="select_ln181_127"/></StgValue>
</operation>

<operation id="2788" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:932  %sub_ln181_101 = sub i13 %select_ln181_127, %zext_ln181_175

]]></Node>
<StgValue><ssdm name="sub_ln181_101"/></StgValue>
</operation>

<operation id="2789" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:933  %sext_ln181_156 = sext i13 %sub_ln181_101 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_156"/></StgValue>
</operation>

<operation id="2790" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:934  %sub_ln181_102 = sub i13 0, %zext_ln181_181

]]></Node>
<StgValue><ssdm name="sub_ln181_102"/></StgValue>
</operation>

<operation id="2791" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:935  %shl_ln181_54 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_16, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_54"/></StgValue>
</operation>

<operation id="2792" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="12" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:936  %zext_ln181_183 = zext i9 %shl_ln181_54 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_183"/></StgValue>
</operation>

<operation id="2793" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="10" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:937  %zext_ln181_184 = zext i9 %shl_ln181_54 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_184"/></StgValue>
</operation>

<operation id="2794" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:938  %zext_ln181_185 = zext i9 %shl_ln181_54 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_185"/></StgValue>
</operation>

<operation id="2795" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:939  %sub_ln181_103 = sub i13 %zext_ln181_185, %zext_ln181_181

]]></Node>
<StgValue><ssdm name="sub_ln181_103"/></StgValue>
</operation>

<operation id="2796" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:940  %select_ln181_128 = select i1 %trunc_ln160_1, i13 %sub_ln181_103, i13 %sub_ln181_102

]]></Node>
<StgValue><ssdm name="select_ln181_128"/></StgValue>
</operation>

<operation id="2797" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:941  %sext_ln181_157 = sext i13 %select_ln181_128 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_157"/></StgValue>
</operation>

<operation id="2798" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:942  %select_ln181_129 = select i1 %trunc_ln160_1, i12 %sub_ln181_99, i12 %zext_ln181_182

]]></Node>
<StgValue><ssdm name="select_ln181_129"/></StgValue>
</operation>

<operation id="2799" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:943  %select_ln181_130 = select i1 %trunc_ln160_1, i13 %sub_ln181_103, i13 %zext_ln181_175

]]></Node>
<StgValue><ssdm name="select_ln181_130"/></StgValue>
</operation>

<operation id="2800" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:944  %sext_ln181_158 = sext i13 %select_ln181_130 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_158"/></StgValue>
</operation>

<operation id="2801" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst104.0_ifconv:945  %sub_ln181_104 = sub i10 0, %zext_ln181_184

]]></Node>
<StgValue><ssdm name="sub_ln181_104"/></StgValue>
</operation>

<operation id="2802" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="12" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:946  %sext_ln181_159 = sext i10 %sub_ln181_104 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_159"/></StgValue>
</operation>

<operation id="2803" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:947  %add_ln181_19 = add i11 %zext_ln181_176, %zext_ln181_178

]]></Node>
<StgValue><ssdm name="add_ln181_19"/></StgValue>
</operation>

<operation id="2804" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:948  %zext_ln181_186 = zext i11 %add_ln181_19 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_186"/></StgValue>
</operation>

<operation id="2805" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:949  %select_ln181_131 = select i1 %trunc_ln160_1, i12 %zext_ln181_186, i12 %sext_ln181_159

]]></Node>
<StgValue><ssdm name="select_ln181_131"/></StgValue>
</operation>

<operation id="2806" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:950  %sext_ln181_160 = sext i12 %select_ln181_131 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_160"/></StgValue>
</operation>

<operation id="2807" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:951  %add_ln181_20 = add i12 %zext_ln181_180, %zext_ln181_183

]]></Node>
<StgValue><ssdm name="add_ln181_20"/></StgValue>
</operation>

<operation id="2808" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:952  %zext_ln181_187 = zext i12 %add_ln181_20 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_187"/></StgValue>
</operation>

<operation id="2809" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:953  %select_ln181_132 = select i1 %trunc_ln160_1, i13 %zext_ln181_187, i13 %sub_ln181_102

]]></Node>
<StgValue><ssdm name="select_ln181_132"/></StgValue>
</operation>

<operation id="2810" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:954  %sext_ln181_161 = sext i13 %select_ln181_132 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_161"/></StgValue>
</operation>

<operation id="2811" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:958  %zext_ln181_188 = zext i8 %select_ln162_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_188"/></StgValue>
</operation>

<operation id="2812" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:959  %select_ln181_133 = select i1 %trunc_ln160_1, i13 10, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln181_133"/></StgValue>
</operation>

<operation id="2813" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:960  %mul_ln181_36 = mul i13 %zext_ln181_188, %select_ln181_133

]]></Node>
<StgValue><ssdm name="mul_ln181_36"/></StgValue>
</operation>

<operation id="2814" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:965  %mul_ln181_38 = mul i13 -11, %zext_ln181_188

]]></Node>
<StgValue><ssdm name="mul_ln181_38"/></StgValue>
</operation>

<operation id="2815" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst104.0_ifconv:966  %shl_ln181_55 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln162_17, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln181_55"/></StgValue>
</operation>

<operation id="2816" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="13" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:967  %zext_ln181_189 = zext i9 %shl_ln181_55 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_189"/></StgValue>
</operation>

<operation id="2817" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="10" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:968  %zext_ln181_190 = zext i9 %shl_ln181_55 to i10

]]></Node>
<StgValue><ssdm name="zext_ln181_190"/></StgValue>
</operation>

<operation id="2818" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst104.0_ifconv:969  %sub_ln181_105 = sub i10 0, %zext_ln181_190

]]></Node>
<StgValue><ssdm name="sub_ln181_105"/></StgValue>
</operation>

<operation id="2819" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:970  %sext_ln181_164 = sext i10 %sub_ln181_105 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_164"/></StgValue>
</operation>

<operation id="2820" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:971  %select_ln181_135 = select i1 %trunc_ln160_1, i13 %sext_ln181_164, i13 %mul_ln181_38

]]></Node>
<StgValue><ssdm name="select_ln181_135"/></StgValue>
</operation>

<operation id="2821" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:972  %sext_ln181_165 = sext i13 %select_ln181_135 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_165"/></StgValue>
</operation>

<operation id="2822" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst104.0_ifconv:976  %shl_ln181_56 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln162_17, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_56"/></StgValue>
</operation>

<operation id="2823" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:977  %zext_ln181_191 = zext i12 %shl_ln181_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_191"/></StgValue>
</operation>

<operation id="2824" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:978  %sub_ln181_106 = sub i13 %zext_ln181_191, %zext_ln181_189

]]></Node>
<StgValue><ssdm name="sub_ln181_106"/></StgValue>
</operation>

<operation id="2825" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:979  %sub_ln181_129 = sub i13 %zext_ln181_188, %zext_ln181_191

]]></Node>
<StgValue><ssdm name="sub_ln181_129"/></StgValue>
</operation>

<operation id="2826" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:980  %select_ln181_137 = select i1 %trunc_ln160_1, i13 %sub_ln181_129, i13 %sub_ln181_106

]]></Node>
<StgValue><ssdm name="select_ln181_137"/></StgValue>
</operation>

<operation id="2827" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:981  %sext_ln181_167 = sext i13 %select_ln181_137 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_167"/></StgValue>
</operation>

<operation id="2828" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:982  %select_ln181_138 = select i1 %trunc_ln160_1, i13 %zext_ln181_189, i13 %sub_ln181_129

]]></Node>
<StgValue><ssdm name="select_ln181_138"/></StgValue>
</operation>

<operation id="2829" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:983  %sext_ln181_168 = sext i13 %select_ln181_138 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_168"/></StgValue>
</operation>

<operation id="2830" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst104.0_ifconv:984  %shl_ln181_57 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln162_17, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_57"/></StgValue>
</operation>

<operation id="2831" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="13" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:985  %zext_ln181_192 = zext i10 %shl_ln181_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_192"/></StgValue>
</operation>

<operation id="2832" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:986  %sub_ln181_107 = sub i13 %zext_ln181_191, %zext_ln181_192

]]></Node>
<StgValue><ssdm name="sub_ln181_107"/></StgValue>
</operation>

<operation id="2833" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:987  %sext_ln181_169 = sext i13 %sub_ln181_107 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_169"/></StgValue>
</operation>

<operation id="2834" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:995  %l2_kernel_sums_0_loa = load i16* @l2_kernel_sums_0, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_0_loa"/></StgValue>
</operation>

<operation id="2835" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:996  %add_ln191 = add i16 %sext_ln181_140, %l2_kernel_sums_0_loa

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="2836" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1009  %add_ln191_16 = add i13 %select_ln181_15, %zext_ln181_61

]]></Node>
<StgValue><ssdm name="add_ln191_16"/></StgValue>
</operation>

<operation id="2837" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1010  %sext_ln191_5 = sext i13 %add_ln191_16 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_5"/></StgValue>
</operation>

<operation id="2838" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1011  %add_ln191_17 = add i14 %sext_ln181_37, %sext_ln181_57

]]></Node>
<StgValue><ssdm name="add_ln191_17"/></StgValue>
</operation>

<operation id="2839" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1012  %add_ln191_18 = add i14 %sext_ln181, %add_ln191_17

]]></Node>
<StgValue><ssdm name="add_ln191_18"/></StgValue>
</operation>

<operation id="2840" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1013  %sext_ln191_6 = sext i14 %add_ln191_18 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_6"/></StgValue>
</operation>

<operation id="2841" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1014  %add_ln191_19 = add i15 %sext_ln191_5, %sext_ln191_6

]]></Node>
<StgValue><ssdm name="add_ln191_19"/></StgValue>
</operation>

<operation id="2842" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1016  %add_ln191_20 = add i14 %sext_ln181_73, %sext_ln181_92

]]></Node>
<StgValue><ssdm name="add_ln191_20"/></StgValue>
</operation>

<operation id="2843" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1018  %add_ln191_21 = add i13 %sext_ln181_128, %sext_ln181_152

]]></Node>
<StgValue><ssdm name="add_ln191_21"/></StgValue>
</operation>

<operation id="2844" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1019  %add_ln191_22 = add i13 %select_ln181_94, %add_ln191_21

]]></Node>
<StgValue><ssdm name="add_ln191_22"/></StgValue>
</operation>

<operation id="2845" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1029  %add_ln191_27 = add i13 %select_ln181_1, %sext_ln181_19

]]></Node>
<StgValue><ssdm name="add_ln191_27"/></StgValue>
</operation>

<operation id="2846" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1030  %add_ln191_28 = add i13 %zext_ln181_173, %add_ln191_27

]]></Node>
<StgValue><ssdm name="add_ln191_28"/></StgValue>
</operation>

<operation id="2847" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1033  %add_ln191_30 = add i14 %sext_ln181_94, %sext_ln181_39

]]></Node>
<StgValue><ssdm name="add_ln191_30"/></StgValue>
</operation>

<operation id="2848" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1037  %add_ln191_32 = add i14 %sext_ln181_111, %sext_ln181_75

]]></Node>
<StgValue><ssdm name="add_ln191_32"/></StgValue>
</operation>

<operation id="2849" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1038  %sext_ln191_15 = sext i14 %add_ln191_32 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_15"/></StgValue>
</operation>

<operation id="2850" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1039  %add_ln191_33 = add i14 %sext_ln181_129, %sext_ln181_154

]]></Node>
<StgValue><ssdm name="add_ln191_33"/></StgValue>
</operation>

<operation id="2851" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1040  %sext_ln191_16 = sext i14 %add_ln191_33 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_16"/></StgValue>
</operation>

<operation id="2852" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1041  %add_ln191_34 = add i15 %sext_ln191_15, %sext_ln191_16

]]></Node>
<StgValue><ssdm name="add_ln191_34"/></StgValue>
</operation>

<operation id="2853" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1045  %l2_kernel_sums_2_loa = load i16* @l2_kernel_sums_2, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_2_loa"/></StgValue>
</operation>

<operation id="2854" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1046  %add_ln191_36 = add i16 %sext_ln181_142, %l2_kernel_sums_2_loa

]]></Node>
<StgValue><ssdm name="add_ln191_36"/></StgValue>
</operation>

<operation id="2855" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1047  %add_ln191_37 = add i14 %sext_ln181_121, %sext_ln181_165

]]></Node>
<StgValue><ssdm name="add_ln191_37"/></StgValue>
</operation>

<operation id="2856" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1058  %add_ln191_44 = add i14 %sext_ln181_21, %sext_ln181_47

]]></Node>
<StgValue><ssdm name="add_ln191_44"/></StgValue>
</operation>

<operation id="2857" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1060  %add_ln191_45 = add i14 %sext_ln181_40, %sext_ln181_59

]]></Node>
<StgValue><ssdm name="add_ln191_45"/></StgValue>
</operation>

<operation id="2858" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1061  %add_ln191_46 = add i14 %sext_ln181_4, %add_ln191_45

]]></Node>
<StgValue><ssdm name="add_ln191_46"/></StgValue>
</operation>

<operation id="2859" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1065  %add_ln191_48 = add i14 %sext_ln181_77, %sext_ln181_95

]]></Node>
<StgValue><ssdm name="add_ln191_48"/></StgValue>
</operation>

<operation id="2860" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1067  %add_ln191_49 = add i14 %sext_ln181_132, %sext_ln181_156

]]></Node>
<StgValue><ssdm name="add_ln191_49"/></StgValue>
</operation>

<operation id="2861" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1088  %sext_ln191_32 = sext i14 %add_ln191_61 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_32"/></StgValue>
</operation>

<operation id="2862" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1089  %add_ln191_62 = add i13 %sub_ln181_114, %sext_ln181_60

]]></Node>
<StgValue><ssdm name="add_ln191_62"/></StgValue>
</operation>

<operation id="2863" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1090  %sext_ln191_33 = sext i13 %add_ln191_62 to i14

]]></Node>
<StgValue><ssdm name="sext_ln191_33"/></StgValue>
</operation>

<operation id="2864" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1091  %add_ln191_63 = add i14 %sext_ln181_5, %sext_ln191_33

]]></Node>
<StgValue><ssdm name="add_ln191_63"/></StgValue>
</operation>

<operation id="2865" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1092  %sext_ln191_34 = sext i14 %add_ln191_63 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_34"/></StgValue>
</operation>

<operation id="2866" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1093  %add_ln191_64 = add i15 %sext_ln191_32, %sext_ln191_34

]]></Node>
<StgValue><ssdm name="add_ln191_64"/></StgValue>
</operation>

<operation id="2867" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1094  %add_ln191_65 = add i14 %zext_ln181_100, %sext_ln181_96

]]></Node>
<StgValue><ssdm name="add_ln191_65"/></StgValue>
</operation>

<operation id="2868" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1096  %add_ln191_66 = add i14 %sext_ln181_133, %sext_ln181_157

]]></Node>
<StgValue><ssdm name="add_ln191_66"/></StgValue>
</operation>

<operation id="2869" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1097  %add_ln191_67 = add i14 %sext_ln181_114, %add_ln191_66

]]></Node>
<StgValue><ssdm name="add_ln191_67"/></StgValue>
</operation>

<operation id="2870" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1103  %l2_kernel_sums_4_loa = load i16* @l2_kernel_sums_4, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_4_loa"/></StgValue>
</operation>

<operation id="2871" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1104  %add_ln191_70 = add i16 %sext_ln181_144, %l2_kernel_sums_4_loa

]]></Node>
<StgValue><ssdm name="add_ln191_70"/></StgValue>
</operation>

<operation id="2872" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1105  %add_ln191_71 = add i14 %sext_ln181_124, %sext_ln181_167

]]></Node>
<StgValue><ssdm name="add_ln191_71"/></StgValue>
</operation>

<operation id="2873" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="16" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1106  %sext_ln191_38 = sext i14 %add_ln191_71 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_38"/></StgValue>
</operation>

<operation id="2874" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1107  %add_ln191_72 = add i16 %add_ln191_70, %sext_ln191_38

]]></Node>
<StgValue><ssdm name="add_ln191_72"/></StgValue>
</operation>

<operation id="2875" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1114  %sext_ln191_41 = sext i15 %add_ln191_76 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_41"/></StgValue>
</operation>

<operation id="2876" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1115  %add_ln191_77 = add i16 %add_ln191_72, %sext_ln191_41

]]></Node>
<StgValue><ssdm name="add_ln191_77"/></StgValue>
</operation>

<operation id="2877" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1116  %add_ln191_78 = add i14 %sext_ln181_23, %sext_ln181_51

]]></Node>
<StgValue><ssdm name="add_ln191_78"/></StgValue>
</operation>

<operation id="2878" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1118  %add_ln191_79 = add i14 %sext_ln181_62, %sext_ln181_79

]]></Node>
<StgValue><ssdm name="add_ln191_79"/></StgValue>
</operation>

<operation id="2879" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1123  %add_ln191_82 = add i13 %zext_ln181_118, %select_ln181_98

]]></Node>
<StgValue><ssdm name="add_ln191_82"/></StgValue>
</operation>

<operation id="2880" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1124  %sext_ln191_45 = sext i13 %add_ln191_82 to i14

]]></Node>
<StgValue><ssdm name="sext_ln191_45"/></StgValue>
</operation>

<operation id="2881" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:1125  %add_ln191_83 = add i12 %zext_ln181_2, %select_ln181_129

]]></Node>
<StgValue><ssdm name="add_ln191_83"/></StgValue>
</operation>

<operation id="2882" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:1126  %sext_ln191_46 = sext i12 %add_ln191_83 to i13

]]></Node>
<StgValue><ssdm name="sext_ln191_46"/></StgValue>
</operation>

<operation id="2883" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1127  %add_ln191_84 = add i13 %sext_ln181_135, %sext_ln191_46

]]></Node>
<StgValue><ssdm name="add_ln191_84"/></StgValue>
</operation>

<operation id="2884" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1128  %sext_ln191_47 = sext i13 %add_ln191_84 to i14

]]></Node>
<StgValue><ssdm name="sext_ln191_47"/></StgValue>
</operation>

<operation id="2885" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1129  %add_ln191_85 = add i14 %sext_ln191_45, %sext_ln191_47

]]></Node>
<StgValue><ssdm name="add_ln191_85"/></StgValue>
</operation>

<operation id="2886" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1133  %l2_kernel_sums_5_loa = load i16* @l2_kernel_sums_5, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_5_loa"/></StgValue>
</operation>

<operation id="2887" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1134  %add_ln191_87 = add i16 %sext_ln181_147, %l2_kernel_sums_5_loa

]]></Node>
<StgValue><ssdm name="add_ln191_87"/></StgValue>
</operation>

<operation id="2888" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1135  %add_ln191_88 = add i14 %sext_ln181_125, %sext_ln181_168

]]></Node>
<StgValue><ssdm name="add_ln191_88"/></StgValue>
</operation>

<operation id="2889" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="16" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1136  %sext_ln191_49 = sext i14 %add_ln191_88 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_49"/></StgValue>
</operation>

<operation id="2890" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1137  %add_ln191_89 = add i16 %add_ln191_87, %sext_ln191_49

]]></Node>
<StgValue><ssdm name="add_ln191_89"/></StgValue>
</operation>

<operation id="2891" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1144  %sext_ln191_52 = sext i15 %add_ln191_93 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_52"/></StgValue>
</operation>

<operation id="2892" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1145  %add_ln191_94 = add i16 %add_ln191_89, %sext_ln191_52

]]></Node>
<StgValue><ssdm name="add_ln191_94"/></StgValue>
</operation>

<operation id="2893" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1146  %add_ln191_95 = add i14 %sext_ln181_24, %sext_ln181_52

]]></Node>
<StgValue><ssdm name="add_ln191_95"/></StgValue>
</operation>

<operation id="2894" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1147  %sext_ln191_53 = sext i14 %add_ln191_95 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_53"/></StgValue>
</operation>

<operation id="2895" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1148  %add_ln191_96 = add i14 %sext_ln181_42, %sext_ln181_63

]]></Node>
<StgValue><ssdm name="add_ln191_96"/></StgValue>
</operation>

<operation id="2896" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1149  %sext_ln191_54 = sext i14 %add_ln191_96 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_54"/></StgValue>
</operation>

<operation id="2897" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1150  %add_ln191_97 = add i15 %sext_ln181_6, %sext_ln191_54

]]></Node>
<StgValue><ssdm name="add_ln191_97"/></StgValue>
</operation>

<operation id="2898" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1151  %add_ln191_98 = add i15 %sext_ln191_53, %add_ln191_97

]]></Node>
<StgValue><ssdm name="add_ln191_98"/></StgValue>
</operation>

<operation id="2899" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1155  %add_ln191_100 = add i14 %sext_ln181_136, %sext_ln181_158

]]></Node>
<StgValue><ssdm name="add_ln191_100"/></StgValue>
</operation>

<operation id="2900" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1156  %add_ln191_101 = add i14 %sext_ln181_116, %add_ln191_100

]]></Node>
<StgValue><ssdm name="add_ln191_101"/></StgValue>
</operation>

<operation id="2901" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1162  %l2_kernel_sums_6_loa = load i16* @l2_kernel_sums_6, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_6_loa"/></StgValue>
</operation>

<operation id="2902" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1163  %add_ln191_104 = add i16 %sext_ln181_149, %l2_kernel_sums_6_loa

]]></Node>
<StgValue><ssdm name="add_ln191_104"/></StgValue>
</operation>

<operation id="2903" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1164  %add_ln191_105 = add i14 %sext_ln181_127, %sext_ln181_169

]]></Node>
<StgValue><ssdm name="add_ln191_105"/></StgValue>
</operation>

<operation id="2904" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="16" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1165  %sext_ln191_59 = sext i14 %add_ln191_105 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_59"/></StgValue>
</operation>

<operation id="2905" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1166  %add_ln191_106 = add i16 %add_ln191_104, %sext_ln191_59

]]></Node>
<StgValue><ssdm name="add_ln191_106"/></StgValue>
</operation>

<operation id="2906" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1173  %sext_ln191_62 = sext i15 %add_ln191_110 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_62"/></StgValue>
</operation>

<operation id="2907" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1174  %add_ln191_111 = add i16 %add_ln191_106, %sext_ln191_62

]]></Node>
<StgValue><ssdm name="add_ln191_111"/></StgValue>
</operation>

<operation id="2908" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1175  %add_ln191_112 = add i14 %sext_ln181_27, %sext_ln181_54

]]></Node>
<StgValue><ssdm name="add_ln191_112"/></StgValue>
</operation>

<operation id="2909" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1176  %sext_ln191_63 = sext i14 %add_ln191_112 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_63"/></StgValue>
</operation>

<operation id="2910" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1177  %add_ln191_113 = add i14 %sext_ln181_44, %sext_ln181_64

]]></Node>
<StgValue><ssdm name="add_ln191_113"/></StgValue>
</operation>

<operation id="2911" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1178  %sext_ln191_64 = sext i14 %add_ln191_113 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_64"/></StgValue>
</operation>

<operation id="2912" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1179  %add_ln191_114 = add i15 %sext_ln191_63, %sext_ln191_64

]]></Node>
<StgValue><ssdm name="add_ln191_114"/></StgValue>
</operation>

<operation id="2913" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1181  %add_ln191_115 = add i13 %sext_ln181_81, %zext_ln181_120

]]></Node>
<StgValue><ssdm name="add_ln191_115"/></StgValue>
</operation>

<operation id="2914" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1182  %sext_ln191_66 = sext i13 %add_ln191_115 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_66"/></StgValue>
</operation>

<operation id="2915" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1183  %add_ln191_116 = add i14 %sext_ln181_137, %sext_ln181_160

]]></Node>
<StgValue><ssdm name="add_ln191_116"/></StgValue>
</operation>

<operation id="2916" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1184  %sext_ln191_67 = sext i14 %add_ln191_116 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_67"/></StgValue>
</operation>

<operation id="2917" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1185  %add_ln191_117 = add i15 %sext_ln181_117, %sext_ln191_67

]]></Node>
<StgValue><ssdm name="add_ln191_117"/></StgValue>
</operation>

<operation id="2918" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1186  %add_ln191_118 = add i15 %sext_ln191_66, %add_ln191_117

]]></Node>
<StgValue><ssdm name="add_ln191_118"/></StgValue>
</operation>

<operation id="2919" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1190  %l2_kernel_sums_7_loa = load i16* @l2_kernel_sums_7, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_7_loa"/></StgValue>
</operation>

<operation id="2920" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1191  %add_ln191_120 = add i16 %sext_ln181_151, %l2_kernel_sums_7_loa

]]></Node>
<StgValue><ssdm name="add_ln191_120"/></StgValue>
</operation>

<operation id="2921" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1198  %zext_ln191 = zext i13 %add_ln191_124 to i14

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="2922" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1200  %add_ln191_126 = add i14 %zext_ln181_153, %add_ln191_125

]]></Node>
<StgValue><ssdm name="add_ln191_126"/></StgValue>
</operation>

<operation id="2923" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1201  %add_ln191_127 = add i14 %zext_ln191, %add_ln191_126

]]></Node>
<StgValue><ssdm name="add_ln191_127"/></StgValue>
</operation>

<operation id="2924" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1206  %add_ln191_130 = add i13 %zext_ln181_54, %sub_ln181_118

]]></Node>
<StgValue><ssdm name="add_ln191_130"/></StgValue>
</operation>

<operation id="2925" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1214  %add_ln191_134 = add i14 %sext_ln181_138, %sext_ln181_161

]]></Node>
<StgValue><ssdm name="add_ln191_134"/></StgValue>
</operation>

<operation id="2926" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1215  %add_ln191_135 = add i14 %sext_ln181_119, %add_ln191_134

]]></Node>
<StgValue><ssdm name="add_ln191_135"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2927" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:71  %select_ln181_6 = select i1 %trunc_ln160_1, i13 -5, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln181_6"/></StgValue>
</operation>

<operation id="2928" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:72  %mul_ln181_2 = mul i13 %zext_ln181_1, %select_ln181_6

]]></Node>
<StgValue><ssdm name="mul_ln181_2"/></StgValue>
</operation>

<operation id="2929" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:342  %select_ln181_35 = select i1 %trunc_ln160_1, i13 -13, i13 14

]]></Node>
<StgValue><ssdm name="select_ln181_35"/></StgValue>
</operation>

<operation id="2930" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:343  %mul_ln181_10 = mul i13 %zext_ln181_46, %select_ln181_35

]]></Node>
<StgValue><ssdm name="mul_ln181_10"/></StgValue>
</operation>

<operation id="2931" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:748  %sext_ln181_113 = sext i13 %sub_ln181_69 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_113"/></StgValue>
</operation>

<operation id="2932" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:776  %sext_ln181_120 = sext i13 %mul_ln181_32 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_120"/></StgValue>
</operation>

<operation id="2933" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:961  %sext_ln181_162 = sext i13 %mul_ln181_36 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_162"/></StgValue>
</operation>

<operation id="2934" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:962  %select_ln181_134 = select i1 %trunc_ln160_1, i13 -11, i13 -9

]]></Node>
<StgValue><ssdm name="select_ln181_134"/></StgValue>
</operation>

<operation id="2935" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:963  %mul_ln181_37 = mul i13 %zext_ln181_188, %select_ln181_134

]]></Node>
<StgValue><ssdm name="mul_ln181_37"/></StgValue>
</operation>

<operation id="2936" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:973  %select_ln181_136 = select i1 %trunc_ln160_1, i13 -13, i13 11

]]></Node>
<StgValue><ssdm name="select_ln181_136"/></StgValue>
</operation>

<operation id="2937" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:974  %mul_ln181_39 = mul i13 %zext_ln181_188, %select_ln181_136

]]></Node>
<StgValue><ssdm name="mul_ln181_39"/></StgValue>
</operation>

<operation id="2938" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:988  %mul_ln181_40 = mul i13 11, %zext_ln181_188

]]></Node>
<StgValue><ssdm name="mul_ln181_40"/></StgValue>
</operation>

<operation id="2939" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst104.0_ifconv:989  %shl_ln181_58 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln162_17, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln181_58"/></StgValue>
</operation>

<operation id="2940" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:990  %zext_ln181_193 = zext i11 %shl_ln181_58 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_193"/></StgValue>
</operation>

<operation id="2941" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:991  %sub_ln181_108 = sub i12 0, %zext_ln181_193

]]></Node>
<StgValue><ssdm name="sub_ln181_108"/></StgValue>
</operation>

<operation id="2942" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:992  %sext_ln181_170 = sext i12 %sub_ln181_108 to i13

]]></Node>
<StgValue><ssdm name="sext_ln181_170"/></StgValue>
</operation>

<operation id="2943" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:993  %select_ln181_139 = select i1 %trunc_ln160_1, i13 %sext_ln181_170, i13 %mul_ln181_40

]]></Node>
<StgValue><ssdm name="select_ln181_139"/></StgValue>
</operation>

<operation id="2944" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:994  %sext_ln181_171 = sext i13 %select_ln181_139 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_171"/></StgValue>
</operation>

<operation id="2945" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:997  %add_ln191_2 = add i14 %sext_ln181_120, %sext_ln181_162

]]></Node>
<StgValue><ssdm name="add_ln191_2"/></StgValue>
</operation>

<operation id="2946" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="16" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:998  %sext_ln191 = sext i14 %add_ln191_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="2947" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:999  %add_ln191_4 = add i16 %add_ln191, %sext_ln191

]]></Node>
<StgValue><ssdm name="add_ln191_4"/></StgValue>
</operation>

<operation id="2948" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1007  %sext_ln191_4 = sext i15 %add_ln191_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_4"/></StgValue>
</operation>

<operation id="2949" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1008  %add_ln191_14 = add i16 %add_ln191_4, %sext_ln191_4

]]></Node>
<StgValue><ssdm name="add_ln191_14"/></StgValue>
</operation>

<operation id="2950" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1017  %sext_ln191_8 = sext i14 %add_ln191_20 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_8"/></StgValue>
</operation>

<operation id="2951" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1020  %sext_ln191_9 = sext i13 %add_ln191_22 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_9"/></StgValue>
</operation>

<operation id="2952" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1021  %add_ln191_23 = add i15 %sext_ln191_8, %sext_ln191_9

]]></Node>
<StgValue><ssdm name="add_ln191_23"/></StgValue>
</operation>

<operation id="2953" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="16" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1048  %sext_ln191_18 = sext i14 %add_ln191_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_18"/></StgValue>
</operation>

<operation id="2954" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1049  %add_ln191_38 = add i16 %add_ln191_36, %sext_ln191_18

]]></Node>
<StgValue><ssdm name="add_ln191_38"/></StgValue>
</operation>

<operation id="2955" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1056  %sext_ln191_21 = sext i15 %add_ln191_42 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_21"/></StgValue>
</operation>

<operation id="2956" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1057  %add_ln191_43 = add i16 %add_ln191_38, %sext_ln191_21

]]></Node>
<StgValue><ssdm name="add_ln191_43"/></StgValue>
</operation>

<operation id="2957" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1059  %sext_ln191_22 = sext i14 %add_ln191_44 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_22"/></StgValue>
</operation>

<operation id="2958" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1062  %sext_ln191_23 = sext i14 %add_ln191_46 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_23"/></StgValue>
</operation>

<operation id="2959" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1063  %add_ln191_47 = add i15 %sext_ln191_22, %sext_ln191_23

]]></Node>
<StgValue><ssdm name="add_ln191_47"/></StgValue>
</operation>

<operation id="2960" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1064  %sext_ln191_24 = sext i15 %add_ln191_47 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_24"/></StgValue>
</operation>

<operation id="2961" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1066  %sext_ln191_25 = sext i14 %add_ln191_48 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_25"/></StgValue>
</operation>

<operation id="2962" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1068  %sext_ln191_26 = sext i14 %add_ln191_49 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_26"/></StgValue>
</operation>

<operation id="2963" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1069  %add_ln191_50 = add i15 %sext_ln181_113, %sext_ln191_26

]]></Node>
<StgValue><ssdm name="add_ln191_50"/></StgValue>
</operation>

<operation id="2964" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1070  %add_ln191_51 = add i15 %sext_ln191_25, %add_ln191_50

]]></Node>
<StgValue><ssdm name="add_ln191_51"/></StgValue>
</operation>

<operation id="2965" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1071  %sext_ln191_27 = sext i15 %add_ln191_51 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_27"/></StgValue>
</operation>

<operation id="2966" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1072  %add_ln191_52 = add i16 %sext_ln191_24, %sext_ln191_27

]]></Node>
<StgValue><ssdm name="add_ln191_52"/></StgValue>
</operation>

<operation id="2967" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1073  %add_ln191_5 = add i16 %add_ln191_43, %add_ln191_52

]]></Node>
<StgValue><ssdm name="add_ln191_5"/></StgValue>
</operation>

<operation id="2968" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1095  %sext_ln191_35 = sext i14 %add_ln191_65 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_35"/></StgValue>
</operation>

<operation id="2969" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1098  %sext_ln191_36 = sext i14 %add_ln191_67 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_36"/></StgValue>
</operation>

<operation id="2970" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1099  %add_ln191_68 = add i15 %sext_ln191_35, %sext_ln191_36

]]></Node>
<StgValue><ssdm name="add_ln191_68"/></StgValue>
</operation>

<operation id="2971" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1100  %add_ln191_69 = add i15 %add_ln191_64, %add_ln191_68

]]></Node>
<StgValue><ssdm name="add_ln191_69"/></StgValue>
</operation>

<operation id="2972" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1180  %sext_ln191_65 = sext i15 %add_ln191_114 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_65"/></StgValue>
</operation>

<operation id="2973" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1187  %sext_ln191_68 = sext i15 %add_ln191_118 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_68"/></StgValue>
</operation>

<operation id="2974" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1188  %add_ln191_119 = add i16 %sext_ln191_65, %sext_ln191_68

]]></Node>
<StgValue><ssdm name="add_ln191_119"/></StgValue>
</operation>

<operation id="2975" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1189  %add_ln191_13 = add i16 %add_ln191_111, %add_ln191_119

]]></Node>
<StgValue><ssdm name="add_ln191_13"/></StgValue>
</operation>

<operation id="2976" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1193  %sext_ln191_69 = sext i14 %add_ln191_121 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_69"/></StgValue>
</operation>

<operation id="2977" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1194  %add_ln191_122 = add i15 %sext_ln181_171, %sext_ln191_69

]]></Node>
<StgValue><ssdm name="add_ln191_122"/></StgValue>
</operation>

<operation id="2978" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1247  %select_ln195_2 = select i1 %trunc_ln160_1, i16 0, i16 %add_ln191_5

]]></Node>
<StgValue><ssdm name="select_ln195_2"/></StgValue>
</operation>

<operation id="2979" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1251  %select_ln195_6 = select i1 %trunc_ln160_1, i16 0, i16 %add_ln191_13

]]></Node>
<StgValue><ssdm name="select_ln195_6"/></StgValue>
</operation>

<operation id="2980" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1263  store i16 %select_ln195_6, i16* @l2_kernel_sums_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="2981" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1267  store i16 %select_ln195_2, i16* @l2_kernel_sums_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2982" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:73  %sext_ln181_7 = sext i13 %mul_ln181_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_7"/></StgValue>
</operation>

<operation id="2983" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:344  %sext_ln181_41 = sext i13 %mul_ln181_10 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_41"/></StgValue>
</operation>

<operation id="2984" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:427  %select_ln181_46 = select i1 %trunc_ln160_1, i13 -12, i13 13

]]></Node>
<StgValue><ssdm name="select_ln181_46"/></StgValue>
</operation>

<operation id="2985" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:428  %mul_ln181_13 = mul i13 %zext_ln181_55, %select_ln181_46

]]></Node>
<StgValue><ssdm name="mul_ln181_13"/></StgValue>
</operation>

<operation id="2986" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:456  %select_ln181_48 = select i1 %trunc_ln160_1, i13 -13, i13 -15

]]></Node>
<StgValue><ssdm name="select_ln181_48"/></StgValue>
</operation>

<operation id="2987" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:457  %mul_ln181_14 = mul i13 %zext_ln181_66, %select_ln181_48

]]></Node>
<StgValue><ssdm name="mul_ln181_14"/></StgValue>
</operation>

<operation id="2988" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="13" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:619  %zext_ln181_110 = zext i8 %select_ln162_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_110"/></StgValue>
</operation>

<operation id="2989" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:648  %select_ln181_83 = select i1 %trunc_ln160_1, i13 -13, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln181_83"/></StgValue>
</operation>

<operation id="2990" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:649  %mul_ln181_24 = mul i13 %zext_ln181_110, %select_ln181_83

]]></Node>
<StgValue><ssdm name="mul_ln181_24"/></StgValue>
</operation>

<operation id="2991" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:656  %select_ln181_85 = select i1 %trunc_ln160_1, i12 10, i12 11

]]></Node>
<StgValue><ssdm name="select_ln181_85"/></StgValue>
</operation>

<operation id="2992" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:657  %mul_ln181_26 = mul i12 %zext_ln181_111, %select_ln181_85

]]></Node>
<StgValue><ssdm name="mul_ln181_26"/></StgValue>
</operation>

<operation id="2993" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="12" op_0_bw="8">
<![CDATA[
meminst104.0_ifconv:772  %zext_ln181_144 = zext i8 %select_ln162_13 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_144"/></StgValue>
</operation>

<operation id="2994" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="15" op_0_bw="9">
<![CDATA[
meminst104.0_ifconv:780  %zext_ln181_147 = zext i9 %select_ln181_103 to i15

]]></Node>
<StgValue><ssdm name="zext_ln181_147"/></StgValue>
</operation>

<operation id="2995" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:781  %sub_ln181_74 = sub i15 %add_ln181_14, %zext_ln181_147

]]></Node>
<StgValue><ssdm name="sub_ln181_74"/></StgValue>
</operation>

<operation id="2996" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="11" op_0_bw="10">
<![CDATA[
meminst104.0_ifconv:790  %zext_ln181_150 = zext i10 %shl_ln181_45 to i11

]]></Node>
<StgValue><ssdm name="zext_ln181_150"/></StgValue>
</operation>

<operation id="2997" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst104.0_ifconv:791  %sub_ln181_76 = sub i11 0, %zext_ln181_150

]]></Node>
<StgValue><ssdm name="sub_ln181_76"/></StgValue>
</operation>

<operation id="2998" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="12" op_0_bw="11">
<![CDATA[
meminst104.0_ifconv:792  %sext_ln181_122 = sext i11 %sub_ln181_76 to i12

]]></Node>
<StgValue><ssdm name="sext_ln181_122"/></StgValue>
</operation>

<operation id="2999" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst104.0_ifconv:793  %sub_ln181_77 = sub i12 %sext_ln181_122, %zext_ln181_144

]]></Node>
<StgValue><ssdm name="sub_ln181_77"/></StgValue>
</operation>

<operation id="3000" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
meminst104.0_ifconv:794  %select_ln181_105 = select i1 %trunc_ln160_1, i12 %sub_ln181_77, i12 %zext_ln181_144

]]></Node>
<StgValue><ssdm name="select_ln181_105"/></StgValue>
</operation>

<operation id="3001" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="14" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:795  %sext_ln181_123 = sext i12 %select_ln181_105 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_123"/></StgValue>
</operation>

<operation id="3002" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:887  %mul_ln181_34 = mul i13 %zext_ln181_163, %select_ln181_48

]]></Node>
<StgValue><ssdm name="mul_ln181_34"/></StgValue>
</operation>

<operation id="3003" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:964  %sext_ln181_163 = sext i13 %mul_ln181_37 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_163"/></StgValue>
</operation>

<operation id="3004" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:975  %sext_ln181_166 = sext i13 %mul_ln181_39 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_166"/></StgValue>
</operation>

<operation id="3005" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1015  %sext_ln191_7 = sext i15 %add_ln191_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_7"/></StgValue>
</operation>

<operation id="3006" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1022  %sext_ln191_10 = sext i15 %add_ln191_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_10"/></StgValue>
</operation>

<operation id="3007" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1023  %add_ln191_24 = add i16 %sext_ln191_7, %sext_ln191_10

]]></Node>
<StgValue><ssdm name="add_ln191_24"/></StgValue>
</operation>

<operation id="3008" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1024  %add_ln191_1 = add i16 %add_ln191_14, %add_ln191_24

]]></Node>
<StgValue><ssdm name="add_ln191_1"/></StgValue>
</operation>

<operation id="3009" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1025  %l2_kernel_sums_1_loa = load i16* @l2_kernel_sums_1, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_1_loa"/></StgValue>
</operation>

<operation id="3010" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1026  %add_ln191_25 = add i15 %sext_ln181_163, %sub_ln181_74

]]></Node>
<StgValue><ssdm name="add_ln191_25"/></StgValue>
</operation>

<operation id="3011" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1027  %sext_ln191_11 = sext i15 %add_ln191_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_11"/></StgValue>
</operation>

<operation id="3012" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1028  %add_ln191_26 = add i16 %l2_kernel_sums_1_loa, %sext_ln191_11

]]></Node>
<StgValue><ssdm name="add_ln191_26"/></StgValue>
</operation>

<operation id="3013" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="16" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1031  %sext_ln191_12 = sext i13 %add_ln191_28 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_12"/></StgValue>
</operation>

<operation id="3014" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1032  %add_ln191_29 = add i16 %add_ln191_26, %sext_ln191_12

]]></Node>
<StgValue><ssdm name="add_ln191_29"/></StgValue>
</operation>

<operation id="3015" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1076  %add_ln191_54 = add i14 %sext_ln181_123, %sext_ln181_166

]]></Node>
<StgValue><ssdm name="add_ln191_54"/></StgValue>
</operation>

<operation id="3016" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1117  %sext_ln191_42 = sext i14 %add_ln191_78 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_42"/></StgValue>
</operation>

<operation id="3017" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1119  %sext_ln191_43 = sext i14 %add_ln191_79 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_43"/></StgValue>
</operation>

<operation id="3018" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1120  %add_ln191_80 = add i15 %sext_ln181_41, %sext_ln191_43

]]></Node>
<StgValue><ssdm name="add_ln191_80"/></StgValue>
</operation>

<operation id="3019" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1121  %add_ln191_81 = add i15 %sext_ln191_42, %add_ln191_80

]]></Node>
<StgValue><ssdm name="add_ln191_81"/></StgValue>
</operation>

<operation id="3020" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1122  %sext_ln191_44 = sext i15 %add_ln191_81 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_44"/></StgValue>
</operation>

<operation id="3021" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="16" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1130  %sext_ln191_48 = sext i14 %add_ln191_85 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_48"/></StgValue>
</operation>

<operation id="3022" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1131  %add_ln191_86 = add i16 %sext_ln191_44, %sext_ln191_48

]]></Node>
<StgValue><ssdm name="add_ln191_86"/></StgValue>
</operation>

<operation id="3023" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1132  %add_ln191_9 = add i16 %add_ln191_77, %add_ln191_86

]]></Node>
<StgValue><ssdm name="add_ln191_9"/></StgValue>
</operation>

<operation id="3024" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1195  %sext_ln191_70 = sext i15 %add_ln191_122 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_70"/></StgValue>
</operation>

<operation id="3025" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1196  %add_ln191_123 = add i16 %add_ln191_120, %sext_ln191_70

]]></Node>
<StgValue><ssdm name="add_ln191_123"/></StgValue>
</operation>

<operation id="3026" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="16" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1202  %sext_ln191_71 = sext i14 %add_ln191_127 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_71"/></StgValue>
</operation>

<operation id="3027" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1203  %add_ln191_128 = add i16 %add_ln191_123, %sext_ln191_71

]]></Node>
<StgValue><ssdm name="add_ln191_128"/></StgValue>
</operation>

<operation id="3028" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1207  %sext_ln191_73 = sext i13 %add_ln191_130 to i14

]]></Node>
<StgValue><ssdm name="sext_ln191_73"/></StgValue>
</operation>

<operation id="3029" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1208  %add_ln191_131 = add i14 %sext_ln181_7, %sext_ln191_73

]]></Node>
<StgValue><ssdm name="add_ln191_131"/></StgValue>
</operation>

<operation id="3030" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1223  %l2_maxes_2_load = load i16* @l2_maxes_2, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_2_load"/></StgValue>
</operation>

<operation id="3031" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1233  %icmp_ln199_2 = icmp sgt i16 %add_ln191_5, %l2_maxes_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln199_2"/></StgValue>
</operation>

<operation id="3032" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1234  %select_ln199_2 = select i1 %icmp_ln199_2, i16 %add_ln191_5, i16 %l2_maxes_2_load

]]></Node>
<StgValue><ssdm name="select_ln199_2"/></StgValue>
</operation>

<operation id="3033" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1245  %select_ln195 = select i1 %trunc_ln160_1, i16 0, i16 %add_ln191_1

]]></Node>
<StgValue><ssdm name="select_ln195"/></StgValue>
</operation>

<operation id="3034" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1249  %select_ln195_4 = select i1 %trunc_ln160_1, i16 0, i16 %add_ln191_9

]]></Node>
<StgValue><ssdm name="select_ln195_4"/></StgValue>
</operation>

<operation id="3035" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1255  %select_ln195_10 = select i1 %trunc_ln160_1, i16 %select_ln199_2, i16 %l2_maxes_2_load

]]></Node>
<StgValue><ssdm name="select_ln195_10"/></StgValue>
</operation>

<operation id="3036" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1265  store i16 %select_ln195_4, i16* @l2_kernel_sums_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="3037" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1269  store i16 %select_ln195, i16* @l2_kernel_sums_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="3038" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:214  %select_ln181_22 = select i1 %trunc_ln160_1, i13 %mul_ln181_7, i13 0

]]></Node>
<StgValue><ssdm name="select_ln181_22"/></StgValue>
</operation>

<operation id="3039" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:215  %sext_ln181_28 = sext i13 %select_ln181_22 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_28"/></StgValue>
</operation>

<operation id="3040" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:429  %sext_ln181_55 = sext i13 %mul_ln181_13 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_55"/></StgValue>
</operation>

<operation id="3041" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:458  %sext_ln181_58 = sext i13 %mul_ln181_14 to i15

]]></Node>
<StgValue><ssdm name="sext_ln181_58"/></StgValue>
</operation>

<operation id="3042" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
meminst104.0_ifconv:567  %select_ln181_68 = select i1 %trunc_ln160_1, i13 %sub_ln181_47, i13 %sext_ln181_72

]]></Node>
<StgValue><ssdm name="select_ln181_68"/></StgValue>
</operation>

<operation id="3043" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:568  %sext_ln181_80 = sext i13 %select_ln181_68 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_80"/></StgValue>
</operation>

<operation id="3044" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="14" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:650  %sext_ln181_97 = sext i13 %mul_ln181_24 to i14

]]></Node>
<StgValue><ssdm name="sext_ln181_97"/></StgValue>
</operation>

<operation id="3045" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="13" op_0_bw="12">
<![CDATA[
meminst104.0_ifconv:658  %zext_ln181_121 = zext i12 %mul_ln181_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln181_121"/></StgValue>
</operation>

<operation id="3046" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:888  %sext_ln181_143 = sext i13 %mul_ln181_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln181_143"/></StgValue>
</operation>

<operation id="3047" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1034  %sext_ln191_13 = sext i14 %add_ln191_30 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_13"/></StgValue>
</operation>

<operation id="3048" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1035  %add_ln191_31 = add i15 %sext_ln181_58, %sext_ln191_13

]]></Node>
<StgValue><ssdm name="add_ln191_31"/></StgValue>
</operation>

<operation id="3049" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1036  %sext_ln191_14 = sext i15 %add_ln191_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_14"/></StgValue>
</operation>

<operation id="3050" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1042  %sext_ln191_17 = sext i15 %add_ln191_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_17"/></StgValue>
</operation>

<operation id="3051" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1043  %add_ln191_35 = add i16 %sext_ln191_14, %sext_ln191_17

]]></Node>
<StgValue><ssdm name="add_ln191_35"/></StgValue>
</operation>

<operation id="3052" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1044  %add_ln191_3 = add i16 %add_ln191_29, %add_ln191_35

]]></Node>
<StgValue><ssdm name="add_ln191_3"/></StgValue>
</operation>

<operation id="3053" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1074  %l2_kernel_sums_3_loa = load i16* @l2_kernel_sums_3, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_3_loa"/></StgValue>
</operation>

<operation id="3054" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1075  %add_ln191_53 = add i16 %sext_ln181_143, %l2_kernel_sums_3_loa

]]></Node>
<StgValue><ssdm name="add_ln191_53"/></StgValue>
</operation>

<operation id="3055" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="16" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1077  %sext_ln191_28 = sext i14 %add_ln191_54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_28"/></StgValue>
</operation>

<operation id="3056" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1078  %add_ln191_55 = add i16 %add_ln191_53, %sext_ln191_28

]]></Node>
<StgValue><ssdm name="add_ln191_55"/></StgValue>
</operation>

<operation id="3057" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="16" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1085  %sext_ln191_31 = sext i14 %add_ln191_59 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_31"/></StgValue>
</operation>

<operation id="3058" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1086  %add_ln191_60 = add i16 %add_ln191_55, %sext_ln191_31

]]></Node>
<StgValue><ssdm name="add_ln191_60"/></StgValue>
</operation>

<operation id="3059" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1101  %sext_ln191_37 = sext i15 %add_ln191_69 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_37"/></StgValue>
</operation>

<operation id="3060" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1102  %add_ln191_7 = add i16 %add_ln191_60, %sext_ln191_37

]]></Node>
<StgValue><ssdm name="add_ln191_7"/></StgValue>
</operation>

<operation id="3061" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1152  %sext_ln191_55 = sext i15 %add_ln191_98 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_55"/></StgValue>
</operation>

<operation id="3062" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1153  %add_ln191_99 = add i14 %sext_ln181_80, %sext_ln181_97

]]></Node>
<StgValue><ssdm name="add_ln191_99"/></StgValue>
</operation>

<operation id="3063" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1154  %sext_ln191_56 = sext i14 %add_ln191_99 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_56"/></StgValue>
</operation>

<operation id="3064" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1157  %sext_ln191_57 = sext i14 %add_ln191_101 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_57"/></StgValue>
</operation>

<operation id="3065" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1158  %add_ln191_102 = add i15 %sext_ln191_56, %sext_ln191_57

]]></Node>
<StgValue><ssdm name="add_ln191_102"/></StgValue>
</operation>

<operation id="3066" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1159  %sext_ln191_58 = sext i15 %add_ln191_102 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_58"/></StgValue>
</operation>

<operation id="3067" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1160  %add_ln191_103 = add i16 %sext_ln191_55, %sext_ln191_58

]]></Node>
<StgValue><ssdm name="add_ln191_103"/></StgValue>
</operation>

<operation id="3068" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1161  %add_ln191_11 = add i16 %add_ln191_94, %add_ln191_103

]]></Node>
<StgValue><ssdm name="add_ln191_11"/></StgValue>
</operation>

<operation id="3069" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst104.0_ifconv:1204  %add_ln191_129 = add i14 %sext_ln181_28, %sext_ln181_55

]]></Node>
<StgValue><ssdm name="add_ln191_129"/></StgValue>
</operation>

<operation id="3070" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1205  %sext_ln191_72 = sext i14 %add_ln191_129 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_72"/></StgValue>
</operation>

<operation id="3071" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1209  %sext_ln191_74 = sext i14 %add_ln191_131 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_74"/></StgValue>
</operation>

<operation id="3072" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1210  %add_ln191_132 = add i15 %sext_ln191_72, %sext_ln191_74

]]></Node>
<StgValue><ssdm name="add_ln191_132"/></StgValue>
</operation>

<operation id="3073" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1211  %sext_ln191_75 = sext i15 %add_ln191_132 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_75"/></StgValue>
</operation>

<operation id="3074" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst104.0_ifconv:1212  %add_ln191_133 = add i13 %mul_ln181_19, %zext_ln181_121

]]></Node>
<StgValue><ssdm name="add_ln191_133"/></StgValue>
</operation>

<operation id="3075" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="15" op_0_bw="13">
<![CDATA[
meminst104.0_ifconv:1213  %sext_ln191_76 = sext i13 %add_ln191_133 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_76"/></StgValue>
</operation>

<operation id="3076" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="15" op_0_bw="14">
<![CDATA[
meminst104.0_ifconv:1216  %sext_ln191_77 = sext i14 %add_ln191_135 to i15

]]></Node>
<StgValue><ssdm name="sext_ln191_77"/></StgValue>
</operation>

<operation id="3077" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst104.0_ifconv:1217  %add_ln191_136 = add i15 %sext_ln191_76, %sext_ln191_77

]]></Node>
<StgValue><ssdm name="add_ln191_136"/></StgValue>
</operation>

<operation id="3078" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="16" op_0_bw="15">
<![CDATA[
meminst104.0_ifconv:1218  %sext_ln191_78 = sext i15 %add_ln191_136 to i16

]]></Node>
<StgValue><ssdm name="sext_ln191_78"/></StgValue>
</operation>

<operation id="3079" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1219  %add_ln191_137 = add i16 %sext_ln191_75, %sext_ln191_78

]]></Node>
<StgValue><ssdm name="add_ln191_137"/></StgValue>
</operation>

<operation id="3080" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1220  %add_ln191_15 = add i16 %add_ln191_128, %add_ln191_137

]]></Node>
<StgValue><ssdm name="add_ln191_15"/></StgValue>
</operation>

<operation id="3081" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1225  %l2_maxes_4_load = load i16* @l2_maxes_4, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_4_load"/></StgValue>
</operation>

<operation id="3082" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1237  %icmp_ln199_4 = icmp sgt i16 %add_ln191_9, %l2_maxes_4_load

]]></Node>
<StgValue><ssdm name="icmp_ln199_4"/></StgValue>
</operation>

<operation id="3083" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1238  %select_ln199_4 = select i1 %icmp_ln199_4, i16 %add_ln191_9, i16 %l2_maxes_4_load

]]></Node>
<StgValue><ssdm name="select_ln199_4"/></StgValue>
</operation>

<operation id="3084" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1246  %select_ln195_1 = select i1 %trunc_ln160_1, i16 0, i16 %add_ln191_3

]]></Node>
<StgValue><ssdm name="select_ln195_1"/></StgValue>
</operation>

<operation id="3085" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1248  %select_ln195_3 = select i1 %trunc_ln160_1, i16 0, i16 %add_ln191_7

]]></Node>
<StgValue><ssdm name="select_ln195_3"/></StgValue>
</operation>

<operation id="3086" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1250  %select_ln195_5 = select i1 %trunc_ln160_1, i16 0, i16 %add_ln191_11

]]></Node>
<StgValue><ssdm name="select_ln195_5"/></StgValue>
</operation>

<operation id="3087" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1252  %select_ln195_7 = select i1 %trunc_ln160_1, i16 0, i16 %add_ln191_15

]]></Node>
<StgValue><ssdm name="select_ln195_7"/></StgValue>
</operation>

<operation id="3088" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1257  %select_ln195_12 = select i1 %trunc_ln160_1, i16 %select_ln199_4, i16 %l2_maxes_4_load

]]></Node>
<StgValue><ssdm name="select_ln195_12"/></StgValue>
</operation>

<operation id="3089" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1262  store i16 %select_ln195_7, i16* @l2_kernel_sums_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="3090" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1264  store i16 %select_ln195_5, i16* @l2_kernel_sums_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="3091" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1266  store i16 %select_ln195_3, i16* @l2_kernel_sums_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="3092" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1268  store i16 %select_ln195_1, i16* @l2_kernel_sums_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="3093" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5  %add_ln224 = add i8 %l2_read_row_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="3094" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6  %icmp_ln225 = icmp eq i8 %add_ln224, 6

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="3095" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:7  %select_ln225 = select i1 %icmp_ln225, i8 0, i8 %add_ln224

]]></Node>
<StgValue><ssdm name="select_ln225"/></StgValue>
</operation>

<operation id="3096" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:10  br label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="3097" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_5, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3098" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_4, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3099" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_3, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3100" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_2, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3101" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_1, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3102" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_0, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3103" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_5, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3104" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_4, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3105" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_3, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3106" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_2, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3107" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_1, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3108" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_0, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3109" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_5, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3110" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_4, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3111" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_3, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3112" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_2, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3113" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_1, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3114" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_0, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3115" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_5, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3116" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_4, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3117" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_3, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3118" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_2, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3119" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_1, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3120" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_0, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3121" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_5, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3122" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_4, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3123" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_3, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3124" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_2, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3125" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_1, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3126" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_0, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3127" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_5, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3128" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_4, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_3, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3130" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_2, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_1, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3132" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_0, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3133" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_5, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_4, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3135" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_3, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3136" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_2, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3137" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_1, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3138" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_0, [1 x i8]* @p_str2, [12 x i8]* @p_str15, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="3139" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="32" op_20_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecReset([514 x i8]* @l1_stripes_0_0, [514 x i8]* @l1_stripes_0_1, [514 x i8]* @l1_stripes_0_2, [514 x i8]* @l1_stripes_0_3, [514 x i8]* @l1_stripes_0_4, [514 x i8]* @l1_stripes_0_5, [514 x i8]* @l1_stripes_1_0, [514 x i8]* @l1_stripes_1_1, [514 x i8]* @l1_stripes_1_2, [514 x i8]* @l1_stripes_1_3, [514 x i8]* @l1_stripes_1_4, [514 x i8]* @l1_stripes_1_5, [514 x i8]* @l1_stripes_2_0, [514 x i8]* @l1_stripes_2_1, [514 x i8]* @l1_stripes_2_2, [514 x i8]* @l1_stripes_2_3, [514 x i8]* @l1_stripes_2_4, [514 x i8]* @l1_stripes_2_5, i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln265"/></StgValue>
</operation>

<operation id="3140" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="32" op_26_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecReset([258 x i8]* @l2_stripes_0_0, [258 x i8]* @l2_stripes_0_1, [258 x i8]* @l2_stripes_0_2, [258 x i8]* @l2_stripes_0_3, [258 x i8]* @l2_stripes_0_4, [258 x i8]* @l2_stripes_0_5, [258 x i8]* @l2_stripes_1_0, [258 x i8]* @l2_stripes_1_1, [258 x i8]* @l2_stripes_1_2, [258 x i8]* @l2_stripes_1_3, [258 x i8]* @l2_stripes_1_4, [258 x i8]* @l2_stripes_1_5, [258 x i8]* @l2_stripes_2_0, [258 x i8]* @l2_stripes_2_1, [258 x i8]* @l2_stripes_2_2, [258 x i8]* @l2_stripes_2_3, [258 x i8]* @l2_stripes_2_4, [258 x i8]* @l2_stripes_2_5, [258 x i8]* @l2_stripes_3_0, [258 x i8]* @l2_stripes_3_1, [258 x i8]* @l2_stripes_3_2, [258 x i8]* @l2_stripes_3_3, [258 x i8]* @l2_stripes_3_4, [258 x i8]* @l2_stripes_3_5, i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln269"/></StgValue>
</operation>

<operation id="3141" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i16* %out_V_keep_V, i16* %out_V_strb_V, i1* %out_V_last_V, [5 x i8]* @p_str11, i32 0, i32 0, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3142" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, [5 x i8]* @p_str11, i32 0, i32 0, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3143" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch22:0  switch i3 %trunc_ln37_1, label %branch952202 [
    i3 0, label %branch902197
    i3 1, label %branch912198
    i3 2, label %branch922199
    i3 3, label %branch932200
    i3 -4, label %branch942201
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3144" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch222196:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3145" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch21:0  switch i3 %trunc_ln37_1, label %branch471877 [
    i3 0, label %branch421872
    i3 1, label %branch431873
    i3 2, label %branch441874
    i3 3, label %branch451875
    i3 -4, label %branch461876
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3146" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch211871:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3147" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch23:0  switch i3 %trunc_ln37_1, label %branch1432527 [
    i3 0, label %branch1382522
    i3 1, label %branch1392523
    i3 2, label %branch1402524
    i3 3, label %branch1412525
    i3 -4, label %branch1422526
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3148" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37" val="!0"/>
<literal name="trunc_ln37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch232521:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3149" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch19:0  switch i3 %trunc_ln37_1, label %branch892160 [
    i3 0, label %branch842155
    i3 1, label %branch852156
    i3 2, label %branch862157
    i3 3, label %branch872158
    i3 -4, label %branch882159
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3150" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch192154:0  br label %._crit_edge.01634

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch18:0  switch i3 %trunc_ln37_1, label %branch411838 [
    i3 0, label %branch361833
    i3 1, label %branch371834
    i3 2, label %branch381835
    i3 3, label %branch391836
    i3 -4, label %branch401837
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3152" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch181832:0  br label %._crit_edge.01634

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3153" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch20:0  switch i3 %trunc_ln37_1, label %branch1372485 [
    i3 0, label %branch1322480
    i3 1, label %branch1332481
    i3 2, label %branch1342482
    i3 3, label %branch1352483
    i3 -4, label %branch1362484
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3154" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_2" val="!0"/>
<literal name="trunc_ln37_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch202479:0  br label %._crit_edge.01634

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch16:0  switch i3 %trunc_ln37_1, label %branch832146 [
    i3 0, label %branch782141
    i3 1, label %branch792142
    i3 2, label %branch802143
    i3 3, label %branch812144
    i3 -4, label %branch822145
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3156" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch162140:0  br label %._crit_edge.11630

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3157" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch15:0  switch i3 %trunc_ln37_1, label %branch351825 [
    i3 0, label %branch301820
    i3 1, label %branch311821
    i3 2, label %branch321822
    i3 3, label %branch331823
    i3 -4, label %branch341824
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3158" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch151819:0  br label %._crit_edge.11630

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3159" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch17:0  switch i3 %trunc_ln37_1, label %branch1312471 [
    i3 0, label %branch1262466
    i3 1, label %branch1272467
    i3 2, label %branch1282468
    i3 3, label %branch1292469
    i3 -4, label %branch1302470
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3160" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_3" val="!0"/>
<literal name="trunc_ln37_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch172465:0  br label %._crit_edge.11630

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3161" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch13:0  switch i3 %trunc_ln37_1, label %branch772132 [
    i3 0, label %branch722127
    i3 1, label %branch732128
    i3 2, label %branch742129
    i3 3, label %branch752130
    i3 -4, label %branch762131
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3162" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch132126:0  br label %._crit_edge.21626

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3163" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch12:0  switch i3 %trunc_ln37_1, label %branch291812 [
    i3 0, label %branch241807
    i3 1, label %branch251808
    i3 2, label %branch261809
    i3 3, label %branch271810
    i3 -4, label %branch281811
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3164" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
branch121806:0  br label %._crit_edge.21626

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3165" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch14:0  switch i3 %trunc_ln37_1, label %branch1252457 [
    i3 0, label %branch1202452
    i3 1, label %branch1212453
    i3 2, label %branch1222454
    i3 3, label %branch1232455
    i3 -4, label %branch1242456
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3166" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_4" val="!0"/>
<literal name="trunc_ln37_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch142451:0  br label %._crit_edge.21626

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3167" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch10:0  switch i3 %trunc_ln37_1, label %branch712086 [
    i3 0, label %branch662081
    i3 1, label %branch672082
    i3 2, label %branch682083
    i3 3, label %branch692084
    i3 -4, label %branch702085
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3168" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch102080:0  br label %._crit_edge.31622

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3169" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch9:0  switch i3 %trunc_ln37_1, label %branch231769 [
    i3 0, label %branch181764
    i3 1, label %branch191765
    i3 2, label %branch201766
    i3 3, label %branch211767
    i3 -4, label %branch221768
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3170" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch91763:0  br label %._crit_edge.31622

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3171" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch11:0  switch i3 %trunc_ln37_1, label %branch1192411 [
    i3 0, label %branch1142406
    i3 1, label %branch1152407
    i3 2, label %branch1162408
    i3 3, label %branch1172409
    i3 -4, label %branch1182410
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3172" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_5" val="!0"/>
<literal name="trunc_ln37_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch112405:0  br label %._crit_edge.31622

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3173" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch7:0  switch i3 %trunc_ln37_1, label %branch652072 [
    i3 0, label %branch602067
    i3 1, label %branch612068
    i3 2, label %branch622069
    i3 3, label %branch632070
    i3 -4, label %branch642071
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3174" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
branch72066:0  br label %._crit_edge.41618

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3175" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch6:0  switch i3 %trunc_ln37_1, label %branch171756 [
    i3 0, label %branch121751
    i3 1, label %branch131752
    i3 2, label %branch141753
    i3 3, label %branch151754
    i3 -4, label %branch161755
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3176" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch61750:0  br label %._crit_edge.41618

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3177" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch8:0  switch i3 %trunc_ln37_1, label %branch1132397 [
    i3 0, label %branch1082392
    i3 1, label %branch1092393
    i3 2, label %branch1102394
    i3 3, label %branch1112395
    i3 -4, label %branch1122396
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3178" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_6" val="!0"/>
<literal name="trunc_ln37_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
branch82391:0  br label %._crit_edge.41618

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3179" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch4:0  switch i3 %trunc_ln37_1, label %branch592032 [
    i3 0, label %branch542027
    i3 1, label %branch552028
    i3 2, label %branch562029
    i3 3, label %branch572030
    i3 -4, label %branch582031
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3180" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
branch42026:0  br label %._crit_edge.51614

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3181" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch3:0  switch i3 %trunc_ln37_1, label %branch111743 [
    i3 0, label %branch61738
    i3 1, label %branch71739
    i3 2, label %branch81740
    i3 3, label %branch91741
    i3 -4, label %branch101742
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch31737:0  br label %._crit_edge.51614

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3183" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch5:0  switch i3 %trunc_ln37_1, label %branch1072357 [
    i3 0, label %branch1022352
    i3 1, label %branch1032353
    i3 2, label %branch1042354
    i3 3, label %branch1052355
    i3 -4, label %branch1062356
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3184" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_7" val="!0"/>
<literal name="trunc_ln37_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
branch52351:0  br label %._crit_edge.51614

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3185" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch1:0  switch i3 %trunc_ln37_1, label %branch532018 [
    i3 0, label %branch482013
    i3 1, label %branch492014
    i3 2, label %branch502015
    i3 3, label %branch512016
    i3 -4, label %branch522017
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3186" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch12012:0  br label %._crit_edge.61610

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch0:0  switch i3 %trunc_ln37_1, label %branch51698 [
    i3 0, label %branch01693
    i3 1, label %branch11694
    i3 2, label %branch21695
    i3 3, label %branch31696
    i3 -4, label %branch41697
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3188" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
branch01692:0  br label %._crit_edge.61610

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3189" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch2:0  switch i3 %trunc_ln37_1, label %branch1012343 [
    i3 0, label %branch962338
    i3 1, label %branch972339
    i3 2, label %branch982340
    i3 3, label %branch992341
    i3 -4, label %branch1002342
  ]

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="3190" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="trunc_ln37_8" val="!0"/>
<literal name="trunc_ln37_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
branch22337:0  br label %._crit_edge.61610

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="3191" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1221  %l2_maxes_0_load = load i16* @l2_maxes_0, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_0_load"/></StgValue>
</operation>

<operation id="3192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1222  %l2_maxes_1_load = load i16* @l2_maxes_1, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_1_load"/></StgValue>
</operation>

<operation id="3193" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1224  %l2_maxes_3_load = load i16* @l2_maxes_3, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_3_load"/></StgValue>
</operation>

<operation id="3194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1226  %l2_maxes_5_load = load i16* @l2_maxes_5, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_5_load"/></StgValue>
</operation>

<operation id="3195" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1227  %l2_maxes_6_load = load i16* @l2_maxes_6, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_6_load"/></StgValue>
</operation>

<operation id="3196" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="16" op_0_bw="16">
<![CDATA[
meminst104.0_ifconv:1228  %l2_maxes_7_load = load i16* @l2_maxes_7, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_7_load"/></StgValue>
</operation>

<operation id="3197" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1229  %icmp_ln199 = icmp sgt i16 %add_ln191_1, %l2_maxes_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="3198" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1230  %select_ln199 = select i1 %icmp_ln199, i16 %add_ln191_1, i16 %l2_maxes_0_load

]]></Node>
<StgValue><ssdm name="select_ln199"/></StgValue>
</operation>

<operation id="3199" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1231  %icmp_ln199_1 = icmp sgt i16 %add_ln191_3, %l2_maxes_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln199_1"/></StgValue>
</operation>

<operation id="3200" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1232  %select_ln199_1 = select i1 %icmp_ln199_1, i16 %add_ln191_3, i16 %l2_maxes_1_load

]]></Node>
<StgValue><ssdm name="select_ln199_1"/></StgValue>
</operation>

<operation id="3201" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1235  %icmp_ln199_3 = icmp sgt i16 %add_ln191_7, %l2_maxes_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln199_3"/></StgValue>
</operation>

<operation id="3202" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1236  %select_ln199_3 = select i1 %icmp_ln199_3, i16 %add_ln191_7, i16 %l2_maxes_3_load

]]></Node>
<StgValue><ssdm name="select_ln199_3"/></StgValue>
</operation>

<operation id="3203" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1239  %icmp_ln199_5 = icmp sgt i16 %add_ln191_11, %l2_maxes_5_load

]]></Node>
<StgValue><ssdm name="icmp_ln199_5"/></StgValue>
</operation>

<operation id="3204" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1240  %select_ln199_5 = select i1 %icmp_ln199_5, i16 %add_ln191_11, i16 %l2_maxes_5_load

]]></Node>
<StgValue><ssdm name="select_ln199_5"/></StgValue>
</operation>

<operation id="3205" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1241  %icmp_ln199_6 = icmp sgt i16 %add_ln191_13, %l2_maxes_6_load

]]></Node>
<StgValue><ssdm name="icmp_ln199_6"/></StgValue>
</operation>

<operation id="3206" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1242  %select_ln199_6 = select i1 %icmp_ln199_6, i16 %add_ln191_13, i16 %l2_maxes_6_load

]]></Node>
<StgValue><ssdm name="select_ln199_6"/></StgValue>
</operation>

<operation id="3207" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst104.0_ifconv:1243  %icmp_ln199_7 = icmp sgt i16 %add_ln191_15, %l2_maxes_7_load

]]></Node>
<StgValue><ssdm name="icmp_ln199_7"/></StgValue>
</operation>

<operation id="3208" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="trunc_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1244  %select_ln199_7 = select i1 %icmp_ln199_7, i16 %add_ln191_15, i16 %l2_maxes_7_load

]]></Node>
<StgValue><ssdm name="select_ln199_7"/></StgValue>
</operation>

<operation id="3209" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1253  %select_ln195_8 = select i1 %trunc_ln160_1, i16 %select_ln199, i16 %l2_maxes_0_load

]]></Node>
<StgValue><ssdm name="select_ln195_8"/></StgValue>
</operation>

<operation id="3210" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1254  %select_ln195_9 = select i1 %trunc_ln160_1, i16 %select_ln199_1, i16 %l2_maxes_1_load

]]></Node>
<StgValue><ssdm name="select_ln195_9"/></StgValue>
</operation>

<operation id="3211" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1256  %select_ln195_11 = select i1 %trunc_ln160_1, i16 %select_ln199_3, i16 %l2_maxes_3_load

]]></Node>
<StgValue><ssdm name="select_ln195_11"/></StgValue>
</operation>

<operation id="3212" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1258  %select_ln195_13 = select i1 %trunc_ln160_1, i16 %select_ln199_5, i16 %l2_maxes_5_load

]]></Node>
<StgValue><ssdm name="select_ln195_13"/></StgValue>
</operation>

<operation id="3213" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1259  %select_ln195_14 = select i1 %trunc_ln160_1, i16 %select_ln199_6, i16 %l2_maxes_6_load

]]></Node>
<StgValue><ssdm name="select_ln195_14"/></StgValue>
</operation>

<operation id="3214" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst104.0_ifconv:1260  %select_ln195_15 = select i1 %trunc_ln160_1, i16 %select_ln199_7, i16 %l2_maxes_7_load

]]></Node>
<StgValue><ssdm name="select_ln195_15"/></StgValue>
</operation>

<operation id="3215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst104.0_ifconv:1270  br i1 %icmp_ln204, label %_ifconv, label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="3216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ifconv:1  %tmp_data_V = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16(i16 %select_ln195_15, i16 %select_ln195_14, i16 %select_ln195_13, i16 %select_ln195_12, i16 %select_ln195_11, i16 %select_ln195_10, i16 %select_ln195_9, i16 %select_ln195_8)

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="3217" st_id="27" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1">
<![CDATA[
_ifconv:2  call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i16P.i1P(i128* %out_V_data_V, i16* %out_V_keep_V, i16* %out_V_strb_V, i1* %out_V_last_V, i128 %tmp_data_V, i16 255, i16 undef, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="3218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:0  %l2_read_row_offset_f = phi i1 [ %icmp_ln221, %_ifconv ], [ false, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_f"/></StgValue>
</operation>

<operation id="3219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:1  %l2_read_row_offset_n = phi i8 [ %select_ln225, %_ifconv ], [ undef, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_n"/></StgValue>
</operation>

<operation id="3220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:2  %l2_maxes_0_flag_1 = phi i1 [ true, %_ifconv ], [ %trunc_ln160_1, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_0_flag_1"/></StgValue>
</operation>

<operation id="3221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:3  %l2_maxes_0_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln195_8, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_0_new_1"/></StgValue>
</operation>

<operation id="3222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:4  %l2_maxes_1_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln195_9, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_1_new_1"/></StgValue>
</operation>

<operation id="3223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:5  %l2_maxes_2_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln195_10, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_2_new_1"/></StgValue>
</operation>

<operation id="3224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:6  %l2_maxes_3_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln195_11, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_3_new_1"/></StgValue>
</operation>

<operation id="3225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:7  %l2_maxes_4_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln195_12, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_4_new_1"/></StgValue>
</operation>

<operation id="3226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:8  %l2_maxes_5_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln195_13, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_5_new_1"/></StgValue>
</operation>

<operation id="3227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:9  %l2_maxes_6_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln195_14, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_6_new_1"/></StgValue>
</operation>

<operation id="3228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:10  %l2_maxes_7_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln195_15, %meminst104.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_7_new_1"/></StgValue>
</operation>

<operation id="3229" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:11  br i1 %l2_maxes_0_flag_1, label %mergeST48, label %.loopexit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:0  store i16 %l2_maxes_7_new_1, i16* @l2_maxes_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="3231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:1  store i16 %l2_maxes_6_new_1, i16* @l2_maxes_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="3232" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:2  store i16 %l2_maxes_5_new_1, i16* @l2_maxes_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="3233" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:3  store i16 %l2_maxes_4_new_1, i16* @l2_maxes_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="3234" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:4  store i16 %l2_maxes_3_new_1, i16* @l2_maxes_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="3235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:5  store i16 %l2_maxes_2_new_1, i16* @l2_maxes_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="3236" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:6  store i16 %l2_maxes_1_new_1, i16* @l2_maxes_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="3237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:7  store i16 %l2_maxes_0_new_1, i16* @l2_maxes_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="3238" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="0">
<![CDATA[
mergeST48:8  br label %.loopexit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3239" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.new:0  br label %._crit_edge94

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="3240" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge94:0  %l2_read_row_offset_f_1 = phi i1 [ %l2_read_row_offset_f, %.loopexit._crit_edge.new ], [ false, %._crit_edge90 ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_f_1"/></StgValue>
</operation>

<operation id="3241" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge94:1  %l2_read_row_offset_n_1 = phi i8 [ %l2_read_row_offset_n, %.loopexit._crit_edge.new ], [ undef, %._crit_edge90 ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_n_1"/></StgValue>
</operation>

<operation id="3242" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge97.new5:2  %or_ln242 = or i1 %icmp_ln242, %l2_read_row_offset_f_1

]]></Node>
<StgValue><ssdm name="or_ln242"/></StgValue>
</operation>

<operation id="3243" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge97.new5:3  %select_ln242_1 = select i1 %icmp_ln242, i8 2, i8 %l2_read_row_offset_n_1

]]></Node>
<StgValue><ssdm name="select_ln242_1"/></StgValue>
</operation>

<operation id="3244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge97.new5:4  br i1 %or_ln242, label %mergeST18, label %._crit_edge98.new19

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="3245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST18:0  store i8 %select_ln242_1, i8* @l2_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="3246" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="0" op_0_bw="0">
<![CDATA[
mergeST18:1  br label %._crit_edge98.new19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="0">
<![CDATA[
._crit_edge98.new19:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln247"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
