{"name":"qm-fir-digital-filter-core","tagline":"VHDL implementation of a quadrature demodulation finite impulse response digital filter IP core","body":"qm-fir-digital-filter-core\r\n==========================\r\n\r\nVHDL implementation of a quadrature demodulation finite impulse response digital filter IP core\r\n\r\nDeveloped in spring 2011.\r\n\r\nPorted and improved a quadrature demodulation finite impulse response digital filter IP core to the Virtex-5 FPGA using Xilinx ISE and EDK. Extensive testing and debugging with ChipScope, UART, Ethernet communication with UDP and TCP/IP, Wireshark, Matlab, Python, C++.\r\n","google":"","note":"Don't delete this file! It's used internally to help with page regeneration."}