5 18 1fd81 5 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real3.5.vcd) 2 -o (real3.5.cdd) 2 -v (real3.5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real3.5.v 9 22 1 
3 0 foo "main.a" 0 real3.5.v 24 39 1 
2 1 32 32 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 25 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 30 1070004 1 0 0 0 1 17 0 1 0 0 1 0
1 A 3 0 c0000 1 0 31 0 4 17 1 0 0 0 0 0
4 1 1 0 0 1
3 1 foo.u$0 "main.a.u$0" 0 real3.5.v 32 37 1 
2 2 33 33 33 20002 1 0 1008 0 0 32 48 1 0
2 3 33 33 33 10002 2 2c 900a 2 0 32 18 0 ffffffff 0 0 0 0
2 4 34 34 34 60006 1 1 1004 0 0 1 1 a
2 5 34 34 34 50006 1 1b 1008 4 0 1 18 0 1 0 1 0 0
2 6 34 34 34 10001 0 1 1410 0 0 1 1 b
2 7 34 34 34 10006 1 37 1a 5 6
2 8 35 35 35 20002 1 0 1008 0 0 32 48 5 0
2 9 35 35 35 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 36 36 36 b000d 1 0 1004 0 0 64 20 1 3.4
2 11 36 36 36 60006 1 32 1008 0 0 4 1 A
2 12 36 36 36 5000e 1 11 201004 10 11 1 18 0 1 1 0 0 0
2 13 36 36 36 10001 0 1 1410 0 0 1 1 b
2 14 36 36 36 1000e 1 37 16 12 13
4 3 11 7 0 3
4 7 0 9 9 3
4 9 0 14 0 3
4 14 0 0 0 3
3 1 main.u$0 "main.u$0" 0 real3.5.v 13 20 1 
