# This is a Makefile used to automate tasks
# Defines variables
CC = gcc
CFLAGS = -Wall -g

# Targets and dependencies
main: main.o helper.o
	$(CC) $(CFLAGS) -o main main.o helper.o

main.o: main.c helper.h
	$(CC) $(CFLAGS) -c main.c

helper.o: helper.c helper.h
	$(CC) $(CFLAGS) -c helper.c

# Target to clean generated files
clean:
	rm -f main.o helper.o main

# Target to run the program
run:
	./main