/*
 * Register definitions for the AST SPI Controller
 */

/* Register offsets */
#define AST_SPI_CONFIG			0x00
#define AST_SPI_CTRL			0x04
#define AST_SPI_DMA_STS			0x08
#define AST_SPI_MISC			0x10
#define AST_SPI_TIMING			0x14

#define AST_SPI_DMA_CTRL		0x80
#define AST_SPI_DMA_FLASH_BASE	0x84
#define AST_SPI_DMA_DRAM_BASE	0x88
#define AST_SPI_DMA_LENGTH	0x8c

/* AST_SPI_CONFIG 0x00 : SPI Flash Configuration Register */
#define SPI_CONF_CS1			(0x1 << 2)
#define SPI_CONF_CLKX2			(0x1 << 1)
#define SPI_CONF_WRITE_EN		(0x1)

/* FMC_CE0_CTRL	for SPI 0x10, 0x14, 0x18, 0x1c, 0x20 */
#define SPI_IO_MODE_MASK		(3 << 28)
#define SPI_IO_MODE(x)			(x << 28)
#define SPI_SINGLE_BIT			0
#define SPI_DUAL_BIT_D			2
#define SPI_DUAL_BIT_DA			3
#define SPI_CE_WIDTH(x)			(x << 24)
#define SPI_CMD_DATA(x)			(x << 16)
#define SPI_DUMMY_CMD			(1 << 15)
#define SPI_DUMMY_HIGH			(1 << 14)
//#define SPI_CLK_DIV				(1 << 13)		?? TODO ask....
//#define SPI_ADDR_CYCLE			(1 << 13)		?? TODO ask....
#define SPI_CMD_MERGE_DIS		(1 << 12)
#define SPI_CLK_DIV(x)			(x << 8)
#define SPI_CLK_DIV_MASK		(0xf << 8)

#define SPI_DUMMY_LOW(x)		(x << 6)
#define SPI_LSB_FIRST_CTRL		(1 << 5)
#define SPI_CPOL_1				(1 << 4)
#define SPI_DUAL_DATA			(1 << 3)
#define SPI_CE_INACTIVE			(1 << 2)
#define SPI_CMD_MODE(x)			(x)
#define SPI_CMD_NOR_R_MODE		0
#define SPI_CMD_FAST_R_MODE		1
#define SPI_CMD_NOR_W_MODE		2
#define SPI_CMD_USER_MODE		3

/* AST_SPI_DMA_CTRL				0x80 */
#define SPI_DMA_EN				(1 << 0)


#define FLASH_STATUS_DMA_BUSY		0x0000
#define FLASH_STATUS_DMA_READY		0x0800
#define FLASH_STATUS_DMA_CLEAR		0x0800

