0.6
2019.1
May 24 2019
15:06:07
X:/Documents/EC551/EC551_Project/Sources/Design/vga_controller_640_60.v,1667439171,verilog,,X:/Documents/EC551/EC551_Project/Sources/Simulation/test_VGA.v,,vga_controller_640_60,,,,,,,,
X:/Documents/EC551/EC551_Project/Sources/Simulation/test_VGA.v,1667438959,verilog,,,,test_VGA,,,,,,,,
X:/Documents/EC551/EC551_Project/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
