
---------- Begin Simulation Statistics ----------
final_tick                               5975444417500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 504212                       # Simulator instruction rate (inst/s)
host_mem_usage                               20319272                       # Number of bytes of host memory used
host_op_rate                                   539504                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3966.59                       # Real time elapsed on the host
host_tick_rate                              155701799                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000021                       # Number of instructions simulated
sim_ops                                    2139987011                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.617605                       # Number of seconds simulated
sim_ticks                                617604508000                       # Number of ticks simulated
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses          21325                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  30                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 20                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     45.00%     45.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     55.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        112868                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         716514633                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        729677312                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2139986991                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.617605                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.617605                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                  793648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     31916311                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        376812698                       # Number of branches executed
system.switch_cpus.iew.exec_nop               3069106                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.143393                       # Inst execution rate
system.switch_cpus.iew.exec_refs            810453229                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          193618278                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       120881105                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     665612496                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         6152                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      5662382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    215732277                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2923847505                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     616834951                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     53459501                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2647539976                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3730318                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4026057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       28202102                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9785086                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents       112683                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     17396765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect     14519546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2529032407                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2587499877                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.646934                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1636116193                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.094786                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2602442126                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3208537799                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2068631704                       # number of integer regfile writes
system.switch_cpus.ipc                       1.619159                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.619159                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         6292      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1777670681     65.82%     65.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     33733148      1.25%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       9615476      0.36%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       732020      0.03%     67.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       726554      0.03%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       793019      0.03%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         8569      0.00%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc      4525645      0.17%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd       732449      0.03%     67.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu     16892288      0.63%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp       363575      0.01%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       706940      0.03%     68.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      6451284      0.24%     68.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift     12599930      0.47%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    637236781     23.59%     92.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    198204829      7.34%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2700999480                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           173572325                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.064262                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12279253      7.07%      7.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       85110013     49.03%     56.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv        52955588     30.51%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            7      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1590      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           85      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18050216     10.40%     97.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5175573      2.98%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2776352541                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6617157319                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2494325107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3603298711                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2920772247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2700999480                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         6152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    780791383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      2550081                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    572014724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1234415861                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.188079                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.098186                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    366763450     29.71%     29.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    206991093     16.77%     46.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    178283510     14.44%     60.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156727711     12.70%     73.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    135407288     10.97%     84.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     82708211      6.70%     91.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     60046113      4.86%     96.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     28096531      2.28%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     19391954      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1234415861                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.186673                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       98212972                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    195379905                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     93174770                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     98380266                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     34052927                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17772511                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    665612496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    215732277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6534656040                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2668085                       # number of misc regfile writes
system.switch_cpus.numCycles               1235209509                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads           28605                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes          13891                       # number of predicate regfile writes
system.switch_cpus.timesIdled                   95788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         93537050                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        67386199                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10338932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        86884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19657630                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          86884                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    717924048                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        717924053                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    717924048                       # number of overall hits
system.cpu.dcache.overall_hits::total       717924053                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     29234610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29234616                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     29234610                       # number of overall misses
system.cpu.dcache.overall_misses::total      29234616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 409322174402                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 409322174402                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 409322174402                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 409322174402                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    747158658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747158669                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    747158658                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747158669                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.545455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.039128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.545455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.039128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14001.287324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14001.284450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14001.287324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14001.284450                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     11482941                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1682800                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.823711                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses        12072                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits               6879917                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs               115164                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     15199647                       # number of writebacks
system.cpu.dcache.writebacks::total          15199647                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     19187264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     19187264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     19187264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     19187264                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10047346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10047346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10047346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10047346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 145386230607                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 145386230607                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 145386230607                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 145386230607                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.013447                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013447                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.013447                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013447                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14470.112864                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14470.112864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14470.112864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14470.112864                       # average overall mshr miss latency
system.cpu.dcache.replacements                8319647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    556713600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       556713605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     17724108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17724114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 255293999000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 255293999000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    574437708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    574437719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.545455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14403.771349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14403.766473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     10102747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10102747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7621361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7621361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 109865181500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 109865181500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013268                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013268                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14415.428097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14415.428097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    161210448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      161210448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     11510477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11510477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 154027677914                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 154027677914                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    172720925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    172720925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.066642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13381.519976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13381.519976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      9084517                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      9084517                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2425960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2425960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  35520576619                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35520576619                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14641.864095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14641.864095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data           25                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           25                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data       497488                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       497488                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data           25                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           25                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 19899.520000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 19899.520000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data           25                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           25                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data       472488                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       472488                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 18899.520000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 18899.520000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data          101                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             101                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.switch_cpus.data            4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.switch_cpus.data        97000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        97000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data          105                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          105                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.switch_cpus.data     0.038095                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.038095                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.switch_cpus.data        24250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        24250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.switch_cpus.data            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.switch_cpus.data        93000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        93000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.switch_cpus.data     0.038095                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.038095                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.switch_cpus.data        23250                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        23250                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -4100955.227592                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 5357840329500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 3752270.747759                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 117258.460867                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 117258.460867                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses     71348580                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses     71348580                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -3745878.387836                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           736063797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15916679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.244810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5357839911000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -3745878.388897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -7316.168728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -7316.168726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5985590349                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5985590349                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    450518685                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        450518703                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    450518685                       # number of overall hits
system.cpu.icache.overall_hits::total       450518703                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       313139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         313141                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       313139                       # number of overall misses
system.cpu.icache.overall_misses::total        313141                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   7408362988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7408362988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   7408362988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7408362988                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    450831824                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    450831844                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    450831824                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    450831844                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23658.384896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23658.233792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23658.384896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23658.233792                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6804                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               151                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.059603                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                116627                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks       232755                       # number of writebacks
system.cpu.icache.writebacks::total            232755                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        31290                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        31290                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        31290                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        31290                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       281849                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       281849                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       281849                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       281849                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   6621858489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6621858489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   6621858489                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6621858489                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000625                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000625                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000625                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000625                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 23494.347998                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23494.347998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 23494.347998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23494.347998                       # average overall mshr miss latency
system.cpu.icache.replacements                 116119                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    450518685                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       450518703                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       313139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        313141                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   7408362988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7408362988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    450831824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    450831844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23658.384896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23658.233792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        31290                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        31290                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       281849                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       281849                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   6621858489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6621858489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 23494.347998                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23494.347998                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -60716.604323                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 5357840149500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst 144576.873228                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst  4518.027288                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total  4518.027288                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses       978924                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses       978924                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -144082.510675                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           450917171                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            398468                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1131.627059                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5357839910000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.290098                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst -144082.800773                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000567                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst  -281.411720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total  -281.411154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3606771382                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3606771382                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5357839919500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 617604498000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       248010                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      8966322                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9214332                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       248010                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      8966322                       # number of overall hits
system.l2.overall_hits::total                 9214332                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        33837                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        18843                       # number of demand (read+write) misses
system.l2.demand_misses::total                  52688                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        33837                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        18843                       # number of overall misses
system.l2.overall_misses::total                 52688                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   3021665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1534711500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4556376500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   3021665000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1534711500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4556376500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       281847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8985165                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9267020                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       281847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8985165                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9267020                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.120054                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.002097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.120054                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.002097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89300.617667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81447.301385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86478.448603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89300.617667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81447.301385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86478.448603                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       451                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.switch_cpus.data         3073                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3073                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         3073                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3073                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst        33837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        15770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49607                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        59293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        33837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        15770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           108900                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   2683294501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1246843000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3930137501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1447349401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   2683294501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1246843000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5377486902                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.120054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.001755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005353                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.120054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.001755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79300.602920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79064.235891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79225.462153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 24410.122628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79300.602920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79064.235891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49380.045014                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2437097                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2437097                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2437097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2437097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5998761                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5998761                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      5998761                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5998761                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        37589                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         37589                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        59293                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          59293                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1447349401                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1447349401                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 24410.122628                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 24410.122628                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data      1003498                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1003498                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         5069                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5069                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data     20338500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     20338500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data      1008567                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1008567                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.005026                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.005026                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  4012.329848                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4012.329848                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         5069                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5069                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data    106453000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    106453000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.005026                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.005026                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 21000.789110                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21000.789110                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1360288                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1360288                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3791                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    207827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     207827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1364079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1364079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.002779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.002779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 54821.155368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54821.155368                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data         2328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     99109500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     99109500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.001073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67744.019139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67744.019139                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       248010                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.data      7605211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            7853221                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst        33837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data        15051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   3021665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data   1326849500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4348514500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       281847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data      7620262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7902111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.120054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.001975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89300.617667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 88156.899874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88944.866026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.data          744                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           744                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        33837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data        14307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   2683294501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data   1147733500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3831028001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.120054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.001877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79300.602920                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 80221.814496                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79574.360273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data        35000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        35000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data          824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.001214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        35000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total         5000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.InvalidateReq_hits::.switch_cpus.data        64267                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             64267                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data          100                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             100                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data      2982000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2982000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data        64367                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         64367                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.001554                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.001554                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data        29820                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        29820                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data           41                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           41                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       868500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       868500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.000637                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.000637                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 21182.926829                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21182.926829                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                18368998                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            18371410                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 1579                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2340198                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26636.013516                       # Cycle average of tags in use
system.l2.tags.total_refs                    19584860                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     96368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    203.229910                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5357839910000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8771.213569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.103101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 17140.948386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   720.748460                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.038239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.074729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.003142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.116124                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         19771                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         12271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        19771                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12151                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.086195                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.053497                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 550509840                       # Number of tag accesses
system.l2.tags.data_accesses                550509840                       # Number of data accesses
system.l2.tags.repl_invalid                     96368                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     20552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     33837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     15214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000929380                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              293538                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       69603                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     69603                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 69603                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4454592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      7.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  617539134000                       # Total gap between requests
system.mem_ctrls.avgGap                    8872306.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1315328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst      2165568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       973696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2129725.387302386574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3506399.276476783678                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1576568.803153878544                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        20552                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst        33837                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        15214                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    797177325                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst   1221396485                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    577209708                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     38788.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     36096.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     37939.38                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1315328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst      2165568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       973696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4455104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst      2165568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2165696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        20552                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst        33837                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        15214                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          69611                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher      2129725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3506399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data      1576569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          7213522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3506399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3506607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher      2129725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3506399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data      1576569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         7213522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                69603                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         1603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         9989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         3823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         2307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         2433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         3357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1378287842                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             231917196                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2595783518                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19802.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37294.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               33049                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            47.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        36554                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   121.863325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.304169                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   184.715869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26728     73.12%     73.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7566     20.70%     93.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          529      1.45%     95.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          155      0.42%     95.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          111      0.30%     95.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           92      0.25%     96.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           68      0.19%     96.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           86      0.24%     96.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1219      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        36554                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4454592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                7.212693                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               47.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    30228503.759990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    53364935.484011                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   95675178.614417                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 53611565616.405617                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 38822679813.971001                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 174784642902.035278                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  267398156950.277649                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   432.960177                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 534234932713                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  27763400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55606165287                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    26772926.543993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    47264512.629608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   95239057.132814                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 53611565616.405617                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 36593037557.773170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 176323858409.456696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  266697738079.920349                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   431.826087                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 538974734405                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  27763400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50866363595                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68704                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37589                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5627                       # Transaction distribution
system.membus.trans_dist::ReadExReq               907                       # Transaction distribution
system.membus.trans_dist::ReadExResp              907                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          48143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20561                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            41                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       182479                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 182479                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4455104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4455104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75279                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75279    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               75279                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           142916715                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          370560904                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       507413296                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    329303794                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     28490391                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    228522298                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       224325345                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     98.163438                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        74335912                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         2186                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       183935                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       136550                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        47385                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          240                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    781380010                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4714                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     28110776                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   1120922660                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.911369                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.740090                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    528518672     47.15%     47.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    215711266     19.24%     66.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2    100496132      8.97%     75.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     45482870      4.06%     79.42% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     34165598      3.05%     82.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     18770218      1.67%     84.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     20624234      1.84%     85.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     22144078      1.98%     87.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    135009592     12.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   1120922660                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2002509318                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2142496308                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           653859913                       # Number of memory references committed
system.switch_cpus.commit.loads             481321150                       # Number of loads committed
system.switch_cpus.commit.amos                    105                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                 101                       # Number of memory barriers committed
system.switch_cpus.commit.branches          307531622                       # Number of branches committed
system.switch_cpus.commit.vector             92171382                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1937756378                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      52641523                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass         4975      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1404360915     65.55%     65.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     30886961      1.44%     66.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv      9615127      0.45%     67.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       721611      0.03%     67.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp       455688      0.02%     67.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt       777411      0.04%     67.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     67.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv         8569      0.00%     67.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc      4491471      0.21%     67.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     67.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd       595607      0.03%     67.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu     16883371      0.79%     68.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp       272559      0.01%     68.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt       704581      0.03%     68.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      6262051      0.29%     68.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     68.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift     12595498      0.59%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    481321150     22.47%     91.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    172538763      8.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2142496308                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    135009592                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        401183075                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     237500859                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         525892925                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      41636897                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       28202102                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    217031647                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred        387764                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     3184825939                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1570298                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    471207586                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             3093073996                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           507413296                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    298797807                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             734615932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        57165344                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1463                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         7766                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          442                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         450831825                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes      11282264                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1234415861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.669579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.196868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        606489632     49.13%     49.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         71229146      5.77%     54.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         61131013      4.95%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         57115257      4.63%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         70058134      5.68%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         31519057      2.55%     72.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         74287500      6.02%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         53707948      4.35%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        208878174     16.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1234415861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.410791                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.504089                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            25840999                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads       184291343                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       242892                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation       112683                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       43193514                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     13278233                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache        1555027                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 617604508000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       28202102                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        422855034                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       154329328                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5087698                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         542199116                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      81742580                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     3092377234                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         72248                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       43638936                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       22501443                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       11227350                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   3471500508                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          5013832939                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       3754016043                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups         96241283                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups        28599                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2339490823                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps       1132009647                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing          195220                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           10                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         118164953                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               3909788138                       # The number of ROB reads
system.switch_cpus.rob.writes              5961867775                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2139986991                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           7902943                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2437097                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5998761                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          929959                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            67699                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1008567                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1008567                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1364079                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1364079                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7902113                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          830                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        64367                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        64367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       845039                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     29152545                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              29997584                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     25470528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1107513664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1132984192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115844                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10455798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008310                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090780                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10368910     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  86888      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10455798                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5975444417500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21716183138                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         428215095                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14014223981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
