<profile>

<section name = "Vivado HLS Report for 'match_x4_proc'" level="0">
<item name = "Date">Wed Nov 11 09:19:18 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.888 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2931861, 4878117, 29.319 ms, 48.781 ms, 2931861, 4878117, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- match_x4">2931860, 4878116, 470 ~ 782, -, -, 6238, no</column>
<column name=" + match_y2">468, 780, 3 ~ 5, -, -, 156, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 134, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 119, -</column>
<column name="Register">-, -, 135, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_245_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln887_fu_206_p2">+, 0, 0, 27, 20, 8</column>
<column name="x4_V_fu_218_p2">+, 0, 0, 17, 13, 1</column>
<column name="y2_V_fu_235_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln879_fu_251_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln887_28_fu_229_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln887_fu_212_p2">icmp, 0, 0, 13, 13, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge_i_i_phi_fu_188_p4">9, 2, 1, 2</column>
<column name="match2_blk_n">9, 2, 1, 2</column>
<column name="match2_din">15, 3, 64, 192</column>
<column name="p_0465_0_i_i_reg_150">9, 2, 13, 26</column>
<column name="p_0510_0_out_blk_n">9, 2, 1, 2</column>
<column name="p_0618_0_i_i_reg_173">9, 2, 8, 16</column>
<column name="phi_mul_reg_161">9, 2, 20, 40</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln321_reg_296">20, 0, 20, 0</column>
<column name="add_ln887_reg_270">20, 0, 20, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="compute2_V1_addr_reg_260">5, 0, 5, 0</column>
<column name="hcl_trainLabels_V_ad_reg_283">13, 0, 13, 0</column>
<column name="icmp_ln879_reg_301">1, 0, 1, 0</column>
<column name="p_0465_0_i_i_reg_150">13, 0, 13, 0</column>
<column name="p_0618_0_i_i_reg_173">8, 0, 8, 0</column>
<column name="phi_mul_reg_161">20, 0, 20, 0</column>
<column name="storemerge_i_i_reg_184">1, 0, 1, 0</column>
<column name="x4_V_reg_278">13, 0, 13, 0</column>
<column name="y2_V_reg_291">8, 0, 8, 0</column>
<column name="zext_ln32_reg_265">5, 0, 32, 27</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, match_x4_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, match_x4_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, match_x4_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, match_x4_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, match_x4_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, match_x4_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, match_x4_proc, return value</column>
<column name="hcl_trainLabels_V_address0">out, 13, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_ce0">out, 1, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_q0">in, 32, ap_memory, hcl_trainLabels_V, array</column>
<column name="compute2_V1_address0">out, 5, ap_memory, compute2_V1, array</column>
<column name="compute2_V1_ce0">out, 1, ap_memory, compute2_V1, array</column>
<column name="compute2_V1_we0">out, 1, ap_memory, compute2_V1, array</column>
<column name="compute2_V1_d0">out, 1, ap_memory, compute2_V1, array</column>
<column name="p_0510_0">in, 5, ap_none, p_0510_0, scalar</column>
<column name="hcl_in_train_V_address0">out, 20, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_ce0">out, 1, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_q0">in, 64, ap_memory, hcl_in_train_V, array</column>
<column name="match2_din">out, 64, ap_fifo, match2, pointer</column>
<column name="match2_full_n">in, 1, ap_fifo, match2, pointer</column>
<column name="match2_write">out, 1, ap_fifo, match2, pointer</column>
<column name="p_0510_0_out_din">out, 5, ap_fifo, p_0510_0_out, pointer</column>
<column name="p_0510_0_out_full_n">in, 1, ap_fifo, p_0510_0_out, pointer</column>
<column name="p_0510_0_out_write">out, 1, ap_fifo, p_0510_0_out, pointer</column>
</table>
</item>
</section>
</profile>
