Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Aug 22 13:16:14 2023
| Host         : chanon running 64-bit major release  (build 9200)
| Command      : report_design_analysis -logic_level_distribution -file opt_report_design_analysis_0.rpt
| Design       : mips_core
| Device       : xc7z020
| Design State : Optimized
---------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Logic Level Distribution

1. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+----+
| End Point Clock | Requirement | 3 |  9  | 12 |
+-----------------+-------------+---+-----+----+
| SysClk          | 10.000ns    | 8 | 961 | 31 |
+-----------------+-------------+---+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


