strict digraph "" {
	node [label="\N"];
	"177:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f059824bed0>",
		def_var="['StartPreamble']",
		fillcolor=deepskyblue,
		label="177:AS
StartPreamble = MRxDV & ~MRxDEq5 & (StateIdle & ~Transmitting);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'MRxDEq5', 'StateIdle', 'Transmitting']"];
}
