<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_fcd320b2</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_fcd320b2'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_fcd320b2')">rsnoc_z_H_R_G_T2_U_U_fcd320b2</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.64</td>
<td class="s6 cl rt"><a href="mod766.html#Line" > 63.82</a></td>
<td class="s1 cl rt"><a href="mod766.html#Cond" > 11.67</a></td>
<td class="s0 cl rt"><a href="mod766.html#Toggle" >  0.06</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod766.html#Branch" > 51.01</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod766.html#inst_tag_253041"  onclick="showContent('inst_tag_253041')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric</a></td>
<td class="s3 cl rt"> 31.64</td>
<td class="s6 cl rt"><a href="mod766.html#Line" > 63.82</a></td>
<td class="s1 cl rt"><a href="mod766.html#Cond" > 11.67</a></td>
<td class="s0 cl rt"><a href="mod766.html#Toggle" >  0.06</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod766.html#Branch" > 51.01</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_fcd320b2'>
<hr>
<a name="inst_tag_253041"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_253041" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.64</td>
<td class="s6 cl rt"><a href="mod766.html#Line" > 63.82</a></td>
<td class="s1 cl rt"><a href="mod766.html#Cond" > 11.67</a></td>
<td class="s0 cl rt"><a href="mod766.html#Toggle" >  0.06</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod766.html#Branch" > 51.01</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.27</td>
<td class="s6 cl rt"> 68.19</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s0 cl rt">  1.09</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.42</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod764.html#inst_tag_253035" >ddr_axi_s3_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod837.html#inst_tag_271709" id="tag_urg_inst_271709">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_159215" id="tag_urg_inst_159215">Ic2ci</a></td>
<td class="s3 cl rt"> 31.61</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.70</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.75</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_306062" id="tag_urg_inst_306062">Ica</a></td>
<td class="s7 cl rt"> 72.97</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  6.24</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1170.html#inst_tag_365441" id="tag_urg_inst_365441">If</a></td>
<td class="s3 cl rt"> 36.99</td>
<td class="s7 cl rt"> 71.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.20</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod451.html#inst_tag_159542" id="tag_urg_inst_159542">Ifpa</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod820.html#inst_tag_257247" id="tag_urg_inst_257247">Io</a></td>
<td class="s0 cl rt">  0.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod452.html#inst_tag_159544" id="tag_urg_inst_159544">Ip</a></td>
<td class="s5 cl rt"> 52.56</td>
<td class="s8 cl rt"> 81.08</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.53</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.07</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_19211" id="tag_urg_inst_19211">Iraa</a></td>
<td class="s4 cl rt"> 48.18</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  5.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod680.html#inst_tag_216568" id="tag_urg_inst_216568">Irspp</a></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1165.html#inst_tag_365017" id="tag_urg_inst_365017">Irw0</a></td>
<td class="s2 cl rt"> 28.22</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.99</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 39.13</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod425.html#inst_tag_145661" id="tag_urg_inst_145661">It</a></td>
<td class="s3 cl rt"> 33.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod95.html#inst_tag_18195" id="tag_urg_inst_18195">Iww</a></td>
<td class="s4 cl rt"> 48.21</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.72</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod500.html#inst_tag_166006" id="tag_urg_inst_166006">uci6b9c7e7c82_359</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod909.html#inst_tag_298340" id="tag_urg_inst_298340">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod456.html#inst_tag_159552" id="tag_urg_inst_159552">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod268.html#inst_tag_47742" id="tag_urg_inst_47742">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod428.html#inst_tag_145664" id="tag_urg_inst_145664">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod470.html#inst_tag_159698" id="tag_urg_inst_159698">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44944" id="tag_urg_inst_44944">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198836" id="tag_urg_inst_198836">ursrsg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198827" id="tag_urg_inst_198827">ursrsg1077</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198828" id="tag_urg_inst_198828">ursrsg1175</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198829" id="tag_urg_inst_198829">ursrsg1271</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198830" id="tag_urg_inst_198830">ursrsg1366</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198831" id="tag_urg_inst_198831">ursrsg1464</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198832" id="tag_urg_inst_198832">ursrsg1561</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198833" id="tag_urg_inst_198833">ursrsg1657</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198834" id="tag_urg_inst_198834">ursrsg1755</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198835" id="tag_urg_inst_198835">ursrsg1850</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198821" id="tag_urg_inst_198821">ursrsg504</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198822" id="tag_urg_inst_198822">ursrsg600</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198823" id="tag_urg_inst_198823">ursrsg695</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198824" id="tag_urg_inst_198824">ursrsg790</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198825" id="tag_urg_inst_198825">ursrsg885</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198826" id="tag_urg_inst_198826">ursrsg980</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod848.html#inst_tag_277383" id="tag_urg_inst_277383">uu05fa833ae2</a></td>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767.html#inst_tag_253042" id="tag_urg_inst_253042">uuf6be54f3</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_fcd320b2'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod766.html" >rsnoc_z_H_R_G_T2_U_U_fcd320b2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>655</td><td>418</td><td>63.82</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81894</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81899</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>81905</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81913</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81918</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81923</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81940</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81951</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81956</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>81962</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81970</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81975</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81980</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>81997</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82002</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82012</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82018</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82026</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82031</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82053</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82058</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82063</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82068</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82074</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82082</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82087</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82092</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82109</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82114</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82119</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82124</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82130</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82138</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82143</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82148</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82165</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82170</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82175</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82180</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82186</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82194</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82199</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82204</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82221</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82226</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82231</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82242</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82250</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82255</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82260</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82277</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82287</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82292</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82298</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82311</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82316</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82333</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82338</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82343</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82348</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82354</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82362</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82372</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82389</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82394</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82399</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82404</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82410</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82418</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82423</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82428</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82445</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82450</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82455</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82460</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82474</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82479</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82484</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82501</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82506</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82511</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82516</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82522</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82530</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82540</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82557</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82562</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82567</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82572</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82578</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82586</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82591</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82596</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82613</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82618</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82623</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82628</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82634</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82642</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82647</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82652</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82674</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82679</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82684</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82690</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82698</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82703</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82708</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82725</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82730</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>82769</td><td>18</td><td>3</td><td>16.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82870</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82875</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82881</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82889</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82895</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82902</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82907</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82929</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>82968</td><td>18</td><td>2</td><td>11.11</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82989</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82994</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83000</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83008</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>83015</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>83021</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83026</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>83046</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>83118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>83185</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>83266</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>83283</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>83295</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>83571</td><td>19</td><td>3</td><td>15.79</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83593</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83598</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>83737</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
81893                   	assign RxGenHdr_Lock = PipeOut_Lock;
81894      1/1          	assign PipeOut_Opc = u_d4d9_11;
81895      1/1          	assign RxGenHdr_Opc = PipeOut_Opc;
81896      1/1          	assign PipeOut_SeqId = u_d4d9_13;
81897      <font color = "red">0/1     ==>  	assign RxGenHdr_SeqId = PipeOut_SeqId;</font>
                        MISSING_ELSE
81898                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
81899      1/1          	assign RxGenHdr_SeqUnOrdered = PipeOut_SeqUnOrdered;
81900      1/1          	assign PipeOut_SeqUnique = u_d4d9_15;
81901      1/1          	assign RxGenHdr_SeqUnique = PipeOut_SeqUnique;
81902      <font color = "red">0/1     ==>  	assign PipeOut_User = u_d4d9_19;</font>
                        MISSING_ELSE
81903                   	assign RxGenHdr_User = PipeOut_User;
81904                   	assign PipeOut_Last = u_d4d9_7;
81905      1/1          	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
81906      <font color = "red">0/1     ==>  	assign PipeOut_WrAlign = u_d4d9_20;</font>
81907      <font color = "red">0/1     ==>  	rsnoc_z_H_R_U_A_Ww_D144591 Iww(</font>
81908      1/1          		.Addr( PipeOut_OfsAddr )
81909      <font color = "red">0/1     ==>  	,	.Len1( PipeOut_Len1 [3] )</font>
81910                   	,	.Purge( )
81911                   	,	.RxData( PipeOut_Data [143:0] )
81912                   	,		.RxHdr(
81913      1/1          			{
81914      1/1          		RxGenHdr_Addr
81915      1/1          			,
81916      <font color = "red">0/1     ==>  			RxGenHdr_BurstType</font>
                        MISSING_ELSE
81917                   			,
81918      1/1          			RxGenHdr_Fail
81919      1/1          			,
81920      1/1          			RxGenHdr_Len1
81921      <font color = "red">0/1     ==>  			,</font>
                        MISSING_ELSE
81922                   			RxGenHdr_Lock
81923      1/1          			,
81924      1/1          			RxGenHdr_Opc
81925      1/1          			,
81926      <font color = "red">0/1     ==>  			RxGenHdr_SeqId</font>
                        MISSING_ELSE
81927                   			,
81928                   			RxGenHdr_SeqUnOrdered
81929                   			,
81930                   			RxGenHdr_SeqUnique
81931                   			,
81932                   			RxGenHdr_User
81933                   			}
81934                   		)
81935                   	,	.RxHead( PipeOut_Head )
81936                   	,	.RxRdy( PostRdy )
81937                   	,	.RxTail( PipeOut_Last )
81938                   	,	.RxVld( PostVld )
81939                   	,	.Sys_Clk( Sys_Clk )
81940      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
81941      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
81942      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
81943      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
                        MISSING_ELSE
81944                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
81945                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
81946      1/1          	,	.Sys_Pwr_Idle( )
81947      1/1          	,	.Sys_Pwr_WakeUp( )
81948      1/1          	,	.TxData( GenReqDatum )
81949      <font color = "red">0/1     ==>  	,	.TxHdr( TxGenHdr )</font>
                        MISSING_ELSE
81950                   	,	.TxHead( GenLclHead )
81951      1/1          	,	.TxRdy( GenLcl_Req_Rdy )
81952      1/1          	,	.TxTail( GenLcl_Req_Last )
81953      1/1          	,	.TxVld( GenLcl_Req_Vld )
81954      <font color = "red">0/1     ==>  	,	.Wrap( PipeOut_WrAlign )</font>
                        MISSING_ELSE
81955                   	);
81956      1/1          	assign TxGen_Addr = TxGenHdr [58:27];
81957      1/1          	assign GenLcl_Req_Addr = TxGen_Addr;
81958      1/1          	assign MyDatum = GenReqDatum;
81959      <font color = "red">0/1     ==>  	assign MyData = { 2'b0 , MyDatum };</font>
                        MISSING_ELSE
81960                   	rsnoc_z_H_R_N_T_U_P_Ps_40d03d68 ups(
81961                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
81962      1/1          	);
81963      <font color = "red">0/1     ==>  	assign TxGen_Fail = TxGenHdr [25];</font>
81964      <font color = "red">0/1     ==>  	assign NullBe = TxGen_Fail;</font>
81965      1/1          	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
81966      <font color = "red">0/1     ==>  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 16 { NullBePld }  };</font>
81967                   	assign TxGen_BurstType = TxGenHdr [26];
81968                   	assign GenLcl_Req_BurstType = TxGen_BurstType;
81969                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 128 { NullBePld }  };
81970      1/1          	assign TxGen_Len1 = TxGenHdr [24:18];
81971      1/1          	assign GenLcl_Req_Len1 = TxGen_Len1;
81972      1/1          	assign TxGen_Lock = TxGenHdr [17];
81973      <font color = "red">0/1     ==>  	assign GenLcl_Req_Lock = TxGen_Lock;</font>
                        MISSING_ELSE
81974                   	assign TxGen_Opc = TxGenHdr [16:14];
81975      1/1          	assign GenLcl_Req_Opc = TxGen_Opc;
81976      1/1          	assign TxGen_SeqId = TxGenHdr [13:10];
81977      1/1          	assign GenLcl_Req_SeqId = TxGen_SeqId;
81978      <font color = "red">0/1     ==>  	assign TxGen_SeqUnOrdered = TxGenHdr [9];</font>
                        MISSING_ELSE
81979                   	assign GenLcl_Req_SeqUnOrdered = TxGen_SeqUnOrdered;
81980      1/1          	assign TxGen_SeqUnique = TxGenHdr [8];
81981      1/1          	assign GenLcl_Req_SeqUnique = TxGen_SeqUnique;
81982      1/1          	assign TxGen_User = TxGenHdr [7:0];
81983      <font color = "red">0/1     ==>  	assign GenLcl_Req_User = TxGen_User;</font>
                        MISSING_ELSE
81984                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
81985                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
81986                   		.Clk( Sys_Clk )
81987                   	,	.Clk_ClkS( Sys_Clk_ClkS )
81988                   	,	.Clk_En( Sys_Clk_En )
81989                   	,	.Clk_EnS( Sys_Clk_EnS )
81990                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
81991                   	,	.Clk_RstN( Sys_Clk_RstN )
81992                   	,	.Clk_Tm( Sys_Clk_Tm )
81993                   	,	.En( GenLcl_Req_Vld )
81994                   	,	.O( u_43f9 )
81995                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
81996                   	,	.Set( NullBe &amp; PipeOutHead )
81997      1/1          	);
81998      1/1          	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
81999      1/1          		.GenLcl_Req_Addr( GenLcl_Req_Addr )
82000      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Be( GenLcl_Req_Be )</font>
                        MISSING_ELSE
82001                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
82002      1/1          	,	.GenLcl_Req_Data( GenLcl_Req_Data )
82003      1/1          	,	.GenLcl_Req_Last( GenLcl_Req_Last )
82004      1/1          	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
82005      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )</font>
                        MISSING_ELSE
82006                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
82007      1/1          	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
82008      1/1          	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
82009      1/1          	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
82010      <font color = "red">0/1     ==>  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )</font>
                        MISSING_ELSE
82011                   	,	.GenLcl_Req_User( GenLcl_Req_User )
82012      1/1          	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
82013      1/1          	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
82014      1/1          	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
82015      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )</font>
                        MISSING_ELSE
82016                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
82017                   	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
82018      1/1          	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
82019      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )</font>
82020      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )</font>
82021      1/1          	,	.GenPrt_Req_Addr( u_Req_Addr )
82022      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Be( u_Req_Be )</font>
82023                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
82024                   	,	.GenPrt_Req_Data( u_Req_Data )
82025                   	,	.GenPrt_Req_Last( u_Req_Last )
82026      1/1          	,	.GenPrt_Req_Len1( u_Req_Len1 )
82027      1/1          	,	.GenPrt_Req_Lock( u_Req_Lock )
82028      1/1          	,	.GenPrt_Req_Opc( u_Req_Opc )
82029      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Rdy( u_Req_Rdy )</font>
                        MISSING_ELSE
82030                   	,	.GenPrt_Req_SeqId( u_Req_SeqId )
82031      1/1          	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
82032      1/1          	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
82033      1/1          	,	.GenPrt_Req_User( u_Req_User )
82034      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Vld( u_Req_Vld )</font>
                        MISSING_ELSE
82035                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
82036      1/1          	,	.GenPrt_Rsp_Last( u_Rsp_Last )
82037      1/1          	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
82038      1/1          	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
82039      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )</font>
                        MISSING_ELSE
82040                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
82041                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
82042                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
82043                   	);
82044                   	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
82045                   		.GenLcl_Req_Addr( u_Req_Addr )
82046                   	,	.GenLcl_Req_Be( u_Req_Be )
82047                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
82048                   	,	.GenLcl_Req_Data( u_Req_Data )
82049                   	,	.GenLcl_Req_Last( u_Req_Last )
82050                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
82051                   	,	.GenLcl_Req_Lock( u_Req_Lock )
82052                   	,	.GenLcl_Req_Opc( u_Req_Opc )
82053      1/1          	,	.GenLcl_Req_Rdy( u_Req_Rdy )
82054      1/1          	,	.GenLcl_Req_SeqId( u_Req_SeqId )
82055      1/1          	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
82056      <font color = "red">0/1     ==>  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )</font>
                        MISSING_ELSE
82057                   	,	.GenLcl_Req_User( u_Req_User )
82058      1/1          	,	.GenLcl_Req_Vld( u_Req_Vld )
82059      1/1          	,	.GenLcl_Rsp_Data( u_Rsp_Data )
82060      1/1          	,	.GenLcl_Rsp_Last( u_Rsp_Last )
82061      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )</font>
                        MISSING_ELSE
82062                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
82063      1/1          	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
82064      1/1          	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
82065      1/1          	,	.GenLcl_Rsp_Status( u_Rsp_Status )
82066      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )</font>
                        MISSING_ELSE
82067                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
82068      1/1          	,	.GenPrt_Req_Be( Gen_Req_Be )
82069      1/1          	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
82070      1/1          	,	.GenPrt_Req_Data( Gen_Req_Data )
82071      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Last( Gen_Req_Last )</font>
                        MISSING_ELSE
82072                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
82073                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
82074      1/1          	,	.GenPrt_Req_Opc( Gen_Req_Opc )
82075      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )</font>
82076      <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )</font>
82077      1/1          	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
82078      <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )</font>
82079                   	,	.GenPrt_Req_User( Gen_Req_User )
82080                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
82081                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
82082      1/1          	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
82083      1/1          	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
82084      1/1          	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
82085      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )</font>
                        MISSING_ELSE
82086                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
82087      1/1          	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
82088      1/1          	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
82089      1/1          	,	.Sys_Clk( Sys_Clk )
82090      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
82091                   	,	.Sys_Clk_En( Sys_Clk_En )
82092      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
82093      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
82094      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
82095      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
                        MISSING_ELSE
82096                   	,	.Sys_Pwr_Idle( u_72_Idle )
82097                   	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
82098                   	);
82099                   	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
82100                   	always @( u_239 ) begin
82101                   		case ( u_239 )
82102                   			5'b10000 : u_1c51 = 2'b11 ;
82103                   			5'b01111 : u_1c51 = 2'b11 ;
82104                   			5'b01110 : u_1c51 = 2'b11 ;
82105                   			5'b01101 : u_1c51 = 2'b11 ;
82106                   			5'b01100 : u_1c51 = 2'b10 ;
82107                   			5'b01011 : u_1c51 = 2'b10 ;
82108                   			5'b01010 : u_1c51 = 2'b10 ;
82109      1/1          			5'b01001 : u_1c51 = 2'b10 ;
82110      1/1          			5'b01000 : u_1c51 = 2'b01 ;
82111      1/1          			5'b00111 : u_1c51 = 2'b01 ;
82112      <font color = "red">0/1     ==>  			5'b00110 : u_1c51 = 2'b01 ;</font>
                        MISSING_ELSE
82113                   			5'b00101 : u_1c51 = 2'b01 ;
82114      1/1          			5'b00100 : u_1c51 = 2'b0 ;
82115      1/1          			5'b00011 : u_1c51 = 2'b0 ;
82116      1/1          			5'b00010 : u_1c51 = 2'b0 ;
82117      <font color = "red">0/1     ==>  			5'b00001 : u_1c51 = 2'b0 ;</font>
                        MISSING_ELSE
82118                   			5'b0     : u_1c51 = 2'b0 ;
82119      1/1          			default  : u_1c51 = 2'b0 ;
82120      1/1          		endcase
82121      1/1          	end
82122      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
82123                   		if ( ! Sys_Clk_RstN )
82124      1/1          			Load &lt;= #1.0 ( 2'b0 );
82125      1/1          		else	Load &lt;= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
82126      1/1          	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RdAlignerAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
82127      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
82128                   		if ( ! Sys_Clk_RstN )
82129                   			NoPendingTrans &lt;= #1.0 ( 1'b1 );
82130      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
82131      <font color = "red">0/1     ==>  	assign RxInt_Rdy = RxIn_Rdy;</font>
82132      <font color = "red">0/1     ==>  	assign Rx_Rdy = RxInt_Rdy;</font>
82133      1/1          	assign WakeUp_Rx = Rx_Vld;
82134      <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = WakeUp_Rx;</font>
82135                   	assign u_6124 = RxIn_Data [214:201];
82136                   	assign Translation_0_Aperture = u_6124 [13:5];
82137                   	assign TxBypData = TxIn_Data [145:0];
82138      1/1          	assign TxLcl_Data =
82139      1/1          		{			{	TxIn_Data [215]
82140      1/1          			,	TxIn_Data [214:201]
82141      <font color = "red">0/1     ==>  			,	TxIn_Data [200:197]</font>
                        MISSING_ELSE
82142                   			,	TxIn_Data [196:195]
82143      1/1          			,	TxIn_Data [194:188]
82144      1/1          			,	TxIn_Data [187:157]
82145      1/1          			,	TxIn_Data [156:149]
82146      <font color = "red">0/1     ==>  			,	TxIn_Data [148:146]</font>
                        MISSING_ELSE
82147                   			}
82148      1/1          		,
82149      1/1          		TxBypData
82150      1/1          		};
82151      <font color = "red">0/1     ==>  	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };</font>
                        MISSING_ELSE
82152                   	assign TxLcl_Head = TxIn_Head;
82153                   	assign Tx_Head = TxLcl_Head;
82154                   	assign TxLcl_Tail = TxIn_Tail;
82155                   	assign Tx_Tail = TxLcl_Tail;
82156                   	assign TxLcl_Vld = TxIn_Vld;
82157                   	assign Tx_Vld = TxLcl_Vld;
82158                   	assign WakeUp_Other = 1'b0;
82159                   	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
82160                   	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
82161                   	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
82162                   	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
82163                   	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
82164                   	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
82165      1/1          	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
82166      1/1          	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
82167      1/1          	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
82168      <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;</font>
                        MISSING_ELSE
82169                   	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
82170      1/1          	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
82171      1/1          	assign u_7447_Data_Err = RxIn_Data [144];
82172      1/1          	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
82173      <font color = "red">0/1     ==>  	assign u_7447_Data_Datum11_Be = RxIn_Data [107];</font>
                        MISSING_ELSE
82174                   	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
82175      1/1          	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
82176      1/1          	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
82177      1/1          	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
82178      <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;</font>
                        MISSING_ELSE
82179                   	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
82180      1/1          	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
82181      1/1          	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
82182      1/1          	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
82183      <font color = "red">0/1     ==>  	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];</font>
                        MISSING_ELSE
82184                   	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
82185                   	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
82186      1/1          	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
82187      <font color = "red">0/1     ==>  	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];</font>
82188      <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;</font>
82189      1/1          	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
82190      <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;</font>
82191                   	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
82192                   	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
82193                   	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
82194      1/1          	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
82195      1/1          	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
82196      1/1          	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
82197      <font color = "red">0/1     ==>  	assign u_7447_Data_Datum3_Be = RxIn_Data [35];</font>
                        MISSING_ELSE
82198                   	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
82199      1/1          	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
82200      1/1          	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
82201      1/1          	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
82202      <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;</font>
                        MISSING_ELSE
82203                   	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
82204      1/1          	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
82205      1/1          	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
82206      1/1          	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
82207      <font color = "red">0/1     ==>  	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];</font>
                        MISSING_ELSE
82208                   	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
82209                   	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
82210                   	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
82211                   	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
82212                   	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
82213                   	assign u_7447_Data_Last = RxIn_Data [145];
82214                   	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
82215                   	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
82216                   	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
82217                   	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
82218                   	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
82219                   	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
82220                   	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
82221      1/1          	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
82222      1/1          	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
82223      1/1          	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
82224      <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;</font>
                        MISSING_ELSE
82225                   	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
82226      1/1          	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
82227      1/1          	assign u_7447_Hdr_Status = RxIn_Data [196:195];
82228      1/1          	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
82229      <font color = "red">0/1     ==>  	assign u_7447_Hdr_Addr = RxIn_Data [187:157];</font>
                        MISSING_ELSE
82230                   	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
82231      1/1          	assign u_7447_Hdr_Lock = RxIn_Data [215];
82232      1/1          	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
82233      1/1          	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
82234      <font color = "red">0/1     ==>  	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;</font>
                        MISSING_ELSE
82235                   	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
82236      1/1          	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
82237      1/1          	assign u_7447_Hdr_User = RxIn_Data [156:149];
82238      1/1          	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
82239      <font color = "red">0/1     ==>  	assign u_7447_Hdr_Opc = RxIn_Data [200:197];</font>
                        MISSING_ELSE
82240                   	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
82241                   	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
82242      1/1          	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
82243      <font color = "red">0/1     ==>  	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];</font>
82244      <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;</font>
82245      1/1          	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
82246      <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;</font>
82247                   	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
82248                   	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
82249                   	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
82250      1/1          	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
82251      1/1          	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
82252      1/1          	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
82253      <font color = "red">0/1     ==>  	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];</font>
                        MISSING_ELSE
82254                   	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
82255      1/1          	assign u_46ad_Data_Err = TxIn_Data [144];
82256      1/1          	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
82257      1/1          	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
82258      <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;</font>
                        MISSING_ELSE
82259                   	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
82260      1/1          	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
82261      1/1          	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
82262      1/1          	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
82263      <font color = "red">0/1     ==>  	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];</font>
                        MISSING_ELSE
82264                   	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
82265                   	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
82266                   	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
82267                   	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
82268                   	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
82269                   	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
82270                   	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
82271                   	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
82272                   	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
82273                   	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
82274                   	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
82275                   	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
82276                   	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
82277      1/1          	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
82278      1/1          	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
82279      1/1          	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
82280      <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;</font>
                        MISSING_ELSE
82281                   	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
82282      1/1          	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
82283      1/1          	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
82284      1/1          	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
82285      <font color = "red">0/1     ==>  	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];</font>
                        MISSING_ELSE
82286                   	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
82287      1/1          	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
82288      1/1          	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
82289      1/1          	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
82290      <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;</font>
                        MISSING_ELSE
82291                   	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
82292      1/1          	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
82293      1/1          	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
82294      1/1          	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
82295      <font color = "red">0/1     ==>  	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];</font>
                        MISSING_ELSE
82296                   	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
82297                   	assign u_46ad_Data_Last = TxIn_Data [145];
82298      1/1          	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
82299      <font color = "red">0/1     ==>  	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];</font>
82300      <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;</font>
82301      1/1          	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
82302      <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;</font>
82303                   	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
82304                   	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
82305                   	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
82306      1/1          	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
82307      1/1          	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
82308      1/1          	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
82309      <font color = "red">0/1     ==>  	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];</font>
                        MISSING_ELSE
82310                   	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
82311      1/1          	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
82312      1/1          	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
82313      1/1          	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
82314      <font color = "red">0/1     ==>  	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;</font>
                        MISSING_ELSE
82315                   	assign u_46ad_Hdr_Lock = TxIn_Data [215];
82316      1/1          	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
82317      1/1          	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
82318      1/1          	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
82319      <font color = "red">0/1     ==>  	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];</font>
                        MISSING_ELSE
82320                   	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
82321                   	assign u_46ad_Hdr_User = TxIn_Data [156:149];
82322                   	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
82323                   	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
82324                   	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
82325                   	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
82326                   	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
82327                   	assign IllRsp = Rsp0_Vld &amp; ~ ChainVld;
82328                   	// synopsys translate_off
82329                   	// synthesis translate_off
82330                   	always @( posedge Sys_Clk )
82331                   		if ( Sys_Clk == 1'b1 )
82332                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
82333      1/1          				dontStop = 0;
82334      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82335      1/1          				if (!dontStop) begin
82336      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );</font>
                        MISSING_ELSE
82337                   					$stop;
82338      1/1          				end
82339      1/1          			end
82340      1/1          	// synthesis translate_on
82341      <font color = "red">0/1     ==>  	// synopsys translate_on</font>
                        MISSING_ELSE
82342                   	endmodule
82343      1/1          
82344      1/1          
82345      1/1          
82346      <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
82347                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
82348      1/1          // Exported Structure : /Specification.Architecture.Structure
82349      1/1          // ExportOption       : /verilog
82350      1/1          
82351      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
82352                   module rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 (
82353                   	IdInfo_0_AddrBase
82354      1/1          ,	IdInfo_0_AddrMask
82355      <font color = "red">0/1     ==>  ,	IdInfo_0_Debug</font>
82356      <font color = "red">0/1     ==>  ,	IdInfo_1_AddrBase</font>
82357      1/1          ,	IdInfo_1_AddrMask
82358      <font color = "red">0/1     ==>  ,	IdInfo_1_Debug</font>
82359                   ,	Translation_0_Aperture
82360                   ,	Translation_0_PathFound
82361                   ,	Translation_0_SubFound
82362      1/1          );
82363      1/1          	output [27:0] IdInfo_0_AddrBase       ;
82364      1/1          	output [27:0] IdInfo_0_AddrMask       ;
82365      <font color = "red">0/1     ==>  	output        IdInfo_0_Debug          ;</font>
                        MISSING_ELSE
82366                   	output [27:0] IdInfo_1_AddrBase       ;
82367      1/1          	output [27:0] IdInfo_1_AddrMask       ;
82368      1/1          	output        IdInfo_1_Debug          ;
82369      1/1          	input  [8:0]  Translation_0_Aperture  ;
82370      <font color = "red">0/1     ==>  	output        Translation_0_PathFound ;</font>
                        MISSING_ELSE
82371                   	output        Translation_0_SubFound  ;
82372      1/1          	wire [8:0] u_28b6 ;
82373      1/1          	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
82374      1/1          	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
82375      <font color = "red">0/1     ==>  	assign IdInfo_0_Debug = 1'b0;</font>
                        MISSING_ELSE
82376                   	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
82377                   	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
82378                   	assign IdInfo_1_Debug = 1'b0;
82379                   	assign u_28b6 = Translation_0_Aperture;
82380                   	assign Translation_0_PathFound = u_28b6 == 9'b010110011;
82381                   	assign Translation_0_SubFound = 1'b1;
82382                   endmodule
82383                   
82384                   `timescale 1ps/1ps
82385                   module rsnoc_z_H_R_G_T2_Tt_U_48938d93 (
82386                   	IdInfo_0_AddrBase
82387                   ,	IdInfo_0_AddrMask
82388                   ,	IdInfo_0_Debug
82389      1/1          ,	IdInfo_1_AddrBase
82390      1/1          ,	IdInfo_1_AddrMask
82391      1/1          ,	IdInfo_1_Debug
82392      <font color = "red">0/1     ==>  ,	Translation_0_Aperture</font>
                        MISSING_ELSE
82393                   ,	Translation_0_PathFound
82394      1/1          ,	Translation_0_SubFound
82395      1/1          );
82396      1/1          	output [27:0] IdInfo_0_AddrBase       ;
82397      <font color = "red">0/1     ==>  	output [27:0] IdInfo_0_AddrMask       ;</font>
                        MISSING_ELSE
82398                   	output        IdInfo_0_Debug          ;
82399      1/1          	output [27:0] IdInfo_1_AddrBase       ;
82400      1/1          	output [27:0] IdInfo_1_AddrMask       ;
82401      1/1          	output        IdInfo_1_Debug          ;
82402      <font color = "red">0/1     ==>  	input  [8:0]  Translation_0_Aperture  ;</font>
                        MISSING_ELSE
82403                   	output        Translation_0_PathFound ;
82404      1/1          	output        Translation_0_SubFound  ;
82405      1/1          	rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 Isp(
82406      1/1          		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
82407      <font color = "red">0/1     ==>  	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )</font>
                        MISSING_ELSE
82408                   	,	.IdInfo_0_Debug( IdInfo_0_Debug )
82409                   	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
82410      1/1          	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
82411      <font color = "red">0/1     ==>  	,	.IdInfo_1_Debug( IdInfo_1_Debug )</font>
82412      <font color = "red">0/1     ==>  	,	.Translation_0_Aperture( Translation_0_Aperture )</font>
82413      1/1          	,	.Translation_0_PathFound( Translation_0_PathFound )
82414      <font color = "red">0/1     ==>  	,	.Translation_0_SubFound( Translation_0_SubFound )</font>
82415                   	);
82416                   endmodule
82417                   
82418      1/1          
82419      1/1          
82420      1/1          // FlexNoC version    : 4.7.0
82421      <font color = "red">0/1     ==>  // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd</font>
                        MISSING_ELSE
82422                   // Exported Structure : /Specification.Architecture.Structure
82423      1/1          // ExportOption       : /verilog
82424      1/1          
82425      1/1          // synopsys translate_off
82426      <font color = "red">0/1     ==>  // synthesis translate_off</font>
                        MISSING_ELSE
82427                   `timescale 1ps/1ps
82428      1/1          module rsnoc_z_H_R_G_T2_S_U_93db7490 (
82429      1/1          	Clk
82430      1/1          ,	Clk_ClkS
82431      <font color = "red">0/1     ==>  ,	Clk_En</font>
                        MISSING_ELSE
82432                   ,	Clk_EnS
82433                   ,	Clk_RetRstN
82434                   ,	Clk_RstN
82435                   ,	Clk_Tm
82436                   ,	Rx_Data
82437                   ,	Rx_Head
82438                   ,	Rx_Rdy
82439                   ,	Rx_Tail
82440                   ,	Rx_Vld
82441                   ,	RxAddrMask
82442                   ,	RxApertureHit
82443                   ,	RxPathHit
82444                   );
82445      1/1          	input         Clk           ;
82446      1/1          	input         Clk_ClkS      ;
82447      1/1          	input         Clk_En        ;
82448      <font color = "red">0/1     ==>  	input         Clk_EnS       ;</font>
                        MISSING_ELSE
82449                   	input         Clk_RetRstN   ;
82450      1/1          	input         Clk_RstN      ;
82451      1/1          	input         Clk_Tm        ;
82452      1/1          	input [215:0] Rx_Data       ;
82453      <font color = "red">0/1     ==>  	input         Rx_Head       ;</font>
                        MISSING_ELSE
82454                   	input         Rx_Rdy        ;
82455      1/1          	input         Rx_Tail       ;
82456      1/1          	input         Rx_Vld        ;
82457      1/1          	input [27:0]  RxAddrMask    ;
82458      <font color = "red">0/1     ==>  	input         RxApertureHit ;</font>
                        MISSING_ELSE
82459                   	input         RxPathHit     ;
82460      1/1          	wire [30:0] u_29d3_Addr    ;
82461      1/1          	wire [2:0]  u_29d3_Echo    ;
82462      1/1          	wire [6:0]  u_29d3_Len1    ;
82463      <font color = "red">0/1     ==>  	wire        u_29d3_Lock    ;</font>
                        MISSING_ELSE
82464                   	wire [3:0]  u_29d3_Opc     ;
82465                   	wire [13:0] u_29d3_RouteId ;
82466      1/1          	wire [1:0]  u_29d3_Status  ;
82467      <font color = "red">0/1     ==>  	wire [7:0]  u_29d3_User    ;</font>
82468      <font color = "red">0/1     ==>  	wire [69:0] u_51b4         ;</font>
82469      1/1          	wire [1:0]  u_5389         ;
82470      <font color = "red">0/1     ==>  	wire [3:0]  u_a33a         ;</font>
82471                   	wire [3:0]  u_b175         ;
82472                   	wire        RdXSeen        ;
82473                   	wire        RxAbort        ;
82474      1/1          	wire [30:0] RxAddr         ;
82475      1/1          	wire [26:0] RxAddrMaskT    ;
82476      1/1          	wire [30:0] RxDbg_Addr     ;
82477      <font color = "red">0/1     ==>  	wire [2:0]  RxDbg_Echo     ;</font>
                        MISSING_ELSE
82478                   	wire [6:0]  RxDbg_Len1     ;
82479      1/1          	wire        RxDbg_Lock     ;
82480      1/1          	wire [3:0]  RxDbg_Opc      ;
82481      1/1          	wire [13:0] RxDbg_RouteId  ;
82482      <font color = "red">0/1     ==>  	wire [1:0]  RxDbg_Status   ;</font>
                        MISSING_ELSE
82483                   	wire [7:0]  RxDbg_User     ;
82484      1/1          	wire        RxErr          ;
82485      1/1          	wire [6:0]  RxLen1         ;
82486      1/1          	wire        RxLock         ;
82487      <font color = "red">0/1     ==>  	wire [3:0]  RxOpc          ;</font>
                        MISSING_ELSE
82488                   	wire        RxPre          ;
82489                   	wire        RxPreAtomic    ;
82490                   	wire        RxPrivate      ;
82491                   	wire [1:0]  RxStatus       ;
82492                   	wire        RxUrg          ;
82493                   	wire        RxWrap         ;
82494                   	wire        SevErr_0       ;
82495                   	wire        SevErr_1       ;
82496                   	wire        SevErr_10      ;
82497                   	wire        SevErr_12      ;
82498                   	wire        SevErr_2       ;
82499                   	wire        SevErr_4       ;
82500                   	wire        SevErr_5       ;
82501      1/1          	wire        SevErr_8       ;
82502      1/1          	wire        SevErr_9       ;
82503      1/1          	reg         dontStop       ;
82504      <font color = "red">0/1     ==>  	assign u_51b4 = Rx_Data [215:146];</font>
                        MISSING_ELSE
82505                   	assign u_29d3_Status = u_51b4 [50:49];
82506      1/1          	assign RxDbg_Status = u_29d3_Status;
82507      1/1          	assign u_29d3_Addr = u_51b4 [41:11];
82508      1/1          	assign RxDbg_Addr = u_29d3_Addr;
82509      <font color = "red">0/1     ==>  	assign u_29d3_Lock = u_51b4 [69];</font>
                        MISSING_ELSE
82510                   	assign RxDbg_Lock = u_29d3_Lock;
82511      1/1          	assign u_29d3_Echo = u_51b4 [2:0];
82512      1/1          	assign RxDbg_Echo = u_29d3_Echo;
82513      1/1          	assign u_29d3_Len1 = u_51b4 [48:42];
82514      <font color = "red">0/1     ==>  	assign RxDbg_Len1 = u_29d3_Len1;</font>
                        MISSING_ELSE
82515                   	assign u_29d3_User = u_51b4 [10:3];
82516      1/1          	assign RxDbg_User = u_29d3_User;
82517      1/1          	assign u_29d3_Opc = u_51b4 [54:51];
82518      1/1          	assign RxDbg_Opc = u_29d3_Opc;
82519      <font color = "red">0/1     ==>  	assign u_29d3_RouteId = u_51b4 [68:55];</font>
                        MISSING_ELSE
82520                   	assign RxDbg_RouteId = u_29d3_RouteId;
82521                   	assign RxOpc = Rx_Data [200:197];
82522      1/1          	assign RxUrg = RxOpc == 4'b1001;
82523      <font color = "red">0/1     ==>  	assign RxPre = RxOpc == 4'b1000;</font>
82524      <font color = "red">0/1     ==>  	assign RxLock = Rx_Data [215];</font>
82525      1/1          	assign RxAbort = RxPre &amp; ~ RxLock;
82526      <font color = "red">0/1     ==>  	assign SevErr_0 = ~ RxPathHit &amp; ( RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;</font>
82527                   	always @( posedge Clk )
82528                   		if ( Clk == 1'b1 )
82529                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_0 ) !== 1'b0 ) begin
82530      1/1          				dontStop = 0;
82531      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82532      1/1          				if (!dontStop) begin
82533      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Got an URG or ABORT, but path doesnt match.&quot; );</font>
                        MISSING_ELSE
82534                   					$stop;
82535      1/1          				end
82536      1/1          			end
82537      1/1          	always @( posedge Clk )
82538      <font color = "red">0/1     ==>  		if ( Clk == 1'b1 )</font>
                        MISSING_ELSE
82539                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
82540      1/1          				dontStop = 0;
82541      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82542      1/1          				if (!dontStop) begin
82543      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Len1 &gt;= 2**socket.wLen1.&quot; );</font>
                        MISSING_ELSE
82544                   					$stop;
82545                   				end
82546                   			end
82547                   	assign RxStatus = Rx_Data [196:195];
82548                   	assign RxErr = RxStatus == 2'b01;
82549                   	assign SevErr_4 = RxApertureHit &amp; ~ ( RxStatus == 2'b00 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
82550                   	always @( posedge Clk )
82551                   		if ( Clk == 1'b1 )
82552                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_4 ) !== 1'b0 ) begin
82553                   				dontStop = 0;
82554                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82555                   				if (!dontStop) begin
82556                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, status must be REQ/ERR.&quot; );
82557      1/1          					$stop;
82558      1/1          				end
82559      1/1          			end
82560      <font color = "red">0/1     ==>  	assign RxAddr = Rx_Data [187:157];</font>
                        MISSING_ELSE
82561                   	assign RxAddrMaskT = RxAddrMask [26:0];
82562      1/1          	assign SevErr_5 =
82563      1/1          					RxApertureHit &amp; ( RxAddr [30:4] &amp; RxAddrMaskT ) != 27'b0 &amp; ~ ( RxErr | RxUrg | RxPre ) &amp; Rx_Vld
82564      1/1          		&amp;	Rx_Head;
82565      <font color = "red">0/1     ==>  	always @( posedge Clk )</font>
                        MISSING_ELSE
82566                   		if ( Clk == 1'b1 )
82567      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_5 ) !== 1'b0 ) begin
82568      1/1          				dontStop = 0;
82569      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82570      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
                        MISSING_ELSE
82571                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, Addr must follow the mask define by the table.&quot; );
82572      1/1          					$stop;
82573      1/1          				end
82574      1/1          			end
82575      <font color = "red">0/1     ==>  	always @( posedge Clk )</font>
                        MISSING_ELSE
82576                   		if ( Clk == 1'b1 )
82577                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
82578      1/1          				dontStop = 0;
82579      <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
82580      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
82581      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Linked sequence not supported.&quot; );
82582      <font color = "red">0/1     ==>  					$stop;</font>
82583                   				end
82584                   			end
82585                   	always @( posedge Clk )
82586      1/1          		if ( Clk == 1'b1 )
82587      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
82588      1/1          				dontStop = 0;
82589      <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
                        MISSING_ELSE
82590                   				if (!dontStop) begin
82591      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap not supported.&quot; );
82592      1/1          					$stop;
82593      1/1          				end
82594      <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
82595                   	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
82596      1/1          	assign u_5389 = RxAddr [1:0];
82597      1/1          	assign SevErr_8 = RxWrap &amp; ~ ( u_5389 == 2'b0 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
82598      1/1          	always @( posedge Clk )
82599      <font color = "red">0/1     ==>  		if ( Clk == 1'b1 )</font>
                        MISSING_ELSE
82600                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_8 ) !== 1'b0 ) begin
82601                   				dontStop = 0;
82602                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82603                   				if (!dontStop) begin
82604                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap must be minWrapAlign.&quot; );
82605                   					$stop;
82606                   				end
82607                   			end
82608                   	assign RxLen1 = Rx_Data [194:188];
82609                   	assign SevErr_9 = RxWrap &amp; ( | ( RxLen1 &amp; 7'b1000000 ) ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
82610                   	always @( posedge Clk )
82611                   		if ( Clk == 1'b1 )
82612                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_9 ) !== 1'b0 ) begin
82613      1/1          				dontStop = 0;
82614      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82615      1/1          				if (!dontStop) begin
82616      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap length exceeds maxWrap&quot; );</font>
                        MISSING_ELSE
82617                   					$stop;
82618      1/1          				end
82619      1/1          			end
82620      1/1          	assign SevErr_10 =
82621      <font color = "red">0/1     ==>  							( RxAddr &amp; 31'b1111111111111111111000000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } &amp; 31'b1111111111111111111000000000000 )</font>
                        MISSING_ELSE
82622                   					&amp;	~ ( RxWrap | RxPrivate )
82623      1/1          				&amp;	~ ( RxErr | RxUrg | RxPre )
82624      1/1          			&amp;
82625      1/1          			Rx_Vld
82626      <font color = "red">0/1     ==>  		&amp;	Rx_Head;</font>
                        MISSING_ELSE
82627                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
82628      1/1          			.Clk( Clk )
82629      1/1          		,	.Clk_ClkS( Clk_ClkS )
82630      1/1          		,	.Clk_En( Clk_En )
82631      <font color = "red">0/1     ==>  		,	.Clk_EnS( Clk_EnS )</font>
                        MISSING_ELSE
82632                   		,	.Clk_RetRstN( Clk_RetRstN )
82633                   		,	.Clk_RstN( Clk_RstN )
82634      1/1          		,	.Clk_Tm( Clk_Tm )
82635      <font color = "red">0/1     ==>  		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )</font>
82636      <font color = "red">0/1     ==>  		,	.O( RxPrivate )</font>
82637      1/1          		,	.Reset( ~ RxLock )
82638      <font color = "red">0/1     ==>  		,	.Set( RxPre &amp; ( | RxLen1 ) )</font>
82639                   		);
82640                   	always @( posedge Clk )
82641                   		if ( Clk == 1'b1 )
82642      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_10 ) !== 1'b0 ) begin
82643      1/1          				dontStop = 0;
82644      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82645      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
                        MISSING_ELSE
82646                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for INCR.&quot; );
82647      1/1          					$stop;
82648      1/1          				end
82649      1/1          			end
82650      <font color = "red">0/1     ==>  	always @( posedge Clk )</font>
                        MISSING_ELSE
82651                   		if ( Clk == 1'b1 )
82652      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
82653      1/1          				dontStop = 0;
82654      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82655      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
                        MISSING_ELSE
82656                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for WRAP.&quot; );
82657                   					$stop;
82658                   				end
82659                   			end
82660                   	assign u_a33a = RxAddr [3:0];
82661                   	assign u_b175 = u_a33a;
82662                   	assign RxPreAtomic =
82663                   			RxPre &amp; RxLen1 == 7'b0 &amp; ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
82664                   	assign SevErr_12 = RxPreAtomic &amp; Rx_Vld &amp; Rx_Head;
82665                   	always @( posedge Clk )
82666                   		if ( Clk == 1'b1 )
82667                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_12 ) !== 1'b0 ) begin
82668                   				dontStop = 0;
82669      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82670      1/1          				if (!dontStop) begin
82671      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Atomic preamble not supported.&quot; );
82672      <font color = "red">0/1     ==>  					$stop;</font>
                        MISSING_ELSE
82673                   				end
82674      1/1          			end
82675      1/1          	assign SevErr_1 = ~ RxApertureHit &amp; ~ ( RxErr | RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;
82676      1/1          	always @( posedge Clk )
82677      <font color = "red">0/1     ==>  		if ( Clk == 1'b1 )</font>
                        MISSING_ELSE
82678                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_1 ) !== 1'b0 ) begin
82679      1/1          				dontStop = 0;
82680      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82681      1/1          				if (!dontStop) begin
82682      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Aperture does not match any key of the table.&quot; );</font>
                        MISSING_ELSE
82683                   					$stop;
82684      1/1          				end
82685      1/1          			end
82686      1/1          	assign SevErr_2 = RdXSeen &amp; RxErr &amp; Rx_Vld &amp; Rx_Head;
82687      <font color = "red">0/1     ==>  		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(</font>
                        MISSING_ELSE
82688                   			.Clk( Clk )
82689                   		,	.Clk_ClkS( Clk_ClkS )
82690      1/1          		,	.Clk_En( Clk_En )
82691      <font color = "red">0/1     ==>  		,	.Clk_EnS( Clk_EnS )</font>
82692      <font color = "red">0/1     ==>  		,	.Clk_RetRstN( Clk_RetRstN )</font>
82693      1/1          		,	.Clk_RstN( Clk_RstN )
82694      <font color = "red">0/1     ==>  		,	.Clk_Tm( Clk_Tm )</font>
82695                   		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )
82696                   		,	.O( RdXSeen )
82697                   		,	.Reset( RxOpc == 4'b0100 )
82698      1/1          		,	.Set( RxOpc == 4'b0011 &amp; ~ RxErr )
82699      1/1          		);
82700      1/1          	always @( posedge Clk )
82701      <font color = "red">0/1     ==>  		if ( Clk == 1'b1 )</font>
                        MISSING_ELSE
82702                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_2 ) !== 1'b0 ) begin
82703      1/1          				dontStop = 0;
82704      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
82705      1/1          				if (!dontStop) begin
82706      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - WR ERR following a RDX REQ.&quot; );</font>
                        MISSING_ELSE
82707                   					$stop;
82708      1/1          				end
82709      1/1          			end
82710      1/1          	endmodule
82711      <font color = "red">0/1     ==>  	// synthesis translate_on</font>
                        MISSING_ELSE
82712                   	// synopsys translate_on
82713                   
82714                   `timescale 1ps/1ps
82715                   module rsnoc_z_H_R_G_T2_F_U_ad1b8756 (
82716                   	AddrMask
82717                   ,	CxtRd_AddLd0
82718                   ,	CxtRd_Addr4Be
82719                   ,	CxtRd_Echo
82720                   ,	CxtRd_Head
82721                   ,	CxtRd_Len1
82722                   ,	CxtRd_OpcT
82723                   ,	CxtRd_RdAlign
82724                   ,	CxtRd_RouteIdZ
82725      1/1          ,	CxtWr_AddLd0
82726      1/1          ,	CxtWr_Addr4Be
82727      1/1          ,	CxtWr_Echo
82728      <font color = "red">0/1     ==>  ,	CxtWr_Head</font>
                        MISSING_ELSE
82729                   ,	CxtWr_Len1
82730      1/1          ,	CxtWr_OpcT
82731      1/1          ,	CxtWr_RdAlign
82732      1/1          ,	CxtWr_RouteIdZ
82733      <font color = "red">0/1     ==>  ,	Debug</font>
                        MISSING_ELSE
82734                   ,	Empty
82735                   ,	PathFound
82736                   ,	ReqRx_Data
82737                   ,	ReqRx_Head
82738                   ,	ReqRx_Rdy
82739                   ,	ReqRx_Tail
82740                   ,	ReqRx_Vld
82741                   ,	ReqTx_Data
82742                   ,	ReqTx_Head
82743                   ,	ReqTx_Rdy
82744                   ,	ReqTx_Tail
82745                   ,	ReqTx_Vld
82746                   ,	RspRx_Data
82747                   ,	RspRx_Head
82748                   ,	RspRx_Rdy
82749                   ,	RspRx_Tail
82750                   ,	RspRx_Vld
82751                   ,	RspTx_Data
82752                   ,	RspTx_Head
82753                   ,	RspTx_Rdy
82754                   ,	RspTx_Tail
82755                   ,	RspTx_Vld
82756                   ,	SubFound
82757                   ,	Sys_Clk
82758                   ,	Sys_Clk_ClkS
82759                   ,	Sys_Clk_En
82760                   ,	Sys_Clk_EnS
82761                   ,	Sys_Clk_RetRstN
82762                   ,	Sys_Clk_RstN
82763                   ,	Sys_Clk_Tm
82764                   ,	Sys_Pwr_Idle
82765                   ,	Sys_Pwr_WakeUp
82766                   ,	WrCxt
82767                   );
82768                   	input  [27:0]  AddrMask        ;
82769      1/1          	input  [7:0]   CxtRd_AddLd0    ;
82770      1/1          	input  [3:0]   CxtRd_Addr4Be   ;
82771      <font color = "red">0/1     ==>  	input  [2:0]   CxtRd_Echo      ;</font>
82772      <font color = "red">0/1     ==>  	input          CxtRd_Head      ;</font>
82773      <font color = "red">0/1     ==>  	input  [6:0]   CxtRd_Len1      ;</font>
82774      <font color = "red">0/1     ==>  	input  [3:0]   CxtRd_OpcT      ;</font>
82775      <font color = "red">0/1     ==>  	input          CxtRd_RdAlign   ;</font>
82776      <font color = "red">0/1     ==>  	input  [4:0]   CxtRd_RouteIdZ  ;</font>
82777      <font color = "red">0/1     ==>  	output [7:0]   CxtWr_AddLd0    ;</font>
82778      <font color = "red">0/1     ==>  	output [3:0]   CxtWr_Addr4Be   ;</font>
82779      <font color = "red">0/1     ==>  	output [2:0]   CxtWr_Echo      ;</font>
82780      <font color = "red">0/1     ==>  	output         CxtWr_Head      ;</font>
82781      <font color = "red">0/1     ==>  	output [6:0]   CxtWr_Len1      ;</font>
82782      <font color = "red">0/1     ==>  	output [3:0]   CxtWr_OpcT      ;</font>
82783      <font color = "red">0/1     ==>  	output         CxtWr_RdAlign   ;</font>
82784      <font color = "red">0/1     ==>  	output [4:0]   CxtWr_RouteIdZ  ;</font>
82785      <font color = "red">0/1     ==>  	input          Debug           ;</font>
82786      1/1          	input          Empty           ;
82787                   	input          PathFound       ;
82788                   	input  [215:0] ReqRx_Data      ;
82789                   	input          ReqRx_Head      ;
82790                   	output         ReqRx_Rdy       ;
82791                   	input          ReqRx_Tail      ;
82792                   	input          ReqRx_Vld       ;
82793                   	output [215:0] ReqTx_Data      ;
82794                   	output         ReqTx_Head      ;
82795                   	input          ReqTx_Rdy       ;
82796                   	output         ReqTx_Tail      ;
82797                   	output         ReqTx_Vld       ;
82798                   	input  [215:0] RspRx_Data      ;
82799                   	input          RspRx_Head      ;
82800                   	output         RspRx_Rdy       ;
82801                   	input          RspRx_Tail      ;
82802                   	input          RspRx_Vld       ;
82803                   	output [215:0] RspTx_Data      ;
82804                   	output         RspTx_Head      ;
82805                   	input          RspTx_Rdy       ;
82806                   	output         RspTx_Tail      ;
82807                   	output         RspTx_Vld       ;
82808                   	input          SubFound        ;
82809                   	input          Sys_Clk         ;
82810                   	input          Sys_Clk_ClkS    ;
82811                   	input          Sys_Clk_En      ;
82812                   	input          Sys_Clk_EnS     ;
82813                   	input          Sys_Clk_RetRstN ;
82814                   	input          Sys_Clk_RstN    ;
82815                   	input          Sys_Clk_Tm      ;
82816                   	output         Sys_Pwr_Idle    ;
82817                   	output         Sys_Pwr_WakeUp  ;
82818                   	output         WrCxt           ;
82819                   	wire [1:0]   u_298c              ;
82820                   	wire [15:0]  u_4c36              ;
82821                   	wire         u_6_IDLE_WAIT       ;
82822                   	wire         u_6_RSP_IDLE        ;
82823                   	wire         u_6_WAIT_RSP        ;
82824                   	wire [13:0]  u_7df2_3            ;
82825                   	wire [1:0]   u_7df2_4            ;
82826                   	wire [13:0]  u_8bb4_3            ;
82827                   	wire [1:0]   u_8bb4_4            ;
82828                   	wire         u_9d54              ;
82829                   	wire [15:0]  u_ab1f              ;
82830                   	wire [1:0]   u_b9ec              ;
82831                   	wire [1:0]   u_bdb6              ;
82832                   	wire [1:0]   Arb_Gnt             ;
82833                   	wire         Arb_Rdy             ;
82834                   	wire [1:0]   Arb_Req             ;
82835                   	wire         Arb_Vld             ;
82836                   	wire [1:0]   CurState            ;
82837                   	wire         CxtRdy              ;
82838                   	wire         CxtVld              ;
82839                   	wire         LoopBack            ;
82840                   	wire         LoopPld             ;
82841                   	wire [13:0]  NullRx_RouteId      ;
82842                   	wire [1:0]   NullRx_Status       ;
82843                   	wire [13:0]  NullTx_RouteId      ;
82844                   	wire [1:0]   NullTx_Status       ;
82845                   	wire         Pwr_BusErr_Idle     ;
82846                   	wire         Pwr_BusErr_WakeUp   ;
82847                   	wire         Pwr_Cxt_Idle        ;
82848                   	wire         Pwr_Cxt_WakeUp      ;
82849                   	wire         Req_HdrVld          ;
82850                   	wire [215:0] ReqTx0_Data         ;
82851                   	wire         ReqTx0_Head         ;
82852                   	wire         ReqTx0_Rdy          ;
82853                   	wire         ReqTx0_Tail         ;
82854                   	wire         ReqTx0_Vld          ;
82855                   	wire [215:0] Rsp_Data            ;
82856                   	wire         Rsp_Rdy             ;
82857                   	wire         Rsp_Vld             ;
82858                   	wire [15:0]  RspBe               ;
82859                   	wire [145:0] RspDatum            ;
82860                   	wire [69:0]  RspHdr              ;
82861                   	wire         RspRdy              ;
82862                   	wire [7:0]   RspUser             ;
82863                   	wire [30:0]  RspWord_Hdr_Addr    ;
82864                   	wire [2:0]   RspWord_Hdr_Echo    ;
82865                   	wire [6:0]   RspWord_Hdr_Len1    ;
82866                   	wire [3:0]   RspWord_Hdr_Opc     ;
82867                   	wire [13:0]  RspWord_Hdr_RouteId ;
82868                   	wire [1:0]   RspWord_Hdr_Status  ;
82869                   	wire [7:0]   RspWord_Hdr_User    ;
82870      1/1          	wire [215:0] RxErr_Data          ;
82871      1/1          	wire         RxErr_Head          ;
82872      1/1          	wire         RxErr_Rdy           ;
82873      <font color = "red">0/1     ==>  	wire         RxErr_Tail          ;</font>
                        MISSING_ELSE
82874                   	wire         RxErr_Vld           ;
82875      1/1          	wire [30:0]  RxWord_Hdr_Addr     ;
82876      1/1          	wire [2:0]   RxWord_Hdr_Echo     ;
82877      1/1          	wire [6:0]   RxWord_Hdr_Len1     ;
82878      <font color = "red">0/1     ==>  	wire [3:0]   RxWord_Hdr_Opc      ;</font>
                        MISSING_ELSE
82879                   	wire [13:0]  RxWord_Hdr_RouteId  ;
82880                   	wire [1:0]   RxWord_Hdr_Status   ;
82881      1/1          	assign ReqTx0_Rdy = ReqTx_Rdy;
82882      <font color = "red">0/1     ==>  	assign u_298c = RxErr_Data [196:195];</font>
82883      <font color = "red">0/1     ==>  	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;</font>
82884      1/1          	assign Req_HdrVld = RxErr_Vld &amp; RxErr_Head;
82885      <font color = "red">0/1     ==>  	assign u_6_IDLE_WAIT = LoopBack &amp; Req_HdrVld;</font>
82886                   	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
82887                   	assign NullRx_RouteId = RxWord_Hdr_RouteId;
82888                   	assign u_8bb4_3 = NullRx_RouteId;
82889      1/1          	assign RxWord_Hdr_Status = RxErr_Data [196:195];
82890      1/1          	assign NullRx_Status = RxWord_Hdr_Status;
82891      1/1          	assign u_8bb4_4 = NullRx_Status;
82892      <font color = "red">0/1     ==>  	assign WrCxt = CurState == 2'b01 &amp; Empty &amp; RspRdy;</font>
                        MISSING_ELSE
82893                   	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
82894                   		.Gnt( Arb_Gnt )
82895      1/1          	,	.Rdy( Arb_Rdy )
82896      1/1          	,	.Req( Arb_Req )
82897      <font color = "red">0/1     ==>  	,	.ReqArbIn( 2'b0 )</font>
82898      1/1          	,	.Sys_Clk( Sys_Clk )
82899                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
82900                   	,	.Sys_Clk_En( Sys_Clk_En )
82901                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
82902      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
82903      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
82904      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
82905      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( )</font>
                        MISSING_ELSE
82906                   	,	.Sys_Pwr_WakeUp( )
82907      1/1          	,	.Vld( Arb_Vld )
82908      1/1          	);
82909      1/1          	assign NullTx_RouteId = u_7df2_3;
82910      <font color = "red">0/1     ==>  	assign RspWord_Hdr_RouteId = NullTx_RouteId;</font>
                        MISSING_ELSE
82911                   	assign RspWord_Hdr_Opc = CxtRd_OpcT;
82912                   	assign NullTx_Status = u_7df2_4;
82913                   	assign RspWord_Hdr_Status = NullTx_Status;
82914                   	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
82915                   	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
82916                   	assign RspUser = { 8'b0 };
82917                   	assign RspWord_Hdr_User = RspUser;
82918                   	assign RspWord_Hdr_Echo = CxtRd_Echo;
82919                   	assign RspHdr =
82920                   		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
82921                   	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
82922                   	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
82923                   	assign Rsp_Data = { RspHdr , RspDatum };
82924      1/1          	assign Rsp_Vld = CxtVld &amp; ~ LoopPld;
82925      1/1          	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( RspWord_Hdr_Addr [3:0] ) , .O( u_4c36 ) );
82926      1/1          	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
82927      <font color = "red">0/1     ==>  	rsnoc_z_H_R_N_T_U_P_Pc_40d03d68 upc(</font>
                        MISSING_ELSE
82928                   		.Be( RspBe )
82929      1/1          	,	.Data( 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 )
82930      1/1          	,	.LastWord( 1'b1 )
82931      1/1          	,	.Payload( RspDatum )
82932      <font color = "red">0/1     ==>  	,	.WordErr( 1'b0 )</font>
                        MISSING_ELSE
82933                   	);
82934                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
82935                   		.Clk( Sys_Clk )
82936                   	,	.Clk_ClkS( Sys_Clk_ClkS )
82937                   	,	.Clk_En( Sys_Clk_En )
82938                   	,	.Clk_EnS( Sys_Clk_EnS )
82939                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
82940                   	,	.Clk_RstN( Sys_Clk_RstN )
82941                   	,	.Clk_Tm( Sys_Clk_Tm )
82942                   	,	.En( RxErr_Vld &amp; RxErr_Rdy )
82943                   	,	.O( LoopPld )
82944                   	,	.Reset( RxErr_Tail )
82945                   	,	.Set( LoopBack &amp; RxErr_Head )
82946                   	);
82947                   	rsnoc_z_H_R_U_A_M_66382065_D216e0p0 Im(
82948                   		.Gnt( Arb_Gnt )
82949                   	,	.Rdy( Arb_Rdy )
82950                   	,	.Req( Arb_Req )
82951                   	,	.ReqArbIn( )
82952                   	,	.Rx_0_Data( Rsp_Data )
82953                   	,	.Rx_0_Head( 1'b1 )
82954                   	,	.Rx_0_Rdy( Rsp_Rdy )
82955                   	,	.Rx_0_Tail( 1'b1 )
82956                   	,	.Rx_0_Vld( Rsp_Vld )
82957                   	,	.Rx_1_Data( RspRx_Data )
82958                   	,	.Rx_1_Head( RspRx_Head )
82959                   	,	.Rx_1_Rdy( RspRx_Rdy )
82960                   	,	.Rx_1_Tail( RspRx_Tail )
82961                   	,	.Rx_1_Vld( RspRx_Vld )
82962                   	,	.RxLock( 2'b0 )
82963                   	,	.Sys_Clk( Sys_Clk )
82964                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
82965                   	,	.Sys_Clk_En( Sys_Clk_En )
82966                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
82967                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
82968      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
82969      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
82970      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( )</font>
82971      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( )</font>
82972      <font color = "red">0/1     ==>  	,	.Tx_Data( RspTx_Data )</font>
82973      <font color = "red">0/1     ==>  	,	.Tx_Head( RspTx_Head )</font>
82974      <font color = "red">0/1     ==>  	,	.Tx_Rdy( RspTx_Rdy )</font>
82975      <font color = "red">0/1     ==>  	,	.Tx_Tail( RspTx_Tail )</font>
82976      <font color = "red">0/1     ==>  	,	.Tx_Vld( RspTx_Vld )</font>
82977      <font color = "red">0/1     ==>  	,	.Vld( Arb_Vld )</font>
82978      <font color = "red">0/1     ==>  	);</font>
82979      <font color = "red">0/1     ==>  	assign CxtRdy = Rsp_Rdy;</font>
82980      <font color = "red">0/1     ==>  	rsnoc_z_H_R_U_P_Hs_654f724d_A0001420 Ip(</font>
82981      <font color = "red">0/1     ==>  		.Rx_3( u_8bb4_3 )</font>
82982      <font color = "red">0/1     ==>  	,	.Rx_4( u_8bb4_4 )</font>
82983      <font color = "red">0/1     ==>  	,	.RxRdy( RspRdy )</font>
82984      <font color = "red">0/1     ==>  	,	.RxVld( WrCxt )</font>
82985      1/1          	,	.Sys_Clk( Sys_Clk )
82986                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
82987                   	,	.Sys_Clk_En( Sys_Clk_En )
82988                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
82989      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
82990      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
82991      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
82992      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )</font>
                        MISSING_ELSE
82993                   	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
82994      1/1          	,	.Tx_3( u_7df2_3 )
82995      1/1          	,	.Tx_4( u_7df2_4 )
82996      1/1          	,	.TxRdy( CxtRdy )
82997      <font color = "red">0/1     ==>  	,	.TxVld( CxtVld )</font>
                        MISSING_ELSE
82998                   	);
82999                   	assign u_6_RSP_IDLE = RspRdy;
83000      1/1          	assign u_6_WAIT_RSP = Empty &amp; RspRdy;
83001      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(</font>
83002      1/1          		.Clk( Sys_Clk )
83003      <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
83004                   	,	.Clk_En( Sys_Clk_En )
83005                   	,	.Clk_EnS( Sys_Clk_EnS )
83006                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
83007                   	,	.Clk_RstN( Sys_Clk_RstN )
83008      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
83009      <font color = "red">0/1     ==>  	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )</font>
83010      1/1          	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
83011      <font color = "red">0/1     ==>  	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )</font>
83012                   	,	.CurState( u_bdb6 )
83013                   	,	.NextState( u_b9ec )
83014                   	);
83015      1/1          	assign CurState = u_bdb6;
83016      1/1          	assign RxErr_Rdy =
83017      1/1          				~ RxErr_Head &amp; ReqTx0_Rdy
83018      <font color = "red">0/1     ==>  		|			CurState == 2'b00 &amp; ~ LoopBack &amp; ReqTx0_Rdy</font>
                        MISSING_ELSE
83019                   		|			CurState == 2'b01 &amp; Empty &amp; RspRdy
83020                   		|	LoopPld;
83021      1/1          	rsnoc_z_H_R_G_T2_B_U_e584db3c Ibe(
83022      1/1          		.CrossB1( 12'b0 )
83023      1/1          	,	.Rx_Data( ReqRx_Data )
83024      <font color = "red">0/1     ==>  	,	.Rx_Head( ReqRx_Head )</font>
                        MISSING_ELSE
83025                   	,	.Rx_Rdy( ReqRx_Rdy )
83026      1/1          	,	.Rx_Tail( ReqRx_Tail )
83027      <font color = "red">0/1     ==>  	,	.Rx_Vld( ReqRx_Vld )</font>
83028      1/1          	,	.Sys_Clk( Sys_Clk )
83029      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
83030                   	,	.Sys_Clk_En( Sys_Clk_En )
83031                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
83032                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
83033                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
83034                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
83035                   	,	.Sys_Pwr_Idle( Pwr_BusErr_Idle )
83036                   	,	.Sys_Pwr_WakeUp( Pwr_BusErr_WakeUp )
83037                   	,	.Tx_Data( RxErr_Data )
83038                   	,	.Tx_Head( RxErr_Head )
83039                   	,	.Tx_Rdy( RxErr_Rdy )
83040                   	,	.Tx_Tail( RxErr_Tail )
83041                   	,	.Tx_Vld( RxErr_Vld )
83042                   	);
83043                   	assign RxWord_Hdr_Addr = RxErr_Data [187:157];
83044                   	assign CxtWr_AddLd0 = RxWord_Hdr_Addr [7:0];
83045                   	assign CxtWr_Addr4Be = 4'b0;
83046      1/1          	assign RxWord_Hdr_Echo = RxErr_Data [148:146];
83047      <font color = "red">0/1     ==>  	assign CxtWr_Echo = RxWord_Hdr_Echo;</font>
83048      <font color = "red">0/1     ==>  	assign CxtWr_Head = 1'b0;</font>
83049      <font color = "red">0/1     ==>  	assign RxWord_Hdr_Len1 = RxErr_Data [194:188];</font>
83050      <font color = "red">0/1     ==>  	assign CxtWr_Len1 = RxWord_Hdr_Len1;</font>
83051      1/1          	assign RxWord_Hdr_Opc = RxErr_Data [200:197];
83052      <font color = "red">0/1     ==>  	assign CxtWr_OpcT = RxWord_Hdr_Opc;</font>
83053                   	assign CxtWr_RdAlign = 1'b0;
83054                   	assign CxtWr_RouteIdZ = 5'b0;
83055                   	assign ReqTx0_Data = RxErr_Data;
83056                   	assign ReqTx_Data = { ReqTx0_Data [215:146] , ReqTx0_Data [145:0] };
83057                   	assign ReqTx0_Head = RxErr_Head;
83058                   	assign ReqTx_Head = ReqTx0_Head;
83059                   	assign ReqTx0_Tail = RxErr_Tail;
83060                   	assign ReqTx_Tail = ReqTx0_Tail;
83061                   	assign ReqTx0_Vld = RxErr_Vld &amp; ( ~ RxErr_Head &amp; ~ LoopPld | CurState == 2'b00 &amp; ~ LoopBack );
83062                   	assign ReqTx_Vld = ReqTx0_Vld;
83063                   	assign Sys_Pwr_Idle = Pwr_BusErr_Idle &amp; Pwr_Cxt_Idle;
83064                   	assign Sys_Pwr_WakeUp = ReqRx_Vld;
83065                   	// synopsys translate_off
83066                   	// synthesis translate_off
83067                   	always @( posedge Sys_Clk )
83068                   	begin
83069                   		if ( Sys_Clk_RstN &amp; 1'b1 )
83070                   			if ( Arb_Req == 2'b0 ) // BitCov [GRADE=1] O = 1
83071                   				begin end
83072                   	end
83073                   	// synthesis translate_on
83074                   	// synopsys translate_on
83075                   	// synopsys translate_off
83076                   	// synthesis translate_off
83077                   	always @( posedge Sys_Clk )
83078                   	begin
83079                   		if ( Sys_Clk_RstN &amp; 1'b1 )
83080                   			if ( Arb_Req == 2'b01 ) // BitCov [GRADE=1] O = 1
83081                   				begin end
83082                   	end
83083                   	// synthesis translate_on
83084                   	// synopsys translate_on
83085                   	// synopsys translate_off
83086                   	// synthesis translate_off
83087                   	always @( posedge Sys_Clk )
83088                   	begin
83089                   		if ( Sys_Clk_RstN &amp; 1'b1 )
83090                   			if ( Arb_Req == 2'b10 ) // BitCov [GRADE=1] O = 1
83091                   				begin end
83092                   	end
83093                   	// synthesis translate_on
83094                   	// synopsys translate_on
83095                   	// synopsys translate_off
83096                   	// synthesis translate_off
83097                   	rsnoc_z_H_R_G_T2_S_U_93db7490 Ise(
83098                   		.Clk( Sys_Clk )
83099                   	,	.Clk_ClkS( Sys_Clk_ClkS )
83100                   	,	.Clk_En( Sys_Clk_En )
83101                   	,	.Clk_EnS( Sys_Clk_EnS )
83102                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
83103                   	,	.Clk_RstN( Sys_Clk_RstN )
83104                   	,	.Clk_Tm( Sys_Clk_Tm )
83105                   	,	.Rx_Data( ReqRx_Data )
83106                   	,	.Rx_Head( ReqRx_Head )
83107                   	,	.Rx_Rdy( ReqRx_Rdy )
83108                   	,	.Rx_Tail( ReqRx_Tail )
83109                   	,	.Rx_Vld( ReqRx_Vld )
83110                   	,	.RxAddrMask( AddrMask )
83111                   	,	.RxApertureHit( PathFound &amp; SubFound )
83112                   	,	.RxPathHit( PathFound )
83113                   	);
83114                   	// synthesis translate_on
83115                   	// synopsys translate_on
83116                   endmodule
83117                   
83118      1/1          `timescale 1ps/1ps
83119      1/1          module rsnoc_z_H_R_U_P_N_e5534060_A321146010117123041101081 (
83120      1/1          	Rx_0
83121      <font color = "red">0/1     ==>  ,	Rx_1</font>
                        MISSING_ELSE
83122                   ,	Rx_10
83123                   ,	Rx_11
83124                   ,	Rx_13
83125                   ,	Rx_14
83126                   ,	Rx_15
83127                   ,	Rx_17
83128                   ,	Rx_19
83129                   ,	Rx_2
83130                   ,	Rx_20
83131                   ,	Rx_4
83132                   ,	Rx_6
83133                   ,	Rx_7
83134                   ,	Rx_8
83135                   ,	Rx_9
83136                   ,	RxRdy
83137                   ,	RxVld
83138                   ,	Sys_Clk
83139                   ,	Sys_Clk_ClkS
83140                   ,	Sys_Clk_En
83141                   ,	Sys_Clk_EnS
83142                   ,	Sys_Clk_RetRstN
83143                   ,	Sys_Clk_RstN
83144                   ,	Sys_Clk_Tm
83145                   ,	Sys_Pwr_Idle
83146                   ,	Sys_Pwr_WakeUp
83147                   ,	Tx_0
83148                   ,	Tx_1
83149                   ,	Tx_10
83150                   ,	Tx_11
83151                   ,	Tx_13
83152                   ,	Tx_14
83153                   ,	Tx_15
83154                   ,	Tx_17
83155                   ,	Tx_19
83156                   ,	Tx_2
83157                   ,	Tx_20
83158                   ,	Tx_4
83159                   ,	Tx_6
83160                   ,	Tx_7
83161                   ,	Tx_8
83162                   ,	Tx_9
83163                   ,	TxRdy
83164                   ,	TxVld
83165                   );
83166                   	input  [31:0]  Rx_0            ;
83167                   	input          Rx_1            ;
83168                   	input  [1:0]   Rx_10           ;
83169                   	input  [2:0]   Rx_11           ;
83170                   	input  [3:0]   Rx_13           ;
83171                   	input          Rx_14           ;
83172                   	input          Rx_15           ;
83173                   	input          Rx_17           ;
83174                   	input  [7:0]   Rx_19           ;
83175                   	input  [145:0] Rx_2            ;
83176                   	input          Rx_20           ;
83177                   	input          Rx_4            ;
83178                   	input          Rx_6            ;
83179                   	input          Rx_7            ;
83180                   	input  [6:0]   Rx_8            ;
83181                   	input          Rx_9            ;
83182                   	output         RxRdy           ;
83183                   	input          RxVld           ;
83184                   	input          Sys_Clk         ;
83185      1/1          	input          Sys_Clk_ClkS    ;
83186      1/1          	input          Sys_Clk_En      ;
83187      1/1          	input          Sys_Clk_EnS     ;
83188      <font color = "red">0/1     ==>  	input          Sys_Clk_RetRstN ;</font>
                        MISSING_ELSE
83189                   	input          Sys_Clk_RstN    ;
83190                   	input          Sys_Clk_Tm      ;
83191                   	output         Sys_Pwr_Idle    ;
83192                   	output         Sys_Pwr_WakeUp  ;
83193                   	output [31:0]  Tx_0            ;
83194                   	output         Tx_1            ;
83195                   	output [1:0]   Tx_10           ;
83196                   	output [2:0]   Tx_11           ;
83197                   	output [3:0]   Tx_13           ;
83198                   	output         Tx_14           ;
83199                   	output         Tx_15           ;
83200                   	output         Tx_17           ;
83201                   	output [7:0]   Tx_19           ;
83202                   	output [145:0] Tx_2            ;
83203                   	output         Tx_20           ;
83204                   	output         Tx_4            ;
83205                   	output         Tx_6            ;
83206                   	output         Tx_7            ;
83207                   	output [6:0]   Tx_8            ;
83208                   	output         Tx_9            ;
83209                   	input          TxRdy           ;
83210                   	output         TxVld           ;
83211                   	reg  dontStop ;
83212                   	assign RxRdy = TxRdy;
83213                   	assign Sys_Pwr_Idle = 1'b1;
83214                   	assign Sys_Pwr_WakeUp = 1'b0;
83215                   	assign Tx_0 = Rx_0;
83216                   	assign Tx_1 = Rx_1;
83217                   	assign Tx_10 = Rx_10;
83218                   	assign Tx_11 = Rx_11;
83219                   	assign Tx_13 = Rx_13;
83220                   	assign Tx_14 = Rx_14;
83221                   	assign Tx_15 = Rx_15;
83222                   	assign Tx_17 = Rx_17;
83223                   	assign Tx_19 = Rx_19;
83224                   	assign Tx_2 = Rx_2;
83225                   	assign Tx_20 = Rx_20;
83226                   	assign Tx_4 = Rx_4;
83227                   	assign Tx_6 = Rx_6;
83228                   	assign Tx_7 = Rx_7;
83229                   	assign Tx_8 = Rx_8;
83230                   	assign Tx_9 = Rx_9;
83231                   	assign TxVld = RxVld;
83232                   	// synopsys translate_off
83233                   	// synthesis translate_off
83234                   	always @( posedge Sys_Clk )
83235                   		if ( Sys_Clk == 1'b1 )
83236                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
83237                   				dontStop = 0;
83238                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
83239                   				if (!dontStop) begin
83240                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
83241                   					$stop;
83242                   				end
83243                   			end
83244                   	// synthesis translate_on
83245                   	// synopsys translate_on
83246                   	endmodule
83247                   
83248                   `timescale 1ps/1ps
83249                   module rsnoc_z_H_R_G_T2_O_U_3ec4fe15 (
83250                   	Cxt_0
83251                   ,	Cxt_1
83252                   ,	Cxt_10
83253                   ,	Cxt_11
83254                   ,	Cxt_12
83255                   ,	Cxt_13
83256                   ,	Cxt_14
83257                   ,	Cxt_15
83258                   ,	Cxt_2
83259                   ,	Cxt_3
83260                   ,	Cxt_4
83261                   ,	Cxt_5
83262                   ,	Cxt_6
83263                   ,	Cxt_7
83264                   ,	Cxt_8
83265                   ,	Cxt_9
83266      1/1          ,	CxtUsed
83267      <font color = "red">0/1     ==>  ,	Rdy</font>
83268      <font color = "red">0/1     ==>  ,	Req_AddLd0</font>
83269      1/1          ,	Req_AddMdL
83270      1/1          ,	Req_Len1
83271                   ,	Req_OpcT
83272                   ,	Req_RouteId
83273                   ,	Req_SeqId
83274                   ,	Req_Strm
83275                   ,	ReqRdy
83276                   ,	ReqVld
83277                   ,	Sys_Clk
83278                   ,	Sys_Clk_ClkS
83279                   ,	Sys_Clk_En
83280                   ,	Sys_Clk_EnS
83281                   ,	Sys_Clk_RetRstN
83282                   ,	Sys_Clk_RstN
83283      1/1          ,	Sys_Clk_Tm
83284      1/1          ,	Sys_Pwr_Idle
83285      <font color = "red">0/1     ==>  ,	Sys_Pwr_WakeUp</font>
83286      <font color = "red">0/1     ==>  );</font>
83287      <font color = "red">0/1     ==>  	input  [32:0] Cxt_0           ;</font>
83288      <font color = "red">0/1     ==>  	input  [32:0] Cxt_1           ;</font>
83289      <font color = "red">0/1     ==>  	input  [32:0] Cxt_10          ;</font>
83290      <font color = "red">0/1     ==>  	input  [32:0] Cxt_11          ;</font>
83291                   	input  [32:0] Cxt_12          ;
83292                   	input  [32:0] Cxt_13          ;
83293                   	input  [32:0] Cxt_14          ;
83294                   	input  [32:0] Cxt_15          ;
83295      1/1          	input  [32:0] Cxt_2           ;
83296      <font color = "red">0/1     ==>  	input  [32:0] Cxt_3           ;</font>
83297      <font color = "red">0/1     ==>  	input  [32:0] Cxt_4           ;</font>
83298      <font color = "red">0/1     ==>  	input  [32:0] Cxt_5           ;</font>
83299      1/1          	input  [32:0] Cxt_6           ;
83300      <font color = "red">0/1     ==>  	input  [32:0] Cxt_7           ;</font>
83301                   	input  [32:0] Cxt_8           ;
83302                   	input  [32:0] Cxt_9           ;
83303                   	input  [15:0] CxtUsed         ;
83304                   	output        Rdy             ;
83305                   	input  [7:0]  Req_AddLd0      ;
83306                   	input  [22:0] Req_AddMdL      ;
83307                   	input  [6:0]  Req_Len1        ;
83308                   	input  [3:0]  Req_OpcT        ;
83309                   	input  [13:0] Req_RouteId     ;
83310                   	input  [3:0]  Req_SeqId       ;
83311                   	input         Req_Strm        ;
83312                   	input         ReqRdy          ;
83313                   	input         ReqVld          ;
83314                   	input         Sys_Clk         ;
83315                   	input         Sys_Clk_ClkS    ;
83316                   	input         Sys_Clk_En      ;
83317                   	input         Sys_Clk_EnS     ;
83318                   	input         Sys_Clk_RetRstN ;
83319                   	input         Sys_Clk_RstN    ;
83320                   	input         Sys_Clk_Tm      ;
83321                   	output        Sys_Pwr_Idle    ;
83322                   	output        Sys_Pwr_WakeUp  ;
83323                   	assign Rdy = 1'b1;
83324                   	assign Sys_Pwr_Idle = 1'b1;
83325                   	assign Sys_Pwr_WakeUp = 1'b0;
83326                   endmodule
83327                   
83328                   `timescale 1ps/1ps
83329                   module rsnoc_z_H_R_G_T2_P_U_ad1b8756 (
83330                   	Cxt_AddLd0
83331                   ,	Cxt_Addr4Be
83332                   ,	Cxt_Echo
83333                   ,	Cxt_Head
83334                   ,	Cxt_Len1
83335                   ,	Cxt_OpcT
83336                   ,	Cxt_RdAlign
83337                   ,	Cxt_RouteIdZ
83338                   ,	CxtUsed
83339                   ,	Rx_ConnId
83340                   ,	Rx_CxtId
83341                   ,	Rx_Head
83342                   ,	Rx_Last
83343                   ,	Rx_Opc
83344                   ,	Rx_Pld
83345                   ,	Rx_Rdy
83346                   ,	Rx_Status
83347                   ,	Rx_Vld
83348                   ,	Sys_Clk
83349                   ,	Sys_Clk_ClkS
83350                   ,	Sys_Clk_En
83351                   ,	Sys_Clk_EnS
83352                   ,	Sys_Clk_RetRstN
83353                   ,	Sys_Clk_RstN
83354                   ,	Sys_Clk_Tm
83355                   ,	Sys_Pwr_Idle
83356                   ,	Sys_Pwr_WakeUp
83357                   ,	Tx_Data
83358                   ,	Tx_Head
83359                   ,	Tx_Rdy
83360                   ,	Tx_Tail
83361                   ,	Tx_Vld
83362                   ,	TxCxtId
83363                   ,	TxLast
83364                   );
83365                   	input  [7:0]   Cxt_AddLd0      ;
83366                   	input  [3:0]   Cxt_Addr4Be     ;
83367                   	input  [2:0]   Cxt_Echo        ;
83368                   	input          Cxt_Head        ;
83369                   	input  [6:0]   Cxt_Len1        ;
83370                   	input  [3:0]   Cxt_OpcT        ;
83371                   	input          Cxt_RdAlign     ;
83372                   	input  [4:0]   Cxt_RouteIdZ    ;
83373                   	input  [15:0]  CxtUsed         ;
83374                   	input  [4:0]   Rx_ConnId       ;
83375                   	input  [15:0]  Rx_CxtId        ;
83376                   	input          Rx_Head         ;
83377                   	input          Rx_Last         ;
83378                   	input  [3:0]   Rx_Opc          ;
83379                   	input  [145:0] Rx_Pld          ;
83380                   	output         Rx_Rdy          ;
83381                   	input  [1:0]   Rx_Status       ;
83382                   	input          Rx_Vld          ;
83383                   	input          Sys_Clk         ;
83384                   	input          Sys_Clk_ClkS    ;
83385                   	input          Sys_Clk_En      ;
83386                   	input          Sys_Clk_EnS     ;
83387                   	input          Sys_Clk_RetRstN ;
83388                   	input          Sys_Clk_RstN    ;
83389                   	input          Sys_Clk_Tm      ;
83390                   	output         Sys_Pwr_Idle    ;
83391                   	output         Sys_Pwr_WakeUp  ;
83392                   	output [215:0] Tx_Data         ;
83393                   	output         Tx_Head         ;
83394                   	input          Tx_Rdy          ;
83395                   	output         Tx_Tail         ;
83396                   	output         Tx_Vld          ;
83397                   	output [15:0]  TxCxtId         ;
83398                   	output         TxLast          ;
83399                   	wire [4:0]   u_29f0      ;
83400                   	wire         AutoItlv    ;
83401                   	wire         AutoItlvPnd ;
83402                   	reg  [4:0]   Cur_ConnId  ;
83403                   	reg  [15:0]  Cur_CxtId   ;
83404                   	reg          Cur_Last    ;
83405                   	reg  [3:0]   Cur_Opc     ;
83406                   	reg  [145:0] Cur_Pld     ;
83407                   	reg  [1:0]   Cur_Status  ;
83408                   	wire         Full        ;
83409                   	wire [30:0]  Hdr_Addr    ;
83410                   	wire [2:0]   Hdr_Echo    ;
83411                   	wire [6:0]   Hdr_Len1    ;
83412                   	wire [3:0]   Hdr_Opc     ;
83413                   	wire [13:0]  Hdr_RouteId ;
83414                   	wire [1:0]   Hdr_Status  ;
83415                   	wire         Head        ;
83416                   	wire         Itlv        ;
83417                   	wire         Tail        ;
83418                   	wire [69:0]  TxHdr       ;
83419                   	wire [145:0] TxPld       ;
83420                   	assign Tx_Vld = Full &amp; ( Cur_Last | Rx_Vld | AutoItlv );
83421                   	assign Rx_Rdy = ~ Full | Tx_Rdy;
83422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83423                   		if ( ! Sys_Clk_RstN )
83424                   			Cur_Last &lt;= #1.0 ( 1'b0 );
83425                   		else if ( Rx_Vld &amp; Rx_Rdy )
83426                   			Cur_Last &lt;= #1.0 ( Rx_Last );
83427                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
83428                   		.Clk( Sys_Clk )
83429                   	,	.Clk_ClkS( Sys_Clk_ClkS )
83430                   	,	.Clk_En( Sys_Clk_En )
83431                   	,	.Clk_EnS( Sys_Clk_EnS )
83432                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
83433                   	,	.Clk_RstN( Sys_Clk_RstN )
83434                   	,	.Clk_Tm( Sys_Clk_Tm )
83435                   	,	.O( AutoItlv )
83436                   	,	.Reset( Tx_Vld &amp; Tx_Rdy )
83437                   	,	.Set( Full &amp; ~ Rx_Vld )
83438                   	);
83439                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
83440                   		.Clk( Sys_Clk )
83441                   	,	.Clk_ClkS( Sys_Clk_ClkS )
83442                   	,	.Clk_En( Sys_Clk_En )
83443                   	,	.Clk_EnS( Sys_Clk_EnS )
83444                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
83445                   	,	.Clk_RstN( Sys_Clk_RstN )
83446                   	,	.Clk_Tm( Sys_Clk_Tm )
83447                   	,	.O( Full )
83448                   	,	.Reset( Tx_Vld &amp; Tx_Rdy )
83449                   	,	.Set( Rx_Vld &amp; Rx_Rdy )
83450                   	);
83451                   	assign Sys_Pwr_Idle = ~ Full;
83452                   	assign Sys_Pwr_WakeUp = 1'b0;
83453                   	assign u_29f0 = Cxt_RouteIdZ;
83454                   	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01011001100000;
83455                   	assign Hdr_Opc = Cur_Opc;
83456                   	assign Hdr_Status = Cur_Status;
83457                   	assign Hdr_Len1 = Cxt_Len1;
83458                   	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
83459                   	assign Hdr_Echo = Cxt_Echo;
83460                   	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
83461                   	assign TxPld = Cur_Pld;
83462                   	assign Tx_Data = { TxHdr , TxPld };
83463                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83464                   		if ( ! Sys_Clk_RstN )
83465                   			Cur_Opc &lt;= #1.0 ( 4'b0 );
83466                   		else if ( Rx_Vld &amp; Rx_Rdy )
83467                   			Cur_Opc &lt;= #1.0 ( Rx_Opc );
83468                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83469                   		if ( ! Sys_Clk_RstN )
83470                   			Cur_Status &lt;= #1.0 ( 2'b0 );
83471                   		else if ( Rx_Vld &amp; Rx_Rdy )
83472                   			Cur_Status &lt;= #1.0 ( Rx_Status );
83473                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83474                   		if ( ! Sys_Clk_RstN )
83475                   			Cur_Pld &lt;= #1.0 ( 146'b0 );
83476                   		else if ( Rx_Vld &amp; Rx_Rdy )
83477                   			Cur_Pld &lt;= #1.0 ( Rx_Pld );
83478                   	assign Itlv = ~ Cur_Last &amp; ( Rx_ConnId != Cur_ConnId | AutoItlv &amp; ( ~ Rx_Vld | AutoItlvPnd ) );
83479                   	assign Tail = Cur_Last | Itlv;
83480                   	assign Tx_Head = Head;
83481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83482                   		if ( ! Sys_Clk_RstN )
83483                   			Cur_ConnId &lt;= #1.0 ( 5'b0 );
83484                   		else if ( Rx_Vld &amp; Rx_Rdy )
83485                   			Cur_ConnId &lt;= #1.0 ( Rx_ConnId );
83486                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
83487                   		.Clk( Sys_Clk )
83488                   	,	.Clk_ClkS( Sys_Clk_ClkS )
83489                   	,	.Clk_En( Sys_Clk_En )
83490                   	,	.Clk_EnS( Sys_Clk_EnS )
83491                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
83492                   	,	.Clk_RstN( Sys_Clk_RstN )
83493                   	,	.Clk_Tm( Sys_Clk_Tm )
83494                   	,	.O( AutoItlvPnd )
83495                   	,	.Reset( Tx_Vld &amp; Tx_Rdy )
83496                   	,	.Set( AutoItlv &amp; ~ Rx_Vld )
83497                   	);
83498                   	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
83499                   		.Clk( Sys_Clk )
83500                   	,	.Clk_ClkS( Sys_Clk_ClkS )
83501                   	,	.Clk_En( Sys_Clk_En )
83502                   	,	.Clk_EnS( Sys_Clk_EnS )
83503                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
83504                   	,	.Clk_RstN( Sys_Clk_RstN )
83505                   	,	.Clk_Tm( Sys_Clk_Tm )
83506                   	,	.En( Tx_Vld &amp; Tx_Rdy )
83507                   	,	.O( Head )
83508                   	,	.Reset( 1'b1 )
83509                   	,	.Set( Tail )
83510                   	);
83511                   	assign Tx_Tail = Tail;
83512                   	assign TxCxtId = Cur_CxtId;
83513                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83514                   		if ( ! Sys_Clk_RstN )
83515                   			Cur_CxtId &lt;= #1.0 ( 16'b0 );
83516                   		else if ( Rx_Vld &amp; Rx_Rdy )
83517                   			Cur_CxtId &lt;= #1.0 ( Rx_CxtId );
83518                   	assign TxLast = Cur_Last;
83519                   endmodule
83520                   
83521                   `timescale 1ps/1ps
83522                   module rsnoc_z_H_R_U_A_Rw_D14402 (
83523                   	Addr
83524                   ,	Len1
83525                   ,	Purge
83526                   ,	RxData
83527                   ,	RxHead
83528                   ,	RxRdy
83529                   ,	RxTail
83530                   ,	RxVld
83531                   ,	Sys_Clk
83532                   ,	Sys_Clk_ClkS
83533                   ,	Sys_Clk_En
83534                   ,	Sys_Clk_EnS
83535                   ,	Sys_Clk_RetRstN
83536                   ,	Sys_Clk_RstN
83537                   ,	Sys_Clk_Tm
83538                   ,	Sys_Pwr_Idle
83539                   ,	Sys_Pwr_WakeUp
83540                   ,	TxData
83541                   ,	TxHead
83542                   ,	TxRdy
83543                   ,	TxTail
83544                   ,	TxVld
83545                   ,	Wrap
83546                   );
83547                   	input  [1:0]   Addr            ;
83548                   	input  [1:0]   Len1            ;
83549                   	output         Purge           ;
83550                   	input  [143:0] RxData          ;
83551                   	input          RxHead          ;
83552                   	output         RxRdy           ;
83553                   	input          RxTail          ;
83554                   	input          RxVld           ;
83555                   	input          Sys_Clk         ;
83556                   	input          Sys_Clk_ClkS    ;
83557                   	input          Sys_Clk_En      ;
83558                   	input          Sys_Clk_EnS     ;
83559                   	input          Sys_Clk_RetRstN ;
83560                   	input          Sys_Clk_RstN    ;
83561                   	input          Sys_Clk_Tm      ;
83562                   	output         Sys_Pwr_Idle    ;
83563                   	output         Sys_Pwr_WakeUp  ;
83564                   	output [143:0] TxData          ;
83565                   	output         TxHead          ;
83566                   	input          TxRdy           ;
83567                   	output         TxTail          ;
83568                   	output         TxVld           ;
83569                   	input          Wrap            ;
83570                   	wire        u_134b         ;
83571      1/1          	wire        u_43_IDLE_LAST ;
83572      <font color = "red">0/1     ==>  	wire        u_43_IDLE_PKT  ;</font>
83573      <font color = "red">0/1     ==>  	wire        u_43_LAST_IDLE ;</font>
83574      <font color = "red">0/1     ==>  	wire        u_43_PKT_LAST  ;</font>
83575      <font color = "red">0/1     ==>  	wire [3:0]  u_4c36         ;</font>
83576      <font color = "red">0/1     ==>  	wire        u_624e         ;</font>
83577      <font color = "red">0/1     ==>  	reg  [35:0] u_7c15         ;</font>
83578      <font color = "red">0/1     ==>  	reg  [3:0]  u_8549         ;</font>
83579      <font color = "red">0/1     ==>  	wire [3:0]  u_ab1f         ;</font>
83580      <font color = "red">0/1     ==>  	reg  [35:0] u_ab44         ;</font>
83581      <font color = "red">0/1     ==>  	wire [1:0]  u_b9ec         ;</font>
83582      <font color = "red">0/1     ==>  	wire [1:0]  u_bdb6         ;</font>
83583      <font color = "red">0/1     ==>  	wire        u_cd78         ;</font>
83584      <font color = "red">0/1     ==>  	wire        u_d79c         ;</font>
83585      <font color = "red">0/1     ==>  	reg  [35:0] u_dbcd         ;</font>
83586      <font color = "red">0/1     ==>  	wire        u_fdfc         ;</font>
83587      <font color = "red">0/1     ==>  	wire [3:0]  Ce             ;</font>
83588      1/1          	wire [1:0]  CurState       ;
83589      1/1          	wire [3:0]  FirstWE        ;
83590                   	wire        GlbCe          ;
83591                   	wire        Idle           ;
83592                   	wire        Last           ;
83593      1/1          	wire [3:0]  LastWE         ;
83594      1/1          	wire [3:0]  Sel            ;
83595      1/1          	wire        Sm_IDLE        ;
83596                   	wire        Sm_LAST        ;
83597                   	wire [35:0] TxD_0          ;
83598      1/1          	wire [35:0] TxD_1          ;
83599      1/1          	wire [35:0] TxD_2          ;
83600      1/1          	wire [35:0] TxD_3          ;
83601                   	wire [3:0]  WE             ;
83602                   	wire        WrapOk         ;
83603                   	reg         TxTail         ;
83604                   	assign WrapOk = RxHead &amp; Wrap &amp; ( | ( Addr &amp; Len1 ) );
83605                   	assign u_43_IDLE_LAST = RxVld &amp; TxRdy &amp; WrapOk &amp; RxTail;
83606                   	assign u_43_IDLE_PKT = RxVld &amp; TxRdy &amp; WrapOk &amp; ~ RxTail;
83607                   	assign u_43_LAST_IDLE = TxRdy;
83608                   	assign u_43_PKT_LAST = RxVld &amp; TxRdy &amp; RxTail;
83609                   	rsnoc_z_T_C_S_C_L_R_Fsm_880872b9 FsmCurState(
83610                   		.Clk( Sys_Clk )
83611                   	,	.Clk_ClkS( Sys_Clk_ClkS )
83612                   	,	.Clk_En( Sys_Clk_En )
83613                   	,	.Clk_EnS( Sys_Clk_EnS )
83614                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
83615                   	,	.Clk_RstN( Sys_Clk_RstN )
83616                   	,	.Clk_Tm( Sys_Clk_Tm )
83617                   	,	.Conditions_IDLE_LAST( u_43_IDLE_LAST )
83618                   	,	.Conditions_IDLE_PKT( u_43_IDLE_PKT )
83619                   	,	.Conditions_LAST_IDLE( u_43_LAST_IDLE )
83620                   	,	.Conditions_PKT_LAST( u_43_PKT_LAST )
83621                   	,	.CurState( u_bdb6 )
83622                   	,	.NextState( u_b9ec )
83623                   	);
83624                   	assign CurState = u_bdb6;
83625                   	assign Sm_LAST = CurState == 2'b10;
83626                   	assign Last = Sm_LAST;
83627                   	assign Purge = Last;
83628                   	assign RxRdy = TxRdy &amp; ~ Last;
83629                   	assign Sm_IDLE = CurState == 2'b00;
83630                   	assign Idle = Sm_IDLE;
83631                   	assign Sys_Pwr_Idle = Idle;
83632                   	assign Sys_Pwr_WakeUp = 1'b0;
83633                   	assign u_d79c = Idle &amp; WrapOk;
83634                   	assign GlbCe = Sm_IDLE &amp; RxVld &amp; TxRdy &amp; WrapOk;
83635                   	assign LastWE = ~ u_8549;
83636                   	assign WE = Last ? LastWE : ( u_d79c ? FirstWE : 4'b1111 );
83637                   	assign Ce = { 4 { GlbCe }  } &amp; ~ FirstWE;
83638                   	assign Sel = { 4 { Last }  } &amp; LastWE;
83639                   	assign u_fdfc = Sel [3];
83640                   	assign TxD_3 = { 36 { WE [3] }  } &amp; ( u_fdfc ? u_ab44 : RxData [143:108] );
83641                   	assign u_624e = Sel [2];
83642                   	assign TxD_2 = { 36 { WE [2] }  } &amp; ( u_624e ? u_dbcd : RxData [107:72] );
83643                   	assign u_cd78 = Sel [1];
83644                   	assign TxD_1 = { 36 { WE [1] }  } &amp; ( u_cd78 ? u_7c15 : RxData [71:36] );
83645                   	assign TxD_0 = { 36 { WE [0] }  } &amp; RxData [35:0];
83646                   	assign TxData = { TxD_3 , TxD_2 , TxD_1 , TxD_0 };
83647                   	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( Addr ) , .O( u_4c36 ) );
83648                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );
83649                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_4 uc3465c9ee( .I( u_ab1f ) , .O( FirstWE ) );
83650                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83651                   		if ( ! Sys_Clk_RstN )
83652                   			u_8549 &lt;= #1.0 ( 4'b0 );
83653                   		else if ( GlbCe )
83654                   			u_8549 &lt;= #1.0 ( FirstWE );
83655                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83656                   		if ( ! Sys_Clk_RstN )
83657                   			u_ab44 &lt;= #1.0 ( 36'b0 );
83658                   		else if ( Ce [3] )
83659                   			u_ab44 &lt;= #1.0 ( RxData [143:108] );
83660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83661                   		if ( ! Sys_Clk_RstN )
83662                   			u_dbcd &lt;= #1.0 ( 36'b0 );
83663                   		else if ( Ce [2] )
83664                   			u_dbcd &lt;= #1.0 ( RxData [107:72] );
83665                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
83666                   		if ( ! Sys_Clk_RstN )
83667                   			u_7c15 &lt;= #1.0 ( 36'b0 );
83668                   		else if ( Ce [1] )
83669                   			u_7c15 &lt;= #1.0 ( RxData [71:36] );
83670                   	assign TxHead = RxHead &amp; ~ Last;
83671                   	assign u_134b = RxTail &amp; ~ WrapOk;
83672                   	always @( CurState  or u_134b ) begin
83673                   		case ( CurState )
83674                   			2'b10   : TxTail = 1'b1 ;
83675                   			2'b01   : TxTail = 1'b0 ;
83676                   			2'b0    : TxTail = u_134b ;
83677                   			default : TxTail = 1'b0 ;
83678                   		endcase
83679                   	end
83680                   	assign TxVld = RxVld | Last;
83681                   endmodule
83682                   
83683                   `timescale 1ps/1ps
83684                   module rsnoc_z_H_R_G_T2_T_U_ad1b8756 (
83685                   	AddrBase
83686                   ,	Cmd_Echo
83687                   ,	Cmd_Len1
83688                   ,	Cmd_Lock
83689                   ,	Cmd_OpcT
83690                   ,	Cmd_RawAddr
83691                   ,	Cmd_RouteId
83692                   ,	Cmd_Status
83693                   ,	Cmd_User
83694                   ,	Pld_Data
83695                   ,	Pld_Last
83696                   ,	Rdy
83697                   ,	Rx_Data
83698                   ,	Rx_Head
83699                   ,	Rx_Rdy
83700                   ,	Rx_Tail
83701                   ,	Rx_Vld
83702                   ,	Sys_Clk
83703                   ,	Sys_Clk_ClkS
83704                   ,	Sys_Clk_En
83705                   ,	Sys_Clk_EnS
83706                   ,	Sys_Clk_RetRstN
83707                   ,	Sys_Clk_RstN
83708                   ,	Sys_Clk_Tm
83709                   ,	Sys_Pwr_Idle
83710                   ,	Sys_Pwr_WakeUp
83711                   ,	Vld
83712                   );
83713                   	input  [27:0]  AddrBase        ;
83714                   	output [2:0]   Cmd_Echo        ;
83715                   	output [6:0]   Cmd_Len1        ;
83716                   	output         Cmd_Lock        ;
83717                   	output [3:0]   Cmd_OpcT        ;
83718                   	output [31:0]  Cmd_RawAddr     ;
83719                   	output [13:0]  Cmd_RouteId     ;
83720                   	output [1:0]   Cmd_Status      ;
83721                   	output [7:0]   Cmd_User        ;
83722                   	output [145:0] Pld_Data        ;
83723                   	output         Pld_Last        ;
83724                   	input          Rdy             ;
83725                   	input  [215:0] Rx_Data         ;
83726                   	input          Rx_Head         ;
83727                   	output         Rx_Rdy          ;
83728                   	input          Rx_Tail         ;
83729                   	input          Rx_Vld          ;
83730                   	input          Sys_Clk         ;
83731                   	input          Sys_Clk_ClkS    ;
83732                   	input          Sys_Clk_En      ;
83733                   	input          Sys_Clk_EnS     ;
83734                   	input          Sys_Clk_RetRstN ;
83735                   	input          Sys_Clk_RstN    ;
83736                   	input          Sys_Clk_Tm      ;
83737      <font color = "grey">unreachable  </font>	output         Sys_Pwr_Idle    ;
83738      <font color = "grey">unreachable  </font>	output         Sys_Pwr_WakeUp  ;
83739      <font color = "grey">unreachable  </font>	output         Vld             ;
83740      <font color = "grey">unreachable  </font>	wire [2:0]   u_42be_1        ;
                   <font color = "red">==>  MISSING_ELSE</font>
83741      <font color = "grey">unreachable  </font>	wire [31:0]  u_42be_10       ;
83742      <font color = "grey">unreachable  </font>	wire [13:0]  u_42be_11       ;
83743      <font color = "grey">unreachable  </font>	wire [1:0]   u_42be_13       ;
83744                   	wire [7:0]   u_42be_15       ;
                   <font color = "red">==>  MISSING_ELSE</font>
83745                   	wire [6:0]   u_42be_7        ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod766.html" >rsnoc_z_H_R_G_T2_U_U_fcd320b2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>60</td><td>7</td><td>11.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>60</td><td>7</td><td>11.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       81921
 EXPRESSION (u_6f7d ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       81978
 EXPRESSION (u_df91 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82034
 EXPRESSION (u_c157 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82090
 EXPRESSION (u_ae22 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82146
 EXPRESSION (u_52f4 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82202
 EXPRESSION (u_651b ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82258
 EXPRESSION (u_eb10 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82314
 EXPRESSION (u_102c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82370
 EXPRESSION (u_2513 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82426
 EXPRESSION (u_f94c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82482
 EXPRESSION (u_fb80 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82538
 EXPRESSION (u_912d ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82594
 EXPRESSION (u_81d8 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82650
 EXPRESSION (u_53bd ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82706
 EXPRESSION (u_4074 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82838
 EXPRESSION (u_e71c ? Rsp_ConnId : u_daf3)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82841
 EXPRESSION (u_26bb ? Rsp_CxtId : u_934a)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82844
 EXPRESSION (u_bdcc ? Rsp_OpcT : u_e08b)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82846
 EXPRESSION (Purge ? u_c55c : Rsp_DataErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82848
 EXPRESSION (Purge ? 2'b11 : Rsp_Status)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82873
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82878
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82892
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82905
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : (u_2a86 ? Req1_AddLd0 : Rsp_NextAddr))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82905
 SUB-EXPRESSION (u_2a86 ? Req1_AddLd0 : Rsp_NextAddr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82910
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RdAlign : Req1_RdAlign)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82927
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82932
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83228
 EXPRESSION (u_e686 ? ADo : AUp)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83232
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod766.html" >rsnoc_z_H_R_G_T2_U_U_fcd320b2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">748</td>
<td class="rt">2</td>
<td class="rt">0.27  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">13612</td>
<td class="rt">8</td>
<td class="rt">0.06  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6806</td>
<td class="rt">5</td>
<td class="rt">0.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6806</td>
<td class="rt">3</td>
<td class="rt">0.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">2</td>
<td class="rt">3.51  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1302</td>
<td class="rt">7</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">651</td>
<td class="rt">4</td>
<td class="rt">0.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">651</td>
<td class="rt">3</td>
<td class="rt">0.46  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">691</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">12310</td>
<td class="rt">1</td>
<td class="rt">0.01  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6155</td>
<td class="rt">1</td>
<td class="rt">0.02  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6155</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_102c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_13b7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1516[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_15c2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1a70</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1ac0[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1bc1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1c51[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1d3a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1e2a[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1edc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_20f6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_22ec[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_239[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2513</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_252d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2616[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2640[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_26bb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2a86</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2b15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2bc3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2d88</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2f50[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_301b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3355[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3363</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3485[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_348d[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_351c[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_354</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_37a1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_38fc[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3951[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4010</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4074</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4076[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_40c2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_40e2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_41ee[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42b9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4466[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4508[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4988[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_499b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_49da[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_49f7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4b1a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4b8b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4ba3[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4cef[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4da0[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5059</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_50c3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5128[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52cb[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52e8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52f4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_53bd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_53c4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_549a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5585[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_56c9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5863</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5920[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5df9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ee0[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f2b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6004[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6160[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6309[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_651b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6532</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6595[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_670e[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6751[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_698c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6a1d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6cd6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6ce4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6da8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6e86</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f7d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70b6[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70fb[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7328[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_749d[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_76c5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_76d4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_787e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79c5[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7a8e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7b29[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c25</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7cb8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7dab[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7dea[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ed5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7fad[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_80eb[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8143[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_81d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_863f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_86ab[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_875e[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8a44[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8ebf[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_90a1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_90f6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9111</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_912d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_925</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_934a[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_93a9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_93b7[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_94b2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9959[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9ae0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d4f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9ed[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9eed[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a18a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a250[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a4c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a7fa[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_aa8e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_aad7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_abd4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac50[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac64</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_acd3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ad54[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ae22</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_af1c_1542[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_af9b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b02f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b0cd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b184[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b561</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b60b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b8e4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb66[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdcc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdfe[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bea4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c0d8[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c157</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c275[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c45c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4cf[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c55c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c5fc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c7fe[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c8e2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c958</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_13[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cef9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d06b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d34c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_13[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d5f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d6d0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d73d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_daf3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_db05</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df04[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df91</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e08b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e124</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e161[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e352</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e423[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e44d[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e686</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e71c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e91d[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ea84</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eb10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed33[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_efd0[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eff[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f30a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f463</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f510[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f6a1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f764</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f90a[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f94c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fa45[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_faeb[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fb80</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fd87</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fd90</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fdde[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fe77[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ff06[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ff39[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ADo[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AUp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ChainVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_10[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_11[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_12[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_13[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_14[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_15[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_4[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_5[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_6[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_7[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_8[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_9[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqDatum[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_OfsAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_WrAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_OfsAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_WrAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Purge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RdAlignerAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RdAlignerAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPool_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPoolRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Datum[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Purge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrap_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWrapErr_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OrdId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RdAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Strm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqGenSeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHeadXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqNormSeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_NextAddr[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NoPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0CxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspRdAlignId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxGenHdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGen_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxGenHdr[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Addr_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_NextAddr_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRxPkt_Head_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRxPkt_Last_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRxPkt_Pld_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1ac0_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1edc_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_348d_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_3951_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_40c2_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_49f7_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_4cef_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_5f2b_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_7328_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_7dea_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_a7fa_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_aad7_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_b02f_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_c275_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_c5fc_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_e44d_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_fdde_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod766.html" >rsnoc_z_H_R_G_T2_U_U_fcd320b2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">545</td>
<td class="rt">278</td>
<td class="rt">51.01 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82838</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82841</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82844</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82846</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82848</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">83228</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">83232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81894</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81899</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">81905</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81913</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">81918</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81923</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81940</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81951</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81956</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">81962</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81970</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">81975</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81980</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">81997</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82002</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82012</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82018</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82026</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82031</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82053</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82058</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82063</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82068</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82074</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82082</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82087</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82092</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82109</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82114</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82119</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82124</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82130</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82138</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82143</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82148</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82165</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82170</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82175</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82180</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82186</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82194</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82199</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82204</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82221</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82226</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82231</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82242</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82250</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82255</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82260</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82277</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82282</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82287</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82292</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82298</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82311</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82316</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82333</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82338</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82343</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82348</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82354</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82362</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82367</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82372</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82389</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82394</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82399</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82404</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82410</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82418</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82423</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82428</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82445</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82450</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82455</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82460</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82466</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82474</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82479</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82484</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82501</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82506</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82511</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82516</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82522</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82530</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82535</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82540</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82557</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82562</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82567</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82572</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82578</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82586</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82591</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82596</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82613</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82618</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82623</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82628</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82634</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82642</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82647</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82652</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82674</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82679</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82684</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82690</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82698</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82703</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82708</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82725</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82730</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">82769</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82870</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82875</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">82881</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82889</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">82895</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">82902</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82907</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82924</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82929</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">82968</td>
<td class="rt">17</td>
<td class="rt">1</td>
<td class="rt">5.88  </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82989</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82994</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">83000</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">83008</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83015</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83021</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">83026</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">83046</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83185</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">83266</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">83283</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">83295</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">83571</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83593</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83598</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82838      	wire         CxtVld              ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_e71c) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82841      	wire [13:0]  NullRx_RouteId      ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_26bb) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82844      	wire [1:0]   NullTx_Status       ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_bdcc) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82846      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Purge) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82848      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Purge) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83228      	assign Tx_7 = Rx_7;
           	                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_e686) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83232      	// synopsys translate_off
           	                         
83233      	// synthesis translate_off
           	                          
83234      	always @( posedge Sys_Clk )
           	                           
83235      		if ( Sys_Clk == 1'b1 )
           		                      
83236      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
83237      				dontStop = 0;
           				             
83238      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
83239      				if (!dontStop) begin
           				                    
83240      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
83241      					$stop;
           					      
83242      				end
           				   
83243      			end
           			   
83244      	// synthesis translate_on
           	                         
83245      	// synopsys translate_on
           	                        
83246      	endmodule
           	         
83247      
           
83248      `timescale 1ps/1ps
                             
83249      module rsnoc_z_H_R_G_T2_O_U_3ec4fe15 (
                                                 
83250      	Cxt_0
           	     
83251      ,	Cxt_1
            	     
83252      ,	Cxt_10
            	      
83253      ,	Cxt_11
            	      
83254      ,	Cxt_12
            	      
83255      ,	Cxt_13
            	      
83256      ,	Cxt_14
            	      
83257      ,	Cxt_15
            	      
83258      ,	Cxt_2
            	     
83259      ,	Cxt_3
            	     
83260      ,	Cxt_4
            	     
83261      ,	Cxt_5
            	     
83262      ,	Cxt_6
            	     
83263      ,	Cxt_7
            	     
83264      ,	Cxt_8
            	     
83265      ,	Cxt_9
            	     
83266      ,	CxtUsed
            	       
83267      ,	Rdy
            	   
83268      ,	Req_AddLd0
            	          
83269      ,	Req_AddMdL
            	          
83270      ,	Req_Len1
            	        
83271      ,	Req_OpcT
            	        
83272      ,	Req_RouteId
            	           
83273      ,	Req_SeqId
            	         
83274      ,	Req_Strm
            	        
83275      ,	ReqRdy
            	      
83276      ,	ReqVld
            	      
83277      ,	Sys_Clk
            	       
83278      ,	Sys_Clk_ClkS
            	            
83279      ,	Sys_Clk_En
            	          
83280      ,	Sys_Clk_EnS
            	           
83281      ,	Sys_Clk_RetRstN
            	               
83282      ,	Sys_Clk_RstN
            	            
83283      ,	Sys_Clk_Tm
            	          
83284      ,	Sys_Pwr_Idle
            	            
83285      ,	Sys_Pwr_WakeUp
            	              
83286      );
             
83287      	input  [32:0] Cxt_0           ;
           	                               
83288      	input  [32:0] Cxt_1           ;
           	                               
83289      	input  [32:0] Cxt_10          ;
           	                               
83290      	input  [32:0] Cxt_11          ;
           	                               
83291      	input  [32:0] Cxt_12          ;
           	                               
83292      	input  [32:0] Cxt_13          ;
           	                               
83293      	input  [32:0] Cxt_14          ;
           	                               
83294      	input  [32:0] Cxt_15          ;
           	                               
83295      	input  [32:0] Cxt_2           ;
           	                               
83296      	input  [32:0] Cxt_3           ;
           	                               
83297      	input  [32:0] Cxt_4           ;
           	                               
83298      	input  [32:0] Cxt_5           ;
           	                               
83299      	input  [32:0] Cxt_6           ;
           	                               
83300      	input  [32:0] Cxt_7           ;
           	                               
83301      	input  [32:0] Cxt_8           ;
           	                               
83302      	input  [32:0] Cxt_9           ;
           	                               
83303      	input  [15:0] CxtUsed         ;
           	                               
83304      	output        Rdy             ;
           	                               
83305      	input  [7:0]  Req_AddLd0      ;
           	                               
83306      	input  [22:0] Req_AddMdL      ;
           	                               
83307      	input  [6:0]  Req_Len1        ;
           	                               
83308      	input  [3:0]  Req_OpcT        ;
           	                               
83309      	input  [13:0] Req_RouteId     ;
           	                               
83310      	input  [3:0]  Req_SeqId       ;
           	                               
83311      	input         Req_Strm        ;
           	                               
83312      	input         ReqRdy          ;
           	                               
83313      	input         ReqVld          ;
           	                               
83314      	input         Sys_Clk         ;
           	                               
83315      	input         Sys_Clk_ClkS    ;
           	                               
83316      	input         Sys_Clk_En      ;
           	                               
83317      	input         Sys_Clk_EnS     ;
           	                               
83318      	input         Sys_Clk_RetRstN ;
           	                               
83319      	input         Sys_Clk_RstN    ;
           	                               
83320      	input         Sys_Clk_Tm      ;
           	                               
83321      	output        Sys_Pwr_Idle    ;
           	                               
83322      	output        Sys_Pwr_WakeUp  ;
           	                               
83323      	assign Rdy = 1'b1;
           	                  
83324      	assign Sys_Pwr_Idle = 1'b1;
           	                           
83325      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83326      endmodule
                    
83327      
           
83328      `timescale 1ps/1ps
                             
83329      module rsnoc_z_H_R_G_T2_P_U_ad1b8756 (
                                                 
83330      	Cxt_AddLd0
           	          
83331      ,	Cxt_Addr4Be
            	           
83332      ,	Cxt_Echo
            	        
83333      ,	Cxt_Head
            	        
83334      ,	Cxt_Len1
            	        
83335      ,	Cxt_OpcT
            	        
83336      ,	Cxt_RdAlign
            	           
83337      ,	Cxt_RouteIdZ
            	            
83338      ,	CxtUsed
            	       
83339      ,	Rx_ConnId
            	         
83340      ,	Rx_CxtId
            	        
83341      ,	Rx_Head
            	       
83342      ,	Rx_Last
            	       
83343      ,	Rx_Opc
            	      
83344      ,	Rx_Pld
            	      
83345      ,	Rx_Rdy
            	      
83346      ,	Rx_Status
            	         
83347      ,	Rx_Vld
            	      
83348      ,	Sys_Clk
            	       
83349      ,	Sys_Clk_ClkS
            	            
83350      ,	Sys_Clk_En
            	          
83351      ,	Sys_Clk_EnS
            	           
83352      ,	Sys_Clk_RetRstN
            	               
83353      ,	Sys_Clk_RstN
            	            
83354      ,	Sys_Clk_Tm
            	          
83355      ,	Sys_Pwr_Idle
            	            
83356      ,	Sys_Pwr_WakeUp
            	              
83357      ,	Tx_Data
            	       
83358      ,	Tx_Head
            	       
83359      ,	Tx_Rdy
            	      
83360      ,	Tx_Tail
            	       
83361      ,	Tx_Vld
            	      
83362      ,	TxCxtId
            	       
83363      ,	TxLast
            	      
83364      );
             
83365      	input  [7:0]   Cxt_AddLd0      ;
           	                                
83366      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
83367      	input  [2:0]   Cxt_Echo        ;
           	                                
83368      	input          Cxt_Head        ;
           	                                
83369      	input  [6:0]   Cxt_Len1        ;
           	                                
83370      	input  [3:0]   Cxt_OpcT        ;
           	                                
83371      	input          Cxt_RdAlign     ;
           	                                
83372      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
83373      	input  [15:0]  CxtUsed         ;
           	                                
83374      	input  [4:0]   Rx_ConnId       ;
           	                                
83375      	input  [15:0]  Rx_CxtId        ;
           	                                
83376      	input          Rx_Head         ;
           	                                
83377      	input          Rx_Last         ;
           	                                
83378      	input  [3:0]   Rx_Opc          ;
           	                                
83379      	input  [145:0] Rx_Pld          ;
           	                                
83380      	output         Rx_Rdy          ;
           	                                
83381      	input  [1:0]   Rx_Status       ;
           	                                
83382      	input          Rx_Vld          ;
           	                                
83383      	input          Sys_Clk         ;
           	                                
83384      	input          Sys_Clk_ClkS    ;
           	                                
83385      	input          Sys_Clk_En      ;
           	                                
83386      	input          Sys_Clk_EnS     ;
           	                                
83387      	input          Sys_Clk_RetRstN ;
           	                                
83388      	input          Sys_Clk_RstN    ;
           	                                
83389      	input          Sys_Clk_Tm      ;
           	                                
83390      	output         Sys_Pwr_Idle    ;
           	                                
83391      	output         Sys_Pwr_WakeUp  ;
           	                                
83392      	output [215:0] Tx_Data         ;
           	                                
83393      	output         Tx_Head         ;
           	                                
83394      	input          Tx_Rdy          ;
           	                                
83395      	output         Tx_Tail         ;
           	                                
83396      	output         Tx_Vld          ;
           	                                
83397      	output [15:0]  TxCxtId         ;
           	                                
83398      	output         TxLast          ;
           	                                
83399      	wire [4:0]   u_29f0      ;
           	                          
83400      	wire         AutoItlv    ;
           	                          
83401      	wire         AutoItlvPnd ;
           	                          
83402      	reg  [4:0]   Cur_ConnId  ;
           	                          
83403      	reg  [15:0]  Cur_CxtId   ;
           	                          
83404      	reg          Cur_Last    ;
           	                          
83405      	reg  [3:0]   Cur_Opc     ;
           	                          
83406      	reg  [145:0] Cur_Pld     ;
           	                          
83407      	reg  [1:0]   Cur_Status  ;
           	                          
83408      	wire         Full        ;
           	                          
83409      	wire [30:0]  Hdr_Addr    ;
           	                          
83410      	wire [2:0]   Hdr_Echo    ;
           	                          
83411      	wire [6:0]   Hdr_Len1    ;
           	                          
83412      	wire [3:0]   Hdr_Opc     ;
           	                          
83413      	wire [13:0]  Hdr_RouteId ;
           	                          
83414      	wire [1:0]   Hdr_Status  ;
           	                          
83415      	wire         Head        ;
           	                          
83416      	wire         Itlv        ;
           	                          
83417      	wire         Tail        ;
           	                          
83418      	wire [69:0]  TxHdr       ;
           	                          
83419      	wire [145:0] TxPld       ;
           	                          
83420      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
83421      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
83422      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83423      		if ( ! Sys_Clk_RstN )
           		                     
83424      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
83425      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83426      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
83427      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
83428      		.Clk( Sys_Clk )
           		               
83429      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83430      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83431      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83432      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83433      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83434      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83435      	,	.O( AutoItlv )
           	 	              
83436      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83437      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
83438      	);
           	  
83439      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
83440      		.Clk( Sys_Clk )
           		               
83441      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83442      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83443      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83444      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83445      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83446      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83447      	,	.O( Full )
           	 	          
83448      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83449      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
83450      	);
           	  
83451      	assign Sys_Pwr_Idle = ~ Full;
           	                             
83452      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83453      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
83454      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01011001100000;
           	                                                            
83455      	assign Hdr_Opc = Cur_Opc;
           	                         
83456      	assign Hdr_Status = Cur_Status;
           	                               
83457      	assign Hdr_Len1 = Cxt_Len1;
           	                           
83458      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
83459      	assign Hdr_Echo = Cxt_Echo;
           	                           
83460      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
83461      	assign TxPld = Cur_Pld;
           	                       
83462      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
83463      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83464      		if ( ! Sys_Clk_RstN )
           		                     
83465      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
83466      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83467      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
83468      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83469      		if ( ! Sys_Clk_RstN )
           		                     
83470      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
83471      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83472      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
83473      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83474      		if ( ! Sys_Clk_RstN )
           		                     
83475      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
83476      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83477      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
83478      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
83479      	assign Tail = Cur_Last | Itlv;
           	                              
83480      	assign Tx_Head = Head;
           	                      
83481      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83482      		if ( ! Sys_Clk_RstN )
           		                     
83483      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
83484      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83485      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
83486      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
83487      		.Clk( Sys_Clk )
           		               
83488      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83489      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83490      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83491      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83492      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83493      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83494      	,	.O( AutoItlvPnd )
           	 	                 
83495      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83496      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
83497      	);
           	  
83498      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
83499      		.Clk( Sys_Clk )
           		               
83500      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83501      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83502      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83503      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83504      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83505      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83506      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
83507      	,	.O( Head )
           	 	          
83508      	,	.Reset( 1'b1 )
           	 	              
83509      	,	.Set( Tail )
           	 	            
83510      	);
           	  
83511      	assign Tx_Tail = Tail;
           	                      
83512      	assign TxCxtId = Cur_CxtId;
           	                           
83513      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83514      		if ( ! Sys_Clk_RstN )
           		                     
83515      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
83516      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83517      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
83518      	assign TxLast = Cur_Last;
           	                         
83519      endmodule
                    
83520      
           
83521      `timescale 1ps/1ps
                             
83522      module rsnoc_z_H_R_U_A_Rw_D14402 (
                                             
83523      	Addr
           	    
83524      ,	Len1
            	    
83525      ,	Purge
            	     
83526      ,	RxData
            	      
83527      ,	RxHead
            	      
83528      ,	RxRdy
            	     
83529      ,	RxTail
            	      
83530      ,	RxVld
            	     
83531      ,	Sys_Clk
            	       
83532      ,	Sys_Clk_ClkS
            	            
83533      ,	Sys_Clk_En
            	          
83534      ,	Sys_Clk_EnS
            	           
83535      ,	Sys_Clk_RetRstN
            	               
83536      ,	Sys_Clk_RstN
            	            
83537      ,	Sys_Clk_Tm
            	          
83538      ,	Sys_Pwr_Idle
            	            
83539      ,	Sys_Pwr_WakeUp
            	              
83540      ,	TxData
            	      
83541      ,	TxHead
            	      
83542      ,	TxRdy
            	     
83543      ,	TxTail
            	      
83544      ,	TxVld
            	     
83545      ,	Wrap
            	    
83546      );
             
83547      	input  [1:0]   Addr            ;
           	                                
83548      	input  [1:0]   Len1            ;
           	                                
83549      	output         Purge           ;
           	                                
83550      	input  [143:0] RxData          ;
           	                                
83551      	input          RxHead          ;
           	                                
83552      	output         RxRdy           ;
           	                                
83553      	input          RxTail          ;
           	                                
83554      	input          RxVld           ;
           	                                
83555      	input          Sys_Clk         ;
           	                                
83556      	input          Sys_Clk_ClkS    ;
           	                                
83557      	input          Sys_Clk_En      ;
           	                                
83558      	input          Sys_Clk_EnS     ;
           	                                
83559      	input          Sys_Clk_RetRstN ;
           	                                
83560      	input          Sys_Clk_RstN    ;
           	                                
83561      	input          Sys_Clk_Tm      ;
           	                                
83562      	output         Sys_Pwr_Idle    ;
           	                                
83563      	output         Sys_Pwr_WakeUp  ;
           	                                
83564      	output [143:0] TxData          ;
           	                                
83565      	output         TxHead          ;
           	                                
83566      	input          TxRdy           ;
           	                                
83567      	output         TxTail          ;
           	                                
83568      	output         TxVld           ;
           	                                
83569      	input          Wrap            ;
           	                                
83570      	wire        u_134b         ;
           	                            
83571      	wire        u_43_IDLE_LAST ;
           	                            
83572      	wire        u_43_IDLE_PKT  ;
           	                            
83573      	wire        u_43_LAST_IDLE ;
           	                            
83574      	wire        u_43_PKT_LAST  ;
           	                            
83575      	wire [3:0]  u_4c36         ;
           	                            
83576      	wire        u_624e         ;
           	                            
83577      	reg  [35:0] u_7c15         ;
           	                            
83578      	reg  [3:0]  u_8549         ;
           	                            
83579      	wire [3:0]  u_ab1f         ;
           	                            
83580      	reg  [35:0] u_ab44         ;
           	                            
83581      	wire [1:0]  u_b9ec         ;
           	                            
83582      	wire [1:0]  u_bdb6         ;
           	                            
83583      	wire        u_cd78         ;
           	                            
83584      	wire        u_d79c         ;
           	                            
83585      	reg  [35:0] u_dbcd         ;
           	                            
83586      	wire        u_fdfc         ;
           	                            
83587      	wire [3:0]  Ce             ;
           	                            
83588      	wire [1:0]  CurState       ;
           	                            
83589      	wire [3:0]  FirstWE        ;
           	                            
83590      	wire        GlbCe          ;
           	                            
83591      	wire        Idle           ;
           	                            
83592      	wire        Last           ;
           	                            
83593      	wire [3:0]  LastWE         ;
           	                            
83594      	wire [3:0]  Sel            ;
           	                            
83595      	wire        Sm_IDLE        ;
           	                            
83596      	wire        Sm_LAST        ;
           	                            
83597      	wire [35:0] TxD_0          ;
           	                            
83598      	wire [35:0] TxD_1          ;
           	                            
83599      	wire [35:0] TxD_2          ;
           	                            
83600      	wire [35:0] TxD_3          ;
           	                            
83601      	wire [3:0]  WE             ;
           	                            
83602      	wire        WrapOk         ;
           	                            
83603      	reg         TxTail         ;
           	                            
83604      	assign WrapOk = RxHead & Wrap & ( | ( Addr & Len1 ) );
           	                                                      
83605      	assign u_43_IDLE_LAST = RxVld & TxRdy & WrapOk & RxTail;
           	                                                        
83606      	assign u_43_IDLE_PKT = RxVld & TxRdy & WrapOk & ~ RxTail;
           	                                                         
83607      	assign u_43_LAST_IDLE = TxRdy;
           	                              
83608      	assign u_43_PKT_LAST = RxVld & TxRdy & RxTail;
           	                                              
83609      	rsnoc_z_T_C_S_C_L_R_Fsm_880872b9 FsmCurState(
           	                                             
83610      		.Clk( Sys_Clk )
           		               
83611      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83612      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83613      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83614      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83615      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83616      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83617      	,	.Conditions_IDLE_LAST( u_43_IDLE_LAST )
           	 	                                       
83618      	,	.Conditions_IDLE_PKT( u_43_IDLE_PKT )
           	 	                                     
83619      	,	.Conditions_LAST_IDLE( u_43_LAST_IDLE )
           	 	                                       
83620      	,	.Conditions_PKT_LAST( u_43_PKT_LAST )
           	 	                                     
83621      	,	.CurState( u_bdb6 )
           	 	                   
83622      	,	.NextState( u_b9ec )
           	 	                    
83623      	);
           	  
83624      	assign CurState = u_bdb6;
           	                         
83625      	assign Sm_LAST = CurState == 2'b10;
           	                                   
83626      	assign Last = Sm_LAST;
           	                      
83627      	assign Purge = Last;
           	                    
83628      	assign RxRdy = TxRdy & ~ Last;
           	                              
83629      	assign Sm_IDLE = CurState == 2'b00;
           	                                   
83630      	assign Idle = Sm_IDLE;
           	                      
83631      	assign Sys_Pwr_Idle = Idle;
           	                           
83632      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83633      	assign u_d79c = Idle & WrapOk;
           	                              
83634      	assign GlbCe = Sm_IDLE & RxVld & TxRdy & WrapOk;
           	                                                
83635      	assign LastWE = ~ u_8549;
           	                         
83636      	assign WE = Last ? LastWE : ( u_d79c ? FirstWE : 4'b1111 );
           	                 <font color = "red">-1-</font>                    
           	                 <font color = "red">==></font>                    
           	                 <font color = "green">==></font>                    
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81894      	assign PipeOut_Opc = u_d4d9_11;
           	<font color = "green">-1-</font>                               
81895      	assign RxGenHdr_Opc = PipeOut_Opc;
           <font color = "green">	==></font>
81896      	assign PipeOut_SeqId = u_d4d9_13;
           	<font color = "red">-2-</font>                                 
81897      	assign RxGenHdr_SeqId = PipeOut_SeqId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81899      	assign RxGenHdr_SeqUnOrdered = PipeOut_SeqUnOrdered;
           	<font color = "green">-1-</font>                                                    
81900      	assign PipeOut_SeqUnique = u_d4d9_15;
           <font color = "green">	==></font>
81901      	assign RxGenHdr_SeqUnique = PipeOut_SeqUnique;
           	<font color = "red">-2-</font>                                              
81902      	assign PipeOut_User = u_d4d9_19;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81905      	assign PostVld = PipeOutVld & ~ ( PipeOut_Urg & PipeOutHead );
           	<font color = "red">-1-</font>                                                              
81906      	assign PipeOut_WrAlign = u_d4d9_20;
           <font color = "red">	==></font>
81907      	rsnoc_z_H_R_U_A_Ww_D144591 Iww(
           <font color = "red">	==></font>
81908      		.Addr( PipeOut_OfsAddr )
           <font color = "green">		==></font>
81909      	,	.Len1( PipeOut_Len1 [3] )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81913      			{
           			<font color = "green">-1-</font> 
81914      		RxGenHdr_Addr
           <font color = "green">		==></font>
81915      			,
           			<font color = "red">-2-</font> 
81916      			RxGenHdr_BurstType
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81918      			RxGenHdr_Fail
           			<font color = "green">-1-</font>             
81919      			,
           <font color = "green">			==></font>
81920      			RxGenHdr_Len1
           			<font color = "red">-2-</font>             
81921      			,
           			 
81922      			RxGenHdr_Lock
           			             
81923      			,
           			 
81924      			RxGenHdr_Opc
           			            
81925      			,
           			 
81926      			RxGenHdr_SeqId
           			              
81927      			,
           			 
81928      			RxGenHdr_SeqUnOrdered
           			                     
81929      			,
           			 
81930      			RxGenHdr_SeqUnique
           			                  
81931      			,
           			 
81932      			RxGenHdr_User
           			             
81933      			}
           			 
81934      		)
           		 
81935      	,	.RxHead( PipeOut_Head )
           	 	                       
81936      	,	.RxRdy( PostRdy )
           	 	                 
81937      	,	.RxTail( PipeOut_Last )
           	 	                       
81938      	,	.RxVld( PostVld )
           	 	                 
81939      	,	.Sys_Clk( Sys_Clk )
           	 	                   
81940      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
81941      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
81942      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
81943      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
81944      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
81945      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
81946      	,	.Sys_Pwr_Idle( )
           	 	                
81947      	,	.Sys_Pwr_WakeUp( )
           	 	                  
81948      	,	.TxData( GenReqDatum )
           	 	                      
81949      	,	.TxHdr( TxGenHdr )
           	 	                  
81950      	,	.TxHead( GenLclHead )
           	 	                     
81951      	,	.TxRdy( GenLcl_Req_Rdy )
           	 	                        
81952      	,	.TxTail( GenLcl_Req_Last )
           	 	                          
81953      	,	.TxVld( GenLcl_Req_Vld )
           	 	                        
81954      	,	.Wrap( PipeOut_WrAlign )
           	 	                        
81955      	);
           	  
81956      	assign TxGen_Addr = TxGenHdr [58:27];
           	                                     
81957      	assign GenLcl_Req_Addr = TxGen_Addr;
           	                                    
81958      	assign MyDatum = GenReqDatum;
           	                             
81959      	assign MyData = { 2'b0 , MyDatum };
           	                                   
81960      	rsnoc_z_H_R_N_T_U_P_Ps_40d03d68 ups(
           	                                    
81961      		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           		                                                                                             
81962      	);
           	  
81963      	assign TxGen_Fail = TxGenHdr [25];
           	                                  
81964      	assign NullBe = TxGen_Fail;
           	                           
81965      	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           	                                                 
81966      	assign GenLcl_Req_Be = GenLclReqBe & ~ { 16 { NullBePld }  };
           	                                                             
81967      	assign TxGen_BurstType = TxGenHdr [26];
           	                                       
81968      	assign GenLcl_Req_BurstType = TxGen_BurstType;
           	                                              
81969      	assign GenLcl_Req_Data = GenLclReqData & ~ { 128 { NullBePld }  };
           	                                                                  
81970      	assign TxGen_Len1 = TxGenHdr [24:18];
           	                                     
81971      	assign GenLcl_Req_Len1 = TxGen_Len1;
           	                                    
81972      	assign TxGen_Lock = TxGenHdr [17];
           	                                  
81973      	assign GenLcl_Req_Lock = TxGen_Lock;
           	                                    
81974      	assign TxGen_Opc = TxGenHdr [16:14];
           	                                    
81975      	assign GenLcl_Req_Opc = TxGen_Opc;
           	                                  
81976      	assign TxGen_SeqId = TxGenHdr [13:10];
           	                                      
81977      	assign GenLcl_Req_SeqId = TxGen_SeqId;
           	                                      
81978      	assign TxGen_SeqUnOrdered = TxGenHdr [9];
           	                                         
81979      	assign GenLcl_Req_SeqUnOrdered = TxGen_SeqUnOrdered;
           	                                                    
81980      	assign TxGen_SeqUnique = TxGenHdr [8];
           	                                      
81981      	assign GenLcl_Req_SeqUnique = TxGen_SeqUnique;
           	                                              
81982      	assign TxGen_User = TxGenHdr [7:0];
           	                                   
81983      	assign GenLcl_Req_User = TxGen_User;
           	                                    
81984      	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
81985      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
81986      		.Clk( Sys_Clk )
           		               
81987      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
81988      	,	.Clk_En( Sys_Clk_En )
           	 	                     
81989      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
81990      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
81991      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
81992      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
81993      	,	.En( GenLcl_Req_Vld )
           	 	                     
81994      	,	.O( u_43f9 )
           	 	            
81995      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
81996      	,	.Set( NullBe & PipeOutHead )
           	 	                            
81997      	);
           	  
81998      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
81999      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
82000      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
82001      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
82002      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
82003      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
82004      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
82005      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
82006      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
82007      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
82008      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
82009      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
82010      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
82011      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
82012      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
82013      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
82014      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
82015      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
82016      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
82017      	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
82018      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
82019      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
82020      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
82021      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
82022      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
82023      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
82024      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
82025      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
82026      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
82027      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
82028      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
82029      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
82030      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
82031      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
82032      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
82033      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
82034      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
82035      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
82036      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
82037      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
82038      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
82039      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
82040      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
82041      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
82042      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
82043      	);
           	  
82044      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
82045      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
82046      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
82047      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
82048      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
82049      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
82050      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
82051      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
82052      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
82053      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
82054      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
82055      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
82056      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
82057      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
82058      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
82059      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
82060      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
82061      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
82062      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
82063      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
82064      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
82065      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
82066      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
82067      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
82068      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
82069      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
82070      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
82071      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
82072      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
82073      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
82074      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
82075      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
82076      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
82077      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
82078      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
82079      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
82080      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
82081      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
82082      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
82083      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
82084      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
82085      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
82086      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
82087      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
82088      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
82089      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82090      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82091      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82092      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82093      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82094      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82095      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82096      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
82097      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
82098      	);
           	  
82099      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
82100      	always @( u_239 ) begin
           	                       
82101      		case ( u_239 )
           		              
82102      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
82103      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
82104      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
82105      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
82106      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
82107      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
82108      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
82109      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
82110      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
82111      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
82112      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
82113      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
82114      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
82115      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
82116      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
82117      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
82118      			5'b0     : u_1c51 = 2'b0 ;
           			                          
82119      			default  : u_1c51 = 2'b0 ;
           			                          
82120      		endcase
           		       
82121      	end
           	   
82122      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
82123      		if ( ! Sys_Clk_RstN )
           		                     
82124      			Load <= #1.0 ( 2'b0 );
           			                      
82125      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
82126      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
82127      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
82128      		if ( ! Sys_Clk_RstN )
           		                     
82129      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
82130      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
82131      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
82132      	assign Rx_Rdy = RxInt_Rdy;
           	                          
82133      	assign WakeUp_Rx = Rx_Vld;
           	                          
82134      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
82135      	assign u_6124 = RxIn_Data [214:201];
           	                                    
82136      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
82137      	assign TxBypData = TxIn_Data [145:0];
           	                                     
82138      	assign TxLcl_Data =
           	                   
82139      		{			{	TxIn_Data [215]
           		 			 	               
82140      			,	TxIn_Data [214:201]
           			 	                   
82141      			,	TxIn_Data [200:197]
           			 	                   
82142      			,	TxIn_Data [196:195]
           			 	                   
82143      			,	TxIn_Data [194:188]
           			 	                   
82144      			,	TxIn_Data [187:157]
           			 	                   
82145      			,	TxIn_Data [156:149]
           			 	                   
82146      			,	TxIn_Data [148:146]
           			 	                   
82147      			}
           			 
82148      		,
           		 
82149      		TxBypData
           		         
82150      		};
           		  
82151      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
82152      	assign TxLcl_Head = TxIn_Head;
           	                              
82153      	assign Tx_Head = TxLcl_Head;
           	                            
82154      	assign TxLcl_Tail = TxIn_Tail;
           	                              
82155      	assign Tx_Tail = TxLcl_Tail;
           	                            
82156      	assign TxLcl_Vld = TxIn_Vld;
           	                            
82157      	assign Tx_Vld = TxLcl_Vld;
           	                          
82158      	assign WakeUp_Other = 1'b0;
           	                           
82159      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
82160      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
82161      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
82162      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
82163      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
82164      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
82165      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
82166      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
82167      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
82168      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
82169      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
82170      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
82171      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
82172      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
82173      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
82174      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
82175      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
82176      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
82177      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
82178      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
82179      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
82180      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
82181      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
82182      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
82183      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
82184      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
82185      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
82186      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
82187      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
82188      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
82189      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
82190      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
82191      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
82192      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
82193      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
82194      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
82195      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
82196      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
82197      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
82198      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
82199      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
82200      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
82201      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
82202      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
82203      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
82204      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
82205      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
82206      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
82207      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
82208      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
82209      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
82210      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
82211      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
82212      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
82213      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
82214      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
82215      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
82216      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
82217      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
82218      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
82219      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
82220      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
82221      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
82222      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
82223      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
82224      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
82225      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
82226      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
82227      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
82228      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
82229      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
82230      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
82231      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
82232      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
82233      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
82234      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
82235      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
82236      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
82237      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
82238      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
82239      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
82240      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
82241      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
82242      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
82243      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
82244      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
82245      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
82246      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
82247      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
82248      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
82249      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
82250      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
82251      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
82252      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
82253      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
82254      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
82255      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
82256      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
82257      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
82258      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
82259      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
82260      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
82261      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
82262      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
82263      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
82264      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
82265      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
82266      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
82267      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
82268      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
82269      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
82270      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
82271      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
82272      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
82273      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
82274      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
82275      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
82276      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
82277      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
82278      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
82279      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
82280      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
82281      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
82282      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
82283      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
82284      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
82285      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
82286      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
82287      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
82288      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
82289      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
82290      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
82291      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
82292      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
82293      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
82294      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
82295      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
82296      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
82297      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
82298      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
82299      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
82300      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
82301      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
82302      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
82303      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
82304      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
82305      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
82306      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
82307      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
82308      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
82309      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
82310      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
82311      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
82312      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
82313      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
82314      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
82315      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
82316      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
82317      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
82318      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
82319      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
82320      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
82321      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
82322      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
82323      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
82324      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
82325      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
82326      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
82327      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
82328      	// synopsys translate_off
           	                         
82329      	// synthesis translate_off
           	                          
82330      	always @( posedge Sys_Clk )
           	                           
82331      		if ( Sys_Clk == 1'b1 )
           		                      
82332      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
82333      				dontStop = 0;
           				             
82334      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82335      				if (!dontStop) begin
           				                    
82336      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
82337      					$stop;
           					      
82338      				end
           				   
82339      			end
           			   
82340      	// synthesis translate_on
           	                         
82341      	// synopsys translate_on
           	                        
82342      	endmodule
           	         
82343      
           
82344      
           
82345      
           
82346      // FlexNoC version    : 4.7.0
                                        
82347      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
82348      // Exported Structure : /Specification.Architecture.Structure
                                                                        
82349      // ExportOption       : /verilog
                                           
82350      
           
82351      `timescale 1ps/1ps
                             
82352      module rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 (
                                                   
82353      	IdInfo_0_AddrBase
           	                 
82354      ,	IdInfo_0_AddrMask
            	                 
82355      ,	IdInfo_0_Debug
            	              
82356      ,	IdInfo_1_AddrBase
            	                 
82357      ,	IdInfo_1_AddrMask
            	                 
82358      ,	IdInfo_1_Debug
            	              
82359      ,	Translation_0_Aperture
            	                      
82360      ,	Translation_0_PathFound
            	                       
82361      ,	Translation_0_SubFound
            	                      
82362      );
             
82363      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
82364      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
82365      	output        IdInfo_0_Debug          ;
           	                                       
82366      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
82367      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
82368      	output        IdInfo_1_Debug          ;
           	                                       
82369      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
82370      	output        Translation_0_PathFound ;
           	                                       
82371      	output        Translation_0_SubFound  ;
           	                                       
82372      	wire [8:0] u_28b6 ;
           	                   
82373      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
82374      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
82375      	assign IdInfo_0_Debug = 1'b0;
           	                             
82376      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
82377      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
82378      	assign IdInfo_1_Debug = 1'b0;
           	                             
82379      	assign u_28b6 = Translation_0_Aperture;
           	                                       
82380      	assign Translation_0_PathFound = u_28b6 == 9'b010110011;
           	                                                        
82381      	assign Translation_0_SubFound = 1'b1;
           	                                     
82382      endmodule
                    
82383      
           
82384      `timescale 1ps/1ps
                             
82385      module rsnoc_z_H_R_G_T2_Tt_U_48938d93 (
                                                  
82386      	IdInfo_0_AddrBase
           	                 
82387      ,	IdInfo_0_AddrMask
            	                 
82388      ,	IdInfo_0_Debug
            	              
82389      ,	IdInfo_1_AddrBase
            	                 
82390      ,	IdInfo_1_AddrMask
            	                 
82391      ,	IdInfo_1_Debug
            	              
82392      ,	Translation_0_Aperture
            	                      
82393      ,	Translation_0_PathFound
            	                       
82394      ,	Translation_0_SubFound
            	                      
82395      );
             
82396      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
82397      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
82398      	output        IdInfo_0_Debug          ;
           	                                       
82399      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
82400      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
82401      	output        IdInfo_1_Debug          ;
           	                                       
82402      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
82403      	output        Translation_0_PathFound ;
           	                                       
82404      	output        Translation_0_SubFound  ;
           	                                       
82405      	rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 Isp(
           	                                    
82406      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
82407      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
82408      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
82409      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
82410      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
82411      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
82412      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
82413      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
82414      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
82415      	);
           	  
82416      endmodule
                    
82417      
           
82418      
           
82419      
           
82420      // FlexNoC version    : 4.7.0
                                        
82421      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
82422      // Exported Structure : /Specification.Architecture.Structure
                                                                        
82423      // ExportOption       : /verilog
                                           
82424      
           
82425      // synopsys translate_off
                                    
82426      // synthesis translate_off
                                     
82427      `timescale 1ps/1ps
                             
82428      module rsnoc_z_H_R_G_T2_S_U_93db7490 (
                                                 
82429      	Clk
           	   
82430      ,	Clk_ClkS
            	        
82431      ,	Clk_En
            	      
82432      ,	Clk_EnS
            	       
82433      ,	Clk_RetRstN
            	           
82434      ,	Clk_RstN
            	        
82435      ,	Clk_Tm
            	      
82436      ,	Rx_Data
            	       
82437      ,	Rx_Head
            	       
82438      ,	Rx_Rdy
            	      
82439      ,	Rx_Tail
            	       
82440      ,	Rx_Vld
            	      
82441      ,	RxAddrMask
            	          
82442      ,	RxApertureHit
            	             
82443      ,	RxPathHit
            	         
82444      );
             
82445      	input         Clk           ;
           	                             
82446      	input         Clk_ClkS      ;
           	                             
82447      	input         Clk_En        ;
           	                             
82448      	input         Clk_EnS       ;
           	                             
82449      	input         Clk_RetRstN   ;
           	                             
82450      	input         Clk_RstN      ;
           	                             
82451      	input         Clk_Tm        ;
           	                             
82452      	input [215:0] Rx_Data       ;
           	                             
82453      	input         Rx_Head       ;
           	                             
82454      	input         Rx_Rdy        ;
           	                             
82455      	input         Rx_Tail       ;
           	                             
82456      	input         Rx_Vld        ;
           	                             
82457      	input [27:0]  RxAddrMask    ;
           	                             
82458      	input         RxApertureHit ;
           	                             
82459      	input         RxPathHit     ;
           	                             
82460      	wire [30:0] u_29d3_Addr    ;
           	                            
82461      	wire [2:0]  u_29d3_Echo    ;
           	                            
82462      	wire [6:0]  u_29d3_Len1    ;
           	                            
82463      	wire        u_29d3_Lock    ;
           	                            
82464      	wire [3:0]  u_29d3_Opc     ;
           	                            
82465      	wire [13:0] u_29d3_RouteId ;
           	                            
82466      	wire [1:0]  u_29d3_Status  ;
           	                            
82467      	wire [7:0]  u_29d3_User    ;
           	                            
82468      	wire [69:0] u_51b4         ;
           	                            
82469      	wire [1:0]  u_5389         ;
           	                            
82470      	wire [3:0]  u_a33a         ;
           	                            
82471      	wire [3:0]  u_b175         ;
           	                            
82472      	wire        RdXSeen        ;
           	                            
82473      	wire        RxAbort        ;
           	                            
82474      	wire [30:0] RxAddr         ;
           	                            
82475      	wire [26:0] RxAddrMaskT    ;
           	                            
82476      	wire [30:0] RxDbg_Addr     ;
           	                            
82477      	wire [2:0]  RxDbg_Echo     ;
           	                            
82478      	wire [6:0]  RxDbg_Len1     ;
           	                            
82479      	wire        RxDbg_Lock     ;
           	                            
82480      	wire [3:0]  RxDbg_Opc      ;
           	                            
82481      	wire [13:0] RxDbg_RouteId  ;
           	                            
82482      	wire [1:0]  RxDbg_Status   ;
           	                            
82483      	wire [7:0]  RxDbg_User     ;
           	                            
82484      	wire        RxErr          ;
           	                            
82485      	wire [6:0]  RxLen1         ;
           	                            
82486      	wire        RxLock         ;
           	                            
82487      	wire [3:0]  RxOpc          ;
           	                            
82488      	wire        RxPre          ;
           	                            
82489      	wire        RxPreAtomic    ;
           	                            
82490      	wire        RxPrivate      ;
           	                            
82491      	wire [1:0]  RxStatus       ;
           	                            
82492      	wire        RxUrg          ;
           	                            
82493      	wire        RxWrap         ;
           	                            
82494      	wire        SevErr_0       ;
           	                            
82495      	wire        SevErr_1       ;
           	                            
82496      	wire        SevErr_10      ;
           	                            
82497      	wire        SevErr_12      ;
           	                            
82498      	wire        SevErr_2       ;
           	                            
82499      	wire        SevErr_4       ;
           	                            
82500      	wire        SevErr_5       ;
           	                            
82501      	wire        SevErr_8       ;
           	                            
82502      	wire        SevErr_9       ;
           	                            
82503      	reg         dontStop       ;
           	                            
82504      	assign u_51b4 = Rx_Data [215:146];
           	                                  
82505      	assign u_29d3_Status = u_51b4 [50:49];
           	                                      
82506      	assign RxDbg_Status = u_29d3_Status;
           	                                    
82507      	assign u_29d3_Addr = u_51b4 [41:11];
           	                                    
82508      	assign RxDbg_Addr = u_29d3_Addr;
           	                                
82509      	assign u_29d3_Lock = u_51b4 [69];
           	                                 
82510      	assign RxDbg_Lock = u_29d3_Lock;
           	                                
82511      	assign u_29d3_Echo = u_51b4 [2:0];
           	                                  
82512      	assign RxDbg_Echo = u_29d3_Echo;
           	                                
82513      	assign u_29d3_Len1 = u_51b4 [48:42];
           	                                    
82514      	assign RxDbg_Len1 = u_29d3_Len1;
           	                                
82515      	assign u_29d3_User = u_51b4 [10:3];
           	                                   
82516      	assign RxDbg_User = u_29d3_User;
           	                                
82517      	assign u_29d3_Opc = u_51b4 [54:51];
           	                                   
82518      	assign RxDbg_Opc = u_29d3_Opc;
           	                              
82519      	assign u_29d3_RouteId = u_51b4 [68:55];
           	                                       
82520      	assign RxDbg_RouteId = u_29d3_RouteId;
           	                                      
82521      	assign RxOpc = Rx_Data [200:197];
           	                                 
82522      	assign RxUrg = RxOpc == 4'b1001;
           	                                
82523      	assign RxPre = RxOpc == 4'b1000;
           	                                
82524      	assign RxLock = Rx_Data [215];
           	                              
82525      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
82526      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
82527      	always @( posedge Clk )
           	                       
82528      		if ( Clk == 1'b1 )
           		                  
82529      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
82530      				dontStop = 0;
           				             
82531      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82532      				if (!dontStop) begin
           				                    
82533      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
82534      					$stop;
           					      
82535      				end
           				   
82536      			end
           			   
82537      	always @( posedge Clk )
           	                       
82538      		if ( Clk == 1'b1 )
           		                  
82539      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82540      				dontStop = 0;
           				             
82541      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82542      				if (!dontStop) begin
           				                    
82543      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
82544      					$stop;
           					      
82545      				end
           				   
82546      			end
           			   
82547      	assign RxStatus = Rx_Data [196:195];
           	                                    
82548      	assign RxErr = RxStatus == 2'b01;
           	                                 
82549      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
82550      	always @( posedge Clk )
           	                       
82551      		if ( Clk == 1'b1 )
           		                  
82552      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
82553      				dontStop = 0;
           				             
82554      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82555      				if (!dontStop) begin
           				                    
82556      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
82557      					$stop;
           					      
82558      				end
           				   
82559      			end
           			   
82560      	assign RxAddr = Rx_Data [187:157];
           	                                  
82561      	assign RxAddrMaskT = RxAddrMask [26:0];
           	                                       
82562      	assign SevErr_5 =
           	                 
82563      					RxApertureHit & ( RxAddr [30:4] & RxAddrMaskT ) != 27'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
82564      		&	Rx_Head;
           		 	        
82565      	always @( posedge Clk )
           	                       
82566      		if ( Clk == 1'b1 )
           		                  
82567      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
82568      				dontStop = 0;
           				             
82569      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82570      				if (!dontStop) begin
           				                    
82571      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
82572      					$stop;
           					      
82573      				end
           				   
82574      			end
           			   
82575      	always @( posedge Clk )
           	                       
82576      		if ( Clk == 1'b1 )
           		                  
82577      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82578      				dontStop = 0;
           				             
82579      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82580      				if (!dontStop) begin
           				                    
82581      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
82582      					$stop;
           					      
82583      				end
           				   
82584      			end
           			   
82585      	always @( posedge Clk )
           	                       
82586      		if ( Clk == 1'b1 )
           		                  
82587      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82588      				dontStop = 0;
           				             
82589      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82590      				if (!dontStop) begin
           				                    
82591      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
82592      					$stop;
           					      
82593      				end
           				   
82594      			end
           			   
82595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
82596      	assign u_5389 = RxAddr [1:0];
           	                             
82597      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
82598      	always @( posedge Clk )
           	                       
82599      		if ( Clk == 1'b1 )
           		                  
82600      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
82601      				dontStop = 0;
           				             
82602      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82603      				if (!dontStop) begin
           				                    
82604      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
82605      					$stop;
           					      
82606      				end
           				   
82607      			end
           			   
82608      	assign RxLen1 = Rx_Data [194:188];
           	                                  
82609      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
82610      	always @( posedge Clk )
           	                       
82611      		if ( Clk == 1'b1 )
           		                  
82612      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
82613      				dontStop = 0;
           				             
82614      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82615      				if (!dontStop) begin
           				                    
82616      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
82617      					$stop;
           					      
82618      				end
           				   
82619      			end
           			   
82620      	assign SevErr_10 =
           	                  
82621      							( RxAddr & 31'b1111111111111111111000000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111000000000000 )
           							                                                                                                                         
82622      					&	~ ( RxWrap | RxPrivate )
           					 	                        
82623      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
82624      			&
           			 
82625      			Rx_Vld
           			      
82626      		&	Rx_Head;
           		 	        
82627      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
82628      			.Clk( Clk )
           			           
82629      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82630      		,	.Clk_En( Clk_En )
           		 	                 
82631      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82632      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82633      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82634      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82635      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82636      		,	.O( RxPrivate )
           		 	               
82637      		,	.Reset( ~ RxLock )
           		 	                  
82638      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
82639      		);
           		  
82640      	always @( posedge Clk )
           	                       
82641      		if ( Clk == 1'b1 )
           		                  
82642      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
82643      				dontStop = 0;
           				             
82644      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82645      				if (!dontStop) begin
           				                    
82646      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
82647      					$stop;
           					      
82648      				end
           				   
82649      			end
           			   
82650      	always @( posedge Clk )
           	                       
82651      		if ( Clk == 1'b1 )
           		                  
82652      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82653      				dontStop = 0;
           				             
82654      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82655      				if (!dontStop) begin
           				                    
82656      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
82657      					$stop;
           					      
82658      				end
           				   
82659      			end
           			   
82660      	assign u_a33a = RxAddr [3:0];
           	                             
82661      	assign u_b175 = u_a33a;
           	                       
82662      	assign RxPreAtomic =
           	                    
82663      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
82664      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
82665      	always @( posedge Clk )
           	                       
82666      		if ( Clk == 1'b1 )
           		                  
82667      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
82668      				dontStop = 0;
           				             
82669      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82670      				if (!dontStop) begin
           				                    
82671      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
82672      					$stop;
           					      
82673      				end
           				   
82674      			end
           			   
82675      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
82676      	always @( posedge Clk )
           	                       
82677      		if ( Clk == 1'b1 )
           		                  
82678      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
82679      				dontStop = 0;
           				             
82680      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82681      				if (!dontStop) begin
           				                    
82682      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
82683      					$stop;
           					      
82684      				end
           				   
82685      			end
           			   
82686      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
82687      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
82688      			.Clk( Clk )
           			           
82689      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82690      		,	.Clk_En( Clk_En )
           		 	                 
82691      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82692      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82693      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82694      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82695      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82696      		,	.O( RdXSeen )
           		 	             
82697      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
82698      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
82699      		);
           		  
82700      	always @( posedge Clk )
           	                       
82701      		if ( Clk == 1'b1 )
           		                  
82702      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
82703      				dontStop = 0;
           				             
82704      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82705      				if (!dontStop) begin
           				                    
82706      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
82707      					$stop;
           					      
82708      				end
           				   
82709      			end
           			   
82710      	endmodule
           	         
82711      	// synthesis translate_on
           	                         
82712      	// synopsys translate_on
           	                        
82713      
           
82714      `timescale 1ps/1ps
                             
82715      module rsnoc_z_H_R_G_T2_F_U_ad1b8756 (
                                                 
82716      	AddrMask
           	        
82717      ,	CxtRd_AddLd0
            	            
82718      ,	CxtRd_Addr4Be
            	             
82719      ,	CxtRd_Echo
            	          
82720      ,	CxtRd_Head
            	          
82721      ,	CxtRd_Len1
            	          
82722      ,	CxtRd_OpcT
            	          
82723      ,	CxtRd_RdAlign
            	             
82724      ,	CxtRd_RouteIdZ
            	              
82725      ,	CxtWr_AddLd0
            	            
82726      ,	CxtWr_Addr4Be
            	             
82727      ,	CxtWr_Echo
            	          
82728      ,	CxtWr_Head
            	          
82729      ,	CxtWr_Len1
            	          
82730      ,	CxtWr_OpcT
            	          
82731      ,	CxtWr_RdAlign
            	             
82732      ,	CxtWr_RouteIdZ
            	              
82733      ,	Debug
            	     
82734      ,	Empty
            	     
82735      ,	PathFound
            	         
82736      ,	ReqRx_Data
            	          
82737      ,	ReqRx_Head
            	          
82738      ,	ReqRx_Rdy
            	         
82739      ,	ReqRx_Tail
            	          
82740      ,	ReqRx_Vld
            	         
82741      ,	ReqTx_Data
            	          
82742      ,	ReqTx_Head
            	          
82743      ,	ReqTx_Rdy
            	         
82744      ,	ReqTx_Tail
            	          
82745      ,	ReqTx_Vld
            	         
82746      ,	RspRx_Data
            	          
82747      ,	RspRx_Head
            	          
82748      ,	RspRx_Rdy
            	         
82749      ,	RspRx_Tail
            	          
82750      ,	RspRx_Vld
            	         
82751      ,	RspTx_Data
            	          
82752      ,	RspTx_Head
            	          
82753      ,	RspTx_Rdy
            	         
82754      ,	RspTx_Tail
            	          
82755      ,	RspTx_Vld
            	         
82756      ,	SubFound
            	        
82757      ,	Sys_Clk
            	       
82758      ,	Sys_Clk_ClkS
            	            
82759      ,	Sys_Clk_En
            	          
82760      ,	Sys_Clk_EnS
            	           
82761      ,	Sys_Clk_RetRstN
            	               
82762      ,	Sys_Clk_RstN
            	            
82763      ,	Sys_Clk_Tm
            	          
82764      ,	Sys_Pwr_Idle
            	            
82765      ,	Sys_Pwr_WakeUp
            	              
82766      ,	WrCxt
            	     
82767      );
             
82768      	input  [27:0]  AddrMask        ;
           	                                
82769      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
82770      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
82771      	input  [2:0]   CxtRd_Echo      ;
           	                                
82772      	input          CxtRd_Head      ;
           	                                
82773      	input  [6:0]   CxtRd_Len1      ;
           	                                
82774      	input  [3:0]   CxtRd_OpcT      ;
           	                                
82775      	input          CxtRd_RdAlign   ;
           	                                
82776      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
82777      	output [7:0]   CxtWr_AddLd0    ;
           	                                
82778      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
82779      	output [2:0]   CxtWr_Echo      ;
           	                                
82780      	output         CxtWr_Head      ;
           	                                
82781      	output [6:0]   CxtWr_Len1      ;
           	                                
82782      	output [3:0]   CxtWr_OpcT      ;
           	                                
82783      	output         CxtWr_RdAlign   ;
           	                                
82784      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
82785      	input          Debug           ;
           	                                
82786      	input          Empty           ;
           	                                
82787      	input          PathFound       ;
           	                                
82788      	input  [215:0] ReqRx_Data      ;
           	                                
82789      	input          ReqRx_Head      ;
           	                                
82790      	output         ReqRx_Rdy       ;
           	                                
82791      	input          ReqRx_Tail      ;
           	                                
82792      	input          ReqRx_Vld       ;
           	                                
82793      	output [215:0] ReqTx_Data      ;
           	                                
82794      	output         ReqTx_Head      ;
           	                                
82795      	input          ReqTx_Rdy       ;
           	                                
82796      	output         ReqTx_Tail      ;
           	                                
82797      	output         ReqTx_Vld       ;
           	                                
82798      	input  [215:0] RspRx_Data      ;
           	                                
82799      	input          RspRx_Head      ;
           	                                
82800      	output         RspRx_Rdy       ;
           	                                
82801      	input          RspRx_Tail      ;
           	                                
82802      	input          RspRx_Vld       ;
           	                                
82803      	output [215:0] RspTx_Data      ;
           	                                
82804      	output         RspTx_Head      ;
           	                                
82805      	input          RspTx_Rdy       ;
           	                                
82806      	output         RspTx_Tail      ;
           	                                
82807      	output         RspTx_Vld       ;
           	                                
82808      	input          SubFound        ;
           	                                
82809      	input          Sys_Clk         ;
           	                                
82810      	input          Sys_Clk_ClkS    ;
           	                                
82811      	input          Sys_Clk_En      ;
           	                                
82812      	input          Sys_Clk_EnS     ;
           	                                
82813      	input          Sys_Clk_RetRstN ;
           	                                
82814      	input          Sys_Clk_RstN    ;
           	                                
82815      	input          Sys_Clk_Tm      ;
           	                                
82816      	output         Sys_Pwr_Idle    ;
           	                                
82817      	output         Sys_Pwr_WakeUp  ;
           	                                
82818      	output         WrCxt           ;
           	                                
82819      	wire [1:0]   u_298c              ;
           	                                  
82820      	wire [15:0]  u_4c36              ;
           	                                  
82821      	wire         u_6_IDLE_WAIT       ;
           	                                  
82822      	wire         u_6_RSP_IDLE        ;
           	                                  
82823      	wire         u_6_WAIT_RSP        ;
           	                                  
82824      	wire [13:0]  u_7df2_3            ;
           	                                  
82825      	wire [1:0]   u_7df2_4            ;
           	                                  
82826      	wire [13:0]  u_8bb4_3            ;
           	                                  
82827      	wire [1:0]   u_8bb4_4            ;
           	                                  
82828      	wire         u_9d54              ;
           	                                  
82829      	wire [15:0]  u_ab1f              ;
           	                                  
82830      	wire [1:0]   u_b9ec              ;
           	                                  
82831      	wire [1:0]   u_bdb6              ;
           	                                  
82832      	wire [1:0]   Arb_Gnt             ;
           	                                  
82833      	wire         Arb_Rdy             ;
           	                                  
82834      	wire [1:0]   Arb_Req             ;
           	                                  
82835      	wire         Arb_Vld             ;
           	                                  
82836      	wire [1:0]   CurState            ;
           	                                  
82837      	wire         CxtRdy              ;
           	                                  
82838      	wire         CxtVld              ;
           	                                  
82839      	wire         LoopBack            ;
           	                                  
82840      	wire         LoopPld             ;
           	                                  
82841      	wire [13:0]  NullRx_RouteId      ;
           	                                  
82842      	wire [1:0]   NullRx_Status       ;
           	                                  
82843      	wire [13:0]  NullTx_RouteId      ;
           	                                  
82844      	wire [1:0]   NullTx_Status       ;
           	                                  
82845      	wire         Pwr_BusErr_Idle     ;
           	                                  
82846      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
82847      	wire         Pwr_Cxt_Idle        ;
           	                                  
82848      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
82849      	wire         Req_HdrVld          ;
           	                                  
82850      	wire [215:0] ReqTx0_Data         ;
           	                                  
82851      	wire         ReqTx0_Head         ;
           	                                  
82852      	wire         ReqTx0_Rdy          ;
           	                                  
82853      	wire         ReqTx0_Tail         ;
           	                                  
82854      	wire         ReqTx0_Vld          ;
           	                                  
82855      	wire [215:0] Rsp_Data            ;
           	                                  
82856      	wire         Rsp_Rdy             ;
           	                                  
82857      	wire         Rsp_Vld             ;
           	                                  
82858      	wire [15:0]  RspBe               ;
           	                                  
82859      	wire [145:0] RspDatum            ;
           	                                  
82860      	wire [69:0]  RspHdr              ;
           	                                  
82861      	wire         RspRdy              ;
           	                                  
82862      	wire [7:0]   RspUser             ;
           	                                  
82863      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
82864      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
82865      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
82866      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
82867      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
82868      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
82869      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
82870      	wire [215:0] RxErr_Data          ;
           	                                  
82871      	wire         RxErr_Head          ;
           	                                  
82872      	wire         RxErr_Rdy           ;
           	                                  
82873      	wire         RxErr_Tail          ;
           	                                  
82874      	wire         RxErr_Vld           ;
           	                                  
82875      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
82876      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
82877      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
82878      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
82879      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
82880      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
82881      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
82882      	assign u_298c = RxErr_Data [196:195];
           	                                     
82883      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
82884      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
82885      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
82886      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
82887      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
82888      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
82889      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
82890      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
82891      	assign u_8bb4_4 = NullRx_Status;
           	                                
82892      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
82893      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
82894      		.Gnt( Arb_Gnt )
           		               
82895      	,	.Rdy( Arb_Rdy )
           	 	               
82896      	,	.Req( Arb_Req )
           	 	               
82897      	,	.ReqArbIn( 2'b0 )
           	 	                 
82898      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82899      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82900      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82901      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82902      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82903      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82904      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82905      	,	.Sys_Pwr_Idle( )
           	 	                
82906      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82907      	,	.Vld( Arb_Vld )
           	 	               
82908      	);
           	  
82909      	assign NullTx_RouteId = u_7df2_3;
           	                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
82911      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
82912      	assign NullTx_Status = u_7df2_4;
           	                                
82913      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
82914      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
82915      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
82916      	assign RspUser = { 8'b0 };
           	                          
82917      	assign RspWord_Hdr_User = RspUser;
           	                                  
82918      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
82919      	assign RspHdr =
           	               
82920      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
82921      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
82922      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81923      			,
           			<font color = "green">-1-</font> 
81924      			RxGenHdr_Opc
           <font color = "green">			==></font>
81925      			,
           			<font color = "red">-2-</font> 
81926      			RxGenHdr_SeqId
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81940      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "green">-1-</font> 	                             
81941      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
81942      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-2-</font> 	                           
81943      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81946      	,	.Sys_Pwr_Idle( )
           	<font color = "green">-1-</font> 	                
81947      	,	.Sys_Pwr_WakeUp( )
           <font color = "green">	==></font>
81948      	,	.TxData( GenReqDatum )
           	<font color = "red">-2-</font> 	                      
81949      	,	.TxHdr( TxGenHdr )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81951      	,	.TxRdy( GenLcl_Req_Rdy )
           	<font color = "green">-1-</font> 	                        
81952      	,	.TxTail( GenLcl_Req_Last )
           <font color = "green">	==></font>
81953      	,	.TxVld( GenLcl_Req_Vld )
           	<font color = "red">-2-</font> 	                        
81954      	,	.Wrap( PipeOut_WrAlign )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81956      	assign TxGen_Addr = TxGenHdr [58:27];
           	<font color = "green">-1-</font>                                     
81957      	assign GenLcl_Req_Addr = TxGen_Addr;
           <font color = "green">	==></font>
81958      	assign MyDatum = GenReqDatum;
           	<font color = "red">-2-</font>                             
81959      	assign MyData = { 2'b0 , MyDatum };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81962      	);
           	<font color = "red">-1-</font>  
81963      	assign TxGen_Fail = TxGenHdr [25];
           <font color = "red">	==></font>
81964      	assign NullBe = TxGen_Fail;
           <font color = "red">	==></font>
81965      	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           <font color = "green">	==></font>
81966      	assign GenLcl_Req_Be = GenLclReqBe & ~ { 16 { NullBePld }  };
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81970      	assign TxGen_Len1 = TxGenHdr [24:18];
           	<font color = "green">-1-</font>                                     
81971      	assign GenLcl_Req_Len1 = TxGen_Len1;
           <font color = "green">	==></font>
81972      	assign TxGen_Lock = TxGenHdr [17];
           	<font color = "red">-2-</font>                                  
81973      	assign GenLcl_Req_Lock = TxGen_Lock;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81975      	assign GenLcl_Req_Opc = TxGen_Opc;
           	<font color = "green">-1-</font>                                  
81976      	assign TxGen_SeqId = TxGenHdr [13:10];
           <font color = "green">	==></font>
81977      	assign GenLcl_Req_SeqId = TxGen_SeqId;
           	<font color = "red">-2-</font>                                      
81978      	assign TxGen_SeqUnOrdered = TxGenHdr [9];
           	                                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_df91) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81980      	assign TxGen_SeqUnique = TxGenHdr [8];
           	<font color = "green">-1-</font>                                      
81981      	assign GenLcl_Req_SeqUnique = TxGen_SeqUnique;
           <font color = "green">	==></font>
81982      	assign TxGen_User = TxGenHdr [7:0];
           	<font color = "red">-2-</font>                                   
81983      	assign GenLcl_Req_User = TxGen_User;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81997      	);
           	<font color = "green">-1-</font>  
81998      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           <font color = "green">	==></font>
81999      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		<font color = "red">-2-</font>                                   
82000      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82002      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	<font color = "green">-1-</font> 	                                   
82003      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           <font color = "green">	==></font>
82004      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	<font color = "red">-2-</font> 	                                   
82005      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82007      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	<font color = "green">-1-</font> 	                                 
82008      	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           <font color = "green">	==></font>
82009      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                                   
82010      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82012      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	<font color = "green">-1-</font> 	                                 
82013      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           <font color = "green">	==></font>
82014      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	<font color = "red">-2-</font> 	                                   
82015      	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82018      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	<font color = "red">-1-</font> 	                                                   
82019      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           <font color = "red">	==></font>
82020      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           <font color = "red">	==></font>
82021      	,	.GenPrt_Req_Addr( u_Req_Addr )
           <font color = "green">	==></font>
82022      	,	.GenPrt_Req_Be( u_Req_Be )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82026      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	<font color = "green">-1-</font> 	                              
82027      	,	.GenPrt_Req_Lock( u_Req_Lock )
           <font color = "green">	==></font>
82028      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	<font color = "red">-2-</font> 	                            
82029      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82031      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	<font color = "green">-1-</font> 	                                              
82032      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           <font color = "green">	==></font>
82033      	,	.GenPrt_Req_User( u_Req_User )
           	<font color = "red">-2-</font> 	                              
82034      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
82035      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
82036      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
82037      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
82038      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
82039      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
82040      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
82041      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
82042      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
82043      	);
           	  
82044      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
82045      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
82046      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
82047      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
82048      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
82049      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
82050      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
82051      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
82052      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
82053      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
82054      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
82055      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
82056      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
82057      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
82058      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
82059      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
82060      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
82061      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
82062      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
82063      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
82064      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
82065      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
82066      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
82067      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
82068      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
82069      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
82070      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
82071      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
82072      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
82073      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
82074      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
82075      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
82076      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
82077      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
82078      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
82079      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
82080      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
82081      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
82082      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
82083      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
82084      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
82085      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
82086      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
82087      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
82088      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
82089      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82090      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82091      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82092      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82093      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82094      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82095      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82096      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
82097      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
82098      	);
           	  
82099      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
82100      	always @( u_239 ) begin
           	                       
82101      		case ( u_239 )
           		              
82102      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
82103      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
82104      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
82105      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
82106      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
82107      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
82108      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
82109      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
82110      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
82111      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
82112      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
82113      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
82114      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
82115      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
82116      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
82117      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
82118      			5'b0     : u_1c51 = 2'b0 ;
           			                          
82119      			default  : u_1c51 = 2'b0 ;
           			                          
82120      		endcase
           		       
82121      	end
           	   
82122      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
82123      		if ( ! Sys_Clk_RstN )
           		                     
82124      			Load <= #1.0 ( 2'b0 );
           			                      
82125      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
82126      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
82127      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
82128      		if ( ! Sys_Clk_RstN )
           		                     
82129      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
82130      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
82131      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
82132      	assign Rx_Rdy = RxInt_Rdy;
           	                          
82133      	assign WakeUp_Rx = Rx_Vld;
           	                          
82134      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
82135      	assign u_6124 = RxIn_Data [214:201];
           	                                    
82136      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
82137      	assign TxBypData = TxIn_Data [145:0];
           	                                     
82138      	assign TxLcl_Data =
           	                   
82139      		{			{	TxIn_Data [215]
           		 			 	               
82140      			,	TxIn_Data [214:201]
           			 	                   
82141      			,	TxIn_Data [200:197]
           			 	                   
82142      			,	TxIn_Data [196:195]
           			 	                   
82143      			,	TxIn_Data [194:188]
           			 	                   
82144      			,	TxIn_Data [187:157]
           			 	                   
82145      			,	TxIn_Data [156:149]
           			 	                   
82146      			,	TxIn_Data [148:146]
           			 	                   
82147      			}
           			 
82148      		,
           		 
82149      		TxBypData
           		         
82150      		};
           		  
82151      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
82152      	assign TxLcl_Head = TxIn_Head;
           	                              
82153      	assign Tx_Head = TxLcl_Head;
           	                            
82154      	assign TxLcl_Tail = TxIn_Tail;
           	                              
82155      	assign Tx_Tail = TxLcl_Tail;
           	                            
82156      	assign TxLcl_Vld = TxIn_Vld;
           	                            
82157      	assign Tx_Vld = TxLcl_Vld;
           	                          
82158      	assign WakeUp_Other = 1'b0;
           	                           
82159      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
82160      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
82161      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
82162      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
82163      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
82164      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
82165      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
82166      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
82167      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
82168      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
82169      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
82170      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
82171      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
82172      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
82173      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
82174      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
82175      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
82176      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
82177      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
82178      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
82179      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
82180      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
82181      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
82182      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
82183      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
82184      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
82185      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
82186      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
82187      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
82188      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
82189      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
82190      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
82191      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
82192      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
82193      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
82194      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
82195      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
82196      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
82197      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
82198      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
82199      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
82200      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
82201      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
82202      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
82203      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
82204      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
82205      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
82206      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
82207      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
82208      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
82209      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
82210      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
82211      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
82212      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
82213      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
82214      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
82215      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
82216      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
82217      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
82218      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
82219      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
82220      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
82221      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
82222      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
82223      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
82224      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
82225      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
82226      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
82227      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
82228      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
82229      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
82230      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
82231      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
82232      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
82233      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
82234      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
82235      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
82236      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
82237      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
82238      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
82239      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
82240      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
82241      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
82242      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
82243      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
82244      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
82245      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
82246      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
82247      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
82248      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
82249      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
82250      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
82251      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
82252      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
82253      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
82254      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
82255      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
82256      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
82257      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
82258      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
82259      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
82260      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
82261      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
82262      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
82263      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
82264      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
82265      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
82266      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
82267      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
82268      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
82269      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
82270      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
82271      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
82272      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
82273      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
82274      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
82275      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
82276      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
82277      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
82278      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
82279      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
82280      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
82281      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
82282      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
82283      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
82284      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
82285      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
82286      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
82287      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
82288      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
82289      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
82290      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
82291      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
82292      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
82293      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
82294      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
82295      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
82296      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
82297      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
82298      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
82299      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
82300      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
82301      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
82302      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
82303      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
82304      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
82305      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
82306      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
82307      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
82308      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
82309      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
82310      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
82311      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
82312      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
82313      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
82314      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
82315      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
82316      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
82317      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
82318      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
82319      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
82320      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
82321      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
82322      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
82323      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
82324      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
82325      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
82326      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
82327      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
82328      	// synopsys translate_off
           	                         
82329      	// synthesis translate_off
           	                          
82330      	always @( posedge Sys_Clk )
           	                           
82331      		if ( Sys_Clk == 1'b1 )
           		                      
82332      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
82333      				dontStop = 0;
           				             
82334      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82335      				if (!dontStop) begin
           				                    
82336      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
82337      					$stop;
           					      
82338      				end
           				   
82339      			end
           			   
82340      	// synthesis translate_on
           	                         
82341      	// synopsys translate_on
           	                        
82342      	endmodule
           	         
82343      
           
82344      
           
82345      
           
82346      // FlexNoC version    : 4.7.0
                                        
82347      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
82348      // Exported Structure : /Specification.Architecture.Structure
                                                                        
82349      // ExportOption       : /verilog
                                           
82350      
           
82351      `timescale 1ps/1ps
                             
82352      module rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 (
                                                   
82353      	IdInfo_0_AddrBase
           	                 
82354      ,	IdInfo_0_AddrMask
            	                 
82355      ,	IdInfo_0_Debug
            	              
82356      ,	IdInfo_1_AddrBase
            	                 
82357      ,	IdInfo_1_AddrMask
            	                 
82358      ,	IdInfo_1_Debug
            	              
82359      ,	Translation_0_Aperture
            	                      
82360      ,	Translation_0_PathFound
            	                       
82361      ,	Translation_0_SubFound
            	                      
82362      );
             
82363      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
82364      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
82365      	output        IdInfo_0_Debug          ;
           	                                       
82366      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
82367      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
82368      	output        IdInfo_1_Debug          ;
           	                                       
82369      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
82370      	output        Translation_0_PathFound ;
           	                                       
82371      	output        Translation_0_SubFound  ;
           	                                       
82372      	wire [8:0] u_28b6 ;
           	                   
82373      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
82374      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
82375      	assign IdInfo_0_Debug = 1'b0;
           	                             
82376      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
82377      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
82378      	assign IdInfo_1_Debug = 1'b0;
           	                             
82379      	assign u_28b6 = Translation_0_Aperture;
           	                                       
82380      	assign Translation_0_PathFound = u_28b6 == 9'b010110011;
           	                                                        
82381      	assign Translation_0_SubFound = 1'b1;
           	                                     
82382      endmodule
                    
82383      
           
82384      `timescale 1ps/1ps
                             
82385      module rsnoc_z_H_R_G_T2_Tt_U_48938d93 (
                                                  
82386      	IdInfo_0_AddrBase
           	                 
82387      ,	IdInfo_0_AddrMask
            	                 
82388      ,	IdInfo_0_Debug
            	              
82389      ,	IdInfo_1_AddrBase
            	                 
82390      ,	IdInfo_1_AddrMask
            	                 
82391      ,	IdInfo_1_Debug
            	              
82392      ,	Translation_0_Aperture
            	                      
82393      ,	Translation_0_PathFound
            	                       
82394      ,	Translation_0_SubFound
            	                      
82395      );
             
82396      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
82397      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
82398      	output        IdInfo_0_Debug          ;
           	                                       
82399      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
82400      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
82401      	output        IdInfo_1_Debug          ;
           	                                       
82402      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
82403      	output        Translation_0_PathFound ;
           	                                       
82404      	output        Translation_0_SubFound  ;
           	                                       
82405      	rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 Isp(
           	                                    
82406      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
82407      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
82408      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
82409      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
82410      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
82411      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
82412      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
82413      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
82414      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
82415      	);
           	  
82416      endmodule
                    
82417      
           
82418      
           
82419      
           
82420      // FlexNoC version    : 4.7.0
                                        
82421      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
82422      // Exported Structure : /Specification.Architecture.Structure
                                                                        
82423      // ExportOption       : /verilog
                                           
82424      
           
82425      // synopsys translate_off
                                    
82426      // synthesis translate_off
                                     
82427      `timescale 1ps/1ps
                             
82428      module rsnoc_z_H_R_G_T2_S_U_93db7490 (
                                                 
82429      	Clk
           	   
82430      ,	Clk_ClkS
            	        
82431      ,	Clk_En
            	      
82432      ,	Clk_EnS
            	       
82433      ,	Clk_RetRstN
            	           
82434      ,	Clk_RstN
            	        
82435      ,	Clk_Tm
            	      
82436      ,	Rx_Data
            	       
82437      ,	Rx_Head
            	       
82438      ,	Rx_Rdy
            	      
82439      ,	Rx_Tail
            	       
82440      ,	Rx_Vld
            	      
82441      ,	RxAddrMask
            	          
82442      ,	RxApertureHit
            	             
82443      ,	RxPathHit
            	         
82444      );
             
82445      	input         Clk           ;
           	                             
82446      	input         Clk_ClkS      ;
           	                             
82447      	input         Clk_En        ;
           	                             
82448      	input         Clk_EnS       ;
           	                             
82449      	input         Clk_RetRstN   ;
           	                             
82450      	input         Clk_RstN      ;
           	                             
82451      	input         Clk_Tm        ;
           	                             
82452      	input [215:0] Rx_Data       ;
           	                             
82453      	input         Rx_Head       ;
           	                             
82454      	input         Rx_Rdy        ;
           	                             
82455      	input         Rx_Tail       ;
           	                             
82456      	input         Rx_Vld        ;
           	                             
82457      	input [27:0]  RxAddrMask    ;
           	                             
82458      	input         RxApertureHit ;
           	                             
82459      	input         RxPathHit     ;
           	                             
82460      	wire [30:0] u_29d3_Addr    ;
           	                            
82461      	wire [2:0]  u_29d3_Echo    ;
           	                            
82462      	wire [6:0]  u_29d3_Len1    ;
           	                            
82463      	wire        u_29d3_Lock    ;
           	                            
82464      	wire [3:0]  u_29d3_Opc     ;
           	                            
82465      	wire [13:0] u_29d3_RouteId ;
           	                            
82466      	wire [1:0]  u_29d3_Status  ;
           	                            
82467      	wire [7:0]  u_29d3_User    ;
           	                            
82468      	wire [69:0] u_51b4         ;
           	                            
82469      	wire [1:0]  u_5389         ;
           	                            
82470      	wire [3:0]  u_a33a         ;
           	                            
82471      	wire [3:0]  u_b175         ;
           	                            
82472      	wire        RdXSeen        ;
           	                            
82473      	wire        RxAbort        ;
           	                            
82474      	wire [30:0] RxAddr         ;
           	                            
82475      	wire [26:0] RxAddrMaskT    ;
           	                            
82476      	wire [30:0] RxDbg_Addr     ;
           	                            
82477      	wire [2:0]  RxDbg_Echo     ;
           	                            
82478      	wire [6:0]  RxDbg_Len1     ;
           	                            
82479      	wire        RxDbg_Lock     ;
           	                            
82480      	wire [3:0]  RxDbg_Opc      ;
           	                            
82481      	wire [13:0] RxDbg_RouteId  ;
           	                            
82482      	wire [1:0]  RxDbg_Status   ;
           	                            
82483      	wire [7:0]  RxDbg_User     ;
           	                            
82484      	wire        RxErr          ;
           	                            
82485      	wire [6:0]  RxLen1         ;
           	                            
82486      	wire        RxLock         ;
           	                            
82487      	wire [3:0]  RxOpc          ;
           	                            
82488      	wire        RxPre          ;
           	                            
82489      	wire        RxPreAtomic    ;
           	                            
82490      	wire        RxPrivate      ;
           	                            
82491      	wire [1:0]  RxStatus       ;
           	                            
82492      	wire        RxUrg          ;
           	                            
82493      	wire        RxWrap         ;
           	                            
82494      	wire        SevErr_0       ;
           	                            
82495      	wire        SevErr_1       ;
           	                            
82496      	wire        SevErr_10      ;
           	                            
82497      	wire        SevErr_12      ;
           	                            
82498      	wire        SevErr_2       ;
           	                            
82499      	wire        SevErr_4       ;
           	                            
82500      	wire        SevErr_5       ;
           	                            
82501      	wire        SevErr_8       ;
           	                            
82502      	wire        SevErr_9       ;
           	                            
82503      	reg         dontStop       ;
           	                            
82504      	assign u_51b4 = Rx_Data [215:146];
           	                                  
82505      	assign u_29d3_Status = u_51b4 [50:49];
           	                                      
82506      	assign RxDbg_Status = u_29d3_Status;
           	                                    
82507      	assign u_29d3_Addr = u_51b4 [41:11];
           	                                    
82508      	assign RxDbg_Addr = u_29d3_Addr;
           	                                
82509      	assign u_29d3_Lock = u_51b4 [69];
           	                                 
82510      	assign RxDbg_Lock = u_29d3_Lock;
           	                                
82511      	assign u_29d3_Echo = u_51b4 [2:0];
           	                                  
82512      	assign RxDbg_Echo = u_29d3_Echo;
           	                                
82513      	assign u_29d3_Len1 = u_51b4 [48:42];
           	                                    
82514      	assign RxDbg_Len1 = u_29d3_Len1;
           	                                
82515      	assign u_29d3_User = u_51b4 [10:3];
           	                                   
82516      	assign RxDbg_User = u_29d3_User;
           	                                
82517      	assign u_29d3_Opc = u_51b4 [54:51];
           	                                   
82518      	assign RxDbg_Opc = u_29d3_Opc;
           	                              
82519      	assign u_29d3_RouteId = u_51b4 [68:55];
           	                                       
82520      	assign RxDbg_RouteId = u_29d3_RouteId;
           	                                      
82521      	assign RxOpc = Rx_Data [200:197];
           	                                 
82522      	assign RxUrg = RxOpc == 4'b1001;
           	                                
82523      	assign RxPre = RxOpc == 4'b1000;
           	                                
82524      	assign RxLock = Rx_Data [215];
           	                              
82525      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
82526      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
82527      	always @( posedge Clk )
           	                       
82528      		if ( Clk == 1'b1 )
           		                  
82529      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
82530      				dontStop = 0;
           				             
82531      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82532      				if (!dontStop) begin
           				                    
82533      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
82534      					$stop;
           					      
82535      				end
           				   
82536      			end
           			   
82537      	always @( posedge Clk )
           	                       
82538      		if ( Clk == 1'b1 )
           		                  
82539      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82540      				dontStop = 0;
           				             
82541      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82542      				if (!dontStop) begin
           				                    
82543      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
82544      					$stop;
           					      
82545      				end
           				   
82546      			end
           			   
82547      	assign RxStatus = Rx_Data [196:195];
           	                                    
82548      	assign RxErr = RxStatus == 2'b01;
           	                                 
82549      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
82550      	always @( posedge Clk )
           	                       
82551      		if ( Clk == 1'b1 )
           		                  
82552      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
82553      				dontStop = 0;
           				             
82554      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82555      				if (!dontStop) begin
           				                    
82556      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
82557      					$stop;
           					      
82558      				end
           				   
82559      			end
           			   
82560      	assign RxAddr = Rx_Data [187:157];
           	                                  
82561      	assign RxAddrMaskT = RxAddrMask [26:0];
           	                                       
82562      	assign SevErr_5 =
           	                 
82563      					RxApertureHit & ( RxAddr [30:4] & RxAddrMaskT ) != 27'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
82564      		&	Rx_Head;
           		 	        
82565      	always @( posedge Clk )
           	                       
82566      		if ( Clk == 1'b1 )
           		                  
82567      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
82568      				dontStop = 0;
           				             
82569      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82570      				if (!dontStop) begin
           				                    
82571      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
82572      					$stop;
           					      
82573      				end
           				   
82574      			end
           			   
82575      	always @( posedge Clk )
           	                       
82576      		if ( Clk == 1'b1 )
           		                  
82577      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82578      				dontStop = 0;
           				             
82579      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82580      				if (!dontStop) begin
           				                    
82581      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
82582      					$stop;
           					      
82583      				end
           				   
82584      			end
           			   
82585      	always @( posedge Clk )
           	                       
82586      		if ( Clk == 1'b1 )
           		                  
82587      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82588      				dontStop = 0;
           				             
82589      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82590      				if (!dontStop) begin
           				                    
82591      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
82592      					$stop;
           					      
82593      				end
           				   
82594      			end
           			   
82595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
82596      	assign u_5389 = RxAddr [1:0];
           	                             
82597      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
82598      	always @( posedge Clk )
           	                       
82599      		if ( Clk == 1'b1 )
           		                  
82600      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
82601      				dontStop = 0;
           				             
82602      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82603      				if (!dontStop) begin
           				                    
82604      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
82605      					$stop;
           					      
82606      				end
           				   
82607      			end
           			   
82608      	assign RxLen1 = Rx_Data [194:188];
           	                                  
82609      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
82610      	always @( posedge Clk )
           	                       
82611      		if ( Clk == 1'b1 )
           		                  
82612      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
82613      				dontStop = 0;
           				             
82614      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82615      				if (!dontStop) begin
           				                    
82616      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
82617      					$stop;
           					      
82618      				end
           				   
82619      			end
           			   
82620      	assign SevErr_10 =
           	                  
82621      							( RxAddr & 31'b1111111111111111111000000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111000000000000 )
           							                                                                                                                         
82622      					&	~ ( RxWrap | RxPrivate )
           					 	                        
82623      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
82624      			&
           			 
82625      			Rx_Vld
           			      
82626      		&	Rx_Head;
           		 	        
82627      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
82628      			.Clk( Clk )
           			           
82629      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82630      		,	.Clk_En( Clk_En )
           		 	                 
82631      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82632      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82633      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82634      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82635      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82636      		,	.O( RxPrivate )
           		 	               
82637      		,	.Reset( ~ RxLock )
           		 	                  
82638      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
82639      		);
           		  
82640      	always @( posedge Clk )
           	                       
82641      		if ( Clk == 1'b1 )
           		                  
82642      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
82643      				dontStop = 0;
           				             
82644      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82645      				if (!dontStop) begin
           				                    
82646      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
82647      					$stop;
           					      
82648      				end
           				   
82649      			end
           			   
82650      	always @( posedge Clk )
           	                       
82651      		if ( Clk == 1'b1 )
           		                  
82652      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82653      				dontStop = 0;
           				             
82654      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82655      				if (!dontStop) begin
           				                    
82656      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
82657      					$stop;
           					      
82658      				end
           				   
82659      			end
           			   
82660      	assign u_a33a = RxAddr [3:0];
           	                             
82661      	assign u_b175 = u_a33a;
           	                       
82662      	assign RxPreAtomic =
           	                    
82663      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
82664      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
82665      	always @( posedge Clk )
           	                       
82666      		if ( Clk == 1'b1 )
           		                  
82667      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
82668      				dontStop = 0;
           				             
82669      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82670      				if (!dontStop) begin
           				                    
82671      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
82672      					$stop;
           					      
82673      				end
           				   
82674      			end
           			   
82675      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
82676      	always @( posedge Clk )
           	                       
82677      		if ( Clk == 1'b1 )
           		                  
82678      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
82679      				dontStop = 0;
           				             
82680      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82681      				if (!dontStop) begin
           				                    
82682      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
82683      					$stop;
           					      
82684      				end
           				   
82685      			end
           			   
82686      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
82687      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
82688      			.Clk( Clk )
           			           
82689      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82690      		,	.Clk_En( Clk_En )
           		 	                 
82691      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82692      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82693      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82694      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82695      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82696      		,	.O( RdXSeen )
           		 	             
82697      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
82698      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
82699      		);
           		  
82700      	always @( posedge Clk )
           	                       
82701      		if ( Clk == 1'b1 )
           		                  
82702      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
82703      				dontStop = 0;
           				             
82704      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82705      				if (!dontStop) begin
           				                    
82706      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
82707      					$stop;
           					      
82708      				end
           				   
82709      			end
           			   
82710      	endmodule
           	         
82711      	// synthesis translate_on
           	                         
82712      	// synopsys translate_on
           	                        
82713      
           
82714      `timescale 1ps/1ps
                             
82715      module rsnoc_z_H_R_G_T2_F_U_ad1b8756 (
                                                 
82716      	AddrMask
           	        
82717      ,	CxtRd_AddLd0
            	            
82718      ,	CxtRd_Addr4Be
            	             
82719      ,	CxtRd_Echo
            	          
82720      ,	CxtRd_Head
            	          
82721      ,	CxtRd_Len1
            	          
82722      ,	CxtRd_OpcT
            	          
82723      ,	CxtRd_RdAlign
            	             
82724      ,	CxtRd_RouteIdZ
            	              
82725      ,	CxtWr_AddLd0
            	            
82726      ,	CxtWr_Addr4Be
            	             
82727      ,	CxtWr_Echo
            	          
82728      ,	CxtWr_Head
            	          
82729      ,	CxtWr_Len1
            	          
82730      ,	CxtWr_OpcT
            	          
82731      ,	CxtWr_RdAlign
            	             
82732      ,	CxtWr_RouteIdZ
            	              
82733      ,	Debug
            	     
82734      ,	Empty
            	     
82735      ,	PathFound
            	         
82736      ,	ReqRx_Data
            	          
82737      ,	ReqRx_Head
            	          
82738      ,	ReqRx_Rdy
            	         
82739      ,	ReqRx_Tail
            	          
82740      ,	ReqRx_Vld
            	         
82741      ,	ReqTx_Data
            	          
82742      ,	ReqTx_Head
            	          
82743      ,	ReqTx_Rdy
            	         
82744      ,	ReqTx_Tail
            	          
82745      ,	ReqTx_Vld
            	         
82746      ,	RspRx_Data
            	          
82747      ,	RspRx_Head
            	          
82748      ,	RspRx_Rdy
            	         
82749      ,	RspRx_Tail
            	          
82750      ,	RspRx_Vld
            	         
82751      ,	RspTx_Data
            	          
82752      ,	RspTx_Head
            	          
82753      ,	RspTx_Rdy
            	         
82754      ,	RspTx_Tail
            	          
82755      ,	RspTx_Vld
            	         
82756      ,	SubFound
            	        
82757      ,	Sys_Clk
            	       
82758      ,	Sys_Clk_ClkS
            	            
82759      ,	Sys_Clk_En
            	          
82760      ,	Sys_Clk_EnS
            	           
82761      ,	Sys_Clk_RetRstN
            	               
82762      ,	Sys_Clk_RstN
            	            
82763      ,	Sys_Clk_Tm
            	          
82764      ,	Sys_Pwr_Idle
            	            
82765      ,	Sys_Pwr_WakeUp
            	              
82766      ,	WrCxt
            	     
82767      );
             
82768      	input  [27:0]  AddrMask        ;
           	                                
82769      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
82770      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
82771      	input  [2:0]   CxtRd_Echo      ;
           	                                
82772      	input          CxtRd_Head      ;
           	                                
82773      	input  [6:0]   CxtRd_Len1      ;
           	                                
82774      	input  [3:0]   CxtRd_OpcT      ;
           	                                
82775      	input          CxtRd_RdAlign   ;
           	                                
82776      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
82777      	output [7:0]   CxtWr_AddLd0    ;
           	                                
82778      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
82779      	output [2:0]   CxtWr_Echo      ;
           	                                
82780      	output         CxtWr_Head      ;
           	                                
82781      	output [6:0]   CxtWr_Len1      ;
           	                                
82782      	output [3:0]   CxtWr_OpcT      ;
           	                                
82783      	output         CxtWr_RdAlign   ;
           	                                
82784      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
82785      	input          Debug           ;
           	                                
82786      	input          Empty           ;
           	                                
82787      	input          PathFound       ;
           	                                
82788      	input  [215:0] ReqRx_Data      ;
           	                                
82789      	input          ReqRx_Head      ;
           	                                
82790      	output         ReqRx_Rdy       ;
           	                                
82791      	input          ReqRx_Tail      ;
           	                                
82792      	input          ReqRx_Vld       ;
           	                                
82793      	output [215:0] ReqTx_Data      ;
           	                                
82794      	output         ReqTx_Head      ;
           	                                
82795      	input          ReqTx_Rdy       ;
           	                                
82796      	output         ReqTx_Tail      ;
           	                                
82797      	output         ReqTx_Vld       ;
           	                                
82798      	input  [215:0] RspRx_Data      ;
           	                                
82799      	input          RspRx_Head      ;
           	                                
82800      	output         RspRx_Rdy       ;
           	                                
82801      	input          RspRx_Tail      ;
           	                                
82802      	input          RspRx_Vld       ;
           	                                
82803      	output [215:0] RspTx_Data      ;
           	                                
82804      	output         RspTx_Head      ;
           	                                
82805      	input          RspTx_Rdy       ;
           	                                
82806      	output         RspTx_Tail      ;
           	                                
82807      	output         RspTx_Vld       ;
           	                                
82808      	input          SubFound        ;
           	                                
82809      	input          Sys_Clk         ;
           	                                
82810      	input          Sys_Clk_ClkS    ;
           	                                
82811      	input          Sys_Clk_En      ;
           	                                
82812      	input          Sys_Clk_EnS     ;
           	                                
82813      	input          Sys_Clk_RetRstN ;
           	                                
82814      	input          Sys_Clk_RstN    ;
           	                                
82815      	input          Sys_Clk_Tm      ;
           	                                
82816      	output         Sys_Pwr_Idle    ;
           	                                
82817      	output         Sys_Pwr_WakeUp  ;
           	                                
82818      	output         WrCxt           ;
           	                                
82819      	wire [1:0]   u_298c              ;
           	                                  
82820      	wire [15:0]  u_4c36              ;
           	                                  
82821      	wire         u_6_IDLE_WAIT       ;
           	                                  
82822      	wire         u_6_RSP_IDLE        ;
           	                                  
82823      	wire         u_6_WAIT_RSP        ;
           	                                  
82824      	wire [13:0]  u_7df2_3            ;
           	                                  
82825      	wire [1:0]   u_7df2_4            ;
           	                                  
82826      	wire [13:0]  u_8bb4_3            ;
           	                                  
82827      	wire [1:0]   u_8bb4_4            ;
           	                                  
82828      	wire         u_9d54              ;
           	                                  
82829      	wire [15:0]  u_ab1f              ;
           	                                  
82830      	wire [1:0]   u_b9ec              ;
           	                                  
82831      	wire [1:0]   u_bdb6              ;
           	                                  
82832      	wire [1:0]   Arb_Gnt             ;
           	                                  
82833      	wire         Arb_Rdy             ;
           	                                  
82834      	wire [1:0]   Arb_Req             ;
           	                                  
82835      	wire         Arb_Vld             ;
           	                                  
82836      	wire [1:0]   CurState            ;
           	                                  
82837      	wire         CxtRdy              ;
           	                                  
82838      	wire         CxtVld              ;
           	                                  
82839      	wire         LoopBack            ;
           	                                  
82840      	wire         LoopPld             ;
           	                                  
82841      	wire [13:0]  NullRx_RouteId      ;
           	                                  
82842      	wire [1:0]   NullRx_Status       ;
           	                                  
82843      	wire [13:0]  NullTx_RouteId      ;
           	                                  
82844      	wire [1:0]   NullTx_Status       ;
           	                                  
82845      	wire         Pwr_BusErr_Idle     ;
           	                                  
82846      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
82847      	wire         Pwr_Cxt_Idle        ;
           	                                  
82848      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
82849      	wire         Req_HdrVld          ;
           	                                  
82850      	wire [215:0] ReqTx0_Data         ;
           	                                  
82851      	wire         ReqTx0_Head         ;
           	                                  
82852      	wire         ReqTx0_Rdy          ;
           	                                  
82853      	wire         ReqTx0_Tail         ;
           	                                  
82854      	wire         ReqTx0_Vld          ;
           	                                  
82855      	wire [215:0] Rsp_Data            ;
           	                                  
82856      	wire         Rsp_Rdy             ;
           	                                  
82857      	wire         Rsp_Vld             ;
           	                                  
82858      	wire [15:0]  RspBe               ;
           	                                  
82859      	wire [145:0] RspDatum            ;
           	                                  
82860      	wire [69:0]  RspHdr              ;
           	                                  
82861      	wire         RspRdy              ;
           	                                  
82862      	wire [7:0]   RspUser             ;
           	                                  
82863      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
82864      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
82865      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
82866      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
82867      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
82868      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
82869      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
82870      	wire [215:0] RxErr_Data          ;
           	                                  
82871      	wire         RxErr_Head          ;
           	                                  
82872      	wire         RxErr_Rdy           ;
           	                                  
82873      	wire         RxErr_Tail          ;
           	                                  
82874      	wire         RxErr_Vld           ;
           	                                  
82875      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
82876      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
82877      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
82878      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
82879      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
82880      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
82881      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
82882      	assign u_298c = RxErr_Data [196:195];
           	                                     
82883      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
82884      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
82885      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
82886      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
82887      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
82888      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
82889      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
82890      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
82891      	assign u_8bb4_4 = NullRx_Status;
           	                                
82892      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
82893      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
82894      		.Gnt( Arb_Gnt )
           		               
82895      	,	.Rdy( Arb_Rdy )
           	 	               
82896      	,	.Req( Arb_Req )
           	 	               
82897      	,	.ReqArbIn( 2'b0 )
           	 	                 
82898      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82899      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82900      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82901      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82902      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82903      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82904      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82905      	,	.Sys_Pwr_Idle( )
           	 	                
82906      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82907      	,	.Vld( Arb_Vld )
           	 	               
82908      	);
           	  
82909      	assign NullTx_RouteId = u_7df2_3;
           	                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
82911      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
82912      	assign NullTx_Status = u_7df2_4;
           	                                
82913      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
82914      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
82915      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
82916      	assign RspUser = { 8'b0 };
           	                          
82917      	assign RspWord_Hdr_User = RspUser;
           	                                  
82918      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
82919      	assign RspHdr =
           	               
82920      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
82921      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
82922      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82036      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	<font color = "green">-1-</font> 	                              
82037      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           <font color = "green">	==></font>
82038      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	<font color = "red">-2-</font> 	                            
82039      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82053      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	<font color = "green">-1-</font> 	                            
82054      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           <font color = "green">	==></font>
82055      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                              
82056      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82058      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	<font color = "green">-1-</font> 	                            
82059      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           <font color = "green">	==></font>
82060      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	<font color = "red">-2-</font> 	                              
82061      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82063      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	<font color = "green">-1-</font> 	                                
82064      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "green">	==></font>
82065      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	<font color = "red">-2-</font> 	                                  
82066      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82068      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	<font color = "green">-1-</font> 	                            
82069      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           <font color = "green">	==></font>
82070      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	<font color = "red">-2-</font> 	                                
82071      	,	.GenPrt_Req_Last( Gen_Req_Last )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82074      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	<font color = "red">-1-</font> 	                              
82075      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           <font color = "red">	==></font>
82076      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           <font color = "red">	==></font>
82077      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           <font color = "green">	==></font>
82078      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82082      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	<font color = "green">-1-</font> 	                                
82083      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           <font color = "green">	==></font>
82084      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	<font color = "red">-2-</font> 	                              
82085      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82087      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	<font color = "green">-1-</font> 	                                    
82088      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           <font color = "green">	==></font>
82089      	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
82090      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82091      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82092      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82093      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82094      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82095      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82096      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
82097      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
82098      	);
           	  
82099      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
82100      	always @( u_239 ) begin
           	                       
82101      		case ( u_239 )
           		              
82102      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
82103      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
82104      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
82105      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
82106      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
82107      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
82108      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
82109      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
82110      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
82111      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
82112      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
82113      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
82114      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
82115      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
82116      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
82117      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
82118      			5'b0     : u_1c51 = 2'b0 ;
           			                          
82119      			default  : u_1c51 = 2'b0 ;
           			                          
82120      		endcase
           		       
82121      	end
           	   
82122      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
82123      		if ( ! Sys_Clk_RstN )
           		                     
82124      			Load <= #1.0 ( 2'b0 );
           			                      
82125      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
82126      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
82127      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
82128      		if ( ! Sys_Clk_RstN )
           		                     
82129      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
82130      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
82131      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
82132      	assign Rx_Rdy = RxInt_Rdy;
           	                          
82133      	assign WakeUp_Rx = Rx_Vld;
           	                          
82134      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
82135      	assign u_6124 = RxIn_Data [214:201];
           	                                    
82136      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
82137      	assign TxBypData = TxIn_Data [145:0];
           	                                     
82138      	assign TxLcl_Data =
           	                   
82139      		{			{	TxIn_Data [215]
           		 			 	               
82140      			,	TxIn_Data [214:201]
           			 	                   
82141      			,	TxIn_Data [200:197]
           			 	                   
82142      			,	TxIn_Data [196:195]
           			 	                   
82143      			,	TxIn_Data [194:188]
           			 	                   
82144      			,	TxIn_Data [187:157]
           			 	                   
82145      			,	TxIn_Data [156:149]
           			 	                   
82146      			,	TxIn_Data [148:146]
           			 	                   
82147      			}
           			 
82148      		,
           		 
82149      		TxBypData
           		         
82150      		};
           		  
82151      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
82152      	assign TxLcl_Head = TxIn_Head;
           	                              
82153      	assign Tx_Head = TxLcl_Head;
           	                            
82154      	assign TxLcl_Tail = TxIn_Tail;
           	                              
82155      	assign Tx_Tail = TxLcl_Tail;
           	                            
82156      	assign TxLcl_Vld = TxIn_Vld;
           	                            
82157      	assign Tx_Vld = TxLcl_Vld;
           	                          
82158      	assign WakeUp_Other = 1'b0;
           	                           
82159      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
82160      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
82161      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
82162      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
82163      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
82164      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
82165      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
82166      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
82167      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
82168      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
82169      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
82170      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
82171      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
82172      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
82173      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
82174      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
82175      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
82176      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
82177      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
82178      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
82179      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
82180      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
82181      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
82182      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
82183      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
82184      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
82185      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
82186      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
82187      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
82188      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
82189      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
82190      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
82191      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
82192      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
82193      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
82194      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
82195      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
82196      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
82197      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
82198      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
82199      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
82200      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
82201      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
82202      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
82203      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
82204      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
82205      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
82206      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
82207      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
82208      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
82209      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
82210      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
82211      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
82212      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
82213      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
82214      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
82215      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
82216      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
82217      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
82218      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
82219      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
82220      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
82221      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
82222      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
82223      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
82224      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
82225      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
82226      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
82227      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
82228      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
82229      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
82230      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
82231      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
82232      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
82233      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
82234      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
82235      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
82236      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
82237      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
82238      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
82239      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
82240      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
82241      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
82242      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
82243      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
82244      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
82245      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
82246      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
82247      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
82248      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
82249      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
82250      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
82251      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
82252      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
82253      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
82254      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
82255      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
82256      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
82257      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
82258      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
82259      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
82260      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
82261      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
82262      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
82263      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
82264      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
82265      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
82266      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
82267      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
82268      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
82269      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
82270      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
82271      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
82272      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
82273      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
82274      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
82275      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
82276      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
82277      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
82278      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
82279      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
82280      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
82281      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
82282      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
82283      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
82284      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
82285      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
82286      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
82287      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
82288      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
82289      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
82290      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
82291      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
82292      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
82293      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
82294      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
82295      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
82296      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
82297      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
82298      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
82299      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
82300      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
82301      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
82302      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
82303      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
82304      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
82305      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
82306      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
82307      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
82308      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
82309      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
82310      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
82311      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
82312      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
82313      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
82314      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
82315      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
82316      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
82317      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
82318      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
82319      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
82320      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
82321      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
82322      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
82323      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
82324      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
82325      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
82326      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
82327      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
82328      	// synopsys translate_off
           	                         
82329      	// synthesis translate_off
           	                          
82330      	always @( posedge Sys_Clk )
           	                           
82331      		if ( Sys_Clk == 1'b1 )
           		                      
82332      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
82333      				dontStop = 0;
           				             
82334      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82335      				if (!dontStop) begin
           				                    
82336      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
82337      					$stop;
           					      
82338      				end
           				   
82339      			end
           			   
82340      	// synthesis translate_on
           	                         
82341      	// synopsys translate_on
           	                        
82342      	endmodule
           	         
82343      
           
82344      
           
82345      
           
82346      // FlexNoC version    : 4.7.0
                                        
82347      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
82348      // Exported Structure : /Specification.Architecture.Structure
                                                                        
82349      // ExportOption       : /verilog
                                           
82350      
           
82351      `timescale 1ps/1ps
                             
82352      module rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 (
                                                   
82353      	IdInfo_0_AddrBase
           	                 
82354      ,	IdInfo_0_AddrMask
            	                 
82355      ,	IdInfo_0_Debug
            	              
82356      ,	IdInfo_1_AddrBase
            	                 
82357      ,	IdInfo_1_AddrMask
            	                 
82358      ,	IdInfo_1_Debug
            	              
82359      ,	Translation_0_Aperture
            	                      
82360      ,	Translation_0_PathFound
            	                       
82361      ,	Translation_0_SubFound
            	                      
82362      );
             
82363      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
82364      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
82365      	output        IdInfo_0_Debug          ;
           	                                       
82366      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
82367      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
82368      	output        IdInfo_1_Debug          ;
           	                                       
82369      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
82370      	output        Translation_0_PathFound ;
           	                                       
82371      	output        Translation_0_SubFound  ;
           	                                       
82372      	wire [8:0] u_28b6 ;
           	                   
82373      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
82374      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
82375      	assign IdInfo_0_Debug = 1'b0;
           	                             
82376      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
82377      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
82378      	assign IdInfo_1_Debug = 1'b0;
           	                             
82379      	assign u_28b6 = Translation_0_Aperture;
           	                                       
82380      	assign Translation_0_PathFound = u_28b6 == 9'b010110011;
           	                                                        
82381      	assign Translation_0_SubFound = 1'b1;
           	                                     
82382      endmodule
                    
82383      
           
82384      `timescale 1ps/1ps
                             
82385      module rsnoc_z_H_R_G_T2_Tt_U_48938d93 (
                                                  
82386      	IdInfo_0_AddrBase
           	                 
82387      ,	IdInfo_0_AddrMask
            	                 
82388      ,	IdInfo_0_Debug
            	              
82389      ,	IdInfo_1_AddrBase
            	                 
82390      ,	IdInfo_1_AddrMask
            	                 
82391      ,	IdInfo_1_Debug
            	              
82392      ,	Translation_0_Aperture
            	                      
82393      ,	Translation_0_PathFound
            	                       
82394      ,	Translation_0_SubFound
            	                      
82395      );
             
82396      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
82397      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
82398      	output        IdInfo_0_Debug          ;
           	                                       
82399      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
82400      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
82401      	output        IdInfo_1_Debug          ;
           	                                       
82402      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
82403      	output        Translation_0_PathFound ;
           	                                       
82404      	output        Translation_0_SubFound  ;
           	                                       
82405      	rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 Isp(
           	                                    
82406      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
82407      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
82408      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
82409      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
82410      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
82411      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
82412      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
82413      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
82414      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
82415      	);
           	  
82416      endmodule
                    
82417      
           
82418      
           
82419      
           
82420      // FlexNoC version    : 4.7.0
                                        
82421      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
82422      // Exported Structure : /Specification.Architecture.Structure
                                                                        
82423      // ExportOption       : /verilog
                                           
82424      
           
82425      // synopsys translate_off
                                    
82426      // synthesis translate_off
                                     
82427      `timescale 1ps/1ps
                             
82428      module rsnoc_z_H_R_G_T2_S_U_93db7490 (
                                                 
82429      	Clk
           	   
82430      ,	Clk_ClkS
            	        
82431      ,	Clk_En
            	      
82432      ,	Clk_EnS
            	       
82433      ,	Clk_RetRstN
            	           
82434      ,	Clk_RstN
            	        
82435      ,	Clk_Tm
            	      
82436      ,	Rx_Data
            	       
82437      ,	Rx_Head
            	       
82438      ,	Rx_Rdy
            	      
82439      ,	Rx_Tail
            	       
82440      ,	Rx_Vld
            	      
82441      ,	RxAddrMask
            	          
82442      ,	RxApertureHit
            	             
82443      ,	RxPathHit
            	         
82444      );
             
82445      	input         Clk           ;
           	                             
82446      	input         Clk_ClkS      ;
           	                             
82447      	input         Clk_En        ;
           	                             
82448      	input         Clk_EnS       ;
           	                             
82449      	input         Clk_RetRstN   ;
           	                             
82450      	input         Clk_RstN      ;
           	                             
82451      	input         Clk_Tm        ;
           	                             
82452      	input [215:0] Rx_Data       ;
           	                             
82453      	input         Rx_Head       ;
           	                             
82454      	input         Rx_Rdy        ;
           	                             
82455      	input         Rx_Tail       ;
           	                             
82456      	input         Rx_Vld        ;
           	                             
82457      	input [27:0]  RxAddrMask    ;
           	                             
82458      	input         RxApertureHit ;
           	                             
82459      	input         RxPathHit     ;
           	                             
82460      	wire [30:0] u_29d3_Addr    ;
           	                            
82461      	wire [2:0]  u_29d3_Echo    ;
           	                            
82462      	wire [6:0]  u_29d3_Len1    ;
           	                            
82463      	wire        u_29d3_Lock    ;
           	                            
82464      	wire [3:0]  u_29d3_Opc     ;
           	                            
82465      	wire [13:0] u_29d3_RouteId ;
           	                            
82466      	wire [1:0]  u_29d3_Status  ;
           	                            
82467      	wire [7:0]  u_29d3_User    ;
           	                            
82468      	wire [69:0] u_51b4         ;
           	                            
82469      	wire [1:0]  u_5389         ;
           	                            
82470      	wire [3:0]  u_a33a         ;
           	                            
82471      	wire [3:0]  u_b175         ;
           	                            
82472      	wire        RdXSeen        ;
           	                            
82473      	wire        RxAbort        ;
           	                            
82474      	wire [30:0] RxAddr         ;
           	                            
82475      	wire [26:0] RxAddrMaskT    ;
           	                            
82476      	wire [30:0] RxDbg_Addr     ;
           	                            
82477      	wire [2:0]  RxDbg_Echo     ;
           	                            
82478      	wire [6:0]  RxDbg_Len1     ;
           	                            
82479      	wire        RxDbg_Lock     ;
           	                            
82480      	wire [3:0]  RxDbg_Opc      ;
           	                            
82481      	wire [13:0] RxDbg_RouteId  ;
           	                            
82482      	wire [1:0]  RxDbg_Status   ;
           	                            
82483      	wire [7:0]  RxDbg_User     ;
           	                            
82484      	wire        RxErr          ;
           	                            
82485      	wire [6:0]  RxLen1         ;
           	                            
82486      	wire        RxLock         ;
           	                            
82487      	wire [3:0]  RxOpc          ;
           	                            
82488      	wire        RxPre          ;
           	                            
82489      	wire        RxPreAtomic    ;
           	                            
82490      	wire        RxPrivate      ;
           	                            
82491      	wire [1:0]  RxStatus       ;
           	                            
82492      	wire        RxUrg          ;
           	                            
82493      	wire        RxWrap         ;
           	                            
82494      	wire        SevErr_0       ;
           	                            
82495      	wire        SevErr_1       ;
           	                            
82496      	wire        SevErr_10      ;
           	                            
82497      	wire        SevErr_12      ;
           	                            
82498      	wire        SevErr_2       ;
           	                            
82499      	wire        SevErr_4       ;
           	                            
82500      	wire        SevErr_5       ;
           	                            
82501      	wire        SevErr_8       ;
           	                            
82502      	wire        SevErr_9       ;
           	                            
82503      	reg         dontStop       ;
           	                            
82504      	assign u_51b4 = Rx_Data [215:146];
           	                                  
82505      	assign u_29d3_Status = u_51b4 [50:49];
           	                                      
82506      	assign RxDbg_Status = u_29d3_Status;
           	                                    
82507      	assign u_29d3_Addr = u_51b4 [41:11];
           	                                    
82508      	assign RxDbg_Addr = u_29d3_Addr;
           	                                
82509      	assign u_29d3_Lock = u_51b4 [69];
           	                                 
82510      	assign RxDbg_Lock = u_29d3_Lock;
           	                                
82511      	assign u_29d3_Echo = u_51b4 [2:0];
           	                                  
82512      	assign RxDbg_Echo = u_29d3_Echo;
           	                                
82513      	assign u_29d3_Len1 = u_51b4 [48:42];
           	                                    
82514      	assign RxDbg_Len1 = u_29d3_Len1;
           	                                
82515      	assign u_29d3_User = u_51b4 [10:3];
           	                                   
82516      	assign RxDbg_User = u_29d3_User;
           	                                
82517      	assign u_29d3_Opc = u_51b4 [54:51];
           	                                   
82518      	assign RxDbg_Opc = u_29d3_Opc;
           	                              
82519      	assign u_29d3_RouteId = u_51b4 [68:55];
           	                                       
82520      	assign RxDbg_RouteId = u_29d3_RouteId;
           	                                      
82521      	assign RxOpc = Rx_Data [200:197];
           	                                 
82522      	assign RxUrg = RxOpc == 4'b1001;
           	                                
82523      	assign RxPre = RxOpc == 4'b1000;
           	                                
82524      	assign RxLock = Rx_Data [215];
           	                              
82525      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
82526      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
82527      	always @( posedge Clk )
           	                       
82528      		if ( Clk == 1'b1 )
           		                  
82529      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
82530      				dontStop = 0;
           				             
82531      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82532      				if (!dontStop) begin
           				                    
82533      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
82534      					$stop;
           					      
82535      				end
           				   
82536      			end
           			   
82537      	always @( posedge Clk )
           	                       
82538      		if ( Clk == 1'b1 )
           		                  
82539      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82540      				dontStop = 0;
           				             
82541      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82542      				if (!dontStop) begin
           				                    
82543      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
82544      					$stop;
           					      
82545      				end
           				   
82546      			end
           			   
82547      	assign RxStatus = Rx_Data [196:195];
           	                                    
82548      	assign RxErr = RxStatus == 2'b01;
           	                                 
82549      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
82550      	always @( posedge Clk )
           	                       
82551      		if ( Clk == 1'b1 )
           		                  
82552      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
82553      				dontStop = 0;
           				             
82554      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82555      				if (!dontStop) begin
           				                    
82556      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
82557      					$stop;
           					      
82558      				end
           				   
82559      			end
           			   
82560      	assign RxAddr = Rx_Data [187:157];
           	                                  
82561      	assign RxAddrMaskT = RxAddrMask [26:0];
           	                                       
82562      	assign SevErr_5 =
           	                 
82563      					RxApertureHit & ( RxAddr [30:4] & RxAddrMaskT ) != 27'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
82564      		&	Rx_Head;
           		 	        
82565      	always @( posedge Clk )
           	                       
82566      		if ( Clk == 1'b1 )
           		                  
82567      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
82568      				dontStop = 0;
           				             
82569      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82570      				if (!dontStop) begin
           				                    
82571      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
82572      					$stop;
           					      
82573      				end
           				   
82574      			end
           			   
82575      	always @( posedge Clk )
           	                       
82576      		if ( Clk == 1'b1 )
           		                  
82577      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82578      				dontStop = 0;
           				             
82579      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82580      				if (!dontStop) begin
           				                    
82581      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
82582      					$stop;
           					      
82583      				end
           				   
82584      			end
           			   
82585      	always @( posedge Clk )
           	                       
82586      		if ( Clk == 1'b1 )
           		                  
82587      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82588      				dontStop = 0;
           				             
82589      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82590      				if (!dontStop) begin
           				                    
82591      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
82592      					$stop;
           					      
82593      				end
           				   
82594      			end
           			   
82595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
82596      	assign u_5389 = RxAddr [1:0];
           	                             
82597      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
82598      	always @( posedge Clk )
           	                       
82599      		if ( Clk == 1'b1 )
           		                  
82600      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
82601      				dontStop = 0;
           				             
82602      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82603      				if (!dontStop) begin
           				                    
82604      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
82605      					$stop;
           					      
82606      				end
           				   
82607      			end
           			   
82608      	assign RxLen1 = Rx_Data [194:188];
           	                                  
82609      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
82610      	always @( posedge Clk )
           	                       
82611      		if ( Clk == 1'b1 )
           		                  
82612      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
82613      				dontStop = 0;
           				             
82614      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82615      				if (!dontStop) begin
           				                    
82616      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
82617      					$stop;
           					      
82618      				end
           				   
82619      			end
           			   
82620      	assign SevErr_10 =
           	                  
82621      							( RxAddr & 31'b1111111111111111111000000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111000000000000 )
           							                                                                                                                         
82622      					&	~ ( RxWrap | RxPrivate )
           					 	                        
82623      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
82624      			&
           			 
82625      			Rx_Vld
           			      
82626      		&	Rx_Head;
           		 	        
82627      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
82628      			.Clk( Clk )
           			           
82629      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82630      		,	.Clk_En( Clk_En )
           		 	                 
82631      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82632      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82633      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82634      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82635      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82636      		,	.O( RxPrivate )
           		 	               
82637      		,	.Reset( ~ RxLock )
           		 	                  
82638      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
82639      		);
           		  
82640      	always @( posedge Clk )
           	                       
82641      		if ( Clk == 1'b1 )
           		                  
82642      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
82643      				dontStop = 0;
           				             
82644      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82645      				if (!dontStop) begin
           				                    
82646      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
82647      					$stop;
           					      
82648      				end
           				   
82649      			end
           			   
82650      	always @( posedge Clk )
           	                       
82651      		if ( Clk == 1'b1 )
           		                  
82652      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82653      				dontStop = 0;
           				             
82654      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82655      				if (!dontStop) begin
           				                    
82656      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
82657      					$stop;
           					      
82658      				end
           				   
82659      			end
           			   
82660      	assign u_a33a = RxAddr [3:0];
           	                             
82661      	assign u_b175 = u_a33a;
           	                       
82662      	assign RxPreAtomic =
           	                    
82663      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
82664      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
82665      	always @( posedge Clk )
           	                       
82666      		if ( Clk == 1'b1 )
           		                  
82667      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
82668      				dontStop = 0;
           				             
82669      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82670      				if (!dontStop) begin
           				                    
82671      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
82672      					$stop;
           					      
82673      				end
           				   
82674      			end
           			   
82675      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
82676      	always @( posedge Clk )
           	                       
82677      		if ( Clk == 1'b1 )
           		                  
82678      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
82679      				dontStop = 0;
           				             
82680      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82681      				if (!dontStop) begin
           				                    
82682      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
82683      					$stop;
           					      
82684      				end
           				   
82685      			end
           			   
82686      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
82687      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
82688      			.Clk( Clk )
           			           
82689      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82690      		,	.Clk_En( Clk_En )
           		 	                 
82691      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82692      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82693      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82694      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82695      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82696      		,	.O( RdXSeen )
           		 	             
82697      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
82698      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
82699      		);
           		  
82700      	always @( posedge Clk )
           	                       
82701      		if ( Clk == 1'b1 )
           		                  
82702      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
82703      				dontStop = 0;
           				             
82704      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82705      				if (!dontStop) begin
           				                    
82706      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
82707      					$stop;
           					      
82708      				end
           				   
82709      			end
           			   
82710      	endmodule
           	         
82711      	// synthesis translate_on
           	                         
82712      	// synopsys translate_on
           	                        
82713      
           
82714      `timescale 1ps/1ps
                             
82715      module rsnoc_z_H_R_G_T2_F_U_ad1b8756 (
                                                 
82716      	AddrMask
           	        
82717      ,	CxtRd_AddLd0
            	            
82718      ,	CxtRd_Addr4Be
            	             
82719      ,	CxtRd_Echo
            	          
82720      ,	CxtRd_Head
            	          
82721      ,	CxtRd_Len1
            	          
82722      ,	CxtRd_OpcT
            	          
82723      ,	CxtRd_RdAlign
            	             
82724      ,	CxtRd_RouteIdZ
            	              
82725      ,	CxtWr_AddLd0
            	            
82726      ,	CxtWr_Addr4Be
            	             
82727      ,	CxtWr_Echo
            	          
82728      ,	CxtWr_Head
            	          
82729      ,	CxtWr_Len1
            	          
82730      ,	CxtWr_OpcT
            	          
82731      ,	CxtWr_RdAlign
            	             
82732      ,	CxtWr_RouteIdZ
            	              
82733      ,	Debug
            	     
82734      ,	Empty
            	     
82735      ,	PathFound
            	         
82736      ,	ReqRx_Data
            	          
82737      ,	ReqRx_Head
            	          
82738      ,	ReqRx_Rdy
            	         
82739      ,	ReqRx_Tail
            	          
82740      ,	ReqRx_Vld
            	         
82741      ,	ReqTx_Data
            	          
82742      ,	ReqTx_Head
            	          
82743      ,	ReqTx_Rdy
            	         
82744      ,	ReqTx_Tail
            	          
82745      ,	ReqTx_Vld
            	         
82746      ,	RspRx_Data
            	          
82747      ,	RspRx_Head
            	          
82748      ,	RspRx_Rdy
            	         
82749      ,	RspRx_Tail
            	          
82750      ,	RspRx_Vld
            	         
82751      ,	RspTx_Data
            	          
82752      ,	RspTx_Head
            	          
82753      ,	RspTx_Rdy
            	         
82754      ,	RspTx_Tail
            	          
82755      ,	RspTx_Vld
            	         
82756      ,	SubFound
            	        
82757      ,	Sys_Clk
            	       
82758      ,	Sys_Clk_ClkS
            	            
82759      ,	Sys_Clk_En
            	          
82760      ,	Sys_Clk_EnS
            	           
82761      ,	Sys_Clk_RetRstN
            	               
82762      ,	Sys_Clk_RstN
            	            
82763      ,	Sys_Clk_Tm
            	          
82764      ,	Sys_Pwr_Idle
            	            
82765      ,	Sys_Pwr_WakeUp
            	              
82766      ,	WrCxt
            	     
82767      );
             
82768      	input  [27:0]  AddrMask        ;
           	                                
82769      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
82770      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
82771      	input  [2:0]   CxtRd_Echo      ;
           	                                
82772      	input          CxtRd_Head      ;
           	                                
82773      	input  [6:0]   CxtRd_Len1      ;
           	                                
82774      	input  [3:0]   CxtRd_OpcT      ;
           	                                
82775      	input          CxtRd_RdAlign   ;
           	                                
82776      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
82777      	output [7:0]   CxtWr_AddLd0    ;
           	                                
82778      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
82779      	output [2:0]   CxtWr_Echo      ;
           	                                
82780      	output         CxtWr_Head      ;
           	                                
82781      	output [6:0]   CxtWr_Len1      ;
           	                                
82782      	output [3:0]   CxtWr_OpcT      ;
           	                                
82783      	output         CxtWr_RdAlign   ;
           	                                
82784      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
82785      	input          Debug           ;
           	                                
82786      	input          Empty           ;
           	                                
82787      	input          PathFound       ;
           	                                
82788      	input  [215:0] ReqRx_Data      ;
           	                                
82789      	input          ReqRx_Head      ;
           	                                
82790      	output         ReqRx_Rdy       ;
           	                                
82791      	input          ReqRx_Tail      ;
           	                                
82792      	input          ReqRx_Vld       ;
           	                                
82793      	output [215:0] ReqTx_Data      ;
           	                                
82794      	output         ReqTx_Head      ;
           	                                
82795      	input          ReqTx_Rdy       ;
           	                                
82796      	output         ReqTx_Tail      ;
           	                                
82797      	output         ReqTx_Vld       ;
           	                                
82798      	input  [215:0] RspRx_Data      ;
           	                                
82799      	input          RspRx_Head      ;
           	                                
82800      	output         RspRx_Rdy       ;
           	                                
82801      	input          RspRx_Tail      ;
           	                                
82802      	input          RspRx_Vld       ;
           	                                
82803      	output [215:0] RspTx_Data      ;
           	                                
82804      	output         RspTx_Head      ;
           	                                
82805      	input          RspTx_Rdy       ;
           	                                
82806      	output         RspTx_Tail      ;
           	                                
82807      	output         RspTx_Vld       ;
           	                                
82808      	input          SubFound        ;
           	                                
82809      	input          Sys_Clk         ;
           	                                
82810      	input          Sys_Clk_ClkS    ;
           	                                
82811      	input          Sys_Clk_En      ;
           	                                
82812      	input          Sys_Clk_EnS     ;
           	                                
82813      	input          Sys_Clk_RetRstN ;
           	                                
82814      	input          Sys_Clk_RstN    ;
           	                                
82815      	input          Sys_Clk_Tm      ;
           	                                
82816      	output         Sys_Pwr_Idle    ;
           	                                
82817      	output         Sys_Pwr_WakeUp  ;
           	                                
82818      	output         WrCxt           ;
           	                                
82819      	wire [1:0]   u_298c              ;
           	                                  
82820      	wire [15:0]  u_4c36              ;
           	                                  
82821      	wire         u_6_IDLE_WAIT       ;
           	                                  
82822      	wire         u_6_RSP_IDLE        ;
           	                                  
82823      	wire         u_6_WAIT_RSP        ;
           	                                  
82824      	wire [13:0]  u_7df2_3            ;
           	                                  
82825      	wire [1:0]   u_7df2_4            ;
           	                                  
82826      	wire [13:0]  u_8bb4_3            ;
           	                                  
82827      	wire [1:0]   u_8bb4_4            ;
           	                                  
82828      	wire         u_9d54              ;
           	                                  
82829      	wire [15:0]  u_ab1f              ;
           	                                  
82830      	wire [1:0]   u_b9ec              ;
           	                                  
82831      	wire [1:0]   u_bdb6              ;
           	                                  
82832      	wire [1:0]   Arb_Gnt             ;
           	                                  
82833      	wire         Arb_Rdy             ;
           	                                  
82834      	wire [1:0]   Arb_Req             ;
           	                                  
82835      	wire         Arb_Vld             ;
           	                                  
82836      	wire [1:0]   CurState            ;
           	                                  
82837      	wire         CxtRdy              ;
           	                                  
82838      	wire         CxtVld              ;
           	                                  
82839      	wire         LoopBack            ;
           	                                  
82840      	wire         LoopPld             ;
           	                                  
82841      	wire [13:0]  NullRx_RouteId      ;
           	                                  
82842      	wire [1:0]   NullRx_Status       ;
           	                                  
82843      	wire [13:0]  NullTx_RouteId      ;
           	                                  
82844      	wire [1:0]   NullTx_Status       ;
           	                                  
82845      	wire         Pwr_BusErr_Idle     ;
           	                                  
82846      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
82847      	wire         Pwr_Cxt_Idle        ;
           	                                  
82848      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
82849      	wire         Req_HdrVld          ;
           	                                  
82850      	wire [215:0] ReqTx0_Data         ;
           	                                  
82851      	wire         ReqTx0_Head         ;
           	                                  
82852      	wire         ReqTx0_Rdy          ;
           	                                  
82853      	wire         ReqTx0_Tail         ;
           	                                  
82854      	wire         ReqTx0_Vld          ;
           	                                  
82855      	wire [215:0] Rsp_Data            ;
           	                                  
82856      	wire         Rsp_Rdy             ;
           	                                  
82857      	wire         Rsp_Vld             ;
           	                                  
82858      	wire [15:0]  RspBe               ;
           	                                  
82859      	wire [145:0] RspDatum            ;
           	                                  
82860      	wire [69:0]  RspHdr              ;
           	                                  
82861      	wire         RspRdy              ;
           	                                  
82862      	wire [7:0]   RspUser             ;
           	                                  
82863      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
82864      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
82865      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
82866      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
82867      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
82868      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
82869      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
82870      	wire [215:0] RxErr_Data          ;
           	                                  
82871      	wire         RxErr_Head          ;
           	                                  
82872      	wire         RxErr_Rdy           ;
           	                                  
82873      	wire         RxErr_Tail          ;
           	                                  
82874      	wire         RxErr_Vld           ;
           	                                  
82875      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
82876      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
82877      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
82878      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
82879      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
82880      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
82881      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
82882      	assign u_298c = RxErr_Data [196:195];
           	                                     
82883      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
82884      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
82885      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
82886      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
82887      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
82888      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
82889      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
82890      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
82891      	assign u_8bb4_4 = NullRx_Status;
           	                                
82892      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
82893      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
82894      		.Gnt( Arb_Gnt )
           		               
82895      	,	.Rdy( Arb_Rdy )
           	 	               
82896      	,	.Req( Arb_Req )
           	 	               
82897      	,	.ReqArbIn( 2'b0 )
           	 	                 
82898      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82899      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82900      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82901      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82902      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82903      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82904      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82905      	,	.Sys_Pwr_Idle( )
           	 	                
82906      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82907      	,	.Vld( Arb_Vld )
           	 	               
82908      	);
           	  
82909      	assign NullTx_RouteId = u_7df2_3;
           	                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
82911      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
82912      	assign NullTx_Status = u_7df2_4;
           	                                
82913      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
82914      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
82915      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
82916      	assign RspUser = { 8'b0 };
           	                          
82917      	assign RspWord_Hdr_User = RspUser;
           	                                  
82918      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
82919      	assign RspHdr =
           	               
82920      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
82921      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
82922      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82092      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "green">-1-</font> 	                           
82093      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "green">	==></font>
82094      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-2-</font> 	                             
82095      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82109      			5'b01001 : u_1c51 = 2'b10 ;
           			<font color = "green">-1-</font>                           
82110      			5'b01000 : u_1c51 = 2'b01 ;
           <font color = "green">			==></font>
82111      			5'b00111 : u_1c51 = 2'b01 ;
           			<font color = "red">-2-</font>                           
82112      			5'b00110 : u_1c51 = 2'b01 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82114      			5'b00100 : u_1c51 = 2'b0 ;
           			<font color = "green">-1-</font>                          
82115      			5'b00011 : u_1c51 = 2'b0 ;
           <font color = "green">			==></font>
82116      			5'b00010 : u_1c51 = 2'b0 ;
           			<font color = "red">-2-</font>                          
82117      			5'b00001 : u_1c51 = 2'b0 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82119      			default  : u_1c51 = 2'b0 ;
           			<font color = "green">-1-</font>                          
82120      		endcase
           <font color = "green">		==></font>
82121      	end
           	<font color = "red">-2-</font>   
82122      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82124      			Load <= #1.0 ( 2'b0 );
           			<font color = "green">-1-</font>                      
82125      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           <font color = "green">		==></font>
82126      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	<font color = "red">-2-</font>                                                                                                                                           
82127      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82130      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		<font color = "red">-1-</font>    	                                        
82131      	assign RxInt_Rdy = RxIn_Rdy;
           <font color = "red">	==></font>
82132      	assign Rx_Rdy = RxInt_Rdy;
           <font color = "red">	==></font>
82133      	assign WakeUp_Rx = Rx_Vld;
           <font color = "green">	==></font>
82134      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82138      	assign TxLcl_Data =
           	<font color = "green">-1-</font>                   
82139      		{			{	TxIn_Data [215]
           <font color = "green">		==></font>
82140      			,	TxIn_Data [214:201]
           			<font color = "red">-2-</font> 	                   
82141      			,	TxIn_Data [200:197]
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82143      			,	TxIn_Data [194:188]
           			<font color = "green">-1-</font> 	                   
82144      			,	TxIn_Data [187:157]
           <font color = "green">			==></font>
82145      			,	TxIn_Data [156:149]
           			<font color = "red">-2-</font> 	                   
82146      			,	TxIn_Data [148:146]
           			 	                   
82147      			}
           			 
82148      		,
           		 
82149      		TxBypData
           		         
82150      		};
           		  
82151      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
82152      	assign TxLcl_Head = TxIn_Head;
           	                              
82153      	assign Tx_Head = TxLcl_Head;
           	                            
82154      	assign TxLcl_Tail = TxIn_Tail;
           	                              
82155      	assign Tx_Tail = TxLcl_Tail;
           	                            
82156      	assign TxLcl_Vld = TxIn_Vld;
           	                            
82157      	assign Tx_Vld = TxLcl_Vld;
           	                          
82158      	assign WakeUp_Other = 1'b0;
           	                           
82159      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
82160      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
82161      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
82162      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
82163      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
82164      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
82165      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
82166      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
82167      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
82168      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
82169      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
82170      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
82171      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
82172      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
82173      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
82174      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
82175      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
82176      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
82177      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
82178      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
82179      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
82180      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
82181      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
82182      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
82183      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
82184      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
82185      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
82186      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
82187      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
82188      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
82189      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
82190      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
82191      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
82192      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
82193      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
82194      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
82195      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
82196      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
82197      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
82198      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
82199      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
82200      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
82201      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
82202      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
82203      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
82204      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
82205      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
82206      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
82207      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
82208      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
82209      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
82210      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
82211      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
82212      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
82213      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
82214      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
82215      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
82216      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
82217      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
82218      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
82219      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
82220      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
82221      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
82222      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
82223      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
82224      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
82225      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
82226      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
82227      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
82228      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
82229      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
82230      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
82231      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
82232      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
82233      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
82234      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
82235      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
82236      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
82237      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
82238      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
82239      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
82240      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
82241      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
82242      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
82243      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
82244      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
82245      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
82246      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
82247      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
82248      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
82249      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
82250      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
82251      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
82252      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
82253      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
82254      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
82255      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
82256      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
82257      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
82258      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
82259      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
82260      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
82261      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
82262      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
82263      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
82264      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
82265      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
82266      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
82267      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
82268      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
82269      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
82270      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
82271      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
82272      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
82273      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
82274      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
82275      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
82276      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
82277      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
82278      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
82279      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
82280      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
82281      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
82282      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
82283      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
82284      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
82285      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
82286      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
82287      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
82288      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
82289      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
82290      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
82291      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
82292      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
82293      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
82294      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
82295      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
82296      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
82297      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
82298      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
82299      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
82300      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
82301      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
82302      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
82303      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
82304      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
82305      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
82306      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
82307      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
82308      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
82309      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
82310      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
82311      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
82312      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
82313      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
82314      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
82315      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
82316      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
82317      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
82318      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
82319      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
82320      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
82321      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
82322      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
82323      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
82324      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
82325      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
82326      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
82327      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
82328      	// synopsys translate_off
           	                         
82329      	// synthesis translate_off
           	                          
82330      	always @( posedge Sys_Clk )
           	                           
82331      		if ( Sys_Clk == 1'b1 )
           		                      
82332      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
82333      				dontStop = 0;
           				             
82334      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82335      				if (!dontStop) begin
           				                    
82336      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
82337      					$stop;
           					      
82338      				end
           				   
82339      			end
           			   
82340      	// synthesis translate_on
           	                         
82341      	// synopsys translate_on
           	                        
82342      	endmodule
           	         
82343      
           
82344      
           
82345      
           
82346      // FlexNoC version    : 4.7.0
                                        
82347      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
82348      // Exported Structure : /Specification.Architecture.Structure
                                                                        
82349      // ExportOption       : /verilog
                                           
82350      
           
82351      `timescale 1ps/1ps
                             
82352      module rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 (
                                                   
82353      	IdInfo_0_AddrBase
           	                 
82354      ,	IdInfo_0_AddrMask
            	                 
82355      ,	IdInfo_0_Debug
            	              
82356      ,	IdInfo_1_AddrBase
            	                 
82357      ,	IdInfo_1_AddrMask
            	                 
82358      ,	IdInfo_1_Debug
            	              
82359      ,	Translation_0_Aperture
            	                      
82360      ,	Translation_0_PathFound
            	                       
82361      ,	Translation_0_SubFound
            	                      
82362      );
             
82363      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
82364      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
82365      	output        IdInfo_0_Debug          ;
           	                                       
82366      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
82367      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
82368      	output        IdInfo_1_Debug          ;
           	                                       
82369      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
82370      	output        Translation_0_PathFound ;
           	                                       
82371      	output        Translation_0_SubFound  ;
           	                                       
82372      	wire [8:0] u_28b6 ;
           	                   
82373      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
82374      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
82375      	assign IdInfo_0_Debug = 1'b0;
           	                             
82376      	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
           	                                                            
82377      	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
           	                                                            
82378      	assign IdInfo_1_Debug = 1'b0;
           	                             
82379      	assign u_28b6 = Translation_0_Aperture;
           	                                       
82380      	assign Translation_0_PathFound = u_28b6 == 9'b010110011;
           	                                                        
82381      	assign Translation_0_SubFound = 1'b1;
           	                                     
82382      endmodule
                    
82383      
           
82384      `timescale 1ps/1ps
                             
82385      module rsnoc_z_H_R_G_T2_Tt_U_48938d93 (
                                                  
82386      	IdInfo_0_AddrBase
           	                 
82387      ,	IdInfo_0_AddrMask
            	                 
82388      ,	IdInfo_0_Debug
            	              
82389      ,	IdInfo_1_AddrBase
            	                 
82390      ,	IdInfo_1_AddrMask
            	                 
82391      ,	IdInfo_1_Debug
            	              
82392      ,	Translation_0_Aperture
            	                      
82393      ,	Translation_0_PathFound
            	                       
82394      ,	Translation_0_SubFound
            	                      
82395      );
             
82396      	output [27:0] IdInfo_0_AddrBase       ;
           	                                       
82397      	output [27:0] IdInfo_0_AddrMask       ;
           	                                       
82398      	output        IdInfo_0_Debug          ;
           	                                       
82399      	output [27:0] IdInfo_1_AddrBase       ;
           	                                       
82400      	output [27:0] IdInfo_1_AddrMask       ;
           	                                       
82401      	output        IdInfo_1_Debug          ;
           	                                       
82402      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
82403      	output        Translation_0_PathFound ;
           	                                       
82404      	output        Translation_0_SubFound  ;
           	                                       
82405      	rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 Isp(
           	                                    
82406      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
82407      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
82408      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
82409      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
82410      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
82411      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
82412      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
82413      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
82414      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
82415      	);
           	  
82416      endmodule
                    
82417      
           
82418      
           
82419      
           
82420      // FlexNoC version    : 4.7.0
                                        
82421      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
82422      // Exported Structure : /Specification.Architecture.Structure
                                                                        
82423      // ExportOption       : /verilog
                                           
82424      
           
82425      // synopsys translate_off
                                    
82426      // synthesis translate_off
                                     
82427      `timescale 1ps/1ps
                             
82428      module rsnoc_z_H_R_G_T2_S_U_93db7490 (
                                                 
82429      	Clk
           	   
82430      ,	Clk_ClkS
            	        
82431      ,	Clk_En
            	      
82432      ,	Clk_EnS
            	       
82433      ,	Clk_RetRstN
            	           
82434      ,	Clk_RstN
            	        
82435      ,	Clk_Tm
            	      
82436      ,	Rx_Data
            	       
82437      ,	Rx_Head
            	       
82438      ,	Rx_Rdy
            	      
82439      ,	Rx_Tail
            	       
82440      ,	Rx_Vld
            	      
82441      ,	RxAddrMask
            	          
82442      ,	RxApertureHit
            	             
82443      ,	RxPathHit
            	         
82444      );
             
82445      	input         Clk           ;
           	                             
82446      	input         Clk_ClkS      ;
           	                             
82447      	input         Clk_En        ;
           	                             
82448      	input         Clk_EnS       ;
           	                             
82449      	input         Clk_RetRstN   ;
           	                             
82450      	input         Clk_RstN      ;
           	                             
82451      	input         Clk_Tm        ;
           	                             
82452      	input [215:0] Rx_Data       ;
           	                             
82453      	input         Rx_Head       ;
           	                             
82454      	input         Rx_Rdy        ;
           	                             
82455      	input         Rx_Tail       ;
           	                             
82456      	input         Rx_Vld        ;
           	                             
82457      	input [27:0]  RxAddrMask    ;
           	                             
82458      	input         RxApertureHit ;
           	                             
82459      	input         RxPathHit     ;
           	                             
82460      	wire [30:0] u_29d3_Addr    ;
           	                            
82461      	wire [2:0]  u_29d3_Echo    ;
           	                            
82462      	wire [6:0]  u_29d3_Len1    ;
           	                            
82463      	wire        u_29d3_Lock    ;
           	                            
82464      	wire [3:0]  u_29d3_Opc     ;
           	                            
82465      	wire [13:0] u_29d3_RouteId ;
           	                            
82466      	wire [1:0]  u_29d3_Status  ;
           	                            
82467      	wire [7:0]  u_29d3_User    ;
           	                            
82468      	wire [69:0] u_51b4         ;
           	                            
82469      	wire [1:0]  u_5389         ;
           	                            
82470      	wire [3:0]  u_a33a         ;
           	                            
82471      	wire [3:0]  u_b175         ;
           	                            
82472      	wire        RdXSeen        ;
           	                            
82473      	wire        RxAbort        ;
           	                            
82474      	wire [30:0] RxAddr         ;
           	                            
82475      	wire [26:0] RxAddrMaskT    ;
           	                            
82476      	wire [30:0] RxDbg_Addr     ;
           	                            
82477      	wire [2:0]  RxDbg_Echo     ;
           	                            
82478      	wire [6:0]  RxDbg_Len1     ;
           	                            
82479      	wire        RxDbg_Lock     ;
           	                            
82480      	wire [3:0]  RxDbg_Opc      ;
           	                            
82481      	wire [13:0] RxDbg_RouteId  ;
           	                            
82482      	wire [1:0]  RxDbg_Status   ;
           	                            
82483      	wire [7:0]  RxDbg_User     ;
           	                            
82484      	wire        RxErr          ;
           	                            
82485      	wire [6:0]  RxLen1         ;
           	                            
82486      	wire        RxLock         ;
           	                            
82487      	wire [3:0]  RxOpc          ;
           	                            
82488      	wire        RxPre          ;
           	                            
82489      	wire        RxPreAtomic    ;
           	                            
82490      	wire        RxPrivate      ;
           	                            
82491      	wire [1:0]  RxStatus       ;
           	                            
82492      	wire        RxUrg          ;
           	                            
82493      	wire        RxWrap         ;
           	                            
82494      	wire        SevErr_0       ;
           	                            
82495      	wire        SevErr_1       ;
           	                            
82496      	wire        SevErr_10      ;
           	                            
82497      	wire        SevErr_12      ;
           	                            
82498      	wire        SevErr_2       ;
           	                            
82499      	wire        SevErr_4       ;
           	                            
82500      	wire        SevErr_5       ;
           	                            
82501      	wire        SevErr_8       ;
           	                            
82502      	wire        SevErr_9       ;
           	                            
82503      	reg         dontStop       ;
           	                            
82504      	assign u_51b4 = Rx_Data [215:146];
           	                                  
82505      	assign u_29d3_Status = u_51b4 [50:49];
           	                                      
82506      	assign RxDbg_Status = u_29d3_Status;
           	                                    
82507      	assign u_29d3_Addr = u_51b4 [41:11];
           	                                    
82508      	assign RxDbg_Addr = u_29d3_Addr;
           	                                
82509      	assign u_29d3_Lock = u_51b4 [69];
           	                                 
82510      	assign RxDbg_Lock = u_29d3_Lock;
           	                                
82511      	assign u_29d3_Echo = u_51b4 [2:0];
           	                                  
82512      	assign RxDbg_Echo = u_29d3_Echo;
           	                                
82513      	assign u_29d3_Len1 = u_51b4 [48:42];
           	                                    
82514      	assign RxDbg_Len1 = u_29d3_Len1;
           	                                
82515      	assign u_29d3_User = u_51b4 [10:3];
           	                                   
82516      	assign RxDbg_User = u_29d3_User;
           	                                
82517      	assign u_29d3_Opc = u_51b4 [54:51];
           	                                   
82518      	assign RxDbg_Opc = u_29d3_Opc;
           	                              
82519      	assign u_29d3_RouteId = u_51b4 [68:55];
           	                                       
82520      	assign RxDbg_RouteId = u_29d3_RouteId;
           	                                      
82521      	assign RxOpc = Rx_Data [200:197];
           	                                 
82522      	assign RxUrg = RxOpc == 4'b1001;
           	                                
82523      	assign RxPre = RxOpc == 4'b1000;
           	                                
82524      	assign RxLock = Rx_Data [215];
           	                              
82525      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
82526      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
82527      	always @( posedge Clk )
           	                       
82528      		if ( Clk == 1'b1 )
           		                  
82529      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
82530      				dontStop = 0;
           				             
82531      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82532      				if (!dontStop) begin
           				                    
82533      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
82534      					$stop;
           					      
82535      				end
           				   
82536      			end
           			   
82537      	always @( posedge Clk )
           	                       
82538      		if ( Clk == 1'b1 )
           		                  
82539      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82540      				dontStop = 0;
           				             
82541      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82542      				if (!dontStop) begin
           				                    
82543      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
82544      					$stop;
           					      
82545      				end
           				   
82546      			end
           			   
82547      	assign RxStatus = Rx_Data [196:195];
           	                                    
82548      	assign RxErr = RxStatus == 2'b01;
           	                                 
82549      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
82550      	always @( posedge Clk )
           	                       
82551      		if ( Clk == 1'b1 )
           		                  
82552      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
82553      				dontStop = 0;
           				             
82554      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82555      				if (!dontStop) begin
           				                    
82556      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
82557      					$stop;
           					      
82558      				end
           				   
82559      			end
           			   
82560      	assign RxAddr = Rx_Data [187:157];
           	                                  
82561      	assign RxAddrMaskT = RxAddrMask [26:0];
           	                                       
82562      	assign SevErr_5 =
           	                 
82563      					RxApertureHit & ( RxAddr [30:4] & RxAddrMaskT ) != 27'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
82564      		&	Rx_Head;
           		 	        
82565      	always @( posedge Clk )
           	                       
82566      		if ( Clk == 1'b1 )
           		                  
82567      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
82568      				dontStop = 0;
           				             
82569      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82570      				if (!dontStop) begin
           				                    
82571      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
82572      					$stop;
           					      
82573      				end
           				   
82574      			end
           			   
82575      	always @( posedge Clk )
           	                       
82576      		if ( Clk == 1'b1 )
           		                  
82577      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82578      				dontStop = 0;
           				             
82579      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82580      				if (!dontStop) begin
           				                    
82581      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
82582      					$stop;
           					      
82583      				end
           				   
82584      			end
           			   
82585      	always @( posedge Clk )
           	                       
82586      		if ( Clk == 1'b1 )
           		                  
82587      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82588      				dontStop = 0;
           				             
82589      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82590      				if (!dontStop) begin
           				                    
82591      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
82592      					$stop;
           					      
82593      				end
           				   
82594      			end
           			   
82595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
82596      	assign u_5389 = RxAddr [1:0];
           	                             
82597      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
82598      	always @( posedge Clk )
           	                       
82599      		if ( Clk == 1'b1 )
           		                  
82600      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
82601      				dontStop = 0;
           				             
82602      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82603      				if (!dontStop) begin
           				                    
82604      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
82605      					$stop;
           					      
82606      				end
           				   
82607      			end
           			   
82608      	assign RxLen1 = Rx_Data [194:188];
           	                                  
82609      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
82610      	always @( posedge Clk )
           	                       
82611      		if ( Clk == 1'b1 )
           		                  
82612      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
82613      				dontStop = 0;
           				             
82614      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82615      				if (!dontStop) begin
           				                    
82616      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
82617      					$stop;
           					      
82618      				end
           				   
82619      			end
           			   
82620      	assign SevErr_10 =
           	                  
82621      							( RxAddr & 31'b1111111111111111111000000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111000000000000 )
           							                                                                                                                         
82622      					&	~ ( RxWrap | RxPrivate )
           					 	                        
82623      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
82624      			&
           			 
82625      			Rx_Vld
           			      
82626      		&	Rx_Head;
           		 	        
82627      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
82628      			.Clk( Clk )
           			           
82629      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82630      		,	.Clk_En( Clk_En )
           		 	                 
82631      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82632      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82633      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82634      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82635      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82636      		,	.O( RxPrivate )
           		 	               
82637      		,	.Reset( ~ RxLock )
           		 	                  
82638      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
82639      		);
           		  
82640      	always @( posedge Clk )
           	                       
82641      		if ( Clk == 1'b1 )
           		                  
82642      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
82643      				dontStop = 0;
           				             
82644      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82645      				if (!dontStop) begin
           				                    
82646      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
82647      					$stop;
           					      
82648      				end
           				   
82649      			end
           			   
82650      	always @( posedge Clk )
           	                       
82651      		if ( Clk == 1'b1 )
           		                  
82652      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82653      				dontStop = 0;
           				             
82654      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82655      				if (!dontStop) begin
           				                    
82656      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
82657      					$stop;
           					      
82658      				end
           				   
82659      			end
           			   
82660      	assign u_a33a = RxAddr [3:0];
           	                             
82661      	assign u_b175 = u_a33a;
           	                       
82662      	assign RxPreAtomic =
           	                    
82663      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
82664      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
82665      	always @( posedge Clk )
           	                       
82666      		if ( Clk == 1'b1 )
           		                  
82667      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
82668      				dontStop = 0;
           				             
82669      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82670      				if (!dontStop) begin
           				                    
82671      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
82672      					$stop;
           					      
82673      				end
           				   
82674      			end
           			   
82675      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
82676      	always @( posedge Clk )
           	                       
82677      		if ( Clk == 1'b1 )
           		                  
82678      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
82679      				dontStop = 0;
           				             
82680      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82681      				if (!dontStop) begin
           				                    
82682      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
82683      					$stop;
           					      
82684      				end
           				   
82685      			end
           			   
82686      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
82687      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
82688      			.Clk( Clk )
           			           
82689      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82690      		,	.Clk_En( Clk_En )
           		 	                 
82691      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82692      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82693      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82694      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82695      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82696      		,	.O( RdXSeen )
           		 	             
82697      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
82698      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
82699      		);
           		  
82700      	always @( posedge Clk )
           	                       
82701      		if ( Clk == 1'b1 )
           		                  
82702      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
82703      				dontStop = 0;
           				             
82704      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82705      				if (!dontStop) begin
           				                    
82706      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
82707      					$stop;
           					      
82708      				end
           				   
82709      			end
           			   
82710      	endmodule
           	         
82711      	// synthesis translate_on
           	                         
82712      	// synopsys translate_on
           	                        
82713      
           
82714      `timescale 1ps/1ps
                             
82715      module rsnoc_z_H_R_G_T2_F_U_ad1b8756 (
                                                 
82716      	AddrMask
           	        
82717      ,	CxtRd_AddLd0
            	            
82718      ,	CxtRd_Addr4Be
            	             
82719      ,	CxtRd_Echo
            	          
82720      ,	CxtRd_Head
            	          
82721      ,	CxtRd_Len1
            	          
82722      ,	CxtRd_OpcT
            	          
82723      ,	CxtRd_RdAlign
            	             
82724      ,	CxtRd_RouteIdZ
            	              
82725      ,	CxtWr_AddLd0
            	            
82726      ,	CxtWr_Addr4Be
            	             
82727      ,	CxtWr_Echo
            	          
82728      ,	CxtWr_Head
            	          
82729      ,	CxtWr_Len1
            	          
82730      ,	CxtWr_OpcT
            	          
82731      ,	CxtWr_RdAlign
            	             
82732      ,	CxtWr_RouteIdZ
            	              
82733      ,	Debug
            	     
82734      ,	Empty
            	     
82735      ,	PathFound
            	         
82736      ,	ReqRx_Data
            	          
82737      ,	ReqRx_Head
            	          
82738      ,	ReqRx_Rdy
            	         
82739      ,	ReqRx_Tail
            	          
82740      ,	ReqRx_Vld
            	         
82741      ,	ReqTx_Data
            	          
82742      ,	ReqTx_Head
            	          
82743      ,	ReqTx_Rdy
            	         
82744      ,	ReqTx_Tail
            	          
82745      ,	ReqTx_Vld
            	         
82746      ,	RspRx_Data
            	          
82747      ,	RspRx_Head
            	          
82748      ,	RspRx_Rdy
            	         
82749      ,	RspRx_Tail
            	          
82750      ,	RspRx_Vld
            	         
82751      ,	RspTx_Data
            	          
82752      ,	RspTx_Head
            	          
82753      ,	RspTx_Rdy
            	         
82754      ,	RspTx_Tail
            	          
82755      ,	RspTx_Vld
            	         
82756      ,	SubFound
            	        
82757      ,	Sys_Clk
            	       
82758      ,	Sys_Clk_ClkS
            	            
82759      ,	Sys_Clk_En
            	          
82760      ,	Sys_Clk_EnS
            	           
82761      ,	Sys_Clk_RetRstN
            	               
82762      ,	Sys_Clk_RstN
            	            
82763      ,	Sys_Clk_Tm
            	          
82764      ,	Sys_Pwr_Idle
            	            
82765      ,	Sys_Pwr_WakeUp
            	              
82766      ,	WrCxt
            	     
82767      );
             
82768      	input  [27:0]  AddrMask        ;
           	                                
82769      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
82770      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
82771      	input  [2:0]   CxtRd_Echo      ;
           	                                
82772      	input          CxtRd_Head      ;
           	                                
82773      	input  [6:0]   CxtRd_Len1      ;
           	                                
82774      	input  [3:0]   CxtRd_OpcT      ;
           	                                
82775      	input          CxtRd_RdAlign   ;
           	                                
82776      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
82777      	output [7:0]   CxtWr_AddLd0    ;
           	                                
82778      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
82779      	output [2:0]   CxtWr_Echo      ;
           	                                
82780      	output         CxtWr_Head      ;
           	                                
82781      	output [6:0]   CxtWr_Len1      ;
           	                                
82782      	output [3:0]   CxtWr_OpcT      ;
           	                                
82783      	output         CxtWr_RdAlign   ;
           	                                
82784      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
82785      	input          Debug           ;
           	                                
82786      	input          Empty           ;
           	                                
82787      	input          PathFound       ;
           	                                
82788      	input  [215:0] ReqRx_Data      ;
           	                                
82789      	input          ReqRx_Head      ;
           	                                
82790      	output         ReqRx_Rdy       ;
           	                                
82791      	input          ReqRx_Tail      ;
           	                                
82792      	input          ReqRx_Vld       ;
           	                                
82793      	output [215:0] ReqTx_Data      ;
           	                                
82794      	output         ReqTx_Head      ;
           	                                
82795      	input          ReqTx_Rdy       ;
           	                                
82796      	output         ReqTx_Tail      ;
           	                                
82797      	output         ReqTx_Vld       ;
           	                                
82798      	input  [215:0] RspRx_Data      ;
           	                                
82799      	input          RspRx_Head      ;
           	                                
82800      	output         RspRx_Rdy       ;
           	                                
82801      	input          RspRx_Tail      ;
           	                                
82802      	input          RspRx_Vld       ;
           	                                
82803      	output [215:0] RspTx_Data      ;
           	                                
82804      	output         RspTx_Head      ;
           	                                
82805      	input          RspTx_Rdy       ;
           	                                
82806      	output         RspTx_Tail      ;
           	                                
82807      	output         RspTx_Vld       ;
           	                                
82808      	input          SubFound        ;
           	                                
82809      	input          Sys_Clk         ;
           	                                
82810      	input          Sys_Clk_ClkS    ;
           	                                
82811      	input          Sys_Clk_En      ;
           	                                
82812      	input          Sys_Clk_EnS     ;
           	                                
82813      	input          Sys_Clk_RetRstN ;
           	                                
82814      	input          Sys_Clk_RstN    ;
           	                                
82815      	input          Sys_Clk_Tm      ;
           	                                
82816      	output         Sys_Pwr_Idle    ;
           	                                
82817      	output         Sys_Pwr_WakeUp  ;
           	                                
82818      	output         WrCxt           ;
           	                                
82819      	wire [1:0]   u_298c              ;
           	                                  
82820      	wire [15:0]  u_4c36              ;
           	                                  
82821      	wire         u_6_IDLE_WAIT       ;
           	                                  
82822      	wire         u_6_RSP_IDLE        ;
           	                                  
82823      	wire         u_6_WAIT_RSP        ;
           	                                  
82824      	wire [13:0]  u_7df2_3            ;
           	                                  
82825      	wire [1:0]   u_7df2_4            ;
           	                                  
82826      	wire [13:0]  u_8bb4_3            ;
           	                                  
82827      	wire [1:0]   u_8bb4_4            ;
           	                                  
82828      	wire         u_9d54              ;
           	                                  
82829      	wire [15:0]  u_ab1f              ;
           	                                  
82830      	wire [1:0]   u_b9ec              ;
           	                                  
82831      	wire [1:0]   u_bdb6              ;
           	                                  
82832      	wire [1:0]   Arb_Gnt             ;
           	                                  
82833      	wire         Arb_Rdy             ;
           	                                  
82834      	wire [1:0]   Arb_Req             ;
           	                                  
82835      	wire         Arb_Vld             ;
           	                                  
82836      	wire [1:0]   CurState            ;
           	                                  
82837      	wire         CxtRdy              ;
           	                                  
82838      	wire         CxtVld              ;
           	                                  
82839      	wire         LoopBack            ;
           	                                  
82840      	wire         LoopPld             ;
           	                                  
82841      	wire [13:0]  NullRx_RouteId      ;
           	                                  
82842      	wire [1:0]   NullRx_Status       ;
           	                                  
82843      	wire [13:0]  NullTx_RouteId      ;
           	                                  
82844      	wire [1:0]   NullTx_Status       ;
           	                                  
82845      	wire         Pwr_BusErr_Idle     ;
           	                                  
82846      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
82847      	wire         Pwr_Cxt_Idle        ;
           	                                  
82848      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
82849      	wire         Req_HdrVld          ;
           	                                  
82850      	wire [215:0] ReqTx0_Data         ;
           	                                  
82851      	wire         ReqTx0_Head         ;
           	                                  
82852      	wire         ReqTx0_Rdy          ;
           	                                  
82853      	wire         ReqTx0_Tail         ;
           	                                  
82854      	wire         ReqTx0_Vld          ;
           	                                  
82855      	wire [215:0] Rsp_Data            ;
           	                                  
82856      	wire         Rsp_Rdy             ;
           	                                  
82857      	wire         Rsp_Vld             ;
           	                                  
82858      	wire [15:0]  RspBe               ;
           	                                  
82859      	wire [145:0] RspDatum            ;
           	                                  
82860      	wire [69:0]  RspHdr              ;
           	                                  
82861      	wire         RspRdy              ;
           	                                  
82862      	wire [7:0]   RspUser             ;
           	                                  
82863      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
82864      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
82865      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
82866      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
82867      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
82868      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
82869      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
82870      	wire [215:0] RxErr_Data          ;
           	                                  
82871      	wire         RxErr_Head          ;
           	                                  
82872      	wire         RxErr_Rdy           ;
           	                                  
82873      	wire         RxErr_Tail          ;
           	                                  
82874      	wire         RxErr_Vld           ;
           	                                  
82875      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
82876      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
82877      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
82878      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
82879      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
82880      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
82881      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
82882      	assign u_298c = RxErr_Data [196:195];
           	                                     
82883      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
82884      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
82885      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
82886      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
82887      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
82888      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
82889      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
82890      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
82891      	assign u_8bb4_4 = NullRx_Status;
           	                                
82892      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
82893      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
82894      		.Gnt( Arb_Gnt )
           		               
82895      	,	.Rdy( Arb_Rdy )
           	 	               
82896      	,	.Req( Arb_Req )
           	 	               
82897      	,	.ReqArbIn( 2'b0 )
           	 	                 
82898      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82899      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82900      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82901      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82902      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82903      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82904      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82905      	,	.Sys_Pwr_Idle( )
           	 	                
82906      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82907      	,	.Vld( Arb_Vld )
           	 	               
82908      	);
           	  
82909      	assign NullTx_RouteId = u_7df2_3;
           	                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
82911      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
82912      	assign NullTx_Status = u_7df2_4;
           	                                
82913      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
82914      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
82915      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
82916      	assign RspUser = { 8'b0 };
           	                          
82917      	assign RspWord_Hdr_User = RspUser;
           	                                  
82918      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
82919      	assign RspHdr =
           	               
82920      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
82921      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
82922      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82148      		,
           		<font color = "green">-1-</font> 
82149      		TxBypData
           <font color = "green">		==></font>
82150      		};
           		<font color = "red">-2-</font>  
82151      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82165      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	<font color = "green">-1-</font>                                                   
82166      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           <font color = "green">	==></font>
82167      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	<font color = "red">-2-</font>                                                
82168      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82170      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	<font color = "green">-1-</font>                                                           
82171      	assign u_7447_Data_Err = RxIn_Data [144];
           <font color = "green">	==></font>
82172      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	<font color = "red">-2-</font>                                         
82173      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82175      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	<font color = "green">-1-</font>                                                     
82176      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           <font color = "green">	==></font>
82177      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	<font color = "red">-2-</font>                                               
82178      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82180      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	<font color = "green">-1-</font>                                                           
82181      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           <font color = "green">	==></font>
82182      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	<font color = "red">-2-</font>                                                       
82183      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82186      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	<font color = "red">-1-</font>                                                       
82187      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           <font color = "red">	==></font>
82188      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           <font color = "red">	==></font>
82189      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           <font color = "green">	==></font>
82190      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82194      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	<font color = "green">-1-</font>                                                     
82195      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           <font color = "green">	==></font>
82196      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	<font color = "red">-2-</font>                                                         
82197      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82199      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	<font color = "green">-1-</font>                                                   
82200      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           <font color = "green">	==></font>
82201      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	<font color = "red">-2-</font>                                                
82202      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_651b) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82204      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	<font color = "green">-1-</font>                                                           
82205      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           <font color = "green">	==></font>
82206      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	<font color = "red">-2-</font>                                                     
82207      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82221      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	<font color = "green">-1-</font>                                                   
82222      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           <font color = "green">	==></font>
82223      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	<font color = "red">-2-</font>                                              
82224      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82226      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	<font color = "green">-1-</font>                                                         
82227      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           <font color = "green">	==></font>
82228      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	<font color = "red">-2-</font>                                             
82229      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82231      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	<font color = "green">-1-</font>                                         
82232      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           <font color = "green">	==></font>
82233      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	<font color = "red">-2-</font>                                             
82234      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82236      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	<font color = "green">-1-</font>                                         
82237      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           <font color = "green">	==></font>
82238      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	<font color = "red">-2-</font>                                         
82239      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82242      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	<font color = "red">-1-</font>                                               
82243      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           <font color = "red">	==></font>
82244      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           <font color = "red">	==></font>
82245      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           <font color = "green">	==></font>
82246      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82250      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	<font color = "green">-1-</font>                                                         
82251      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           <font color = "green">	==></font>
82252      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	<font color = "red">-2-</font>                                                       
82253      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82255      	assign u_46ad_Data_Err = TxIn_Data [144];
           	<font color = "green">-1-</font>                                         
82256      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           <font color = "green">	==></font>
82257      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	<font color = "red">-2-</font>                                                
82258      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_eb10) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82260      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	<font color = "green">-1-</font>                                                           
82261      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           <font color = "green">	==></font>
82262      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	<font color = "red">-2-</font>                                                       
82263      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82277      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	<font color = "green">-1-</font>                                             
82278      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           <font color = "green">	==></font>
82279      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	<font color = "red">-2-</font>                                                 
82280      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82282      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	<font color = "green">-1-</font>                                                     
82283      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           <font color = "green">	==></font>
82284      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	<font color = "red">-2-</font>                                                         
82285      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82287      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	<font color = "green">-1-</font>                                                      
82288      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           <font color = "green">	==></font>
82289      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	<font color = "red">-2-</font>                                              
82290      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82292      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	<font color = "green">-1-</font>                                                         
82293      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           <font color = "green">	==></font>
82294      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	<font color = "red">-2-</font>                                                     
82295      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82298      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	<font color = "red">-1-</font>                                           
82299      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           <font color = "red">	==></font>
82300      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           <font color = "red">	==></font>
82301      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           <font color = "green">	==></font>
82302      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82306      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	<font color = "green">-1-</font>                                                         
82307      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           <font color = "green">	==></font>
82308      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	<font color = "red">-2-</font>                                                     
82309      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82311      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	<font color = "green">-1-</font>                                               
82312      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           <font color = "green">	==></font>
82313      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	<font color = "red">-2-</font>                                             
82314      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_102c) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82316      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	<font color = "green">-1-</font>                                         
82317      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           <font color = "green">	==></font>
82318      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	<font color = "red">-2-</font>                                         
82319      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82333      				dontStop = 0;
           				<font color = "green">-1-</font>             
82334      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "green">				==></font>
82335      				if (!dontStop) begin
           				<font color = "red">-2-</font>  
82336      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82338      				end
           				<font color = "green">-1-</font>   
82339      			end
           <font color = "green">			==></font>
82340      	// synthesis translate_on
           	                         <font color = "red">-2-</font>
82341      	// synopsys translate_on
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82343      
           <font color = "green">-1-</font>
82344      
           <font color = "green">==></font>
82345      
           <font color = "red">-2-</font>
82346      // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82348      // Exported Structure : /Specification.Architecture.Structure
                                                                        <font color = "green">-1-</font>
82349      // ExportOption       : /verilog
           <font color = "green">==></font>
82350      
           <font color = "red">-2-</font>
82351      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82354      ,	IdInfo_0_AddrMask
           <font color = "red">-1-</font> 	                 
82355      ,	IdInfo_0_Debug
           <font color = "red">==></font>
82356      ,	IdInfo_1_AddrBase
           <font color = "red">==></font>
82357      ,	IdInfo_1_AddrMask
           <font color = "green">==></font>
82358      ,	IdInfo_1_Debug
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82362      );
           <font color = "green">-1-</font>  
82363      	output [27:0] IdInfo_0_AddrBase       ;
           <font color = "green">	==></font>
82364      	output [27:0] IdInfo_0_AddrMask       ;
           	<font color = "red">-2-</font>                                       
82365      	output        IdInfo_0_Debug          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82367      	output [27:0] IdInfo_1_AddrMask       ;
           	<font color = "green">-1-</font>                                       
82368      	output        IdInfo_1_Debug          ;
           <font color = "green">	==></font>
82369      	input  [8:0]  Translation_0_Aperture  ;
           	<font color = "red">-2-</font>                                       
82370      	output        Translation_0_PathFound ;
           	                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_2513) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82372      	wire [8:0] u_28b6 ;
           	<font color = "green">-1-</font>                   
82373      	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
           <font color = "green">	==></font>
82374      	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
           	<font color = "red">-2-</font>                                                            
82375      	assign IdInfo_0_Debug = 1'b0;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82389      ,	IdInfo_1_AddrBase
           <font color = "green">-1-</font> 	                 
82390      ,	IdInfo_1_AddrMask
           <font color = "green">==></font>
82391      ,	IdInfo_1_Debug
           <font color = "red">-2-</font> 	              
82392      ,	Translation_0_Aperture
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82394      ,	Translation_0_SubFound
           <font color = "green">-1-</font> 	                      
82395      );
           <font color = "green">==></font>
82396      	output [27:0] IdInfo_0_AddrBase       ;
           	<font color = "red">-2-</font>                                       
82397      	output [27:0] IdInfo_0_AddrMask       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82399      	output [27:0] IdInfo_1_AddrBase       ;
           	<font color = "green">-1-</font>                                       
82400      	output [27:0] IdInfo_1_AddrMask       ;
           <font color = "green">	==></font>
82401      	output        IdInfo_1_Debug          ;
           	<font color = "red">-2-</font>                                       
82402      	input  [8:0]  Translation_0_Aperture  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82404      	output        Translation_0_SubFound  ;
           	<font color = "green">-1-</font>                                       
82405      	rsnoc_z_H_R_G_T2_Tt_Sp_2891ed00 Isp(
           <font color = "green">	==></font>
82406      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		<font color = "red">-2-</font>                                       
82407      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82410      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	<font color = "red">-1-</font> 	                                       
82411      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           <font color = "red">	==></font>
82412      	,	.Translation_0_Aperture( Translation_0_Aperture )
           <font color = "red">	==></font>
82413      	,	.Translation_0_PathFound( Translation_0_PathFound )
           <font color = "green">	==></font>
82414      	,	.Translation_0_SubFound( Translation_0_SubFound )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82418      
           <font color = "green">-1-</font>
82419      
           <font color = "green">==></font>
82420      // FlexNoC version    : 4.7.0
                                        <font color = "red">-2-</font>
82421      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82423      // ExportOption       : /verilog
                                           <font color = "green">-1-</font>
82424      
           <font color = "green">==></font>
82425      // synopsys translate_off
                                    <font color = "red">-2-</font>
82426      // synthesis translate_off
                                     
82427      `timescale 1ps/1ps
                             
82428      module rsnoc_z_H_R_G_T2_S_U_93db7490 (
                                                 
82429      	Clk
           	   
82430      ,	Clk_ClkS
            	        
82431      ,	Clk_En
            	      
82432      ,	Clk_EnS
            	       
82433      ,	Clk_RetRstN
            	           
82434      ,	Clk_RstN
            	        
82435      ,	Clk_Tm
            	      
82436      ,	Rx_Data
            	       
82437      ,	Rx_Head
            	       
82438      ,	Rx_Rdy
            	      
82439      ,	Rx_Tail
            	       
82440      ,	Rx_Vld
            	      
82441      ,	RxAddrMask
            	          
82442      ,	RxApertureHit
            	             
82443      ,	RxPathHit
            	         
82444      );
             
82445      	input         Clk           ;
           	                             
82446      	input         Clk_ClkS      ;
           	                             
82447      	input         Clk_En        ;
           	                             
82448      	input         Clk_EnS       ;
           	                             
82449      	input         Clk_RetRstN   ;
           	                             
82450      	input         Clk_RstN      ;
           	                             
82451      	input         Clk_Tm        ;
           	                             
82452      	input [215:0] Rx_Data       ;
           	                             
82453      	input         Rx_Head       ;
           	                             
82454      	input         Rx_Rdy        ;
           	                             
82455      	input         Rx_Tail       ;
           	                             
82456      	input         Rx_Vld        ;
           	                             
82457      	input [27:0]  RxAddrMask    ;
           	                             
82458      	input         RxApertureHit ;
           	                             
82459      	input         RxPathHit     ;
           	                             
82460      	wire [30:0] u_29d3_Addr    ;
           	                            
82461      	wire [2:0]  u_29d3_Echo    ;
           	                            
82462      	wire [6:0]  u_29d3_Len1    ;
           	                            
82463      	wire        u_29d3_Lock    ;
           	                            
82464      	wire [3:0]  u_29d3_Opc     ;
           	                            
82465      	wire [13:0] u_29d3_RouteId ;
           	                            
82466      	wire [1:0]  u_29d3_Status  ;
           	                            
82467      	wire [7:0]  u_29d3_User    ;
           	                            
82468      	wire [69:0] u_51b4         ;
           	                            
82469      	wire [1:0]  u_5389         ;
           	                            
82470      	wire [3:0]  u_a33a         ;
           	                            
82471      	wire [3:0]  u_b175         ;
           	                            
82472      	wire        RdXSeen        ;
           	                            
82473      	wire        RxAbort        ;
           	                            
82474      	wire [30:0] RxAddr         ;
           	                            
82475      	wire [26:0] RxAddrMaskT    ;
           	                            
82476      	wire [30:0] RxDbg_Addr     ;
           	                            
82477      	wire [2:0]  RxDbg_Echo     ;
           	                            
82478      	wire [6:0]  RxDbg_Len1     ;
           	                            
82479      	wire        RxDbg_Lock     ;
           	                            
82480      	wire [3:0]  RxDbg_Opc      ;
           	                            
82481      	wire [13:0] RxDbg_RouteId  ;
           	                            
82482      	wire [1:0]  RxDbg_Status   ;
           	                            
82483      	wire [7:0]  RxDbg_User     ;
           	                            
82484      	wire        RxErr          ;
           	                            
82485      	wire [6:0]  RxLen1         ;
           	                            
82486      	wire        RxLock         ;
           	                            
82487      	wire [3:0]  RxOpc          ;
           	                            
82488      	wire        RxPre          ;
           	                            
82489      	wire        RxPreAtomic    ;
           	                            
82490      	wire        RxPrivate      ;
           	                            
82491      	wire [1:0]  RxStatus       ;
           	                            
82492      	wire        RxUrg          ;
           	                            
82493      	wire        RxWrap         ;
           	                            
82494      	wire        SevErr_0       ;
           	                            
82495      	wire        SevErr_1       ;
           	                            
82496      	wire        SevErr_10      ;
           	                            
82497      	wire        SevErr_12      ;
           	                            
82498      	wire        SevErr_2       ;
           	                            
82499      	wire        SevErr_4       ;
           	                            
82500      	wire        SevErr_5       ;
           	                            
82501      	wire        SevErr_8       ;
           	                            
82502      	wire        SevErr_9       ;
           	                            
82503      	reg         dontStop       ;
           	                            
82504      	assign u_51b4 = Rx_Data [215:146];
           	                                  
82505      	assign u_29d3_Status = u_51b4 [50:49];
           	                                      
82506      	assign RxDbg_Status = u_29d3_Status;
           	                                    
82507      	assign u_29d3_Addr = u_51b4 [41:11];
           	                                    
82508      	assign RxDbg_Addr = u_29d3_Addr;
           	                                
82509      	assign u_29d3_Lock = u_51b4 [69];
           	                                 
82510      	assign RxDbg_Lock = u_29d3_Lock;
           	                                
82511      	assign u_29d3_Echo = u_51b4 [2:0];
           	                                  
82512      	assign RxDbg_Echo = u_29d3_Echo;
           	                                
82513      	assign u_29d3_Len1 = u_51b4 [48:42];
           	                                    
82514      	assign RxDbg_Len1 = u_29d3_Len1;
           	                                
82515      	assign u_29d3_User = u_51b4 [10:3];
           	                                   
82516      	assign RxDbg_User = u_29d3_User;
           	                                
82517      	assign u_29d3_Opc = u_51b4 [54:51];
           	                                   
82518      	assign RxDbg_Opc = u_29d3_Opc;
           	                              
82519      	assign u_29d3_RouteId = u_51b4 [68:55];
           	                                       
82520      	assign RxDbg_RouteId = u_29d3_RouteId;
           	                                      
82521      	assign RxOpc = Rx_Data [200:197];
           	                                 
82522      	assign RxUrg = RxOpc == 4'b1001;
           	                                
82523      	assign RxPre = RxOpc == 4'b1000;
           	                                
82524      	assign RxLock = Rx_Data [215];
           	                              
82525      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
82526      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
82527      	always @( posedge Clk )
           	                       
82528      		if ( Clk == 1'b1 )
           		                  
82529      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
82530      				dontStop = 0;
           				             
82531      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82532      				if (!dontStop) begin
           				                    
82533      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
82534      					$stop;
           					      
82535      				end
           				   
82536      			end
           			   
82537      	always @( posedge Clk )
           	                       
82538      		if ( Clk == 1'b1 )
           		                  
82539      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82540      				dontStop = 0;
           				             
82541      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82542      				if (!dontStop) begin
           				                    
82543      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
82544      					$stop;
           					      
82545      				end
           				   
82546      			end
           			   
82547      	assign RxStatus = Rx_Data [196:195];
           	                                    
82548      	assign RxErr = RxStatus == 2'b01;
           	                                 
82549      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
82550      	always @( posedge Clk )
           	                       
82551      		if ( Clk == 1'b1 )
           		                  
82552      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
82553      				dontStop = 0;
           				             
82554      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82555      				if (!dontStop) begin
           				                    
82556      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
82557      					$stop;
           					      
82558      				end
           				   
82559      			end
           			   
82560      	assign RxAddr = Rx_Data [187:157];
           	                                  
82561      	assign RxAddrMaskT = RxAddrMask [26:0];
           	                                       
82562      	assign SevErr_5 =
           	                 
82563      					RxApertureHit & ( RxAddr [30:4] & RxAddrMaskT ) != 27'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
82564      		&	Rx_Head;
           		 	        
82565      	always @( posedge Clk )
           	                       
82566      		if ( Clk == 1'b1 )
           		                  
82567      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
82568      				dontStop = 0;
           				             
82569      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82570      				if (!dontStop) begin
           				                    
82571      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
82572      					$stop;
           					      
82573      				end
           				   
82574      			end
           			   
82575      	always @( posedge Clk )
           	                       
82576      		if ( Clk == 1'b1 )
           		                  
82577      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82578      				dontStop = 0;
           				             
82579      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82580      				if (!dontStop) begin
           				                    
82581      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
82582      					$stop;
           					      
82583      				end
           				   
82584      			end
           			   
82585      	always @( posedge Clk )
           	                       
82586      		if ( Clk == 1'b1 )
           		                  
82587      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82588      				dontStop = 0;
           				             
82589      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82590      				if (!dontStop) begin
           				                    
82591      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
82592      					$stop;
           					      
82593      				end
           				   
82594      			end
           			   
82595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
82596      	assign u_5389 = RxAddr [1:0];
           	                             
82597      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
82598      	always @( posedge Clk )
           	                       
82599      		if ( Clk == 1'b1 )
           		                  
82600      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
82601      				dontStop = 0;
           				             
82602      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82603      				if (!dontStop) begin
           				                    
82604      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
82605      					$stop;
           					      
82606      				end
           				   
82607      			end
           			   
82608      	assign RxLen1 = Rx_Data [194:188];
           	                                  
82609      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
82610      	always @( posedge Clk )
           	                       
82611      		if ( Clk == 1'b1 )
           		                  
82612      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
82613      				dontStop = 0;
           				             
82614      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82615      				if (!dontStop) begin
           				                    
82616      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
82617      					$stop;
           					      
82618      				end
           				   
82619      			end
           			   
82620      	assign SevErr_10 =
           	                  
82621      							( RxAddr & 31'b1111111111111111111000000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111000000000000 )
           							                                                                                                                         
82622      					&	~ ( RxWrap | RxPrivate )
           					 	                        
82623      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
82624      			&
           			 
82625      			Rx_Vld
           			      
82626      		&	Rx_Head;
           		 	        
82627      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
82628      			.Clk( Clk )
           			           
82629      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82630      		,	.Clk_En( Clk_En )
           		 	                 
82631      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82632      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82633      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82634      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82635      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82636      		,	.O( RxPrivate )
           		 	               
82637      		,	.Reset( ~ RxLock )
           		 	                  
82638      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
82639      		);
           		  
82640      	always @( posedge Clk )
           	                       
82641      		if ( Clk == 1'b1 )
           		                  
82642      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
82643      				dontStop = 0;
           				             
82644      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82645      				if (!dontStop) begin
           				                    
82646      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
82647      					$stop;
           					      
82648      				end
           				   
82649      			end
           			   
82650      	always @( posedge Clk )
           	                       
82651      		if ( Clk == 1'b1 )
           		                  
82652      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82653      				dontStop = 0;
           				             
82654      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82655      				if (!dontStop) begin
           				                    
82656      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
82657      					$stop;
           					      
82658      				end
           				   
82659      			end
           			   
82660      	assign u_a33a = RxAddr [3:0];
           	                             
82661      	assign u_b175 = u_a33a;
           	                       
82662      	assign RxPreAtomic =
           	                    
82663      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
82664      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
82665      	always @( posedge Clk )
           	                       
82666      		if ( Clk == 1'b1 )
           		                  
82667      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
82668      				dontStop = 0;
           				             
82669      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82670      				if (!dontStop) begin
           				                    
82671      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
82672      					$stop;
           					      
82673      				end
           				   
82674      			end
           			   
82675      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
82676      	always @( posedge Clk )
           	                       
82677      		if ( Clk == 1'b1 )
           		                  
82678      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
82679      				dontStop = 0;
           				             
82680      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82681      				if (!dontStop) begin
           				                    
82682      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
82683      					$stop;
           					      
82684      				end
           				   
82685      			end
           			   
82686      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
82687      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
82688      			.Clk( Clk )
           			           
82689      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82690      		,	.Clk_En( Clk_En )
           		 	                 
82691      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82692      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82693      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82694      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82695      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82696      		,	.O( RdXSeen )
           		 	             
82697      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
82698      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
82699      		);
           		  
82700      	always @( posedge Clk )
           	                       
82701      		if ( Clk == 1'b1 )
           		                  
82702      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
82703      				dontStop = 0;
           				             
82704      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82705      				if (!dontStop) begin
           				                    
82706      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
82707      					$stop;
           					      
82708      				end
           				   
82709      			end
           			   
82710      	endmodule
           	         
82711      	// synthesis translate_on
           	                         
82712      	// synopsys translate_on
           	                        
82713      
           
82714      `timescale 1ps/1ps
                             
82715      module rsnoc_z_H_R_G_T2_F_U_ad1b8756 (
                                                 
82716      	AddrMask
           	        
82717      ,	CxtRd_AddLd0
            	            
82718      ,	CxtRd_Addr4Be
            	             
82719      ,	CxtRd_Echo
            	          
82720      ,	CxtRd_Head
            	          
82721      ,	CxtRd_Len1
            	          
82722      ,	CxtRd_OpcT
            	          
82723      ,	CxtRd_RdAlign
            	             
82724      ,	CxtRd_RouteIdZ
            	              
82725      ,	CxtWr_AddLd0
            	            
82726      ,	CxtWr_Addr4Be
            	             
82727      ,	CxtWr_Echo
            	          
82728      ,	CxtWr_Head
            	          
82729      ,	CxtWr_Len1
            	          
82730      ,	CxtWr_OpcT
            	          
82731      ,	CxtWr_RdAlign
            	             
82732      ,	CxtWr_RouteIdZ
            	              
82733      ,	Debug
            	     
82734      ,	Empty
            	     
82735      ,	PathFound
            	         
82736      ,	ReqRx_Data
            	          
82737      ,	ReqRx_Head
            	          
82738      ,	ReqRx_Rdy
            	         
82739      ,	ReqRx_Tail
            	          
82740      ,	ReqRx_Vld
            	         
82741      ,	ReqTx_Data
            	          
82742      ,	ReqTx_Head
            	          
82743      ,	ReqTx_Rdy
            	         
82744      ,	ReqTx_Tail
            	          
82745      ,	ReqTx_Vld
            	         
82746      ,	RspRx_Data
            	          
82747      ,	RspRx_Head
            	          
82748      ,	RspRx_Rdy
            	         
82749      ,	RspRx_Tail
            	          
82750      ,	RspRx_Vld
            	         
82751      ,	RspTx_Data
            	          
82752      ,	RspTx_Head
            	          
82753      ,	RspTx_Rdy
            	         
82754      ,	RspTx_Tail
            	          
82755      ,	RspTx_Vld
            	         
82756      ,	SubFound
            	        
82757      ,	Sys_Clk
            	       
82758      ,	Sys_Clk_ClkS
            	            
82759      ,	Sys_Clk_En
            	          
82760      ,	Sys_Clk_EnS
            	           
82761      ,	Sys_Clk_RetRstN
            	               
82762      ,	Sys_Clk_RstN
            	            
82763      ,	Sys_Clk_Tm
            	          
82764      ,	Sys_Pwr_Idle
            	            
82765      ,	Sys_Pwr_WakeUp
            	              
82766      ,	WrCxt
            	     
82767      );
             
82768      	input  [27:0]  AddrMask        ;
           	                                
82769      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
82770      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
82771      	input  [2:0]   CxtRd_Echo      ;
           	                                
82772      	input          CxtRd_Head      ;
           	                                
82773      	input  [6:0]   CxtRd_Len1      ;
           	                                
82774      	input  [3:0]   CxtRd_OpcT      ;
           	                                
82775      	input          CxtRd_RdAlign   ;
           	                                
82776      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
82777      	output [7:0]   CxtWr_AddLd0    ;
           	                                
82778      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
82779      	output [2:0]   CxtWr_Echo      ;
           	                                
82780      	output         CxtWr_Head      ;
           	                                
82781      	output [6:0]   CxtWr_Len1      ;
           	                                
82782      	output [3:0]   CxtWr_OpcT      ;
           	                                
82783      	output         CxtWr_RdAlign   ;
           	                                
82784      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
82785      	input          Debug           ;
           	                                
82786      	input          Empty           ;
           	                                
82787      	input          PathFound       ;
           	                                
82788      	input  [215:0] ReqRx_Data      ;
           	                                
82789      	input          ReqRx_Head      ;
           	                                
82790      	output         ReqRx_Rdy       ;
           	                                
82791      	input          ReqRx_Tail      ;
           	                                
82792      	input          ReqRx_Vld       ;
           	                                
82793      	output [215:0] ReqTx_Data      ;
           	                                
82794      	output         ReqTx_Head      ;
           	                                
82795      	input          ReqTx_Rdy       ;
           	                                
82796      	output         ReqTx_Tail      ;
           	                                
82797      	output         ReqTx_Vld       ;
           	                                
82798      	input  [215:0] RspRx_Data      ;
           	                                
82799      	input          RspRx_Head      ;
           	                                
82800      	output         RspRx_Rdy       ;
           	                                
82801      	input          RspRx_Tail      ;
           	                                
82802      	input          RspRx_Vld       ;
           	                                
82803      	output [215:0] RspTx_Data      ;
           	                                
82804      	output         RspTx_Head      ;
           	                                
82805      	input          RspTx_Rdy       ;
           	                                
82806      	output         RspTx_Tail      ;
           	                                
82807      	output         RspTx_Vld       ;
           	                                
82808      	input          SubFound        ;
           	                                
82809      	input          Sys_Clk         ;
           	                                
82810      	input          Sys_Clk_ClkS    ;
           	                                
82811      	input          Sys_Clk_En      ;
           	                                
82812      	input          Sys_Clk_EnS     ;
           	                                
82813      	input          Sys_Clk_RetRstN ;
           	                                
82814      	input          Sys_Clk_RstN    ;
           	                                
82815      	input          Sys_Clk_Tm      ;
           	                                
82816      	output         Sys_Pwr_Idle    ;
           	                                
82817      	output         Sys_Pwr_WakeUp  ;
           	                                
82818      	output         WrCxt           ;
           	                                
82819      	wire [1:0]   u_298c              ;
           	                                  
82820      	wire [15:0]  u_4c36              ;
           	                                  
82821      	wire         u_6_IDLE_WAIT       ;
           	                                  
82822      	wire         u_6_RSP_IDLE        ;
           	                                  
82823      	wire         u_6_WAIT_RSP        ;
           	                                  
82824      	wire [13:0]  u_7df2_3            ;
           	                                  
82825      	wire [1:0]   u_7df2_4            ;
           	                                  
82826      	wire [13:0]  u_8bb4_3            ;
           	                                  
82827      	wire [1:0]   u_8bb4_4            ;
           	                                  
82828      	wire         u_9d54              ;
           	                                  
82829      	wire [15:0]  u_ab1f              ;
           	                                  
82830      	wire [1:0]   u_b9ec              ;
           	                                  
82831      	wire [1:0]   u_bdb6              ;
           	                                  
82832      	wire [1:0]   Arb_Gnt             ;
           	                                  
82833      	wire         Arb_Rdy             ;
           	                                  
82834      	wire [1:0]   Arb_Req             ;
           	                                  
82835      	wire         Arb_Vld             ;
           	                                  
82836      	wire [1:0]   CurState            ;
           	                                  
82837      	wire         CxtRdy              ;
           	                                  
82838      	wire         CxtVld              ;
           	                                  
82839      	wire         LoopBack            ;
           	                                  
82840      	wire         LoopPld             ;
           	                                  
82841      	wire [13:0]  NullRx_RouteId      ;
           	                                  
82842      	wire [1:0]   NullRx_Status       ;
           	                                  
82843      	wire [13:0]  NullTx_RouteId      ;
           	                                  
82844      	wire [1:0]   NullTx_Status       ;
           	                                  
82845      	wire         Pwr_BusErr_Idle     ;
           	                                  
82846      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
82847      	wire         Pwr_Cxt_Idle        ;
           	                                  
82848      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
82849      	wire         Req_HdrVld          ;
           	                                  
82850      	wire [215:0] ReqTx0_Data         ;
           	                                  
82851      	wire         ReqTx0_Head         ;
           	                                  
82852      	wire         ReqTx0_Rdy          ;
           	                                  
82853      	wire         ReqTx0_Tail         ;
           	                                  
82854      	wire         ReqTx0_Vld          ;
           	                                  
82855      	wire [215:0] Rsp_Data            ;
           	                                  
82856      	wire         Rsp_Rdy             ;
           	                                  
82857      	wire         Rsp_Vld             ;
           	                                  
82858      	wire [15:0]  RspBe               ;
           	                                  
82859      	wire [145:0] RspDatum            ;
           	                                  
82860      	wire [69:0]  RspHdr              ;
           	                                  
82861      	wire         RspRdy              ;
           	                                  
82862      	wire [7:0]   RspUser             ;
           	                                  
82863      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
82864      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
82865      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
82866      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
82867      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
82868      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
82869      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
82870      	wire [215:0] RxErr_Data          ;
           	                                  
82871      	wire         RxErr_Head          ;
           	                                  
82872      	wire         RxErr_Rdy           ;
           	                                  
82873      	wire         RxErr_Tail          ;
           	                                  
82874      	wire         RxErr_Vld           ;
           	                                  
82875      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
82876      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
82877      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
82878      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
82879      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
82880      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
82881      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
82882      	assign u_298c = RxErr_Data [196:195];
           	                                     
82883      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
82884      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
82885      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
82886      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
82887      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
82888      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
82889      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
82890      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
82891      	assign u_8bb4_4 = NullRx_Status;
           	                                
82892      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
82893      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
82894      		.Gnt( Arb_Gnt )
           		               
82895      	,	.Rdy( Arb_Rdy )
           	 	               
82896      	,	.Req( Arb_Req )
           	 	               
82897      	,	.ReqArbIn( 2'b0 )
           	 	                 
82898      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82899      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82900      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82901      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82902      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82903      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82904      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82905      	,	.Sys_Pwr_Idle( )
           	 	                
82906      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82907      	,	.Vld( Arb_Vld )
           	 	               
82908      	);
           	  
82909      	assign NullTx_RouteId = u_7df2_3;
           	                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
82911      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
82912      	assign NullTx_Status = u_7df2_4;
           	                                
82913      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
82914      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
82915      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
82916      	assign RspUser = { 8'b0 };
           	                          
82917      	assign RspWord_Hdr_User = RspUser;
           	                                  
82918      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
82919      	assign RspHdr =
           	               
82920      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
82921      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
82922      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82428      module rsnoc_z_H_R_G_T2_S_U_93db7490 (
           <font color = "green">-1-</font>                                      
82429      	Clk
           <font color = "green">	==></font>
82430      ,	Clk_ClkS
           <font color = "red">-2-</font> 	        
82431      ,	Clk_En
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82445      	input         Clk           ;
           	<font color = "green">-1-</font>                             
82446      	input         Clk_ClkS      ;
           <font color = "green">	==></font>
82447      	input         Clk_En        ;
           	<font color = "red">-2-</font>                             
82448      	input         Clk_EnS       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82450      	input         Clk_RstN      ;
           	<font color = "green">-1-</font>                             
82451      	input         Clk_Tm        ;
           <font color = "green">	==></font>
82452      	input [215:0] Rx_Data       ;
           	<font color = "red">-2-</font>                             
82453      	input         Rx_Head       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82455      	input         Rx_Tail       ;
           	<font color = "green">-1-</font>                             
82456      	input         Rx_Vld        ;
           <font color = "green">	==></font>
82457      	input [27:0]  RxAddrMask    ;
           	<font color = "red">-2-</font>                             
82458      	input         RxApertureHit ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82460      	wire [30:0] u_29d3_Addr    ;
           	<font color = "green">-1-</font>                            
82461      	wire [2:0]  u_29d3_Echo    ;
           <font color = "green">	==></font>
82462      	wire [6:0]  u_29d3_Len1    ;
           	<font color = "red">-2-</font>                            
82463      	wire        u_29d3_Lock    ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82466      	wire [1:0]  u_29d3_Status  ;
           	<font color = "red">-1-</font>                            
82467      	wire [7:0]  u_29d3_User    ;
           <font color = "red">	==></font>
82468      	wire [69:0] u_51b4         ;
           <font color = "red">	==></font>
82469      	wire [1:0]  u_5389         ;
           <font color = "green">	==></font>
82470      	wire [3:0]  u_a33a         ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82474      	wire [30:0] RxAddr         ;
           	<font color = "green">-1-</font>                            
82475      	wire [26:0] RxAddrMaskT    ;
           <font color = "green">	==></font>
82476      	wire [30:0] RxDbg_Addr     ;
           	<font color = "red">-2-</font>                            
82477      	wire [2:0]  RxDbg_Echo     ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82479      	wire        RxDbg_Lock     ;
           	<font color = "green">-1-</font>                            
82480      	wire [3:0]  RxDbg_Opc      ;
           <font color = "green">	==></font>
82481      	wire [13:0] RxDbg_RouteId  ;
           	<font color = "red">-2-</font>                            
82482      	wire [1:0]  RxDbg_Status   ;
           	                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_fb80) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82484      	wire        RxErr          ;
           	<font color = "green">-1-</font>                            
82485      	wire [6:0]  RxLen1         ;
           <font color = "green">	==></font>
82486      	wire        RxLock         ;
           	<font color = "red">-2-</font>                            
82487      	wire [3:0]  RxOpc          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82501      	wire        SevErr_8       ;
           	<font color = "green">-1-</font>                            
82502      	wire        SevErr_9       ;
           <font color = "green">	==></font>
82503      	reg         dontStop       ;
           	<font color = "red">-2-</font>                            
82504      	assign u_51b4 = Rx_Data [215:146];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82506      	assign RxDbg_Status = u_29d3_Status;
           	<font color = "green">-1-</font>                                    
82507      	assign u_29d3_Addr = u_51b4 [41:11];
           <font color = "green">	==></font>
82508      	assign RxDbg_Addr = u_29d3_Addr;
           	<font color = "red">-2-</font>                                
82509      	assign u_29d3_Lock = u_51b4 [69];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82511      	assign u_29d3_Echo = u_51b4 [2:0];
           	<font color = "green">-1-</font>                                  
82512      	assign RxDbg_Echo = u_29d3_Echo;
           <font color = "green">	==></font>
82513      	assign u_29d3_Len1 = u_51b4 [48:42];
           	<font color = "red">-2-</font>                                    
82514      	assign RxDbg_Len1 = u_29d3_Len1;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82516      	assign RxDbg_User = u_29d3_User;
           	<font color = "green">-1-</font>                                
82517      	assign u_29d3_Opc = u_51b4 [54:51];
           <font color = "green">	==></font>
82518      	assign RxDbg_Opc = u_29d3_Opc;
           	<font color = "red">-2-</font>                              
82519      	assign u_29d3_RouteId = u_51b4 [68:55];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82522      	assign RxUrg = RxOpc == 4'b1001;
           	<font color = "red">-1-</font>                                
82523      	assign RxPre = RxOpc == 4'b1000;
           <font color = "red">	==></font>
82524      	assign RxLock = Rx_Data [215];
           <font color = "red">	==></font>
82525      	assign RxAbort = RxPre & ~ RxLock;
           <font color = "green">	==></font>
82526      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82530      				dontStop = 0;
           				<font color = "green">-1-</font>             
82531      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "green">				==></font>
82532      				if (!dontStop) begin
           				<font color = "red">-2-</font>  
82533      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82535      				end
           				<font color = "green">-1-</font>   
82536      			end
           <font color = "green">			==></font>
82537      	always @( posedge Clk )
           	<font color = "red">-2-</font>                       
82538      		if ( Clk == 1'b1 )
           		                  
82539      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82540      				dontStop = 0;
           				             
82541      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82542      				if (!dontStop) begin
           				                    
82543      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
82544      					$stop;
           					      
82545      				end
           				   
82546      			end
           			   
82547      	assign RxStatus = Rx_Data [196:195];
           	                                    
82548      	assign RxErr = RxStatus == 2'b01;
           	                                 
82549      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
82550      	always @( posedge Clk )
           	                       
82551      		if ( Clk == 1'b1 )
           		                  
82552      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
82553      				dontStop = 0;
           				             
82554      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82555      				if (!dontStop) begin
           				                    
82556      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
82557      					$stop;
           					      
82558      				end
           				   
82559      			end
           			   
82560      	assign RxAddr = Rx_Data [187:157];
           	                                  
82561      	assign RxAddrMaskT = RxAddrMask [26:0];
           	                                       
82562      	assign SevErr_5 =
           	                 
82563      					RxApertureHit & ( RxAddr [30:4] & RxAddrMaskT ) != 27'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
82564      		&	Rx_Head;
           		 	        
82565      	always @( posedge Clk )
           	                       
82566      		if ( Clk == 1'b1 )
           		                  
82567      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
82568      				dontStop = 0;
           				             
82569      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82570      				if (!dontStop) begin
           				                    
82571      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
82572      					$stop;
           					      
82573      				end
           				   
82574      			end
           			   
82575      	always @( posedge Clk )
           	                       
82576      		if ( Clk == 1'b1 )
           		                  
82577      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82578      				dontStop = 0;
           				             
82579      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82580      				if (!dontStop) begin
           				                    
82581      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
82582      					$stop;
           					      
82583      				end
           				   
82584      			end
           			   
82585      	always @( posedge Clk )
           	                       
82586      		if ( Clk == 1'b1 )
           		                  
82587      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82588      				dontStop = 0;
           				             
82589      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82590      				if (!dontStop) begin
           				                    
82591      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
82592      					$stop;
           					      
82593      				end
           				   
82594      			end
           			   
82595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
82596      	assign u_5389 = RxAddr [1:0];
           	                             
82597      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
82598      	always @( posedge Clk )
           	                       
82599      		if ( Clk == 1'b1 )
           		                  
82600      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
82601      				dontStop = 0;
           				             
82602      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82603      				if (!dontStop) begin
           				                    
82604      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
82605      					$stop;
           					      
82606      				end
           				   
82607      			end
           			   
82608      	assign RxLen1 = Rx_Data [194:188];
           	                                  
82609      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
82610      	always @( posedge Clk )
           	                       
82611      		if ( Clk == 1'b1 )
           		                  
82612      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
82613      				dontStop = 0;
           				             
82614      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82615      				if (!dontStop) begin
           				                    
82616      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
82617      					$stop;
           					      
82618      				end
           				   
82619      			end
           			   
82620      	assign SevErr_10 =
           	                  
82621      							( RxAddr & 31'b1111111111111111111000000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111000000000000 )
           							                                                                                                                         
82622      					&	~ ( RxWrap | RxPrivate )
           					 	                        
82623      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
82624      			&
           			 
82625      			Rx_Vld
           			      
82626      		&	Rx_Head;
           		 	        
82627      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
82628      			.Clk( Clk )
           			           
82629      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82630      		,	.Clk_En( Clk_En )
           		 	                 
82631      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82632      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82633      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82634      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82635      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82636      		,	.O( RxPrivate )
           		 	               
82637      		,	.Reset( ~ RxLock )
           		 	                  
82638      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
82639      		);
           		  
82640      	always @( posedge Clk )
           	                       
82641      		if ( Clk == 1'b1 )
           		                  
82642      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
82643      				dontStop = 0;
           				             
82644      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82645      				if (!dontStop) begin
           				                    
82646      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
82647      					$stop;
           					      
82648      				end
           				   
82649      			end
           			   
82650      	always @( posedge Clk )
           	                       
82651      		if ( Clk == 1'b1 )
           		                  
82652      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82653      				dontStop = 0;
           				             
82654      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82655      				if (!dontStop) begin
           				                    
82656      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
82657      					$stop;
           					      
82658      				end
           				   
82659      			end
           			   
82660      	assign u_a33a = RxAddr [3:0];
           	                             
82661      	assign u_b175 = u_a33a;
           	                       
82662      	assign RxPreAtomic =
           	                    
82663      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
82664      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
82665      	always @( posedge Clk )
           	                       
82666      		if ( Clk == 1'b1 )
           		                  
82667      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
82668      				dontStop = 0;
           				             
82669      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82670      				if (!dontStop) begin
           				                    
82671      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
82672      					$stop;
           					      
82673      				end
           				   
82674      			end
           			   
82675      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
82676      	always @( posedge Clk )
           	                       
82677      		if ( Clk == 1'b1 )
           		                  
82678      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
82679      				dontStop = 0;
           				             
82680      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82681      				if (!dontStop) begin
           				                    
82682      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
82683      					$stop;
           					      
82684      				end
           				   
82685      			end
           			   
82686      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
82687      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
82688      			.Clk( Clk )
           			           
82689      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82690      		,	.Clk_En( Clk_En )
           		 	                 
82691      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82692      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82693      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82694      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82695      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82696      		,	.O( RdXSeen )
           		 	             
82697      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
82698      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
82699      		);
           		  
82700      	always @( posedge Clk )
           	                       
82701      		if ( Clk == 1'b1 )
           		                  
82702      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
82703      				dontStop = 0;
           				             
82704      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82705      				if (!dontStop) begin
           				                    
82706      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
82707      					$stop;
           					      
82708      				end
           				   
82709      			end
           			   
82710      	endmodule
           	         
82711      	// synthesis translate_on
           	                         
82712      	// synopsys translate_on
           	                        
82713      
           
82714      `timescale 1ps/1ps
                             
82715      module rsnoc_z_H_R_G_T2_F_U_ad1b8756 (
                                                 
82716      	AddrMask
           	        
82717      ,	CxtRd_AddLd0
            	            
82718      ,	CxtRd_Addr4Be
            	             
82719      ,	CxtRd_Echo
            	          
82720      ,	CxtRd_Head
            	          
82721      ,	CxtRd_Len1
            	          
82722      ,	CxtRd_OpcT
            	          
82723      ,	CxtRd_RdAlign
            	             
82724      ,	CxtRd_RouteIdZ
            	              
82725      ,	CxtWr_AddLd0
            	            
82726      ,	CxtWr_Addr4Be
            	             
82727      ,	CxtWr_Echo
            	          
82728      ,	CxtWr_Head
            	          
82729      ,	CxtWr_Len1
            	          
82730      ,	CxtWr_OpcT
            	          
82731      ,	CxtWr_RdAlign
            	             
82732      ,	CxtWr_RouteIdZ
            	              
82733      ,	Debug
            	     
82734      ,	Empty
            	     
82735      ,	PathFound
            	         
82736      ,	ReqRx_Data
            	          
82737      ,	ReqRx_Head
            	          
82738      ,	ReqRx_Rdy
            	         
82739      ,	ReqRx_Tail
            	          
82740      ,	ReqRx_Vld
            	         
82741      ,	ReqTx_Data
            	          
82742      ,	ReqTx_Head
            	          
82743      ,	ReqTx_Rdy
            	         
82744      ,	ReqTx_Tail
            	          
82745      ,	ReqTx_Vld
            	         
82746      ,	RspRx_Data
            	          
82747      ,	RspRx_Head
            	          
82748      ,	RspRx_Rdy
            	         
82749      ,	RspRx_Tail
            	          
82750      ,	RspRx_Vld
            	         
82751      ,	RspTx_Data
            	          
82752      ,	RspTx_Head
            	          
82753      ,	RspTx_Rdy
            	         
82754      ,	RspTx_Tail
            	          
82755      ,	RspTx_Vld
            	         
82756      ,	SubFound
            	        
82757      ,	Sys_Clk
            	       
82758      ,	Sys_Clk_ClkS
            	            
82759      ,	Sys_Clk_En
            	          
82760      ,	Sys_Clk_EnS
            	           
82761      ,	Sys_Clk_RetRstN
            	               
82762      ,	Sys_Clk_RstN
            	            
82763      ,	Sys_Clk_Tm
            	          
82764      ,	Sys_Pwr_Idle
            	            
82765      ,	Sys_Pwr_WakeUp
            	              
82766      ,	WrCxt
            	     
82767      );
             
82768      	input  [27:0]  AddrMask        ;
           	                                
82769      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
82770      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
82771      	input  [2:0]   CxtRd_Echo      ;
           	                                
82772      	input          CxtRd_Head      ;
           	                                
82773      	input  [6:0]   CxtRd_Len1      ;
           	                                
82774      	input  [3:0]   CxtRd_OpcT      ;
           	                                
82775      	input          CxtRd_RdAlign   ;
           	                                
82776      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
82777      	output [7:0]   CxtWr_AddLd0    ;
           	                                
82778      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
82779      	output [2:0]   CxtWr_Echo      ;
           	                                
82780      	output         CxtWr_Head      ;
           	                                
82781      	output [6:0]   CxtWr_Len1      ;
           	                                
82782      	output [3:0]   CxtWr_OpcT      ;
           	                                
82783      	output         CxtWr_RdAlign   ;
           	                                
82784      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
82785      	input          Debug           ;
           	                                
82786      	input          Empty           ;
           	                                
82787      	input          PathFound       ;
           	                                
82788      	input  [215:0] ReqRx_Data      ;
           	                                
82789      	input          ReqRx_Head      ;
           	                                
82790      	output         ReqRx_Rdy       ;
           	                                
82791      	input          ReqRx_Tail      ;
           	                                
82792      	input          ReqRx_Vld       ;
           	                                
82793      	output [215:0] ReqTx_Data      ;
           	                                
82794      	output         ReqTx_Head      ;
           	                                
82795      	input          ReqTx_Rdy       ;
           	                                
82796      	output         ReqTx_Tail      ;
           	                                
82797      	output         ReqTx_Vld       ;
           	                                
82798      	input  [215:0] RspRx_Data      ;
           	                                
82799      	input          RspRx_Head      ;
           	                                
82800      	output         RspRx_Rdy       ;
           	                                
82801      	input          RspRx_Tail      ;
           	                                
82802      	input          RspRx_Vld       ;
           	                                
82803      	output [215:0] RspTx_Data      ;
           	                                
82804      	output         RspTx_Head      ;
           	                                
82805      	input          RspTx_Rdy       ;
           	                                
82806      	output         RspTx_Tail      ;
           	                                
82807      	output         RspTx_Vld       ;
           	                                
82808      	input          SubFound        ;
           	                                
82809      	input          Sys_Clk         ;
           	                                
82810      	input          Sys_Clk_ClkS    ;
           	                                
82811      	input          Sys_Clk_En      ;
           	                                
82812      	input          Sys_Clk_EnS     ;
           	                                
82813      	input          Sys_Clk_RetRstN ;
           	                                
82814      	input          Sys_Clk_RstN    ;
           	                                
82815      	input          Sys_Clk_Tm      ;
           	                                
82816      	output         Sys_Pwr_Idle    ;
           	                                
82817      	output         Sys_Pwr_WakeUp  ;
           	                                
82818      	output         WrCxt           ;
           	                                
82819      	wire [1:0]   u_298c              ;
           	                                  
82820      	wire [15:0]  u_4c36              ;
           	                                  
82821      	wire         u_6_IDLE_WAIT       ;
           	                                  
82822      	wire         u_6_RSP_IDLE        ;
           	                                  
82823      	wire         u_6_WAIT_RSP        ;
           	                                  
82824      	wire [13:0]  u_7df2_3            ;
           	                                  
82825      	wire [1:0]   u_7df2_4            ;
           	                                  
82826      	wire [13:0]  u_8bb4_3            ;
           	                                  
82827      	wire [1:0]   u_8bb4_4            ;
           	                                  
82828      	wire         u_9d54              ;
           	                                  
82829      	wire [15:0]  u_ab1f              ;
           	                                  
82830      	wire [1:0]   u_b9ec              ;
           	                                  
82831      	wire [1:0]   u_bdb6              ;
           	                                  
82832      	wire [1:0]   Arb_Gnt             ;
           	                                  
82833      	wire         Arb_Rdy             ;
           	                                  
82834      	wire [1:0]   Arb_Req             ;
           	                                  
82835      	wire         Arb_Vld             ;
           	                                  
82836      	wire [1:0]   CurState            ;
           	                                  
82837      	wire         CxtRdy              ;
           	                                  
82838      	wire         CxtVld              ;
           	                                  
82839      	wire         LoopBack            ;
           	                                  
82840      	wire         LoopPld             ;
           	                                  
82841      	wire [13:0]  NullRx_RouteId      ;
           	                                  
82842      	wire [1:0]   NullRx_Status       ;
           	                                  
82843      	wire [13:0]  NullTx_RouteId      ;
           	                                  
82844      	wire [1:0]   NullTx_Status       ;
           	                                  
82845      	wire         Pwr_BusErr_Idle     ;
           	                                  
82846      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
82847      	wire         Pwr_Cxt_Idle        ;
           	                                  
82848      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
82849      	wire         Req_HdrVld          ;
           	                                  
82850      	wire [215:0] ReqTx0_Data         ;
           	                                  
82851      	wire         ReqTx0_Head         ;
           	                                  
82852      	wire         ReqTx0_Rdy          ;
           	                                  
82853      	wire         ReqTx0_Tail         ;
           	                                  
82854      	wire         ReqTx0_Vld          ;
           	                                  
82855      	wire [215:0] Rsp_Data            ;
           	                                  
82856      	wire         Rsp_Rdy             ;
           	                                  
82857      	wire         Rsp_Vld             ;
           	                                  
82858      	wire [15:0]  RspBe               ;
           	                                  
82859      	wire [145:0] RspDatum            ;
           	                                  
82860      	wire [69:0]  RspHdr              ;
           	                                  
82861      	wire         RspRdy              ;
           	                                  
82862      	wire [7:0]   RspUser             ;
           	                                  
82863      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
82864      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
82865      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
82866      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
82867      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
82868      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
82869      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
82870      	wire [215:0] RxErr_Data          ;
           	                                  
82871      	wire         RxErr_Head          ;
           	                                  
82872      	wire         RxErr_Rdy           ;
           	                                  
82873      	wire         RxErr_Tail          ;
           	                                  
82874      	wire         RxErr_Vld           ;
           	                                  
82875      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
82876      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
82877      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
82878      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
82879      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
82880      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
82881      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
82882      	assign u_298c = RxErr_Data [196:195];
           	                                     
82883      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
82884      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
82885      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
82886      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
82887      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
82888      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
82889      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
82890      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
82891      	assign u_8bb4_4 = NullRx_Status;
           	                                
82892      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
82893      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
82894      		.Gnt( Arb_Gnt )
           		               
82895      	,	.Rdy( Arb_Rdy )
           	 	               
82896      	,	.Req( Arb_Req )
           	 	               
82897      	,	.ReqArbIn( 2'b0 )
           	 	                 
82898      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82899      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82900      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82901      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82902      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82903      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82904      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82905      	,	.Sys_Pwr_Idle( )
           	 	                
82906      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82907      	,	.Vld( Arb_Vld )
           	 	               
82908      	);
           	  
82909      	assign NullTx_RouteId = u_7df2_3;
           	                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
82911      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
82912      	assign NullTx_Status = u_7df2_4;
           	                                
82913      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
82914      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
82915      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
82916      	assign RspUser = { 8'b0 };
           	                          
82917      	assign RspWord_Hdr_User = RspUser;
           	                                  
82918      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
82919      	assign RspHdr =
           	               
82920      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
82921      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
82922      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82540      				dontStop = 0;
           				<font color = "green">-1-</font>             
82541      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "green">				==></font>
82542      				if (!dontStop) begin
           				<font color = "red">-2-</font>  
82543      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82557      					$stop;
           					<font color = "green">-1-</font>      
82558      				end
           <font color = "green">				==></font>
82559      			end
           			<font color = "red">-2-</font>   
82560      	assign RxAddr = Rx_Data [187:157];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82562      	assign SevErr_5 =
           	<font color = "green">-1-</font>                 
82563      					RxApertureHit & ( RxAddr [30:4] & RxAddrMaskT ) != 27'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           <font color = "green">					==></font>
82564      		&	Rx_Head;
           		<font color = "red">-2-</font> 	        
82565      	always @( posedge Clk )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82567      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			<font color = "green">-1-</font>  
82568      				dontStop = 0;
           <font color = "green">				==></font>
82569      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "red">-2-</font>  
82570      				if (!dontStop) begin
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82572      					$stop;
           					<font color = "green">-1-</font>      
82573      				end
           <font color = "green">				==></font>
82574      			end
           			<font color = "red">-2-</font>   
82575      	always @( posedge Clk )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82578      				dontStop = 0;
           				<font color = "red">-1-</font>             
82579      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
82580      				if (!dontStop) begin
           <font color = "red">				==></font>
82581      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           <font color = "green">					==></font>
82582      					$stop;
           <font color = "red">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82586      		if ( Clk == 1'b1 )
           		<font color = "green">-1-</font>  
82587      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
82588      				dontStop = 0;
           				<font color = "red">-2-</font>             
82589      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82591      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					<font color = "green">-1-</font>                                                                                                                
82592      					$stop;
           <font color = "green">					==></font>
82593      				end
           				<font color = "red">-2-</font>   
82594      			end
           			   
82595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
82596      	assign u_5389 = RxAddr [1:0];
           	                             
82597      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
82598      	always @( posedge Clk )
           	                       
82599      		if ( Clk == 1'b1 )
           		                  
82600      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
82601      				dontStop = 0;
           				             
82602      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82603      				if (!dontStop) begin
           				                    
82604      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
82605      					$stop;
           					      
82606      				end
           				   
82607      			end
           			   
82608      	assign RxLen1 = Rx_Data [194:188];
           	                                  
82609      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
82610      	always @( posedge Clk )
           	                       
82611      		if ( Clk == 1'b1 )
           		                  
82612      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
82613      				dontStop = 0;
           				             
82614      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82615      				if (!dontStop) begin
           				                    
82616      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
82617      					$stop;
           					      
82618      				end
           				   
82619      			end
           			   
82620      	assign SevErr_10 =
           	                  
82621      							( RxAddr & 31'b1111111111111111111000000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111000000000000 )
           							                                                                                                                         
82622      					&	~ ( RxWrap | RxPrivate )
           					 	                        
82623      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
82624      			&
           			 
82625      			Rx_Vld
           			      
82626      		&	Rx_Head;
           		 	        
82627      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
82628      			.Clk( Clk )
           			           
82629      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82630      		,	.Clk_En( Clk_En )
           		 	                 
82631      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82632      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82633      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82634      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82635      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82636      		,	.O( RxPrivate )
           		 	               
82637      		,	.Reset( ~ RxLock )
           		 	                  
82638      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
82639      		);
           		  
82640      	always @( posedge Clk )
           	                       
82641      		if ( Clk == 1'b1 )
           		                  
82642      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
82643      				dontStop = 0;
           				             
82644      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82645      				if (!dontStop) begin
           				                    
82646      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
82647      					$stop;
           					      
82648      				end
           				   
82649      			end
           			   
82650      	always @( posedge Clk )
           	                       
82651      		if ( Clk == 1'b1 )
           		                  
82652      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82653      				dontStop = 0;
           				             
82654      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82655      				if (!dontStop) begin
           				                    
82656      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
82657      					$stop;
           					      
82658      				end
           				   
82659      			end
           			   
82660      	assign u_a33a = RxAddr [3:0];
           	                             
82661      	assign u_b175 = u_a33a;
           	                       
82662      	assign RxPreAtomic =
           	                    
82663      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
82664      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
82665      	always @( posedge Clk )
           	                       
82666      		if ( Clk == 1'b1 )
           		                  
82667      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
82668      				dontStop = 0;
           				             
82669      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82670      				if (!dontStop) begin
           				                    
82671      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
82672      					$stop;
           					      
82673      				end
           				   
82674      			end
           			   
82675      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
82676      	always @( posedge Clk )
           	                       
82677      		if ( Clk == 1'b1 )
           		                  
82678      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
82679      				dontStop = 0;
           				             
82680      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82681      				if (!dontStop) begin
           				                    
82682      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
82683      					$stop;
           					      
82684      				end
           				   
82685      			end
           			   
82686      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
82687      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
82688      			.Clk( Clk )
           			           
82689      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82690      		,	.Clk_En( Clk_En )
           		 	                 
82691      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82692      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82693      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82694      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82695      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82696      		,	.O( RdXSeen )
           		 	             
82697      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
82698      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
82699      		);
           		  
82700      	always @( posedge Clk )
           	                       
82701      		if ( Clk == 1'b1 )
           		                  
82702      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
82703      				dontStop = 0;
           				             
82704      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82705      				if (!dontStop) begin
           				                    
82706      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
82707      					$stop;
           					      
82708      				end
           				   
82709      			end
           			   
82710      	endmodule
           	         
82711      	// synthesis translate_on
           	                         
82712      	// synopsys translate_on
           	                        
82713      
           
82714      `timescale 1ps/1ps
                             
82715      module rsnoc_z_H_R_G_T2_F_U_ad1b8756 (
                                                 
82716      	AddrMask
           	        
82717      ,	CxtRd_AddLd0
            	            
82718      ,	CxtRd_Addr4Be
            	             
82719      ,	CxtRd_Echo
            	          
82720      ,	CxtRd_Head
            	          
82721      ,	CxtRd_Len1
            	          
82722      ,	CxtRd_OpcT
            	          
82723      ,	CxtRd_RdAlign
            	             
82724      ,	CxtRd_RouteIdZ
            	              
82725      ,	CxtWr_AddLd0
            	            
82726      ,	CxtWr_Addr4Be
            	             
82727      ,	CxtWr_Echo
            	          
82728      ,	CxtWr_Head
            	          
82729      ,	CxtWr_Len1
            	          
82730      ,	CxtWr_OpcT
            	          
82731      ,	CxtWr_RdAlign
            	             
82732      ,	CxtWr_RouteIdZ
            	              
82733      ,	Debug
            	     
82734      ,	Empty
            	     
82735      ,	PathFound
            	         
82736      ,	ReqRx_Data
            	          
82737      ,	ReqRx_Head
            	          
82738      ,	ReqRx_Rdy
            	         
82739      ,	ReqRx_Tail
            	          
82740      ,	ReqRx_Vld
            	         
82741      ,	ReqTx_Data
            	          
82742      ,	ReqTx_Head
            	          
82743      ,	ReqTx_Rdy
            	         
82744      ,	ReqTx_Tail
            	          
82745      ,	ReqTx_Vld
            	         
82746      ,	RspRx_Data
            	          
82747      ,	RspRx_Head
            	          
82748      ,	RspRx_Rdy
            	         
82749      ,	RspRx_Tail
            	          
82750      ,	RspRx_Vld
            	         
82751      ,	RspTx_Data
            	          
82752      ,	RspTx_Head
            	          
82753      ,	RspTx_Rdy
            	         
82754      ,	RspTx_Tail
            	          
82755      ,	RspTx_Vld
            	         
82756      ,	SubFound
            	        
82757      ,	Sys_Clk
            	       
82758      ,	Sys_Clk_ClkS
            	            
82759      ,	Sys_Clk_En
            	          
82760      ,	Sys_Clk_EnS
            	           
82761      ,	Sys_Clk_RetRstN
            	               
82762      ,	Sys_Clk_RstN
            	            
82763      ,	Sys_Clk_Tm
            	          
82764      ,	Sys_Pwr_Idle
            	            
82765      ,	Sys_Pwr_WakeUp
            	              
82766      ,	WrCxt
            	     
82767      );
             
82768      	input  [27:0]  AddrMask        ;
           	                                
82769      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
82770      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
82771      	input  [2:0]   CxtRd_Echo      ;
           	                                
82772      	input          CxtRd_Head      ;
           	                                
82773      	input  [6:0]   CxtRd_Len1      ;
           	                                
82774      	input  [3:0]   CxtRd_OpcT      ;
           	                                
82775      	input          CxtRd_RdAlign   ;
           	                                
82776      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
82777      	output [7:0]   CxtWr_AddLd0    ;
           	                                
82778      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
82779      	output [2:0]   CxtWr_Echo      ;
           	                                
82780      	output         CxtWr_Head      ;
           	                                
82781      	output [6:0]   CxtWr_Len1      ;
           	                                
82782      	output [3:0]   CxtWr_OpcT      ;
           	                                
82783      	output         CxtWr_RdAlign   ;
           	                                
82784      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
82785      	input          Debug           ;
           	                                
82786      	input          Empty           ;
           	                                
82787      	input          PathFound       ;
           	                                
82788      	input  [215:0] ReqRx_Data      ;
           	                                
82789      	input          ReqRx_Head      ;
           	                                
82790      	output         ReqRx_Rdy       ;
           	                                
82791      	input          ReqRx_Tail      ;
           	                                
82792      	input          ReqRx_Vld       ;
           	                                
82793      	output [215:0] ReqTx_Data      ;
           	                                
82794      	output         ReqTx_Head      ;
           	                                
82795      	input          ReqTx_Rdy       ;
           	                                
82796      	output         ReqTx_Tail      ;
           	                                
82797      	output         ReqTx_Vld       ;
           	                                
82798      	input  [215:0] RspRx_Data      ;
           	                                
82799      	input          RspRx_Head      ;
           	                                
82800      	output         RspRx_Rdy       ;
           	                                
82801      	input          RspRx_Tail      ;
           	                                
82802      	input          RspRx_Vld       ;
           	                                
82803      	output [215:0] RspTx_Data      ;
           	                                
82804      	output         RspTx_Head      ;
           	                                
82805      	input          RspTx_Rdy       ;
           	                                
82806      	output         RspTx_Tail      ;
           	                                
82807      	output         RspTx_Vld       ;
           	                                
82808      	input          SubFound        ;
           	                                
82809      	input          Sys_Clk         ;
           	                                
82810      	input          Sys_Clk_ClkS    ;
           	                                
82811      	input          Sys_Clk_En      ;
           	                                
82812      	input          Sys_Clk_EnS     ;
           	                                
82813      	input          Sys_Clk_RetRstN ;
           	                                
82814      	input          Sys_Clk_RstN    ;
           	                                
82815      	input          Sys_Clk_Tm      ;
           	                                
82816      	output         Sys_Pwr_Idle    ;
           	                                
82817      	output         Sys_Pwr_WakeUp  ;
           	                                
82818      	output         WrCxt           ;
           	                                
82819      	wire [1:0]   u_298c              ;
           	                                  
82820      	wire [15:0]  u_4c36              ;
           	                                  
82821      	wire         u_6_IDLE_WAIT       ;
           	                                  
82822      	wire         u_6_RSP_IDLE        ;
           	                                  
82823      	wire         u_6_WAIT_RSP        ;
           	                                  
82824      	wire [13:0]  u_7df2_3            ;
           	                                  
82825      	wire [1:0]   u_7df2_4            ;
           	                                  
82826      	wire [13:0]  u_8bb4_3            ;
           	                                  
82827      	wire [1:0]   u_8bb4_4            ;
           	                                  
82828      	wire         u_9d54              ;
           	                                  
82829      	wire [15:0]  u_ab1f              ;
           	                                  
82830      	wire [1:0]   u_b9ec              ;
           	                                  
82831      	wire [1:0]   u_bdb6              ;
           	                                  
82832      	wire [1:0]   Arb_Gnt             ;
           	                                  
82833      	wire         Arb_Rdy             ;
           	                                  
82834      	wire [1:0]   Arb_Req             ;
           	                                  
82835      	wire         Arb_Vld             ;
           	                                  
82836      	wire [1:0]   CurState            ;
           	                                  
82837      	wire         CxtRdy              ;
           	                                  
82838      	wire         CxtVld              ;
           	                                  
82839      	wire         LoopBack            ;
           	                                  
82840      	wire         LoopPld             ;
           	                                  
82841      	wire [13:0]  NullRx_RouteId      ;
           	                                  
82842      	wire [1:0]   NullRx_Status       ;
           	                                  
82843      	wire [13:0]  NullTx_RouteId      ;
           	                                  
82844      	wire [1:0]   NullTx_Status       ;
           	                                  
82845      	wire         Pwr_BusErr_Idle     ;
           	                                  
82846      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
82847      	wire         Pwr_Cxt_Idle        ;
           	                                  
82848      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
82849      	wire         Req_HdrVld          ;
           	                                  
82850      	wire [215:0] ReqTx0_Data         ;
           	                                  
82851      	wire         ReqTx0_Head         ;
           	                                  
82852      	wire         ReqTx0_Rdy          ;
           	                                  
82853      	wire         ReqTx0_Tail         ;
           	                                  
82854      	wire         ReqTx0_Vld          ;
           	                                  
82855      	wire [215:0] Rsp_Data            ;
           	                                  
82856      	wire         Rsp_Rdy             ;
           	                                  
82857      	wire         Rsp_Vld             ;
           	                                  
82858      	wire [15:0]  RspBe               ;
           	                                  
82859      	wire [145:0] RspDatum            ;
           	                                  
82860      	wire [69:0]  RspHdr              ;
           	                                  
82861      	wire         RspRdy              ;
           	                                  
82862      	wire [7:0]   RspUser             ;
           	                                  
82863      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
82864      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
82865      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
82866      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
82867      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
82868      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
82869      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
82870      	wire [215:0] RxErr_Data          ;
           	                                  
82871      	wire         RxErr_Head          ;
           	                                  
82872      	wire         RxErr_Rdy           ;
           	                                  
82873      	wire         RxErr_Tail          ;
           	                                  
82874      	wire         RxErr_Vld           ;
           	                                  
82875      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
82876      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
82877      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
82878      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
82879      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
82880      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
82881      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
82882      	assign u_298c = RxErr_Data [196:195];
           	                                     
82883      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
82884      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
82885      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
82886      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
82887      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
82888      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
82889      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
82890      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
82891      	assign u_8bb4_4 = NullRx_Status;
           	                                
82892      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
82893      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
82894      		.Gnt( Arb_Gnt )
           		               
82895      	,	.Rdy( Arb_Rdy )
           	 	               
82896      	,	.Req( Arb_Req )
           	 	               
82897      	,	.ReqArbIn( 2'b0 )
           	 	                 
82898      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82899      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82900      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82901      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82902      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82903      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82904      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82905      	,	.Sys_Pwr_Idle( )
           	 	                
82906      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82907      	,	.Vld( Arb_Vld )
           	 	               
82908      	);
           	  
82909      	assign NullTx_RouteId = u_7df2_3;
           	                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
82911      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
82912      	assign NullTx_Status = u_7df2_4;
           	                                
82913      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
82914      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
82915      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
82916      	assign RspUser = { 8'b0 };
           	                          
82917      	assign RspWord_Hdr_User = RspUser;
           	                                  
82918      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
82919      	assign RspHdr =
           	               
82920      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
82921      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
82922      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82596      	assign u_5389 = RxAddr [1:0];
           	<font color = "green">-1-</font>                             
82597      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           <font color = "green">	==></font>
82598      	always @( posedge Clk )
           	<font color = "red">-2-</font>                       
82599      		if ( Clk == 1'b1 )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82613      				dontStop = 0;
           				<font color = "green">-1-</font>             
82614      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "green">				==></font>
82615      				if (!dontStop) begin
           				<font color = "red">-2-</font>  
82616      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82618      				end
           				<font color = "green">-1-</font>   
82619      			end
           <font color = "green">			==></font>
82620      	assign SevErr_10 =
           	<font color = "red">-2-</font>                  
82621      							( RxAddr & 31'b1111111111111111111000000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111000000000000 )
           <font color = "red">							==></font>
           							MISSING_ELSE
           <font color = "green">							==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82623      				&	~ ( RxErr | RxUrg | RxPre )
           				<font color = "green">-1-</font> 	                           
82624      			&
           <font color = "green">			==></font>
82625      			Rx_Vld
           			<font color = "red">-2-</font>      
82626      		&	Rx_Head;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82628      			.Clk( Clk )
           			<font color = "green">-1-</font>           
82629      		,	.Clk_ClkS( Clk_ClkS )
           <font color = "green">		==></font>
82630      		,	.Clk_En( Clk_En )
           		<font color = "red">-2-</font> 	                 
82631      		,	.Clk_EnS( Clk_EnS )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82634      		,	.Clk_Tm( Clk_Tm )
           		<font color = "red">-1-</font> 	                 
82635      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           <font color = "red">		==></font>
82636      		,	.O( RxPrivate )
           <font color = "red">		==></font>
82637      		,	.Reset( ~ RxLock )
           <font color = "green">		==></font>
82638      		,	.Set( RxPre & ( | RxLen1 ) )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82642      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			<font color = "green">-1-</font>  
82643      				dontStop = 0;
           <font color = "green">				==></font>
82644      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "red">-2-</font>  
82645      				if (!dontStop) begin
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82647      					$stop;
           					<font color = "green">-1-</font>      
82648      				end
           <font color = "green">				==></font>
82649      			end
           			<font color = "red">-2-</font>   
82650      	always @( posedge Clk )
           	                       
82651      		if ( Clk == 1'b1 )
           		                  
82652      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
82653      				dontStop = 0;
           				             
82654      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82655      				if (!dontStop) begin
           				                    
82656      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
82657      					$stop;
           					      
82658      				end
           				   
82659      			end
           			   
82660      	assign u_a33a = RxAddr [3:0];
           	                             
82661      	assign u_b175 = u_a33a;
           	                       
82662      	assign RxPreAtomic =
           	                    
82663      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
82664      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
82665      	always @( posedge Clk )
           	                       
82666      		if ( Clk == 1'b1 )
           		                  
82667      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
82668      				dontStop = 0;
           				             
82669      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82670      				if (!dontStop) begin
           				                    
82671      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
82672      					$stop;
           					      
82673      				end
           				   
82674      			end
           			   
82675      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
82676      	always @( posedge Clk )
           	                       
82677      		if ( Clk == 1'b1 )
           		                  
82678      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
82679      				dontStop = 0;
           				             
82680      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82681      				if (!dontStop) begin
           				                    
82682      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
82683      					$stop;
           					      
82684      				end
           				   
82685      			end
           			   
82686      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
82687      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
82688      			.Clk( Clk )
           			           
82689      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
82690      		,	.Clk_En( Clk_En )
           		 	                 
82691      		,	.Clk_EnS( Clk_EnS )
           		 	                   
82692      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
82693      		,	.Clk_RstN( Clk_RstN )
           		 	                     
82694      		,	.Clk_Tm( Clk_Tm )
           		 	                 
82695      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
82696      		,	.O( RdXSeen )
           		 	             
82697      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
82698      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
82699      		);
           		  
82700      	always @( posedge Clk )
           	                       
82701      		if ( Clk == 1'b1 )
           		                  
82702      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
82703      				dontStop = 0;
           				             
82704      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
82705      				if (!dontStop) begin
           				                    
82706      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
82707      					$stop;
           					      
82708      				end
           				   
82709      			end
           			   
82710      	endmodule
           	         
82711      	// synthesis translate_on
           	                         
82712      	// synopsys translate_on
           	                        
82713      
           
82714      `timescale 1ps/1ps
                             
82715      module rsnoc_z_H_R_G_T2_F_U_ad1b8756 (
                                                 
82716      	AddrMask
           	        
82717      ,	CxtRd_AddLd0
            	            
82718      ,	CxtRd_Addr4Be
            	             
82719      ,	CxtRd_Echo
            	          
82720      ,	CxtRd_Head
            	          
82721      ,	CxtRd_Len1
            	          
82722      ,	CxtRd_OpcT
            	          
82723      ,	CxtRd_RdAlign
            	             
82724      ,	CxtRd_RouteIdZ
            	              
82725      ,	CxtWr_AddLd0
            	            
82726      ,	CxtWr_Addr4Be
            	             
82727      ,	CxtWr_Echo
            	          
82728      ,	CxtWr_Head
            	          
82729      ,	CxtWr_Len1
            	          
82730      ,	CxtWr_OpcT
            	          
82731      ,	CxtWr_RdAlign
            	             
82732      ,	CxtWr_RouteIdZ
            	              
82733      ,	Debug
            	     
82734      ,	Empty
            	     
82735      ,	PathFound
            	         
82736      ,	ReqRx_Data
            	          
82737      ,	ReqRx_Head
            	          
82738      ,	ReqRx_Rdy
            	         
82739      ,	ReqRx_Tail
            	          
82740      ,	ReqRx_Vld
            	         
82741      ,	ReqTx_Data
            	          
82742      ,	ReqTx_Head
            	          
82743      ,	ReqTx_Rdy
            	         
82744      ,	ReqTx_Tail
            	          
82745      ,	ReqTx_Vld
            	         
82746      ,	RspRx_Data
            	          
82747      ,	RspRx_Head
            	          
82748      ,	RspRx_Rdy
            	         
82749      ,	RspRx_Tail
            	          
82750      ,	RspRx_Vld
            	         
82751      ,	RspTx_Data
            	          
82752      ,	RspTx_Head
            	          
82753      ,	RspTx_Rdy
            	         
82754      ,	RspTx_Tail
            	          
82755      ,	RspTx_Vld
            	         
82756      ,	SubFound
            	        
82757      ,	Sys_Clk
            	       
82758      ,	Sys_Clk_ClkS
            	            
82759      ,	Sys_Clk_En
            	          
82760      ,	Sys_Clk_EnS
            	           
82761      ,	Sys_Clk_RetRstN
            	               
82762      ,	Sys_Clk_RstN
            	            
82763      ,	Sys_Clk_Tm
            	          
82764      ,	Sys_Pwr_Idle
            	            
82765      ,	Sys_Pwr_WakeUp
            	              
82766      ,	WrCxt
            	     
82767      );
             
82768      	input  [27:0]  AddrMask        ;
           	                                
82769      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
82770      	input  [3:0]   CxtRd_Addr4Be   ;
           	                                
82771      	input  [2:0]   CxtRd_Echo      ;
           	                                
82772      	input          CxtRd_Head      ;
           	                                
82773      	input  [6:0]   CxtRd_Len1      ;
           	                                
82774      	input  [3:0]   CxtRd_OpcT      ;
           	                                
82775      	input          CxtRd_RdAlign   ;
           	                                
82776      	input  [4:0]   CxtRd_RouteIdZ  ;
           	                                
82777      	output [7:0]   CxtWr_AddLd0    ;
           	                                
82778      	output [3:0]   CxtWr_Addr4Be   ;
           	                                
82779      	output [2:0]   CxtWr_Echo      ;
           	                                
82780      	output         CxtWr_Head      ;
           	                                
82781      	output [6:0]   CxtWr_Len1      ;
           	                                
82782      	output [3:0]   CxtWr_OpcT      ;
           	                                
82783      	output         CxtWr_RdAlign   ;
           	                                
82784      	output [4:0]   CxtWr_RouteIdZ  ;
           	                                
82785      	input          Debug           ;
           	                                
82786      	input          Empty           ;
           	                                
82787      	input          PathFound       ;
           	                                
82788      	input  [215:0] ReqRx_Data      ;
           	                                
82789      	input          ReqRx_Head      ;
           	                                
82790      	output         ReqRx_Rdy       ;
           	                                
82791      	input          ReqRx_Tail      ;
           	                                
82792      	input          ReqRx_Vld       ;
           	                                
82793      	output [215:0] ReqTx_Data      ;
           	                                
82794      	output         ReqTx_Head      ;
           	                                
82795      	input          ReqTx_Rdy       ;
           	                                
82796      	output         ReqTx_Tail      ;
           	                                
82797      	output         ReqTx_Vld       ;
           	                                
82798      	input  [215:0] RspRx_Data      ;
           	                                
82799      	input          RspRx_Head      ;
           	                                
82800      	output         RspRx_Rdy       ;
           	                                
82801      	input          RspRx_Tail      ;
           	                                
82802      	input          RspRx_Vld       ;
           	                                
82803      	output [215:0] RspTx_Data      ;
           	                                
82804      	output         RspTx_Head      ;
           	                                
82805      	input          RspTx_Rdy       ;
           	                                
82806      	output         RspTx_Tail      ;
           	                                
82807      	output         RspTx_Vld       ;
           	                                
82808      	input          SubFound        ;
           	                                
82809      	input          Sys_Clk         ;
           	                                
82810      	input          Sys_Clk_ClkS    ;
           	                                
82811      	input          Sys_Clk_En      ;
           	                                
82812      	input          Sys_Clk_EnS     ;
           	                                
82813      	input          Sys_Clk_RetRstN ;
           	                                
82814      	input          Sys_Clk_RstN    ;
           	                                
82815      	input          Sys_Clk_Tm      ;
           	                                
82816      	output         Sys_Pwr_Idle    ;
           	                                
82817      	output         Sys_Pwr_WakeUp  ;
           	                                
82818      	output         WrCxt           ;
           	                                
82819      	wire [1:0]   u_298c              ;
           	                                  
82820      	wire [15:0]  u_4c36              ;
           	                                  
82821      	wire         u_6_IDLE_WAIT       ;
           	                                  
82822      	wire         u_6_RSP_IDLE        ;
           	                                  
82823      	wire         u_6_WAIT_RSP        ;
           	                                  
82824      	wire [13:0]  u_7df2_3            ;
           	                                  
82825      	wire [1:0]   u_7df2_4            ;
           	                                  
82826      	wire [13:0]  u_8bb4_3            ;
           	                                  
82827      	wire [1:0]   u_8bb4_4            ;
           	                                  
82828      	wire         u_9d54              ;
           	                                  
82829      	wire [15:0]  u_ab1f              ;
           	                                  
82830      	wire [1:0]   u_b9ec              ;
           	                                  
82831      	wire [1:0]   u_bdb6              ;
           	                                  
82832      	wire [1:0]   Arb_Gnt             ;
           	                                  
82833      	wire         Arb_Rdy             ;
           	                                  
82834      	wire [1:0]   Arb_Req             ;
           	                                  
82835      	wire         Arb_Vld             ;
           	                                  
82836      	wire [1:0]   CurState            ;
           	                                  
82837      	wire         CxtRdy              ;
           	                                  
82838      	wire         CxtVld              ;
           	                                  
82839      	wire         LoopBack            ;
           	                                  
82840      	wire         LoopPld             ;
           	                                  
82841      	wire [13:0]  NullRx_RouteId      ;
           	                                  
82842      	wire [1:0]   NullRx_Status       ;
           	                                  
82843      	wire [13:0]  NullTx_RouteId      ;
           	                                  
82844      	wire [1:0]   NullTx_Status       ;
           	                                  
82845      	wire         Pwr_BusErr_Idle     ;
           	                                  
82846      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
82847      	wire         Pwr_Cxt_Idle        ;
           	                                  
82848      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
82849      	wire         Req_HdrVld          ;
           	                                  
82850      	wire [215:0] ReqTx0_Data         ;
           	                                  
82851      	wire         ReqTx0_Head         ;
           	                                  
82852      	wire         ReqTx0_Rdy          ;
           	                                  
82853      	wire         ReqTx0_Tail         ;
           	                                  
82854      	wire         ReqTx0_Vld          ;
           	                                  
82855      	wire [215:0] Rsp_Data            ;
           	                                  
82856      	wire         Rsp_Rdy             ;
           	                                  
82857      	wire         Rsp_Vld             ;
           	                                  
82858      	wire [15:0]  RspBe               ;
           	                                  
82859      	wire [145:0] RspDatum            ;
           	                                  
82860      	wire [69:0]  RspHdr              ;
           	                                  
82861      	wire         RspRdy              ;
           	                                  
82862      	wire [7:0]   RspUser             ;
           	                                  
82863      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
82864      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
82865      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
82866      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
82867      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
82868      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
82869      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
82870      	wire [215:0] RxErr_Data          ;
           	                                  
82871      	wire         RxErr_Head          ;
           	                                  
82872      	wire         RxErr_Rdy           ;
           	                                  
82873      	wire         RxErr_Tail          ;
           	                                  
82874      	wire         RxErr_Vld           ;
           	                                  
82875      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
82876      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
82877      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
82878      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
82879      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
82880      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
82881      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
82882      	assign u_298c = RxErr_Data [196:195];
           	                                     
82883      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           	                                                    
82884      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
82885      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
82886      	assign RxWord_Hdr_RouteId = RxErr_Data [214:201];
           	                                                 
82887      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
82888      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
82889      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	                                                
82890      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
82891      	assign u_8bb4_4 = NullRx_Status;
           	                                
82892      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
82893      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
82894      		.Gnt( Arb_Gnt )
           		               
82895      	,	.Rdy( Arb_Rdy )
           	 	               
82896      	,	.Req( Arb_Req )
           	 	               
82897      	,	.ReqArbIn( 2'b0 )
           	 	                 
82898      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82899      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82900      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82901      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82902      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82903      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82904      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82905      	,	.Sys_Pwr_Idle( )
           	 	                
82906      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82907      	,	.Vld( Arb_Vld )
           	 	               
82908      	);
           	  
82909      	assign NullTx_RouteId = u_7df2_3;
           	                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
82911      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
82912      	assign NullTx_Status = u_7df2_4;
           	                                
82913      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
82914      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
82915      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
82916      	assign RspUser = { 8'b0 };
           	                          
82917      	assign RspWord_Hdr_User = RspUser;
           	                                  
82918      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
82919      	assign RspHdr =
           	               
82920      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
82921      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
82922      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82652      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			<font color = "green">-1-</font>  
82653      				dontStop = 0;
           <font color = "green">				==></font>
82654      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "red">-2-</font>  
82655      				if (!dontStop) begin
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82669      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
82670      				if (!dontStop) begin
           <font color = "green">				==></font>
82671      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					<font color = "red">-2-</font>                                                                                                                           
82672      					$stop;
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82674      			end
           			<font color = "green">-1-</font>   
82675      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           <font color = "green">	==></font>
82676      	always @( posedge Clk )
           	<font color = "red">-2-</font>                       
82677      		if ( Clk == 1'b1 )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82679      				dontStop = 0;
           				<font color = "green">-1-</font>             
82680      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "green">				==></font>
82681      				if (!dontStop) begin
           				<font color = "red">-2-</font>  
82682      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82684      				end
           				<font color = "green">-1-</font>   
82685      			end
           <font color = "green">			==></font>
82686      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	<font color = "red">-2-</font>                                                     
82687      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82690      		,	.Clk_En( Clk_En )
           		<font color = "red">-1-</font> 	                 
82691      		,	.Clk_EnS( Clk_EnS )
           <font color = "red">		==></font>
82692      		,	.Clk_RetRstN( Clk_RetRstN )
           <font color = "red">		==></font>
82693      		,	.Clk_RstN( Clk_RstN )
           <font color = "green">		==></font>
82694      		,	.Clk_Tm( Clk_Tm )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82698      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		<font color = "green">-1-</font> 	                                  
82699      		);
           <font color = "green">		==></font>
82700      	always @( posedge Clk )
           	<font color = "red">-2-</font>                       
82701      		if ( Clk == 1'b1 )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82703      				dontStop = 0;
           				<font color = "green">-1-</font>             
82704      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "green">				==></font>
82705      				if (!dontStop) begin
           				<font color = "red">-2-</font>  
82706      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_4074) ? ...;  
           </font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82708      				end
           				<font color = "green">-1-</font>   
82709      			end
           <font color = "green">			==></font>
82710      	endmodule
           	<font color = "red">-2-</font>         
82711      	// synthesis translate_on
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82725      ,	CxtWr_AddLd0
           <font color = "green">-1-</font> 	            
82726      ,	CxtWr_Addr4Be
           <font color = "green">==></font>
82727      ,	CxtWr_Echo
           <font color = "red">-2-</font> 	          
82728      ,	CxtWr_Head
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82730      ,	CxtWr_OpcT
           <font color = "green">-1-</font> 	          
82731      ,	CxtWr_RdAlign
           <font color = "green">==></font>
82732      ,	CxtWr_RouteIdZ
           <font color = "red">-2-</font> 	              
82733      ,	Debug
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82769      	input  [7:0]   CxtRd_AddLd0    ;
           	<font color = "red">-1-</font>                                
82770      	input  [3:0]   CxtRd_Addr4Be   ;
           <font color = "green">	==></font>
82771      	input  [2:0]   CxtRd_Echo      ;
           <font color = "red">	==></font>
82772      	input          CxtRd_Head      ;
           <font color = "red">	==></font>
82773      	input  [6:0]   CxtRd_Len1      ;
           <font color = "red">	==></font>
82774      	input  [3:0]   CxtRd_OpcT      ;
           <font color = "red">	==></font>
82775      	input          CxtRd_RdAlign   ;
           <font color = "red">	==></font>
82776      	input  [4:0]   CxtRd_RouteIdZ  ;
           <font color = "red">	==></font>
82777      	output [7:0]   CxtWr_AddLd0    ;
           <font color = "red">	==></font>
82778      	output [3:0]   CxtWr_Addr4Be   ;
           <font color = "red">	==></font>
82779      	output [2:0]   CxtWr_Echo      ;
           <font color = "red">	==></font>
82780      	output         CxtWr_Head      ;
           <font color = "red">	==></font>
82781      	output [6:0]   CxtWr_Len1      ;
           <font color = "red">	==></font>
82782      	output [3:0]   CxtWr_OpcT      ;
           <font color = "red">	==></font>
82783      	output         CxtWr_RdAlign   ;
           <font color = "red">	==></font>
82784      	output [4:0]   CxtWr_RouteIdZ  ;
           <font color = "red">	==></font>
82785      	input          Debug           ;
           <font color = "red">	==></font>
82786      	input          Empty           ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>16'b0000000000000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b1000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82870      	wire [215:0] RxErr_Data          ;
           	<font color = "green">-1-</font>                                  
82871      	wire         RxErr_Head          ;
           <font color = "green">	==></font>
82872      	wire         RxErr_Rdy           ;
           	<font color = "red">-2-</font>                                  
82873      	wire         RxErr_Tail          ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82875      	wire [30:0]  RxWord_Hdr_Addr     ;
           	<font color = "green">-1-</font>                                  
82876      	wire [2:0]   RxWord_Hdr_Echo     ;
           <font color = "green">	==></font>
82877      	wire [6:0]   RxWord_Hdr_Len1     ;
           	<font color = "red">-2-</font>                                  
82878      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82881      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	<font color = "red">-1-</font>                              
82882      	assign u_298c = RxErr_Data [196:195];
           <font color = "red">	==></font>
82883      	assign LoopBack = u_298c == 2'b01 | u_298c == 2'b10;
           <font color = "red">	==></font>
82884      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           <font color = "green">	==></font>
82885      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82889      	assign RxWord_Hdr_Status = RxErr_Data [196:195];
           	<font color = "green">-1-</font>                                                
82890      	assign NullRx_Status = RxWord_Hdr_Status;
           <font color = "green">	==></font>
82891      	assign u_8bb4_4 = NullRx_Status;
           	<font color = "red">-2-</font>                                
82892      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82895      	,	.Rdy( Arb_Rdy )
           	<font color = "red">-1-</font> 	               
82896      	,	.Req( Arb_Req )
           <font color = "green">	==></font>
82897      	,	.ReqArbIn( 2'b0 )
           <font color = "red">	==></font>
82898      	,	.Sys_Clk( Sys_Clk )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1'b0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82902      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "green">-1-</font> 	                                   
82903      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
82904      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-2-</font> 	                         
82905      	,	.Sys_Pwr_Idle( )
           	 	                
82906      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82907      	,	.Vld( Arb_Vld )
           	 	               
82908      	);
           	  
82909      	assign NullTx_RouteId = u_7df2_3;
           	                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
82911      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
82912      	assign NullTx_Status = u_7df2_4;
           	                                
82913      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
82914      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
82915      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
82916      	assign RspUser = { 8'b0 };
           	                          
82917      	assign RspWord_Hdr_User = RspUser;
           	                                  
82918      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
82919      	assign RspHdr =
           	               
82920      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
82921      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
82922      	assign RspBe = u_9d54 ? u_ab1f : 16'b0000000000000000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
82923      	assign Rsp_Data = { RspHdr , RspDatum };
           	                                        
82924      	assign Rsp_Vld = CxtVld & ~ LoopPld;
           	                                    
82925      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( RspWord_Hdr_Addr [3:0] ) , .O( u_4c36 ) );
           	                                                                                
82926      	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           	                                                           
82927      	rsnoc_z_H_R_N_T_U_P_Pc_40d03d68 upc(
           	                                    
82928      		.Be( RspBe )
           		            
82929      	,	.Data( 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 )
           	 	                                                                                                                                              
82930      	,	.LastWord( 1'b1 )
           	 	                 
82931      	,	.Payload( RspDatum )
           	 	                    
82932      	,	.WordErr( 1'b0 )
           	 	                
82933      	);
           	  
82934      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
82935      		.Clk( Sys_Clk )
           		               
82936      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
82937      	,	.Clk_En( Sys_Clk_En )
           	 	                     
82938      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
82939      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
82940      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
82941      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
82942      	,	.En( RxErr_Vld & RxErr_Rdy )
           	 	                            
82943      	,	.O( LoopPld )
           	 	             
82944      	,	.Reset( RxErr_Tail )
           	 	                    
82945      	,	.Set( LoopBack & RxErr_Head )
           	 	                             
82946      	);
           	  
82947      	rsnoc_z_H_R_U_A_M_66382065_D216e0p0 Im(
           	                                       
82948      		.Gnt( Arb_Gnt )
           		               
82949      	,	.Rdy( Arb_Rdy )
           	 	               
82950      	,	.Req( Arb_Req )
           	 	               
82951      	,	.ReqArbIn( )
           	 	            
82952      	,	.Rx_0_Data( Rsp_Data )
           	 	                      
82953      	,	.Rx_0_Head( 1'b1 )
           	 	                  
82954      	,	.Rx_0_Rdy( Rsp_Rdy )
           	 	                    
82955      	,	.Rx_0_Tail( 1'b1 )
           	 	                  
82956      	,	.Rx_0_Vld( Rsp_Vld )
           	 	                    
82957      	,	.Rx_1_Data( RspRx_Data )
           	 	                        
82958      	,	.Rx_1_Head( RspRx_Head )
           	 	                        
82959      	,	.Rx_1_Rdy( RspRx_Rdy )
           	 	                      
82960      	,	.Rx_1_Tail( RspRx_Tail )
           	 	                        
82961      	,	.Rx_1_Vld( RspRx_Vld )
           	 	                      
82962      	,	.RxLock( 2'b0 )
           	 	               
82963      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82964      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82965      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82966      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82967      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82968      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82969      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82970      	,	.Sys_Pwr_Idle( )
           	 	                
82971      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82972      	,	.Tx_Data( RspTx_Data )
           	 	                      
82973      	,	.Tx_Head( RspTx_Head )
           	 	                      
82974      	,	.Tx_Rdy( RspTx_Rdy )
           	 	                    
82975      	,	.Tx_Tail( RspTx_Tail )
           	 	                      
82976      	,	.Tx_Vld( RspTx_Vld )
           	 	                    
82977      	,	.Vld( Arb_Vld )
           	 	               
82978      	);
           	  
82979      	assign CxtRdy = Rsp_Rdy;
           	                        
82980      	rsnoc_z_H_R_U_P_Hs_654f724d_A0001420 Ip(
           	                                        
82981      		.Rx_3( u_8bb4_3 )
           		                 
82982      	,	.Rx_4( u_8bb4_4 )
           	 	                 
82983      	,	.RxRdy( RspRdy )
           	 	                
82984      	,	.RxVld( WrCxt )
           	 	               
82985      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82986      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82987      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82988      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82989      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82990      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82991      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82992      	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
           	 	                             
82993      	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
           	 	                                 
82994      	,	.Tx_3( u_7df2_3 )
           	 	                 
82995      	,	.Tx_4( u_7df2_4 )
           	 	                 
82996      	,	.TxRdy( CxtRdy )
           	 	                
82997      	,	.TxVld( CxtVld )
           	 	                
82998      	);
           	  
82999      	assign u_6_RSP_IDLE = RspRdy;
           	                             
83000      	assign u_6_WAIT_RSP = Empty & RspRdy;
           	                                     
83001      	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
           	                                             
83002      		.Clk( Sys_Clk )
           		               
83003      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83004      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83005      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83006      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83007      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83008      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83009      	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
           	 	                                      
83010      	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
           	 	                                    
83011      	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
           	 	                                    
83012      	,	.CurState( u_bdb6 )
           	 	                   
83013      	,	.NextState( u_b9ec )
           	 	                    
83014      	);
           	  
83015      	assign CurState = u_bdb6;
           	                         
83016      	assign RxErr_Rdy =
           	                  
83017      				~ RxErr_Head & ReqTx0_Rdy
           				                         
83018      		|			CurState == 2'b00 & ~ LoopBack & ReqTx0_Rdy
           		 			                                           
83019      		|			CurState == 2'b01 & Empty & RspRdy
           		 			                                  
83020      		|	LoopPld;
           		 	        
83021      	rsnoc_z_H_R_G_T2_B_U_e584db3c Ibe(
           	                                  
83022      		.CrossB1( 12'b0 )
           		                 
83023      	,	.Rx_Data( ReqRx_Data )
           	 	                      
83024      	,	.Rx_Head( ReqRx_Head )
           	 	                      
83025      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
83026      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
83027      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
83028      	,	.Sys_Clk( Sys_Clk )
           	 	                   
83029      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
83030      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
83031      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
83032      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
83033      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
83034      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
83035      	,	.Sys_Pwr_Idle( Pwr_BusErr_Idle )
           	 	                                
83036      	,	.Sys_Pwr_WakeUp( Pwr_BusErr_WakeUp )
           	 	                                    
83037      	,	.Tx_Data( RxErr_Data )
           	 	                      
83038      	,	.Tx_Head( RxErr_Head )
           	 	                      
83039      	,	.Tx_Rdy( RxErr_Rdy )
           	 	                    
83040      	,	.Tx_Tail( RxErr_Tail )
           	 	                      
83041      	,	.Tx_Vld( RxErr_Vld )
           	 	                    
83042      	);
           	  
83043      	assign RxWord_Hdr_Addr = RxErr_Data [187:157];
           	                                              
83044      	assign CxtWr_AddLd0 = RxWord_Hdr_Addr [7:0];
           	                                            
83045      	assign CxtWr_Addr4Be = 4'b0;
           	                            
83046      	assign RxWord_Hdr_Echo = RxErr_Data [148:146];
           	                                              
83047      	assign CxtWr_Echo = RxWord_Hdr_Echo;
           	                                    
83048      	assign CxtWr_Head = 1'b0;
           	                         
83049      	assign RxWord_Hdr_Len1 = RxErr_Data [194:188];
           	                                              
83050      	assign CxtWr_Len1 = RxWord_Hdr_Len1;
           	                                    
83051      	assign RxWord_Hdr_Opc = RxErr_Data [200:197];
           	                                             
83052      	assign CxtWr_OpcT = RxWord_Hdr_Opc;
           	                                   
83053      	assign CxtWr_RdAlign = 1'b0;
           	                            
83054      	assign CxtWr_RouteIdZ = 5'b0;
           	                             
83055      	assign ReqTx0_Data = RxErr_Data;
           	                                
83056      	assign ReqTx_Data = { ReqTx0_Data [215:146] , ReqTx0_Data [145:0] };
           	                                                                    
83057      	assign ReqTx0_Head = RxErr_Head;
           	                                
83058      	assign ReqTx_Head = ReqTx0_Head;
           	                                
83059      	assign ReqTx0_Tail = RxErr_Tail;
           	                                
83060      	assign ReqTx_Tail = ReqTx0_Tail;
           	                                
83061      	assign ReqTx0_Vld = RxErr_Vld & ( ~ RxErr_Head & ~ LoopPld | CurState == 2'b00 & ~ LoopBack );
           	                                                                                              
83062      	assign ReqTx_Vld = ReqTx0_Vld;
           	                              
83063      	assign Sys_Pwr_Idle = Pwr_BusErr_Idle & Pwr_Cxt_Idle;
           	                                                     
83064      	assign Sys_Pwr_WakeUp = ReqRx_Vld;
           	                                  
83065      	// synopsys translate_off
           	                         
83066      	// synthesis translate_off
           	                          
83067      	always @( posedge Sys_Clk )
           	                           
83068      	begin
           	     
83069      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
83070      			if ( Arb_Req == 2'b0 ) // BitCov [GRADE=1] O = 1
           			                                                
83071      				begin end
           				         
83072      	end
           	   
83073      	// synthesis translate_on
           	                         
83074      	// synopsys translate_on
           	                        
83075      	// synopsys translate_off
           	                         
83076      	// synthesis translate_off
           	                          
83077      	always @( posedge Sys_Clk )
           	                           
83078      	begin
           	     
83079      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
83080      			if ( Arb_Req == 2'b01 ) // BitCov [GRADE=1] O = 1
           			                                                 
83081      				begin end
           				         
83082      	end
           	   
83083      	// synthesis translate_on
           	                         
83084      	// synopsys translate_on
           	                        
83085      	// synopsys translate_off
           	                         
83086      	// synthesis translate_off
           	                          
83087      	always @( posedge Sys_Clk )
           	                           
83088      	begin
           	     
83089      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
83090      			if ( Arb_Req == 2'b10 ) // BitCov [GRADE=1] O = 1
           			                                                 
83091      				begin end
           				         
83092      	end
           	   
83093      	// synthesis translate_on
           	                         
83094      	// synopsys translate_on
           	                        
83095      	// synopsys translate_off
           	                         
83096      	// synthesis translate_off
           	                          
83097      	rsnoc_z_H_R_G_T2_S_U_93db7490 Ise(
           	                                  
83098      		.Clk( Sys_Clk )
           		               
83099      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83100      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83101      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83102      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83103      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83104      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83105      	,	.Rx_Data( ReqRx_Data )
           	 	                      
83106      	,	.Rx_Head( ReqRx_Head )
           	 	                      
83107      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
83108      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
83109      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
83110      	,	.RxAddrMask( AddrMask )
           	 	                       
83111      	,	.RxApertureHit( PathFound & SubFound )
           	 	                                      
83112      	,	.RxPathHit( PathFound )
           	 	                       
83113      	);
           	  
83114      	// synthesis translate_on
           	                         
83115      	// synopsys translate_on
           	                        
83116      endmodule
                    
83117      
           
83118      `timescale 1ps/1ps
                             
83119      module rsnoc_z_H_R_U_P_N_e5534060_A321146010117123041101081 (
                                                                        
83120      	Rx_0
           	    
83121      ,	Rx_1
            	    
83122      ,	Rx_10
            	     
83123      ,	Rx_11
            	     
83124      ,	Rx_13
            	     
83125      ,	Rx_14
            	     
83126      ,	Rx_15
            	     
83127      ,	Rx_17
            	     
83128      ,	Rx_19
            	     
83129      ,	Rx_2
            	    
83130      ,	Rx_20
            	     
83131      ,	Rx_4
            	    
83132      ,	Rx_6
            	    
83133      ,	Rx_7
            	    
83134      ,	Rx_8
            	    
83135      ,	Rx_9
            	    
83136      ,	RxRdy
            	     
83137      ,	RxVld
            	     
83138      ,	Sys_Clk
            	       
83139      ,	Sys_Clk_ClkS
            	            
83140      ,	Sys_Clk_En
            	          
83141      ,	Sys_Clk_EnS
            	           
83142      ,	Sys_Clk_RetRstN
            	               
83143      ,	Sys_Clk_RstN
            	            
83144      ,	Sys_Clk_Tm
            	          
83145      ,	Sys_Pwr_Idle
            	            
83146      ,	Sys_Pwr_WakeUp
            	              
83147      ,	Tx_0
            	    
83148      ,	Tx_1
            	    
83149      ,	Tx_10
            	     
83150      ,	Tx_11
            	     
83151      ,	Tx_13
            	     
83152      ,	Tx_14
            	     
83153      ,	Tx_15
            	     
83154      ,	Tx_17
            	     
83155      ,	Tx_19
            	     
83156      ,	Tx_2
            	    
83157      ,	Tx_20
            	     
83158      ,	Tx_4
            	    
83159      ,	Tx_6
            	    
83160      ,	Tx_7
            	    
83161      ,	Tx_8
            	    
83162      ,	Tx_9
            	    
83163      ,	TxRdy
            	     
83164      ,	TxVld
            	     
83165      );
             
83166      	input  [31:0]  Rx_0            ;
           	                                
83167      	input          Rx_1            ;
           	                                
83168      	input  [1:0]   Rx_10           ;
           	                                
83169      	input  [2:0]   Rx_11           ;
           	                                
83170      	input  [3:0]   Rx_13           ;
           	                                
83171      	input          Rx_14           ;
           	                                
83172      	input          Rx_15           ;
           	                                
83173      	input          Rx_17           ;
           	                                
83174      	input  [7:0]   Rx_19           ;
           	                                
83175      	input  [145:0] Rx_2            ;
           	                                
83176      	input          Rx_20           ;
           	                                
83177      	input          Rx_4            ;
           	                                
83178      	input          Rx_6            ;
           	                                
83179      	input          Rx_7            ;
           	                                
83180      	input  [6:0]   Rx_8            ;
           	                                
83181      	input          Rx_9            ;
           	                                
83182      	output         RxRdy           ;
           	                                
83183      	input          RxVld           ;
           	                                
83184      	input          Sys_Clk         ;
           	                                
83185      	input          Sys_Clk_ClkS    ;
           	                                
83186      	input          Sys_Clk_En      ;
           	                                
83187      	input          Sys_Clk_EnS     ;
           	                                
83188      	input          Sys_Clk_RetRstN ;
           	                                
83189      	input          Sys_Clk_RstN    ;
           	                                
83190      	input          Sys_Clk_Tm      ;
           	                                
83191      	output         Sys_Pwr_Idle    ;
           	                                
83192      	output         Sys_Pwr_WakeUp  ;
           	                                
83193      	output [31:0]  Tx_0            ;
           	                                
83194      	output         Tx_1            ;
           	                                
83195      	output [1:0]   Tx_10           ;
           	                                
83196      	output [2:0]   Tx_11           ;
           	                                
83197      	output [3:0]   Tx_13           ;
           	                                
83198      	output         Tx_14           ;
           	                                
83199      	output         Tx_15           ;
           	                                
83200      	output         Tx_17           ;
           	                                
83201      	output [7:0]   Tx_19           ;
           	                                
83202      	output [145:0] Tx_2            ;
           	                                
83203      	output         Tx_20           ;
           	                                
83204      	output         Tx_4            ;
           	                                
83205      	output         Tx_6            ;
           	                                
83206      	output         Tx_7            ;
           	                                
83207      	output [6:0]   Tx_8            ;
           	                                
83208      	output         Tx_9            ;
           	                                
83209      	input          TxRdy           ;
           	                                
83210      	output         TxVld           ;
           	                                
83211      	reg  dontStop ;
           	               
83212      	assign RxRdy = TxRdy;
           	                     
83213      	assign Sys_Pwr_Idle = 1'b1;
           	                           
83214      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83215      	assign Tx_0 = Rx_0;
           	                   
83216      	assign Tx_1 = Rx_1;
           	                   
83217      	assign Tx_10 = Rx_10;
           	                     
83218      	assign Tx_11 = Rx_11;
           	                     
83219      	assign Tx_13 = Rx_13;
           	                     
83220      	assign Tx_14 = Rx_14;
           	                     
83221      	assign Tx_15 = Rx_15;
           	                     
83222      	assign Tx_17 = Rx_17;
           	                     
83223      	assign Tx_19 = Rx_19;
           	                     
83224      	assign Tx_2 = Rx_2;
           	                   
83225      	assign Tx_20 = Rx_20;
           	                     
83226      	assign Tx_4 = Rx_4;
           	                   
83227      	assign Tx_6 = Rx_6;
           	                   
83228      	assign Tx_7 = Rx_7;
           	                   
83229      	assign Tx_8 = Rx_8;
           	                   
83230      	assign Tx_9 = Rx_9;
           	                   
83231      	assign TxVld = RxVld;
           	                     
83232      	// synopsys translate_off
           	                         
83233      	// synthesis translate_off
           	                          
83234      	always @( posedge Sys_Clk )
           	                           
83235      		if ( Sys_Clk == 1'b1 )
           		                      
83236      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
83237      				dontStop = 0;
           				             
83238      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
83239      				if (!dontStop) begin
           				                    
83240      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
83241      					$stop;
           					      
83242      				end
           				   
83243      			end
           			   
83244      	// synthesis translate_on
           	                         
83245      	// synopsys translate_on
           	                        
83246      	endmodule
           	         
83247      
           
83248      `timescale 1ps/1ps
                             
83249      module rsnoc_z_H_R_G_T2_O_U_3ec4fe15 (
                                                 
83250      	Cxt_0
           	     
83251      ,	Cxt_1
            	     
83252      ,	Cxt_10
            	      
83253      ,	Cxt_11
            	      
83254      ,	Cxt_12
            	      
83255      ,	Cxt_13
            	      
83256      ,	Cxt_14
            	      
83257      ,	Cxt_15
            	      
83258      ,	Cxt_2
            	     
83259      ,	Cxt_3
            	     
83260      ,	Cxt_4
            	     
83261      ,	Cxt_5
            	     
83262      ,	Cxt_6
            	     
83263      ,	Cxt_7
            	     
83264      ,	Cxt_8
            	     
83265      ,	Cxt_9
            	     
83266      ,	CxtUsed
            	       
83267      ,	Rdy
            	   
83268      ,	Req_AddLd0
            	          
83269      ,	Req_AddMdL
            	          
83270      ,	Req_Len1
            	        
83271      ,	Req_OpcT
            	        
83272      ,	Req_RouteId
            	           
83273      ,	Req_SeqId
            	         
83274      ,	Req_Strm
            	        
83275      ,	ReqRdy
            	      
83276      ,	ReqVld
            	      
83277      ,	Sys_Clk
            	       
83278      ,	Sys_Clk_ClkS
            	            
83279      ,	Sys_Clk_En
            	          
83280      ,	Sys_Clk_EnS
            	           
83281      ,	Sys_Clk_RetRstN
            	               
83282      ,	Sys_Clk_RstN
            	            
83283      ,	Sys_Clk_Tm
            	          
83284      ,	Sys_Pwr_Idle
            	            
83285      ,	Sys_Pwr_WakeUp
            	              
83286      );
             
83287      	input  [32:0] Cxt_0           ;
           	                               
83288      	input  [32:0] Cxt_1           ;
           	                               
83289      	input  [32:0] Cxt_10          ;
           	                               
83290      	input  [32:0] Cxt_11          ;
           	                               
83291      	input  [32:0] Cxt_12          ;
           	                               
83292      	input  [32:0] Cxt_13          ;
           	                               
83293      	input  [32:0] Cxt_14          ;
           	                               
83294      	input  [32:0] Cxt_15          ;
           	                               
83295      	input  [32:0] Cxt_2           ;
           	                               
83296      	input  [32:0] Cxt_3           ;
           	                               
83297      	input  [32:0] Cxt_4           ;
           	                               
83298      	input  [32:0] Cxt_5           ;
           	                               
83299      	input  [32:0] Cxt_6           ;
           	                               
83300      	input  [32:0] Cxt_7           ;
           	                               
83301      	input  [32:0] Cxt_8           ;
           	                               
83302      	input  [32:0] Cxt_9           ;
           	                               
83303      	input  [15:0] CxtUsed         ;
           	                               
83304      	output        Rdy             ;
           	                               
83305      	input  [7:0]  Req_AddLd0      ;
           	                               
83306      	input  [22:0] Req_AddMdL      ;
           	                               
83307      	input  [6:0]  Req_Len1        ;
           	                               
83308      	input  [3:0]  Req_OpcT        ;
           	                               
83309      	input  [13:0] Req_RouteId     ;
           	                               
83310      	input  [3:0]  Req_SeqId       ;
           	                               
83311      	input         Req_Strm        ;
           	                               
83312      	input         ReqRdy          ;
           	                               
83313      	input         ReqVld          ;
           	                               
83314      	input         Sys_Clk         ;
           	                               
83315      	input         Sys_Clk_ClkS    ;
           	                               
83316      	input         Sys_Clk_En      ;
           	                               
83317      	input         Sys_Clk_EnS     ;
           	                               
83318      	input         Sys_Clk_RetRstN ;
           	                               
83319      	input         Sys_Clk_RstN    ;
           	                               
83320      	input         Sys_Clk_Tm      ;
           	                               
83321      	output        Sys_Pwr_Idle    ;
           	                               
83322      	output        Sys_Pwr_WakeUp  ;
           	                               
83323      	assign Rdy = 1'b1;
           	                  
83324      	assign Sys_Pwr_Idle = 1'b1;
           	                           
83325      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83326      endmodule
                    
83327      
           
83328      `timescale 1ps/1ps
                             
83329      module rsnoc_z_H_R_G_T2_P_U_ad1b8756 (
                                                 
83330      	Cxt_AddLd0
           	          
83331      ,	Cxt_Addr4Be
            	           
83332      ,	Cxt_Echo
            	        
83333      ,	Cxt_Head
            	        
83334      ,	Cxt_Len1
            	        
83335      ,	Cxt_OpcT
            	        
83336      ,	Cxt_RdAlign
            	           
83337      ,	Cxt_RouteIdZ
            	            
83338      ,	CxtUsed
            	       
83339      ,	Rx_ConnId
            	         
83340      ,	Rx_CxtId
            	        
83341      ,	Rx_Head
            	       
83342      ,	Rx_Last
            	       
83343      ,	Rx_Opc
            	      
83344      ,	Rx_Pld
            	      
83345      ,	Rx_Rdy
            	      
83346      ,	Rx_Status
            	         
83347      ,	Rx_Vld
            	      
83348      ,	Sys_Clk
            	       
83349      ,	Sys_Clk_ClkS
            	            
83350      ,	Sys_Clk_En
            	          
83351      ,	Sys_Clk_EnS
            	           
83352      ,	Sys_Clk_RetRstN
            	               
83353      ,	Sys_Clk_RstN
            	            
83354      ,	Sys_Clk_Tm
            	          
83355      ,	Sys_Pwr_Idle
            	            
83356      ,	Sys_Pwr_WakeUp
            	              
83357      ,	Tx_Data
            	       
83358      ,	Tx_Head
            	       
83359      ,	Tx_Rdy
            	      
83360      ,	Tx_Tail
            	       
83361      ,	Tx_Vld
            	      
83362      ,	TxCxtId
            	       
83363      ,	TxLast
            	      
83364      );
             
83365      	input  [7:0]   Cxt_AddLd0      ;
           	                                
83366      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
83367      	input  [2:0]   Cxt_Echo        ;
           	                                
83368      	input          Cxt_Head        ;
           	                                
83369      	input  [6:0]   Cxt_Len1        ;
           	                                
83370      	input  [3:0]   Cxt_OpcT        ;
           	                                
83371      	input          Cxt_RdAlign     ;
           	                                
83372      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
83373      	input  [15:0]  CxtUsed         ;
           	                                
83374      	input  [4:0]   Rx_ConnId       ;
           	                                
83375      	input  [15:0]  Rx_CxtId        ;
           	                                
83376      	input          Rx_Head         ;
           	                                
83377      	input          Rx_Last         ;
           	                                
83378      	input  [3:0]   Rx_Opc          ;
           	                                
83379      	input  [145:0] Rx_Pld          ;
           	                                
83380      	output         Rx_Rdy          ;
           	                                
83381      	input  [1:0]   Rx_Status       ;
           	                                
83382      	input          Rx_Vld          ;
           	                                
83383      	input          Sys_Clk         ;
           	                                
83384      	input          Sys_Clk_ClkS    ;
           	                                
83385      	input          Sys_Clk_En      ;
           	                                
83386      	input          Sys_Clk_EnS     ;
           	                                
83387      	input          Sys_Clk_RetRstN ;
           	                                
83388      	input          Sys_Clk_RstN    ;
           	                                
83389      	input          Sys_Clk_Tm      ;
           	                                
83390      	output         Sys_Pwr_Idle    ;
           	                                
83391      	output         Sys_Pwr_WakeUp  ;
           	                                
83392      	output [215:0] Tx_Data         ;
           	                                
83393      	output         Tx_Head         ;
           	                                
83394      	input          Tx_Rdy          ;
           	                                
83395      	output         Tx_Tail         ;
           	                                
83396      	output         Tx_Vld          ;
           	                                
83397      	output [15:0]  TxCxtId         ;
           	                                
83398      	output         TxLast          ;
           	                                
83399      	wire [4:0]   u_29f0      ;
           	                          
83400      	wire         AutoItlv    ;
           	                          
83401      	wire         AutoItlvPnd ;
           	                          
83402      	reg  [4:0]   Cur_ConnId  ;
           	                          
83403      	reg  [15:0]  Cur_CxtId   ;
           	                          
83404      	reg          Cur_Last    ;
           	                          
83405      	reg  [3:0]   Cur_Opc     ;
           	                          
83406      	reg  [145:0] Cur_Pld     ;
           	                          
83407      	reg  [1:0]   Cur_Status  ;
           	                          
83408      	wire         Full        ;
           	                          
83409      	wire [30:0]  Hdr_Addr    ;
           	                          
83410      	wire [2:0]   Hdr_Echo    ;
           	                          
83411      	wire [6:0]   Hdr_Len1    ;
           	                          
83412      	wire [3:0]   Hdr_Opc     ;
           	                          
83413      	wire [13:0]  Hdr_RouteId ;
           	                          
83414      	wire [1:0]   Hdr_Status  ;
           	                          
83415      	wire         Head        ;
           	                          
83416      	wire         Itlv        ;
           	                          
83417      	wire         Tail        ;
           	                          
83418      	wire [69:0]  TxHdr       ;
           	                          
83419      	wire [145:0] TxPld       ;
           	                          
83420      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
83421      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
83422      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83423      		if ( ! Sys_Clk_RstN )
           		                     
83424      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
83425      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83426      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
83427      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
83428      		.Clk( Sys_Clk )
           		               
83429      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83430      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83431      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83432      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83433      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83434      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83435      	,	.O( AutoItlv )
           	 	              
83436      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83437      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
83438      	);
           	  
83439      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
83440      		.Clk( Sys_Clk )
           		               
83441      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83442      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83443      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83444      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83445      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83446      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83447      	,	.O( Full )
           	 	          
83448      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83449      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
83450      	);
           	  
83451      	assign Sys_Pwr_Idle = ~ Full;
           	                             
83452      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83453      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
83454      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01011001100000;
           	                                                            
83455      	assign Hdr_Opc = Cur_Opc;
           	                         
83456      	assign Hdr_Status = Cur_Status;
           	                               
83457      	assign Hdr_Len1 = Cxt_Len1;
           	                           
83458      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
83459      	assign Hdr_Echo = Cxt_Echo;
           	                           
83460      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
83461      	assign TxPld = Cur_Pld;
           	                       
83462      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
83463      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83464      		if ( ! Sys_Clk_RstN )
           		                     
83465      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
83466      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83467      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
83468      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83469      		if ( ! Sys_Clk_RstN )
           		                     
83470      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
83471      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83472      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
83473      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83474      		if ( ! Sys_Clk_RstN )
           		                     
83475      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
83476      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83477      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
83478      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
83479      	assign Tail = Cur_Last | Itlv;
           	                              
83480      	assign Tx_Head = Head;
           	                      
83481      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83482      		if ( ! Sys_Clk_RstN )
           		                     
83483      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
83484      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83485      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
83486      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
83487      		.Clk( Sys_Clk )
           		               
83488      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83489      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83490      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83491      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83492      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83493      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83494      	,	.O( AutoItlvPnd )
           	 	                 
83495      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83496      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
83497      	);
           	  
83498      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
83499      		.Clk( Sys_Clk )
           		               
83500      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83501      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83502      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83503      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83504      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83505      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83506      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
83507      	,	.O( Head )
           	 	          
83508      	,	.Reset( 1'b1 )
           	 	              
83509      	,	.Set( Tail )
           	 	            
83510      	);
           	  
83511      	assign Tx_Tail = Tail;
           	                      
83512      	assign TxCxtId = Cur_CxtId;
           	                           
83513      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83514      		if ( ! Sys_Clk_RstN )
           		                     
83515      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
83516      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83517      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
83518      	assign TxLast = Cur_Last;
           	                         
83519      endmodule
                    
83520      
           
83521      `timescale 1ps/1ps
                             
83522      module rsnoc_z_H_R_U_A_Rw_D14402 (
                                             
83523      	Addr
           	    
83524      ,	Len1
            	    
83525      ,	Purge
            	     
83526      ,	RxData
            	      
83527      ,	RxHead
            	      
83528      ,	RxRdy
            	     
83529      ,	RxTail
            	      
83530      ,	RxVld
            	     
83531      ,	Sys_Clk
            	       
83532      ,	Sys_Clk_ClkS
            	            
83533      ,	Sys_Clk_En
            	          
83534      ,	Sys_Clk_EnS
            	           
83535      ,	Sys_Clk_RetRstN
            	               
83536      ,	Sys_Clk_RstN
            	            
83537      ,	Sys_Clk_Tm
            	          
83538      ,	Sys_Pwr_Idle
            	            
83539      ,	Sys_Pwr_WakeUp
            	              
83540      ,	TxData
            	      
83541      ,	TxHead
            	      
83542      ,	TxRdy
            	     
83543      ,	TxTail
            	      
83544      ,	TxVld
            	     
83545      ,	Wrap
            	    
83546      );
             
83547      	input  [1:0]   Addr            ;
           	                                
83548      	input  [1:0]   Len1            ;
           	                                
83549      	output         Purge           ;
           	                                
83550      	input  [143:0] RxData          ;
           	                                
83551      	input          RxHead          ;
           	                                
83552      	output         RxRdy           ;
           	                                
83553      	input          RxTail          ;
           	                                
83554      	input          RxVld           ;
           	                                
83555      	input          Sys_Clk         ;
           	                                
83556      	input          Sys_Clk_ClkS    ;
           	                                
83557      	input          Sys_Clk_En      ;
           	                                
83558      	input          Sys_Clk_EnS     ;
           	                                
83559      	input          Sys_Clk_RetRstN ;
           	                                
83560      	input          Sys_Clk_RstN    ;
           	                                
83561      	input          Sys_Clk_Tm      ;
           	                                
83562      	output         Sys_Pwr_Idle    ;
           	                                
83563      	output         Sys_Pwr_WakeUp  ;
           	                                
83564      	output [143:0] TxData          ;
           	                                
83565      	output         TxHead          ;
           	                                
83566      	input          TxRdy           ;
           	                                
83567      	output         TxTail          ;
           	                                
83568      	output         TxVld           ;
           	                                
83569      	input          Wrap            ;
           	                                
83570      	wire        u_134b         ;
           	                            
83571      	wire        u_43_IDLE_LAST ;
           	                            
83572      	wire        u_43_IDLE_PKT  ;
           	                            
83573      	wire        u_43_LAST_IDLE ;
           	                            
83574      	wire        u_43_PKT_LAST  ;
           	                            
83575      	wire [3:0]  u_4c36         ;
           	                            
83576      	wire        u_624e         ;
           	                            
83577      	reg  [35:0] u_7c15         ;
           	                            
83578      	reg  [3:0]  u_8549         ;
           	                            
83579      	wire [3:0]  u_ab1f         ;
           	                            
83580      	reg  [35:0] u_ab44         ;
           	                            
83581      	wire [1:0]  u_b9ec         ;
           	                            
83582      	wire [1:0]  u_bdb6         ;
           	                            
83583      	wire        u_cd78         ;
           	                            
83584      	wire        u_d79c         ;
           	                            
83585      	reg  [35:0] u_dbcd         ;
           	                            
83586      	wire        u_fdfc         ;
           	                            
83587      	wire [3:0]  Ce             ;
           	                            
83588      	wire [1:0]  CurState       ;
           	                            
83589      	wire [3:0]  FirstWE        ;
           	                            
83590      	wire        GlbCe          ;
           	                            
83591      	wire        Idle           ;
           	                            
83592      	wire        Last           ;
           	                            
83593      	wire [3:0]  LastWE         ;
           	                            
83594      	wire [3:0]  Sel            ;
           	                            
83595      	wire        Sm_IDLE        ;
           	                            
83596      	wire        Sm_LAST        ;
           	                            
83597      	wire [35:0] TxD_0          ;
           	                            
83598      	wire [35:0] TxD_1          ;
           	                            
83599      	wire [35:0] TxD_2          ;
           	                            
83600      	wire [35:0] TxD_3          ;
           	                            
83601      	wire [3:0]  WE             ;
           	                            
83602      	wire        WrapOk         ;
           	                            
83603      	reg         TxTail         ;
           	                            
83604      	assign WrapOk = RxHead & Wrap & ( | ( Addr & Len1 ) );
           	                                                      
83605      	assign u_43_IDLE_LAST = RxVld & TxRdy & WrapOk & RxTail;
           	                                                        
83606      	assign u_43_IDLE_PKT = RxVld & TxRdy & WrapOk & ~ RxTail;
           	                                                         
83607      	assign u_43_LAST_IDLE = TxRdy;
           	                              
83608      	assign u_43_PKT_LAST = RxVld & TxRdy & RxTail;
           	                                              
83609      	rsnoc_z_T_C_S_C_L_R_Fsm_880872b9 FsmCurState(
           	                                             
83610      		.Clk( Sys_Clk )
           		               
83611      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83612      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83613      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83614      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83615      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83616      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83617      	,	.Conditions_IDLE_LAST( u_43_IDLE_LAST )
           	 	                                       
83618      	,	.Conditions_IDLE_PKT( u_43_IDLE_PKT )
           	 	                                     
83619      	,	.Conditions_LAST_IDLE( u_43_LAST_IDLE )
           	 	                                       
83620      	,	.Conditions_PKT_LAST( u_43_PKT_LAST )
           	 	                                     
83621      	,	.CurState( u_bdb6 )
           	 	                   
83622      	,	.NextState( u_b9ec )
           	 	                    
83623      	);
           	  
83624      	assign CurState = u_bdb6;
           	                         
83625      	assign Sm_LAST = CurState == 2'b10;
           	                                   
83626      	assign Last = Sm_LAST;
           	                      
83627      	assign Purge = Last;
           	                    
83628      	assign RxRdy = TxRdy & ~ Last;
           	                              
83629      	assign Sm_IDLE = CurState == 2'b00;
           	                                   
83630      	assign Idle = Sm_IDLE;
           	                      
83631      	assign Sys_Pwr_Idle = Idle;
           	                           
83632      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83633      	assign u_d79c = Idle & WrapOk;
           	                              
83634      	assign GlbCe = Sm_IDLE & RxVld & TxRdy & WrapOk;
           	                                                
83635      	assign LastWE = ~ u_8549;
           	                         
83636      	assign WE = Last ? LastWE : ( u_d79c ? FirstWE : 4'b1111 );
           	                 <font color = "red">-4-</font>                    
           	                 <font color = "red">==></font>                    
           	                 <font color = "red">==></font>                    
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82907      	,	.Vld( Arb_Vld )
           	<font color = "green">-1-</font> 	               
82908      	);
           <font color = "green">	==></font>
82909      	assign NullTx_RouteId = u_7df2_3;
           	<font color = "red">-2-</font>                                 
82910      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82924      	assign Rsp_Vld = CxtVld & ~ LoopPld;
           	<font color = "green">-1-</font>                                    
82925      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( RspWord_Hdr_Addr [3:0] ) , .O( u_4c36 ) );
           <font color = "green">	==></font>
82926      	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           	<font color = "red">-2-</font>                                                           
82927      	rsnoc_z_H_R_N_T_U_P_Pc_40d03d68 upc(
           	                                    
82928      		.Be( RspBe )
           		            
82929      	,	.Data( 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 )
           	 	                                                                                                                                              
82930      	,	.LastWord( 1'b1 )
           	 	                 
82931      	,	.Payload( RspDatum )
           	 	                    
82932      	,	.WordErr( 1'b0 )
           	 	                
82933      	);
           	  
82934      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
82935      		.Clk( Sys_Clk )
           		               
82936      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
82937      	,	.Clk_En( Sys_Clk_En )
           	 	                     
82938      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
82939      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
82940      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
82941      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
82942      	,	.En( RxErr_Vld & RxErr_Rdy )
           	 	                            
82943      	,	.O( LoopPld )
           	 	             
82944      	,	.Reset( RxErr_Tail )
           	 	                    
82945      	,	.Set( LoopBack & RxErr_Head )
           	 	                             
82946      	);
           	  
82947      	rsnoc_z_H_R_U_A_M_66382065_D216e0p0 Im(
           	                                       
82948      		.Gnt( Arb_Gnt )
           		               
82949      	,	.Rdy( Arb_Rdy )
           	 	               
82950      	,	.Req( Arb_Req )
           	 	               
82951      	,	.ReqArbIn( )
           	 	            
82952      	,	.Rx_0_Data( Rsp_Data )
           	 	                      
82953      	,	.Rx_0_Head( 1'b1 )
           	 	                  
82954      	,	.Rx_0_Rdy( Rsp_Rdy )
           	 	                    
82955      	,	.Rx_0_Tail( 1'b1 )
           	 	                  
82956      	,	.Rx_0_Vld( Rsp_Vld )
           	 	                    
82957      	,	.Rx_1_Data( RspRx_Data )
           	 	                        
82958      	,	.Rx_1_Head( RspRx_Head )
           	 	                        
82959      	,	.Rx_1_Rdy( RspRx_Rdy )
           	 	                      
82960      	,	.Rx_1_Tail( RspRx_Tail )
           	 	                        
82961      	,	.Rx_1_Vld( RspRx_Vld )
           	 	                      
82962      	,	.RxLock( 2'b0 )
           	 	               
82963      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82964      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82965      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82966      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82967      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82968      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82969      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82970      	,	.Sys_Pwr_Idle( )
           	 	                
82971      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82972      	,	.Tx_Data( RspTx_Data )
           	 	                      
82973      	,	.Tx_Head( RspTx_Head )
           	 	                      
82974      	,	.Tx_Rdy( RspTx_Rdy )
           	 	                    
82975      	,	.Tx_Tail( RspTx_Tail )
           	 	                      
82976      	,	.Tx_Vld( RspTx_Vld )
           	 	                    
82977      	,	.Vld( Arb_Vld )
           	 	               
82978      	);
           	  
82979      	assign CxtRdy = Rsp_Rdy;
           	                        
82980      	rsnoc_z_H_R_U_P_Hs_654f724d_A0001420 Ip(
           	                                        
82981      		.Rx_3( u_8bb4_3 )
           		                 
82982      	,	.Rx_4( u_8bb4_4 )
           	 	                 
82983      	,	.RxRdy( RspRdy )
           	 	                
82984      	,	.RxVld( WrCxt )
           	 	               
82985      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82986      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82987      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82988      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82989      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82990      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82991      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82992      	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
           	 	                             
82993      	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
           	 	                                 
82994      	,	.Tx_3( u_7df2_3 )
           	 	                 
82995      	,	.Tx_4( u_7df2_4 )
           	 	                 
82996      	,	.TxRdy( CxtRdy )
           	 	                
82997      	,	.TxVld( CxtVld )
           	 	                
82998      	);
           	  
82999      	assign u_6_RSP_IDLE = RspRdy;
           	                             
83000      	assign u_6_WAIT_RSP = Empty & RspRdy;
           	                                     
83001      	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
           	                                             
83002      		.Clk( Sys_Clk )
           		               
83003      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83004      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83005      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83006      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83007      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83008      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83009      	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
           	 	                                      
83010      	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
           	 	                                    
83011      	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
           	 	                                    
83012      	,	.CurState( u_bdb6 )
           	 	                   
83013      	,	.NextState( u_b9ec )
           	 	                    
83014      	);
           	  
83015      	assign CurState = u_bdb6;
           	                         
83016      	assign RxErr_Rdy =
           	                  
83017      				~ RxErr_Head & ReqTx0_Rdy
           				                         
83018      		|			CurState == 2'b00 & ~ LoopBack & ReqTx0_Rdy
           		 			                                           
83019      		|			CurState == 2'b01 & Empty & RspRdy
           		 			                                  
83020      		|	LoopPld;
           		 	        
83021      	rsnoc_z_H_R_G_T2_B_U_e584db3c Ibe(
           	                                  
83022      		.CrossB1( 12'b0 )
           		                 
83023      	,	.Rx_Data( ReqRx_Data )
           	 	                      
83024      	,	.Rx_Head( ReqRx_Head )
           	 	                      
83025      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
83026      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
83027      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
83028      	,	.Sys_Clk( Sys_Clk )
           	 	                   
83029      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
83030      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
83031      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
83032      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
83033      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
83034      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
83035      	,	.Sys_Pwr_Idle( Pwr_BusErr_Idle )
           	 	                                
83036      	,	.Sys_Pwr_WakeUp( Pwr_BusErr_WakeUp )
           	 	                                    
83037      	,	.Tx_Data( RxErr_Data )
           	 	                      
83038      	,	.Tx_Head( RxErr_Head )
           	 	                      
83039      	,	.Tx_Rdy( RxErr_Rdy )
           	 	                    
83040      	,	.Tx_Tail( RxErr_Tail )
           	 	                      
83041      	,	.Tx_Vld( RxErr_Vld )
           	 	                    
83042      	);
           	  
83043      	assign RxWord_Hdr_Addr = RxErr_Data [187:157];
           	                                              
83044      	assign CxtWr_AddLd0 = RxWord_Hdr_Addr [7:0];
           	                                            
83045      	assign CxtWr_Addr4Be = 4'b0;
           	                            
83046      	assign RxWord_Hdr_Echo = RxErr_Data [148:146];
           	                                              
83047      	assign CxtWr_Echo = RxWord_Hdr_Echo;
           	                                    
83048      	assign CxtWr_Head = 1'b0;
           	                         
83049      	assign RxWord_Hdr_Len1 = RxErr_Data [194:188];
           	                                              
83050      	assign CxtWr_Len1 = RxWord_Hdr_Len1;
           	                                    
83051      	assign RxWord_Hdr_Opc = RxErr_Data [200:197];
           	                                             
83052      	assign CxtWr_OpcT = RxWord_Hdr_Opc;
           	                                   
83053      	assign CxtWr_RdAlign = 1'b0;
           	                            
83054      	assign CxtWr_RouteIdZ = 5'b0;
           	                             
83055      	assign ReqTx0_Data = RxErr_Data;
           	                                
83056      	assign ReqTx_Data = { ReqTx0_Data [215:146] , ReqTx0_Data [145:0] };
           	                                                                    
83057      	assign ReqTx0_Head = RxErr_Head;
           	                                
83058      	assign ReqTx_Head = ReqTx0_Head;
           	                                
83059      	assign ReqTx0_Tail = RxErr_Tail;
           	                                
83060      	assign ReqTx_Tail = ReqTx0_Tail;
           	                                
83061      	assign ReqTx0_Vld = RxErr_Vld & ( ~ RxErr_Head & ~ LoopPld | CurState == 2'b00 & ~ LoopBack );
           	                                                                                              
83062      	assign ReqTx_Vld = ReqTx0_Vld;
           	                              
83063      	assign Sys_Pwr_Idle = Pwr_BusErr_Idle & Pwr_Cxt_Idle;
           	                                                     
83064      	assign Sys_Pwr_WakeUp = ReqRx_Vld;
           	                                  
83065      	// synopsys translate_off
           	                         
83066      	// synthesis translate_off
           	                          
83067      	always @( posedge Sys_Clk )
           	                           
83068      	begin
           	     
83069      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
83070      			if ( Arb_Req == 2'b0 ) // BitCov [GRADE=1] O = 1
           			                                                
83071      				begin end
           				         
83072      	end
           	   
83073      	// synthesis translate_on
           	                         
83074      	// synopsys translate_on
           	                        
83075      	// synopsys translate_off
           	                         
83076      	// synthesis translate_off
           	                          
83077      	always @( posedge Sys_Clk )
           	                           
83078      	begin
           	     
83079      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
83080      			if ( Arb_Req == 2'b01 ) // BitCov [GRADE=1] O = 1
           			                                                 
83081      				begin end
           				         
83082      	end
           	   
83083      	// synthesis translate_on
           	                         
83084      	// synopsys translate_on
           	                        
83085      	// synopsys translate_off
           	                         
83086      	// synthesis translate_off
           	                          
83087      	always @( posedge Sys_Clk )
           	                           
83088      	begin
           	     
83089      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
83090      			if ( Arb_Req == 2'b10 ) // BitCov [GRADE=1] O = 1
           			                                                 
83091      				begin end
           				         
83092      	end
           	   
83093      	// synthesis translate_on
           	                         
83094      	// synopsys translate_on
           	                        
83095      	// synopsys translate_off
           	                         
83096      	// synthesis translate_off
           	                          
83097      	rsnoc_z_H_R_G_T2_S_U_93db7490 Ise(
           	                                  
83098      		.Clk( Sys_Clk )
           		               
83099      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83100      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83101      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83102      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83103      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83104      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83105      	,	.Rx_Data( ReqRx_Data )
           	 	                      
83106      	,	.Rx_Head( ReqRx_Head )
           	 	                      
83107      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
83108      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
83109      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
83110      	,	.RxAddrMask( AddrMask )
           	 	                       
83111      	,	.RxApertureHit( PathFound & SubFound )
           	 	                                      
83112      	,	.RxPathHit( PathFound )
           	 	                       
83113      	);
           	  
83114      	// synthesis translate_on
           	                         
83115      	// synopsys translate_on
           	                        
83116      endmodule
                    
83117      
           
83118      `timescale 1ps/1ps
                             
83119      module rsnoc_z_H_R_U_P_N_e5534060_A321146010117123041101081 (
                                                                        
83120      	Rx_0
           	    
83121      ,	Rx_1
            	    
83122      ,	Rx_10
            	     
83123      ,	Rx_11
            	     
83124      ,	Rx_13
            	     
83125      ,	Rx_14
            	     
83126      ,	Rx_15
            	     
83127      ,	Rx_17
            	     
83128      ,	Rx_19
            	     
83129      ,	Rx_2
            	    
83130      ,	Rx_20
            	     
83131      ,	Rx_4
            	    
83132      ,	Rx_6
            	    
83133      ,	Rx_7
            	    
83134      ,	Rx_8
            	    
83135      ,	Rx_9
            	    
83136      ,	RxRdy
            	     
83137      ,	RxVld
            	     
83138      ,	Sys_Clk
            	       
83139      ,	Sys_Clk_ClkS
            	            
83140      ,	Sys_Clk_En
            	          
83141      ,	Sys_Clk_EnS
            	           
83142      ,	Sys_Clk_RetRstN
            	               
83143      ,	Sys_Clk_RstN
            	            
83144      ,	Sys_Clk_Tm
            	          
83145      ,	Sys_Pwr_Idle
            	            
83146      ,	Sys_Pwr_WakeUp
            	              
83147      ,	Tx_0
            	    
83148      ,	Tx_1
            	    
83149      ,	Tx_10
            	     
83150      ,	Tx_11
            	     
83151      ,	Tx_13
            	     
83152      ,	Tx_14
            	     
83153      ,	Tx_15
            	     
83154      ,	Tx_17
            	     
83155      ,	Tx_19
            	     
83156      ,	Tx_2
            	    
83157      ,	Tx_20
            	     
83158      ,	Tx_4
            	    
83159      ,	Tx_6
            	    
83160      ,	Tx_7
            	    
83161      ,	Tx_8
            	    
83162      ,	Tx_9
            	    
83163      ,	TxRdy
            	     
83164      ,	TxVld
            	     
83165      );
             
83166      	input  [31:0]  Rx_0            ;
           	                                
83167      	input          Rx_1            ;
           	                                
83168      	input  [1:0]   Rx_10           ;
           	                                
83169      	input  [2:0]   Rx_11           ;
           	                                
83170      	input  [3:0]   Rx_13           ;
           	                                
83171      	input          Rx_14           ;
           	                                
83172      	input          Rx_15           ;
           	                                
83173      	input          Rx_17           ;
           	                                
83174      	input  [7:0]   Rx_19           ;
           	                                
83175      	input  [145:0] Rx_2            ;
           	                                
83176      	input          Rx_20           ;
           	                                
83177      	input          Rx_4            ;
           	                                
83178      	input          Rx_6            ;
           	                                
83179      	input          Rx_7            ;
           	                                
83180      	input  [6:0]   Rx_8            ;
           	                                
83181      	input          Rx_9            ;
           	                                
83182      	output         RxRdy           ;
           	                                
83183      	input          RxVld           ;
           	                                
83184      	input          Sys_Clk         ;
           	                                
83185      	input          Sys_Clk_ClkS    ;
           	                                
83186      	input          Sys_Clk_En      ;
           	                                
83187      	input          Sys_Clk_EnS     ;
           	                                
83188      	input          Sys_Clk_RetRstN ;
           	                                
83189      	input          Sys_Clk_RstN    ;
           	                                
83190      	input          Sys_Clk_Tm      ;
           	                                
83191      	output         Sys_Pwr_Idle    ;
           	                                
83192      	output         Sys_Pwr_WakeUp  ;
           	                                
83193      	output [31:0]  Tx_0            ;
           	                                
83194      	output         Tx_1            ;
           	                                
83195      	output [1:0]   Tx_10           ;
           	                                
83196      	output [2:0]   Tx_11           ;
           	                                
83197      	output [3:0]   Tx_13           ;
           	                                
83198      	output         Tx_14           ;
           	                                
83199      	output         Tx_15           ;
           	                                
83200      	output         Tx_17           ;
           	                                
83201      	output [7:0]   Tx_19           ;
           	                                
83202      	output [145:0] Tx_2            ;
           	                                
83203      	output         Tx_20           ;
           	                                
83204      	output         Tx_4            ;
           	                                
83205      	output         Tx_6            ;
           	                                
83206      	output         Tx_7            ;
           	                                
83207      	output [6:0]   Tx_8            ;
           	                                
83208      	output         Tx_9            ;
           	                                
83209      	input          TxRdy           ;
           	                                
83210      	output         TxVld           ;
           	                                
83211      	reg  dontStop ;
           	               
83212      	assign RxRdy = TxRdy;
           	                     
83213      	assign Sys_Pwr_Idle = 1'b1;
           	                           
83214      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83215      	assign Tx_0 = Rx_0;
           	                   
83216      	assign Tx_1 = Rx_1;
           	                   
83217      	assign Tx_10 = Rx_10;
           	                     
83218      	assign Tx_11 = Rx_11;
           	                     
83219      	assign Tx_13 = Rx_13;
           	                     
83220      	assign Tx_14 = Rx_14;
           	                     
83221      	assign Tx_15 = Rx_15;
           	                     
83222      	assign Tx_17 = Rx_17;
           	                     
83223      	assign Tx_19 = Rx_19;
           	                     
83224      	assign Tx_2 = Rx_2;
           	                   
83225      	assign Tx_20 = Rx_20;
           	                     
83226      	assign Tx_4 = Rx_4;
           	                   
83227      	assign Tx_6 = Rx_6;
           	                   
83228      	assign Tx_7 = Rx_7;
           	                   
83229      	assign Tx_8 = Rx_8;
           	                   
83230      	assign Tx_9 = Rx_9;
           	                   
83231      	assign TxVld = RxVld;
           	                     
83232      	// synopsys translate_off
           	                         
83233      	// synthesis translate_off
           	                          
83234      	always @( posedge Sys_Clk )
           	                           
83235      		if ( Sys_Clk == 1'b1 )
           		                      
83236      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
83237      				dontStop = 0;
           				             
83238      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
83239      				if (!dontStop) begin
           				                    
83240      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
83241      					$stop;
           					      
83242      				end
           				   
83243      			end
           			   
83244      	// synthesis translate_on
           	                         
83245      	// synopsys translate_on
           	                        
83246      	endmodule
           	         
83247      
           
83248      `timescale 1ps/1ps
                             
83249      module rsnoc_z_H_R_G_T2_O_U_3ec4fe15 (
                                                 
83250      	Cxt_0
           	     
83251      ,	Cxt_1
            	     
83252      ,	Cxt_10
            	      
83253      ,	Cxt_11
            	      
83254      ,	Cxt_12
            	      
83255      ,	Cxt_13
            	      
83256      ,	Cxt_14
            	      
83257      ,	Cxt_15
            	      
83258      ,	Cxt_2
            	     
83259      ,	Cxt_3
            	     
83260      ,	Cxt_4
            	     
83261      ,	Cxt_5
            	     
83262      ,	Cxt_6
            	     
83263      ,	Cxt_7
            	     
83264      ,	Cxt_8
            	     
83265      ,	Cxt_9
            	     
83266      ,	CxtUsed
            	       
83267      ,	Rdy
            	   
83268      ,	Req_AddLd0
            	          
83269      ,	Req_AddMdL
            	          
83270      ,	Req_Len1
            	        
83271      ,	Req_OpcT
            	        
83272      ,	Req_RouteId
            	           
83273      ,	Req_SeqId
            	         
83274      ,	Req_Strm
            	        
83275      ,	ReqRdy
            	      
83276      ,	ReqVld
            	      
83277      ,	Sys_Clk
            	       
83278      ,	Sys_Clk_ClkS
            	            
83279      ,	Sys_Clk_En
            	          
83280      ,	Sys_Clk_EnS
            	           
83281      ,	Sys_Clk_RetRstN
            	               
83282      ,	Sys_Clk_RstN
            	            
83283      ,	Sys_Clk_Tm
            	          
83284      ,	Sys_Pwr_Idle
            	            
83285      ,	Sys_Pwr_WakeUp
            	              
83286      );
             
83287      	input  [32:0] Cxt_0           ;
           	                               
83288      	input  [32:0] Cxt_1           ;
           	                               
83289      	input  [32:0] Cxt_10          ;
           	                               
83290      	input  [32:0] Cxt_11          ;
           	                               
83291      	input  [32:0] Cxt_12          ;
           	                               
83292      	input  [32:0] Cxt_13          ;
           	                               
83293      	input  [32:0] Cxt_14          ;
           	                               
83294      	input  [32:0] Cxt_15          ;
           	                               
83295      	input  [32:0] Cxt_2           ;
           	                               
83296      	input  [32:0] Cxt_3           ;
           	                               
83297      	input  [32:0] Cxt_4           ;
           	                               
83298      	input  [32:0] Cxt_5           ;
           	                               
83299      	input  [32:0] Cxt_6           ;
           	                               
83300      	input  [32:0] Cxt_7           ;
           	                               
83301      	input  [32:0] Cxt_8           ;
           	                               
83302      	input  [32:0] Cxt_9           ;
           	                               
83303      	input  [15:0] CxtUsed         ;
           	                               
83304      	output        Rdy             ;
           	                               
83305      	input  [7:0]  Req_AddLd0      ;
           	                               
83306      	input  [22:0] Req_AddMdL      ;
           	                               
83307      	input  [6:0]  Req_Len1        ;
           	                               
83308      	input  [3:0]  Req_OpcT        ;
           	                               
83309      	input  [13:0] Req_RouteId     ;
           	                               
83310      	input  [3:0]  Req_SeqId       ;
           	                               
83311      	input         Req_Strm        ;
           	                               
83312      	input         ReqRdy          ;
           	                               
83313      	input         ReqVld          ;
           	                               
83314      	input         Sys_Clk         ;
           	                               
83315      	input         Sys_Clk_ClkS    ;
           	                               
83316      	input         Sys_Clk_En      ;
           	                               
83317      	input         Sys_Clk_EnS     ;
           	                               
83318      	input         Sys_Clk_RetRstN ;
           	                               
83319      	input         Sys_Clk_RstN    ;
           	                               
83320      	input         Sys_Clk_Tm      ;
           	                               
83321      	output        Sys_Pwr_Idle    ;
           	                               
83322      	output        Sys_Pwr_WakeUp  ;
           	                               
83323      	assign Rdy = 1'b1;
           	                  
83324      	assign Sys_Pwr_Idle = 1'b1;
           	                           
83325      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83326      endmodule
                    
83327      
           
83328      `timescale 1ps/1ps
                             
83329      module rsnoc_z_H_R_G_T2_P_U_ad1b8756 (
                                                 
83330      	Cxt_AddLd0
           	          
83331      ,	Cxt_Addr4Be
            	           
83332      ,	Cxt_Echo
            	        
83333      ,	Cxt_Head
            	        
83334      ,	Cxt_Len1
            	        
83335      ,	Cxt_OpcT
            	        
83336      ,	Cxt_RdAlign
            	           
83337      ,	Cxt_RouteIdZ
            	            
83338      ,	CxtUsed
            	       
83339      ,	Rx_ConnId
            	         
83340      ,	Rx_CxtId
            	        
83341      ,	Rx_Head
            	       
83342      ,	Rx_Last
            	       
83343      ,	Rx_Opc
            	      
83344      ,	Rx_Pld
            	      
83345      ,	Rx_Rdy
            	      
83346      ,	Rx_Status
            	         
83347      ,	Rx_Vld
            	      
83348      ,	Sys_Clk
            	       
83349      ,	Sys_Clk_ClkS
            	            
83350      ,	Sys_Clk_En
            	          
83351      ,	Sys_Clk_EnS
            	           
83352      ,	Sys_Clk_RetRstN
            	               
83353      ,	Sys_Clk_RstN
            	            
83354      ,	Sys_Clk_Tm
            	          
83355      ,	Sys_Pwr_Idle
            	            
83356      ,	Sys_Pwr_WakeUp
            	              
83357      ,	Tx_Data
            	       
83358      ,	Tx_Head
            	       
83359      ,	Tx_Rdy
            	      
83360      ,	Tx_Tail
            	       
83361      ,	Tx_Vld
            	      
83362      ,	TxCxtId
            	       
83363      ,	TxLast
            	      
83364      );
             
83365      	input  [7:0]   Cxt_AddLd0      ;
           	                                
83366      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
83367      	input  [2:0]   Cxt_Echo        ;
           	                                
83368      	input          Cxt_Head        ;
           	                                
83369      	input  [6:0]   Cxt_Len1        ;
           	                                
83370      	input  [3:0]   Cxt_OpcT        ;
           	                                
83371      	input          Cxt_RdAlign     ;
           	                                
83372      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
83373      	input  [15:0]  CxtUsed         ;
           	                                
83374      	input  [4:0]   Rx_ConnId       ;
           	                                
83375      	input  [15:0]  Rx_CxtId        ;
           	                                
83376      	input          Rx_Head         ;
           	                                
83377      	input          Rx_Last         ;
           	                                
83378      	input  [3:0]   Rx_Opc          ;
           	                                
83379      	input  [145:0] Rx_Pld          ;
           	                                
83380      	output         Rx_Rdy          ;
           	                                
83381      	input  [1:0]   Rx_Status       ;
           	                                
83382      	input          Rx_Vld          ;
           	                                
83383      	input          Sys_Clk         ;
           	                                
83384      	input          Sys_Clk_ClkS    ;
           	                                
83385      	input          Sys_Clk_En      ;
           	                                
83386      	input          Sys_Clk_EnS     ;
           	                                
83387      	input          Sys_Clk_RetRstN ;
           	                                
83388      	input          Sys_Clk_RstN    ;
           	                                
83389      	input          Sys_Clk_Tm      ;
           	                                
83390      	output         Sys_Pwr_Idle    ;
           	                                
83391      	output         Sys_Pwr_WakeUp  ;
           	                                
83392      	output [215:0] Tx_Data         ;
           	                                
83393      	output         Tx_Head         ;
           	                                
83394      	input          Tx_Rdy          ;
           	                                
83395      	output         Tx_Tail         ;
           	                                
83396      	output         Tx_Vld          ;
           	                                
83397      	output [15:0]  TxCxtId         ;
           	                                
83398      	output         TxLast          ;
           	                                
83399      	wire [4:0]   u_29f0      ;
           	                          
83400      	wire         AutoItlv    ;
           	                          
83401      	wire         AutoItlvPnd ;
           	                          
83402      	reg  [4:0]   Cur_ConnId  ;
           	                          
83403      	reg  [15:0]  Cur_CxtId   ;
           	                          
83404      	reg          Cur_Last    ;
           	                          
83405      	reg  [3:0]   Cur_Opc     ;
           	                          
83406      	reg  [145:0] Cur_Pld     ;
           	                          
83407      	reg  [1:0]   Cur_Status  ;
           	                          
83408      	wire         Full        ;
           	                          
83409      	wire [30:0]  Hdr_Addr    ;
           	                          
83410      	wire [2:0]   Hdr_Echo    ;
           	                          
83411      	wire [6:0]   Hdr_Len1    ;
           	                          
83412      	wire [3:0]   Hdr_Opc     ;
           	                          
83413      	wire [13:0]  Hdr_RouteId ;
           	                          
83414      	wire [1:0]   Hdr_Status  ;
           	                          
83415      	wire         Head        ;
           	                          
83416      	wire         Itlv        ;
           	                          
83417      	wire         Tail        ;
           	                          
83418      	wire [69:0]  TxHdr       ;
           	                          
83419      	wire [145:0] TxPld       ;
           	                          
83420      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
83421      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
83422      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83423      		if ( ! Sys_Clk_RstN )
           		                     
83424      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
83425      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83426      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
83427      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
83428      		.Clk( Sys_Clk )
           		               
83429      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83430      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83431      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83432      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83433      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83434      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83435      	,	.O( AutoItlv )
           	 	              
83436      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83437      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
83438      	);
           	  
83439      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
83440      		.Clk( Sys_Clk )
           		               
83441      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83442      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83443      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83444      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83445      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83446      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83447      	,	.O( Full )
           	 	          
83448      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83449      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
83450      	);
           	  
83451      	assign Sys_Pwr_Idle = ~ Full;
           	                             
83452      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83453      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
83454      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01011001100000;
           	                                                            
83455      	assign Hdr_Opc = Cur_Opc;
           	                         
83456      	assign Hdr_Status = Cur_Status;
           	                               
83457      	assign Hdr_Len1 = Cxt_Len1;
           	                           
83458      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
83459      	assign Hdr_Echo = Cxt_Echo;
           	                           
83460      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
83461      	assign TxPld = Cur_Pld;
           	                       
83462      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
83463      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83464      		if ( ! Sys_Clk_RstN )
           		                     
83465      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
83466      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83467      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
83468      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83469      		if ( ! Sys_Clk_RstN )
           		                     
83470      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
83471      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83472      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
83473      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83474      		if ( ! Sys_Clk_RstN )
           		                     
83475      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
83476      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83477      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
83478      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
83479      	assign Tail = Cur_Last | Itlv;
           	                              
83480      	assign Tx_Head = Head;
           	                      
83481      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83482      		if ( ! Sys_Clk_RstN )
           		                     
83483      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
83484      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83485      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
83486      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
83487      		.Clk( Sys_Clk )
           		               
83488      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83489      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83490      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83491      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83492      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83493      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83494      	,	.O( AutoItlvPnd )
           	 	                 
83495      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83496      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
83497      	);
           	  
83498      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
83499      		.Clk( Sys_Clk )
           		               
83500      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83501      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83502      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83503      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83504      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83505      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83506      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
83507      	,	.O( Head )
           	 	          
83508      	,	.Reset( 1'b1 )
           	 	              
83509      	,	.Set( Tail )
           	 	            
83510      	);
           	  
83511      	assign Tx_Tail = Tail;
           	                      
83512      	assign TxCxtId = Cur_CxtId;
           	                           
83513      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83514      		if ( ! Sys_Clk_RstN )
           		                     
83515      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
83516      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83517      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
83518      	assign TxLast = Cur_Last;
           	                         
83519      endmodule
                    
83520      
           
83521      `timescale 1ps/1ps
                             
83522      module rsnoc_z_H_R_U_A_Rw_D14402 (
                                             
83523      	Addr
           	    
83524      ,	Len1
            	    
83525      ,	Purge
            	     
83526      ,	RxData
            	      
83527      ,	RxHead
            	      
83528      ,	RxRdy
            	     
83529      ,	RxTail
            	      
83530      ,	RxVld
            	     
83531      ,	Sys_Clk
            	       
83532      ,	Sys_Clk_ClkS
            	            
83533      ,	Sys_Clk_En
            	          
83534      ,	Sys_Clk_EnS
            	           
83535      ,	Sys_Clk_RetRstN
            	               
83536      ,	Sys_Clk_RstN
            	            
83537      ,	Sys_Clk_Tm
            	          
83538      ,	Sys_Pwr_Idle
            	            
83539      ,	Sys_Pwr_WakeUp
            	              
83540      ,	TxData
            	      
83541      ,	TxHead
            	      
83542      ,	TxRdy
            	     
83543      ,	TxTail
            	      
83544      ,	TxVld
            	     
83545      ,	Wrap
            	    
83546      );
             
83547      	input  [1:0]   Addr            ;
           	                                
83548      	input  [1:0]   Len1            ;
           	                                
83549      	output         Purge           ;
           	                                
83550      	input  [143:0] RxData          ;
           	                                
83551      	input          RxHead          ;
           	                                
83552      	output         RxRdy           ;
           	                                
83553      	input          RxTail          ;
           	                                
83554      	input          RxVld           ;
           	                                
83555      	input          Sys_Clk         ;
           	                                
83556      	input          Sys_Clk_ClkS    ;
           	                                
83557      	input          Sys_Clk_En      ;
           	                                
83558      	input          Sys_Clk_EnS     ;
           	                                
83559      	input          Sys_Clk_RetRstN ;
           	                                
83560      	input          Sys_Clk_RstN    ;
           	                                
83561      	input          Sys_Clk_Tm      ;
           	                                
83562      	output         Sys_Pwr_Idle    ;
           	                                
83563      	output         Sys_Pwr_WakeUp  ;
           	                                
83564      	output [143:0] TxData          ;
           	                                
83565      	output         TxHead          ;
           	                                
83566      	input          TxRdy           ;
           	                                
83567      	output         TxTail          ;
           	                                
83568      	output         TxVld           ;
           	                                
83569      	input          Wrap            ;
           	                                
83570      	wire        u_134b         ;
           	                            
83571      	wire        u_43_IDLE_LAST ;
           	                            
83572      	wire        u_43_IDLE_PKT  ;
           	                            
83573      	wire        u_43_LAST_IDLE ;
           	                            
83574      	wire        u_43_PKT_LAST  ;
           	                            
83575      	wire [3:0]  u_4c36         ;
           	                            
83576      	wire        u_624e         ;
           	                            
83577      	reg  [35:0] u_7c15         ;
           	                            
83578      	reg  [3:0]  u_8549         ;
           	                            
83579      	wire [3:0]  u_ab1f         ;
           	                            
83580      	reg  [35:0] u_ab44         ;
           	                            
83581      	wire [1:0]  u_b9ec         ;
           	                            
83582      	wire [1:0]  u_bdb6         ;
           	                            
83583      	wire        u_cd78         ;
           	                            
83584      	wire        u_d79c         ;
           	                            
83585      	reg  [35:0] u_dbcd         ;
           	                            
83586      	wire        u_fdfc         ;
           	                            
83587      	wire [3:0]  Ce             ;
           	                            
83588      	wire [1:0]  CurState       ;
           	                            
83589      	wire [3:0]  FirstWE        ;
           	                            
83590      	wire        GlbCe          ;
           	                            
83591      	wire        Idle           ;
           	                            
83592      	wire        Last           ;
           	                            
83593      	wire [3:0]  LastWE         ;
           	                            
83594      	wire [3:0]  Sel            ;
           	                            
83595      	wire        Sm_IDLE        ;
           	                            
83596      	wire        Sm_LAST        ;
           	                            
83597      	wire [35:0] TxD_0          ;
           	                            
83598      	wire [35:0] TxD_1          ;
           	                            
83599      	wire [35:0] TxD_2          ;
           	                            
83600      	wire [35:0] TxD_3          ;
           	                            
83601      	wire [3:0]  WE             ;
           	                            
83602      	wire        WrapOk         ;
           	                            
83603      	reg         TxTail         ;
           	                            
83604      	assign WrapOk = RxHead & Wrap & ( | ( Addr & Len1 ) );
           	                                                      
83605      	assign u_43_IDLE_LAST = RxVld & TxRdy & WrapOk & RxTail;
           	                                                        
83606      	assign u_43_IDLE_PKT = RxVld & TxRdy & WrapOk & ~ RxTail;
           	                                                         
83607      	assign u_43_LAST_IDLE = TxRdy;
           	                              
83608      	assign u_43_PKT_LAST = RxVld & TxRdy & RxTail;
           	                                              
83609      	rsnoc_z_T_C_S_C_L_R_Fsm_880872b9 FsmCurState(
           	                                             
83610      		.Clk( Sys_Clk )
           		               
83611      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83612      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83613      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83614      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83615      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83616      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83617      	,	.Conditions_IDLE_LAST( u_43_IDLE_LAST )
           	 	                                       
83618      	,	.Conditions_IDLE_PKT( u_43_IDLE_PKT )
           	 	                                     
83619      	,	.Conditions_LAST_IDLE( u_43_LAST_IDLE )
           	 	                                       
83620      	,	.Conditions_PKT_LAST( u_43_PKT_LAST )
           	 	                                     
83621      	,	.CurState( u_bdb6 )
           	 	                   
83622      	,	.NextState( u_b9ec )
           	 	                    
83623      	);
           	  
83624      	assign CurState = u_bdb6;
           	                         
83625      	assign Sm_LAST = CurState == 2'b10;
           	                                   
83626      	assign Last = Sm_LAST;
           	                      
83627      	assign Purge = Last;
           	                    
83628      	assign RxRdy = TxRdy & ~ Last;
           	                              
83629      	assign Sm_IDLE = CurState == 2'b00;
           	                                   
83630      	assign Idle = Sm_IDLE;
           	                      
83631      	assign Sys_Pwr_Idle = Idle;
           	                           
83632      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83633      	assign u_d79c = Idle & WrapOk;
           	                              
83634      	assign GlbCe = Sm_IDLE & RxVld & TxRdy & WrapOk;
           	                                                
83635      	assign LastWE = ~ u_8549;
           	                         
83636      	assign WE = Last ? LastWE : ( u_d79c ? FirstWE : 4'b1111 );
           	                 <font color = "red">-3-</font>                    
           	                 <font color = "red">==></font>                    
           	                 <font color = "red">==></font>                    
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82929      	,	.Data( 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 )
           	<font color = "green">-1-</font> 	                                                                                                                                              
82930      	,	.LastWord( 1'b1 )
           <font color = "green">	==></font>
82931      	,	.Payload( RspDatum )
           	<font color = "red">-2-</font> 	                    
82932      	,	.WordErr( 1'b0 )
           	 	                
82933      	);
           	  
82934      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
82935      		.Clk( Sys_Clk )
           		               
82936      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
82937      	,	.Clk_En( Sys_Clk_En )
           	 	                     
82938      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
82939      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
82940      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
82941      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
82942      	,	.En( RxErr_Vld & RxErr_Rdy )
           	 	                            
82943      	,	.O( LoopPld )
           	 	             
82944      	,	.Reset( RxErr_Tail )
           	 	                    
82945      	,	.Set( LoopBack & RxErr_Head )
           	 	                             
82946      	);
           	  
82947      	rsnoc_z_H_R_U_A_M_66382065_D216e0p0 Im(
           	                                       
82948      		.Gnt( Arb_Gnt )
           		               
82949      	,	.Rdy( Arb_Rdy )
           	 	               
82950      	,	.Req( Arb_Req )
           	 	               
82951      	,	.ReqArbIn( )
           	 	            
82952      	,	.Rx_0_Data( Rsp_Data )
           	 	                      
82953      	,	.Rx_0_Head( 1'b1 )
           	 	                  
82954      	,	.Rx_0_Rdy( Rsp_Rdy )
           	 	                    
82955      	,	.Rx_0_Tail( 1'b1 )
           	 	                  
82956      	,	.Rx_0_Vld( Rsp_Vld )
           	 	                    
82957      	,	.Rx_1_Data( RspRx_Data )
           	 	                        
82958      	,	.Rx_1_Head( RspRx_Head )
           	 	                        
82959      	,	.Rx_1_Rdy( RspRx_Rdy )
           	 	                      
82960      	,	.Rx_1_Tail( RspRx_Tail )
           	 	                        
82961      	,	.Rx_1_Vld( RspRx_Vld )
           	 	                      
82962      	,	.RxLock( 2'b0 )
           	 	               
82963      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82964      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82965      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82966      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82967      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82968      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82969      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82970      	,	.Sys_Pwr_Idle( )
           	 	                
82971      	,	.Sys_Pwr_WakeUp( )
           	 	                  
82972      	,	.Tx_Data( RspTx_Data )
           	 	                      
82973      	,	.Tx_Head( RspTx_Head )
           	 	                      
82974      	,	.Tx_Rdy( RspTx_Rdy )
           	 	                    
82975      	,	.Tx_Tail( RspTx_Tail )
           	 	                      
82976      	,	.Tx_Vld( RspTx_Vld )
           	 	                    
82977      	,	.Vld( Arb_Vld )
           	 	               
82978      	);
           	  
82979      	assign CxtRdy = Rsp_Rdy;
           	                        
82980      	rsnoc_z_H_R_U_P_Hs_654f724d_A0001420 Ip(
           	                                        
82981      		.Rx_3( u_8bb4_3 )
           		                 
82982      	,	.Rx_4( u_8bb4_4 )
           	 	                 
82983      	,	.RxRdy( RspRdy )
           	 	                
82984      	,	.RxVld( WrCxt )
           	 	               
82985      	,	.Sys_Clk( Sys_Clk )
           	 	                   
82986      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
82987      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
82988      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
82989      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
82990      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
82991      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
82992      	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
           	 	                             
82993      	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
           	 	                                 
82994      	,	.Tx_3( u_7df2_3 )
           	 	                 
82995      	,	.Tx_4( u_7df2_4 )
           	 	                 
82996      	,	.TxRdy( CxtRdy )
           	 	                
82997      	,	.TxVld( CxtVld )
           	 	                
82998      	);
           	  
82999      	assign u_6_RSP_IDLE = RspRdy;
           	                             
83000      	assign u_6_WAIT_RSP = Empty & RspRdy;
           	                                     
83001      	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
           	                                             
83002      		.Clk( Sys_Clk )
           		               
83003      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83004      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83005      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83006      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83007      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83008      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83009      	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
           	 	                                      
83010      	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
           	 	                                    
83011      	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
           	 	                                    
83012      	,	.CurState( u_bdb6 )
           	 	                   
83013      	,	.NextState( u_b9ec )
           	 	                    
83014      	);
           	  
83015      	assign CurState = u_bdb6;
           	                         
83016      	assign RxErr_Rdy =
           	                  
83017      				~ RxErr_Head & ReqTx0_Rdy
           				                         
83018      		|			CurState == 2'b00 & ~ LoopBack & ReqTx0_Rdy
           		 			                                           
83019      		|			CurState == 2'b01 & Empty & RspRdy
           		 			                                  
83020      		|	LoopPld;
           		 	        
83021      	rsnoc_z_H_R_G_T2_B_U_e584db3c Ibe(
           	                                  
83022      		.CrossB1( 12'b0 )
           		                 
83023      	,	.Rx_Data( ReqRx_Data )
           	 	                      
83024      	,	.Rx_Head( ReqRx_Head )
           	 	                      
83025      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
83026      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
83027      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
83028      	,	.Sys_Clk( Sys_Clk )
           	 	                   
83029      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
83030      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
83031      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
83032      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
83033      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
83034      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
83035      	,	.Sys_Pwr_Idle( Pwr_BusErr_Idle )
           	 	                                
83036      	,	.Sys_Pwr_WakeUp( Pwr_BusErr_WakeUp )
           	 	                                    
83037      	,	.Tx_Data( RxErr_Data )
           	 	                      
83038      	,	.Tx_Head( RxErr_Head )
           	 	                      
83039      	,	.Tx_Rdy( RxErr_Rdy )
           	 	                    
83040      	,	.Tx_Tail( RxErr_Tail )
           	 	                      
83041      	,	.Tx_Vld( RxErr_Vld )
           	 	                    
83042      	);
           	  
83043      	assign RxWord_Hdr_Addr = RxErr_Data [187:157];
           	                                              
83044      	assign CxtWr_AddLd0 = RxWord_Hdr_Addr [7:0];
           	                                            
83045      	assign CxtWr_Addr4Be = 4'b0;
           	                            
83046      	assign RxWord_Hdr_Echo = RxErr_Data [148:146];
           	                                              
83047      	assign CxtWr_Echo = RxWord_Hdr_Echo;
           	                                    
83048      	assign CxtWr_Head = 1'b0;
           	                         
83049      	assign RxWord_Hdr_Len1 = RxErr_Data [194:188];
           	                                              
83050      	assign CxtWr_Len1 = RxWord_Hdr_Len1;
           	                                    
83051      	assign RxWord_Hdr_Opc = RxErr_Data [200:197];
           	                                             
83052      	assign CxtWr_OpcT = RxWord_Hdr_Opc;
           	                                   
83053      	assign CxtWr_RdAlign = 1'b0;
           	                            
83054      	assign CxtWr_RouteIdZ = 5'b0;
           	                             
83055      	assign ReqTx0_Data = RxErr_Data;
           	                                
83056      	assign ReqTx_Data = { ReqTx0_Data [215:146] , ReqTx0_Data [145:0] };
           	                                                                    
83057      	assign ReqTx0_Head = RxErr_Head;
           	                                
83058      	assign ReqTx_Head = ReqTx0_Head;
           	                                
83059      	assign ReqTx0_Tail = RxErr_Tail;
           	                                
83060      	assign ReqTx_Tail = ReqTx0_Tail;
           	                                
83061      	assign ReqTx0_Vld = RxErr_Vld & ( ~ RxErr_Head & ~ LoopPld | CurState == 2'b00 & ~ LoopBack );
           	                                                                                              
83062      	assign ReqTx_Vld = ReqTx0_Vld;
           	                              
83063      	assign Sys_Pwr_Idle = Pwr_BusErr_Idle & Pwr_Cxt_Idle;
           	                                                     
83064      	assign Sys_Pwr_WakeUp = ReqRx_Vld;
           	                                  
83065      	// synopsys translate_off
           	                         
83066      	// synthesis translate_off
           	                          
83067      	always @( posedge Sys_Clk )
           	                           
83068      	begin
           	     
83069      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
83070      			if ( Arb_Req == 2'b0 ) // BitCov [GRADE=1] O = 1
           			                                                
83071      				begin end
           				         
83072      	end
           	   
83073      	// synthesis translate_on
           	                         
83074      	// synopsys translate_on
           	                        
83075      	// synopsys translate_off
           	                         
83076      	// synthesis translate_off
           	                          
83077      	always @( posedge Sys_Clk )
           	                           
83078      	begin
           	     
83079      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
83080      			if ( Arb_Req == 2'b01 ) // BitCov [GRADE=1] O = 1
           			                                                 
83081      				begin end
           				         
83082      	end
           	   
83083      	// synthesis translate_on
           	                         
83084      	// synopsys translate_on
           	                        
83085      	// synopsys translate_off
           	                         
83086      	// synthesis translate_off
           	                          
83087      	always @( posedge Sys_Clk )
           	                           
83088      	begin
           	     
83089      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
83090      			if ( Arb_Req == 2'b10 ) // BitCov [GRADE=1] O = 1
           			                                                 
83091      				begin end
           				         
83092      	end
           	   
83093      	// synthesis translate_on
           	                         
83094      	// synopsys translate_on
           	                        
83095      	// synopsys translate_off
           	                         
83096      	// synthesis translate_off
           	                          
83097      	rsnoc_z_H_R_G_T2_S_U_93db7490 Ise(
           	                                  
83098      		.Clk( Sys_Clk )
           		               
83099      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83100      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83101      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83102      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83103      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83104      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83105      	,	.Rx_Data( ReqRx_Data )
           	 	                      
83106      	,	.Rx_Head( ReqRx_Head )
           	 	                      
83107      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
83108      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
83109      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
83110      	,	.RxAddrMask( AddrMask )
           	 	                       
83111      	,	.RxApertureHit( PathFound & SubFound )
           	 	                                      
83112      	,	.RxPathHit( PathFound )
           	 	                       
83113      	);
           	  
83114      	// synthesis translate_on
           	                         
83115      	// synopsys translate_on
           	                        
83116      endmodule
                    
83117      
           
83118      `timescale 1ps/1ps
                             
83119      module rsnoc_z_H_R_U_P_N_e5534060_A321146010117123041101081 (
                                                                        
83120      	Rx_0
           	    
83121      ,	Rx_1
            	    
83122      ,	Rx_10
            	     
83123      ,	Rx_11
            	     
83124      ,	Rx_13
            	     
83125      ,	Rx_14
            	     
83126      ,	Rx_15
            	     
83127      ,	Rx_17
            	     
83128      ,	Rx_19
            	     
83129      ,	Rx_2
            	    
83130      ,	Rx_20
            	     
83131      ,	Rx_4
            	    
83132      ,	Rx_6
            	    
83133      ,	Rx_7
            	    
83134      ,	Rx_8
            	    
83135      ,	Rx_9
            	    
83136      ,	RxRdy
            	     
83137      ,	RxVld
            	     
83138      ,	Sys_Clk
            	       
83139      ,	Sys_Clk_ClkS
            	            
83140      ,	Sys_Clk_En
            	          
83141      ,	Sys_Clk_EnS
            	           
83142      ,	Sys_Clk_RetRstN
            	               
83143      ,	Sys_Clk_RstN
            	            
83144      ,	Sys_Clk_Tm
            	          
83145      ,	Sys_Pwr_Idle
            	            
83146      ,	Sys_Pwr_WakeUp
            	              
83147      ,	Tx_0
            	    
83148      ,	Tx_1
            	    
83149      ,	Tx_10
            	     
83150      ,	Tx_11
            	     
83151      ,	Tx_13
            	     
83152      ,	Tx_14
            	     
83153      ,	Tx_15
            	     
83154      ,	Tx_17
            	     
83155      ,	Tx_19
            	     
83156      ,	Tx_2
            	    
83157      ,	Tx_20
            	     
83158      ,	Tx_4
            	    
83159      ,	Tx_6
            	    
83160      ,	Tx_7
            	    
83161      ,	Tx_8
            	    
83162      ,	Tx_9
            	    
83163      ,	TxRdy
            	     
83164      ,	TxVld
            	     
83165      );
             
83166      	input  [31:0]  Rx_0            ;
           	                                
83167      	input          Rx_1            ;
           	                                
83168      	input  [1:0]   Rx_10           ;
           	                                
83169      	input  [2:0]   Rx_11           ;
           	                                
83170      	input  [3:0]   Rx_13           ;
           	                                
83171      	input          Rx_14           ;
           	                                
83172      	input          Rx_15           ;
           	                                
83173      	input          Rx_17           ;
           	                                
83174      	input  [7:0]   Rx_19           ;
           	                                
83175      	input  [145:0] Rx_2            ;
           	                                
83176      	input          Rx_20           ;
           	                                
83177      	input          Rx_4            ;
           	                                
83178      	input          Rx_6            ;
           	                                
83179      	input          Rx_7            ;
           	                                
83180      	input  [6:0]   Rx_8            ;
           	                                
83181      	input          Rx_9            ;
           	                                
83182      	output         RxRdy           ;
           	                                
83183      	input          RxVld           ;
           	                                
83184      	input          Sys_Clk         ;
           	                                
83185      	input          Sys_Clk_ClkS    ;
           	                                
83186      	input          Sys_Clk_En      ;
           	                                
83187      	input          Sys_Clk_EnS     ;
           	                                
83188      	input          Sys_Clk_RetRstN ;
           	                                
83189      	input          Sys_Clk_RstN    ;
           	                                
83190      	input          Sys_Clk_Tm      ;
           	                                
83191      	output         Sys_Pwr_Idle    ;
           	                                
83192      	output         Sys_Pwr_WakeUp  ;
           	                                
83193      	output [31:0]  Tx_0            ;
           	                                
83194      	output         Tx_1            ;
           	                                
83195      	output [1:0]   Tx_10           ;
           	                                
83196      	output [2:0]   Tx_11           ;
           	                                
83197      	output [3:0]   Tx_13           ;
           	                                
83198      	output         Tx_14           ;
           	                                
83199      	output         Tx_15           ;
           	                                
83200      	output         Tx_17           ;
           	                                
83201      	output [7:0]   Tx_19           ;
           	                                
83202      	output [145:0] Tx_2            ;
           	                                
83203      	output         Tx_20           ;
           	                                
83204      	output         Tx_4            ;
           	                                
83205      	output         Tx_6            ;
           	                                
83206      	output         Tx_7            ;
           	                                
83207      	output [6:0]   Tx_8            ;
           	                                
83208      	output         Tx_9            ;
           	                                
83209      	input          TxRdy           ;
           	                                
83210      	output         TxVld           ;
           	                                
83211      	reg  dontStop ;
           	               
83212      	assign RxRdy = TxRdy;
           	                     
83213      	assign Sys_Pwr_Idle = 1'b1;
           	                           
83214      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83215      	assign Tx_0 = Rx_0;
           	                   
83216      	assign Tx_1 = Rx_1;
           	                   
83217      	assign Tx_10 = Rx_10;
           	                     
83218      	assign Tx_11 = Rx_11;
           	                     
83219      	assign Tx_13 = Rx_13;
           	                     
83220      	assign Tx_14 = Rx_14;
           	                     
83221      	assign Tx_15 = Rx_15;
           	                     
83222      	assign Tx_17 = Rx_17;
           	                     
83223      	assign Tx_19 = Rx_19;
           	                     
83224      	assign Tx_2 = Rx_2;
           	                   
83225      	assign Tx_20 = Rx_20;
           	                     
83226      	assign Tx_4 = Rx_4;
           	                   
83227      	assign Tx_6 = Rx_6;
           	                   
83228      	assign Tx_7 = Rx_7;
           	                   
83229      	assign Tx_8 = Rx_8;
           	                   
83230      	assign Tx_9 = Rx_9;
           	                   
83231      	assign TxVld = RxVld;
           	                     
83232      	// synopsys translate_off
           	                         
83233      	// synthesis translate_off
           	                          
83234      	always @( posedge Sys_Clk )
           	                           
83235      		if ( Sys_Clk == 1'b1 )
           		                      
83236      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
83237      				dontStop = 0;
           				             
83238      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
83239      				if (!dontStop) begin
           				                    
83240      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
83241      					$stop;
           					      
83242      				end
           				   
83243      			end
           			   
83244      	// synthesis translate_on
           	                         
83245      	// synopsys translate_on
           	                        
83246      	endmodule
           	         
83247      
           
83248      `timescale 1ps/1ps
                             
83249      module rsnoc_z_H_R_G_T2_O_U_3ec4fe15 (
                                                 
83250      	Cxt_0
           	     
83251      ,	Cxt_1
            	     
83252      ,	Cxt_10
            	      
83253      ,	Cxt_11
            	      
83254      ,	Cxt_12
            	      
83255      ,	Cxt_13
            	      
83256      ,	Cxt_14
            	      
83257      ,	Cxt_15
            	      
83258      ,	Cxt_2
            	     
83259      ,	Cxt_3
            	     
83260      ,	Cxt_4
            	     
83261      ,	Cxt_5
            	     
83262      ,	Cxt_6
            	     
83263      ,	Cxt_7
            	     
83264      ,	Cxt_8
            	     
83265      ,	Cxt_9
            	     
83266      ,	CxtUsed
            	       
83267      ,	Rdy
            	   
83268      ,	Req_AddLd0
            	          
83269      ,	Req_AddMdL
            	          
83270      ,	Req_Len1
            	        
83271      ,	Req_OpcT
            	        
83272      ,	Req_RouteId
            	           
83273      ,	Req_SeqId
            	         
83274      ,	Req_Strm
            	        
83275      ,	ReqRdy
            	      
83276      ,	ReqVld
            	      
83277      ,	Sys_Clk
            	       
83278      ,	Sys_Clk_ClkS
            	            
83279      ,	Sys_Clk_En
            	          
83280      ,	Sys_Clk_EnS
            	           
83281      ,	Sys_Clk_RetRstN
            	               
83282      ,	Sys_Clk_RstN
            	            
83283      ,	Sys_Clk_Tm
            	          
83284      ,	Sys_Pwr_Idle
            	            
83285      ,	Sys_Pwr_WakeUp
            	              
83286      );
             
83287      	input  [32:0] Cxt_0           ;
           	                               
83288      	input  [32:0] Cxt_1           ;
           	                               
83289      	input  [32:0] Cxt_10          ;
           	                               
83290      	input  [32:0] Cxt_11          ;
           	                               
83291      	input  [32:0] Cxt_12          ;
           	                               
83292      	input  [32:0] Cxt_13          ;
           	                               
83293      	input  [32:0] Cxt_14          ;
           	                               
83294      	input  [32:0] Cxt_15          ;
           	                               
83295      	input  [32:0] Cxt_2           ;
           	                               
83296      	input  [32:0] Cxt_3           ;
           	                               
83297      	input  [32:0] Cxt_4           ;
           	                               
83298      	input  [32:0] Cxt_5           ;
           	                               
83299      	input  [32:0] Cxt_6           ;
           	                               
83300      	input  [32:0] Cxt_7           ;
           	                               
83301      	input  [32:0] Cxt_8           ;
           	                               
83302      	input  [32:0] Cxt_9           ;
           	                               
83303      	input  [15:0] CxtUsed         ;
           	                               
83304      	output        Rdy             ;
           	                               
83305      	input  [7:0]  Req_AddLd0      ;
           	                               
83306      	input  [22:0] Req_AddMdL      ;
           	                               
83307      	input  [6:0]  Req_Len1        ;
           	                               
83308      	input  [3:0]  Req_OpcT        ;
           	                               
83309      	input  [13:0] Req_RouteId     ;
           	                               
83310      	input  [3:0]  Req_SeqId       ;
           	                               
83311      	input         Req_Strm        ;
           	                               
83312      	input         ReqRdy          ;
           	                               
83313      	input         ReqVld          ;
           	                               
83314      	input         Sys_Clk         ;
           	                               
83315      	input         Sys_Clk_ClkS    ;
           	                               
83316      	input         Sys_Clk_En      ;
           	                               
83317      	input         Sys_Clk_EnS     ;
           	                               
83318      	input         Sys_Clk_RetRstN ;
           	                               
83319      	input         Sys_Clk_RstN    ;
           	                               
83320      	input         Sys_Clk_Tm      ;
           	                               
83321      	output        Sys_Pwr_Idle    ;
           	                               
83322      	output        Sys_Pwr_WakeUp  ;
           	                               
83323      	assign Rdy = 1'b1;
           	                  
83324      	assign Sys_Pwr_Idle = 1'b1;
           	                           
83325      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83326      endmodule
                    
83327      
           
83328      `timescale 1ps/1ps
                             
83329      module rsnoc_z_H_R_G_T2_P_U_ad1b8756 (
                                                 
83330      	Cxt_AddLd0
           	          
83331      ,	Cxt_Addr4Be
            	           
83332      ,	Cxt_Echo
            	        
83333      ,	Cxt_Head
            	        
83334      ,	Cxt_Len1
            	        
83335      ,	Cxt_OpcT
            	        
83336      ,	Cxt_RdAlign
            	           
83337      ,	Cxt_RouteIdZ
            	            
83338      ,	CxtUsed
            	       
83339      ,	Rx_ConnId
            	         
83340      ,	Rx_CxtId
            	        
83341      ,	Rx_Head
            	       
83342      ,	Rx_Last
            	       
83343      ,	Rx_Opc
            	      
83344      ,	Rx_Pld
            	      
83345      ,	Rx_Rdy
            	      
83346      ,	Rx_Status
            	         
83347      ,	Rx_Vld
            	      
83348      ,	Sys_Clk
            	       
83349      ,	Sys_Clk_ClkS
            	            
83350      ,	Sys_Clk_En
            	          
83351      ,	Sys_Clk_EnS
            	           
83352      ,	Sys_Clk_RetRstN
            	               
83353      ,	Sys_Clk_RstN
            	            
83354      ,	Sys_Clk_Tm
            	          
83355      ,	Sys_Pwr_Idle
            	            
83356      ,	Sys_Pwr_WakeUp
            	              
83357      ,	Tx_Data
            	       
83358      ,	Tx_Head
            	       
83359      ,	Tx_Rdy
            	      
83360      ,	Tx_Tail
            	       
83361      ,	Tx_Vld
            	      
83362      ,	TxCxtId
            	       
83363      ,	TxLast
            	      
83364      );
             
83365      	input  [7:0]   Cxt_AddLd0      ;
           	                                
83366      	input  [3:0]   Cxt_Addr4Be     ;
           	                                
83367      	input  [2:0]   Cxt_Echo        ;
           	                                
83368      	input          Cxt_Head        ;
           	                                
83369      	input  [6:0]   Cxt_Len1        ;
           	                                
83370      	input  [3:0]   Cxt_OpcT        ;
           	                                
83371      	input          Cxt_RdAlign     ;
           	                                
83372      	input  [4:0]   Cxt_RouteIdZ    ;
           	                                
83373      	input  [15:0]  CxtUsed         ;
           	                                
83374      	input  [4:0]   Rx_ConnId       ;
           	                                
83375      	input  [15:0]  Rx_CxtId        ;
           	                                
83376      	input          Rx_Head         ;
           	                                
83377      	input          Rx_Last         ;
           	                                
83378      	input  [3:0]   Rx_Opc          ;
           	                                
83379      	input  [145:0] Rx_Pld          ;
           	                                
83380      	output         Rx_Rdy          ;
           	                                
83381      	input  [1:0]   Rx_Status       ;
           	                                
83382      	input          Rx_Vld          ;
           	                                
83383      	input          Sys_Clk         ;
           	                                
83384      	input          Sys_Clk_ClkS    ;
           	                                
83385      	input          Sys_Clk_En      ;
           	                                
83386      	input          Sys_Clk_EnS     ;
           	                                
83387      	input          Sys_Clk_RetRstN ;
           	                                
83388      	input          Sys_Clk_RstN    ;
           	                                
83389      	input          Sys_Clk_Tm      ;
           	                                
83390      	output         Sys_Pwr_Idle    ;
           	                                
83391      	output         Sys_Pwr_WakeUp  ;
           	                                
83392      	output [215:0] Tx_Data         ;
           	                                
83393      	output         Tx_Head         ;
           	                                
83394      	input          Tx_Rdy          ;
           	                                
83395      	output         Tx_Tail         ;
           	                                
83396      	output         Tx_Vld          ;
           	                                
83397      	output [15:0]  TxCxtId         ;
           	                                
83398      	output         TxLast          ;
           	                                
83399      	wire [4:0]   u_29f0      ;
           	                          
83400      	wire         AutoItlv    ;
           	                          
83401      	wire         AutoItlvPnd ;
           	                          
83402      	reg  [4:0]   Cur_ConnId  ;
           	                          
83403      	reg  [15:0]  Cur_CxtId   ;
           	                          
83404      	reg          Cur_Last    ;
           	                          
83405      	reg  [3:0]   Cur_Opc     ;
           	                          
83406      	reg  [145:0] Cur_Pld     ;
           	                          
83407      	reg  [1:0]   Cur_Status  ;
           	                          
83408      	wire         Full        ;
           	                          
83409      	wire [30:0]  Hdr_Addr    ;
           	                          
83410      	wire [2:0]   Hdr_Echo    ;
           	                          
83411      	wire [6:0]   Hdr_Len1    ;
           	                          
83412      	wire [3:0]   Hdr_Opc     ;
           	                          
83413      	wire [13:0]  Hdr_RouteId ;
           	                          
83414      	wire [1:0]   Hdr_Status  ;
           	                          
83415      	wire         Head        ;
           	                          
83416      	wire         Itlv        ;
           	                          
83417      	wire         Tail        ;
           	                          
83418      	wire [69:0]  TxHdr       ;
           	                          
83419      	wire [145:0] TxPld       ;
           	                          
83420      	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
83421      	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
83422      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83423      		if ( ! Sys_Clk_RstN )
           		                     
83424      			Cur_Last <= #1.0 ( 1'b0 );
           			                          
83425      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83426      			Cur_Last <= #1.0 ( Rx_Last );
           			                             
83427      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
83428      		.Clk( Sys_Clk )
           		               
83429      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83430      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83431      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83432      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83433      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83434      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83435      	,	.O( AutoItlv )
           	 	              
83436      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83437      	,	.Set( Full & ~ Rx_Vld )
           	 	                       
83438      	);
           	  
83439      	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
83440      		.Clk( Sys_Clk )
           		               
83441      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83442      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83443      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83444      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83445      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83446      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83447      	,	.O( Full )
           	 	          
83448      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83449      	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
83450      	);
           	  
83451      	assign Sys_Pwr_Idle = ~ Full;
           	                             
83452      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83453      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
83454      	assign Hdr_RouteId = { 9'b0 , u_29f0 } | 14'b01011001100000;
           	                                                            
83455      	assign Hdr_Opc = Cur_Opc;
           	                         
83456      	assign Hdr_Status = Cur_Status;
           	                               
83457      	assign Hdr_Len1 = Cxt_Len1;
           	                           
83458      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
83459      	assign Hdr_Echo = Cxt_Echo;
           	                           
83460      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
83461      	assign TxPld = Cur_Pld;
           	                       
83462      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
83463      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83464      		if ( ! Sys_Clk_RstN )
           		                     
83465      			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
83466      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83467      			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
83468      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83469      		if ( ! Sys_Clk_RstN )
           		                     
83470      			Cur_Status <= #1.0 ( 2'b0 );
           			                            
83471      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83472      			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
83473      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83474      		if ( ! Sys_Clk_RstN )
           		                     
83475      			Cur_Pld <= #1.0 ( 146'b0 );
           			                           
83476      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83477      			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
83478      	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
83479      	assign Tail = Cur_Last | Itlv;
           	                              
83480      	assign Tx_Head = Head;
           	                      
83481      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83482      		if ( ! Sys_Clk_RstN )
           		                     
83483      			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
83484      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83485      			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
83486      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
83487      		.Clk( Sys_Clk )
           		               
83488      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83489      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83490      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83491      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83492      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83493      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83494      	,	.O( AutoItlvPnd )
           	 	                 
83495      	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
83496      	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
83497      	);
           	  
83498      	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
83499      		.Clk( Sys_Clk )
           		               
83500      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83501      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83502      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83503      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83504      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83505      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83506      	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
83507      	,	.O( Head )
           	 	          
83508      	,	.Reset( 1'b1 )
           	 	              
83509      	,	.Set( Tail )
           	 	            
83510      	);
           	  
83511      	assign Tx_Tail = Tail;
           	                      
83512      	assign TxCxtId = Cur_CxtId;
           	                           
83513      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
83514      		if ( ! Sys_Clk_RstN )
           		                     
83515      			Cur_CxtId <= #1.0 ( 16'b0 );
           			                            
83516      		else if ( Rx_Vld & Rx_Rdy )
           		                           
83517      			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
83518      	assign TxLast = Cur_Last;
           	                         
83519      endmodule
                    
83520      
           
83521      `timescale 1ps/1ps
                             
83522      module rsnoc_z_H_R_U_A_Rw_D14402 (
                                             
83523      	Addr
           	    
83524      ,	Len1
            	    
83525      ,	Purge
            	     
83526      ,	RxData
            	      
83527      ,	RxHead
            	      
83528      ,	RxRdy
            	     
83529      ,	RxTail
            	      
83530      ,	RxVld
            	     
83531      ,	Sys_Clk
            	       
83532      ,	Sys_Clk_ClkS
            	            
83533      ,	Sys_Clk_En
            	          
83534      ,	Sys_Clk_EnS
            	           
83535      ,	Sys_Clk_RetRstN
            	               
83536      ,	Sys_Clk_RstN
            	            
83537      ,	Sys_Clk_Tm
            	          
83538      ,	Sys_Pwr_Idle
            	            
83539      ,	Sys_Pwr_WakeUp
            	              
83540      ,	TxData
            	      
83541      ,	TxHead
            	      
83542      ,	TxRdy
            	     
83543      ,	TxTail
            	      
83544      ,	TxVld
            	     
83545      ,	Wrap
            	    
83546      );
             
83547      	input  [1:0]   Addr            ;
           	                                
83548      	input  [1:0]   Len1            ;
           	                                
83549      	output         Purge           ;
           	                                
83550      	input  [143:0] RxData          ;
           	                                
83551      	input          RxHead          ;
           	                                
83552      	output         RxRdy           ;
           	                                
83553      	input          RxTail          ;
           	                                
83554      	input          RxVld           ;
           	                                
83555      	input          Sys_Clk         ;
           	                                
83556      	input          Sys_Clk_ClkS    ;
           	                                
83557      	input          Sys_Clk_En      ;
           	                                
83558      	input          Sys_Clk_EnS     ;
           	                                
83559      	input          Sys_Clk_RetRstN ;
           	                                
83560      	input          Sys_Clk_RstN    ;
           	                                
83561      	input          Sys_Clk_Tm      ;
           	                                
83562      	output         Sys_Pwr_Idle    ;
           	                                
83563      	output         Sys_Pwr_WakeUp  ;
           	                                
83564      	output [143:0] TxData          ;
           	                                
83565      	output         TxHead          ;
           	                                
83566      	input          TxRdy           ;
           	                                
83567      	output         TxTail          ;
           	                                
83568      	output         TxVld           ;
           	                                
83569      	input          Wrap            ;
           	                                
83570      	wire        u_134b         ;
           	                            
83571      	wire        u_43_IDLE_LAST ;
           	                            
83572      	wire        u_43_IDLE_PKT  ;
           	                            
83573      	wire        u_43_LAST_IDLE ;
           	                            
83574      	wire        u_43_PKT_LAST  ;
           	                            
83575      	wire [3:0]  u_4c36         ;
           	                            
83576      	wire        u_624e         ;
           	                            
83577      	reg  [35:0] u_7c15         ;
           	                            
83578      	reg  [3:0]  u_8549         ;
           	                            
83579      	wire [3:0]  u_ab1f         ;
           	                            
83580      	reg  [35:0] u_ab44         ;
           	                            
83581      	wire [1:0]  u_b9ec         ;
           	                            
83582      	wire [1:0]  u_bdb6         ;
           	                            
83583      	wire        u_cd78         ;
           	                            
83584      	wire        u_d79c         ;
           	                            
83585      	reg  [35:0] u_dbcd         ;
           	                            
83586      	wire        u_fdfc         ;
           	                            
83587      	wire [3:0]  Ce             ;
           	                            
83588      	wire [1:0]  CurState       ;
           	                            
83589      	wire [3:0]  FirstWE        ;
           	                            
83590      	wire        GlbCe          ;
           	                            
83591      	wire        Idle           ;
           	                            
83592      	wire        Last           ;
           	                            
83593      	wire [3:0]  LastWE         ;
           	                            
83594      	wire [3:0]  Sel            ;
           	                            
83595      	wire        Sm_IDLE        ;
           	                            
83596      	wire        Sm_LAST        ;
           	                            
83597      	wire [35:0] TxD_0          ;
           	                            
83598      	wire [35:0] TxD_1          ;
           	                            
83599      	wire [35:0] TxD_2          ;
           	                            
83600      	wire [35:0] TxD_3          ;
           	                            
83601      	wire [3:0]  WE             ;
           	                            
83602      	wire        WrapOk         ;
           	                            
83603      	reg         TxTail         ;
           	                            
83604      	assign WrapOk = RxHead & Wrap & ( | ( Addr & Len1 ) );
           	                                                      
83605      	assign u_43_IDLE_LAST = RxVld & TxRdy & WrapOk & RxTail;
           	                                                        
83606      	assign u_43_IDLE_PKT = RxVld & TxRdy & WrapOk & ~ RxTail;
           	                                                         
83607      	assign u_43_LAST_IDLE = TxRdy;
           	                              
83608      	assign u_43_PKT_LAST = RxVld & TxRdy & RxTail;
           	                                              
83609      	rsnoc_z_T_C_S_C_L_R_Fsm_880872b9 FsmCurState(
           	                                             
83610      		.Clk( Sys_Clk )
           		               
83611      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
83612      	,	.Clk_En( Sys_Clk_En )
           	 	                     
83613      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
83614      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
83615      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
83616      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
83617      	,	.Conditions_IDLE_LAST( u_43_IDLE_LAST )
           	 	                                       
83618      	,	.Conditions_IDLE_PKT( u_43_IDLE_PKT )
           	 	                                     
83619      	,	.Conditions_LAST_IDLE( u_43_LAST_IDLE )
           	 	                                       
83620      	,	.Conditions_PKT_LAST( u_43_PKT_LAST )
           	 	                                     
83621      	,	.CurState( u_bdb6 )
           	 	                   
83622      	,	.NextState( u_b9ec )
           	 	                    
83623      	);
           	  
83624      	assign CurState = u_bdb6;
           	                         
83625      	assign Sm_LAST = CurState == 2'b10;
           	                                   
83626      	assign Last = Sm_LAST;
           	                      
83627      	assign Purge = Last;
           	                    
83628      	assign RxRdy = TxRdy & ~ Last;
           	                              
83629      	assign Sm_IDLE = CurState == 2'b00;
           	                                   
83630      	assign Idle = Sm_IDLE;
           	                      
83631      	assign Sys_Pwr_Idle = Idle;
           	                           
83632      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
83633      	assign u_d79c = Idle & WrapOk;
           	                              
83634      	assign GlbCe = Sm_IDLE & RxVld & TxRdy & WrapOk;
           	                                                
83635      	assign LastWE = ~ u_8549;
           	                         
83636      	assign WE = Last ? LastWE : ( u_d79c ? FirstWE : 4'b1111 );
           	                 <font color = "red">-3-</font>                    
           	                 <font color = "red">==></font>                    
           	                 <font color = "red">==></font>                    
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82968      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-1-</font> 	                             
82969      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
82970      	,	.Sys_Pwr_Idle( )
           <font color = "red">	==></font>
82971      	,	.Sys_Pwr_WakeUp( )
           <font color = "red">	==></font>
82972      	,	.Tx_Data( RspTx_Data )
           <font color = "red">	==></font>
82973      	,	.Tx_Head( RspTx_Head )
           <font color = "red">	==></font>
82974      	,	.Tx_Rdy( RspTx_Rdy )
           <font color = "red">	==></font>
82975      	,	.Tx_Tail( RspTx_Tail )
           <font color = "red">	==></font>
82976      	,	.Tx_Vld( RspTx_Vld )
           <font color = "red">	==></font>
82977      	,	.Vld( Arb_Vld )
           <font color = "red">	==></font>
82978      	);
           <font color = "red">	==></font>
82979      	assign CxtRdy = Rsp_Rdy;
           <font color = "red">	==></font>
82980      	rsnoc_z_H_R_U_P_Hs_654f724d_A0001420 Ip(
           <font color = "red">	==></font>
82981      		.Rx_3( u_8bb4_3 )
           <font color = "red">		==></font>
82982      	,	.Rx_4( u_8bb4_4 )
           <font color = "red">	==></font>
82983      	,	.RxRdy( RspRdy )
           <font color = "red">	==></font>
82984      	,	.RxVld( WrCxt )
           <font color = "red">	==></font>
82985      	,	.Sys_Clk( Sys_Clk )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'b0000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b1000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82989      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "green">-1-</font> 	                                   
82990      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
82991      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-2-</font> 	                         
82992      	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82994      	,	.Tx_3( u_7df2_3 )
           	<font color = "green">-1-</font> 	                 
82995      	,	.Tx_4( u_7df2_4 )
           <font color = "green">	==></font>
82996      	,	.TxRdy( CxtRdy )
           	<font color = "red">-2-</font> 	                
82997      	,	.TxVld( CxtVld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83000      	assign u_6_WAIT_RSP = Empty & RspRdy;
           	<font color = "red">-1-</font>                                     
83001      	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
           <font color = "red">	==></font>
83002      		.Clk( Sys_Clk )
           <font color = "green">		==></font>
83003      	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83008      	,	.Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-1-</font> 	                     
83009      	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
           <font color = "red">	==></font>
83010      	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
           <font color = "green">	==></font>
83011      	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83015      	assign CurState = u_bdb6;
           	<font color = "green">-1-</font>                         
83016      	assign RxErr_Rdy =
           <font color = "green">	==></font>
83017      				~ RxErr_Head & ReqTx0_Rdy
           				<font color = "red">-2-</font>                         
83018      		|			CurState == 2'b00 & ~ LoopBack & ReqTx0_Rdy
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83021      	rsnoc_z_H_R_G_T2_B_U_e584db3c Ibe(
           	<font color = "green">-1-</font>                                  
83022      		.CrossB1( 12'b0 )
           <font color = "green">		==></font>
83023      	,	.Rx_Data( ReqRx_Data )
           	<font color = "red">-2-</font> 	                      
83024      	,	.Rx_Head( ReqRx_Head )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83026      	,	.Rx_Tail( ReqRx_Tail )
           	<font color = "red">-1-</font> 	                      
83027      	,	.Rx_Vld( ReqRx_Vld )
           <font color = "red">	==></font>
83028      	,	.Sys_Clk( Sys_Clk )
           <font color = "green">	==></font>
83029      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83046      	assign RxWord_Hdr_Echo = RxErr_Data [148:146];
           	<font color = "red">-1-</font>                                              
83047      	assign CxtWr_Echo = RxWord_Hdr_Echo;
           <font color = "red">	==></font>
83048      	assign CxtWr_Head = 1'b0;
           <font color = "red">	==></font>
83049      	assign RxWord_Hdr_Len1 = RxErr_Data [194:188];
           <font color = "red">	==></font>
83050      	assign CxtWr_Len1 = RxWord_Hdr_Len1;
           <font color = "red">	==></font>
83051      	assign RxWord_Hdr_Opc = RxErr_Data [200:197];
           <font color = "green">	==></font>
83052      	assign CxtWr_OpcT = RxWord_Hdr_Opc;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83118      `timescale 1ps/1ps
           <font color = "green">-1-</font>                  
83119      module rsnoc_z_H_R_U_P_N_e5534060_A321146010117123041101081 (
           <font color = "green">==></font>
83120      	Rx_0
           	<font color = "red">-2-</font>    
83121      ,	Rx_1
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83185      	input          Sys_Clk_ClkS    ;
           	<font color = "green">-1-</font>                                
83186      	input          Sys_Clk_En      ;
           <font color = "green">	==></font>
83187      	input          Sys_Clk_EnS     ;
           	<font color = "red">-2-</font>                                
83188      	input          Sys_Clk_RetRstN ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83266      ,	CxtUsed
           <font color = "red">-1-</font> 	       
83267      ,	Rdy
           <font color = "red">==></font>
83268      ,	Req_AddLd0
           <font color = "red">==></font>
83269      ,	Req_AddMdL
           <font color = "green">==></font>
83270      ,	Req_Len1
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83283      ,	Sys_Clk_Tm
           <font color = "red">-1-</font> 	          
83284      ,	Sys_Pwr_Idle
           <font color = "green">==></font>
83285      ,	Sys_Pwr_WakeUp
           <font color = "red">==></font>
83286      );
           <font color = "red">==></font>
83287      	input  [32:0] Cxt_0           ;
           <font color = "red">	==></font>
83288      	input  [32:0] Cxt_1           ;
           <font color = "red">	==></font>
83289      	input  [32:0] Cxt_10          ;
           <font color = "red">	==></font>
83290      	input  [32:0] Cxt_11          ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83295      	input  [32:0] Cxt_2           ;
           	<font color = "red">-1-</font>                               
83296      	input  [32:0] Cxt_3           ;
           <font color = "red">	==></font>
83297      	input  [32:0] Cxt_4           ;
           <font color = "red">	==></font>
83298      	input  [32:0] Cxt_5           ;
           <font color = "red">	==></font>
83299      	input  [32:0] Cxt_6           ;
           <font color = "green">	==></font>
83300      	input  [32:0] Cxt_7           ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83571      	wire        u_43_IDLE_LAST ;
           	<font color = "red">-1-</font>                            
83572      	wire        u_43_IDLE_PKT  ;
           <font color = "red">	==></font>
83573      	wire        u_43_LAST_IDLE ;
           <font color = "red">	==></font>
83574      	wire        u_43_PKT_LAST  ;
           <font color = "red">	==></font>
83575      	wire [3:0]  u_4c36         ;
           <font color = "red">	==></font>
83576      	wire        u_624e         ;
           <font color = "red">	==></font>
83577      	reg  [35:0] u_7c15         ;
           <font color = "red">	==></font>
83578      	reg  [3:0]  u_8549         ;
           <font color = "red">	==></font>
83579      	wire [3:0]  u_ab1f         ;
           <font color = "red">	==></font>
83580      	reg  [35:0] u_ab44         ;
           <font color = "red">	==></font>
83581      	wire [1:0]  u_b9ec         ;
           <font color = "red">	==></font>
83582      	wire [1:0]  u_bdb6         ;
           <font color = "red">	==></font>
83583      	wire        u_cd78         ;
           <font color = "red">	==></font>
83584      	wire        u_d79c         ;
           <font color = "red">	==></font>
83585      	reg  [35:0] u_dbcd         ;
           <font color = "red">	==></font>
83586      	wire        u_fdfc         ;
           <font color = "red">	==></font>
83587      	wire [3:0]  Ce             ;
           <font color = "red">	==></font>
83588      	wire [1:0]  CurState       ;
           <font color = "green">	==></font>
83589      	wire [3:0]  FirstWE        ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83593      	wire [3:0]  LastWE         ;
           	<font color = "green">-1-</font>                            
83594      	wire [3:0]  Sel            ;
           <font color = "green">	==></font>
83595      	wire        Sm_IDLE        ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83598      	wire [35:0] TxD_1          ;
           	<font color = "green">-1-</font>                            
83599      	wire [35:0] TxD_2          ;
           <font color = "green">	==></font>
83600      	wire [35:0] TxD_3          ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_253041">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_fcd320b2">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
