#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 31 00:13:42 2021
# Process ID: 15460
# Current directory: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11040 C:\Users\gao\Desktop\Computer-Orgnization-ARM-\Project\9.CPU_branchJumping\CPU_branchJumping.xpr
# Log file: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/vivado.log
# Journal file: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
refresh_design
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
refresh_design
refresh_design
launch_simulation
launch_simulation
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
refresh_design
launch_simulation
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Reg.v]
set_property is_enabled false [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/PC.v]
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/ALU_barrelShifter.v]
set_property is_enabled false [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Mod.v]
set_property is_enabled true [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Mod.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/ALU_barrelShifter.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
refresh_design
launch_simulation
convert_ips [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci]
export_ip_user_files -of_objects  [get_files  c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci] -sync -lib_map_path [list {modelsim=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/modelsim} {questa=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/questa} {riviera=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/riviera} {activehdl=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
launch_simulation
export_ip_user_files -of_objects  [get_files c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci] -no_script -reset -force -quiet
remove_files  -fileset Inst_ROM c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci
file delete -force c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM.xcix
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Inst_ROM
set_property -dict [list CONFIG.Component_Name {Inst_ROM} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/test.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Inst_ROM]
generate_target {instantiation_template} [get_files c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci]
generate_target all [get_files  c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci]
catch { config_ip_cache -export [get_ips -all Inst_ROM] }
export_ip_user_files -of_objects [get_files c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci]
launch_runs Inst_ROM_synth_1 -jobs 16
wait_on_run Inst_ROM_synth_1
export_simulation -of_objects [get_files c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci] -directory C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.ip_user_files -ipstatic_source_dir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/modelsim} {questa=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/questa} {riviera=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/riviera} {activehdl=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Reg.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/PC.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_top_CPU.tcl
close_sim
refresh_design
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close [ open C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Mod_2.v w ]
add_files C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Mod_2.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
set_property is_enabled false [get_files  {C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/PC.v C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Mod.v}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top_CPU.tcl
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips Inst_ROM]
generate_target all [get_files  c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci]
catch { config_ip_cache -export [get_ips -all Inst_ROM] }
export_ip_user_files -of_objects [get_files c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci] -no_script -sync -force -quiet
reset_run Inst_ROM_synth_1
launch_runs Inst_ROM_synth_1 -jobs 16
wait_on_run Inst_ROM_synth_1
export_simulation -of_objects [get_files c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci] -directory C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.ip_user_files -ipstatic_source_dir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/modelsim} {questa=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/questa} {riviera=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/riviera} {activehdl=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/9.CPU_branchJumping/CPU_branchJumping.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
close_design
launch_simulation
launch_simulation
launch_simulation
source tb_top_CPU.tcl
close_sim
