

================================================================
== Vivado HLS Report for 'pad'
================================================================
* Date:           Thu Oct 20 15:43:21 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.295 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     5396|    18018| 53.960 us | 0.180 ms |  5396|  18018|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1         |     5184|     5184|          1|          -|          -|    5184|    no    |
        |- Loop 2         |      210|    12832| 210 ~ 802 |          -|          -| 1 ~ 16 |    no    |
        | + Loop 2.1      |      208|      800|  26 ~ 50  |          -|          -| 8 ~ 16 |    no    |
        |  ++ Loop 2.1.1  |       24|       48|          3|          -|          -| 8 ~ 16 |    no    |
        +-----------------+---------+---------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|    185|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    116|    -|
|Register         |        -|      -|     153|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     153|    301|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dut_mac_muladd_6nbkb_U1  |dut_mac_muladd_6nbkb  | i0 * i1 + i2 |
    |dut_mac_muladd_9ncud_U2  |dut_mac_muladd_9ncud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln39_fu_212_p2   |     *    |      0|  0|  17|           5|           5|
    |add_ln31_fu_148_p2   |     +    |      0|  0|  15|           2|           5|
    |add_ln39_fu_188_p2   |     +    |      0|  0|  15|           8|           8|
    |i_fu_168_p2          |     +    |      0|  0|  17|          13|           1|
    |m_fu_206_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp4_fu_269_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_255_p2        |     +    |      0|  0|  15|           8|           8|
    |x_fu_230_p2          |     +    |      0|  0|  15|           5|           1|
    |y_fu_249_p2          |     +    |      0|  0|  15|           5|           1|
    |icmp_ln33_fu_162_p2  |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln35_fu_201_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln36_fu_225_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln37_fu_244_p2  |   icmp   |      0|  0|  11|           5|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 185|          90|          69|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  41|          8|    1|          8|
    |i_0_reg_88         |   9|          2|   13|         26|
    |m_0_reg_99         |   9|          2|    5|         10|
    |output_r_address0  |  15|          3|   13|         39|
    |output_r_d0        |  15|          3|    1|          3|
    |phi_mul_reg_110    |   9|          2|    8|         16|
    |x_0_reg_122        |   9|          2|    5|         10|
    |y_0_reg_133        |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 116|         24|   51|        122|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |I_cast_reg_342               |   6|   0|   13|          7|
    |add_ln31_cast4_cast_reg_314  |   5|   0|   13|          8|
    |add_ln39_reg_347             |   8|   0|    8|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |i_0_reg_88                   |  13|   0|   13|          0|
    |i_index_reg_391              |  13|   0|   13|          0|
    |m_0_reg_99                   |   5|   0|    5|          0|
    |m_reg_355                    |   5|   0|    5|          0|
    |mul_ln39_reg_360             |   9|   0|    9|          0|
    |o_index_reg_401              |  13|   0|   13|          0|
    |phi_mul_reg_110              |   8|   0|    8|          0|
    |tmp4_reg_396                 |   9|   0|    9|          0|
    |trunc_ln31_reg_309           |   5|   0|    5|          0|
    |trunc_ln35_reg_332           |   6|   0|    6|          0|
    |x_0_reg_122                  |   5|   0|    5|          0|
    |x_reg_373                    |   5|   0|    5|          0|
    |y_0_reg_133                  |   5|   0|    5|          0|
    |y_reg_386                    |   5|   0|    5|          0|
    |zext_ln36_reg_365            |   5|   0|   13|          8|
    |zext_ln38_reg_337            |   6|   0|    8|          2|
    |zext_ln39_2_reg_378          |   5|   0|   13|          8|
    |zext_ln39_reg_319            |   5|   0|    9|          4|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 153|   0|  190|         37|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      pad     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      pad     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      pad     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      pad     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      pad     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      pad     | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

