{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3305, "design__instance__area": 24572.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0017802594229578972, "power__switching__total": 0.0007826907676644623, "power__leakage__total": 3.4262384929206746e-08, "power__total": 0.0025629843585193157, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2760165230056536, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2742694204935408, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.5652741768001351, "timing__setup__ws__corner:nom_tt_025C_1v80": 7.858929729430869, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.565274, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.831047, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2941431348413641, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2927659031403658, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.317684332276882, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.5054928840808337, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.317684, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.505493, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.27029715342139105, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2693723376157227, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26250080629949446, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.320546265270702, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.262501, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.541631, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 7, "design__max_fanout_violation__count": 33, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.26905448075478294, "clock__skew__worst_setup": 0.26764244356097827, "timing__hold__ws": 0.25921848734551106, "timing__setup__ws": 3.417721313806878, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.259218, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 3.417721, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.75 271.47", "design__core__bbox": "5.52 10.88 254.84 258.4", "design__io": 55, "design__die__area": 70785.8, "design__core__area": 61711.7, "design__instance__count__stdcell": 3305, "design__instance__area__stdcell": 24572.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.398179, "design__instance__utilization__stdcell": 0.398179, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 342, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 976, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 4529, "design__instance__count__class:tap_cell": 883, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3774180, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 54305.4, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 694, "design__instance__count__class:clock_buffer": 64, "design__instance__count__class:clock_inverter": 38, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 366, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "route__net": 2398, "route__net__special": 2, "route__drc_errors__iter:1": 570, "route__wirelength__iter:1": 58955, "route__drc_errors__iter:2": 194, "route__wirelength__iter:2": 58460, "route__drc_errors__iter:3": 111, "route__wirelength__iter:3": 58392, "route__drc_errors__iter:4": 17, "route__wirelength__iter:4": 58369, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 58361, "route__drc_errors": 0, "route__wirelength": 58361, "route__vias": 14544, "route__vias__singlecut": 14544, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 436.12, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.27431999115374267, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.27204425593350384, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5603658806694511, "timing__setup__ws__corner:min_tt_025C_1v80": 7.887939413795565, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.560366, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.882892, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2916583446196759, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2885825826652659, "timing__hold__ws__corner:min_ss_100C_1v60": 1.3087081788689248, "timing__setup__ws__corner:min_ss_100C_1v60": 3.605110978451792, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.308708, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.605111, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.26905448075478294, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26764244356097827, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.25921848734551106, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.33880721409619, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.259218, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.589257, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2783596487653931, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2772079588782262, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5703199185451548, "timing__setup__ws__corner:max_tt_025C_1v80": 7.825797120725322, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.57032, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.784668, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.29721922986269095, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.29719824664693206, "timing__hold__ws__corner:max_ss_100C_1v60": 1.326700786781773, "timing__setup__ws__corner:max_ss_100C_1v60": 3.417721313806878, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.326701, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.417721, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.27210376388930674, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.27147249105965127, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.265318385882226, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.299397848321105, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.265318, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.498617, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 53, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79957, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79991, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.000428797, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000496233, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 8.44776e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000496233, "design_powergrid__voltage__worst": 0.000496233, "design_powergrid__voltage__worst__net:VPWR": 1.79957, "design_powergrid__drop__worst": 0.000496233, "design_powergrid__drop__worst__net:VPWR": 0.000428797, "design_powergrid__voltage__worst__net:VGND": 0.000496233, "design_powergrid__drop__worst__net:VGND": 0.000496233, "ir__voltage__worst": 1.8, "ir__drop__avg": 8.65e-05, "ir__drop__worst": 0.000429, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}