cocci_test_suite() {
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 97 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 83 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 82 */;
	struct nvkm_xtensa *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 81 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 79 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 56 */;
	const struct nvkm_object_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 51 */;
	struct nvkm_gpuobj **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 45 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 44 */;
	struct nvkm_gpuobj *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 44 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 43 */;
	struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 28 */;
	struct nvkm_engine **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 180 */;
	const struct nvkm_xtensa_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 178 */;
	const struct nvkm_engine_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 167 */;
	struct nvkm_engine *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 162 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 161 */;
	u32 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 132 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 104 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 103 */;
	char cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 101 */[32];
	const struct firmware *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/xtensa.c 100 */;
}
