// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Bert_layer_init_block_AB_proc481.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Bert_layer_init_block_AB_proc481::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Bert_layer_init_block_AB_proc481::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<8> Bert_layer_init_block_AB_proc481::ap_ST_fsm_state1 = "1";
const sc_lv<8> Bert_layer_init_block_AB_proc481::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<8> Bert_layer_init_block_AB_proc481::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<8> Bert_layer_init_block_AB_proc481::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<8> Bert_layer_init_block_AB_proc481::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<8> Bert_layer_init_block_AB_proc481::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<8> Bert_layer_init_block_AB_proc481::ap_ST_fsm_pp0_stage5 = "1000000";
const sc_lv<8> Bert_layer_init_block_AB_proc481::ap_ST_fsm_state9 = "10000000";
const bool Bert_layer_init_block_AB_proc481::ap_const_boolean_1 = true;
const sc_lv<32> Bert_layer_init_block_AB_proc481::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Bert_layer_init_block_AB_proc481::ap_const_lv32_1 = "1";
const bool Bert_layer_init_block_AB_proc481::ap_const_boolean_0 = false;
const sc_lv<1> Bert_layer_init_block_AB_proc481::ap_const_lv1_0 = "0";
const sc_lv<32> Bert_layer_init_block_AB_proc481::ap_const_lv32_2 = "10";
const sc_lv<32> Bert_layer_init_block_AB_proc481::ap_const_lv32_3 = "11";
const sc_lv<32> Bert_layer_init_block_AB_proc481::ap_const_lv32_4 = "100";
const sc_lv<32> Bert_layer_init_block_AB_proc481::ap_const_lv32_5 = "101";
const sc_lv<32> Bert_layer_init_block_AB_proc481::ap_const_lv32_6 = "110";
const sc_lv<1> Bert_layer_init_block_AB_proc481::ap_const_lv1_1 = "1";
const sc_lv<12> Bert_layer_init_block_AB_proc481::ap_const_lv12_0 = "000000000000";
const sc_lv<10> Bert_layer_init_block_AB_proc481::ap_const_lv10_0 = "0000000000";
const sc_lv<12> Bert_layer_init_block_AB_proc481::ap_const_lv12_C00 = "110000000000";
const sc_lv<12> Bert_layer_init_block_AB_proc481::ap_const_lv12_1 = "1";
const sc_lv<13> Bert_layer_init_block_AB_proc481::ap_const_lv13_C00 = "110000000000";
const sc_lv<14> Bert_layer_init_block_AB_proc481::ap_const_lv14_1800 = "1100000000000";
const sc_lv<14> Bert_layer_init_block_AB_proc481::ap_const_lv14_2400 = "10010000000000";
const sc_lv<52> Bert_layer_init_block_AB_proc481::ap_const_lv52_3 = "11";
const sc_lv<15> Bert_layer_init_block_AB_proc481::ap_const_lv15_3C00 = "11110000000000";
const sc_lv<15> Bert_layer_init_block_AB_proc481::ap_const_lv15_4800 = "100100000000000";
const sc_lv<15> Bert_layer_init_block_AB_proc481::ap_const_lv15_5400 = "101010000000000";
const sc_lv<52> Bert_layer_init_block_AB_proc481::ap_const_lv52_6 = "110";
const sc_lv<14> Bert_layer_init_block_AB_proc481::ap_const_lv14_2C00 = "10110000000000";
const sc_lv<16> Bert_layer_init_block_AB_proc481::ap_const_lv16_7800 = "111100000000000";
const sc_lv<16> Bert_layer_init_block_AB_proc481::ap_const_lv16_8400 = "1000010000000000";
const sc_lv<32> Bert_layer_init_block_AB_proc481::ap_const_lv32_7 = "111";

Bert_layer_init_block_AB_proc481::Bert_layer_init_block_AB_proc481(sc_module_name name) : sc_module(name), mVcdFile(0) {
    Bert_layer_sub_18ns_18ns_18_1_1_U3484 = new Bert_layer_Bert_layer_sub_18ns_18ns_18_1_1<1,1,18,18,18>("Bert_layer_sub_18ns_18ns_18_1_1_U3484");
    Bert_layer_sub_18ns_18ns_18_1_1_U3484->din0(sub_ln262_fu_631_p0);
    Bert_layer_sub_18ns_18ns_18_1_1_U3484->din1(sub_ln262_fu_631_p1);
    Bert_layer_sub_18ns_18ns_18_1_1_U3484->dout(sub_ln262_fu_631_p2);
    Bert_layer_add_12ns_12ns_12_1_1_U3485 = new Bert_layer_Bert_layer_add_12ns_12ns_12_1_1<1,1,12,12,12>("Bert_layer_add_12ns_12ns_12_1_1_U3485");
    Bert_layer_add_12ns_12ns_12_1_1_U3485->din0(ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4);
    Bert_layer_add_12ns_12ns_12_1_1_U3485->din1(ap_var_for_const0);
    Bert_layer_add_12ns_12ns_12_1_1_U3485->dout(add_ln256_fu_643_p2);
    Bert_layer_add_13ns_13ns_13_1_1_U3486 = new Bert_layer_Bert_layer_add_13ns_13ns_13_1_1<1,1,13,13,13>("Bert_layer_add_13ns_13ns_13_1_1_U3486");
    Bert_layer_add_13ns_13ns_13_1_1_U3486->din0(add_ln259_fu_662_p0);
    Bert_layer_add_13ns_13ns_13_1_1_U3486->din1(ap_var_for_const1);
    Bert_layer_add_13ns_13ns_13_1_1_U3486->dout(add_ln259_fu_662_p2);
    Bert_layer_add_18ns_18ns_18_1_1_U3487 = new Bert_layer_Bert_layer_add_18ns_18ns_18_1_1<1,1,18,18,18>("Bert_layer_add_18ns_18ns_18_1_1_U3487");
    Bert_layer_add_18ns_18ns_18_1_1_U3487->din0(add_ln262_fu_673_p0);
    Bert_layer_add_18ns_18ns_18_1_1_U3487->din1(sub_ln262_reg_811);
    Bert_layer_add_18ns_18ns_18_1_1_U3487->dout(add_ln262_fu_673_p2);
    Bert_layer_add_14ns_14ns_14_1_1_U3488 = new Bert_layer_Bert_layer_add_14ns_14ns_14_1_1<1,1,14,14,14>("Bert_layer_add_14ns_14ns_14_1_1_U3488");
    Bert_layer_add_14ns_14ns_14_1_1_U3488->din0(zext_ln259_3_fu_694_p1);
    Bert_layer_add_14ns_14ns_14_1_1_U3488->din1(ap_var_for_const2);
    Bert_layer_add_14ns_14ns_14_1_1_U3488->dout(add_ln259_1_fu_698_p2);
    Bert_layer_add_14ns_14s_14_1_1_U3489 = new Bert_layer_Bert_layer_add_14ns_14s_14_1_1<1,1,14,14,14>("Bert_layer_add_14ns_14s_14_1_1_U3489");
    Bert_layer_add_14ns_14s_14_1_1_U3489->din0(zext_ln259_3_fu_694_p1);
    Bert_layer_add_14ns_14s_14_1_1_U3489->din1(ap_var_for_const3);
    Bert_layer_add_14ns_14s_14_1_1_U3489->dout(add_ln259_2_fu_709_p2);
    Bert_layer_add_15ns_15ns_15_1_1_U3490 = new Bert_layer_Bert_layer_add_15ns_15ns_15_1_1<1,1,15,15,15>("Bert_layer_add_15ns_15ns_15_1_1_U3490");
    Bert_layer_add_15ns_15ns_15_1_1_U3490->din0(add_ln259_3_fu_733_p0);
    Bert_layer_add_15ns_15ns_15_1_1_U3490->din1(ap_var_for_const4);
    Bert_layer_add_15ns_15ns_15_1_1_U3490->dout(add_ln259_3_fu_733_p2);
    Bert_layer_add_15ns_15s_15_1_1_U3491 = new Bert_layer_Bert_layer_add_15ns_15s_15_1_1<1,1,15,15,15>("Bert_layer_add_15ns_15s_15_1_1_U3491");
    Bert_layer_add_15ns_15s_15_1_1_U3491->din0(zext_ln259_2_reg_980);
    Bert_layer_add_15ns_15s_15_1_1_U3491->din1(ap_var_for_const5);
    Bert_layer_add_15ns_15s_15_1_1_U3491->dout(add_ln259_4_fu_744_p2);
    Bert_layer_add_15ns_15s_15_1_1_U3492 = new Bert_layer_Bert_layer_add_15ns_15s_15_1_1<1,1,15,15,15>("Bert_layer_add_15ns_15s_15_1_1_U3492");
    Bert_layer_add_15ns_15s_15_1_1_U3492->din0(zext_ln259_2_reg_980);
    Bert_layer_add_15ns_15s_15_1_1_U3492->din1(ap_var_for_const6);
    Bert_layer_add_15ns_15s_15_1_1_U3492->dout(add_ln259_5_fu_754_p2);
    Bert_layer_add_14ns_14s_14_1_1_U3493 = new Bert_layer_Bert_layer_add_14ns_14s_14_1_1<1,1,14,14,14>("Bert_layer_add_14ns_14s_14_1_1_U3493");
    Bert_layer_add_14ns_14s_14_1_1_U3493->din0(zext_ln259_3_reg_895);
    Bert_layer_add_14ns_14s_14_1_1_U3493->din1(ap_var_for_const7);
    Bert_layer_add_14ns_14s_14_1_1_U3493->dout(add_ln259_6_fu_777_p2);
    Bert_layer_add_16ns_16ns_16_1_1_U3494 = new Bert_layer_Bert_layer_add_16ns_16ns_16_1_1<1,1,16,16,16>("Bert_layer_add_16ns_16ns_16_1_1_U3494");
    Bert_layer_add_16ns_16ns_16_1_1_U3494->din0(zext_ln259_1_reg_1026);
    Bert_layer_add_16ns_16ns_16_1_1_U3494->din1(ap_var_for_const8);
    Bert_layer_add_16ns_16ns_16_1_1_U3494->dout(add_ln259_7_fu_791_p2);
    Bert_layer_add_16ns_16s_16_1_1_U3495 = new Bert_layer_Bert_layer_add_16ns_16s_16_1_1<1,1,16,16,16>("Bert_layer_add_16ns_16s_16_1_1_U3495");
    Bert_layer_add_16ns_16s_16_1_1_U3495->din0(zext_ln259_1_reg_1026);
    Bert_layer_add_16ns_16s_16_1_1_U3495->din1(ap_var_for_const9);
    Bert_layer_add_16ns_16s_16_1_1_U3495->dout(add_ln259_8_fu_801_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln259_3_fu_733_p0);
    sensitive << ( indvars_iv17_0_i_i_i_reg_594 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_add_ln259_fu_662_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4 );

    SC_METHOD(thread_add_ln262_fu_673_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( block_A_loader_4_V_V_full_n );
    sensitive << ( block_A_loader_5_V_V_full_n );
    sensitive << ( block_A_loader_6_V_V_full_n );
    sensitive << ( block_A_loader_7_V_V_full_n );
    sensitive << ( block_A_loader_8_V_V_full_n );
    sensitive << ( block_A_loader_9_V_V_full_n );
    sensitive << ( block_A_loader_10_V_V_full_n );
    sensitive << ( block_A_loader_11_V_V_full_n );
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( block_B_loader_4_V_V_full_n );
    sensitive << ( block_B_loader_5_V_V_full_n );
    sensitive << ( block_B_loader_6_V_V_full_n );
    sensitive << ( block_B_loader_7_V_V_full_n );
    sensitive << ( block_B_loader_8_V_V_full_n );
    sensitive << ( block_B_loader_9_V_V_full_n );
    sensitive << ( block_B_loader_10_V_V_full_n );
    sensitive << ( block_B_loader_11_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( block_A_loader_4_V_V_full_n );
    sensitive << ( block_A_loader_5_V_V_full_n );
    sensitive << ( block_A_loader_6_V_V_full_n );
    sensitive << ( block_A_loader_7_V_V_full_n );
    sensitive << ( block_A_loader_8_V_V_full_n );
    sensitive << ( block_A_loader_9_V_V_full_n );
    sensitive << ( block_A_loader_10_V_V_full_n );
    sensitive << ( block_A_loader_11_V_V_full_n );
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( block_B_loader_4_V_V_full_n );
    sensitive << ( block_B_loader_5_V_V_full_n );
    sensitive << ( block_B_loader_6_V_V_full_n );
    sensitive << ( block_B_loader_7_V_V_full_n );
    sensitive << ( block_B_loader_8_V_V_full_n );
    sensitive << ( block_B_loader_9_V_V_full_n );
    sensitive << ( block_B_loader_10_V_V_full_n );
    sensitive << ( block_B_loader_11_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( block_A_loader_4_V_V_full_n );
    sensitive << ( block_A_loader_5_V_V_full_n );
    sensitive << ( block_A_loader_6_V_V_full_n );
    sensitive << ( block_A_loader_7_V_V_full_n );
    sensitive << ( block_A_loader_8_V_V_full_n );
    sensitive << ( block_A_loader_9_V_V_full_n );
    sensitive << ( block_A_loader_10_V_V_full_n );
    sensitive << ( block_A_loader_11_V_V_full_n );
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( block_B_loader_4_V_V_full_n );
    sensitive << ( block_B_loader_5_V_V_full_n );
    sensitive << ( block_B_loader_6_V_V_full_n );
    sensitive << ( block_B_loader_7_V_V_full_n );
    sensitive << ( block_B_loader_8_V_V_full_n );
    sensitive << ( block_B_loader_9_V_V_full_n );
    sensitive << ( block_B_loader_10_V_V_full_n );
    sensitive << ( block_B_loader_11_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_pp0_stage5);

    SC_METHOD(thread_ap_block_pp0_stage5_11001);

    SC_METHOD(thread_ap_block_pp0_stage5_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( indvars_iv28_0_c_full_n );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage5_iter0);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter1);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( block_A_loader_4_V_V_full_n );
    sensitive << ( block_A_loader_5_V_V_full_n );
    sensitive << ( block_A_loader_6_V_V_full_n );
    sensitive << ( block_A_loader_7_V_V_full_n );
    sensitive << ( block_A_loader_8_V_V_full_n );
    sensitive << ( block_A_loader_9_V_V_full_n );
    sensitive << ( block_A_loader_10_V_V_full_n );
    sensitive << ( block_A_loader_11_V_V_full_n );
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( block_B_loader_4_V_V_full_n );
    sensitive << ( block_B_loader_5_V_V_full_n );
    sensitive << ( block_B_loader_6_V_V_full_n );
    sensitive << ( block_B_loader_7_V_V_full_n );
    sensitive << ( block_B_loader_8_V_V_full_n );
    sensitive << ( block_B_loader_9_V_V_full_n );
    sensitive << ( block_B_loader_10_V_V_full_n );
    sensitive << ( block_B_loader_11_V_V_full_n );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln256_fu_637_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state9 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( indvars_iv17_0_i_i_i_reg_594 );
    sensitive << ( add_ln256_reg_820 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_block_A_loader_0_V_V_blk_n);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_0_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_reg_910 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_0_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_10_V_V_blk_n);
    sensitive << ( block_A_loader_10_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_10_V_V_din);
    sensitive << ( v216_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_10_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_11_V_V_blk_n);
    sensitive << ( block_A_loader_11_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_11_V_V_din);
    sensitive << ( v216_V_q1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_11_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_1_V_V_blk_n);
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_1_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_1_reg_915 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_1_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_2_V_V_blk_n);
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_2_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_2_reg_996 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_2_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_3_V_V_blk_n);
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_3_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_3_reg_1001 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_3_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_4_V_V_blk_n);
    sensitive << ( block_A_loader_4_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_4_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_4_reg_1016 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_4_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_5_V_V_blk_n);
    sensitive << ( block_A_loader_5_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_5_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_5_reg_1021 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_5_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_6_V_V_blk_n);
    sensitive << ( block_A_loader_6_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_6_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_6_reg_1042 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_6_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_7_V_V_blk_n);
    sensitive << ( block_A_loader_7_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_7_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_7_reg_1047 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_7_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_8_V_V_blk_n);
    sensitive << ( block_A_loader_8_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_8_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_8_reg_1062 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_8_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_9_V_V_blk_n);
    sensitive << ( block_A_loader_9_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_A_loader_9_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v216_V_load_9_reg_1067 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_9_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_0_V_V_blk_n);
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_0_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_V_load_reg_920 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_0_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_10_V_V_blk_n);
    sensitive << ( block_B_loader_10_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_10_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_10_V_load_reg_970 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_10_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_11_V_V_blk_n);
    sensitive << ( block_B_loader_11_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_11_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_11_V_load_reg_975 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_11_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_1_V_V_blk_n);
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_1_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_1_V_load_reg_925 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_1_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_2_V_V_blk_n);
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_2_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_2_V_load_reg_930 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_2_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_3_V_V_blk_n);
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_3_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_3_V_load_reg_935 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_3_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_4_V_V_blk_n);
    sensitive << ( block_B_loader_4_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_4_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_4_V_load_reg_940 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_4_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_5_V_V_blk_n);
    sensitive << ( block_B_loader_5_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_5_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_5_V_load_reg_945 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_5_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_6_V_V_blk_n);
    sensitive << ( block_B_loader_6_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_6_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_6_V_load_reg_950 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_6_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_7_V_V_blk_n);
    sensitive << ( block_B_loader_7_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_7_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_7_V_load_reg_955 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_7_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_8_V_V_blk_n);
    sensitive << ( block_B_loader_8_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_8_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_8_V_load_reg_960 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_8_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_9_V_V_blk_n);
    sensitive << ( block_B_loader_9_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln256_reg_816 );

    SC_METHOD(thread_block_B_loader_9_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( v217_9_V_load_reg_965 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_9_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln256_reg_816 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_empty_fu_606_p1);
    sensitive << ( indvars_iv28_0 );

    SC_METHOD(thread_icmp_ln256_fu_637_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4 );

    SC_METHOD(thread_indvars_iv28_0_c_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( indvars_iv28_0_c_full_n );

    SC_METHOD(thread_indvars_iv28_0_c_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( indvars_iv28_0_c_full_n );
    sensitive << ( empty_fu_606_p1 );

    SC_METHOD(thread_indvars_iv28_0_c_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( indvars_iv28_0_c_full_n );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state9 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sext_ln259_fu_782_p1);
    sensitive << ( add_ln259_6_fu_777_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sub_ln262_fu_631_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_606_p1 );

    SC_METHOD(thread_sub_ln262_fu_631_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( tmp_62_i_fu_619_p3 );

    SC_METHOD(thread_tmp_62_i_fu_619_p3);
    sensitive << ( empty_fu_606_p1 );

    SC_METHOD(thread_tmp_63_i_fu_724_p3);
    sensitive << ( indvars_iv17_0_i_i_i_reg_594 );

    SC_METHOD(thread_tmp_64_i_fu_768_p3);
    sensitive << ( indvars_iv17_0_i_i_i_reg_594 );

    SC_METHOD(thread_v216_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( zext_ln256_fu_649_p1 );
    sensitive << ( zext_ln259_6_fu_704_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_63_i_fu_724_p3 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln259_9_fu_749_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( tmp_64_i_fu_768_p3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln259_12_fu_796_p1 );
    sensitive << ( ap_block_pp0_stage5 );

    SC_METHOD(thread_v216_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( zext_ln259_5_fu_668_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln259_7_fu_715_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln259_8_fu_739_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln259_10_fu_759_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln259_11_fu_786_p1 );
    sensitive << ( ap_block_pp0_stage5 );
    sensitive << ( zext_ln259_13_fu_806_p1 );

    SC_METHOD(thread_v216_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_block_pp0_stage5_11001 );

    SC_METHOD(thread_v216_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_block_pp0_stage5_11001 );

    SC_METHOD(thread_v217_10_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_10_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_11_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_11_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_2_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_2_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_3_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_3_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_4_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_4_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_5_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_5_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_6_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_6_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_7_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_7_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_8_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_8_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_9_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_9_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_v217_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln262_1_fu_678_p1 );

    SC_METHOD(thread_v217_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_zext_ln256_fu_649_p1);
    sensitive << ( ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4 );

    SC_METHOD(thread_zext_ln259_10_fu_759_p1);
    sensitive << ( add_ln259_5_fu_754_p2 );

    SC_METHOD(thread_zext_ln259_11_fu_786_p1);
    sensitive << ( sext_ln259_fu_782_p1 );

    SC_METHOD(thread_zext_ln259_12_fu_796_p1);
    sensitive << ( add_ln259_7_fu_791_p2 );

    SC_METHOD(thread_zext_ln259_13_fu_806_p1);
    sensitive << ( add_ln259_8_fu_801_p2 );

    SC_METHOD(thread_zext_ln259_1_fu_764_p1);
    sensitive << ( indvars_iv17_0_i_i_i_reg_594 );

    SC_METHOD(thread_zext_ln259_2_fu_720_p1);
    sensitive << ( indvars_iv17_0_i_i_i_reg_594 );

    SC_METHOD(thread_zext_ln259_3_fu_694_p1);
    sensitive << ( indvars_iv17_0_i_i_i_reg_594 );

    SC_METHOD(thread_zext_ln259_5_fu_668_p1);
    sensitive << ( add_ln259_fu_662_p2 );

    SC_METHOD(thread_zext_ln259_6_fu_704_p1);
    sensitive << ( add_ln259_1_fu_698_p2 );

    SC_METHOD(thread_zext_ln259_7_fu_715_p1);
    sensitive << ( add_ln259_2_fu_709_p2 );

    SC_METHOD(thread_zext_ln259_8_fu_739_p1);
    sensitive << ( add_ln259_3_fu_733_p2 );

    SC_METHOD(thread_zext_ln259_9_fu_749_p1);
    sensitive << ( add_ln259_4_fu_744_p2 );

    SC_METHOD(thread_zext_ln262_1_fu_678_p1);
    sensitive << ( add_ln262_fu_673_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( indvars_iv28_0_c_full_n );
    sensitive << ( icmp_ln256_fu_637_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage5_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "00000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Bert_layer_init_block_AB_proc481_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, v216_V_address0, "(port)v216_V_address0");
    sc_trace(mVcdFile, v216_V_ce0, "(port)v216_V_ce0");
    sc_trace(mVcdFile, v216_V_q0, "(port)v216_V_q0");
    sc_trace(mVcdFile, v216_V_address1, "(port)v216_V_address1");
    sc_trace(mVcdFile, v216_V_ce1, "(port)v216_V_ce1");
    sc_trace(mVcdFile, v216_V_q1, "(port)v216_V_q1");
    sc_trace(mVcdFile, block_A_loader_0_V_V_din, "(port)block_A_loader_0_V_V_din");
    sc_trace(mVcdFile, block_A_loader_0_V_V_full_n, "(port)block_A_loader_0_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_0_V_V_write, "(port)block_A_loader_0_V_V_write");
    sc_trace(mVcdFile, block_A_loader_1_V_V_din, "(port)block_A_loader_1_V_V_din");
    sc_trace(mVcdFile, block_A_loader_1_V_V_full_n, "(port)block_A_loader_1_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_1_V_V_write, "(port)block_A_loader_1_V_V_write");
    sc_trace(mVcdFile, block_A_loader_2_V_V_din, "(port)block_A_loader_2_V_V_din");
    sc_trace(mVcdFile, block_A_loader_2_V_V_full_n, "(port)block_A_loader_2_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_2_V_V_write, "(port)block_A_loader_2_V_V_write");
    sc_trace(mVcdFile, block_A_loader_3_V_V_din, "(port)block_A_loader_3_V_V_din");
    sc_trace(mVcdFile, block_A_loader_3_V_V_full_n, "(port)block_A_loader_3_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_3_V_V_write, "(port)block_A_loader_3_V_V_write");
    sc_trace(mVcdFile, block_A_loader_4_V_V_din, "(port)block_A_loader_4_V_V_din");
    sc_trace(mVcdFile, block_A_loader_4_V_V_full_n, "(port)block_A_loader_4_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_4_V_V_write, "(port)block_A_loader_4_V_V_write");
    sc_trace(mVcdFile, block_A_loader_5_V_V_din, "(port)block_A_loader_5_V_V_din");
    sc_trace(mVcdFile, block_A_loader_5_V_V_full_n, "(port)block_A_loader_5_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_5_V_V_write, "(port)block_A_loader_5_V_V_write");
    sc_trace(mVcdFile, block_A_loader_6_V_V_din, "(port)block_A_loader_6_V_V_din");
    sc_trace(mVcdFile, block_A_loader_6_V_V_full_n, "(port)block_A_loader_6_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_6_V_V_write, "(port)block_A_loader_6_V_V_write");
    sc_trace(mVcdFile, block_A_loader_7_V_V_din, "(port)block_A_loader_7_V_V_din");
    sc_trace(mVcdFile, block_A_loader_7_V_V_full_n, "(port)block_A_loader_7_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_7_V_V_write, "(port)block_A_loader_7_V_V_write");
    sc_trace(mVcdFile, block_A_loader_8_V_V_din, "(port)block_A_loader_8_V_V_din");
    sc_trace(mVcdFile, block_A_loader_8_V_V_full_n, "(port)block_A_loader_8_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_8_V_V_write, "(port)block_A_loader_8_V_V_write");
    sc_trace(mVcdFile, block_A_loader_9_V_V_din, "(port)block_A_loader_9_V_V_din");
    sc_trace(mVcdFile, block_A_loader_9_V_V_full_n, "(port)block_A_loader_9_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_9_V_V_write, "(port)block_A_loader_9_V_V_write");
    sc_trace(mVcdFile, block_A_loader_10_V_V_din, "(port)block_A_loader_10_V_V_din");
    sc_trace(mVcdFile, block_A_loader_10_V_V_full_n, "(port)block_A_loader_10_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_10_V_V_write, "(port)block_A_loader_10_V_V_write");
    sc_trace(mVcdFile, block_A_loader_11_V_V_din, "(port)block_A_loader_11_V_V_din");
    sc_trace(mVcdFile, block_A_loader_11_V_V_full_n, "(port)block_A_loader_11_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_11_V_V_write, "(port)block_A_loader_11_V_V_write");
    sc_trace(mVcdFile, v217_V_address0, "(port)v217_V_address0");
    sc_trace(mVcdFile, v217_V_ce0, "(port)v217_V_ce0");
    sc_trace(mVcdFile, v217_V_q0, "(port)v217_V_q0");
    sc_trace(mVcdFile, indvars_iv28_0, "(port)indvars_iv28_0");
    sc_trace(mVcdFile, block_B_loader_0_V_V_din, "(port)block_B_loader_0_V_V_din");
    sc_trace(mVcdFile, block_B_loader_0_V_V_full_n, "(port)block_B_loader_0_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_0_V_V_write, "(port)block_B_loader_0_V_V_write");
    sc_trace(mVcdFile, v217_1_V_address0, "(port)v217_1_V_address0");
    sc_trace(mVcdFile, v217_1_V_ce0, "(port)v217_1_V_ce0");
    sc_trace(mVcdFile, v217_1_V_q0, "(port)v217_1_V_q0");
    sc_trace(mVcdFile, block_B_loader_1_V_V_din, "(port)block_B_loader_1_V_V_din");
    sc_trace(mVcdFile, block_B_loader_1_V_V_full_n, "(port)block_B_loader_1_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_1_V_V_write, "(port)block_B_loader_1_V_V_write");
    sc_trace(mVcdFile, v217_2_V_address0, "(port)v217_2_V_address0");
    sc_trace(mVcdFile, v217_2_V_ce0, "(port)v217_2_V_ce0");
    sc_trace(mVcdFile, v217_2_V_q0, "(port)v217_2_V_q0");
    sc_trace(mVcdFile, block_B_loader_2_V_V_din, "(port)block_B_loader_2_V_V_din");
    sc_trace(mVcdFile, block_B_loader_2_V_V_full_n, "(port)block_B_loader_2_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_2_V_V_write, "(port)block_B_loader_2_V_V_write");
    sc_trace(mVcdFile, v217_3_V_address0, "(port)v217_3_V_address0");
    sc_trace(mVcdFile, v217_3_V_ce0, "(port)v217_3_V_ce0");
    sc_trace(mVcdFile, v217_3_V_q0, "(port)v217_3_V_q0");
    sc_trace(mVcdFile, block_B_loader_3_V_V_din, "(port)block_B_loader_3_V_V_din");
    sc_trace(mVcdFile, block_B_loader_3_V_V_full_n, "(port)block_B_loader_3_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_3_V_V_write, "(port)block_B_loader_3_V_V_write");
    sc_trace(mVcdFile, v217_4_V_address0, "(port)v217_4_V_address0");
    sc_trace(mVcdFile, v217_4_V_ce0, "(port)v217_4_V_ce0");
    sc_trace(mVcdFile, v217_4_V_q0, "(port)v217_4_V_q0");
    sc_trace(mVcdFile, block_B_loader_4_V_V_din, "(port)block_B_loader_4_V_V_din");
    sc_trace(mVcdFile, block_B_loader_4_V_V_full_n, "(port)block_B_loader_4_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_4_V_V_write, "(port)block_B_loader_4_V_V_write");
    sc_trace(mVcdFile, v217_5_V_address0, "(port)v217_5_V_address0");
    sc_trace(mVcdFile, v217_5_V_ce0, "(port)v217_5_V_ce0");
    sc_trace(mVcdFile, v217_5_V_q0, "(port)v217_5_V_q0");
    sc_trace(mVcdFile, block_B_loader_5_V_V_din, "(port)block_B_loader_5_V_V_din");
    sc_trace(mVcdFile, block_B_loader_5_V_V_full_n, "(port)block_B_loader_5_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_5_V_V_write, "(port)block_B_loader_5_V_V_write");
    sc_trace(mVcdFile, v217_6_V_address0, "(port)v217_6_V_address0");
    sc_trace(mVcdFile, v217_6_V_ce0, "(port)v217_6_V_ce0");
    sc_trace(mVcdFile, v217_6_V_q0, "(port)v217_6_V_q0");
    sc_trace(mVcdFile, block_B_loader_6_V_V_din, "(port)block_B_loader_6_V_V_din");
    sc_trace(mVcdFile, block_B_loader_6_V_V_full_n, "(port)block_B_loader_6_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_6_V_V_write, "(port)block_B_loader_6_V_V_write");
    sc_trace(mVcdFile, v217_7_V_address0, "(port)v217_7_V_address0");
    sc_trace(mVcdFile, v217_7_V_ce0, "(port)v217_7_V_ce0");
    sc_trace(mVcdFile, v217_7_V_q0, "(port)v217_7_V_q0");
    sc_trace(mVcdFile, block_B_loader_7_V_V_din, "(port)block_B_loader_7_V_V_din");
    sc_trace(mVcdFile, block_B_loader_7_V_V_full_n, "(port)block_B_loader_7_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_7_V_V_write, "(port)block_B_loader_7_V_V_write");
    sc_trace(mVcdFile, v217_8_V_address0, "(port)v217_8_V_address0");
    sc_trace(mVcdFile, v217_8_V_ce0, "(port)v217_8_V_ce0");
    sc_trace(mVcdFile, v217_8_V_q0, "(port)v217_8_V_q0");
    sc_trace(mVcdFile, block_B_loader_8_V_V_din, "(port)block_B_loader_8_V_V_din");
    sc_trace(mVcdFile, block_B_loader_8_V_V_full_n, "(port)block_B_loader_8_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_8_V_V_write, "(port)block_B_loader_8_V_V_write");
    sc_trace(mVcdFile, v217_9_V_address0, "(port)v217_9_V_address0");
    sc_trace(mVcdFile, v217_9_V_ce0, "(port)v217_9_V_ce0");
    sc_trace(mVcdFile, v217_9_V_q0, "(port)v217_9_V_q0");
    sc_trace(mVcdFile, block_B_loader_9_V_V_din, "(port)block_B_loader_9_V_V_din");
    sc_trace(mVcdFile, block_B_loader_9_V_V_full_n, "(port)block_B_loader_9_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_9_V_V_write, "(port)block_B_loader_9_V_V_write");
    sc_trace(mVcdFile, v217_10_V_address0, "(port)v217_10_V_address0");
    sc_trace(mVcdFile, v217_10_V_ce0, "(port)v217_10_V_ce0");
    sc_trace(mVcdFile, v217_10_V_q0, "(port)v217_10_V_q0");
    sc_trace(mVcdFile, block_B_loader_10_V_V_din, "(port)block_B_loader_10_V_V_din");
    sc_trace(mVcdFile, block_B_loader_10_V_V_full_n, "(port)block_B_loader_10_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_10_V_V_write, "(port)block_B_loader_10_V_V_write");
    sc_trace(mVcdFile, v217_11_V_address0, "(port)v217_11_V_address0");
    sc_trace(mVcdFile, v217_11_V_ce0, "(port)v217_11_V_ce0");
    sc_trace(mVcdFile, v217_11_V_q0, "(port)v217_11_V_q0");
    sc_trace(mVcdFile, block_B_loader_11_V_V_din, "(port)block_B_loader_11_V_V_din");
    sc_trace(mVcdFile, block_B_loader_11_V_V_full_n, "(port)block_B_loader_11_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_11_V_V_write, "(port)block_B_loader_11_V_V_write");
    sc_trace(mVcdFile, indvars_iv28_0_c_din, "(port)indvars_iv28_0_c_din");
    sc_trace(mVcdFile, indvars_iv28_0_c_full_n, "(port)indvars_iv28_0_c_full_n");
    sc_trace(mVcdFile, indvars_iv28_0_c_write, "(port)indvars_iv28_0_c_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, block_A_loader_0_V_V_blk_n, "block_A_loader_0_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln256_reg_816, "icmp_ln256_reg_816");
    sc_trace(mVcdFile, block_A_loader_1_V_V_blk_n, "block_A_loader_1_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_2_V_V_blk_n, "block_A_loader_2_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_3_V_V_blk_n, "block_A_loader_3_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_4_V_V_blk_n, "block_A_loader_4_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_5_V_V_blk_n, "block_A_loader_5_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_6_V_V_blk_n, "block_A_loader_6_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_7_V_V_blk_n, "block_A_loader_7_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_8_V_V_blk_n, "block_A_loader_8_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_9_V_V_blk_n, "block_A_loader_9_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_10_V_V_blk_n, "block_A_loader_10_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_11_V_V_blk_n, "block_A_loader_11_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_0_V_V_blk_n, "block_B_loader_0_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_1_V_V_blk_n, "block_B_loader_1_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_2_V_V_blk_n, "block_B_loader_2_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_3_V_V_blk_n, "block_B_loader_3_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_4_V_V_blk_n, "block_B_loader_4_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_5_V_V_blk_n, "block_B_loader_5_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_6_V_V_blk_n, "block_B_loader_6_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_7_V_V_blk_n, "block_B_loader_7_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_8_V_V_blk_n, "block_B_loader_8_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_9_V_V_blk_n, "block_B_loader_9_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_10_V_V_blk_n, "block_B_loader_10_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_11_V_V_blk_n, "block_B_loader_11_V_V_blk_n");
    sc_trace(mVcdFile, indvars_iv28_0_c_blk_n, "indvars_iv28_0_c_blk_n");
    sc_trace(mVcdFile, indvars_iv17_0_i_i_i_reg_594, "indvars_iv17_0_i_i_i_reg_594");
    sc_trace(mVcdFile, sub_ln262_fu_631_p2, "sub_ln262_fu_631_p2");
    sc_trace(mVcdFile, sub_ln262_reg_811, "sub_ln262_reg_811");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, icmp_ln256_fu_637_p2, "icmp_ln256_fu_637_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter1, "ap_block_state8_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln256_fu_643_p2, "add_ln256_fu_643_p2");
    sc_trace(mVcdFile, add_ln256_reg_820, "add_ln256_reg_820");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, zext_ln259_3_fu_694_p1, "zext_ln259_3_fu_694_p1");
    sc_trace(mVcdFile, zext_ln259_3_reg_895, "zext_ln259_3_reg_895");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, v216_V_load_reg_910, "v216_V_load_reg_910");
    sc_trace(mVcdFile, v216_V_load_1_reg_915, "v216_V_load_1_reg_915");
    sc_trace(mVcdFile, v217_V_load_reg_920, "v217_V_load_reg_920");
    sc_trace(mVcdFile, v217_1_V_load_reg_925, "v217_1_V_load_reg_925");
    sc_trace(mVcdFile, v217_2_V_load_reg_930, "v217_2_V_load_reg_930");
    sc_trace(mVcdFile, v217_3_V_load_reg_935, "v217_3_V_load_reg_935");
    sc_trace(mVcdFile, v217_4_V_load_reg_940, "v217_4_V_load_reg_940");
    sc_trace(mVcdFile, v217_5_V_load_reg_945, "v217_5_V_load_reg_945");
    sc_trace(mVcdFile, v217_6_V_load_reg_950, "v217_6_V_load_reg_950");
    sc_trace(mVcdFile, v217_7_V_load_reg_955, "v217_7_V_load_reg_955");
    sc_trace(mVcdFile, v217_8_V_load_reg_960, "v217_8_V_load_reg_960");
    sc_trace(mVcdFile, v217_9_V_load_reg_965, "v217_9_V_load_reg_965");
    sc_trace(mVcdFile, v217_10_V_load_reg_970, "v217_10_V_load_reg_970");
    sc_trace(mVcdFile, v217_11_V_load_reg_975, "v217_11_V_load_reg_975");
    sc_trace(mVcdFile, zext_ln259_2_fu_720_p1, "zext_ln259_2_fu_720_p1");
    sc_trace(mVcdFile, zext_ln259_2_reg_980, "zext_ln259_2_reg_980");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, v216_V_load_2_reg_996, "v216_V_load_2_reg_996");
    sc_trace(mVcdFile, v216_V_load_3_reg_1001, "v216_V_load_3_reg_1001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, v216_V_load_4_reg_1016, "v216_V_load_4_reg_1016");
    sc_trace(mVcdFile, v216_V_load_5_reg_1021, "v216_V_load_5_reg_1021");
    sc_trace(mVcdFile, zext_ln259_1_fu_764_p1, "zext_ln259_1_fu_764_p1");
    sc_trace(mVcdFile, zext_ln259_1_reg_1026, "zext_ln259_1_reg_1026");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, v216_V_load_6_reg_1042, "v216_V_load_6_reg_1042");
    sc_trace(mVcdFile, v216_V_load_7_reg_1047, "v216_V_load_7_reg_1047");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage5, "ap_CS_fsm_pp0_stage5");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage5_iter0, "ap_block_state7_pp0_stage5_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage5_11001, "ap_block_pp0_stage5_11001");
    sc_trace(mVcdFile, v216_V_load_8_reg_1062, "v216_V_load_8_reg_1062");
    sc_trace(mVcdFile, v216_V_load_9_reg_1067, "v216_V_load_9_reg_1067");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_block_pp0_stage5_subdone, "ap_block_pp0_stage5_subdone");
    sc_trace(mVcdFile, ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4, "ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4");
    sc_trace(mVcdFile, zext_ln256_fu_649_p1, "zext_ln256_fu_649_p1");
    sc_trace(mVcdFile, zext_ln259_5_fu_668_p1, "zext_ln259_5_fu_668_p1");
    sc_trace(mVcdFile, zext_ln262_1_fu_678_p1, "zext_ln262_1_fu_678_p1");
    sc_trace(mVcdFile, zext_ln259_6_fu_704_p1, "zext_ln259_6_fu_704_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln259_7_fu_715_p1, "zext_ln259_7_fu_715_p1");
    sc_trace(mVcdFile, tmp_63_i_fu_724_p3, "tmp_63_i_fu_724_p3");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln259_8_fu_739_p1, "zext_ln259_8_fu_739_p1");
    sc_trace(mVcdFile, zext_ln259_9_fu_749_p1, "zext_ln259_9_fu_749_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln259_10_fu_759_p1, "zext_ln259_10_fu_759_p1");
    sc_trace(mVcdFile, tmp_64_i_fu_768_p3, "tmp_64_i_fu_768_p3");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln259_11_fu_786_p1, "zext_ln259_11_fu_786_p1");
    sc_trace(mVcdFile, zext_ln259_12_fu_796_p1, "zext_ln259_12_fu_796_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage5, "ap_block_pp0_stage5");
    sc_trace(mVcdFile, zext_ln259_13_fu_806_p1, "zext_ln259_13_fu_806_p1");
    sc_trace(mVcdFile, empty_fu_606_p1, "empty_fu_606_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, tmp_62_i_fu_619_p3, "tmp_62_i_fu_619_p3");
    sc_trace(mVcdFile, sub_ln262_fu_631_p0, "sub_ln262_fu_631_p0");
    sc_trace(mVcdFile, sub_ln262_fu_631_p1, "sub_ln262_fu_631_p1");
    sc_trace(mVcdFile, add_ln259_fu_662_p0, "add_ln259_fu_662_p0");
    sc_trace(mVcdFile, add_ln259_fu_662_p2, "add_ln259_fu_662_p2");
    sc_trace(mVcdFile, add_ln262_fu_673_p0, "add_ln262_fu_673_p0");
    sc_trace(mVcdFile, add_ln262_fu_673_p2, "add_ln262_fu_673_p2");
    sc_trace(mVcdFile, add_ln259_1_fu_698_p2, "add_ln259_1_fu_698_p2");
    sc_trace(mVcdFile, add_ln259_2_fu_709_p2, "add_ln259_2_fu_709_p2");
    sc_trace(mVcdFile, add_ln259_3_fu_733_p0, "add_ln259_3_fu_733_p0");
    sc_trace(mVcdFile, add_ln259_3_fu_733_p2, "add_ln259_3_fu_733_p2");
    sc_trace(mVcdFile, add_ln259_4_fu_744_p2, "add_ln259_4_fu_744_p2");
    sc_trace(mVcdFile, add_ln259_5_fu_754_p2, "add_ln259_5_fu_754_p2");
    sc_trace(mVcdFile, add_ln259_6_fu_777_p2, "add_ln259_6_fu_777_p2");
    sc_trace(mVcdFile, sext_ln259_fu_782_p1, "sext_ln259_fu_782_p1");
    sc_trace(mVcdFile, add_ln259_7_fu_791_p2, "add_ln259_7_fu_791_p2");
    sc_trace(mVcdFile, add_ln259_8_fu_801_p2, "add_ln259_8_fu_801_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Bert_layer_init_block_AB_proc481::~Bert_layer_init_block_AB_proc481() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete Bert_layer_sub_18ns_18ns_18_1_1_U3484;
    delete Bert_layer_add_12ns_12ns_12_1_1_U3485;
    delete Bert_layer_add_13ns_13ns_13_1_1_U3486;
    delete Bert_layer_add_18ns_18ns_18_1_1_U3487;
    delete Bert_layer_add_14ns_14ns_14_1_1_U3488;
    delete Bert_layer_add_14ns_14s_14_1_1_U3489;
    delete Bert_layer_add_15ns_15ns_15_1_1_U3490;
    delete Bert_layer_add_15ns_15s_15_1_1_U3491;
    delete Bert_layer_add_15ns_15s_15_1_1_U3492;
    delete Bert_layer_add_14ns_14s_14_1_1_U3493;
    delete Bert_layer_add_16ns_16ns_16_1_1_U3494;
    delete Bert_layer_add_16ns_16s_16_1_1_U3495;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv12_1;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv13_C00;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv14_1800;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv14_2400;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv15_3C00;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv15_4800;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv15_5400;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv14_2C00;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv16_7800;
}

void Bert_layer_init_block_AB_proc481::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv16_8400;
}

void Bert_layer_init_block_AB_proc481::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, indvars_iv28_0_c_full_n.read())))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage5_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, indvars_iv28_0_c_full_n.read())))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, indvars_iv28_0_c_full_n.read())))) {
        indvars_iv17_0_i_i_i_reg_594 = ap_const_lv12_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvars_iv17_0_i_i_i_reg_594 = add_ln256_reg_820.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln256_reg_820 = add_ln256_fu_643_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln256_reg_816 = icmp_ln256_fu_637_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, indvars_iv28_0_c_full_n.read())))) {
        sub_ln262_reg_811 = sub_ln262_fu_631_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        v216_V_load_1_reg_915 = v216_V_q1.read();
        v216_V_load_reg_910 = v216_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        v216_V_load_2_reg_996 = v216_V_q0.read();
        v216_V_load_3_reg_1001 = v216_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        v216_V_load_4_reg_1016 = v216_V_q0.read();
        v216_V_load_5_reg_1021 = v216_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        v216_V_load_6_reg_1042 = v216_V_q0.read();
        v216_V_load_7_reg_1047 = v216_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0))) {
        v216_V_load_8_reg_1062 = v216_V_q0.read();
        v216_V_load_9_reg_1067 = v216_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        v217_10_V_load_reg_970 = v217_10_V_q0.read();
        v217_11_V_load_reg_975 = v217_11_V_q0.read();
        v217_1_V_load_reg_925 = v217_1_V_q0.read();
        v217_2_V_load_reg_930 = v217_2_V_q0.read();
        v217_3_V_load_reg_935 = v217_3_V_q0.read();
        v217_4_V_load_reg_940 = v217_4_V_q0.read();
        v217_5_V_load_reg_945 = v217_5_V_q0.read();
        v217_6_V_load_reg_950 = v217_6_V_q0.read();
        v217_7_V_load_reg_955 = v217_7_V_q0.read();
        v217_8_V_load_reg_960 = v217_8_V_q0.read();
        v217_9_V_load_reg_965 = v217_9_V_q0.read();
        v217_V_load_reg_920 = v217_V_q0.read();
        zext_ln259_3_reg_895 = zext_ln259_3_fu_694_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        zext_ln259_1_reg_1026 = zext_ln259_1_fu_764_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        zext_ln259_2_reg_980 = zext_ln259_2_fu_720_p1.read();
    }
}

void Bert_layer_init_block_AB_proc481::thread_add_ln259_3_fu_733_p0() {
    add_ln259_3_fu_733_p0 = esl_zext<15,12>(indvars_iv17_0_i_i_i_reg_594.read());
}

void Bert_layer_init_block_AB_proc481::thread_add_ln259_fu_662_p0() {
    add_ln259_fu_662_p0 = esl_zext<13,12>(ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4.read());
}

void Bert_layer_init_block_AB_proc481::thread_add_ln262_fu_673_p0() {
    add_ln262_fu_673_p0 = esl_zext<18,12>(ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4.read());
}

void Bert_layer_init_block_AB_proc481::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Bert_layer_init_block_AB_proc481::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void Bert_layer_init_block_AB_proc481::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void Bert_layer_init_block_AB_proc481::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void Bert_layer_init_block_AB_proc481::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void Bert_layer_init_block_AB_proc481::thread_ap_CS_fsm_pp0_stage5() {
    ap_CS_fsm_pp0_stage5 = ap_CS_fsm.read()[6];
}

void Bert_layer_init_block_AB_proc481::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Bert_layer_init_block_AB_proc481::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[7];
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_3_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_4_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_5_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_6_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_7_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_8_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_9_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_10_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_11_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_3_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_4_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_5_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_6_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_7_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_8_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_9_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_10_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_11_V_V_full_n.read()))));
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_3_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_4_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_5_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_6_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_7_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_8_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_9_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_10_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_11_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_3_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_4_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_5_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_6_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_7_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_8_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_9_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_10_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_11_V_V_full_n.read()))));
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_3_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_4_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_5_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_6_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_7_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_8_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_9_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_10_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_11_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_3_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_4_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_5_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_6_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_7_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_8_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_9_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_10_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_11_V_V_full_n.read()))));
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage5() {
    ap_block_pp0_stage5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage5_11001() {
    ap_block_pp0_stage5_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_pp0_stage5_subdone() {
    ap_block_pp0_stage5_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, indvars_iv28_0_c_full_n.read()));
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_state7_pp0_stage5_iter0() {
    ap_block_state7_pp0_stage5_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_block_state8_pp0_stage0_iter1() {
    ap_block_state8_pp0_stage0_iter1 = ((esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_0_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_1_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_2_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_3_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_4_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_5_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_6_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_7_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_8_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_9_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_10_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_11_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_0_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_1_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_2_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_3_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_4_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_5_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_6_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_7_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_8_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_9_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_10_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_11_V_V_full_n.read())));
}

void Bert_layer_init_block_AB_proc481::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln256_fu_637_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Bert_layer_init_block_AB_proc481::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Bert_layer_init_block_AB_proc481::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4 = add_ln256_reg_820.read();
    } else {
        ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4 = indvars_iv17_0_i_i_i_reg_594.read();
    }
}

void Bert_layer_init_block_AB_proc481::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_0_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_0_V_V_blk_n = block_A_loader_0_V_V_full_n.read();
    } else {
        block_A_loader_0_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_0_V_V_din() {
    block_A_loader_0_V_V_din = v216_V_load_reg_910.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_0_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_0_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_0_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_10_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_10_V_V_blk_n = block_A_loader_10_V_V_full_n.read();
    } else {
        block_A_loader_10_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_10_V_V_din() {
    block_A_loader_10_V_V_din = v216_V_q0.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_10_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_10_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_10_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_11_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_11_V_V_blk_n = block_A_loader_11_V_V_full_n.read();
    } else {
        block_A_loader_11_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_11_V_V_din() {
    block_A_loader_11_V_V_din = v216_V_q1.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_11_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_11_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_11_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_1_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_1_V_V_blk_n = block_A_loader_1_V_V_full_n.read();
    } else {
        block_A_loader_1_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_1_V_V_din() {
    block_A_loader_1_V_V_din = v216_V_load_1_reg_915.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_1_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_1_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_1_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_2_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_2_V_V_blk_n = block_A_loader_2_V_V_full_n.read();
    } else {
        block_A_loader_2_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_2_V_V_din() {
    block_A_loader_2_V_V_din = v216_V_load_2_reg_996.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_2_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_2_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_2_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_3_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_3_V_V_blk_n = block_A_loader_3_V_V_full_n.read();
    } else {
        block_A_loader_3_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_3_V_V_din() {
    block_A_loader_3_V_V_din = v216_V_load_3_reg_1001.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_3_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_3_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_3_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_4_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_4_V_V_blk_n = block_A_loader_4_V_V_full_n.read();
    } else {
        block_A_loader_4_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_4_V_V_din() {
    block_A_loader_4_V_V_din = v216_V_load_4_reg_1016.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_4_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_4_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_4_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_5_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_5_V_V_blk_n = block_A_loader_5_V_V_full_n.read();
    } else {
        block_A_loader_5_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_5_V_V_din() {
    block_A_loader_5_V_V_din = v216_V_load_5_reg_1021.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_5_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_5_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_5_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_6_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_6_V_V_blk_n = block_A_loader_6_V_V_full_n.read();
    } else {
        block_A_loader_6_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_6_V_V_din() {
    block_A_loader_6_V_V_din = v216_V_load_6_reg_1042.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_6_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_6_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_6_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_7_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_7_V_V_blk_n = block_A_loader_7_V_V_full_n.read();
    } else {
        block_A_loader_7_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_7_V_V_din() {
    block_A_loader_7_V_V_din = v216_V_load_7_reg_1047.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_7_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_7_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_7_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_8_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_8_V_V_blk_n = block_A_loader_8_V_V_full_n.read();
    } else {
        block_A_loader_8_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_8_V_V_din() {
    block_A_loader_8_V_V_din = v216_V_load_8_reg_1062.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_8_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_8_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_8_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_9_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_A_loader_9_V_V_blk_n = block_A_loader_9_V_V_full_n.read();
    } else {
        block_A_loader_9_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_9_V_V_din() {
    block_A_loader_9_V_V_din = v216_V_load_9_reg_1067.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_A_loader_9_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_9_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_9_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_0_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_0_V_V_blk_n = block_B_loader_0_V_V_full_n.read();
    } else {
        block_B_loader_0_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_0_V_V_din() {
    block_B_loader_0_V_V_din = v217_V_load_reg_920.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_0_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_0_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_0_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_10_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_10_V_V_blk_n = block_B_loader_10_V_V_full_n.read();
    } else {
        block_B_loader_10_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_10_V_V_din() {
    block_B_loader_10_V_V_din = v217_10_V_load_reg_970.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_10_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_10_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_10_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_11_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_11_V_V_blk_n = block_B_loader_11_V_V_full_n.read();
    } else {
        block_B_loader_11_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_11_V_V_din() {
    block_B_loader_11_V_V_din = v217_11_V_load_reg_975.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_11_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_11_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_11_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_1_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_1_V_V_blk_n = block_B_loader_1_V_V_full_n.read();
    } else {
        block_B_loader_1_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_1_V_V_din() {
    block_B_loader_1_V_V_din = v217_1_V_load_reg_925.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_1_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_1_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_1_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_2_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_2_V_V_blk_n = block_B_loader_2_V_V_full_n.read();
    } else {
        block_B_loader_2_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_2_V_V_din() {
    block_B_loader_2_V_V_din = v217_2_V_load_reg_930.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_2_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_2_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_2_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_3_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_3_V_V_blk_n = block_B_loader_3_V_V_full_n.read();
    } else {
        block_B_loader_3_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_3_V_V_din() {
    block_B_loader_3_V_V_din = v217_3_V_load_reg_935.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_3_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_3_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_3_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_4_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_4_V_V_blk_n = block_B_loader_4_V_V_full_n.read();
    } else {
        block_B_loader_4_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_4_V_V_din() {
    block_B_loader_4_V_V_din = v217_4_V_load_reg_940.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_4_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_4_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_4_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_5_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_5_V_V_blk_n = block_B_loader_5_V_V_full_n.read();
    } else {
        block_B_loader_5_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_5_V_V_din() {
    block_B_loader_5_V_V_din = v217_5_V_load_reg_945.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_5_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_5_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_5_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_6_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_6_V_V_blk_n = block_B_loader_6_V_V_full_n.read();
    } else {
        block_B_loader_6_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_6_V_V_din() {
    block_B_loader_6_V_V_din = v217_6_V_load_reg_950.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_6_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_6_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_6_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_7_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_7_V_V_blk_n = block_B_loader_7_V_V_full_n.read();
    } else {
        block_B_loader_7_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_7_V_V_din() {
    block_B_loader_7_V_V_din = v217_7_V_load_reg_955.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_7_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_7_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_7_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_8_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_8_V_V_blk_n = block_B_loader_8_V_V_full_n.read();
    } else {
        block_B_loader_8_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_8_V_V_din() {
    block_B_loader_8_V_V_din = v217_8_V_load_reg_960.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_8_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_8_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_8_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_9_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0))) {
        block_B_loader_9_V_V_blk_n = block_B_loader_9_V_V_full_n.read();
    } else {
        block_B_loader_9_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_9_V_V_din() {
    block_B_loader_9_V_V_din = v217_9_V_load_reg_965.read();
}

void Bert_layer_init_block_AB_proc481::thread_block_B_loader_9_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln256_reg_816.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_9_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_9_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_empty_fu_606_p1() {
    empty_fu_606_p1 = indvars_iv28_0.read().range(6-1, 0);
}

void Bert_layer_init_block_AB_proc481::thread_icmp_ln256_fu_637_p2() {
    icmp_ln256_fu_637_p2 = (!ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4.read().is_01() || !ap_const_lv12_C00.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4.read() == ap_const_lv12_C00);
}

void Bert_layer_init_block_AB_proc481::thread_indvars_iv28_0_c_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        indvars_iv28_0_c_blk_n = indvars_iv28_0_c_full_n.read();
    } else {
        indvars_iv28_0_c_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc481::thread_indvars_iv28_0_c_din() {
    indvars_iv28_0_c_din = empty_fu_606_p1.read();
}

void Bert_layer_init_block_AB_proc481::thread_indvars_iv28_0_c_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, indvars_iv28_0_c_full_n.read())))) {
        indvars_iv28_0_c_write = ap_const_logic_1;
    } else {
        indvars_iv28_0_c_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Bert_layer_init_block_AB_proc481::thread_sext_ln259_fu_782_p1() {
    sext_ln259_fu_782_p1 = esl_sext<15,14>(add_ln259_6_fu_777_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_start_out() {
    start_out = real_start.read();
}

void Bert_layer_init_block_AB_proc481::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_sub_ln262_fu_631_p0() {
    sub_ln262_fu_631_p0 = esl_concat<6,12>(empty_fu_606_p1.read(), ap_const_lv12_0);
}

void Bert_layer_init_block_AB_proc481::thread_sub_ln262_fu_631_p1() {
    sub_ln262_fu_631_p1 = esl_zext<18,16>(tmp_62_i_fu_619_p3.read());
}

void Bert_layer_init_block_AB_proc481::thread_tmp_62_i_fu_619_p3() {
    tmp_62_i_fu_619_p3 = esl_concat<6,10>(empty_fu_606_p1.read(), ap_const_lv10_0);
}

void Bert_layer_init_block_AB_proc481::thread_tmp_63_i_fu_724_p3() {
    tmp_63_i_fu_724_p3 = esl_concat<52,12>(ap_const_lv52_3, indvars_iv17_0_i_i_i_reg_594.read());
}

void Bert_layer_init_block_AB_proc481::thread_tmp_64_i_fu_768_p3() {
    tmp_64_i_fu_768_p3 = esl_concat<52,12>(ap_const_lv52_6, indvars_iv17_0_i_i_i_reg_594.read());
}

void Bert_layer_init_block_AB_proc481::thread_v216_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage5.read(), ap_const_boolean_0))) {
            v216_V_address0 =  (sc_lv<16>) (zext_ln259_12_fu_796_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            v216_V_address0 =  (sc_lv<16>) (tmp_64_i_fu_768_p3.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            v216_V_address0 =  (sc_lv<16>) (zext_ln259_9_fu_749_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            v216_V_address0 =  (sc_lv<16>) (tmp_63_i_fu_724_p3.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            v216_V_address0 =  (sc_lv<16>) (zext_ln259_6_fu_704_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            v216_V_address0 =  (sc_lv<16>) (zext_ln256_fu_649_p1.read());
        } else {
            v216_V_address0 = "XXXXXXXXXXXXXXXX";
        }
    } else {
        v216_V_address0 = "XXXXXXXXXXXXXXXX";
    }
}

void Bert_layer_init_block_AB_proc481::thread_v216_V_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage5.read(), ap_const_boolean_0))) {
            v216_V_address1 =  (sc_lv<16>) (zext_ln259_13_fu_806_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            v216_V_address1 =  (sc_lv<16>) (zext_ln259_11_fu_786_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            v216_V_address1 =  (sc_lv<16>) (zext_ln259_10_fu_759_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            v216_V_address1 =  (sc_lv<16>) (zext_ln259_8_fu_739_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            v216_V_address1 =  (sc_lv<16>) (zext_ln259_7_fu_715_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            v216_V_address1 =  (sc_lv<16>) (zext_ln259_5_fu_668_p1.read());
        } else {
            v216_V_address1 = "XXXXXXXXXXXXXXXX";
        }
    } else {
        v216_V_address1 = "XXXXXXXXXXXXXXXX";
    }
}

void Bert_layer_init_block_AB_proc481::thread_v216_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0)))) {
        v216_V_ce0 = ap_const_logic_1;
    } else {
        v216_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v216_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0)))) {
        v216_V_ce1 = ap_const_logic_1;
    } else {
        v216_V_ce1 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_10_V_address0() {
    v217_10_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_10_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_10_V_ce0 = ap_const_logic_1;
    } else {
        v217_10_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_11_V_address0() {
    v217_11_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_11_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_11_V_ce0 = ap_const_logic_1;
    } else {
        v217_11_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_1_V_address0() {
    v217_1_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_1_V_ce0 = ap_const_logic_1;
    } else {
        v217_1_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_2_V_address0() {
    v217_2_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_2_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_2_V_ce0 = ap_const_logic_1;
    } else {
        v217_2_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_3_V_address0() {
    v217_3_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_3_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_3_V_ce0 = ap_const_logic_1;
    } else {
        v217_3_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_4_V_address0() {
    v217_4_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_4_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_4_V_ce0 = ap_const_logic_1;
    } else {
        v217_4_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_5_V_address0() {
    v217_5_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_5_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_5_V_ce0 = ap_const_logic_1;
    } else {
        v217_5_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_6_V_address0() {
    v217_6_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_6_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_6_V_ce0 = ap_const_logic_1;
    } else {
        v217_6_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_7_V_address0() {
    v217_7_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_7_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_7_V_ce0 = ap_const_logic_1;
    } else {
        v217_7_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_8_V_address0() {
    v217_8_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_8_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_8_V_ce0 = ap_const_logic_1;
    } else {
        v217_8_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_9_V_address0() {
    v217_9_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_9_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_9_V_ce0 = ap_const_logic_1;
    } else {
        v217_9_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_v217_V_address0() {
    v217_V_address0 =  (sc_lv<18>) (zext_ln262_1_fu_678_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_v217_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        v217_V_ce0 = ap_const_logic_1;
    } else {
        v217_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln256_fu_649_p1() {
    zext_ln256_fu_649_p1 = esl_zext<64,12>(ap_phi_mux_indvars_iv17_0_i_i_i_phi_fu_598_p4.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_10_fu_759_p1() {
    zext_ln259_10_fu_759_p1 = esl_zext<64,15>(add_ln259_5_fu_754_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_11_fu_786_p1() {
    zext_ln259_11_fu_786_p1 = esl_zext<64,15>(sext_ln259_fu_782_p1.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_12_fu_796_p1() {
    zext_ln259_12_fu_796_p1 = esl_zext<64,16>(add_ln259_7_fu_791_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_13_fu_806_p1() {
    zext_ln259_13_fu_806_p1 = esl_zext<64,16>(add_ln259_8_fu_801_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_1_fu_764_p1() {
    zext_ln259_1_fu_764_p1 = esl_zext<16,12>(indvars_iv17_0_i_i_i_reg_594.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_2_fu_720_p1() {
    zext_ln259_2_fu_720_p1 = esl_zext<15,12>(indvars_iv17_0_i_i_i_reg_594.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_3_fu_694_p1() {
    zext_ln259_3_fu_694_p1 = esl_zext<14,12>(indvars_iv17_0_i_i_i_reg_594.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_5_fu_668_p1() {
    zext_ln259_5_fu_668_p1 = esl_zext<64,13>(add_ln259_fu_662_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_6_fu_704_p1() {
    zext_ln259_6_fu_704_p1 = esl_zext<64,14>(add_ln259_1_fu_698_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_7_fu_715_p1() {
    zext_ln259_7_fu_715_p1 = esl_zext<64,14>(add_ln259_2_fu_709_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_8_fu_739_p1() {
    zext_ln259_8_fu_739_p1 = esl_zext<64,15>(add_ln259_3_fu_733_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln259_9_fu_749_p1() {
    zext_ln259_9_fu_749_p1 = esl_zext<64,15>(add_ln259_4_fu_744_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_zext_ln262_1_fu_678_p1() {
    zext_ln262_1_fu_678_p1 = esl_zext<64,18>(add_ln262_fu_673_p2.read());
}

void Bert_layer_init_block_AB_proc481::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, indvars_iv28_0_c_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln256_fu_637_p2.read(), ap_const_lv1_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln256_fu_637_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state9;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage5_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            }
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<8>) ("XXXXXXXX");
            break;
    }
}

}

