
---------- Begin Simulation Statistics ----------
final_tick                                10701308125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 309408                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658056                       # Number of bytes of host memory used
host_op_rate                                   311473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.06                       # Real time elapsed on the host
host_tick_rate                               99028083                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    33435691                       # Number of instructions simulated
sim_ops                                      33658812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010701                       # Number of seconds simulated
sim_ticks                                 10701308125                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 127454427                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3328024                       # number of cc regfile writes
system.cpu.committedInsts                    33435691                       # Number of Instructions Simulated
system.cpu.committedOps                      33658812                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.512090                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.512090                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           41435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                32370                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3214933                       # Number of branches executed
system.cpu.iew.exec_nop                             2                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.987203                       # Inst execution rate
system.cpu.iew.exec_refs                     12346114                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3870554                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   50113                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8582805                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3933064                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            34247116                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8475560                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             85138                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              34025084                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   227                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32305                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   234                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             59                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1618                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          30752                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26244225                       # num instructions consuming a value
system.cpu.iew.wb_count                      34009202                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.937007                       # average fanout of values written-back
system.cpu.iew.wb_producers                  24591016                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.986276                       # insts written-back per cycle
system.cpu.iew.wb_sent                       34009395                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33236940                       # number of integer regfile reads
system.cpu.int_regfile_writes                26919730                       # number of integer regfile writes
system.cpu.ipc                               1.952780                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.952780                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              21713161     63.66%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  169      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8522257     24.98%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3874623     11.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               34110222                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2669503                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.078261                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  610722     22.88%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     79      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1730458     64.82%     87.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                328244     12.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               36779717                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           87971652                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     34009202                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          34835473                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   34246994                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  34110222                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          588301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1046                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1129502                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      17080659                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.997009                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.789304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              471777      2.76%      2.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3895150     22.80%     25.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7961898     46.61%     72.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4716060     27.61%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               35774      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17080659                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.992176                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            300653                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              203                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8582805                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3933064                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               105191550                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         17122094                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3402                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 3226163                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1013911                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             32697                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2013516                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2012496                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.949342                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1105040                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                164                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          100742                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             100113                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              629                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        27160                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          516361                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             32215                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     16998780                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.980072                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.392824                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6172075     36.31%     36.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4285801     25.21%     61.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1257811      7.40%     68.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1325314      7.80%     76.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1154568      6.79%     83.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1080285      6.36%     89.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          403852      2.38%     92.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          113954      0.67%     92.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1205120      7.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     16998780                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             33435691                       # Number of instructions committed
system.cpu.commit.opsCommitted               33658812                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12269756                       # Number of memory references committed
system.cpu.commit.loads                       8426843                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.branches                    3208608                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    32651800                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1100703                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     21388897     63.55%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          155      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            4      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8426843     25.04%     88.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3842913     11.42%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     33658812                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1205120                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     11412547                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11412547                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11412547                       # number of overall hits
system.cpu.dcache.overall_hits::total        11412547                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2558                       # number of overall misses
system.cpu.dcache.overall_misses::total          2558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    152064500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    152064500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    152064500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    152064500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     11415105                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11415105                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11415105                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11415105                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000224                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000224                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000224                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000224                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59446.637998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59446.637998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59446.637998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59446.637998                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2222                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              33                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          874                       # number of writebacks
system.cpu.dcache.writebacks::total               874                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1172                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1172                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1386                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     85211875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     85211875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     85211875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     85211875                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61480.429293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61480.429293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61480.429293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61480.429293                       # average overall mshr miss latency
system.cpu.dcache.replacements                    874                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7667569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7667569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28504500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28504500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7668007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7668007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65078.767123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65078.767123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15436625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15436625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67408.842795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67408.842795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3744978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3744978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    123560000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    123560000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3747098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3747098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000566                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000566                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58283.018868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58283.018868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     69775250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69775250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60307.044080                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60307.044080                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        99375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        99375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 49687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.507663                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11414034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1386                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8235.233766                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.507663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          45662218                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         45662218                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    83882                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                109322                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16851677                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                  3473                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  32305                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2009421                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   512                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               34429399                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                132786                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              49664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       34385649                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3226163                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3217649                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      16997042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   65584                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  354                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           119                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          688                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10964856                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   527                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           17080659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.028095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.953415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   133150      0.78%      0.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  7130518     41.75%     42.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1940298     11.36%     53.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  7876693     46.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             17080659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.188421                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.008262                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10963850                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10963850                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10963850                       # number of overall hits
system.cpu.icache.overall_hits::total        10963850                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1000                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1000                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1000                       # number of overall misses
system.cpu.icache.overall_misses::total          1000                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56202737                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56202737                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56202737                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56202737                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10964850                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10964850                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10964850                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10964850                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56202.737000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56202.737000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56202.737000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56202.737000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13987                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               204                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.563725                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          324                       # number of writebacks
system.cpu.icache.writebacks::total               324                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          182                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49194489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49194489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49194489                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49194489                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60139.962103                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60139.962103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60139.962103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60139.962103                       # average overall mshr miss latency
system.cpu.icache.replacements                    324                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10963850                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10963850                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1000                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1000                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56202737                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56202737                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10964850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10964850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56202.737000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56202.737000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49194489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49194489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60139.962103                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60139.962103                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.311518                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10964668                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13404.239609                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.311518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.820921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          43860218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         43860218                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      807230                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  155962                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  59                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  90151                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   27                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  10701308125                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  32305                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   182246                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   55728                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2797                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  16756742                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 50841                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               34301344                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 53607                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   233                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    118                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  49003                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            30461940                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   149237168                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 33774461                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       32                       # Number of vector rename lookups
system.cpu.rename.committedMaps              29927447                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   534493                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      72                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  68                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      6513                       # count of insts added to the skid buffer
system.cpu.rob.reads                         49968416                       # The number of ROB reads
system.cpu.rob.writes                        68432232                       # The number of ROB writes
system.cpu.thread_0.numInsts                 33435691                       # Number of Instructions committed
system.cpu.thread_0.numOps                   33658812                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      1158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021170976250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8124                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1062                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1161                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2204                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1161                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1161                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.342857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.062213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.197955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              2      2.86%      2.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            56     80.00%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      7.14%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      2.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      1.43%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      1.43%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::496-511            1      1.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.289855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.270259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.841942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               61     88.41%     88.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      7.25%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.90%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  141056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                74304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     13.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   10701304375                       # Total gap between requests
system.mem_ctrls.avgGap                    3180179.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        88704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        72448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4832306.424220450222                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 8289080.079170227982                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6770013.455714789219                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          818                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1386                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1161                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     23450000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     40805375                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 245869429625                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28667.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29441.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 211773841.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        88704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        141056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        50048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        50048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          818                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1386                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2204                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          782                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           782                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4892112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      8289080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         13181192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4892112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4892112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      4676811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         4676811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      4676811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4892112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      8289080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        17858004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 2194                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1132                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           93                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           55                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          111                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                23117875                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              10970000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           64255375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10536.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29286.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1836                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                930                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   381.565217                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   231.482120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   357.702833                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          149     26.99%     26.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          135     24.46%     51.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           59     10.69%     62.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           38      6.88%     69.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           29      5.25%     74.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           26      4.71%     78.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            9      1.63%     80.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           10      1.81%     82.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           97     17.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                140416                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              72448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               13.121387                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.770013                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1777860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          918390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        6583080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       1905300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 844515360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    203372010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3938041920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4997113920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.962904                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10236163125                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    357240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    107905000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2220540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1165065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        9082080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3972420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 844515360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    208979100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3933320160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    5003254725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.536741                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10223867500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    357240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    120200625                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1047                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          782                       # Transaction distribution
system.membus.trans_dist::WritebackClean          416                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1157                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1157                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            818                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           229                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port         3646                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   5606                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        73088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       144640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  217728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2204                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.024501                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.154633                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2150     97.55%     97.55% # Request fanout histogram
system.membus.snoop_fanout::1                      54      2.45%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2204                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10701308125                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             9418750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4348125                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            7303875                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
