// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/08/2016 15:18:35"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module cpu_tb (
	clk,
	out1);
input 	clk;
output 	[15:0] out1;

// Design Ports Information
// out1[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_tb_v.sdo");
// synopsys translate_on

wire \out1[0]~output_o ;
wire \out1[1]~output_o ;
wire \out1[2]~output_o ;
wire \out1[3]~output_o ;
wire \out1[4]~output_o ;
wire \out1[5]~output_o ;
wire \out1[6]~output_o ;
wire \out1[7]~output_o ;
wire \out1[8]~output_o ;
wire \out1[9]~output_o ;
wire \out1[10]~output_o ;
wire \out1[11]~output_o ;
wire \out1[12]~output_o ;
wire \out1[13]~output_o ;
wire \out1[14]~output_o ;
wire \out1[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \mips1|pc[2]~8_combout ;
wire \mips1|pc[2]~9 ;
wire \mips1|pc[3]~10_combout ;
wire \mips1|pc[3]~11 ;
wire \mips1|pc[4]~12_combout ;
wire \mips1|pc[4]~13 ;
wire \mips1|pc[5]~14_combout ;
wire \mips1|pc[5]~15 ;
wire \mips1|pc[6]~16_combout ;
wire \mips1|im1|mem~7_combout ;
wire \mips1|pc[6]~17 ;
wire \mips1|pc[7]~18_combout ;
wire \mips1|pc[7]~19 ;
wire \mips1|pc[8]~20_combout ;
wire \mips1|pc[8]~21 ;
wire \mips1|pc[9]~22_combout ;
wire \mips1|im1|mem~8_combout ;
wire \mips1|im1|mem~0_combout ;
wire \mips1|im1|mem~13_combout ;
wire \mips1|im1|mem~9_combout ;
wire \mips1|im1|mem~10_combout ;
wire \mips1|alu1|Mux31~18_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[12]~feeder_combout ;
wire \mips1|im1|mem~1_combout ;
wire \mips1|im1|mem~3_combout ;
wire \mips1|im1|mem~4_combout ;
wire \mips1|wrreg[0]~1_combout ;
wire \mips1|im1|mem~2_combout ;
wire \mips1|wrreg[1]~2_combout ;
wire \mips1|im1|mem~5_combout ;
wire \mips1|im1|mem~6_combout ;
wire \mips1|wrreg[3]~0_combout ;
wire \mips1|regm1|Equal6~0_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[0]~0_combout ;
wire \mips1|regm1|Mux63~0_combout ;
wire \mips1|regm1|Mux63~1_combout ;
wire \~GND~combout ;
wire \mips1|im1|mem~11_combout ;
wire \mips1|im1|mem~12_combout ;
wire \mips1|alu_ctl1|Mux0~0_combout ;
wire \mips1|Equal0~0_combout ;
wire \mips1|alu_ctl1|aluctl[3]~2_combout ;
wire \mips1|Equal2~0_combout ;
wire \mips1|Equal2~1_combout ;
wire \mips1|alu_ctl1|aluctl[1]~1_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[7]~feeder_combout ;
wire \mips1|regm1|Mux95~0_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[0]~0_combout ;
wire \mips1|regm1|Mux95~1_combout ;
wire \mips1|alu_ctl1|aluctl[0]~0_combout ;
wire \mips1|Equal1~0_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[2]~feeder_combout ;
wire \mips1|regm1|Mux31~0_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[0]~0_combout ;
wire \mips1|regm1|Mux31~1_combout ;
wire \mips1|Equal4~0_combout ;
wire \mips1|alusrc_data3[6]~0_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[19]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[20]~feeder_combout ;
wire \mips1|alu1|Mux28~1_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[21]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[22]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[24]~feeder_combout ;
wire \mips1|alu1|Mux12~4_combout ;
wire \mips1|Equal3~0_combout ;
wire \mips1|alusrc_data2[0]~3_combout ;
wire \mips1|alusrc_data2[0]~4_combout ;
wire \mips1|Equal3~1_combout ;
wire \mips1|alusrc_data2[0]~17_combout ;
wire \mips1|alusrc_data2[0]~19_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[27]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[28]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[29]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[30]~feeder_combout ;
wire \mips1|alusrc_data2[14]~38_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[31]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[32]~feeder_combout ;
wire \mips1|alu1|Mux28~0_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[34]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[36]~feeder_combout ;
wire \mips1|alusrc_data3[6]~1_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[37]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[38]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[41]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[42]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a31 ;
wire \mips1|reg_s2_mem|out[65]~47_combout ;
wire \mips1|regm1|Equal1~0_combout ;
wire \mips1|Selector30~0_combout ;
wire \mips1|Selector30~1_combout ;
wire \mips1|alusrc_data3[6]~2_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[42]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a31 ;
wire \mips1|reg_s2_mem|out[1]~50_combout ;
wire \mips1|regm1|Equal5~0_combout ;
wire \mips1|alusrc_data3[1]~5_combout ;
wire \mips1|alusrc_data3[1]~6_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[42]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \mips1|reg_s2_mem|out[33]~22_combout ;
wire \mips1|regm1|Equal2~0_combout ;
wire \mips1|regm1|Equal3~0_combout ;
wire \mips1|regm1|Equal3~1_combout ;
wire \mips1|alusrc_data2[1]~66_combout ;
wire \mips1|alusrc_data2[1]~65_combout ;
wire \mips1|alusrc_data2[1]~67_combout ;
wire \mips1|alu1|Mux30~4_combout ;
wire \mips1|alusrc_data2[0]~0_combout ;
wire \mips1|alusrc_data2[0]~1_combout ;
wire \mips1|alusrc_data2[0]~2_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[11]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mips1|reg_s2_mem|out[32]~21_combout ;
wire \mips1|alusrc_data2[0]~5_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[11]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \mips1|reg_s2_mem|out[64]~46_combout ;
wire \mips1|Selector31~0_combout ;
wire \mips1|Selector31~1_combout ;
wire \mips1|alu1|add_ab[0]~1 ;
wire \mips1|alu1|add_ab[1]~2_combout ;
wire \mips1|alu1|Mux30~5_combout ;
wire \mips1|alu1|Mux30~2_combout ;
wire \mips1|alu1|Mux29~0_combout ;
wire \mips1|alu1|sub_ab[0]~1 ;
wire \mips1|alu1|sub_ab[1]~2_combout ;
wire \mips1|alu1|Mux30~0_combout ;
wire \mips1|alu1|Mux30~1_combout ;
wire \mips1|alu1|Mux30~3_combout ;
wire \mips1|alu1|Mux30~6_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a30 ;
wire \mips1|reg_s2_mem|out[66]~2_combout ;
wire \mips1|Selector29~0_combout ;
wire \mips1|Selector29~1_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a30 ;
wire \mips1|regm1|mem_rtl_2_bypass[41]~feeder_combout ;
wire \mips1|reg_s2_mem|out[2]~0_combout ;
wire \mips1|alusrc_data3[2]~7_combout ;
wire \mips1|alu1|Mux29~2_combout ;
wire \mips1|alu1|Mux29~3_combout ;
wire \mips1|alusrc_data2[2]~63_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[41]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \mips1|reg_s2_mem|out[34]~1_combout ;
wire \mips1|alusrc_data2[2]~62_combout ;
wire \mips1|alusrc_data2[2]~64_combout ;
wire \mips1|alu1|Mux29~4_combout ;
wire \mips1|alu1|Mux29~6_combout ;
wire \mips1|alu1|Mux29~5_combout ;
wire \mips1|alu1|Mux29~7_combout ;
wire \mips1|alu1|sub_ab[1]~3 ;
wire \mips1|alu1|sub_ab[2]~4_combout ;
wire \mips1|alu1|add_ab[1]~3 ;
wire \mips1|alu1|add_ab[2]~4_combout ;
wire \mips1|alu1|Mux29~1_combout ;
wire \mips1|alu1|Mux29~8_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \mips1|regm1|mem_rtl_0_bypass[40]~feeder_combout ;
wire \mips1|reg_s2_mem|out[35]~4_combout ;
wire \mips1|alusrc_data2[3]~60_combout ;
wire \mips1|alusrc_data2[3]~61_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[40]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a29 ;
wire \mips1|reg_s2_mem|out[67]~5_combout ;
wire \mips1|Selector28~0_combout ;
wire \mips1|Selector28~1_combout ;
wire \mips1|alu1|Mux28~3_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[40]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a29 ;
wire \mips1|reg_s2_mem|out[3]~3_combout ;
wire \mips1|alu1|out~5_combout ;
wire \mips1|WideNor1~combout ;
wire \mips1|alu1|out~6_combout ;
wire \mips1|alu1|out~7_combout ;
wire \mips1|alu1|out~8_combout ;
wire \mips1|alu1|Mux28~2_combout ;
wire \mips1|alu1|Mux28~4_combout ;
wire \mips1|alu1|Mux28~7_combout ;
wire \mips1|alu1|sub_ab[2]~5 ;
wire \mips1|alu1|sub_ab[3]~6_combout ;
wire \mips1|alu1|add_ab[2]~5 ;
wire \mips1|alu1|add_ab[3]~6_combout ;
wire \mips1|alu1|Mux28~5_combout ;
wire \mips1|alu1|Mux31~5_combout ;
wire \mips1|alusrc_data3[3]~8_combout ;
wire \mips1|alusrc_data3[3]~9_combout ;
wire \mips1|alu1|Mux28~6_combout ;
wire \mips1|alu1|Mux28~8_combout ;
wire \mips1|alu1|Mux28~9_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \mips1|regm1|mem_rtl_0_bypass[39]~feeder_combout ;
wire \mips1|reg_s2_mem|out[36]~7_combout ;
wire \mips1|alusrc_data2[4]~58_combout ;
wire \mips1|alusrc_data2[4]~59_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[39]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a28 ;
wire \mips1|reg_s2_mem|out[68]~8_combout ;
wire \mips1|Selector27~0_combout ;
wire \mips1|Selector27~1_combout ;
wire \mips1|alu1|Mux27~1_combout ;
wire \mips1|alu1|out~88_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[39]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a28 ;
wire \mips1|reg_s2_mem|out[4]~6_combout ;
wire \mips1|alu1|out~85_combout ;
wire \mips1|alu1|out~86_combout ;
wire \mips1|alu1|out~87_combout ;
wire \mips1|alu1|Mux27~0_combout ;
wire \mips1|alu1|Mux27~2_combout ;
wire \mips1|alu1|Mux27~3_combout ;
wire \mips1|alusrc_data3[4]~59_combout ;
wire \mips1|alusrc_data3[4]~60_combout ;
wire \mips1|alu1|out~89_combout ;
wire \mips1|alu1|Mux27~4_combout ;
wire \mips1|alu1|sub_ab[3]~7 ;
wire \mips1|alu1|sub_ab[4]~8_combout ;
wire \mips1|alu1|add_ab[3]~7 ;
wire \mips1|alu1|add_ab[4]~8_combout ;
wire \mips1|alu1|Mux27~5_combout ;
wire \mips1|alu1|Mux27~6_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \mips1|reg_s2_mem|out[37]~10_combout ;
wire \mips1|alusrc_data2[5]~56_combout ;
wire \mips1|alusrc_data2[5]~57_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[38]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a27 ;
wire \mips1|reg_s2_mem|out[69]~11_combout ;
wire \mips1|Selector26~0_combout ;
wire \mips1|Selector26~1_combout ;
wire \mips1|alu1|Mux26~1_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[38]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a27 ;
wire \mips1|reg_s2_mem|out[5]~9_combout ;
wire \mips1|alu1|out~81_combout ;
wire \mips1|alu1|out~82_combout ;
wire \mips1|alu1|out~83_combout ;
wire \mips1|alu1|out~84_combout ;
wire \mips1|alu1|Mux26~0_combout ;
wire \mips1|alu1|Mux26~2_combout ;
wire \mips1|alusrc_data3[5]~57_combout ;
wire \mips1|alusrc_data3[5]~58_combout ;
wire \mips1|alu1|Mux26~4_combout ;
wire \mips1|alu1|sub_ab[4]~9 ;
wire \mips1|alu1|sub_ab[5]~10_combout ;
wire \mips1|alu1|add_ab[4]~9 ;
wire \mips1|alu1|add_ab[5]~10_combout ;
wire \mips1|alu1|Mux26~3_combout ;
wire \mips1|alu1|Mux26~5_combout ;
wire \mips1|alu1|Mux26~6_combout ;
wire \mips1|alu1|Mux26~7_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a26 ;
wire \mips1|reg_s2_mem|out[6]~12_combout ;
wire \mips1|alusrc_data3[6]~55_combout ;
wire \mips1|alusrc_data3[6]~56_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[37]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a26 ;
wire \mips1|reg_s2_mem|out[70]~14_combout ;
wire \mips1|Selector25~0_combout ;
wire \mips1|Selector25~1_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[37]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \mips1|reg_s2_mem|out[38]~13_combout ;
wire \mips1|alusrc_data2[6]~54_combout ;
wire \mips1|alusrc_data2[6]~55_combout ;
wire \mips1|alu1|Mux25~10_combout ;
wire \mips1|alu1|Mux25~6_combout ;
wire \mips1|alu1|Mux25~4_combout ;
wire \mips1|alu1|Mux17~3_combout ;
wire \mips1|alu1|Mux25~3_combout ;
wire \mips1|alu1|Mux25~5_combout ;
wire \mips1|alu1|Mux25~7_combout ;
wire \mips1|alu1|Mux25~8_combout ;
wire \mips1|alu1|add_ab[5]~11 ;
wire \mips1|alu1|add_ab[6]~12_combout ;
wire \mips1|alu1|sub_ab[5]~11 ;
wire \mips1|alu1|sub_ab[6]~12_combout ;
wire \mips1|alu1|Mux25~2_combout ;
wire \mips1|alu1|Mux25~9_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a25 ;
wire \mips1|reg_s2_mem|out[71]~17_combout ;
wire \mips1|Selector24~0_combout ;
wire \mips1|Selector24~1_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[36]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \mips1|reg_s2_mem|out[39]~16_combout ;
wire \mips1|alusrc_data2[7]~52_combout ;
wire \mips1|alusrc_data2[7]~53_combout ;
wire \mips1|alu1|Mux24~5_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[36]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a25 ;
wire \mips1|reg_s2_mem|out[7]~15_combout ;
wire \mips1|alusrc_data3[7]~53_combout ;
wire \mips1|alusrc_data3[7]~54_combout ;
wire \mips1|alu1|Mux24~4_combout ;
wire \mips1|alu1|sub_ab[6]~13 ;
wire \mips1|alu1|sub_ab[7]~14_combout ;
wire \mips1|alu1|add_ab[6]~13 ;
wire \mips1|alu1|add_ab[7]~14_combout ;
wire \mips1|alu1|Mux24~3_combout ;
wire \mips1|alu1|Mux24~6_combout ;
wire \mips1|alu1|Mux24~1_combout ;
wire \mips1|alu1|out~77_combout ;
wire \mips1|alu1|out~78_combout ;
wire \mips1|alu1|out~79_combout ;
wire \mips1|alu1|out~80_combout ;
wire \mips1|alu1|Mux24~0_combout ;
wire \mips1|alu1|Mux24~2_combout ;
wire \mips1|alu1|Mux24~7_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a24 ;
wire \mips1|regm1|mem_rtl_2_bypass[35]~feeder_combout ;
wire \mips1|reg_s2_mem|out[8]~18_combout ;
wire \mips1|alusrc_data3[8]~51_combout ;
wire \mips1|alusrc_data3[8]~52_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[35]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a24 ;
wire \mips1|reg_s2_mem|out[72]~20_combout ;
wire \mips1|Selector23~0_combout ;
wire \mips1|Selector23~1_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[35]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \mips1|reg_s2_mem|out[40]~19_combout ;
wire \mips1|alusrc_data2[8]~50_combout ;
wire \mips1|alusrc_data2[8]~51_combout ;
wire \mips1|alu1|Mux23~4_combout ;
wire \mips1|alu1|Mux23~5_combout ;
wire \mips1|alu1|Mux23~2_combout ;
wire \mips1|alu1|out~73_combout ;
wire \mips1|alu1|out~74_combout ;
wire \mips1|alu1|out~75_combout ;
wire \mips1|alu1|out~76_combout ;
wire \mips1|alu1|Mux23~1_combout ;
wire \mips1|alu1|sub_ab[7]~15 ;
wire \mips1|alu1|sub_ab[8]~16_combout ;
wire \mips1|alu1|add_ab[7]~15 ;
wire \mips1|alu1|add_ab[8]~16_combout ;
wire \mips1|alu1|Mux23~0_combout ;
wire \mips1|alu1|Mux23~3_combout ;
wire \mips1|alu1|Mux23~6_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a23 ;
wire \mips1|reg_s2_mem|out[73]~52_combout ;
wire \mips1|Selector22~0_combout ;
wire \mips1|Selector22~1_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \mips1|regm1|mem_rtl_0_bypass[34]~feeder_combout ;
wire \mips1|reg_s2_mem|out[41]~23_combout ;
wire \mips1|alusrc_data2[9]~48_combout ;
wire \mips1|alusrc_data2[9]~49_combout ;
wire \mips1|alu1|sub_ab[8]~17 ;
wire \mips1|alu1|sub_ab[9]~18_combout ;
wire \mips1|alu1|add_ab[8]~17 ;
wire \mips1|alu1|add_ab[9]~18_combout ;
wire \mips1|alu1|Mux22~2_combout ;
wire \mips1|alu1|Mux22~10_combout ;
wire \mips1|alu1|Mux22~7_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a23 ;
wire \mips1|regm1|mem_rtl_2_bypass[34]~feeder_combout ;
wire \mips1|reg_s2_mem|out[9]~51_combout ;
wire \mips1|alusrc_data3[9]~49_combout ;
wire \mips1|alusrc_data3[9]~50_combout ;
wire \mips1|alu1|Mux22~6_combout ;
wire \mips1|alu1|Mux22~8_combout ;
wire \mips1|alu1|Mux22~3_combout ;
wire \mips1|alu1|Mux22~4_combout ;
wire \mips1|alu1|Mux22~5_combout ;
wire \mips1|alu1|Mux22~9_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a22 ;
wire \mips1|regm1|mem_rtl_1_bypass[33]~feeder_combout ;
wire \mips1|reg_s2_mem|out[74]~54_combout ;
wire \mips1|Selector21~0_combout ;
wire \mips1|Selector21~1_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[33]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \mips1|reg_s2_mem|out[42]~24_combout ;
wire \mips1|alusrc_data2[10]~46_combout ;
wire \mips1|alusrc_data2[10]~47_combout ;
wire \mips1|alu1|Mux21~2_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[33]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a22 ;
wire \mips1|reg_s2_mem|out[10]~53_combout ;
wire \mips1|alu1|out~69_combout ;
wire \mips1|alu1|out~70_combout ;
wire \mips1|alu1|out~71_combout ;
wire \mips1|alu1|out~72_combout ;
wire \mips1|alu1|Mux21~1_combout ;
wire \mips1|alu1|sub_ab[9]~19 ;
wire \mips1|alu1|sub_ab[10]~20_combout ;
wire \mips1|alu1|add_ab[9]~19 ;
wire \mips1|alu1|add_ab[10]~20_combout ;
wire \mips1|alu1|Mux21~0_combout ;
wire \mips1|alu1|Mux21~3_combout ;
wire \mips1|alusrc_data3[10]~47_combout ;
wire \mips1|alusrc_data3[10]~48_combout ;
wire \mips1|alu1|Mux21~4_combout ;
wire \mips1|alu1|Mux21~5_combout ;
wire \mips1|alu1|Mux21~6_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \mips1|reg_s2_mem|out[43]~25_combout ;
wire \mips1|alusrc_data2[11]~44_combout ;
wire \mips1|alusrc_data2[11]~45_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[32]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a21 ;
wire \mips1|reg_s2_mem|out[75]~56_combout ;
wire \mips1|Selector20~0_combout ;
wire \mips1|Selector20~1_combout ;
wire \mips1|alu1|Mux20~7_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[32]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a21 ;
wire \mips1|reg_s2_mem|out[11]~55_combout ;
wire \mips1|alusrc_data3[11]~45_combout ;
wire \mips1|alusrc_data3[11]~46_combout ;
wire \mips1|alu1|Mux20~10_combout ;
wire \mips1|alu1|Mux20~6_combout ;
wire \mips1|alu1|Mux20~4_combout ;
wire \mips1|alu1|Mux20~3_combout ;
wire \mips1|alu1|Mux20~5_combout ;
wire \mips1|alu1|Mux20~8_combout ;
wire \mips1|alu1|add_ab[10]~21 ;
wire \mips1|alu1|add_ab[11]~22_combout ;
wire \mips1|alu1|sub_ab[10]~21 ;
wire \mips1|alu1|sub_ab[11]~22_combout ;
wire \mips1|alu1|Mux20~2_combout ;
wire \mips1|alu1|Mux20~9_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \mips1|reg_s2_mem|out[44]~26_combout ;
wire \mips1|alusrc_data2[12]~42_combout ;
wire \mips1|alusrc_data2[12]~43_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[31]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a20 ;
wire \mips1|reg_s2_mem|out[76]~58_combout ;
wire \mips1|Selector19~0_combout ;
wire \mips1|Selector19~1_combout ;
wire \mips1|alu1|Mux19~9_combout ;
wire \mips1|alu1|Mux19~11_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a20 ;
wire \mips1|regm1|mem_rtl_2_bypass[31]~feeder_combout ;
wire \mips1|reg_s2_mem|out[12]~57_combout ;
wire \mips1|alusrc_data3[12]~43_combout ;
wire \mips1|alusrc_data3[12]~44_combout ;
wire \mips1|alu1|Mux19~8_combout ;
wire \mips1|alu1|Mux19~12_combout ;
wire \mips1|alu1|Mux19~6_combout ;
wire \mips1|alu1|Mux19~5_combout ;
wire \mips1|alu1|Mux19~7_combout ;
wire \mips1|alu1|add_ab[11]~23 ;
wire \mips1|alu1|add_ab[12]~24_combout ;
wire \mips1|alu1|sub_ab[11]~23 ;
wire \mips1|alu1|sub_ab[12]~24_combout ;
wire \mips1|alu1|Mux19~4_combout ;
wire \mips1|alu1|Mux19~10_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a19 ;
wire \mips1|reg_s2_mem|out[77]~60_combout ;
wire \mips1|Selector18~0_combout ;
wire \mips1|Selector18~1_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[30]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \mips1|reg_s2_mem|out[45]~27_combout ;
wire \mips1|alusrc_data2[13]~40_combout ;
wire \mips1|alusrc_data2[13]~41_combout ;
wire \mips1|alu1|Mux18~5_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[30]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a19 ;
wire \mips1|reg_s2_mem|out[13]~59_combout ;
wire \mips1|alusrc_data3[13]~41_combout ;
wire \mips1|alusrc_data3[13]~42_combout ;
wire \mips1|alu1|Mux18~4_combout ;
wire \mips1|alu1|out~66_combout ;
wire \mips1|alu1|out~65_combout ;
wire \mips1|alu1|out~67_combout ;
wire \mips1|alu1|out~68_combout ;
wire \mips1|alu1|Mux18~1_combout ;
wire \mips1|alu1|Mux18~2_combout ;
wire \mips1|alu1|sub_ab[12]~25 ;
wire \mips1|alu1|sub_ab[13]~26_combout ;
wire \mips1|alu1|add_ab[12]~25 ;
wire \mips1|alu1|add_ab[13]~26_combout ;
wire \mips1|alu1|Mux18~0_combout ;
wire \mips1|alu1|Mux18~3_combout ;
wire \mips1|alu1|Mux18~6_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \mips1|reg_s2_mem|out[46]~28_combout ;
wire \mips1|alusrc_data2[14]~37_combout ;
wire \mips1|alusrc_data2[14]~39_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[29]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a18 ;
wire \mips1|reg_s2_mem|out[78]~62_combout ;
wire \mips1|Selector17~0_combout ;
wire \mips1|Selector17~1_combout ;
wire \mips1|alu1|sub_ab[13]~27 ;
wire \mips1|alu1|sub_ab[14]~28_combout ;
wire \mips1|alu1|add_ab[13]~27 ;
wire \mips1|alu1|add_ab[14]~28_combout ;
wire \mips1|alu1|Mux17~2_combout ;
wire \mips1|alu1|Mux17~11_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[29]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a18 ;
wire \mips1|reg_s2_mem|out[14]~61_combout ;
wire \mips1|alusrc_data3[14]~39_combout ;
wire \mips1|alusrc_data3[14]~40_combout ;
wire \mips1|alu1|Mux17~7_combout ;
wire \mips1|alu1|Mux17~8_combout ;
wire \mips1|alu1|Mux17~5_combout ;
wire \mips1|alu1|Mux17~4_combout ;
wire \mips1|alu1|Mux17~6_combout ;
wire \mips1|alu1|Mux17~9_combout ;
wire \mips1|alu1|Mux17~10_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a17 ;
wire \mips1|reg_s2_mem|out[79]~64_combout ;
wire \mips1|Selector16~0_combout ;
wire \mips1|Selector16~1_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[28]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \mips1|reg_s2_mem|out[47]~29_combout ;
wire \mips1|alusrc_data2[15]~35_combout ;
wire \mips1|alusrc_data2[15]~36_combout ;
wire \mips1|alu1|Mux16~5_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[28]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a17 ;
wire \mips1|reg_s2_mem|out[15]~63_combout ;
wire \mips1|alusrc_data3[15]~37_combout ;
wire \mips1|alusrc_data3[15]~38_combout ;
wire \mips1|alu1|Mux16~4_combout ;
wire \mips1|alu1|out~64_combout ;
wire \mips1|alu1|out~62_combout ;
wire \mips1|alu1|out~61_combout ;
wire \mips1|alu1|out~63_combout ;
wire \mips1|alu1|Mux16~1_combout ;
wire \mips1|alu1|Mux16~2_combout ;
wire \mips1|alu1|sub_ab[14]~29 ;
wire \mips1|alu1|sub_ab[15]~30_combout ;
wire \mips1|alu1|add_ab[14]~29 ;
wire \mips1|alu1|add_ab[15]~30_combout ;
wire \mips1|alu1|Mux16~0_combout ;
wire \mips1|alu1|Mux16~3_combout ;
wire \mips1|alu1|Mux16~6_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \mips1|reg_s2_mem|out[48]~30_combout ;
wire \mips1|alusrc_data2[16]~33_combout ;
wire \mips1|alusrc_data2[16]~34_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a16 ;
wire \mips1|regm1|mem_rtl_1_bypass[27]~feeder_combout ;
wire \mips1|reg_s2_mem|out[80]~66_combout ;
wire \mips1|Selector15~0_combout ;
wire \mips1|Selector15~1_combout ;
wire \mips1|alu1|Mux15~5_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a16 ;
wire \mips1|regm1|mem_rtl_2_bypass[27]~feeder_combout ;
wire \mips1|reg_s2_mem|out[16]~65_combout ;
wire \mips1|alusrc_data3[16]~35_combout ;
wire \mips1|alusrc_data3[16]~36_combout ;
wire \mips1|alu1|Mux15~4_combout ;
wire \mips1|alu1|Mux15~2_combout ;
wire \mips1|alu1|out~60_combout ;
wire \mips1|alu1|out~58_combout ;
wire \mips1|alu1|out~57_combout ;
wire \mips1|alu1|out~59_combout ;
wire \mips1|alu1|Mux15~1_combout ;
wire \mips1|alu1|sub_ab[15]~31 ;
wire \mips1|alu1|sub_ab[16]~32_combout ;
wire \mips1|alu1|add_ab[15]~31 ;
wire \mips1|alu1|add_ab[16]~32_combout ;
wire \mips1|alu1|Mux15~0_combout ;
wire \mips1|alu1|Mux15~3_combout ;
wire \mips1|alu1|Mux15~6_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \mips1|regm1|mem_rtl_0_bypass[26]~feeder_combout ;
wire \mips1|reg_s2_mem|out[49]~31_combout ;
wire \mips1|alusrc_data2[17]~31_combout ;
wire \mips1|alusrc_data2[17]~32_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[26]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a15 ;
wire \mips1|reg_s2_mem|out[17]~67_combout ;
wire \mips1|alusrc_data3[17]~33_combout ;
wire \mips1|alusrc_data3[17]~34_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[26]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a15 ;
wire \mips1|reg_s2_mem|out[81]~68_combout ;
wire \mips1|Selector14~0_combout ;
wire \mips1|Selector14~1_combout ;
wire \mips1|alu1|Mux14~4_combout ;
wire \mips1|alu1|Mux14~5_combout ;
wire \mips1|alu1|Mux14~2_combout ;
wire \mips1|alu1|sub_ab[16]~33 ;
wire \mips1|alu1|sub_ab[17]~34_combout ;
wire \mips1|alu1|add_ab[16]~33 ;
wire \mips1|alu1|add_ab[17]~34_combout ;
wire \mips1|alu1|Mux14~0_combout ;
wire \mips1|alu1|out~56_combout ;
wire \mips1|alu1|out~53_combout ;
wire \mips1|alu1|out~54_combout ;
wire \mips1|alu1|out~55_combout ;
wire \mips1|alu1|Mux14~1_combout ;
wire \mips1|alu1|Mux14~3_combout ;
wire \mips1|alu1|Mux14~6_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \mips1|regm1|mem_rtl_0_bypass[25]~feeder_combout ;
wire \mips1|reg_s2_mem|out[50]~32_combout ;
wire \mips1|alusrc_data2[18]~29_combout ;
wire \mips1|alusrc_data2[18]~30_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[25]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a14 ;
wire \mips1|reg_s2_mem|out[82]~70_combout ;
wire \mips1|Selector13~0_combout ;
wire \mips1|Selector13~1_combout ;
wire \mips1|alu1|Mux13~5_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a14 ;
wire \mips1|regm1|mem_rtl_2_bypass[25]~feeder_combout ;
wire \mips1|reg_s2_mem|out[18]~69_combout ;
wire \mips1|alusrc_data3[18]~31_combout ;
wire \mips1|alusrc_data3[18]~32_combout ;
wire \mips1|alu1|Mux13~4_combout ;
wire \mips1|alu1|out~49_combout ;
wire \mips1|alu1|out~50_combout ;
wire \mips1|alu1|out~51_combout ;
wire \mips1|alu1|out~52_combout ;
wire \mips1|alu1|Mux13~1_combout ;
wire \mips1|alu1|Mux13~2_combout ;
wire \mips1|alu1|sub_ab[17]~35 ;
wire \mips1|alu1|sub_ab[18]~36_combout ;
wire \mips1|alu1|add_ab[17]~35 ;
wire \mips1|alu1|add_ab[18]~36_combout ;
wire \mips1|alu1|Mux13~0_combout ;
wire \mips1|alu1|Mux13~3_combout ;
wire \mips1|alu1|Mux13~6_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a13 ;
wire \mips1|reg_s2_mem|out[83]~72_combout ;
wire \mips1|Selector12~0_combout ;
wire \mips1|Selector12~1_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \mips1|regm1|mem_rtl_0_bypass[24]~feeder_combout ;
wire \mips1|reg_s2_mem|out[51]~33_combout ;
wire \mips1|alusrc_data2[19]~27_combout ;
wire \mips1|alusrc_data2[19]~28_combout ;
wire \mips1|alu1|Mux12~6_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a13 ;
wire \mips1|regm1|mem_rtl_2_bypass[24]~feeder_combout ;
wire \mips1|reg_s2_mem|out[19]~71_combout ;
wire \mips1|alusrc_data3[19]~29_combout ;
wire \mips1|alusrc_data3[19]~30_combout ;
wire \mips1|alu1|Mux12~5_combout ;
wire \mips1|alu1|out~46_combout ;
wire \mips1|alu1|out~45_combout ;
wire \mips1|alu1|out~47_combout ;
wire \mips1|alu1|out~48_combout ;
wire \mips1|alu1|Mux12~1_combout ;
wire \mips1|alu1|Mux12~2_combout ;
wire \mips1|alu1|add_ab[18]~37 ;
wire \mips1|alu1|add_ab[19]~38_combout ;
wire \mips1|alu1|sub_ab[18]~37 ;
wire \mips1|alu1|sub_ab[19]~38_combout ;
wire \mips1|alu1|Mux12~0_combout ;
wire \mips1|alu1|Mux12~3_combout ;
wire \mips1|alu1|Mux12~7_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a12 ;
wire \mips1|regm1|mem_rtl_2_bypass[23]~feeder_combout ;
wire \mips1|reg_s2_mem|out[20]~73_combout ;
wire \mips1|alusrc_data3[20]~27_combout ;
wire \mips1|alusrc_data3[20]~28_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[23]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a12 ;
wire \mips1|reg_s2_mem|out[84]~74_combout ;
wire \mips1|Selector11~0_combout ;
wire \mips1|Selector11~1_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \mips1|regm1|mem_rtl_0_bypass[23]~feeder_combout ;
wire \mips1|reg_s2_mem|out[52]~34_combout ;
wire \mips1|alusrc_data2[20]~25_combout ;
wire \mips1|alusrc_data2[20]~26_combout ;
wire \mips1|alu1|Mux11~1_combout ;
wire \mips1|alu1|Mux11~2_combout ;
wire \mips1|alu1|Mux11~3_combout ;
wire \mips1|alu1|Mux11~5_combout ;
wire \mips1|alu1|out~44_combout ;
wire \mips1|alu1|out~42_combout ;
wire \mips1|alu1|out~41_combout ;
wire \mips1|alu1|out~43_combout ;
wire \mips1|alu1|Mux11~4_combout ;
wire \mips1|alu1|Mux11~6_combout ;
wire \mips1|alu1|add_ab[19]~39 ;
wire \mips1|alu1|add_ab[20]~40_combout ;
wire \mips1|alu1|sub_ab[19]~39 ;
wire \mips1|alu1|sub_ab[20]~40_combout ;
wire \mips1|alu1|Mux11~0_combout ;
wire \mips1|alu1|Mux11~7_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \mips1|reg_s2_mem|out[53]~35_combout ;
wire \mips1|alusrc_data2[21]~23_combout ;
wire \mips1|alusrc_data2[21]~24_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[22]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a11 ;
wire \mips1|reg_s2_mem|out[85]~76_combout ;
wire \mips1|Selector10~0_combout ;
wire \mips1|Selector10~1_combout ;
wire \mips1|alu1|Mux10~5_combout ;
wire \mips1|alu1|out~40_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[22]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a11 ;
wire \mips1|reg_s2_mem|out[21]~75_combout ;
wire \mips1|alu1|out~37_combout ;
wire \mips1|alu1|out~38_combout ;
wire \mips1|alu1|out~39_combout ;
wire \mips1|alu1|Mux10~4_combout ;
wire \mips1|alu1|Mux10~2_combout ;
wire \mips1|alusrc_data3[21]~25_combout ;
wire \mips1|alusrc_data3[21]~26_combout ;
wire \mips1|alu1|Mux10~1_combout ;
wire \mips1|alu1|Mux10~3_combout ;
wire \mips1|alu1|Mux10~6_combout ;
wire \mips1|alu1|add_ab[20]~41 ;
wire \mips1|alu1|add_ab[21]~42_combout ;
wire \mips1|alu1|sub_ab[20]~41 ;
wire \mips1|alu1|sub_ab[21]~42_combout ;
wire \mips1|alu1|Mux10~0_combout ;
wire \mips1|alu1|Mux10~7_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a10 ;
wire \mips1|reg_s2_mem|out[22]~77_combout ;
wire \mips1|alu1|out~34_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a10 ;
wire \mips1|regm1|mem_rtl_1_bypass[21]~feeder_combout ;
wire \mips1|reg_s2_mem|out[86]~78_combout ;
wire \mips1|Selector9~0_combout ;
wire \mips1|Selector9~1_combout ;
wire \mips1|alu1|out~35_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[21]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \mips1|reg_s2_mem|out[54]~36_combout ;
wire \mips1|alu1|out~33_combout ;
wire \mips1|alu1|out~36_combout ;
wire \mips1|alusrc_data2[22]~21_combout ;
wire \mips1|alusrc_data2[22]~22_combout ;
wire \mips1|alu1|Mux9~4_combout ;
wire \mips1|alu1|Mux9~5_combout ;
wire \mips1|alu1|Mux9~2_combout ;
wire \mips1|alusrc_data3[22]~23_combout ;
wire \mips1|alusrc_data3[22]~24_combout ;
wire \mips1|alu1|Mux9~1_combout ;
wire \mips1|alu1|Mux9~3_combout ;
wire \mips1|alu1|add_ab[21]~43 ;
wire \mips1|alu1|add_ab[22]~44_combout ;
wire \mips1|alu1|sub_ab[21]~43 ;
wire \mips1|alu1|sub_ab[22]~44_combout ;
wire \mips1|alu1|Mux9~0_combout ;
wire \mips1|alu1|Mux9~6_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a9 ;
wire \mips1|reg_s2_mem|out[87]~80_combout ;
wire \mips1|Selector8~0_combout ;
wire \mips1|Selector8~1_combout ;
wire \mips1|alu1|out~32_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[20]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \mips1|reg_s2_mem|out[55]~37_combout ;
wire \mips1|alu1|out~30_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[20]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a9 ;
wire \mips1|reg_s2_mem|out[23]~79_combout ;
wire \mips1|alu1|out~29_combout ;
wire \mips1|alu1|out~31_combout ;
wire \mips1|alu1|Mux8~4_combout ;
wire \mips1|alusrc_data2[23]~18_combout ;
wire \mips1|alusrc_data2[23]~20_combout ;
wire \mips1|alu1|Mux8~5_combout ;
wire \mips1|alusrc_data3[23]~21_combout ;
wire \mips1|alusrc_data3[23]~22_combout ;
wire \mips1|alu1|Mux8~1_combout ;
wire \mips1|alu1|Mux8~2_combout ;
wire \mips1|alu1|Mux8~3_combout ;
wire \mips1|alu1|Mux8~6_combout ;
wire \mips1|alu1|add_ab[22]~45 ;
wire \mips1|alu1|add_ab[23]~46_combout ;
wire \mips1|alu1|sub_ab[22]~45 ;
wire \mips1|alu1|sub_ab[23]~46_combout ;
wire \mips1|alu1|Mux8~0_combout ;
wire \mips1|alu1|Mux8~7_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a8 ;
wire \mips1|reg_s2_mem|out[88]~82_combout ;
wire \mips1|Selector7~0_combout ;
wire \mips1|Selector7~1_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[19]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a8 ;
wire \mips1|reg_s2_mem|out[24]~81_combout ;
wire \mips1|alusrc_data3[24]~19_combout ;
wire \mips1|alusrc_data3[24]~20_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[19]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \mips1|reg_s2_mem|out[56]~38_combout ;
wire \mips1|alusrc_data2[24]~15_combout ;
wire \mips1|alusrc_data2[24]~16_combout ;
wire \mips1|alu1|Mux7~3_combout ;
wire \mips1|alu1|Mux7~4_combout ;
wire \mips1|alu1|out~26_combout ;
wire \mips1|alu1|out~27_combout ;
wire \mips1|alu1|out~28_combout ;
wire \mips1|alu1|out~25_combout ;
wire \mips1|alu1|Mux7~1_combout ;
wire \mips1|alu1|Mux7~2_combout ;
wire \mips1|alu1|Mux7~5_combout ;
wire \mips1|alu1|sub_ab[23]~47 ;
wire \mips1|alu1|sub_ab[24]~48_combout ;
wire \mips1|alu1|add_ab[23]~47 ;
wire \mips1|alu1|add_ab[24]~48_combout ;
wire \mips1|alu1|Mux7~0_combout ;
wire \mips1|alu1|Mux7~6_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a7 ;
wire \mips1|regm1|mem_rtl_2_bypass[18]~feeder_combout ;
wire \mips1|reg_s2_mem|out[25]~83_combout ;
wire \mips1|alusrc_data3[25]~17_combout ;
wire \mips1|alusrc_data3[25]~18_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a7 ;
wire \mips1|regm1|mem_rtl_1_bypass[18]~feeder_combout ;
wire \mips1|reg_s2_mem|out[89]~84_combout ;
wire \mips1|Selector6~0_combout ;
wire \mips1|Selector6~1_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[18]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \mips1|reg_s2_mem|out[57]~39_combout ;
wire \mips1|alusrc_data2[25]~13_combout ;
wire \mips1|alusrc_data2[25]~14_combout ;
wire \mips1|alu1|Mux6~6_combout ;
wire \mips1|alu1|Mux6~7_combout ;
wire \mips1|alu1|Mux6~8_combout ;
wire \mips1|alu1|Mux6~9_combout ;
wire \mips1|alu1|Mux6~1_combout ;
wire \mips1|alu1|Mux6~2_combout ;
wire \mips1|alu1|Mux6~0_combout ;
wire \mips1|alu1|Mux6~3_combout ;
wire \mips1|alu1|Mux6~10_combout ;
wire \mips1|alu1|Mux6~11_combout ;
wire \mips1|alu1|sub_ab[24]~49 ;
wire \mips1|alu1|sub_ab[25]~50_combout ;
wire \mips1|alu1|add_ab[24]~49 ;
wire \mips1|alu1|add_ab[25]~50_combout ;
wire \mips1|alu1|Mux6~13_combout ;
wire \mips1|alu1|Mux6~14_combout ;
wire \mips1|alu1|Mux6~4_combout ;
wire \mips1|alu1|Mux6~5_combout ;
wire \mips1|alu1|Mux6~12_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a6 ;
wire \mips1|regm1|mem_rtl_1_bypass[17]~feeder_combout ;
wire \mips1|reg_s2_mem|out[90]~86_combout ;
wire \mips1|Selector5~0_combout ;
wire \mips1|Selector5~1_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a6 ;
wire \mips1|regm1|mem_rtl_2_bypass[17]~feeder_combout ;
wire \mips1|reg_s2_mem|out[26]~85_combout ;
wire \mips1|alusrc_data3[26]~15_combout ;
wire \mips1|alusrc_data3[26]~16_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[17]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \mips1|reg_s2_mem|out[58]~40_combout ;
wire \mips1|alusrc_data2[26]~11_combout ;
wire \mips1|alusrc_data2[26]~12_combout ;
wire \mips1|alu1|Mux5~6_combout ;
wire \mips1|alu1|Mux5~7_combout ;
wire \mips1|alu1|Mux5~8_combout ;
wire \mips1|alu1|Mux5~9_combout ;
wire \mips1|alu1|Mux5~0_combout ;
wire \mips1|alu1|Mux5~1_combout ;
wire \mips1|alu1|Mux5~2_combout ;
wire \mips1|alu1|Mux5~3_combout ;
wire \mips1|alu1|Mux5~10_combout ;
wire \mips1|alu1|Mux5~11_combout ;
wire \mips1|alu1|sub_ab[25]~51 ;
wire \mips1|alu1|sub_ab[26]~52_combout ;
wire \mips1|alu1|Mux5~13_combout ;
wire \mips1|alu1|Mux5~14_combout ;
wire \mips1|alu1|Mux5~4_combout ;
wire \mips1|alu1|add_ab[25]~51 ;
wire \mips1|alu1|add_ab[26]~52_combout ;
wire \mips1|alu1|Mux5~5_combout ;
wire \mips1|alu1|Mux5~12_combout ;
wire \mips1|reg_alurslt_s4|out[26]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a5 ;
wire \mips1|regm1|mem_rtl_1_bypass[16]~feeder_combout ;
wire \mips1|reg_s2_mem|out[91]~88_combout ;
wire \mips1|Selector4~0_combout ;
wire \mips1|Selector4~1_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \mips1|regm1|mem_rtl_0_bypass[16]~feeder_combout ;
wire \mips1|reg_s2_mem|out[59]~41_combout ;
wire \mips1|alu1|out~4_combout ;
wire \mips1|alusrc_data2[27]~10_combout ;
wire \mips1|alu1|Mux4~5_combout ;
wire \mips1|alu1|out~23_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[16]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a5 ;
wire \mips1|reg_s2_mem|out[27]~87_combout ;
wire \mips1|alu1|out~22_combout ;
wire \mips1|alu1|out~24_combout ;
wire \mips1|alu1|Mux4~4_combout ;
wire \mips1|alu1|Mux4~2_combout ;
wire \mips1|alusrc_data3[27]~14_combout ;
wire \mips1|alu1|Mux4~1_combout ;
wire \mips1|alu1|Mux4~3_combout ;
wire \mips1|alu1|Mux4~6_combout ;
wire \mips1|alu1|sub_ab[26]~53 ;
wire \mips1|alu1|sub_ab[27]~54_combout ;
wire \mips1|alu1|add_ab[26]~53 ;
wire \mips1|alu1|add_ab[27]~54_combout ;
wire \mips1|alu1|Mux4~0_combout ;
wire \mips1|alu1|Mux4~7_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a4 ;
wire \mips1|regm1|mem_rtl_2_bypass[15]~feeder_combout ;
wire \mips1|reg_s2_mem|out[28]~89_combout ;
wire \mips1|alu1|out~18_combout ;
wire \mips1|alusrc_data3[28]~13_combout ;
wire \mips1|regm1|mem_rtl_1_bypass[15]~feeder_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a4 ;
wire \mips1|reg_s2_mem|out[92]~90_combout ;
wire \mips1|Selector3~0_combout ;
wire \mips1|Selector3~1_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[15]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \mips1|reg_s2_mem|out[60]~42_combout ;
wire \mips1|alu1|out~3_combout ;
wire \mips1|alusrc_data2[28]~9_combout ;
wire \mips1|alu1|Mux3~2_combout ;
wire \mips1|alu1|out~19_combout ;
wire \mips1|alu1|out~20_combout ;
wire \mips1|alu1|out~21_combout ;
wire \mips1|alu1|Mux3~4_combout ;
wire \mips1|alu1|Mux3~3_combout ;
wire \mips1|alu1|Mux3~5_combout ;
wire \mips1|alu1|Mux3~6_combout ;
wire \mips1|alu1|sub_ab[27]~55 ;
wire \mips1|alu1|sub_ab[28]~56_combout ;
wire \mips1|alu1|add_ab[27]~55 ;
wire \mips1|alu1|add_ab[28]~56_combout ;
wire \mips1|alu1|Mux3~8_combout ;
wire \mips1|alu1|Mux3~7_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a3 ;
wire \mips1|regm1|mem_rtl_1_bypass[14]~feeder_combout ;
wire \mips1|reg_s2_mem|out[93]~92_combout ;
wire \mips1|Selector2~0_combout ;
wire \mips1|Selector2~1_combout ;
wire \mips1|alu1|out~16_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[14]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a3 ;
wire \mips1|reg_s2_mem|out[29]~91_combout ;
wire \mips1|alu1|out~15_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[14]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \mips1|reg_s2_mem|out[61]~43_combout ;
wire \mips1|alu1|out~2_combout ;
wire \mips1|alu1|out~17_combout ;
wire \mips1|alu1|Mux2~4_combout ;
wire \mips1|alusrc_data2[29]~8_combout ;
wire \mips1|alu1|Mux2~5_combout ;
wire \mips1|alu1|Mux2~2_combout ;
wire \mips1|alusrc_data3[29]~12_combout ;
wire \mips1|alu1|Mux2~1_combout ;
wire \mips1|alu1|Mux2~3_combout ;
wire \mips1|alu1|Mux2~6_combout ;
wire \mips1|alu1|sub_ab[28]~57 ;
wire \mips1|alu1|sub_ab[29]~58_combout ;
wire \mips1|alu1|add_ab[28]~57 ;
wire \mips1|alu1|add_ab[29]~58_combout ;
wire \mips1|alu1|Mux2~0_combout ;
wire \mips1|alu1|Mux2~7_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a2 ;
wire \mips1|regm1|mem_rtl_1_bypass[13]~feeder_combout ;
wire \mips1|reg_s2_mem|out[94]~94_combout ;
wire \mips1|Selector1~0_combout ;
wire \mips1|Selector1~1_combout ;
wire \mips1|regm1|mem_rtl_0_bypass[13]~feeder_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \mips1|reg_s2_mem|out[62]~44_combout ;
wire \mips1|alu1|out~1_combout ;
wire \mips1|alusrc_data2[30]~7_combout ;
wire \mips1|alu1|Mux1~5_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[13]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a2 ;
wire \mips1|reg_s2_mem|out[30]~93_combout ;
wire \mips1|alu1|out~12_combout ;
wire \mips1|alu1|out~13_combout ;
wire \mips1|alu1|out~14_combout ;
wire \mips1|alu1|Mux1~4_combout ;
wire \mips1|alu1|Mux1~2_combout ;
wire \mips1|alusrc_data3[30]~11_combout ;
wire \mips1|alu1|Mux1~1_combout ;
wire \mips1|alu1|Mux1~3_combout ;
wire \mips1|alu1|Mux1~6_combout ;
wire \mips1|alu1|add_ab[29]~59 ;
wire \mips1|alu1|add_ab[30]~60_combout ;
wire \mips1|alu1|sub_ab[29]~59 ;
wire \mips1|alu1|sub_ab[30]~60_combout ;
wire \mips1|alu1|Mux1~0_combout ;
wire \mips1|alu1|Mux1~7_combout ;
wire \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \mips1|reg_s2_mem|out[63]~45_combout ;
wire \mips1|alu1|out~0_combout ;
wire \mips1|alusrc_data2[31]~6_combout ;
wire \mips1|alu1|Mux0~5_combout ;
wire \mips1|alu1|Mux0~2_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[12]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a1 ;
wire \mips1|reg_s2_mem|out[31]~95_combout ;
wire \mips1|alu1|out~9_combout ;
wire \mips1|alusrc_data3[31]~10_combout ;
wire \mips1|alu1|Mux0~1_combout ;
wire \mips1|alu1|Mux0~3_combout ;
wire \mips1|alu1|out~10_combout ;
wire \mips1|alu1|out~11_combout ;
wire \mips1|alu1|Mux0~4_combout ;
wire \mips1|alu1|Mux0~6_combout ;
wire \mips1|alu1|add_ab[30]~61 ;
wire \mips1|alu1|add_ab[31]~62_combout ;
wire \mips1|alu1|sub_ab[30]~61 ;
wire \mips1|alu1|sub_ab[31]~62_combout ;
wire \mips1|alu1|Mux0~0_combout ;
wire \mips1|alu1|Mux0~7_combout ;
wire \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a1 ;
wire \mips1|regm1|mem_rtl_1_bypass[12]~feeder_combout ;
wire \mips1|reg_s2_mem|out[95]~49_combout ;
wire \mips1|Selector0~0_combout ;
wire \mips1|Selector0~1_combout ;
wire \mips1|alu1|sub_ab[0]~0_combout ;
wire \mips1|alu1|add_ab[0]~0_combout ;
wire \mips1|alu1|Mux31~4_combout ;
wire \mips1|alu1|Mux31~6_combout ;
wire \mips1|alu1|Mux31~7_combout ;
wire \mips1|alu1|Mux31~8_combout ;
wire \mips1|regm1|mem_rtl_2_bypass[11]~feeder_combout ;
wire \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0~portbdataout ;
wire \mips1|reg_s2_mem|out[0]~48_combout ;
wire \mips1|alusrc_data3[0]~3_combout ;
wire \mips1|alusrc_data3[0]~4_combout ;
wire \mips1|alu1|Mult0|auto_generated|op_3~0_combout ;
wire \mips1|alu1|Mux31~9_combout ;
wire \mips1|alu1|Mux31~10_combout ;
wire \mips1|alu1|Mux31~11_combout ;
wire \mips1|alu1|Mux31~12_combout ;
wire \mips1|alu1|Mux31~13_combout ;
wire \mips1|alu1|Mux31~14_combout ;
wire \mips1|alu1|Mux31~15_combout ;
wire \mips1|alu1|Mux31~16_combout ;
wire \mips1|alu1|Mux31~17_combout ;
wire \mips1|regm1|mem[11][0]~feeder_combout ;
wire \mips1|regm1|Decoder0~0_combout ;
wire \mips1|regm1|mem[11][0]~q ;
wire \mips1|regm1|mem[11][1]~feeder_combout ;
wire \mips1|regm1|mem[11][1]~q ;
wire \mips1|regm1|mem[11][2]~feeder_combout ;
wire \mips1|regm1|mem[11][2]~q ;
wire \mips1|regm1|mem[11][3]~feeder_combout ;
wire \mips1|regm1|mem[11][3]~q ;
wire \mips1|regm1|Decoder0~1_combout ;
wire \mips1|regm1|mem[9][0]~q ;
wire \mips1|regm1|mem[9][1]~feeder_combout ;
wire \mips1|regm1|mem[9][1]~q ;
wire \mips1|regm1|mem[9][2]~feeder_combout ;
wire \mips1|regm1|mem[9][2]~q ;
wire \mips1|regm1|mem[9][3]~q ;
wire \mips1|regm1|Decoder0~2_combout ;
wire \mips1|regm1|mem[8][0]~q ;
wire \mips1|regm1|mem[8][1]~feeder_combout ;
wire \mips1|regm1|mem[8][1]~q ;
wire \mips1|regm1|mem[8][2]~feeder_combout ;
wire \mips1|regm1|mem[8][2]~q ;
wire \mips1|regm1|mem[8][3]~q ;
wire \mips1|regm1|Decoder0~3_combout ;
wire \mips1|regm1|mem[3][0]~q ;
wire \mips1|regm1|mem[3][1]~feeder_combout ;
wire \mips1|regm1|mem[3][1]~q ;
wire \mips1|regm1|mem[3][2]~q ;
wire \mips1|regm1|mem[3][3]~feeder_combout ;
wire \mips1|regm1|mem[3][3]~q ;
wire [4:0] \mips1|reg_wrreg|out ;
wire [7:0] \mips1|reg_s2_control|out ;
wire [31:0] \mips1|pc ;
wire [95:0] \mips1|reg_s2_mem|out ;
wire [9:0] \mips1|regr_s2_rs|out ;
wire [5:0] \mips1|alu1|Mult0|auto_generated|le3a ;
wire [0:42] \mips1|regm1|mem_rtl_2_bypass ;
wire [0:42] \mips1|regm1|mem_rtl_1_bypass ;
wire [0:42] \mips1|regm1|mem_rtl_0_bypass ;
wire [31:0] \mips1|regr_im_s2|out ;
wire [31:0] \mips1|reg_s2_seimm|out ;
wire [9:0] \mips1|reg_s2_rt_rd|out ;
wire [31:0] \mips1|reg_alurslt|out ;
wire [31:0] \mips1|reg_alurslt_s4|out ;
wire [4:0] \mips1|reg_wrreg_s4|out ;

wire [35:0] \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0~portbdataout  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a1  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a2  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a3  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a4  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a5  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a6  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a7  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a8  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a9  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a10  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a11  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a12  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a13  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a14  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a15  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a16  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a17  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a18  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a19  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a20  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a21  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a22  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a23  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a24  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a25  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a26  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a27  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a28  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a29  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a30  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a31  = \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a1  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a2  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a3  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a4  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a5  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a6  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a7  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a8  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a9  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a10  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a11  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a12  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a13  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a14  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a15  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a16  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a17  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a18  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a19  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a20  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a21  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a22  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a23  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a24  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a25  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a26  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a27  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a28  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a29  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a30  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a31  = \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0~portbdataout  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a1  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a2  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a3  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a4  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a5  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a6  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a7  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a8  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a9  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a10  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a11  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a12  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a13  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a14  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a15  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a16  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a17  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a18  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a19  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a20  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a21  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a22  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a23  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a24  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a25  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a26  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a27  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a28  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a29  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a30  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a31  = \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \out1[0]~output (
	.i(\mips1|regm1|mem[11][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[0]~output .bus_hold = "false";
defparam \out1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \out1[1]~output (
	.i(\mips1|regm1|mem[11][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[1]~output .bus_hold = "false";
defparam \out1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \out1[2]~output (
	.i(\mips1|regm1|mem[11][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[2]~output .bus_hold = "false";
defparam \out1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \out1[3]~output (
	.i(\mips1|regm1|mem[11][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[3]~output .bus_hold = "false";
defparam \out1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \out1[4]~output (
	.i(\mips1|regm1|mem[9][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[4]~output .bus_hold = "false";
defparam \out1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \out1[5]~output (
	.i(\mips1|regm1|mem[9][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[5]~output .bus_hold = "false";
defparam \out1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \out1[6]~output (
	.i(\mips1|regm1|mem[9][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[6]~output .bus_hold = "false";
defparam \out1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \out1[7]~output (
	.i(\mips1|regm1|mem[9][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[7]~output .bus_hold = "false";
defparam \out1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \out1[8]~output (
	.i(\mips1|regm1|mem[8][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[8]~output .bus_hold = "false";
defparam \out1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \out1[9]~output (
	.i(\mips1|regm1|mem[8][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[9]~output .bus_hold = "false";
defparam \out1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \out1[10]~output (
	.i(\mips1|regm1|mem[8][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[10]~output .bus_hold = "false";
defparam \out1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \out1[11]~output (
	.i(\mips1|regm1|mem[8][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[11]~output .bus_hold = "false";
defparam \out1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \out1[12]~output (
	.i(\mips1|regm1|mem[3][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[12]~output .bus_hold = "false";
defparam \out1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \out1[13]~output (
	.i(\mips1|regm1|mem[3][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[13]~output .bus_hold = "false";
defparam \out1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \out1[14]~output (
	.i(\mips1|regm1|mem[3][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[14]~output .bus_hold = "false";
defparam \out1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \out1[15]~output (
	.i(\mips1|regm1|mem[3][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1[15]~output .bus_hold = "false";
defparam \out1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N16
cycloneive_lcell_comb \mips1|pc[2]~8 (
// Equation(s):
// \mips1|pc[2]~8_combout  = \mips1|pc [2] $ (VCC)
// \mips1|pc[2]~9  = CARRY(\mips1|pc [2])

	.dataa(gnd),
	.datab(\mips1|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mips1|pc[2]~8_combout ),
	.cout(\mips1|pc[2]~9 ));
// synopsys translate_off
defparam \mips1|pc[2]~8 .lut_mask = 16'h33CC;
defparam \mips1|pc[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N17
dffeas \mips1|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|pc[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|pc[2] .is_wysiwyg = "true";
defparam \mips1|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N18
cycloneive_lcell_comb \mips1|pc[3]~10 (
// Equation(s):
// \mips1|pc[3]~10_combout  = (\mips1|pc [3] & (!\mips1|pc[2]~9 )) # (!\mips1|pc [3] & ((\mips1|pc[2]~9 ) # (GND)))
// \mips1|pc[3]~11  = CARRY((!\mips1|pc[2]~9 ) # (!\mips1|pc [3]))

	.dataa(gnd),
	.datab(\mips1|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|pc[2]~9 ),
	.combout(\mips1|pc[3]~10_combout ),
	.cout(\mips1|pc[3]~11 ));
// synopsys translate_off
defparam \mips1|pc[3]~10 .lut_mask = 16'h3C3F;
defparam \mips1|pc[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y53_N19
dffeas \mips1|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|pc[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|pc[3] .is_wysiwyg = "true";
defparam \mips1|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N20
cycloneive_lcell_comb \mips1|pc[4]~12 (
// Equation(s):
// \mips1|pc[4]~12_combout  = (\mips1|pc [4] & (\mips1|pc[3]~11  $ (GND))) # (!\mips1|pc [4] & (!\mips1|pc[3]~11  & VCC))
// \mips1|pc[4]~13  = CARRY((\mips1|pc [4] & !\mips1|pc[3]~11 ))

	.dataa(gnd),
	.datab(\mips1|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|pc[3]~11 ),
	.combout(\mips1|pc[4]~12_combout ),
	.cout(\mips1|pc[4]~13 ));
// synopsys translate_off
defparam \mips1|pc[4]~12 .lut_mask = 16'hC30C;
defparam \mips1|pc[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y53_N21
dffeas \mips1|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|pc[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|pc[4] .is_wysiwyg = "true";
defparam \mips1|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N22
cycloneive_lcell_comb \mips1|pc[5]~14 (
// Equation(s):
// \mips1|pc[5]~14_combout  = (\mips1|pc [5] & (!\mips1|pc[4]~13 )) # (!\mips1|pc [5] & ((\mips1|pc[4]~13 ) # (GND)))
// \mips1|pc[5]~15  = CARRY((!\mips1|pc[4]~13 ) # (!\mips1|pc [5]))

	.dataa(\mips1|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|pc[4]~13 ),
	.combout(\mips1|pc[5]~14_combout ),
	.cout(\mips1|pc[5]~15 ));
// synopsys translate_off
defparam \mips1|pc[5]~14 .lut_mask = 16'h5A5F;
defparam \mips1|pc[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y53_N23
dffeas \mips1|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|pc[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|pc[5] .is_wysiwyg = "true";
defparam \mips1|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N24
cycloneive_lcell_comb \mips1|pc[6]~16 (
// Equation(s):
// \mips1|pc[6]~16_combout  = (\mips1|pc [6] & (\mips1|pc[5]~15  $ (GND))) # (!\mips1|pc [6] & (!\mips1|pc[5]~15  & VCC))
// \mips1|pc[6]~17  = CARRY((\mips1|pc [6] & !\mips1|pc[5]~15 ))

	.dataa(gnd),
	.datab(\mips1|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|pc[5]~15 ),
	.combout(\mips1|pc[6]~16_combout ),
	.cout(\mips1|pc[6]~17 ));
// synopsys translate_off
defparam \mips1|pc[6]~16 .lut_mask = 16'hC30C;
defparam \mips1|pc[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y53_N25
dffeas \mips1|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|pc[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|pc[6] .is_wysiwyg = "true";
defparam \mips1|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N2
cycloneive_lcell_comb \mips1|im1|mem~7 (
// Equation(s):
// \mips1|im1|mem~7_combout  = (!\mips1|pc [5] & ((\mips1|pc [4] & (\mips1|pc [3] & !\mips1|pc [6])) # (!\mips1|pc [4] & ((\mips1|pc [6])))))

	.dataa(\mips1|pc [4]),
	.datab(\mips1|pc [3]),
	.datac(\mips1|pc [5]),
	.datad(\mips1|pc [6]),
	.cin(gnd),
	.combout(\mips1|im1|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~7 .lut_mask = 16'h0508;
defparam \mips1|im1|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N26
cycloneive_lcell_comb \mips1|pc[7]~18 (
// Equation(s):
// \mips1|pc[7]~18_combout  = (\mips1|pc [7] & (!\mips1|pc[6]~17 )) # (!\mips1|pc [7] & ((\mips1|pc[6]~17 ) # (GND)))
// \mips1|pc[7]~19  = CARRY((!\mips1|pc[6]~17 ) # (!\mips1|pc [7]))

	.dataa(\mips1|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|pc[6]~17 ),
	.combout(\mips1|pc[7]~18_combout ),
	.cout(\mips1|pc[7]~19 ));
// synopsys translate_off
defparam \mips1|pc[7]~18 .lut_mask = 16'h5A5F;
defparam \mips1|pc[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y53_N27
dffeas \mips1|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|pc[7]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|pc[7] .is_wysiwyg = "true";
defparam \mips1|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N28
cycloneive_lcell_comb \mips1|pc[8]~20 (
// Equation(s):
// \mips1|pc[8]~20_combout  = (\mips1|pc [8] & (\mips1|pc[7]~19  $ (GND))) # (!\mips1|pc [8] & (!\mips1|pc[7]~19  & VCC))
// \mips1|pc[8]~21  = CARRY((\mips1|pc [8] & !\mips1|pc[7]~19 ))

	.dataa(gnd),
	.datab(\mips1|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|pc[7]~19 ),
	.combout(\mips1|pc[8]~20_combout ),
	.cout(\mips1|pc[8]~21 ));
// synopsys translate_off
defparam \mips1|pc[8]~20 .lut_mask = 16'hC30C;
defparam \mips1|pc[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y53_N29
dffeas \mips1|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|pc[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|pc[8] .is_wysiwyg = "true";
defparam \mips1|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N30
cycloneive_lcell_comb \mips1|pc[9]~22 (
// Equation(s):
// \mips1|pc[9]~22_combout  = \mips1|pc [9] $ (\mips1|pc[8]~21 )

	.dataa(\mips1|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mips1|pc[8]~21 ),
	.combout(\mips1|pc[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|pc[9]~22 .lut_mask = 16'h5A5A;
defparam \mips1|pc[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y53_N31
dffeas \mips1|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|pc[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|pc[9] .is_wysiwyg = "true";
defparam \mips1|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N0
cycloneive_lcell_comb \mips1|im1|mem~8 (
// Equation(s):
// \mips1|im1|mem~8_combout  = (\mips1|im1|mem~7_combout  & (!\mips1|pc [9] & (!\mips1|pc [7] & !\mips1|pc [8])))

	.dataa(\mips1|im1|mem~7_combout ),
	.datab(\mips1|pc [9]),
	.datac(\mips1|pc [7]),
	.datad(\mips1|pc [8]),
	.cin(gnd),
	.combout(\mips1|im1|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~8 .lut_mask = 16'h0002;
defparam \mips1|im1|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N1
dffeas \mips1|regr_im_s2|out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|im1|mem~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regr_im_s2|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regr_im_s2|out[29] .is_wysiwyg = "true";
defparam \mips1|regr_im_s2|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N17
dffeas \mips1|reg_s2_control|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|regr_im_s2|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_control|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_control|out[0] .is_wysiwyg = "true";
defparam \mips1|reg_s2_control|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N4
cycloneive_lcell_comb \mips1|im1|mem~0 (
// Equation(s):
// \mips1|im1|mem~0_combout  = (!\mips1|pc [9] & (!\mips1|pc [5] & (!\mips1|pc [7] & !\mips1|pc [8])))

	.dataa(\mips1|pc [9]),
	.datab(\mips1|pc [5]),
	.datac(\mips1|pc [7]),
	.datad(\mips1|pc [8]),
	.cin(gnd),
	.combout(\mips1|im1|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~0 .lut_mask = 16'h0001;
defparam \mips1|im1|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
cycloneive_lcell_comb \mips1|im1|mem~13 (
// Equation(s):
// \mips1|im1|mem~13_combout  = (!\mips1|pc [4] & (\mips1|im1|mem~0_combout  & \mips1|pc [6]))

	.dataa(\mips1|pc [4]),
	.datab(gnd),
	.datac(\mips1|im1|mem~0_combout ),
	.datad(\mips1|pc [6]),
	.cin(gnd),
	.combout(\mips1|im1|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~13 .lut_mask = 16'h5000;
defparam \mips1|im1|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N9
dffeas \mips1|regr_im_s2|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|im1|mem~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regr_im_s2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regr_im_s2|out[2] .is_wysiwyg = "true";
defparam \mips1|regr_im_s2|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N3
dffeas \mips1|reg_s2_seimm|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|regr_im_s2|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_seimm|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_seimm|out[2] .is_wysiwyg = "true";
defparam \mips1|reg_s2_seimm|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N12
cycloneive_lcell_comb \mips1|im1|mem~9 (
// Equation(s):
// \mips1|im1|mem~9_combout  = (!\mips1|pc [5] & ((\mips1|pc [4] & (\mips1|pc [3])) # (!\mips1|pc [4] & ((\mips1|pc [6])))))

	.dataa(\mips1|pc [4]),
	.datab(\mips1|pc [3]),
	.datac(\mips1|pc [5]),
	.datad(\mips1|pc [6]),
	.cin(gnd),
	.combout(\mips1|im1|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~9 .lut_mask = 16'h0D08;
defparam \mips1|im1|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N18
cycloneive_lcell_comb \mips1|im1|mem~10 (
// Equation(s):
// \mips1|im1|mem~10_combout  = (\mips1|im1|mem~9_combout  & (!\mips1|pc [9] & (!\mips1|pc [7] & !\mips1|pc [8])))

	.dataa(\mips1|im1|mem~9_combout ),
	.datab(\mips1|pc [9]),
	.datac(\mips1|pc [7]),
	.datad(\mips1|pc [8]),
	.cin(gnd),
	.combout(\mips1|im1|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~10 .lut_mask = 16'h0002;
defparam \mips1|im1|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N19
dffeas \mips1|regr_im_s2|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|im1|mem~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regr_im_s2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regr_im_s2|out[0] .is_wysiwyg = "true";
defparam \mips1|regr_im_s2|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N1
dffeas \mips1|reg_s2_seimm|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|regr_im_s2|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_seimm|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_seimm|out[0] .is_wysiwyg = "true";
defparam \mips1|reg_s2_seimm|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
cycloneive_lcell_comb \mips1|alu1|Mux31~18 (
// Equation(s):
// \mips1|alu1|Mux31~18_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|reg_s2_seimm|out [2]) # (\mips1|reg_s2_seimm|out [0])))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [2]),
	.datac(gnd),
	.datad(\mips1|reg_s2_seimm|out [0]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~18 .lut_mask = 16'h5544;
defparam \mips1|alu1|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N23
dffeas \mips1|reg_alurslt_s4|out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[31] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N26
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[12]~feeder_combout  = \mips1|reg_alurslt_s4|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N27
dffeas \mips1|regm1|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N10
cycloneive_lcell_comb \mips1|im1|mem~1 (
// Equation(s):
// \mips1|im1|mem~1_combout  = (\mips1|pc [3] & (\mips1|pc [4] & (\mips1|im1|mem~0_combout  & \mips1|pc [6])))

	.dataa(\mips1|pc [3]),
	.datab(\mips1|pc [4]),
	.datac(\mips1|im1|mem~0_combout ),
	.datad(\mips1|pc [6]),
	.cin(gnd),
	.combout(\mips1|im1|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~1 .lut_mask = 16'h8000;
defparam \mips1|im1|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N31
dffeas \mips1|regr_im_s2|out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|im1|mem~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regr_im_s2|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regr_im_s2|out[21] .is_wysiwyg = "true";
defparam \mips1|regr_im_s2|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N5
dffeas \mips1|regr_s2_rs|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|regr_im_s2|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regr_s2_rs|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regr_s2_rs|out[5] .is_wysiwyg = "true";
defparam \mips1|regr_s2_rs|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N14
cycloneive_lcell_comb \mips1|im1|mem~3 (
// Equation(s):
// \mips1|im1|mem~3_combout  = (\mips1|pc [3] & (!\mips1|pc [5] & (\mips1|pc [4] $ (\mips1|pc [6]))))

	.dataa(\mips1|pc [4]),
	.datab(\mips1|pc [3]),
	.datac(\mips1|pc [5]),
	.datad(\mips1|pc [6]),
	.cin(gnd),
	.combout(\mips1|im1|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~3 .lut_mask = 16'h0408;
defparam \mips1|im1|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N24
cycloneive_lcell_comb \mips1|im1|mem~4 (
// Equation(s):
// \mips1|im1|mem~4_combout  = (\mips1|im1|mem~3_combout  & (!\mips1|pc [9] & (!\mips1|pc [7] & !\mips1|pc [8])))

	.dataa(\mips1|im1|mem~3_combout ),
	.datab(\mips1|pc [9]),
	.datac(\mips1|pc [7]),
	.datad(\mips1|pc [8]),
	.cin(gnd),
	.combout(\mips1|im1|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~4 .lut_mask = 16'h0002;
defparam \mips1|im1|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N21
dffeas \mips1|regr_im_s2|out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|im1|mem~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regr_im_s2|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regr_im_s2|out[16] .is_wysiwyg = "true";
defparam \mips1|regr_im_s2|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N25
dffeas \mips1|reg_s2_rt_rd|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|regr_im_s2|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_rt_rd|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_rt_rd|out[5] .is_wysiwyg = "true";
defparam \mips1|reg_s2_rt_rd|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
cycloneive_lcell_comb \mips1|wrreg[0]~1 (
// Equation(s):
// \mips1|wrreg[0]~1_combout  = (\mips1|reg_s2_control|out [0] & ((\mips1|reg_s2_rt_rd|out [5]))) # (!\mips1|reg_s2_control|out [0] & (\mips1|regr_s2_rs|out [5]))

	.dataa(\mips1|regr_s2_rs|out [5]),
	.datab(\mips1|reg_s2_rt_rd|out [5]),
	.datac(gnd),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|wrreg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|wrreg[0]~1 .lut_mask = 16'hCCAA;
defparam \mips1|wrreg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N31
dffeas \mips1|reg_wrreg|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|wrreg[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_wrreg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_wrreg|out[0] .is_wysiwyg = "true";
defparam \mips1|reg_wrreg|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N7
dffeas \mips1|reg_wrreg_s4|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_wrreg_s4|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_wrreg_s4|out[0] .is_wysiwyg = "true";
defparam \mips1|reg_wrreg_s4|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N8
cycloneive_lcell_comb \mips1|im1|mem~2 (
// Equation(s):
// \mips1|im1|mem~2_combout  = (\mips1|pc [3] & (\mips1|pc [4] & (\mips1|im1|mem~0_combout  & !\mips1|pc [6])))

	.dataa(\mips1|pc [3]),
	.datab(\mips1|pc [4]),
	.datac(\mips1|im1|mem~0_combout ),
	.datad(\mips1|pc [6]),
	.cin(gnd),
	.combout(\mips1|im1|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~2 .lut_mask = 16'h0080;
defparam \mips1|im1|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N27
dffeas \mips1|regr_im_s2|out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|im1|mem~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regr_im_s2|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regr_im_s2|out[17] .is_wysiwyg = "true";
defparam \mips1|regr_im_s2|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N11
dffeas \mips1|reg_s2_rt_rd|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|regr_im_s2|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_rt_rd|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_rt_rd|out[6] .is_wysiwyg = "true";
defparam \mips1|reg_s2_rt_rd|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
cycloneive_lcell_comb \mips1|wrreg[1]~2 (
// Equation(s):
// \mips1|wrreg[1]~2_combout  = (\mips1|reg_s2_control|out [0] & (\mips1|reg_s2_rt_rd|out [6])) # (!\mips1|reg_s2_control|out [0] & ((\mips1|regr_s2_rs|out [5])))

	.dataa(gnd),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|reg_s2_rt_rd|out [6]),
	.datad(\mips1|regr_s2_rs|out [5]),
	.cin(gnd),
	.combout(\mips1|wrreg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|wrreg[1]~2 .lut_mask = 16'hF3C0;
defparam \mips1|wrreg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N9
dffeas \mips1|reg_wrreg|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|wrreg[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_wrreg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_wrreg|out[1] .is_wysiwyg = "true";
defparam \mips1|reg_wrreg|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N5
dffeas \mips1|reg_wrreg_s4|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_wrreg_s4|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_wrreg_s4|out[1] .is_wysiwyg = "true";
defparam \mips1|reg_wrreg_s4|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N0
cycloneive_lcell_comb \mips1|im1|mem~5 (
// Equation(s):
// \mips1|im1|mem~5_combout  = (!\mips1|pc [5] & (\mips1|pc [6] & ((\mips1|pc [3]) # (!\mips1|pc [4]))))

	.dataa(\mips1|pc [4]),
	.datab(\mips1|pc [3]),
	.datac(\mips1|pc [5]),
	.datad(\mips1|pc [6]),
	.cin(gnd),
	.combout(\mips1|im1|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~5 .lut_mask = 16'h0D00;
defparam \mips1|im1|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N14
cycloneive_lcell_comb \mips1|im1|mem~6 (
// Equation(s):
// \mips1|im1|mem~6_combout  = (\mips1|im1|mem~5_combout  & (!\mips1|pc [9] & (!\mips1|pc [7] & !\mips1|pc [8])))

	.dataa(\mips1|im1|mem~5_combout ),
	.datab(\mips1|pc [9]),
	.datac(\mips1|pc [7]),
	.datad(\mips1|pc [8]),
	.cin(gnd),
	.combout(\mips1|im1|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~6 .lut_mask = 16'h0002;
defparam \mips1|im1|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N31
dffeas \mips1|regr_im_s2|out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|im1|mem~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regr_im_s2|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regr_im_s2|out[19] .is_wysiwyg = "true";
defparam \mips1|regr_im_s2|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N3
dffeas \mips1|reg_s2_rt_rd|out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|regr_im_s2|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_rt_rd|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_rt_rd|out[8] .is_wysiwyg = "true";
defparam \mips1|reg_s2_rt_rd|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
cycloneive_lcell_comb \mips1|wrreg[3]~0 (
// Equation(s):
// \mips1|wrreg[3]~0_combout  = (\mips1|reg_s2_control|out [0] & ((\mips1|reg_s2_rt_rd|out [8]))) # (!\mips1|reg_s2_control|out [0] & (\mips1|regr_s2_rs|out [5]))

	.dataa(\mips1|regr_s2_rs|out [5]),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(gnd),
	.datad(\mips1|reg_s2_rt_rd|out [8]),
	.cin(gnd),
	.combout(\mips1|wrreg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|wrreg[3]~0 .lut_mask = 16'hEE22;
defparam \mips1|wrreg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N23
dffeas \mips1|reg_wrreg|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|wrreg[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_wrreg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_wrreg|out[3] .is_wysiwyg = "true";
defparam \mips1|reg_wrreg|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N19
dffeas \mips1|reg_wrreg_s4|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_wrreg_s4|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_wrreg_s4|out[3] .is_wysiwyg = "true";
defparam \mips1|reg_wrreg_s4|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
cycloneive_lcell_comb \mips1|regm1|Equal6~0 (
// Equation(s):
// \mips1|regm1|Equal6~0_combout  = (!\mips1|reg_wrreg_s4|out [0] & (!\mips1|reg_wrreg_s4|out [1] & !\mips1|reg_wrreg_s4|out [3]))

	.dataa(\mips1|reg_wrreg_s4|out [0]),
	.datab(\mips1|reg_wrreg_s4|out [1]),
	.datac(gnd),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Equal6~0 .lut_mask = 16'h0011;
defparam \mips1|regm1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N10
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[0]~0 (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[0]~0_combout  = !\mips1|regm1|Equal6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|regm1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[0]~0 .lut_mask = 16'h00FF;
defparam \mips1|regm1|mem_rtl_0_bypass[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N11
dffeas \mips1|regm1|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y53_N15
dffeas \mips1|regm1|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|im1|mem~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y53_N13
dffeas \mips1|regm1|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg_s4|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y53_N23
dffeas \mips1|regm1|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg_s4|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y53_N25
dffeas \mips1|regm1|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|im1|mem~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y53_N29
dffeas \mips1|regm1|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg_s4|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y53_N9
dffeas \mips1|regm1|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|im1|mem~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N28
cycloneive_lcell_comb \mips1|regm1|Mux63~0 (
// Equation(s):
// \mips1|regm1|Mux63~0_combout  = (\mips1|regm1|mem_rtl_0_bypass [3] & (\mips1|regm1|mem_rtl_0_bypass [4] & (\mips1|regm1|mem_rtl_0_bypass [2] $ (!\mips1|regm1|mem_rtl_0_bypass [1])))) # (!\mips1|regm1|mem_rtl_0_bypass [3] & (!\mips1|regm1|mem_rtl_0_bypass 
// [4] & (\mips1|regm1|mem_rtl_0_bypass [2] $ (!\mips1|regm1|mem_rtl_0_bypass [1]))))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [3]),
	.datab(\mips1|regm1|mem_rtl_0_bypass [2]),
	.datac(\mips1|regm1|mem_rtl_0_bypass [1]),
	.datad(\mips1|regm1|mem_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\mips1|regm1|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Mux63~0 .lut_mask = 16'h8241;
defparam \mips1|regm1|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N12
cycloneive_lcell_comb \mips1|regm1|Mux63~1 (
// Equation(s):
// \mips1|regm1|Mux63~1_combout  = (\mips1|regm1|mem_rtl_0_bypass [0] & (\mips1|regm1|Mux63~0_combout  & (\mips1|regm1|mem_rtl_0_bypass [8] $ (!\mips1|regm1|mem_rtl_0_bypass [7]))))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [0]),
	.datab(\mips1|regm1|mem_rtl_0_bypass [8]),
	.datac(\mips1|regm1|mem_rtl_0_bypass [7]),
	.datad(\mips1|regm1|Mux63~0_combout ),
	.cin(gnd),
	.combout(\mips1|regm1|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Mux63~1 .lut_mask = 16'h8200;
defparam \mips1|regm1|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N6
cycloneive_lcell_comb \mips1|im1|mem~11 (
// Equation(s):
// \mips1|im1|mem~11_combout  = (\mips1|pc [3] & (!\mips1|pc [5] & ((\mips1|pc [4]) # (\mips1|pc [6]))))

	.dataa(\mips1|pc [4]),
	.datab(\mips1|pc [3]),
	.datac(\mips1|pc [5]),
	.datad(\mips1|pc [6]),
	.cin(gnd),
	.combout(\mips1|im1|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~11 .lut_mask = 16'h0C08;
defparam \mips1|im1|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N16
cycloneive_lcell_comb \mips1|im1|mem~12 (
// Equation(s):
// \mips1|im1|mem~12_combout  = (\mips1|im1|mem~11_combout  & (!\mips1|pc [9] & (!\mips1|pc [7] & !\mips1|pc [8])))

	.dataa(\mips1|im1|mem~11_combout ),
	.datab(\mips1|pc [9]),
	.datac(\mips1|pc [7]),
	.datad(\mips1|pc [8]),
	.cin(gnd),
	.combout(\mips1|im1|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|im1|mem~12 .lut_mask = 16'h0002;
defparam \mips1|im1|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N17
dffeas \mips1|regr_im_s2|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|im1|mem~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regr_im_s2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regr_im_s2|out[1] .is_wysiwyg = "true";
defparam \mips1|regr_im_s2|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N31
dffeas \mips1|reg_s2_seimm|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|regr_im_s2|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_seimm|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_seimm|out[1] .is_wysiwyg = "true";
defparam \mips1|reg_s2_seimm|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N24
cycloneive_lcell_comb \mips1|alu_ctl1|Mux0~0 (
// Equation(s):
// \mips1|alu_ctl1|Mux0~0_combout  = (\mips1|reg_s2_seimm|out [1] & !\mips1|reg_s2_control|out [0])

	.dataa(gnd),
	.datab(\mips1|reg_s2_seimm|out [1]),
	.datac(gnd),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|alu_ctl1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu_ctl1|Mux0~0 .lut_mask = 16'h00CC;
defparam \mips1|alu_ctl1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
cycloneive_lcell_comb \mips1|Equal0~0 (
// Equation(s):
// \mips1|Equal0~0_combout  = (!\mips1|reg_wrreg|out [3] & ((\mips1|reg_wrreg|out [1] & (\mips1|reg_wrreg|out [0] & \mips1|regr_s2_rs|out [5])) # (!\mips1|reg_wrreg|out [1] & (!\mips1|reg_wrreg|out [0] & !\mips1|regr_s2_rs|out [5]))))

	.dataa(\mips1|reg_wrreg|out [3]),
	.datab(\mips1|reg_wrreg|out [1]),
	.datac(\mips1|reg_wrreg|out [0]),
	.datad(\mips1|regr_s2_rs|out [5]),
	.cin(gnd),
	.combout(\mips1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Equal0~0 .lut_mask = 16'h4001;
defparam \mips1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N0
cycloneive_lcell_comb \mips1|alu_ctl1|aluctl[3]~2 (
// Equation(s):
// \mips1|alu_ctl1|aluctl[3]~2_combout  = (\mips1|reg_s2_control|out [0]) # (((\mips1|reg_s2_seimm|out [0] & !\mips1|reg_s2_seimm|out [1])) # (!\mips1|reg_s2_seimm|out [2]))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|reg_s2_seimm|out [2]),
	.datad(\mips1|reg_s2_seimm|out [1]),
	.cin(gnd),
	.combout(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu_ctl1|aluctl[3]~2 .lut_mask = 16'hAFEF;
defparam \mips1|alu_ctl1|aluctl[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
cycloneive_lcell_comb \mips1|Equal2~0 (
// Equation(s):
// \mips1|Equal2~0_combout  = (\mips1|reg_wrreg|out [0] & (\mips1|reg_s2_rt_rd|out [5] & (\mips1|reg_wrreg|out [1] $ (!\mips1|reg_s2_rt_rd|out [6])))) # (!\mips1|reg_wrreg|out [0] & (!\mips1|reg_s2_rt_rd|out [5] & (\mips1|reg_wrreg|out [1] $ 
// (!\mips1|reg_s2_rt_rd|out [6]))))

	.dataa(\mips1|reg_wrreg|out [0]),
	.datab(\mips1|reg_s2_rt_rd|out [5]),
	.datac(\mips1|reg_wrreg|out [1]),
	.datad(\mips1|reg_s2_rt_rd|out [6]),
	.cin(gnd),
	.combout(\mips1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Equal2~0 .lut_mask = 16'h9009;
defparam \mips1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
cycloneive_lcell_comb \mips1|Equal2~1 (
// Equation(s):
// \mips1|Equal2~1_combout  = (\mips1|Equal2~0_combout  & (\mips1|reg_s2_rt_rd|out [8] $ (!\mips1|reg_wrreg|out [3])))

	.dataa(gnd),
	.datab(\mips1|reg_s2_rt_rd|out [8]),
	.datac(\mips1|Equal2~0_combout ),
	.datad(\mips1|reg_wrreg|out [3]),
	.cin(gnd),
	.combout(\mips1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Equal2~1 .lut_mask = 16'hC030;
defparam \mips1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
cycloneive_lcell_comb \mips1|alu_ctl1|aluctl[1]~1 (
// Equation(s):
// \mips1|alu_ctl1|aluctl[1]~1_combout  = (\mips1|reg_s2_control|out [0]) # ((!\mips1|reg_s2_seimm|out [2] & !\mips1|reg_s2_seimm|out [0]))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [2]),
	.datac(gnd),
	.datad(\mips1|reg_s2_seimm|out [0]),
	.cin(gnd),
	.combout(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu_ctl1|aluctl[1]~1 .lut_mask = 16'hAABB;
defparam \mips1|alu_ctl1|aluctl[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N11
dffeas \mips1|regm1|mem_rtl_2_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|im1|mem~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[2] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N2
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[7]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[7]~feeder_combout  = \mips1|reg_wrreg_s4|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem_rtl_2_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N3
dffeas \mips1|regm1|mem_rtl_2_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[7] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N29
dffeas \mips1|regm1|mem_rtl_2_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|im1|mem~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[8] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N17
dffeas \mips1|regm1|mem_rtl_2_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg_s4|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[1] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
cycloneive_lcell_comb \mips1|regm1|Mux95~0 (
// Equation(s):
// \mips1|regm1|Mux95~0_combout  = (\mips1|regm1|mem_rtl_2_bypass [2] & (\mips1|regm1|mem_rtl_2_bypass [1] & (\mips1|regm1|mem_rtl_2_bypass [7] $ (!\mips1|regm1|mem_rtl_2_bypass [8])))) # (!\mips1|regm1|mem_rtl_2_bypass [2] & (!\mips1|regm1|mem_rtl_2_bypass 
// [1] & (\mips1|regm1|mem_rtl_2_bypass [7] $ (!\mips1|regm1|mem_rtl_2_bypass [8]))))

	.dataa(\mips1|regm1|mem_rtl_2_bypass [2]),
	.datab(\mips1|regm1|mem_rtl_2_bypass [7]),
	.datac(\mips1|regm1|mem_rtl_2_bypass [8]),
	.datad(\mips1|regm1|mem_rtl_2_bypass [1]),
	.cin(gnd),
	.combout(\mips1|regm1|Mux95~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Mux95~0 .lut_mask = 16'h8241;
defparam \mips1|regm1|Mux95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N1
dffeas \mips1|regm1|mem_rtl_2_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg_s4|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[3] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N6
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[0]~0 (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[0]~0_combout  = !\mips1|regm1|Equal6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|regm1|Equal6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[0]~0 .lut_mask = 16'h0F0F;
defparam \mips1|regm1|mem_rtl_2_bypass[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N7
dffeas \mips1|regm1|mem_rtl_2_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[0] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N0
cycloneive_lcell_comb \mips1|regm1|Mux95~1 (
// Equation(s):
// \mips1|regm1|Mux95~1_combout  = (\mips1|regm1|Mux95~0_combout  & (!\mips1|regm1|mem_rtl_2_bypass [3] & \mips1|regm1|mem_rtl_2_bypass [0]))

	.dataa(gnd),
	.datab(\mips1|regm1|Mux95~0_combout ),
	.datac(\mips1|regm1|mem_rtl_2_bypass [3]),
	.datad(\mips1|regm1|mem_rtl_2_bypass [0]),
	.cin(gnd),
	.combout(\mips1|regm1|Mux95~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Mux95~1 .lut_mask = 16'h0C00;
defparam \mips1|regm1|Mux95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
cycloneive_lcell_comb \mips1|alu_ctl1|aluctl[0]~0 (
// Equation(s):
// \mips1|alu_ctl1|aluctl[0]~0_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|reg_s2_seimm|out [0] & (\mips1|reg_s2_seimm|out [2] $ (\mips1|reg_s2_seimm|out [1]))) # (!\mips1|reg_s2_seimm|out [0] & (\mips1|reg_s2_seimm|out [2] & 
// \mips1|reg_s2_seimm|out [1]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|reg_s2_seimm|out [2]),
	.datad(\mips1|reg_s2_seimm|out [1]),
	.cin(gnd),
	.combout(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu_ctl1|aluctl[0]~0 .lut_mask = 16'h1440;
defparam \mips1|alu_ctl1|aluctl[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
cycloneive_lcell_comb \mips1|Equal1~0 (
// Equation(s):
// \mips1|Equal1~0_combout  = (!\mips1|reg_wrreg_s4|out [3] & ((\mips1|reg_wrreg_s4|out [1] & (\mips1|regr_s2_rs|out [5] & \mips1|reg_wrreg_s4|out [0])) # (!\mips1|reg_wrreg_s4|out [1] & (!\mips1|regr_s2_rs|out [5] & !\mips1|reg_wrreg_s4|out [0]))))

	.dataa(\mips1|reg_wrreg_s4|out [1]),
	.datab(\mips1|regr_s2_rs|out [5]),
	.datac(\mips1|reg_wrreg_s4|out [0]),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Equal1~0 .lut_mask = 16'h0081;
defparam \mips1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N11
dffeas \mips1|regm1|mem_rtl_1_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg_s4|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[2]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[2]~feeder_combout  = \mips1|im1|mem~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|im1|mem~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N25
dffeas \mips1|regm1|mem_rtl_1_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N23
dffeas \mips1|regm1|mem_rtl_1_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|im1|mem~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N13
dffeas \mips1|regm1|mem_rtl_1_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg_s4|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N22
cycloneive_lcell_comb \mips1|regm1|Mux31~0 (
// Equation(s):
// \mips1|regm1|Mux31~0_combout  = (\mips1|regm1|mem_rtl_1_bypass [1] & (\mips1|regm1|mem_rtl_1_bypass [2] & (\mips1|regm1|mem_rtl_1_bypass [4] $ (!\mips1|regm1|mem_rtl_1_bypass [3])))) # (!\mips1|regm1|mem_rtl_1_bypass [1] & (!\mips1|regm1|mem_rtl_1_bypass 
// [2] & (\mips1|regm1|mem_rtl_1_bypass [4] $ (!\mips1|regm1|mem_rtl_1_bypass [3]))))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [1]),
	.datab(\mips1|regm1|mem_rtl_1_bypass [2]),
	.datac(\mips1|regm1|mem_rtl_1_bypass [4]),
	.datad(\mips1|regm1|mem_rtl_1_bypass [3]),
	.cin(gnd),
	.combout(\mips1|regm1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Mux31~0 .lut_mask = 16'h9009;
defparam \mips1|regm1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N18
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[0]~0 (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[0]~0_combout  = !\mips1|regm1|Equal6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|regm1|Equal6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[0]~0 .lut_mask = 16'h0F0F;
defparam \mips1|regm1|mem_rtl_1_bypass[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N19
dffeas \mips1|regm1|mem_rtl_1_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N5
dffeas \mips1|regm1|mem_rtl_1_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_wrreg_s4|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N4
cycloneive_lcell_comb \mips1|regm1|Mux31~1 (
// Equation(s):
// \mips1|regm1|Mux31~1_combout  = (\mips1|regm1|Mux31~0_combout  & (\mips1|regm1|mem_rtl_1_bypass [0] & !\mips1|regm1|mem_rtl_1_bypass [7]))

	.dataa(\mips1|regm1|Mux31~0_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [0]),
	.datac(\mips1|regm1|mem_rtl_1_bypass [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Mux31~1 .lut_mask = 16'h0808;
defparam \mips1|regm1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
cycloneive_lcell_comb \mips1|Equal4~0 (
// Equation(s):
// \mips1|Equal4~0_combout  = (!\mips1|reg_wrreg|out [1] & ((\mips1|reg_wrreg|out [0] & (\mips1|regr_s2_rs|out [5] & \mips1|reg_wrreg|out [3])) # (!\mips1|reg_wrreg|out [0] & (!\mips1|regr_s2_rs|out [5] & !\mips1|reg_wrreg|out [3]))))

	.dataa(\mips1|reg_wrreg|out [1]),
	.datab(\mips1|reg_wrreg|out [0]),
	.datac(\mips1|regr_s2_rs|out [5]),
	.datad(\mips1|reg_wrreg|out [3]),
	.cin(gnd),
	.combout(\mips1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Equal4~0 .lut_mask = 16'h4001;
defparam \mips1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
cycloneive_lcell_comb \mips1|alusrc_data3[6]~0 (
// Equation(s):
// \mips1|alusrc_data3[6]~0_combout  = (!\mips1|reg_wrreg_s4|out [1] & ((\mips1|regr_s2_rs|out [5] & (\mips1|reg_wrreg_s4|out [3] & \mips1|reg_wrreg_s4|out [0])) # (!\mips1|regr_s2_rs|out [5] & (!\mips1|reg_wrreg_s4|out [3] & !\mips1|reg_wrreg_s4|out [0]))))

	.dataa(\mips1|regr_s2_rs|out [5]),
	.datab(\mips1|reg_wrreg_s4|out [3]),
	.datac(\mips1|reg_wrreg_s4|out [1]),
	.datad(\mips1|reg_wrreg_s4|out [0]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[6]~0 .lut_mask = 16'h0801;
defparam \mips1|alusrc_data3[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[19]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[19]~feeder_combout  = \mips1|reg_alurslt_s4|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[19]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N15
dffeas \mips1|regm1|mem_rtl_1_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N16
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[20]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[20]~feeder_combout  = \mips1|reg_alurslt_s4|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[20]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N17
dffeas \mips1|regm1|mem_rtl_1_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N22
cycloneive_lcell_comb \mips1|alu1|Mux28~1 (
// Equation(s):
// \mips1|alu1|Mux28~1_combout  = (!\mips1|reg_s2_control|out [0] & (!\mips1|reg_s2_seimm|out [1] & ((!\mips1|reg_s2_seimm|out [2]) # (!\mips1|reg_s2_seimm|out [0]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|reg_s2_seimm|out [2]),
	.datad(\mips1|reg_s2_seimm|out [1]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~1 .lut_mask = 16'h0015;
defparam \mips1|alu1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N30
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[21]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[21]~feeder_combout  = \mips1|reg_alurslt_s4|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[21]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N31
dffeas \mips1|regm1|mem_rtl_2_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[21] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N18
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[22]~feeder_combout  = \mips1|reg_alurslt_s4|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[22]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N19
dffeas \mips1|regm1|mem_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N0
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[24]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[24]~feeder_combout  = \mips1|reg_alurslt_s4|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[24]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N1
dffeas \mips1|regm1|mem_rtl_1_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
cycloneive_lcell_comb \mips1|alu1|Mux12~4 (
// Equation(s):
// \mips1|alu1|Mux12~4_combout  = (!\mips1|reg_s2_control|out [0] & (\mips1|reg_s2_seimm|out [0] & ((!\mips1|reg_s2_seimm|out [1]) # (!\mips1|reg_s2_seimm|out [2]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|reg_s2_seimm|out [2]),
	.datad(\mips1|reg_s2_seimm|out [1]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux12~4 .lut_mask = 16'h0444;
defparam \mips1|alu1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
cycloneive_lcell_comb \mips1|Equal3~0 (
// Equation(s):
// \mips1|Equal3~0_combout  = (\mips1|reg_s2_rt_rd|out [6] & (\mips1|reg_wrreg_s4|out [1] & (\mips1|reg_s2_rt_rd|out [5] $ (!\mips1|reg_wrreg_s4|out [0])))) # (!\mips1|reg_s2_rt_rd|out [6] & (!\mips1|reg_wrreg_s4|out [1] & (\mips1|reg_s2_rt_rd|out [5] $ 
// (!\mips1|reg_wrreg_s4|out [0]))))

	.dataa(\mips1|reg_s2_rt_rd|out [6]),
	.datab(\mips1|reg_s2_rt_rd|out [5]),
	.datac(\mips1|reg_wrreg_s4|out [1]),
	.datad(\mips1|reg_wrreg_s4|out [0]),
	.cin(gnd),
	.combout(\mips1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Equal3~0 .lut_mask = 16'h8421;
defparam \mips1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
cycloneive_lcell_comb \mips1|alusrc_data2[0]~3 (
// Equation(s):
// \mips1|alusrc_data2[0]~3_combout  = (\mips1|reg_s2_control|out [0]) # ((\mips1|Equal2~0_combout  & (\mips1|reg_wrreg|out [3] $ (!\mips1|reg_s2_rt_rd|out [8]))))

	.dataa(\mips1|reg_wrreg|out [3]),
	.datab(\mips1|reg_s2_rt_rd|out [8]),
	.datac(\mips1|Equal2~0_combout ),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[0]~3 .lut_mask = 16'hFF90;
defparam \mips1|alusrc_data2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
cycloneive_lcell_comb \mips1|alusrc_data2[0]~4 (
// Equation(s):
// \mips1|alusrc_data2[0]~4_combout  = (!\mips1|alusrc_data2[0]~3_combout  & ((\mips1|reg_s2_rt_rd|out [8] $ (\mips1|reg_wrreg_s4|out [3])) # (!\mips1|Equal3~0_combout )))

	.dataa(\mips1|Equal3~0_combout ),
	.datab(\mips1|reg_s2_rt_rd|out [8]),
	.datac(\mips1|alusrc_data2[0]~3_combout ),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[0]~4 .lut_mask = 16'h070D;
defparam \mips1|alusrc_data2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
cycloneive_lcell_comb \mips1|Equal3~1 (
// Equation(s):
// \mips1|Equal3~1_combout  = (\mips1|Equal3~0_combout  & (\mips1|reg_s2_rt_rd|out [8] $ (!\mips1|reg_wrreg_s4|out [3])))

	.dataa(\mips1|Equal3~0_combout ),
	.datab(\mips1|reg_s2_rt_rd|out [8]),
	.datac(gnd),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Equal3~1 .lut_mask = 16'h8822;
defparam \mips1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
cycloneive_lcell_comb \mips1|alusrc_data2[0]~17 (
// Equation(s):
// \mips1|alusrc_data2[0]~17_combout  = (!\mips1|reg_s2_control|out [0] & (!\mips1|Equal2~1_combout  & \mips1|Equal3~1_combout ))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|Equal2~1_combout ),
	.datac(gnd),
	.datad(\mips1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[0]~17 .lut_mask = 16'h1100;
defparam \mips1|alusrc_data2[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
cycloneive_lcell_comb \mips1|alusrc_data2[0]~19 (
// Equation(s):
// \mips1|alusrc_data2[0]~19_combout  = (\mips1|Equal2~0_combout  & (!\mips1|reg_s2_control|out [0] & (\mips1|reg_wrreg|out [3] $ (!\mips1|reg_s2_rt_rd|out [8]))))

	.dataa(\mips1|reg_wrreg|out [3]),
	.datab(\mips1|Equal2~0_combout ),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|reg_s2_rt_rd|out [8]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[0]~19 .lut_mask = 16'h0804;
defparam \mips1|alusrc_data2[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N22
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[27]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[27]~feeder_combout  = \mips1|reg_alurslt_s4|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[27]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N23
dffeas \mips1|regm1|mem_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N26
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[28]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[28]~feeder_combout  = \mips1|reg_alurslt_s4|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[28]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N27
dffeas \mips1|regm1|mem_rtl_1_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N18
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[29]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[29]~feeder_combout  = \mips1|reg_alurslt_s4|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[29]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N19
dffeas \mips1|regm1|mem_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N6
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[30]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[30]~feeder_combout  = \mips1|reg_alurslt_s4|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[30]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N7
dffeas \mips1|regm1|mem_rtl_1_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N16
cycloneive_lcell_comb \mips1|alusrc_data2[14]~38 (
// Equation(s):
// \mips1|alusrc_data2[14]~38_combout  = (\mips1|reg_s2_control|out [0] & \mips1|regr_s2_rs|out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|regr_s2_rs|out [5]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[14]~38 .lut_mask = 16'hF000;
defparam \mips1|alusrc_data2[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N6
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[31]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[31]~feeder_combout  = \mips1|reg_alurslt_s4|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[31]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N7
dffeas \mips1|regm1|mem_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N8
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[32]~feeder_combout  = \mips1|reg_alurslt_s4|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[32]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N9
dffeas \mips1|regm1|mem_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
cycloneive_lcell_comb \mips1|alu1|Mux28~0 (
// Equation(s):
// \mips1|alu1|Mux28~0_combout  = (!\mips1|reg_s2_control|out [0] & (\mips1|reg_s2_seimm|out [2] & ((\mips1|reg_s2_seimm|out [1]) # (!\mips1|reg_s2_seimm|out [0]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|reg_s2_seimm|out [2]),
	.datad(\mips1|reg_s2_seimm|out [1]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~0 .lut_mask = 16'h5010;
defparam \mips1|alu1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N0
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[34]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[34]~feeder_combout  = \mips1|reg_alurslt_s4|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[34]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N1
dffeas \mips1|regm1|mem_rtl_1_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N22
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[36]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[36]~feeder_combout  = \mips1|reg_alurslt_s4|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[36]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N23
dffeas \mips1|regm1|mem_rtl_1_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N24
cycloneive_lcell_comb \mips1|alusrc_data3[6]~1 (
// Equation(s):
// \mips1|alusrc_data3[6]~1_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal4~0_combout ) # (\mips1|alusrc_data3[6]~0_combout )))

	.dataa(gnd),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|alusrc_data3[6]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[6]~1 .lut_mask = 16'h0F0C;
defparam \mips1|alusrc_data3[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[37]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[37]~feeder_combout  = \mips1|reg_alurslt_s4|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[37]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N15
dffeas \mips1|regm1|mem_rtl_2_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[37] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N30
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[38]~feeder_combout  = \mips1|reg_alurslt_s4|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[38]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N31
dffeas \mips1|regm1|mem_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[41]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[41]~feeder_combout  = \mips1|reg_alurslt_s4|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[41]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N13
dffeas \mips1|regm1|mem_rtl_1_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[42]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[42]~feeder_combout  = \mips1|reg_alurslt_s4|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[42]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N23
dffeas \mips1|regm1|mem_rtl_1_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 (
	.portawe(!\mips1|regm1|Equal6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\mips1|reg_alurslt_s4|out [1],\mips1|reg_alurslt_s4|out [2],\mips1|reg_alurslt_s4|out [3],\mips1|reg_alurslt_s4|out [4],\mips1|reg_alurslt_s4|out [5],\mips1|reg_alurslt_s4|out [6],\mips1|reg_alurslt_s4|out [7],\mips1|reg_alurslt_s4|out [8],\mips1|reg_alurslt_s4|out [9],
\mips1|reg_alurslt_s4|out [10],\mips1|reg_alurslt_s4|out [11],\mips1|reg_alurslt_s4|out [12],\mips1|reg_alurslt_s4|out [13],\mips1|reg_alurslt_s4|out [14],\mips1|reg_alurslt_s4|out [15],\mips1|reg_alurslt_s4|out [16],\mips1|reg_alurslt_s4|out [17],\mips1|reg_alurslt_s4|out [18],
\mips1|reg_alurslt_s4|out [19],\mips1|reg_alurslt_s4|out [20],\mips1|reg_alurslt_s4|out [21],\mips1|reg_alurslt_s4|out [22],\mips1|reg_alurslt_s4|out [23],\mips1|reg_alurslt_s4|out [24],\mips1|reg_alurslt_s4|out [25],\mips1|reg_alurslt_s4|out [26],\mips1|reg_alurslt_s4|out [27],
\mips1|reg_alurslt_s4|out [28],\mips1|reg_alurslt_s4|out [29],\mips1|reg_alurslt_s4|out [30],\mips1|reg_alurslt_s4|out [31],\mips1|reg_alurslt_s4|out [0]}),
	.portaaddr({\mips1|reg_wrreg_s4|out [3],\~GND~combout ,\mips1|reg_wrreg_s4|out [1],\mips1|reg_wrreg_s4|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\~GND~combout ,\mips1|im1|mem~1_combout ,\mips1|im1|mem~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "cpu:mips1|regm:regm1|altsyncram:mem_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
cycloneive_lcell_comb \mips1|reg_s2_mem|out[65]~47 (
// Equation(s):
// \mips1|reg_s2_mem|out[65]~47_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [42])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a31 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [42]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[65]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[65]~47 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[65]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N8
cycloneive_lcell_comb \mips1|regm1|Equal1~0 (
// Equation(s):
// \mips1|regm1|Equal1~0_combout  = (!\mips1|reg_wrreg_s4|out [3] & ((\mips1|regr_im_s2|out [21] & (\mips1|reg_wrreg_s4|out [1] & \mips1|reg_wrreg_s4|out [0])) # (!\mips1|regr_im_s2|out [21] & (!\mips1|reg_wrreg_s4|out [1] & !\mips1|reg_wrreg_s4|out [0]))))

	.dataa(\mips1|regr_im_s2|out [21]),
	.datab(\mips1|reg_wrreg_s4|out [3]),
	.datac(\mips1|reg_wrreg_s4|out [1]),
	.datad(\mips1|reg_wrreg_s4|out [0]),
	.cin(gnd),
	.combout(\mips1|regm1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Equal1~0 .lut_mask = 16'h2001;
defparam \mips1|regm1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N7
dffeas \mips1|reg_s2_mem|out[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[65]~47_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [65]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[65] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
cycloneive_lcell_comb \mips1|Selector30~0 (
// Equation(s):
// \mips1|Selector30~0_combout  = (\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [1])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [65])))

	.dataa(\mips1|reg_alurslt_s4|out [1]),
	.datab(gnd),
	.datac(\mips1|reg_s2_mem|out [65]),
	.datad(\mips1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector30~0 .lut_mask = 16'hAAF0;
defparam \mips1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N26
cycloneive_lcell_comb \mips1|Selector30~1 (
// Equation(s):
// \mips1|Selector30~1_combout  = (\mips1|Equal0~0_combout  & (\mips1|reg_alurslt|out [1])) # (!\mips1|Equal0~0_combout  & ((\mips1|Selector30~0_combout )))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [1]),
	.datad(\mips1|Selector30~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector30~1 .lut_mask = 16'hF5A0;
defparam \mips1|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N10
cycloneive_lcell_comb \mips1|alusrc_data3[6]~2 (
// Equation(s):
// \mips1|alusrc_data3[6]~2_combout  = (\mips1|reg_s2_control|out [0]) # ((!\mips1|Equal4~0_combout  & \mips1|alusrc_data3[6]~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|alusrc_data3[6]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[6]~2 .lut_mask = 16'hF3F0;
defparam \mips1|alusrc_data3[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N26
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[42]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[42]~feeder_combout  = \mips1|reg_alurslt_s4|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[42]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N27
dffeas \mips1|regm1|mem_rtl_2_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[42] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 (
	.portawe(!\mips1|regm1|Equal6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\mips1|reg_alurslt_s4|out [1],\mips1|reg_alurslt_s4|out [2],\mips1|reg_alurslt_s4|out [3],\mips1|reg_alurslt_s4|out [4],\mips1|reg_alurslt_s4|out [5],\mips1|reg_alurslt_s4|out [6],\mips1|reg_alurslt_s4|out [7],\mips1|reg_alurslt_s4|out [8],\mips1|reg_alurslt_s4|out [9],
\mips1|reg_alurslt_s4|out [10],\mips1|reg_alurslt_s4|out [11],\mips1|reg_alurslt_s4|out [12],\mips1|reg_alurslt_s4|out [13],\mips1|reg_alurslt_s4|out [14],\mips1|reg_alurslt_s4|out [15],\mips1|reg_alurslt_s4|out [16],\mips1|reg_alurslt_s4|out [17],\mips1|reg_alurslt_s4|out [18],
\mips1|reg_alurslt_s4|out [19],\mips1|reg_alurslt_s4|out [20],\mips1|reg_alurslt_s4|out [21],\mips1|reg_alurslt_s4|out [22],\mips1|reg_alurslt_s4|out [23],\mips1|reg_alurslt_s4|out [24],\mips1|reg_alurslt_s4|out [25],\mips1|reg_alurslt_s4|out [26],\mips1|reg_alurslt_s4|out [27],
\mips1|reg_alurslt_s4|out [28],\mips1|reg_alurslt_s4|out [29],\mips1|reg_alurslt_s4|out [30],\mips1|reg_alurslt_s4|out [31],\mips1|reg_alurslt_s4|out [0]}),
	.portaaddr({\mips1|reg_wrreg_s4|out [3],\~GND~combout ,\mips1|reg_wrreg_s4|out [1],\mips1|reg_wrreg_s4|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mips1|im1|mem~1_combout ,\~GND~combout ,\~GND~combout ,\mips1|im1|mem~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .logical_ram_name = "cpu:mips1|regm:regm1|altsyncram:mem_rtl_2|altsyncram_esg1:auto_generated|ALTSYNCRAM";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N2
cycloneive_lcell_comb \mips1|reg_s2_mem|out[1]~50 (
// Equation(s):
// \mips1|reg_s2_mem|out[1]~50_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [42])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a31 )))

	.dataa(\mips1|regm1|mem_rtl_2_bypass [42]),
	.datab(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a31 ),
	.datac(gnd),
	.datad(\mips1|regm1|Mux95~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[1]~50 .lut_mask = 16'hAACC;
defparam \mips1|reg_s2_mem|out[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N30
cycloneive_lcell_comb \mips1|regm1|Equal5~0 (
// Equation(s):
// \mips1|regm1|Equal5~0_combout  = (!\mips1|reg_wrreg_s4|out [1] & ((\mips1|reg_wrreg_s4|out [0] & (\mips1|regr_im_s2|out [21] & \mips1|reg_wrreg_s4|out [3])) # (!\mips1|reg_wrreg_s4|out [0] & (!\mips1|regr_im_s2|out [21] & !\mips1|reg_wrreg_s4|out [3]))))

	.dataa(\mips1|reg_wrreg_s4|out [1]),
	.datab(\mips1|reg_wrreg_s4|out [0]),
	.datac(\mips1|regr_im_s2|out [21]),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Equal5~0 .lut_mask = 16'h4001;
defparam \mips1|regm1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N3
dffeas \mips1|reg_s2_mem|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[1]~50_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[1] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N0
cycloneive_lcell_comb \mips1|alusrc_data3[1]~5 (
// Equation(s):
// \mips1|alusrc_data3[1]~5_combout  = (\mips1|alusrc_data3[6]~2_combout  & (((\mips1|alusrc_data3[6]~1_combout )))) # (!\mips1|alusrc_data3[6]~2_combout  & ((\mips1|alusrc_data3[6]~1_combout  & ((\mips1|reg_alurslt|out [1]))) # 
// (!\mips1|alusrc_data3[6]~1_combout  & (\mips1|reg_s2_mem|out [1]))))

	.dataa(\mips1|reg_s2_mem|out [1]),
	.datab(\mips1|alusrc_data3[6]~2_combout ),
	.datac(\mips1|reg_alurslt|out [1]),
	.datad(\mips1|alusrc_data3[6]~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[1]~5 .lut_mask = 16'hFC22;
defparam \mips1|alusrc_data3[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N30
cycloneive_lcell_comb \mips1|alusrc_data3[1]~6 (
// Equation(s):
// \mips1|alusrc_data3[1]~6_combout  = (\mips1|alusrc_data3[6]~2_combout  & ((\mips1|alusrc_data3[1]~5_combout  & (\mips1|reg_alurslt_s4|out [1])) # (!\mips1|alusrc_data3[1]~5_combout  & ((\mips1|reg_s2_seimm|out [1]))))) # (!\mips1|alusrc_data3[6]~2_combout 
//  & (((\mips1|alusrc_data3[1]~5_combout ))))

	.dataa(\mips1|reg_alurslt_s4|out [1]),
	.datab(\mips1|alusrc_data3[6]~2_combout ),
	.datac(\mips1|reg_s2_seimm|out [1]),
	.datad(\mips1|alusrc_data3[1]~5_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[1]~6 .lut_mask = 16'hBBC0;
defparam \mips1|alusrc_data3[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N18
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[42]~feeder_combout  = \mips1|reg_alurslt_s4|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[42]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N19
dffeas \mips1|regm1|mem_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(!\mips1|regm1|Equal6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\mips1|reg_alurslt_s4|out [1],\mips1|reg_alurslt_s4|out [2],\mips1|reg_alurslt_s4|out [3],\mips1|reg_alurslt_s4|out [4],\mips1|reg_alurslt_s4|out [5],\mips1|reg_alurslt_s4|out [6],\mips1|reg_alurslt_s4|out [7],\mips1|reg_alurslt_s4|out [8],\mips1|reg_alurslt_s4|out [9],
\mips1|reg_alurslt_s4|out [10],\mips1|reg_alurslt_s4|out [11],\mips1|reg_alurslt_s4|out [12],\mips1|reg_alurslt_s4|out [13],\mips1|reg_alurslt_s4|out [14],\mips1|reg_alurslt_s4|out [15],\mips1|reg_alurslt_s4|out [16],\mips1|reg_alurslt_s4|out [17],\mips1|reg_alurslt_s4|out [18],
\mips1|reg_alurslt_s4|out [19],\mips1|reg_alurslt_s4|out [20],\mips1|reg_alurslt_s4|out [21],\mips1|reg_alurslt_s4|out [22],\mips1|reg_alurslt_s4|out [23],\mips1|reg_alurslt_s4|out [24],\mips1|reg_alurslt_s4|out [25],\mips1|reg_alurslt_s4|out [26],\mips1|reg_alurslt_s4|out [27],
\mips1|reg_alurslt_s4|out [28],\mips1|reg_alurslt_s4|out [29],\mips1|reg_alurslt_s4|out [30],\mips1|reg_alurslt_s4|out [31],\mips1|reg_alurslt_s4|out [0]}),
	.portaaddr({\mips1|reg_wrreg_s4|out [3],\~GND~combout ,\mips1|reg_wrreg_s4|out [1],\mips1|reg_wrreg_s4|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mips1|im1|mem~6_combout ,\~GND~combout ,\mips1|im1|mem~2_combout ,\mips1|im1|mem~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:mips1|regm:regm1|altsyncram:mem_rtl_0|altsyncram_esg1:auto_generated|ALTSYNCRAM";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N4
cycloneive_lcell_comb \mips1|reg_s2_mem|out[33]~22 (
// Equation(s):
// \mips1|reg_s2_mem|out[33]~22_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [42])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [42]),
	.datab(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(gnd),
	.datad(\mips1|regm1|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[33]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[33]~22 .lut_mask = 16'hAACC;
defparam \mips1|reg_s2_mem|out[33]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N26
cycloneive_lcell_comb \mips1|regm1|Equal2~0 (
// Equation(s):
// \mips1|regm1|Equal2~0_combout  = (!\mips1|regr_im_s2|out [19] & (!\mips1|regr_im_s2|out [17] & !\mips1|regr_im_s2|out [16]))

	.dataa(\mips1|regr_im_s2|out [19]),
	.datab(gnd),
	.datac(\mips1|regr_im_s2|out [17]),
	.datad(\mips1|regr_im_s2|out [16]),
	.cin(gnd),
	.combout(\mips1|regm1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Equal2~0 .lut_mask = 16'h0005;
defparam \mips1|regm1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N20
cycloneive_lcell_comb \mips1|regm1|Equal3~0 (
// Equation(s):
// \mips1|regm1|Equal3~0_combout  = (\mips1|regr_im_s2|out [17] & (\mips1|reg_wrreg_s4|out [1] & (\mips1|regr_im_s2|out [16] $ (!\mips1|reg_wrreg_s4|out [0])))) # (!\mips1|regr_im_s2|out [17] & (!\mips1|reg_wrreg_s4|out [1] & (\mips1|regr_im_s2|out [16] $ 
// (!\mips1|reg_wrreg_s4|out [0]))))

	.dataa(\mips1|regr_im_s2|out [17]),
	.datab(\mips1|reg_wrreg_s4|out [1]),
	.datac(\mips1|regr_im_s2|out [16]),
	.datad(\mips1|reg_wrreg_s4|out [0]),
	.cin(gnd),
	.combout(\mips1|regm1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Equal3~0 .lut_mask = 16'h9009;
defparam \mips1|regm1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N30
cycloneive_lcell_comb \mips1|regm1|Equal3~1 (
// Equation(s):
// \mips1|regm1|Equal3~1_combout  = (\mips1|regm1|Equal3~0_combout  & (\mips1|regr_im_s2|out [19] $ (!\mips1|reg_wrreg_s4|out [3])))

	.dataa(\mips1|regm1|Equal3~0_combout ),
	.datab(gnd),
	.datac(\mips1|regr_im_s2|out [19]),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Equal3~1 .lut_mask = 16'hA00A;
defparam \mips1|regm1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N5
dffeas \mips1|reg_s2_mem|out[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[33]~22_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[33] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N24
cycloneive_lcell_comb \mips1|alusrc_data2[1]~66 (
// Equation(s):
// \mips1|alusrc_data2[1]~66_combout  = (\mips1|reg_s2_control|out [0] & (\mips1|reg_s2_seimm|out [1])) # (!\mips1|reg_s2_control|out [0] & (((\mips1|reg_alurslt|out [1] & \mips1|Equal2~1_combout ))))

	.dataa(\mips1|reg_s2_seimm|out [1]),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|reg_alurslt|out [1]),
	.datad(\mips1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[1]~66 .lut_mask = 16'hB888;
defparam \mips1|alusrc_data2[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
cycloneive_lcell_comb \mips1|alusrc_data2[1]~65 (
// Equation(s):
// \mips1|alusrc_data2[1]~65_combout  = (\mips1|Equal3~1_combout  & (!\mips1|Equal2~1_combout  & (\mips1|reg_alurslt_s4|out [1] & !\mips1|reg_s2_control|out [0])))

	.dataa(\mips1|Equal3~1_combout ),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|reg_alurslt_s4|out [1]),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[1]~65 .lut_mask = 16'h0020;
defparam \mips1|alusrc_data2[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N16
cycloneive_lcell_comb \mips1|alusrc_data2[1]~67 (
// Equation(s):
// \mips1|alusrc_data2[1]~67_combout  = (\mips1|alusrc_data2[1]~66_combout ) # ((\mips1|alusrc_data2[1]~65_combout ) # ((\mips1|reg_s2_mem|out [33] & \mips1|alusrc_data2[0]~4_combout )))

	.dataa(\mips1|reg_s2_mem|out [33]),
	.datab(\mips1|alusrc_data2[1]~66_combout ),
	.datac(\mips1|alusrc_data2[1]~65_combout ),
	.datad(\mips1|alusrc_data2[0]~4_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[1]~67 .lut_mask = 16'hFEFC;
defparam \mips1|alusrc_data2[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
cycloneive_lcell_comb \mips1|alu1|Mux30~4 (
// Equation(s):
// \mips1|alu1|Mux30~4_combout  = (\mips1|Selector30~1_combout  & (((\mips1|alusrc_data2[1]~67_combout )))) # (!\mips1|Selector30~1_combout  & (!\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alusrc_data3[1]~6_combout )))

	.dataa(\mips1|Selector30~1_combout ),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(\mips1|alusrc_data3[1]~6_combout ),
	.datad(\mips1|alusrc_data2[1]~67_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux30~4 .lut_mask = 16'hBA10;
defparam \mips1|alu1|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
cycloneive_lcell_comb \mips1|alusrc_data2[0]~0 (
// Equation(s):
// \mips1|alusrc_data2[0]~0_combout  = (\mips1|Equal3~1_combout  & (!\mips1|reg_s2_control|out [0] & (!\mips1|Equal2~1_combout  & \mips1|reg_alurslt_s4|out [0])))

	.dataa(\mips1|Equal3~1_combout ),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_alurslt_s4|out [0]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[0]~0 .lut_mask = 16'h0200;
defparam \mips1|alusrc_data2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
cycloneive_lcell_comb \mips1|alusrc_data2[0]~1 (
// Equation(s):
// \mips1|alusrc_data2[0]~1_combout  = (\mips1|reg_alurslt|out [0] & (\mips1|reg_s2_rt_rd|out [8] $ (!\mips1|reg_wrreg|out [3])))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [0]),
	.datac(\mips1|reg_s2_rt_rd|out [8]),
	.datad(\mips1|reg_wrreg|out [3]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[0]~1 .lut_mask = 16'hC00C;
defparam \mips1|alusrc_data2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
cycloneive_lcell_comb \mips1|alusrc_data2[0]~2 (
// Equation(s):
// \mips1|alusrc_data2[0]~2_combout  = (\mips1|reg_s2_control|out [0] & (((\mips1|reg_s2_seimm|out [0])))) # (!\mips1|reg_s2_control|out [0] & (\mips1|alusrc_data2[0]~1_combout  & ((\mips1|Equal2~0_combout ))))

	.dataa(\mips1|alusrc_data2[0]~1_combout ),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|Equal2~0_combout ),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[0]~2 .lut_mask = 16'hCCA0;
defparam \mips1|alusrc_data2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N8
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[11]~feeder_combout  = \mips1|reg_alurslt_s4|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N9
dffeas \mips1|regm1|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N16
cycloneive_lcell_comb \mips1|reg_s2_mem|out[32]~21 (
// Equation(s):
// \mips1|reg_s2_mem|out[32]~21_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [11])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [11]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[32]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[32]~21 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[32]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N17
dffeas \mips1|reg_s2_mem|out[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[32]~21_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[32] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
cycloneive_lcell_comb \mips1|alusrc_data2[0]~5 (
// Equation(s):
// \mips1|alusrc_data2[0]~5_combout  = (\mips1|alusrc_data2[0]~0_combout ) # ((\mips1|alusrc_data2[0]~2_combout ) # ((\mips1|alusrc_data2[0]~4_combout  & \mips1|reg_s2_mem|out [32])))

	.dataa(\mips1|alusrc_data2[0]~0_combout ),
	.datab(\mips1|alusrc_data2[0]~2_combout ),
	.datac(\mips1|alusrc_data2[0]~4_combout ),
	.datad(\mips1|reg_s2_mem|out [32]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[0]~5 .lut_mask = 16'hFEEE;
defparam \mips1|alusrc_data2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[11]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[11]~feeder_combout  = \mips1|reg_alurslt_s4|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N25
dffeas \mips1|regm1|mem_rtl_1_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[64]~46 (
// Equation(s):
// \mips1|reg_s2_mem|out[64]~46_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [11])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [11]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[64]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[64]~46 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[64]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N9
dffeas \mips1|reg_s2_mem|out[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[64]~46_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [64]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[64] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
cycloneive_lcell_comb \mips1|Selector31~0 (
// Equation(s):
// \mips1|Selector31~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [0]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [64]))))

	.dataa(\mips1|reg_s2_mem|out [64]),
	.datab(\mips1|reg_alurslt_s4|out [0]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector31~0 .lut_mask = 16'h00CA;
defparam \mips1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
cycloneive_lcell_comb \mips1|Selector31~1 (
// Equation(s):
// \mips1|Selector31~1_combout  = (\mips1|Selector31~0_combout ) # ((\mips1|Equal0~0_combout  & \mips1|reg_alurslt|out [0]))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_alurslt|out [0]),
	.datac(gnd),
	.datad(\mips1|Selector31~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector31~1 .lut_mask = 16'hFF88;
defparam \mips1|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N0
cycloneive_lcell_comb \mips1|alu1|add_ab[0]~0 (
// Equation(s):
// \mips1|alu1|add_ab[0]~0_combout  = (\mips1|alusrc_data2[0]~5_combout  & (\mips1|Selector31~1_combout  $ (VCC))) # (!\mips1|alusrc_data2[0]~5_combout  & (\mips1|Selector31~1_combout  & VCC))
// \mips1|alu1|add_ab[0]~1  = CARRY((\mips1|alusrc_data2[0]~5_combout  & \mips1|Selector31~1_combout ))

	.dataa(\mips1|alusrc_data2[0]~5_combout ),
	.datab(\mips1|Selector31~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mips1|alu1|add_ab[0]~0_combout ),
	.cout(\mips1|alu1|add_ab[0]~1 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[0]~0 .lut_mask = 16'h6688;
defparam \mips1|alu1|add_ab[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N2
cycloneive_lcell_comb \mips1|alu1|add_ab[1]~2 (
// Equation(s):
// \mips1|alu1|add_ab[1]~2_combout  = (\mips1|alusrc_data2[1]~67_combout  & ((\mips1|Selector30~1_combout  & (\mips1|alu1|add_ab[0]~1  & VCC)) # (!\mips1|Selector30~1_combout  & (!\mips1|alu1|add_ab[0]~1 )))) # (!\mips1|alusrc_data2[1]~67_combout  & 
// ((\mips1|Selector30~1_combout  & (!\mips1|alu1|add_ab[0]~1 )) # (!\mips1|Selector30~1_combout  & ((\mips1|alu1|add_ab[0]~1 ) # (GND)))))
// \mips1|alu1|add_ab[1]~3  = CARRY((\mips1|alusrc_data2[1]~67_combout  & (!\mips1|Selector30~1_combout  & !\mips1|alu1|add_ab[0]~1 )) # (!\mips1|alusrc_data2[1]~67_combout  & ((!\mips1|alu1|add_ab[0]~1 ) # (!\mips1|Selector30~1_combout ))))

	.dataa(\mips1|alusrc_data2[1]~67_combout ),
	.datab(\mips1|Selector30~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[0]~1 ),
	.combout(\mips1|alu1|add_ab[1]~2_combout ),
	.cout(\mips1|alu1|add_ab[1]~3 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[1]~2 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
cycloneive_lcell_comb \mips1|alu1|Mux30~5 (
// Equation(s):
// \mips1|alu1|Mux30~5_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & (((\mips1|alu_ctl1|aluctl[3]~2_combout  & \mips1|alu1|add_ab[1]~2_combout )))) # (!\mips1|alu_ctl1|aluctl[1]~1_combout  & (\mips1|alu1|Mux30~4_combout ))

	.dataa(\mips1|alu1|Mux30~4_combout ),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|add_ab[1]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux30~5 .lut_mask = 16'hCA0A;
defparam \mips1|alu1|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N22
cycloneive_lcell_comb \mips1|alu1|Mux30~2 (
// Equation(s):
// \mips1|alu1|Mux30~2_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alusrc_data3[1]~6_combout  $ (\mips1|Selector30~1_combout  $ (\mips1|alusrc_data2[1]~67_combout )))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (((\mips1|Selector30~1_combout ) # 
// (\mips1|alusrc_data2[1]~67_combout ))))

	.dataa(\mips1|alusrc_data3[1]~6_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|Selector30~1_combout ),
	.datad(\mips1|alusrc_data2[1]~67_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux30~2 .lut_mask = 16'hB778;
defparam \mips1|alu1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N0
cycloneive_lcell_comb \mips1|alu1|Mux29~0 (
// Equation(s):
// \mips1|alu1|Mux29~0_combout  = (\mips1|reg_s2_seimm|out [0] & (!\mips1|reg_s2_control|out [0] & (\mips1|reg_s2_seimm|out [1] $ (\mips1|reg_s2_seimm|out [2]))))

	.dataa(\mips1|reg_s2_seimm|out [1]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|reg_s2_seimm|out [2]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux29~0 .lut_mask = 16'h0408;
defparam \mips1|alu1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N0
cycloneive_lcell_comb \mips1|alu1|sub_ab[0]~0 (
// Equation(s):
// \mips1|alu1|sub_ab[0]~0_combout  = (\mips1|alusrc_data2[0]~5_combout  & (\mips1|Selector31~1_combout  $ (VCC))) # (!\mips1|alusrc_data2[0]~5_combout  & ((\mips1|Selector31~1_combout ) # (GND)))
// \mips1|alu1|sub_ab[0]~1  = CARRY((\mips1|Selector31~1_combout ) # (!\mips1|alusrc_data2[0]~5_combout ))

	.dataa(\mips1|alusrc_data2[0]~5_combout ),
	.datab(\mips1|Selector31~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mips1|alu1|sub_ab[0]~0_combout ),
	.cout(\mips1|alu1|sub_ab[0]~1 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[0]~0 .lut_mask = 16'h66DD;
defparam \mips1|alu1|sub_ab[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N2
cycloneive_lcell_comb \mips1|alu1|sub_ab[1]~2 (
// Equation(s):
// \mips1|alu1|sub_ab[1]~2_combout  = (\mips1|alusrc_data2[1]~67_combout  & ((\mips1|Selector30~1_combout  & (!\mips1|alu1|sub_ab[0]~1 )) # (!\mips1|Selector30~1_combout  & ((\mips1|alu1|sub_ab[0]~1 ) # (GND))))) # (!\mips1|alusrc_data2[1]~67_combout  & 
// ((\mips1|Selector30~1_combout  & (\mips1|alu1|sub_ab[0]~1  & VCC)) # (!\mips1|Selector30~1_combout  & (!\mips1|alu1|sub_ab[0]~1 ))))
// \mips1|alu1|sub_ab[1]~3  = CARRY((\mips1|alusrc_data2[1]~67_combout  & ((!\mips1|alu1|sub_ab[0]~1 ) # (!\mips1|Selector30~1_combout ))) # (!\mips1|alusrc_data2[1]~67_combout  & (!\mips1|Selector30~1_combout  & !\mips1|alu1|sub_ab[0]~1 )))

	.dataa(\mips1|alusrc_data2[1]~67_combout ),
	.datab(\mips1|Selector30~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[0]~1 ),
	.combout(\mips1|alu1|sub_ab[1]~2_combout ),
	.cout(\mips1|alu1|sub_ab[1]~3 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[1]~2 .lut_mask = 16'h692B;
defparam \mips1|alu1|sub_ab[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N28
cycloneive_lcell_comb \mips1|alu1|Mux30~0 (
// Equation(s):
// \mips1|alu1|Mux30~0_combout  = (\mips1|alu1|Mux28~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector30~1_combout  $ (\mips1|alusrc_data2[1]~67_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|Selector30~1_combout  & 
// !\mips1|alusrc_data2[1]~67_combout ))))

	.dataa(\mips1|alu1|Mux28~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|Selector30~1_combout ),
	.datad(\mips1|alusrc_data2[1]~67_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux30~0 .lut_mask = 16'h0882;
defparam \mips1|alu1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N20
cycloneive_lcell_comb \mips1|alu1|Mux30~1 (
// Equation(s):
// \mips1|alu1|Mux30~1_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|Mux30~0_combout ) # ((\mips1|alu_ctl1|aluctl[1]~1_combout  & \mips1|alu1|sub_ab[1]~2_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[1]~2_combout ),
	.datad(\mips1|alu1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux30~1 .lut_mask = 16'hAA80;
defparam \mips1|alu1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N6
cycloneive_lcell_comb \mips1|alu1|Mux30~3 (
// Equation(s):
// \mips1|alu1|Mux30~3_combout  = (\mips1|alu1|Mux30~1_combout ) # ((\mips1|alu1|Mux30~2_combout  & (\mips1|alu1|Mux29~0_combout  & !\mips1|alu_ctl1|aluctl[1]~1_combout )))

	.dataa(\mips1|alu1|Mux30~2_combout ),
	.datab(\mips1|alu1|Mux29~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux30~3 .lut_mask = 16'hFF08;
defparam \mips1|alu1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N2
cycloneive_lcell_comb \mips1|alu1|Mux30~6 (
// Equation(s):
// \mips1|alu1|Mux30~6_combout  = (\mips1|alu1|Mux30~3_combout ) # ((\mips1|alu1|Mux30~5_combout  & (!\mips1|alu_ctl1|Mux0~0_combout  & !\mips1|alu_ctl1|aluctl[0]~0_combout )))

	.dataa(\mips1|alu1|Mux30~5_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|alu1|Mux30~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux30~6 .lut_mask = 16'hFF02;
defparam \mips1|alu1|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N3
dffeas \mips1|reg_alurslt|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux30~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[1] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N1
dffeas \mips1|reg_alurslt_s4|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[1] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
cycloneive_lcell_comb \mips1|reg_s2_mem|out[66]~2 (
// Equation(s):
// \mips1|reg_s2_mem|out[66]~2_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [41])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a30 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [41]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[66]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[66]~2 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[66]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N29
dffeas \mips1|reg_s2_mem|out[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[66]~2_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [66]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[66] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N24
cycloneive_lcell_comb \mips1|Selector29~0 (
// Equation(s):
// \mips1|Selector29~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [2]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [66]))))

	.dataa(\mips1|reg_s2_mem|out [66]),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|reg_alurslt_s4|out [2]),
	.cin(gnd),
	.combout(\mips1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector29~0 .lut_mask = 16'h3202;
defparam \mips1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N12
cycloneive_lcell_comb \mips1|Selector29~1 (
// Equation(s):
// \mips1|Selector29~1_combout  = (\mips1|Selector29~0_combout ) # ((\mips1|reg_alurslt|out [2] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [2]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector29~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector29~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N12
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[41]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[41]~feeder_combout  = \mips1|reg_alurslt_s4|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[41]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N13
dffeas \mips1|regm1|mem_rtl_2_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[41] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N20
cycloneive_lcell_comb \mips1|reg_s2_mem|out[2]~0 (
// Equation(s):
// \mips1|reg_s2_mem|out[2]~0_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [41]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a30 ))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a30 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2_bypass [41]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[2]~0 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N21
dffeas \mips1|reg_s2_mem|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[2]~0_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[2] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N4
cycloneive_lcell_comb \mips1|alusrc_data3[2]~7 (
// Equation(s):
// \mips1|alusrc_data3[2]~7_combout  = (\mips1|alusrc_data3[6]~1_combout  & ((\mips1|alusrc_data3[6]~2_combout ) # ((\mips1|reg_alurslt|out [2])))) # (!\mips1|alusrc_data3[6]~1_combout  & (!\mips1|alusrc_data3[6]~2_combout  & ((\mips1|reg_s2_mem|out [2]))))

	.dataa(\mips1|alusrc_data3[6]~1_combout ),
	.datab(\mips1|alusrc_data3[6]~2_combout ),
	.datac(\mips1|reg_alurslt|out [2]),
	.datad(\mips1|reg_s2_mem|out [2]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[2]~7 .lut_mask = 16'hB9A8;
defparam \mips1|alusrc_data3[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N10
cycloneive_lcell_comb \mips1|alu1|Mux29~2 (
// Equation(s):
// \mips1|alu1|Mux29~2_combout  = (\mips1|alusrc_data3[2]~7_combout  & ((\mips1|reg_alurslt_s4|out [2]) # ((!\mips1|alusrc_data3[6]~2_combout )))) # (!\mips1|alusrc_data3[2]~7_combout  & (((\mips1|reg_s2_seimm|out [2] & \mips1|alusrc_data3[6]~2_combout ))))

	.dataa(\mips1|reg_alurslt_s4|out [2]),
	.datab(\mips1|reg_s2_seimm|out [2]),
	.datac(\mips1|alusrc_data3[2]~7_combout ),
	.datad(\mips1|alusrc_data3[6]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux29~2 .lut_mask = 16'hACF0;
defparam \mips1|alu1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N30
cycloneive_lcell_comb \mips1|alu1|Mux29~3 (
// Equation(s):
// \mips1|alu1|Mux29~3_combout  = (\mips1|alu_ctl1|aluctl[0]~0_combout  & (((\mips1|Selector29~1_combout )))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alu1|Mux29~2_combout  & !\mips1|Selector29~1_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu1|Mux29~2_combout ),
	.datad(\mips1|Selector29~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux29~3 .lut_mask = 16'hCC10;
defparam \mips1|alu1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N8
cycloneive_lcell_comb \mips1|alusrc_data2[2]~63 (
// Equation(s):
// \mips1|alusrc_data2[2]~63_combout  = (\mips1|reg_s2_control|out [0] & (\mips1|reg_s2_seimm|out [2])) # (!\mips1|reg_s2_control|out [0] & (((\mips1|Equal2~1_combout  & \mips1|reg_alurslt|out [2]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [2]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_alurslt|out [2]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[2]~63 .lut_mask = 16'hD888;
defparam \mips1|alusrc_data2[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[41]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[41]~feeder_combout  = \mips1|reg_alurslt_s4|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[41]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N15
dffeas \mips1|regm1|mem_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N30
cycloneive_lcell_comb \mips1|reg_s2_mem|out[34]~1 (
// Equation(s):
// \mips1|reg_s2_mem|out[34]~1_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [41])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [41]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[34]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[34]~1 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[34]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N31
dffeas \mips1|reg_s2_mem|out[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[34]~1_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[34] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N16
cycloneive_lcell_comb \mips1|alusrc_data2[2]~62 (
// Equation(s):
// \mips1|alusrc_data2[2]~62_combout  = (!\mips1|Equal3~1_combout  & (!\mips1|Equal2~1_combout  & (\mips1|reg_s2_mem|out [34] & !\mips1|reg_s2_control|out [0])))

	.dataa(\mips1|Equal3~1_combout ),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|reg_s2_mem|out [34]),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[2]~62 .lut_mask = 16'h0010;
defparam \mips1|alusrc_data2[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N28
cycloneive_lcell_comb \mips1|alusrc_data2[2]~64 (
// Equation(s):
// \mips1|alusrc_data2[2]~64_combout  = (\mips1|alusrc_data2[2]~63_combout ) # ((\mips1|alusrc_data2[2]~62_combout ) # ((\mips1|alusrc_data2[0]~17_combout  & \mips1|reg_alurslt_s4|out [2])))

	.dataa(\mips1|alusrc_data2[0]~17_combout ),
	.datab(\mips1|reg_alurslt_s4|out [2]),
	.datac(\mips1|alusrc_data2[2]~63_combout ),
	.datad(\mips1|alusrc_data2[2]~62_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[2]~64 .lut_mask = 16'hFFF8;
defparam \mips1|alusrc_data2[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N6
cycloneive_lcell_comb \mips1|alu1|Mux29~4 (
// Equation(s):
// \mips1|alu1|Mux29~4_combout  = (\mips1|Selector29~1_combout  & ((\mips1|alu1|Mux29~0_combout ) # ((!\mips1|alu1|Mux29~3_combout  & \mips1|alusrc_data2[2]~64_combout )))) # (!\mips1|Selector29~1_combout  & ((\mips1|alu1|Mux29~3_combout ) # 
// ((\mips1|alu1|Mux29~0_combout  & \mips1|alusrc_data2[2]~64_combout ))))

	.dataa(\mips1|Selector29~1_combout ),
	.datab(\mips1|alu1|Mux29~0_combout ),
	.datac(\mips1|alu1|Mux29~3_combout ),
	.datad(\mips1|alusrc_data2[2]~64_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux29~4 .lut_mask = 16'hDED8;
defparam \mips1|alu1|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N14
cycloneive_lcell_comb \mips1|alu1|Mux29~6 (
// Equation(s):
// \mips1|alu1|Mux29~6_combout  = (!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|Selector29~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|alusrc_data2[2]~64_combout )) # (!\mips1|Selector29~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  
// $ (!\mips1|alusrc_data2[2]~64_combout )))))

	.dataa(\mips1|Selector29~1_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alusrc_data2[2]~64_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux29~6 .lut_mask = 16'h0409;
defparam \mips1|alu1|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N18
cycloneive_lcell_comb \mips1|alu1|Mux29~5 (
// Equation(s):
// \mips1|alu1|Mux29~5_combout  = (\mips1|alu1|Mux29~0_combout  & (\mips1|alusrc_data2[2]~64_combout  $ (\mips1|alu1|Mux29~2_combout  $ (\mips1|Selector29~1_combout ))))

	.dataa(\mips1|alusrc_data2[2]~64_combout ),
	.datab(\mips1|alu1|Mux29~2_combout ),
	.datac(\mips1|alu1|Mux29~0_combout ),
	.datad(\mips1|Selector29~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux29~5 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N0
cycloneive_lcell_comb \mips1|alu1|Mux29~7 (
// Equation(s):
// \mips1|alu1|Mux29~7_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & (((\mips1|alu1|Mux29~6_combout ) # (\mips1|alu1|Mux29~5_combout )))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|Mux29~4_combout ))

	.dataa(\mips1|alu1|Mux29~4_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|Mux29~6_combout ),
	.datad(\mips1|alu1|Mux29~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux29~7 .lut_mask = 16'hEEE2;
defparam \mips1|alu1|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N4
cycloneive_lcell_comb \mips1|alu1|sub_ab[2]~4 (
// Equation(s):
// \mips1|alu1|sub_ab[2]~4_combout  = ((\mips1|Selector29~1_combout  $ (\mips1|alusrc_data2[2]~64_combout  $ (\mips1|alu1|sub_ab[1]~3 )))) # (GND)
// \mips1|alu1|sub_ab[2]~5  = CARRY((\mips1|Selector29~1_combout  & ((!\mips1|alu1|sub_ab[1]~3 ) # (!\mips1|alusrc_data2[2]~64_combout ))) # (!\mips1|Selector29~1_combout  & (!\mips1|alusrc_data2[2]~64_combout  & !\mips1|alu1|sub_ab[1]~3 )))

	.dataa(\mips1|Selector29~1_combout ),
	.datab(\mips1|alusrc_data2[2]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[1]~3 ),
	.combout(\mips1|alu1|sub_ab[2]~4_combout ),
	.cout(\mips1|alu1|sub_ab[2]~5 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[2]~4 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N4
cycloneive_lcell_comb \mips1|alu1|add_ab[2]~4 (
// Equation(s):
// \mips1|alu1|add_ab[2]~4_combout  = ((\mips1|Selector29~1_combout  $ (\mips1|alusrc_data2[2]~64_combout  $ (!\mips1|alu1|add_ab[1]~3 )))) # (GND)
// \mips1|alu1|add_ab[2]~5  = CARRY((\mips1|Selector29~1_combout  & ((\mips1|alusrc_data2[2]~64_combout ) # (!\mips1|alu1|add_ab[1]~3 ))) # (!\mips1|Selector29~1_combout  & (\mips1|alusrc_data2[2]~64_combout  & !\mips1|alu1|add_ab[1]~3 )))

	.dataa(\mips1|Selector29~1_combout ),
	.datab(\mips1|alusrc_data2[2]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[1]~3 ),
	.combout(\mips1|alu1|add_ab[2]~4_combout ),
	.cout(\mips1|alu1|add_ab[2]~5 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[2]~4 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N20
cycloneive_lcell_comb \mips1|alu1|Mux29~1 (
// Equation(s):
// \mips1|alu1|Mux29~1_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[2]~4_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[2]~4_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu1|sub_ab[2]~4_combout ),
	.datac(\mips1|alu1|add_ab[2]~4_combout ),
	.datad(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux29~1 .lut_mask = 16'hD800;
defparam \mips1|alu1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N26
cycloneive_lcell_comb \mips1|alu1|Mux29~8 (
// Equation(s):
// \mips1|alu1|Mux29~8_combout  = (\mips1|alu1|Mux29~1_combout ) # ((\mips1|alu1|Mux29~7_combout  & !\mips1|alu_ctl1|aluctl[1]~1_combout ))

	.dataa(gnd),
	.datab(\mips1|alu1|Mux29~7_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux29~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux29~8 .lut_mask = 16'hFF0C;
defparam \mips1|alu1|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N27
dffeas \mips1|reg_alurslt|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux29~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[2] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N5
dffeas \mips1|reg_alurslt_s4|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[2] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N12
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[40]~feeder_combout  = \mips1|reg_alurslt_s4|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[40]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N13
dffeas \mips1|regm1|mem_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N4
cycloneive_lcell_comb \mips1|reg_s2_mem|out[35]~4 (
// Equation(s):
// \mips1|reg_s2_mem|out[35]~4_combout  = (\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0_bypass [40]))) # (!\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [40]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[35]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[35]~4 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[35]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N5
dffeas \mips1|reg_s2_mem|out[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[35]~4_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[35] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
cycloneive_lcell_comb \mips1|alusrc_data2[3]~60 (
// Equation(s):
// \mips1|alusrc_data2[3]~60_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal3~1_combout  & (\mips1|reg_alurslt_s4|out [3])) # (!\mips1|Equal3~1_combout  & ((\mips1|reg_s2_mem|out [35])))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt_s4|out [3]),
	.datac(\mips1|Equal3~1_combout ),
	.datad(\mips1|reg_s2_mem|out [35]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[3]~60 .lut_mask = 16'h4540;
defparam \mips1|alusrc_data2[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
cycloneive_lcell_comb \mips1|alusrc_data2[3]~61 (
// Equation(s):
// \mips1|alusrc_data2[3]~61_combout  = (\mips1|Equal2~1_combout  & (\mips1|reg_alurslt|out [3] & (\mips1|alusrc_data2[0]~19_combout ))) # (!\mips1|Equal2~1_combout  & ((\mips1|alusrc_data2[3]~60_combout ) # ((\mips1|reg_alurslt|out [3] & 
// \mips1|alusrc_data2[0]~19_combout ))))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|reg_alurslt|out [3]),
	.datac(\mips1|alusrc_data2[0]~19_combout ),
	.datad(\mips1|alusrc_data2[3]~60_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[3]~61 .lut_mask = 16'hD5C0;
defparam \mips1|alusrc_data2[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[40]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[40]~feeder_combout  = \mips1|reg_alurslt_s4|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[40]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N3
dffeas \mips1|regm1|mem_rtl_1_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
cycloneive_lcell_comb \mips1|reg_s2_mem|out[67]~5 (
// Equation(s):
// \mips1|reg_s2_mem|out[67]~5_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [40])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a29 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [40]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[67]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[67]~5 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[67]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N19
dffeas \mips1|reg_s2_mem|out[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[67]~5_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [67]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[67] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
cycloneive_lcell_comb \mips1|Selector28~0 (
// Equation(s):
// \mips1|Selector28~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [3]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [67]))))

	.dataa(\mips1|reg_s2_mem|out [67]),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [3]),
	.datad(\mips1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector28~0 .lut_mask = 16'h3022;
defparam \mips1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
cycloneive_lcell_comb \mips1|Selector28~1 (
// Equation(s):
// \mips1|Selector28~1_combout  = (\mips1|Selector28~0_combout ) # ((\mips1|reg_alurslt|out [3] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [3]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector28~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector28~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
cycloneive_lcell_comb \mips1|alu1|Mux28~3 (
// Equation(s):
// \mips1|alu1|Mux28~3_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[3]~61_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|Selector28~1_combout )) # (!\mips1|alusrc_data2[3]~61_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  
// $ (!\mips1|Selector28~1_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alusrc_data2[3]~61_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|Selector28~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~3 .lut_mask = 16'h2082;
defparam \mips1|alu1|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N30
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[40]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[40]~feeder_combout  = \mips1|reg_alurslt_s4|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[40]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N31
dffeas \mips1|regm1|mem_rtl_2_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[40] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N22
cycloneive_lcell_comb \mips1|reg_s2_mem|out[3]~3 (
// Equation(s):
// \mips1|reg_s2_mem|out[3]~3_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [40])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a29 )))

	.dataa(\mips1|regm1|mem_rtl_2_bypass [40]),
	.datab(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a29 ),
	.datac(gnd),
	.datad(\mips1|regm1|Mux95~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[3]~3 .lut_mask = 16'hAACC;
defparam \mips1|reg_s2_mem|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N23
dffeas \mips1|reg_s2_mem|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[3]~3_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[3] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N2
cycloneive_lcell_comb \mips1|alu1|out~5 (
// Equation(s):
// \mips1|alu1|out~5_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [3])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [3])))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [3]),
	.datac(gnd),
	.datad(\mips1|reg_s2_mem|out [3]),
	.cin(gnd),
	.combout(\mips1|alu1|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~5 .lut_mask = 16'hDD88;
defparam \mips1|alu1|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N22
cycloneive_lcell_comb \mips1|WideNor1 (
// Equation(s):
// \mips1|WideNor1~combout  = (\mips1|Equal3~1_combout ) # ((\mips1|Equal2~0_combout  & (\mips1|reg_s2_rt_rd|out [8] $ (!\mips1|reg_wrreg|out [3]))))

	.dataa(\mips1|reg_s2_rt_rd|out [8]),
	.datab(\mips1|reg_wrreg|out [3]),
	.datac(\mips1|Equal2~0_combout ),
	.datad(\mips1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\mips1|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \mips1|WideNor1 .lut_mask = 16'hFF90;
defparam \mips1|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N30
cycloneive_lcell_comb \mips1|alu1|out~6 (
// Equation(s):
// \mips1|alu1|out~6_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & (\mips1|reg_alurslt_s4|out [3])) # (!\mips1|WideNor1~combout  & ((\mips1|reg_s2_mem|out [35])))))

	.dataa(\mips1|reg_alurslt_s4|out [3]),
	.datab(\mips1|reg_s2_mem|out [35]),
	.datac(\mips1|WideNor1~combout ),
	.datad(\mips1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~6 .lut_mask = 16'h00AC;
defparam \mips1|alu1|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
cycloneive_lcell_comb \mips1|alu1|out~7 (
// Equation(s):
// \mips1|alu1|out~7_combout  = (\mips1|Selector28~1_combout  & (((\mips1|alu1|out~6_combout )))) # (!\mips1|Selector28~1_combout  & (!\mips1|Equal4~0_combout  & (\mips1|alu1|out~5_combout )))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|Selector28~1_combout ),
	.datac(\mips1|alu1|out~5_combout ),
	.datad(\mips1|alu1|out~6_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~7 .lut_mask = 16'hDC10;
defparam \mips1|alu1|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
cycloneive_lcell_comb \mips1|alu1|out~8 (
// Equation(s):
// \mips1|alu1|out~8_combout  = (\mips1|Selector28~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector28~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(gnd),
	.datad(\mips1|Selector28~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~8 .lut_mask = 16'hAACC;
defparam \mips1|alu1|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
cycloneive_lcell_comb \mips1|alu1|Mux28~2 (
// Equation(s):
// \mips1|alu1|Mux28~2_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~7_combout ) # ((\mips1|alu1|out~8_combout  & \mips1|reg_alurslt|out [3]))))

	.dataa(\mips1|alu1|out~7_combout ),
	.datab(\mips1|alu1|out~8_combout ),
	.datac(\mips1|reg_alurslt|out [3]),
	.datad(\mips1|alu1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~2 .lut_mask = 16'hEA00;
defparam \mips1|alu1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
cycloneive_lcell_comb \mips1|alu1|Mux28~4 (
// Equation(s):
// \mips1|alu1|Mux28~4_combout  = (\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux28~3_combout ) # (\mips1|alu1|Mux28~2_combout )))

	.dataa(gnd),
	.datab(\mips1|alu1|Mux28~0_combout ),
	.datac(\mips1|alu1|Mux28~3_combout ),
	.datad(\mips1|alu1|Mux28~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~4 .lut_mask = 16'hCCC0;
defparam \mips1|alu1|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N6
cycloneive_lcell_comb \mips1|alu1|Mux28~7 (
// Equation(s):
// \mips1|alu1|Mux28~7_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[3]~61_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|Selector28~1_combout ))) # (!\mips1|alusrc_data2[3]~61_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector28~1_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alusrc_data2[3]~61_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|Selector28~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~7 .lut_mask = 16'h5440;
defparam \mips1|alu1|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N6
cycloneive_lcell_comb \mips1|alu1|sub_ab[3]~6 (
// Equation(s):
// \mips1|alu1|sub_ab[3]~6_combout  = (\mips1|alusrc_data2[3]~61_combout  & ((\mips1|Selector28~1_combout  & (!\mips1|alu1|sub_ab[2]~5 )) # (!\mips1|Selector28~1_combout  & ((\mips1|alu1|sub_ab[2]~5 ) # (GND))))) # (!\mips1|alusrc_data2[3]~61_combout  & 
// ((\mips1|Selector28~1_combout  & (\mips1|alu1|sub_ab[2]~5  & VCC)) # (!\mips1|Selector28~1_combout  & (!\mips1|alu1|sub_ab[2]~5 ))))
// \mips1|alu1|sub_ab[3]~7  = CARRY((\mips1|alusrc_data2[3]~61_combout  & ((!\mips1|alu1|sub_ab[2]~5 ) # (!\mips1|Selector28~1_combout ))) # (!\mips1|alusrc_data2[3]~61_combout  & (!\mips1|Selector28~1_combout  & !\mips1|alu1|sub_ab[2]~5 )))

	.dataa(\mips1|alusrc_data2[3]~61_combout ),
	.datab(\mips1|Selector28~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[2]~5 ),
	.combout(\mips1|alu1|sub_ab[3]~6_combout ),
	.cout(\mips1|alu1|sub_ab[3]~7 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[3]~6 .lut_mask = 16'h692B;
defparam \mips1|alu1|sub_ab[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N6
cycloneive_lcell_comb \mips1|alu1|add_ab[3]~6 (
// Equation(s):
// \mips1|alu1|add_ab[3]~6_combout  = (\mips1|Selector28~1_combout  & ((\mips1|alusrc_data2[3]~61_combout  & (\mips1|alu1|add_ab[2]~5  & VCC)) # (!\mips1|alusrc_data2[3]~61_combout  & (!\mips1|alu1|add_ab[2]~5 )))) # (!\mips1|Selector28~1_combout  & 
// ((\mips1|alusrc_data2[3]~61_combout  & (!\mips1|alu1|add_ab[2]~5 )) # (!\mips1|alusrc_data2[3]~61_combout  & ((\mips1|alu1|add_ab[2]~5 ) # (GND)))))
// \mips1|alu1|add_ab[3]~7  = CARRY((\mips1|Selector28~1_combout  & (!\mips1|alusrc_data2[3]~61_combout  & !\mips1|alu1|add_ab[2]~5 )) # (!\mips1|Selector28~1_combout  & ((!\mips1|alu1|add_ab[2]~5 ) # (!\mips1|alusrc_data2[3]~61_combout ))))

	.dataa(\mips1|Selector28~1_combout ),
	.datab(\mips1|alusrc_data2[3]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[2]~5 ),
	.combout(\mips1|alu1|add_ab[3]~6_combout ),
	.cout(\mips1|alu1|add_ab[3]~7 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[3]~6 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N14
cycloneive_lcell_comb \mips1|alu1|Mux28~5 (
// Equation(s):
// \mips1|alu1|Mux28~5_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[3]~6_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[3]~6_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[3]~6_combout ),
	.datad(\mips1|alu1|add_ab[3]~6_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~5 .lut_mask = 16'hC480;
defparam \mips1|alu1|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
cycloneive_lcell_comb \mips1|alu1|Mux31~5 (
// Equation(s):
// \mips1|alu1|Mux31~5_combout  = (!\mips1|reg_s2_control|out [0] & (\mips1|reg_s2_seimm|out [1] & (\mips1|reg_s2_seimm|out [0] $ (\mips1|reg_s2_seimm|out [2]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|reg_s2_seimm|out [2]),
	.datad(\mips1|reg_s2_seimm|out [1]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~5 .lut_mask = 16'h1400;
defparam \mips1|alu1|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
cycloneive_lcell_comb \mips1|alusrc_data3[3]~8 (
// Equation(s):
// \mips1|alusrc_data3[3]~8_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [3])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [3])))))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [3]),
	.datad(\mips1|reg_s2_mem|out [3]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[3]~8 .lut_mask = 16'h3120;
defparam \mips1|alusrc_data3[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N2
cycloneive_lcell_comb \mips1|alusrc_data3[3]~9 (
// Equation(s):
// \mips1|alusrc_data3[3]~9_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[3]~8_combout ) # ((\mips1|Equal4~0_combout  & \mips1|reg_alurslt|out [3]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_alurslt|out [3]),
	.datad(\mips1|alusrc_data3[3]~8_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[3]~9 .lut_mask = 16'h5540;
defparam \mips1|alusrc_data3[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
cycloneive_lcell_comb \mips1|alu1|Mux28~6 (
// Equation(s):
// \mips1|alu1|Mux28~6_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|Selector28~1_combout  $ (\mips1|alusrc_data2[3]~61_combout  $ (\mips1|alusrc_data3[3]~9_combout ))))

	.dataa(\mips1|Selector28~1_combout ),
	.datab(\mips1|alusrc_data2[3]~61_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data3[3]~9_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~6 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
cycloneive_lcell_comb \mips1|alu1|Mux28~8 (
// Equation(s):
// \mips1|alu1|Mux28~8_combout  = (\mips1|alu1|Mux28~5_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux28~7_combout ) # (\mips1|alu1|Mux28~6_combout ))))

	.dataa(\mips1|alu1|Mux28~7_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|Mux28~5_combout ),
	.datad(\mips1|alu1|Mux28~6_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~8 .lut_mask = 16'hF3F2;
defparam \mips1|alu1|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N4
cycloneive_lcell_comb \mips1|alu1|Mux28~9 (
// Equation(s):
// \mips1|alu1|Mux28~9_combout  = (\mips1|alu1|Mux28~4_combout ) # ((\mips1|alu_ctl1|aluctl[3]~2_combout  & \mips1|alu1|Mux28~8_combout ))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(gnd),
	.datac(\mips1|alu1|Mux28~4_combout ),
	.datad(\mips1|alu1|Mux28~8_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux28~9 .lut_mask = 16'hFAF0;
defparam \mips1|alu1|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N5
dffeas \mips1|reg_alurslt|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux28~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[3] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N9
dffeas \mips1|reg_alurslt_s4|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[3] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[39]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[39]~feeder_combout  = \mips1|reg_alurslt_s4|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[39]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N25
dffeas \mips1|regm1|mem_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N10
cycloneive_lcell_comb \mips1|reg_s2_mem|out[36]~7 (
// Equation(s):
// \mips1|reg_s2_mem|out[36]~7_combout  = (\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0_bypass [39]))) # (!\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [39]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[36]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[36]~7 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[36]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N11
dffeas \mips1|reg_s2_mem|out[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[36]~7_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[36] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N20
cycloneive_lcell_comb \mips1|alusrc_data2[4]~58 (
// Equation(s):
// \mips1|alusrc_data2[4]~58_combout  = (\mips1|Equal2~1_combout  & (\mips1|reg_alurslt|out [4])) # (!\mips1|Equal2~1_combout  & (((!\mips1|Equal3~1_combout  & \mips1|reg_s2_mem|out [36]))))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|reg_alurslt|out [4]),
	.datac(\mips1|Equal3~1_combout ),
	.datad(\mips1|reg_s2_mem|out [36]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[4]~58 .lut_mask = 16'h8D88;
defparam \mips1|alusrc_data2[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N22
cycloneive_lcell_comb \mips1|alusrc_data2[4]~59 (
// Equation(s):
// \mips1|alusrc_data2[4]~59_combout  = (\mips1|reg_alurslt_s4|out [4] & ((\mips1|alusrc_data2[0]~17_combout ) # ((!\mips1|reg_s2_control|out [0] & \mips1|alusrc_data2[4]~58_combout )))) # (!\mips1|reg_alurslt_s4|out [4] & (((!\mips1|reg_s2_control|out [0] & 
// \mips1|alusrc_data2[4]~58_combout ))))

	.dataa(\mips1|reg_alurslt_s4|out [4]),
	.datab(\mips1|alusrc_data2[0]~17_combout ),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|alusrc_data2[4]~58_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[4]~59 .lut_mask = 16'h8F88;
defparam \mips1|alusrc_data2[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N22
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[39]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[39]~feeder_combout  = \mips1|reg_alurslt_s4|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[39]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N23
dffeas \mips1|regm1|mem_rtl_1_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N26
cycloneive_lcell_comb \mips1|reg_s2_mem|out[68]~8 (
// Equation(s):
// \mips1|reg_s2_mem|out[68]~8_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [39])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a28 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [39]),
	.datab(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a28 ),
	.datac(gnd),
	.datad(\mips1|regm1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[68]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[68]~8 .lut_mask = 16'hAACC;
defparam \mips1|reg_s2_mem|out[68]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N27
dffeas \mips1|reg_s2_mem|out[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[68]~8_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [68]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[68] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N8
cycloneive_lcell_comb \mips1|Selector27~0 (
// Equation(s):
// \mips1|Selector27~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [4]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [68]))))

	.dataa(\mips1|reg_s2_mem|out [68]),
	.datab(\mips1|reg_alurslt_s4|out [4]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector27~0 .lut_mask = 16'h00CA;
defparam \mips1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N0
cycloneive_lcell_comb \mips1|Selector27~1 (
// Equation(s):
// \mips1|Selector27~1_combout  = (\mips1|Selector27~0_combout ) # ((\mips1|reg_alurslt|out [4] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [4]),
	.datac(\mips1|Selector27~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector27~1 .lut_mask = 16'hFCF0;
defparam \mips1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N10
cycloneive_lcell_comb \mips1|alu1|Mux27~1 (
// Equation(s):
// \mips1|alu1|Mux27~1_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[4]~59_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|Selector27~1_combout )) # (!\mips1|alusrc_data2[4]~59_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  
// $ (!\mips1|Selector27~1_combout )))))

	.dataa(\mips1|alusrc_data2[4]~59_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|Selector27~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux27~1 .lut_mask = 16'h4090;
defparam \mips1|alu1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N16
cycloneive_lcell_comb \mips1|alu1|out~88 (
// Equation(s):
// \mips1|alu1|out~88_combout  = (\mips1|Selector27~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector27~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|Selector27~1_combout ),
	.datac(\mips1|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|alu1|out~88_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~88 .lut_mask = 16'hB8B8;
defparam \mips1|alu1|out~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[39]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[39]~feeder_combout  = \mips1|reg_alurslt_s4|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[39]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N7
dffeas \mips1|regm1|mem_rtl_2_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[39] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
cycloneive_lcell_comb \mips1|reg_s2_mem|out[4]~6 (
// Equation(s):
// \mips1|reg_s2_mem|out[4]~6_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [39])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a28 )))

	.dataa(\mips1|regm1|mem_rtl_2_bypass [39]),
	.datab(\mips1|regm1|Mux95~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[4]~6 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N5
dffeas \mips1|reg_s2_mem|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[4]~6_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[4] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N24
cycloneive_lcell_comb \mips1|alu1|out~85 (
// Equation(s):
// \mips1|alu1|out~85_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [4])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [4])))

	.dataa(gnd),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [4]),
	.datad(\mips1|reg_s2_mem|out [4]),
	.cin(gnd),
	.combout(\mips1|alu1|out~85_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~85 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N14
cycloneive_lcell_comb \mips1|alu1|out~86 (
// Equation(s):
// \mips1|alu1|out~86_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & (\mips1|reg_alurslt_s4|out [4])) # (!\mips1|WideNor1~combout  & ((\mips1|reg_s2_mem|out [36])))))

	.dataa(\mips1|reg_alurslt_s4|out [4]),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|WideNor1~combout ),
	.datad(\mips1|reg_s2_mem|out [36]),
	.cin(gnd),
	.combout(\mips1|alu1|out~86_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~86 .lut_mask = 16'h2320;
defparam \mips1|alu1|out~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N18
cycloneive_lcell_comb \mips1|alu1|out~87 (
// Equation(s):
// \mips1|alu1|out~87_combout  = (\mips1|Selector27~1_combout  & (((\mips1|alu1|out~86_combout )))) # (!\mips1|Selector27~1_combout  & (\mips1|alu1|out~85_combout  & ((!\mips1|Equal4~0_combout ))))

	.dataa(\mips1|alu1|out~85_combout ),
	.datab(\mips1|alu1|out~86_combout ),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|Selector27~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~87_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~87 .lut_mask = 16'hCC0A;
defparam \mips1|alu1|out~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N28
cycloneive_lcell_comb \mips1|alu1|Mux27~0 (
// Equation(s):
// \mips1|alu1|Mux27~0_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~87_combout ) # ((\mips1|alu1|out~88_combout  & \mips1|reg_alurslt|out [4]))))

	.dataa(\mips1|alu1|out~88_combout ),
	.datab(\mips1|reg_alurslt|out [4]),
	.datac(\mips1|alu1|Mux28~1_combout ),
	.datad(\mips1|alu1|out~87_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux27~0 .lut_mask = 16'hF080;
defparam \mips1|alu1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N12
cycloneive_lcell_comb \mips1|alu1|Mux27~2 (
// Equation(s):
// \mips1|alu1|Mux27~2_combout  = (\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux27~1_combout ) # (\mips1|alu1|Mux27~0_combout )))

	.dataa(\mips1|alu1|Mux27~1_combout ),
	.datab(gnd),
	.datac(\mips1|alu1|Mux28~0_combout ),
	.datad(\mips1|alu1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux27~2 .lut_mask = 16'hF0A0;
defparam \mips1|alu1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N6
cycloneive_lcell_comb \mips1|alu1|Mux27~3 (
// Equation(s):
// \mips1|alu1|Mux27~3_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[4]~59_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|Selector27~1_combout ))) # (!\mips1|alusrc_data2[4]~59_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector27~1_combout ))))

	.dataa(\mips1|alusrc_data2[4]~59_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|Selector27~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux27~3 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N4
cycloneive_lcell_comb \mips1|alusrc_data3[4]~59 (
// Equation(s):
// \mips1|alusrc_data3[4]~59_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [4])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [4])))))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [4]),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|reg_s2_mem|out [4]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[4]~59 .lut_mask = 16'h0D08;
defparam \mips1|alusrc_data3[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N26
cycloneive_lcell_comb \mips1|alusrc_data3[4]~60 (
// Equation(s):
// \mips1|alusrc_data3[4]~60_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[4]~59_combout ) # ((\mips1|reg_alurslt|out [4] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt|out [4]),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|alusrc_data3[4]~59_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[4]~60 .lut_mask = 16'h5540;
defparam \mips1|alusrc_data3[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N30
cycloneive_lcell_comb \mips1|alu1|out~89 (
// Equation(s):
// \mips1|alu1|out~89_combout  = \mips1|alusrc_data2[4]~59_combout  $ (\mips1|alusrc_data3[4]~60_combout  $ (\mips1|Selector27~1_combout ))

	.dataa(\mips1|alusrc_data2[4]~59_combout ),
	.datab(\mips1|alusrc_data3[4]~60_combout ),
	.datac(gnd),
	.datad(\mips1|Selector27~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~89_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~89 .lut_mask = 16'h9966;
defparam \mips1|alu1|out~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N2
cycloneive_lcell_comb \mips1|alu1|Mux27~4 (
// Equation(s):
// \mips1|alu1|Mux27~4_combout  = (!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux27~3_combout ) # ((\mips1|alu1|Mux31~5_combout  & \mips1|alu1|out~89_combout ))))

	.dataa(\mips1|alu1|Mux27~3_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alu1|out~89_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux27~4 .lut_mask = 16'h3222;
defparam \mips1|alu1|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N8
cycloneive_lcell_comb \mips1|alu1|sub_ab[4]~8 (
// Equation(s):
// \mips1|alu1|sub_ab[4]~8_combout  = ((\mips1|Selector27~1_combout  $ (\mips1|alusrc_data2[4]~59_combout  $ (\mips1|alu1|sub_ab[3]~7 )))) # (GND)
// \mips1|alu1|sub_ab[4]~9  = CARRY((\mips1|Selector27~1_combout  & ((!\mips1|alu1|sub_ab[3]~7 ) # (!\mips1|alusrc_data2[4]~59_combout ))) # (!\mips1|Selector27~1_combout  & (!\mips1|alusrc_data2[4]~59_combout  & !\mips1|alu1|sub_ab[3]~7 )))

	.dataa(\mips1|Selector27~1_combout ),
	.datab(\mips1|alusrc_data2[4]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[3]~7 ),
	.combout(\mips1|alu1|sub_ab[4]~8_combout ),
	.cout(\mips1|alu1|sub_ab[4]~9 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[4]~8 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N8
cycloneive_lcell_comb \mips1|alu1|add_ab[4]~8 (
// Equation(s):
// \mips1|alu1|add_ab[4]~8_combout  = ((\mips1|Selector27~1_combout  $ (\mips1|alusrc_data2[4]~59_combout  $ (!\mips1|alu1|add_ab[3]~7 )))) # (GND)
// \mips1|alu1|add_ab[4]~9  = CARRY((\mips1|Selector27~1_combout  & ((\mips1|alusrc_data2[4]~59_combout ) # (!\mips1|alu1|add_ab[3]~7 ))) # (!\mips1|Selector27~1_combout  & (\mips1|alusrc_data2[4]~59_combout  & !\mips1|alu1|add_ab[3]~7 )))

	.dataa(\mips1|Selector27~1_combout ),
	.datab(\mips1|alusrc_data2[4]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[3]~7 ),
	.combout(\mips1|alu1|add_ab[4]~8_combout ),
	.cout(\mips1|alu1|add_ab[4]~9 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[4]~8 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N20
cycloneive_lcell_comb \mips1|alu1|Mux27~5 (
// Equation(s):
// \mips1|alu1|Mux27~5_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[4]~8_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[4]~8_combout )))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|sub_ab[4]~8_combout ),
	.datad(\mips1|alu1|add_ab[4]~8_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux27~5 .lut_mask = 16'hA280;
defparam \mips1|alu1|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N4
cycloneive_lcell_comb \mips1|alu1|Mux27~6 (
// Equation(s):
// \mips1|alu1|Mux27~6_combout  = (\mips1|alu1|Mux27~2_combout ) # ((\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux27~4_combout ) # (\mips1|alu1|Mux27~5_combout ))))

	.dataa(\mips1|alu1|Mux27~2_combout ),
	.datab(\mips1|alu1|Mux27~4_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux27~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux27~6 .lut_mask = 16'hFAEA;
defparam \mips1|alu1|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N5
dffeas \mips1|reg_alurslt|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux27~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[4] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N25
dffeas \mips1|reg_alurslt_s4|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[4] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N6
cycloneive_lcell_comb \mips1|reg_s2_mem|out[37]~10 (
// Equation(s):
// \mips1|reg_s2_mem|out[37]~10_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [38])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a27 )))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [38]),
	.datab(\mips1|regm1|Mux63~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[37]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[37]~10 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[37]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N7
dffeas \mips1|reg_s2_mem|out[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[37]~10_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[37] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
cycloneive_lcell_comb \mips1|alusrc_data2[5]~56 (
// Equation(s):
// \mips1|alusrc_data2[5]~56_combout  = (\mips1|reg_alurslt|out [5] & ((\mips1|alusrc_data2[0]~19_combout ) # ((\mips1|alusrc_data2[0]~4_combout  & \mips1|reg_s2_mem|out [37])))) # (!\mips1|reg_alurslt|out [5] & (\mips1|alusrc_data2[0]~4_combout  & 
// (\mips1|reg_s2_mem|out [37])))

	.dataa(\mips1|reg_alurslt|out [5]),
	.datab(\mips1|alusrc_data2[0]~4_combout ),
	.datac(\mips1|reg_s2_mem|out [37]),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[5]~56 .lut_mask = 16'hEAC0;
defparam \mips1|alusrc_data2[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
cycloneive_lcell_comb \mips1|alusrc_data2[5]~57 (
// Equation(s):
// \mips1|alusrc_data2[5]~57_combout  = (\mips1|alusrc_data2[5]~56_combout ) # ((\mips1|alusrc_data2[0]~17_combout  & \mips1|reg_alurslt_s4|out [5]))

	.dataa(\mips1|alusrc_data2[0]~17_combout ),
	.datab(\mips1|reg_alurslt_s4|out [5]),
	.datac(gnd),
	.datad(\mips1|alusrc_data2[5]~56_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[5]~57 .lut_mask = 16'hFF88;
defparam \mips1|alusrc_data2[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[38]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[38]~feeder_combout  = \mips1|reg_alurslt_s4|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[38]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N29
dffeas \mips1|regm1|mem_rtl_1_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[69]~11 (
// Equation(s):
// \mips1|reg_s2_mem|out[69]~11_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [38])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a27 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [38]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[69]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[69]~11 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[69]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N9
dffeas \mips1|reg_s2_mem|out[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[69]~11_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [69]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[69] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
cycloneive_lcell_comb \mips1|Selector26~0 (
// Equation(s):
// \mips1|Selector26~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [5]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [69]))))

	.dataa(\mips1|Equal1~0_combout ),
	.datab(\mips1|reg_s2_mem|out [69]),
	.datac(\mips1|reg_alurslt_s4|out [5]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector26~0 .lut_mask = 16'h00E4;
defparam \mips1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
cycloneive_lcell_comb \mips1|Selector26~1 (
// Equation(s):
// \mips1|Selector26~1_combout  = (\mips1|Selector26~0_combout ) # ((\mips1|Equal0~0_combout  & \mips1|reg_alurslt|out [5]))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [5]),
	.datad(\mips1|Selector26~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector26~1 .lut_mask = 16'hFFA0;
defparam \mips1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N28
cycloneive_lcell_comb \mips1|alu1|Mux26~1 (
// Equation(s):
// \mips1|alu1|Mux26~1_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[5]~57_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|Selector26~1_combout )) # (!\mips1|alusrc_data2[5]~57_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  
// $ (!\mips1|Selector26~1_combout )))))

	.dataa(\mips1|alusrc_data2[5]~57_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|Selector26~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux26~1 .lut_mask = 16'h4090;
defparam \mips1|alu1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[38]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[38]~feeder_combout  = \mips1|reg_alurslt_s4|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[38]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N15
dffeas \mips1|regm1|mem_rtl_2_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[38] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N6
cycloneive_lcell_comb \mips1|reg_s2_mem|out[5]~9 (
// Equation(s):
// \mips1|reg_s2_mem|out[5]~9_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [38])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a27 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [38]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[5]~9 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N7
dffeas \mips1|reg_s2_mem|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[5]~9_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[5] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N18
cycloneive_lcell_comb \mips1|alu1|out~81 (
// Equation(s):
// \mips1|alu1|out~81_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [5])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [5])))

	.dataa(\mips1|reg_alurslt_s4|out [5]),
	.datab(gnd),
	.datac(\mips1|reg_s2_mem|out [5]),
	.datad(\mips1|alusrc_data3[6]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~81_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~81 .lut_mask = 16'hAAF0;
defparam \mips1|alu1|out~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N20
cycloneive_lcell_comb \mips1|alu1|out~82 (
// Equation(s):
// \mips1|alu1|out~82_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & (\mips1|reg_alurslt_s4|out [5])) # (!\mips1|WideNor1~combout  & ((\mips1|reg_s2_mem|out [37])))))

	.dataa(\mips1|reg_alurslt_s4|out [5]),
	.datab(\mips1|WideNor1~combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_s2_mem|out [37]),
	.cin(gnd),
	.combout(\mips1|alu1|out~82_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~82 .lut_mask = 16'h0B08;
defparam \mips1|alu1|out~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N6
cycloneive_lcell_comb \mips1|alu1|out~83 (
// Equation(s):
// \mips1|alu1|out~83_combout  = (\mips1|Selector26~1_combout  & (((\mips1|alu1|out~82_combout )))) # (!\mips1|Selector26~1_combout  & (\mips1|alu1|out~81_combout  & (!\mips1|Equal4~0_combout )))

	.dataa(\mips1|Selector26~1_combout ),
	.datab(\mips1|alu1|out~81_combout ),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|alu1|out~82_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~83_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~83 .lut_mask = 16'hAE04;
defparam \mips1|alu1|out~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N8
cycloneive_lcell_comb \mips1|alu1|out~84 (
// Equation(s):
// \mips1|alu1|out~84_combout  = (\mips1|Selector26~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector26~1_combout  & (\mips1|Equal4~0_combout ))

	.dataa(\mips1|Selector26~1_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|alu1|out~84_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~84 .lut_mask = 16'hE4E4;
defparam \mips1|alu1|out~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N2
cycloneive_lcell_comb \mips1|alu1|Mux26~0 (
// Equation(s):
// \mips1|alu1|Mux26~0_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~83_combout ) # ((\mips1|alu1|out~84_combout  & \mips1|reg_alurslt|out [5]))))

	.dataa(\mips1|alu1|out~83_combout ),
	.datab(\mips1|alu1|Mux28~1_combout ),
	.datac(\mips1|alu1|out~84_combout ),
	.datad(\mips1|reg_alurslt|out [5]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux26~0 .lut_mask = 16'hC888;
defparam \mips1|alu1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N22
cycloneive_lcell_comb \mips1|alu1|Mux26~2 (
// Equation(s):
// \mips1|alu1|Mux26~2_combout  = (\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux26~1_combout ) # (\mips1|alu1|Mux26~0_combout )))

	.dataa(gnd),
	.datab(\mips1|alu1|Mux26~1_combout ),
	.datac(\mips1|alu1|Mux28~0_combout ),
	.datad(\mips1|alu1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux26~2 .lut_mask = 16'hF0C0;
defparam \mips1|alu1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N26
cycloneive_lcell_comb \mips1|alusrc_data3[5]~57 (
// Equation(s):
// \mips1|alusrc_data3[5]~57_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [5])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [5])))))

	.dataa(\mips1|reg_alurslt_s4|out [5]),
	.datab(\mips1|reg_s2_mem|out [5]),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|alusrc_data3[6]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[5]~57 .lut_mask = 16'h0A0C;
defparam \mips1|alusrc_data3[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N12
cycloneive_lcell_comb \mips1|alusrc_data3[5]~58 (
// Equation(s):
// \mips1|alusrc_data3[5]~58_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[5]~57_combout ) # ((\mips1|Equal4~0_combout  & \mips1|reg_alurslt|out [5]))))

	.dataa(\mips1|alusrc_data3[5]~57_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|reg_alurslt|out [5]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[5]~58 .lut_mask = 16'h0E0A;
defparam \mips1|alusrc_data3[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N30
cycloneive_lcell_comb \mips1|alu1|Mux26~4 (
// Equation(s):
// \mips1|alu1|Mux26~4_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data2[5]~57_combout  $ (\mips1|Selector26~1_combout  $ (\mips1|alusrc_data3[5]~58_combout ))))

	.dataa(\mips1|alusrc_data2[5]~57_combout ),
	.datab(\mips1|Selector26~1_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data3[5]~58_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux26~4 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N10
cycloneive_lcell_comb \mips1|alu1|sub_ab[5]~10 (
// Equation(s):
// \mips1|alu1|sub_ab[5]~10_combout  = (\mips1|Selector26~1_combout  & ((\mips1|alusrc_data2[5]~57_combout  & (!\mips1|alu1|sub_ab[4]~9 )) # (!\mips1|alusrc_data2[5]~57_combout  & (\mips1|alu1|sub_ab[4]~9  & VCC)))) # (!\mips1|Selector26~1_combout  & 
// ((\mips1|alusrc_data2[5]~57_combout  & ((\mips1|alu1|sub_ab[4]~9 ) # (GND))) # (!\mips1|alusrc_data2[5]~57_combout  & (!\mips1|alu1|sub_ab[4]~9 ))))
// \mips1|alu1|sub_ab[5]~11  = CARRY((\mips1|Selector26~1_combout  & (\mips1|alusrc_data2[5]~57_combout  & !\mips1|alu1|sub_ab[4]~9 )) # (!\mips1|Selector26~1_combout  & ((\mips1|alusrc_data2[5]~57_combout ) # (!\mips1|alu1|sub_ab[4]~9 ))))

	.dataa(\mips1|Selector26~1_combout ),
	.datab(\mips1|alusrc_data2[5]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[4]~9 ),
	.combout(\mips1|alu1|sub_ab[5]~10_combout ),
	.cout(\mips1|alu1|sub_ab[5]~11 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[5]~10 .lut_mask = 16'h694D;
defparam \mips1|alu1|sub_ab[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N10
cycloneive_lcell_comb \mips1|alu1|add_ab[5]~10 (
// Equation(s):
// \mips1|alu1|add_ab[5]~10_combout  = (\mips1|alusrc_data2[5]~57_combout  & ((\mips1|Selector26~1_combout  & (\mips1|alu1|add_ab[4]~9  & VCC)) # (!\mips1|Selector26~1_combout  & (!\mips1|alu1|add_ab[4]~9 )))) # (!\mips1|alusrc_data2[5]~57_combout  & 
// ((\mips1|Selector26~1_combout  & (!\mips1|alu1|add_ab[4]~9 )) # (!\mips1|Selector26~1_combout  & ((\mips1|alu1|add_ab[4]~9 ) # (GND)))))
// \mips1|alu1|add_ab[5]~11  = CARRY((\mips1|alusrc_data2[5]~57_combout  & (!\mips1|Selector26~1_combout  & !\mips1|alu1|add_ab[4]~9 )) # (!\mips1|alusrc_data2[5]~57_combout  & ((!\mips1|alu1|add_ab[4]~9 ) # (!\mips1|Selector26~1_combout ))))

	.dataa(\mips1|alusrc_data2[5]~57_combout ),
	.datab(\mips1|Selector26~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[4]~9 ),
	.combout(\mips1|alu1|add_ab[5]~10_combout ),
	.cout(\mips1|alu1|add_ab[5]~11 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[5]~10 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N24
cycloneive_lcell_comb \mips1|alu1|Mux26~3 (
// Equation(s):
// \mips1|alu1|Mux26~3_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[5]~10_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[5]~10_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[5]~10_combout ),
	.datad(\mips1|alu1|add_ab[5]~10_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux26~3 .lut_mask = 16'hC480;
defparam \mips1|alu1|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N16
cycloneive_lcell_comb \mips1|alu1|Mux26~5 (
// Equation(s):
// \mips1|alu1|Mux26~5_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[5]~57_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|Selector26~1_combout ))) # (!\mips1|alusrc_data2[5]~57_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector26~1_combout ))))

	.dataa(\mips1|alusrc_data2[5]~57_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|Selector26~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux26~5 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N10
cycloneive_lcell_comb \mips1|alu1|Mux26~6 (
// Equation(s):
// \mips1|alu1|Mux26~6_combout  = (\mips1|alu1|Mux26~3_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux26~4_combout ) # (\mips1|alu1|Mux26~5_combout ))))

	.dataa(\mips1|alu1|Mux26~4_combout ),
	.datab(\mips1|alu1|Mux26~3_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux26~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux26~6 .lut_mask = 16'hCFCE;
defparam \mips1|alu1|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N0
cycloneive_lcell_comb \mips1|alu1|Mux26~7 (
// Equation(s):
// \mips1|alu1|Mux26~7_combout  = (\mips1|alu1|Mux26~2_combout ) # ((\mips1|alu_ctl1|aluctl[3]~2_combout  & \mips1|alu1|Mux26~6_combout ))

	.dataa(gnd),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(\mips1|alu1|Mux26~2_combout ),
	.datad(\mips1|alu1|Mux26~6_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux26~7 .lut_mask = 16'hFCF0;
defparam \mips1|alu1|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N1
dffeas \mips1|reg_alurslt|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux26~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[5] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N29
dffeas \mips1|reg_alurslt_s4|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[5] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N22
cycloneive_lcell_comb \mips1|reg_s2_mem|out[6]~12 (
// Equation(s):
// \mips1|reg_s2_mem|out[6]~12_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [37])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a26 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [37]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[6]~12 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N23
dffeas \mips1|reg_s2_mem|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[6]~12_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[6] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N6
cycloneive_lcell_comb \mips1|alusrc_data3[6]~55 (
// Equation(s):
// \mips1|alusrc_data3[6]~55_combout  = (\mips1|alusrc_data3[6]~1_combout  & (((\mips1|alusrc_data3[6]~2_combout )))) # (!\mips1|alusrc_data3[6]~1_combout  & ((\mips1|alusrc_data3[6]~2_combout  & (\mips1|regr_s2_rs|out [5])) # 
// (!\mips1|alusrc_data3[6]~2_combout  & ((\mips1|reg_s2_mem|out [6])))))

	.dataa(\mips1|regr_s2_rs|out [5]),
	.datab(\mips1|alusrc_data3[6]~1_combout ),
	.datac(\mips1|reg_s2_mem|out [6]),
	.datad(\mips1|alusrc_data3[6]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[6]~55 .lut_mask = 16'hEE30;
defparam \mips1|alusrc_data3[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N24
cycloneive_lcell_comb \mips1|alusrc_data3[6]~56 (
// Equation(s):
// \mips1|alusrc_data3[6]~56_combout  = (\mips1|alusrc_data3[6]~55_combout  & (((\mips1|reg_alurslt_s4|out [6]) # (!\mips1|alusrc_data3[6]~1_combout )))) # (!\mips1|alusrc_data3[6]~55_combout  & (\mips1|reg_alurslt|out [6] & 
// ((\mips1|alusrc_data3[6]~1_combout ))))

	.dataa(\mips1|alusrc_data3[6]~55_combout ),
	.datab(\mips1|reg_alurslt|out [6]),
	.datac(\mips1|reg_alurslt_s4|out [6]),
	.datad(\mips1|alusrc_data3[6]~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[6]~56 .lut_mask = 16'hE4AA;
defparam \mips1|alusrc_data3[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N18
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[37]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[37]~feeder_combout  = \mips1|reg_alurslt_s4|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[37]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N19
dffeas \mips1|regm1|mem_rtl_1_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N30
cycloneive_lcell_comb \mips1|reg_s2_mem|out[70]~14 (
// Equation(s):
// \mips1|reg_s2_mem|out[70]~14_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [37])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a26 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [37]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[70]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[70]~14 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[70]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N31
dffeas \mips1|reg_s2_mem|out[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[70]~14_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [70]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[70] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N14
cycloneive_lcell_comb \mips1|Selector25~0 (
// Equation(s):
// \mips1|Selector25~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [6]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [70]))))

	.dataa(\mips1|reg_s2_mem|out [70]),
	.datab(\mips1|reg_alurslt_s4|out [6]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector25~0 .lut_mask = 16'h00CA;
defparam \mips1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N30
cycloneive_lcell_comb \mips1|Selector25~1 (
// Equation(s):
// \mips1|Selector25~1_combout  = (\mips1|Selector25~0_combout ) # ((\mips1|reg_alurslt|out [6] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Selector25~0_combout ),
	.datac(\mips1|reg_alurslt|out [6]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector25~1 .lut_mask = 16'hFCCC;
defparam \mips1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N22
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[37]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[37]~feeder_combout  = \mips1|reg_alurslt_s4|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[37]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N23
dffeas \mips1|regm1|mem_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N16
cycloneive_lcell_comb \mips1|reg_s2_mem|out[38]~13 (
// Equation(s):
// \mips1|reg_s2_mem|out[38]~13_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [37])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [37]),
	.datab(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datac(gnd),
	.datad(\mips1|regm1|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[38]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[38]~13 .lut_mask = 16'hAACC;
defparam \mips1|reg_s2_mem|out[38]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N17
dffeas \mips1|reg_s2_mem|out[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[38]~13_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[38] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N28
cycloneive_lcell_comb \mips1|alusrc_data2[6]~54 (
// Equation(s):
// \mips1|alusrc_data2[6]~54_combout  = (\mips1|reg_s2_mem|out [38] & ((\mips1|alusrc_data2[0]~4_combout ) # ((\mips1|reg_alurslt|out [6] & \mips1|alusrc_data2[0]~19_combout )))) # (!\mips1|reg_s2_mem|out [38] & (((\mips1|reg_alurslt|out [6] & 
// \mips1|alusrc_data2[0]~19_combout ))))

	.dataa(\mips1|reg_s2_mem|out [38]),
	.datab(\mips1|alusrc_data2[0]~4_combout ),
	.datac(\mips1|reg_alurslt|out [6]),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[6]~54 .lut_mask = 16'hF888;
defparam \mips1|alusrc_data2[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N18
cycloneive_lcell_comb \mips1|alusrc_data2[6]~55 (
// Equation(s):
// \mips1|alusrc_data2[6]~55_combout  = (\mips1|alusrc_data2[14]~38_combout ) # ((\mips1|alusrc_data2[6]~54_combout ) # ((\mips1|reg_alurslt_s4|out [6] & \mips1|alusrc_data2[0]~17_combout )))

	.dataa(\mips1|alusrc_data2[14]~38_combout ),
	.datab(\mips1|reg_alurslt_s4|out [6]),
	.datac(\mips1|alusrc_data2[0]~17_combout ),
	.datad(\mips1|alusrc_data2[6]~54_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[6]~55 .lut_mask = 16'hFFEA;
defparam \mips1|alusrc_data2[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N0
cycloneive_lcell_comb \mips1|alu1|Mux25~10 (
// Equation(s):
// \mips1|alu1|Mux25~10_combout  = (\mips1|alusrc_data2[6]~55_combout  & ((\mips1|reg_s2_control|out [0]) # ((!\mips1|reg_s2_seimm|out [1])))) # (!\mips1|alusrc_data2[6]~55_combout  & (((!\mips1|Selector25~1_combout ))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [1]),
	.datac(\mips1|Selector25~1_combout ),
	.datad(\mips1|alusrc_data2[6]~55_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux25~10 .lut_mask = 16'hBB0F;
defparam \mips1|alu1|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N12
cycloneive_lcell_comb \mips1|alu1|Mux25~6 (
// Equation(s):
// \mips1|alu1|Mux25~6_combout  = (\mips1|alusrc_data3[6]~56_combout  & (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|alu_ctl1|aluctl[3]~2_combout  & \mips1|alu1|Mux25~10_combout )))

	.dataa(\mips1|alusrc_data3[6]~56_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux25~10_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux25~6 .lut_mask = 16'h0200;
defparam \mips1|alu1|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N20
cycloneive_lcell_comb \mips1|alu1|Mux25~4 (
// Equation(s):
// \mips1|alu1|Mux25~4_combout  = (\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector25~1_combout  $ (\mips1|alusrc_data2[6]~55_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|Selector25~1_combout  & !\mips1|alusrc_data2[6]~55_combout ))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(gnd),
	.datac(\mips1|Selector25~1_combout ),
	.datad(\mips1|alusrc_data2[6]~55_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux25~4 .lut_mask = 16'h0AA5;
defparam \mips1|alu1|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N10
cycloneive_lcell_comb \mips1|alu1|Mux17~3 (
// Equation(s):
// \mips1|alu1|Mux17~3_combout  = (\mips1|reg_s2_seimm|out [1] & (\mips1|reg_s2_seimm|out [0] & (!\mips1|reg_s2_control|out [0] & !\mips1|reg_s2_seimm|out [2])))

	.dataa(\mips1|reg_s2_seimm|out [1]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|reg_s2_seimm|out [2]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~3 .lut_mask = 16'h0008;
defparam \mips1|alu1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N8
cycloneive_lcell_comb \mips1|alu1|Mux25~3 (
// Equation(s):
// \mips1|alu1|Mux25~3_combout  = (\mips1|alu1|Mux17~3_combout  & (\mips1|Selector25~1_combout  $ (\mips1|alusrc_data2[6]~55_combout  $ (\mips1|alusrc_data3[6]~56_combout ))))

	.dataa(\mips1|Selector25~1_combout ),
	.datab(\mips1|alusrc_data2[6]~55_combout ),
	.datac(\mips1|alusrc_data3[6]~56_combout ),
	.datad(\mips1|alu1|Mux17~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux25~3 .lut_mask = 16'h9600;
defparam \mips1|alu1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N10
cycloneive_lcell_comb \mips1|alu1|Mux25~5 (
// Equation(s):
// \mips1|alu1|Mux25~5_combout  = (\mips1|alu1|Mux25~3_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alu1|Mux25~4_combout  & \mips1|alu_ctl1|Mux0~0_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu1|Mux25~4_combout ),
	.datac(\mips1|alu1|Mux25~3_combout ),
	.datad(\mips1|alu_ctl1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux25~5 .lut_mask = 16'hF4F0;
defparam \mips1|alu1|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N26
cycloneive_lcell_comb \mips1|alu1|Mux25~7 (
// Equation(s):
// \mips1|alu1|Mux25~7_combout  = (\mips1|alu1|Mux29~0_combout  & ((\mips1|alusrc_data2[6]~55_combout ) # ((\mips1|Selector25~1_combout )))) # (!\mips1|alu1|Mux29~0_combout  & (\mips1|alusrc_data2[6]~55_combout  & (\mips1|Selector25~1_combout  & 
// !\mips1|alu_ctl1|aluctl[0]~0_combout )))

	.dataa(\mips1|alu1|Mux29~0_combout ),
	.datab(\mips1|alusrc_data2[6]~55_combout ),
	.datac(\mips1|Selector25~1_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux25~7 .lut_mask = 16'hA8E8;
defparam \mips1|alu1|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N22
cycloneive_lcell_comb \mips1|alu1|Mux25~8 (
// Equation(s):
// \mips1|alu1|Mux25~8_combout  = (\mips1|alu1|Mux25~6_combout ) # ((\mips1|alu1|Mux25~5_combout ) # ((\mips1|alu1|Mux25~7_combout  & !\mips1|alu_ctl1|Mux0~0_combout )))

	.dataa(\mips1|alu1|Mux25~6_combout ),
	.datab(\mips1|alu1|Mux25~5_combout ),
	.datac(\mips1|alu1|Mux25~7_combout ),
	.datad(\mips1|alu_ctl1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux25~8 .lut_mask = 16'hEEFE;
defparam \mips1|alu1|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N12
cycloneive_lcell_comb \mips1|alu1|add_ab[6]~12 (
// Equation(s):
// \mips1|alu1|add_ab[6]~12_combout  = ((\mips1|Selector25~1_combout  $ (\mips1|alusrc_data2[6]~55_combout  $ (!\mips1|alu1|add_ab[5]~11 )))) # (GND)
// \mips1|alu1|add_ab[6]~13  = CARRY((\mips1|Selector25~1_combout  & ((\mips1|alusrc_data2[6]~55_combout ) # (!\mips1|alu1|add_ab[5]~11 ))) # (!\mips1|Selector25~1_combout  & (\mips1|alusrc_data2[6]~55_combout  & !\mips1|alu1|add_ab[5]~11 )))

	.dataa(\mips1|Selector25~1_combout ),
	.datab(\mips1|alusrc_data2[6]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[5]~11 ),
	.combout(\mips1|alu1|add_ab[6]~12_combout ),
	.cout(\mips1|alu1|add_ab[6]~13 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[6]~12 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N12
cycloneive_lcell_comb \mips1|alu1|sub_ab[6]~12 (
// Equation(s):
// \mips1|alu1|sub_ab[6]~12_combout  = ((\mips1|Selector25~1_combout  $ (\mips1|alusrc_data2[6]~55_combout  $ (\mips1|alu1|sub_ab[5]~11 )))) # (GND)
// \mips1|alu1|sub_ab[6]~13  = CARRY((\mips1|Selector25~1_combout  & ((!\mips1|alu1|sub_ab[5]~11 ) # (!\mips1|alusrc_data2[6]~55_combout ))) # (!\mips1|Selector25~1_combout  & (!\mips1|alusrc_data2[6]~55_combout  & !\mips1|alu1|sub_ab[5]~11 )))

	.dataa(\mips1|Selector25~1_combout ),
	.datab(\mips1|alusrc_data2[6]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[5]~11 ),
	.combout(\mips1|alu1|sub_ab[6]~12_combout ),
	.cout(\mips1|alu1|sub_ab[6]~13 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[6]~12 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N2
cycloneive_lcell_comb \mips1|alu1|Mux25~2 (
// Equation(s):
// \mips1|alu1|Mux25~2_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[6]~12_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[6]~12_combout ))))

	.dataa(\mips1|alu1|add_ab[6]~12_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[6]~12_combout ),
	.datad(\mips1|alu_ctl1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux25~2 .lut_mask = 16'hC088;
defparam \mips1|alu1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N4
cycloneive_lcell_comb \mips1|alu1|Mux25~9 (
// Equation(s):
// \mips1|alu1|Mux25~9_combout  = (\mips1|alu1|Mux25~2_combout ) # ((\mips1|alu1|Mux25~8_combout  & !\mips1|alu_ctl1|aluctl[1]~1_combout ))

	.dataa(\mips1|alu1|Mux25~8_combout ),
	.datab(gnd),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux25~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux25~9 .lut_mask = 16'hFF0A;
defparam \mips1|alu1|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N5
dffeas \mips1|reg_alurslt|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux25~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[6] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N25
dffeas \mips1|reg_alurslt_s4|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[6] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N30
cycloneive_lcell_comb \mips1|reg_s2_mem|out[71]~17 (
// Equation(s):
// \mips1|reg_s2_mem|out[71]~17_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [36])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a25 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [36]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[71]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[71]~17 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[71]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N31
dffeas \mips1|reg_s2_mem|out[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[71]~17_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [71]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[71] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
cycloneive_lcell_comb \mips1|Selector24~0 (
// Equation(s):
// \mips1|Selector24~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [7])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [71])))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [7]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|reg_s2_mem|out [71]),
	.cin(gnd),
	.combout(\mips1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector24~0 .lut_mask = 16'h4540;
defparam \mips1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
cycloneive_lcell_comb \mips1|Selector24~1 (
// Equation(s):
// \mips1|Selector24~1_combout  = (\mips1|Selector24~0_combout ) # ((\mips1|reg_alurslt|out [7] & \mips1|Equal0~0_combout ))

	.dataa(\mips1|reg_alurslt|out [7]),
	.datab(gnd),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector24~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector24~1 .lut_mask = 16'hFFA0;
defparam \mips1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[36]~feeder_combout  = \mips1|reg_alurslt_s4|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[36]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N1
dffeas \mips1|regm1|mem_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
cycloneive_lcell_comb \mips1|reg_s2_mem|out[39]~16 (
// Equation(s):
// \mips1|reg_s2_mem|out[39]~16_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [36])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [36]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[39]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[39]~16 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[39]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N17
dffeas \mips1|reg_s2_mem|out[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[39]~16_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[39] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N4
cycloneive_lcell_comb \mips1|alusrc_data2[7]~52 (
// Equation(s):
// \mips1|alusrc_data2[7]~52_combout  = (\mips1|reg_alurslt|out [7] & ((\mips1|alusrc_data2[0]~19_combout ) # ((\mips1|reg_s2_mem|out [39] & \mips1|alusrc_data2[0]~4_combout )))) # (!\mips1|reg_alurslt|out [7] & (\mips1|reg_s2_mem|out [39] & 
// (\mips1|alusrc_data2[0]~4_combout )))

	.dataa(\mips1|reg_alurslt|out [7]),
	.datab(\mips1|reg_s2_mem|out [39]),
	.datac(\mips1|alusrc_data2[0]~4_combout ),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[7]~52 .lut_mask = 16'hEAC0;
defparam \mips1|alusrc_data2[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N6
cycloneive_lcell_comb \mips1|alusrc_data2[7]~53 (
// Equation(s):
// \mips1|alusrc_data2[7]~53_combout  = (\mips1|alusrc_data2[7]~52_combout ) # ((\mips1|reg_alurslt_s4|out [7] & \mips1|alusrc_data2[0]~17_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt_s4|out [7]),
	.datac(\mips1|alusrc_data2[7]~52_combout ),
	.datad(\mips1|alusrc_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[7]~53 .lut_mask = 16'hFCF0;
defparam \mips1|alusrc_data2[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N28
cycloneive_lcell_comb \mips1|alu1|Mux24~5 (
// Equation(s):
// \mips1|alu1|Mux24~5_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector24~1_combout  & ((\mips1|alusrc_data2[7]~53_combout ) # (\mips1|alu_ctl1|aluctl[0]~0_combout ))) # (!\mips1|Selector24~1_combout  & (\mips1|alusrc_data2[7]~53_combout  & 
// \mips1|alu_ctl1|aluctl[0]~0_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|Selector24~1_combout ),
	.datac(\mips1|alusrc_data2[7]~53_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux24~5 .lut_mask = 16'h5440;
defparam \mips1|alu1|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[36]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[36]~feeder_combout  = \mips1|reg_alurslt_s4|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[36]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N13
dffeas \mips1|regm1|mem_rtl_2_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[36] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
cycloneive_lcell_comb \mips1|reg_s2_mem|out[7]~15 (
// Equation(s):
// \mips1|reg_s2_mem|out[7]~15_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [36])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a25 )))

	.dataa(\mips1|regm1|mem_rtl_2_bypass [36]),
	.datab(\mips1|regm1|Mux95~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[7]~15 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N27
dffeas \mips1|reg_s2_mem|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[7]~15_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[7] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N22
cycloneive_lcell_comb \mips1|alusrc_data3[7]~53 (
// Equation(s):
// \mips1|alusrc_data3[7]~53_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [7])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [7])))))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [7]),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|reg_s2_mem|out [7]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[7]~53 .lut_mask = 16'h4540;
defparam \mips1|alusrc_data3[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N0
cycloneive_lcell_comb \mips1|alusrc_data3[7]~54 (
// Equation(s):
// \mips1|alusrc_data3[7]~54_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[7]~53_combout ) # ((\mips1|reg_alurslt|out [7] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|reg_alurslt|out [7]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|alusrc_data3[7]~53_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[7]~54 .lut_mask = 16'h0F08;
defparam \mips1|alusrc_data3[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N26
cycloneive_lcell_comb \mips1|alu1|Mux24~4 (
// Equation(s):
// \mips1|alu1|Mux24~4_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data2[7]~53_combout  $ (\mips1|alusrc_data3[7]~54_combout  $ (\mips1|Selector24~1_combout ))))

	.dataa(\mips1|alusrc_data2[7]~53_combout ),
	.datab(\mips1|alusrc_data3[7]~54_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|Selector24~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux24~4 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N14
cycloneive_lcell_comb \mips1|alu1|sub_ab[7]~14 (
// Equation(s):
// \mips1|alu1|sub_ab[7]~14_combout  = (\mips1|alusrc_data2[7]~53_combout  & ((\mips1|Selector24~1_combout  & (!\mips1|alu1|sub_ab[6]~13 )) # (!\mips1|Selector24~1_combout  & ((\mips1|alu1|sub_ab[6]~13 ) # (GND))))) # (!\mips1|alusrc_data2[7]~53_combout  & 
// ((\mips1|Selector24~1_combout  & (\mips1|alu1|sub_ab[6]~13  & VCC)) # (!\mips1|Selector24~1_combout  & (!\mips1|alu1|sub_ab[6]~13 ))))
// \mips1|alu1|sub_ab[7]~15  = CARRY((\mips1|alusrc_data2[7]~53_combout  & ((!\mips1|alu1|sub_ab[6]~13 ) # (!\mips1|Selector24~1_combout ))) # (!\mips1|alusrc_data2[7]~53_combout  & (!\mips1|Selector24~1_combout  & !\mips1|alu1|sub_ab[6]~13 )))

	.dataa(\mips1|alusrc_data2[7]~53_combout ),
	.datab(\mips1|Selector24~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[6]~13 ),
	.combout(\mips1|alu1|sub_ab[7]~14_combout ),
	.cout(\mips1|alu1|sub_ab[7]~15 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[7]~14 .lut_mask = 16'h692B;
defparam \mips1|alu1|sub_ab[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N14
cycloneive_lcell_comb \mips1|alu1|add_ab[7]~14 (
// Equation(s):
// \mips1|alu1|add_ab[7]~14_combout  = (\mips1|alusrc_data2[7]~53_combout  & ((\mips1|Selector24~1_combout  & (\mips1|alu1|add_ab[6]~13  & VCC)) # (!\mips1|Selector24~1_combout  & (!\mips1|alu1|add_ab[6]~13 )))) # (!\mips1|alusrc_data2[7]~53_combout  & 
// ((\mips1|Selector24~1_combout  & (!\mips1|alu1|add_ab[6]~13 )) # (!\mips1|Selector24~1_combout  & ((\mips1|alu1|add_ab[6]~13 ) # (GND)))))
// \mips1|alu1|add_ab[7]~15  = CARRY((\mips1|alusrc_data2[7]~53_combout  & (!\mips1|Selector24~1_combout  & !\mips1|alu1|add_ab[6]~13 )) # (!\mips1|alusrc_data2[7]~53_combout  & ((!\mips1|alu1|add_ab[6]~13 ) # (!\mips1|Selector24~1_combout ))))

	.dataa(\mips1|alusrc_data2[7]~53_combout ),
	.datab(\mips1|Selector24~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[6]~13 ),
	.combout(\mips1|alu1|add_ab[7]~14_combout ),
	.cout(\mips1|alu1|add_ab[7]~15 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[7]~14 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N10
cycloneive_lcell_comb \mips1|alu1|Mux24~3 (
// Equation(s):
// \mips1|alu1|Mux24~3_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[7]~14_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[7]~14_combout )))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|sub_ab[7]~14_combout ),
	.datad(\mips1|alu1|add_ab[7]~14_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux24~3 .lut_mask = 16'hA280;
defparam \mips1|alu1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N30
cycloneive_lcell_comb \mips1|alu1|Mux24~6 (
// Equation(s):
// \mips1|alu1|Mux24~6_combout  = (\mips1|alu1|Mux24~3_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux24~5_combout ) # (\mips1|alu1|Mux24~4_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|Mux24~5_combout ),
	.datac(\mips1|alu1|Mux24~4_combout ),
	.datad(\mips1|alu1|Mux24~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux24~6 .lut_mask = 16'hFF54;
defparam \mips1|alu1|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N18
cycloneive_lcell_comb \mips1|alu1|Mux24~1 (
// Equation(s):
// \mips1|alu1|Mux24~1_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector24~1_combout  & (!\mips1|alusrc_data2[7]~53_combout  & \mips1|alu_ctl1|aluctl[0]~0_combout )) # (!\mips1|Selector24~1_combout  & (\mips1|alusrc_data2[7]~53_combout  $ 
// (!\mips1|alu_ctl1|aluctl[0]~0_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|Selector24~1_combout ),
	.datac(\mips1|alusrc_data2[7]~53_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux24~1 .lut_mask = 16'h2802;
defparam \mips1|alu1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
cycloneive_lcell_comb \mips1|alu1|out~77 (
// Equation(s):
// \mips1|alu1|out~77_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [7])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [7])))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt_s4|out [7]),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|reg_s2_mem|out [7]),
	.cin(gnd),
	.combout(\mips1|alu1|out~77_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~77 .lut_mask = 16'hCFC0;
defparam \mips1|alu1|out~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N2
cycloneive_lcell_comb \mips1|alu1|out~78 (
// Equation(s):
// \mips1|alu1|out~78_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [7]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [39]))))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|reg_s2_mem|out [39]),
	.datac(\mips1|reg_alurslt_s4|out [7]),
	.datad(\mips1|WideNor1~combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~78_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~78 .lut_mask = 16'h5044;
defparam \mips1|alu1|out~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N12
cycloneive_lcell_comb \mips1|alu1|out~79 (
// Equation(s):
// \mips1|alu1|out~79_combout  = (\mips1|Selector24~1_combout  & (((\mips1|alu1|out~78_combout )))) # (!\mips1|Selector24~1_combout  & (\mips1|alu1|out~77_combout  & ((!\mips1|Equal4~0_combout ))))

	.dataa(\mips1|Selector24~1_combout ),
	.datab(\mips1|alu1|out~77_combout ),
	.datac(\mips1|alu1|out~78_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~79_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~79 .lut_mask = 16'hA0E4;
defparam \mips1|alu1|out~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N14
cycloneive_lcell_comb \mips1|alu1|out~80 (
// Equation(s):
// \mips1|alu1|out~80_combout  = (\mips1|Selector24~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector24~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\mips1|Selector24~1_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~80_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~80 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N8
cycloneive_lcell_comb \mips1|alu1|Mux24~0 (
// Equation(s):
// \mips1|alu1|Mux24~0_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~79_combout ) # ((\mips1|alu1|out~80_combout  & \mips1|reg_alurslt|out [7]))))

	.dataa(\mips1|alu1|out~79_combout ),
	.datab(\mips1|alu1|Mux28~1_combout ),
	.datac(\mips1|alu1|out~80_combout ),
	.datad(\mips1|reg_alurslt|out [7]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux24~0 .lut_mask = 16'hC888;
defparam \mips1|alu1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N20
cycloneive_lcell_comb \mips1|alu1|Mux24~2 (
// Equation(s):
// \mips1|alu1|Mux24~2_combout  = (\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux24~1_combout ) # (\mips1|alu1|Mux24~0_combout )))

	.dataa(gnd),
	.datab(\mips1|alu1|Mux24~1_combout ),
	.datac(\mips1|alu1|Mux24~0_combout ),
	.datad(\mips1|alu1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux24~2 .lut_mask = 16'hFC00;
defparam \mips1|alu1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N10
cycloneive_lcell_comb \mips1|alu1|Mux24~7 (
// Equation(s):
// \mips1|alu1|Mux24~7_combout  = (\mips1|alu1|Mux24~2_combout ) # ((\mips1|alu_ctl1|aluctl[3]~2_combout  & \mips1|alu1|Mux24~6_combout ))

	.dataa(gnd),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(\mips1|alu1|Mux24~6_combout ),
	.datad(\mips1|alu1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux24~7 .lut_mask = 16'hFFC0;
defparam \mips1|alu1|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N11
dffeas \mips1|reg_alurslt|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux24~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[7] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N3
dffeas \mips1|reg_alurslt_s4|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[7] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N2
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[35]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[35]~feeder_combout  = \mips1|reg_alurslt_s4|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[35]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N3
dffeas \mips1|regm1|mem_rtl_2_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[35] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
cycloneive_lcell_comb \mips1|reg_s2_mem|out[8]~18 (
// Equation(s):
// \mips1|reg_s2_mem|out[8]~18_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [35]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a24 ))

	.dataa(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a24 ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [35]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux95~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[8]~18 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N25
dffeas \mips1|reg_s2_mem|out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[8]~18_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[8] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N24
cycloneive_lcell_comb \mips1|alusrc_data3[8]~51 (
// Equation(s):
// \mips1|alusrc_data3[8]~51_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [8])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [8])))))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [8]),
	.datac(\mips1|reg_s2_mem|out [8]),
	.datad(\mips1|alusrc_data3[6]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[8]~51 .lut_mask = 16'h4450;
defparam \mips1|alusrc_data3[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N26
cycloneive_lcell_comb \mips1|alusrc_data3[8]~52 (
// Equation(s):
// \mips1|alusrc_data3[8]~52_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[8]~51_combout ) # ((\mips1|Equal4~0_combout  & \mips1|reg_alurslt|out [8]))))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|reg_alurslt|out [8]),
	.datad(\mips1|alusrc_data3[8]~51_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[8]~52 .lut_mask = 16'h3320;
defparam \mips1|alusrc_data3[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[35]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[35]~feeder_combout  = \mips1|reg_alurslt_s4|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[35]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N15
dffeas \mips1|regm1|mem_rtl_1_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N6
cycloneive_lcell_comb \mips1|reg_s2_mem|out[72]~20 (
// Equation(s):
// \mips1|reg_s2_mem|out[72]~20_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [35])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a24 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [35]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[72]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[72]~20 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[72]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N7
dffeas \mips1|reg_s2_mem|out[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[72]~20_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [72]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[72] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
cycloneive_lcell_comb \mips1|Selector23~0 (
// Equation(s):
// \mips1|Selector23~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [8]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [72]))))

	.dataa(\mips1|Equal1~0_combout ),
	.datab(\mips1|reg_s2_mem|out [72]),
	.datac(\mips1|reg_alurslt_s4|out [8]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector23~0 .lut_mask = 16'h00E4;
defparam \mips1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
cycloneive_lcell_comb \mips1|Selector23~1 (
// Equation(s):
// \mips1|Selector23~1_combout  = (\mips1|Selector23~0_combout ) # ((\mips1|Equal0~0_combout  & \mips1|reg_alurslt|out [8]))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_alurslt|out [8]),
	.datac(gnd),
	.datad(\mips1|Selector23~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector23~1 .lut_mask = 16'hFF88;
defparam \mips1|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[35]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[35]~feeder_combout  = \mips1|reg_alurslt_s4|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[35]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N23
dffeas \mips1|regm1|mem_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N0
cycloneive_lcell_comb \mips1|reg_s2_mem|out[40]~19 (
// Equation(s):
// \mips1|reg_s2_mem|out[40]~19_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [35])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [35]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[40]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[40]~19 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[40]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N1
dffeas \mips1|reg_s2_mem|out[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[40]~19_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[40] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
cycloneive_lcell_comb \mips1|alusrc_data2[8]~50 (
// Equation(s):
// \mips1|alusrc_data2[8]~50_combout  = (\mips1|reg_alurslt|out [8] & ((\mips1|alusrc_data2[0]~19_combout ) # ((\mips1|reg_s2_mem|out [40] & \mips1|alusrc_data2[0]~4_combout )))) # (!\mips1|reg_alurslt|out [8] & (\mips1|reg_s2_mem|out [40] & 
// (\mips1|alusrc_data2[0]~4_combout )))

	.dataa(\mips1|reg_alurslt|out [8]),
	.datab(\mips1|reg_s2_mem|out [40]),
	.datac(\mips1|alusrc_data2[0]~4_combout ),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[8]~50 .lut_mask = 16'hEAC0;
defparam \mips1|alusrc_data2[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N14
cycloneive_lcell_comb \mips1|alusrc_data2[8]~51 (
// Equation(s):
// \mips1|alusrc_data2[8]~51_combout  = (\mips1|alusrc_data2[8]~50_combout ) # ((\mips1|reg_alurslt_s4|out [8] & \mips1|alusrc_data2[0]~17_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt_s4|out [8]),
	.datac(\mips1|alusrc_data2[8]~50_combout ),
	.datad(\mips1|alusrc_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[8]~51 .lut_mask = 16'hFCF0;
defparam \mips1|alusrc_data2[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N28
cycloneive_lcell_comb \mips1|alu1|Mux23~4 (
// Equation(s):
// \mips1|alu1|Mux23~4_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data3[8]~52_combout  $ (\mips1|Selector23~1_combout  $ (\mips1|alusrc_data2[8]~51_combout ))))

	.dataa(\mips1|alusrc_data3[8]~52_combout ),
	.datab(\mips1|Selector23~1_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data2[8]~51_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux23~4 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N30
cycloneive_lcell_comb \mips1|alu1|Mux23~5 (
// Equation(s):
// \mips1|alu1|Mux23~5_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector23~1_combout  & ((\mips1|alusrc_data2[8]~51_combout ) # (\mips1|alu_ctl1|aluctl[0]~0_combout ))) # (!\mips1|Selector23~1_combout  & (\mips1|alusrc_data2[8]~51_combout  & 
// \mips1|alu_ctl1|aluctl[0]~0_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|Selector23~1_combout ),
	.datac(\mips1|alusrc_data2[8]~51_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux23~5 .lut_mask = 16'h5440;
defparam \mips1|alu1|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N20
cycloneive_lcell_comb \mips1|alu1|Mux23~2 (
// Equation(s):
// \mips1|alu1|Mux23~2_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector23~1_combout  & (!\mips1|alusrc_data2[8]~51_combout  & \mips1|alu_ctl1|aluctl[0]~0_combout )) # (!\mips1|Selector23~1_combout  & (\mips1|alusrc_data2[8]~51_combout  $ 
// (!\mips1|alu_ctl1|aluctl[0]~0_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|Selector23~1_combout ),
	.datac(\mips1|alusrc_data2[8]~51_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux23~2 .lut_mask = 16'h2802;
defparam \mips1|alu1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N12
cycloneive_lcell_comb \mips1|alu1|out~73 (
// Equation(s):
// \mips1|alu1|out~73_combout  = (\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [8]))) # (!\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_s2_mem|out [8]))

	.dataa(\mips1|reg_s2_mem|out [8]),
	.datab(\mips1|reg_alurslt_s4|out [8]),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|alu1|out~73_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~73 .lut_mask = 16'hCACA;
defparam \mips1|alu1|out~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N22
cycloneive_lcell_comb \mips1|alu1|out~74 (
// Equation(s):
// \mips1|alu1|out~74_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [8]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [40]))))

	.dataa(\mips1|WideNor1~combout ),
	.datab(\mips1|reg_s2_mem|out [40]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_alurslt_s4|out [8]),
	.cin(gnd),
	.combout(\mips1|alu1|out~74_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~74 .lut_mask = 16'h0E04;
defparam \mips1|alu1|out~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N16
cycloneive_lcell_comb \mips1|alu1|out~75 (
// Equation(s):
// \mips1|alu1|out~75_combout  = (\mips1|Selector23~1_combout  & (((\mips1|alu1|out~74_combout )))) # (!\mips1|Selector23~1_combout  & (\mips1|alu1|out~73_combout  & ((!\mips1|Equal4~0_combout ))))

	.dataa(\mips1|alu1|out~73_combout ),
	.datab(\mips1|Selector23~1_combout ),
	.datac(\mips1|alu1|out~74_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~75_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~75 .lut_mask = 16'hC0E2;
defparam \mips1|alu1|out~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N2
cycloneive_lcell_comb \mips1|alu1|out~76 (
// Equation(s):
// \mips1|alu1|out~76_combout  = (\mips1|Selector23~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector23~1_combout  & (\mips1|Equal4~0_combout ))

	.dataa(\mips1|Selector23~1_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(gnd),
	.datad(\mips1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~76_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~76 .lut_mask = 16'hEE44;
defparam \mips1|alu1|out~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N2
cycloneive_lcell_comb \mips1|alu1|Mux23~1 (
// Equation(s):
// \mips1|alu1|Mux23~1_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~75_combout ) # ((\mips1|reg_alurslt|out [8] & \mips1|alu1|out~76_combout ))))

	.dataa(\mips1|reg_alurslt|out [8]),
	.datab(\mips1|alu1|out~75_combout ),
	.datac(\mips1|alu1|Mux28~1_combout ),
	.datad(\mips1|alu1|out~76_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux23~1 .lut_mask = 16'hE0C0;
defparam \mips1|alu1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N16
cycloneive_lcell_comb \mips1|alu1|sub_ab[8]~16 (
// Equation(s):
// \mips1|alu1|sub_ab[8]~16_combout  = ((\mips1|Selector23~1_combout  $ (\mips1|alusrc_data2[8]~51_combout  $ (\mips1|alu1|sub_ab[7]~15 )))) # (GND)
// \mips1|alu1|sub_ab[8]~17  = CARRY((\mips1|Selector23~1_combout  & ((!\mips1|alu1|sub_ab[7]~15 ) # (!\mips1|alusrc_data2[8]~51_combout ))) # (!\mips1|Selector23~1_combout  & (!\mips1|alusrc_data2[8]~51_combout  & !\mips1|alu1|sub_ab[7]~15 )))

	.dataa(\mips1|Selector23~1_combout ),
	.datab(\mips1|alusrc_data2[8]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[7]~15 ),
	.combout(\mips1|alu1|sub_ab[8]~16_combout ),
	.cout(\mips1|alu1|sub_ab[8]~17 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[8]~16 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N16
cycloneive_lcell_comb \mips1|alu1|add_ab[8]~16 (
// Equation(s):
// \mips1|alu1|add_ab[8]~16_combout  = ((\mips1|alusrc_data2[8]~51_combout  $ (\mips1|Selector23~1_combout  $ (!\mips1|alu1|add_ab[7]~15 )))) # (GND)
// \mips1|alu1|add_ab[8]~17  = CARRY((\mips1|alusrc_data2[8]~51_combout  & ((\mips1|Selector23~1_combout ) # (!\mips1|alu1|add_ab[7]~15 ))) # (!\mips1|alusrc_data2[8]~51_combout  & (\mips1|Selector23~1_combout  & !\mips1|alu1|add_ab[7]~15 )))

	.dataa(\mips1|alusrc_data2[8]~51_combout ),
	.datab(\mips1|Selector23~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[7]~15 ),
	.combout(\mips1|alu1|add_ab[8]~16_combout ),
	.cout(\mips1|alu1|add_ab[8]~17 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[8]~16 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N18
cycloneive_lcell_comb \mips1|alu1|Mux23~0 (
// Equation(s):
// \mips1|alu1|Mux23~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[8]~16_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[8]~16_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[8]~16_combout ),
	.datad(\mips1|alu1|add_ab[8]~16_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux23~0 .lut_mask = 16'hC480;
defparam \mips1|alu1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N6
cycloneive_lcell_comb \mips1|alu1|Mux23~3 (
// Equation(s):
// \mips1|alu1|Mux23~3_combout  = (\mips1|alu1|Mux23~0_combout ) # ((\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux23~2_combout ) # (\mips1|alu1|Mux23~1_combout ))))

	.dataa(\mips1|alu1|Mux23~2_combout ),
	.datab(\mips1|alu1|Mux23~1_combout ),
	.datac(\mips1|alu1|Mux28~0_combout ),
	.datad(\mips1|alu1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux23~3 .lut_mask = 16'hFFE0;
defparam \mips1|alu1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N10
cycloneive_lcell_comb \mips1|alu1|Mux23~6 (
// Equation(s):
// \mips1|alu1|Mux23~6_combout  = (\mips1|alu1|Mux23~3_combout ) # ((\mips1|alu1|Mux12~4_combout  & ((\mips1|alu1|Mux23~4_combout ) # (\mips1|alu1|Mux23~5_combout ))))

	.dataa(\mips1|alu1|Mux12~4_combout ),
	.datab(\mips1|alu1|Mux23~4_combout ),
	.datac(\mips1|alu1|Mux23~5_combout ),
	.datad(\mips1|alu1|Mux23~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux23~6 .lut_mask = 16'hFFA8;
defparam \mips1|alu1|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N11
dffeas \mips1|reg_alurslt|out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[8] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N7
dffeas \mips1|reg_alurslt_s4|out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[8] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N12
cycloneive_lcell_comb \mips1|reg_s2_mem|out[73]~52 (
// Equation(s):
// \mips1|reg_s2_mem|out[73]~52_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [34])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a23 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [34]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[73]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[73]~52 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[73]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N13
dffeas \mips1|reg_s2_mem|out[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[73]~52_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [73]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[73] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N20
cycloneive_lcell_comb \mips1|Selector22~0 (
// Equation(s):
// \mips1|Selector22~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [9]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [73]))))

	.dataa(\mips1|reg_s2_mem|out [73]),
	.datab(\mips1|reg_alurslt_s4|out [9]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector22~0 .lut_mask = 16'h0C0A;
defparam \mips1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N28
cycloneive_lcell_comb \mips1|Selector22~1 (
// Equation(s):
// \mips1|Selector22~1_combout  = (\mips1|Selector22~0_combout ) # ((\mips1|reg_alurslt|out [9] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [9]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector22~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector22~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[34]~feeder_combout  = \mips1|reg_alurslt_s4|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[34]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N29
dffeas \mips1|regm1|mem_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N30
cycloneive_lcell_comb \mips1|reg_s2_mem|out[41]~23 (
// Equation(s):
// \mips1|reg_s2_mem|out[41]~23_combout  = (\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0_bypass [34]))) # (!\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [34]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[41]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[41]~23 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[41]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N31
dffeas \mips1|reg_s2_mem|out[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[41]~23_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[41] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N26
cycloneive_lcell_comb \mips1|alusrc_data2[9]~48 (
// Equation(s):
// \mips1|alusrc_data2[9]~48_combout  = (\mips1|reg_s2_mem|out [41] & ((\mips1|alusrc_data2[0]~4_combout ) # ((\mips1|reg_alurslt|out [9] & \mips1|alusrc_data2[0]~19_combout )))) # (!\mips1|reg_s2_mem|out [41] & (\mips1|reg_alurslt|out [9] & 
// ((\mips1|alusrc_data2[0]~19_combout ))))

	.dataa(\mips1|reg_s2_mem|out [41]),
	.datab(\mips1|reg_alurslt|out [9]),
	.datac(\mips1|alusrc_data2[0]~4_combout ),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[9]~48 .lut_mask = 16'hECA0;
defparam \mips1|alusrc_data2[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N18
cycloneive_lcell_comb \mips1|alusrc_data2[9]~49 (
// Equation(s):
// \mips1|alusrc_data2[9]~49_combout  = (\mips1|alusrc_data2[9]~48_combout ) # ((\mips1|alusrc_data2[14]~38_combout ) # ((\mips1|reg_alurslt_s4|out [9] & \mips1|alusrc_data2[0]~17_combout )))

	.dataa(\mips1|alusrc_data2[9]~48_combout ),
	.datab(\mips1|reg_alurslt_s4|out [9]),
	.datac(\mips1|alusrc_data2[14]~38_combout ),
	.datad(\mips1|alusrc_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[9]~49 .lut_mask = 16'hFEFA;
defparam \mips1|alusrc_data2[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N18
cycloneive_lcell_comb \mips1|alu1|sub_ab[9]~18 (
// Equation(s):
// \mips1|alu1|sub_ab[9]~18_combout  = (\mips1|Selector22~1_combout  & ((\mips1|alusrc_data2[9]~49_combout  & (!\mips1|alu1|sub_ab[8]~17 )) # (!\mips1|alusrc_data2[9]~49_combout  & (\mips1|alu1|sub_ab[8]~17  & VCC)))) # (!\mips1|Selector22~1_combout  & 
// ((\mips1|alusrc_data2[9]~49_combout  & ((\mips1|alu1|sub_ab[8]~17 ) # (GND))) # (!\mips1|alusrc_data2[9]~49_combout  & (!\mips1|alu1|sub_ab[8]~17 ))))
// \mips1|alu1|sub_ab[9]~19  = CARRY((\mips1|Selector22~1_combout  & (\mips1|alusrc_data2[9]~49_combout  & !\mips1|alu1|sub_ab[8]~17 )) # (!\mips1|Selector22~1_combout  & ((\mips1|alusrc_data2[9]~49_combout ) # (!\mips1|alu1|sub_ab[8]~17 ))))

	.dataa(\mips1|Selector22~1_combout ),
	.datab(\mips1|alusrc_data2[9]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[8]~17 ),
	.combout(\mips1|alu1|sub_ab[9]~18_combout ),
	.cout(\mips1|alu1|sub_ab[9]~19 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[9]~18 .lut_mask = 16'h694D;
defparam \mips1|alu1|sub_ab[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N18
cycloneive_lcell_comb \mips1|alu1|add_ab[9]~18 (
// Equation(s):
// \mips1|alu1|add_ab[9]~18_combout  = (\mips1|alusrc_data2[9]~49_combout  & ((\mips1|Selector22~1_combout  & (\mips1|alu1|add_ab[8]~17  & VCC)) # (!\mips1|Selector22~1_combout  & (!\mips1|alu1|add_ab[8]~17 )))) # (!\mips1|alusrc_data2[9]~49_combout  & 
// ((\mips1|Selector22~1_combout  & (!\mips1|alu1|add_ab[8]~17 )) # (!\mips1|Selector22~1_combout  & ((\mips1|alu1|add_ab[8]~17 ) # (GND)))))
// \mips1|alu1|add_ab[9]~19  = CARRY((\mips1|alusrc_data2[9]~49_combout  & (!\mips1|Selector22~1_combout  & !\mips1|alu1|add_ab[8]~17 )) # (!\mips1|alusrc_data2[9]~49_combout  & ((!\mips1|alu1|add_ab[8]~17 ) # (!\mips1|Selector22~1_combout ))))

	.dataa(\mips1|alusrc_data2[9]~49_combout ),
	.datab(\mips1|Selector22~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[8]~17 ),
	.combout(\mips1|alu1|add_ab[9]~18_combout ),
	.cout(\mips1|alu1|add_ab[9]~19 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[9]~18 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N22
cycloneive_lcell_comb \mips1|alu1|Mux22~2 (
// Equation(s):
// \mips1|alu1|Mux22~2_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[9]~18_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[9]~18_combout )))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|sub_ab[9]~18_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|add_ab[9]~18_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux22~2 .lut_mask = 16'h8A80;
defparam \mips1|alu1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N30
cycloneive_lcell_comb \mips1|alu1|Mux22~10 (
// Equation(s):
// \mips1|alu1|Mux22~10_combout  = (\mips1|alusrc_data2[9]~49_combout  & ((\mips1|reg_s2_control|out [0]) # ((!\mips1|reg_s2_seimm|out [1])))) # (!\mips1|alusrc_data2[9]~49_combout  & (((!\mips1|Selector22~1_combout ))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|Selector22~1_combout ),
	.datac(\mips1|reg_s2_seimm|out [1]),
	.datad(\mips1|alusrc_data2[9]~49_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux22~10 .lut_mask = 16'hAF33;
defparam \mips1|alu1|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N16
cycloneive_lcell_comb \mips1|alu1|Mux22~7 (
// Equation(s):
// \mips1|alu1|Mux22~7_combout  = (\mips1|alusrc_data2[9]~49_combout  & ((\mips1|alu1|Mux29~0_combout ) # ((!\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector22~1_combout )))) # (!\mips1|alusrc_data2[9]~49_combout  & (((\mips1|Selector22~1_combout  & 
// \mips1|alu1|Mux29~0_combout ))))

	.dataa(\mips1|alusrc_data2[9]~49_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|Selector22~1_combout ),
	.datad(\mips1|alu1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux22~7 .lut_mask = 16'hFA20;
defparam \mips1|alu1|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N16
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[34]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[34]~feeder_combout  = \mips1|reg_alurslt_s4|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[34]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N17
dffeas \mips1|regm1|mem_rtl_2_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[34] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N22
cycloneive_lcell_comb \mips1|reg_s2_mem|out[9]~51 (
// Equation(s):
// \mips1|reg_s2_mem|out[9]~51_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [34]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a23 ))

	.dataa(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a23 ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [34]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux95~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[9]~51 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N23
dffeas \mips1|reg_s2_mem|out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[9]~51_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[9] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N30
cycloneive_lcell_comb \mips1|alusrc_data3[9]~49 (
// Equation(s):
// \mips1|alusrc_data3[9]~49_combout  = (\mips1|alusrc_data3[6]~2_combout  & (((\mips1|regr_s2_rs|out [5]) # (\mips1|alusrc_data3[6]~1_combout )))) # (!\mips1|alusrc_data3[6]~2_combout  & (\mips1|reg_s2_mem|out [9] & ((!\mips1|alusrc_data3[6]~1_combout ))))

	.dataa(\mips1|reg_s2_mem|out [9]),
	.datab(\mips1|regr_s2_rs|out [5]),
	.datac(\mips1|alusrc_data3[6]~2_combout ),
	.datad(\mips1|alusrc_data3[6]~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[9]~49 .lut_mask = 16'hF0CA;
defparam \mips1|alusrc_data3[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N0
cycloneive_lcell_comb \mips1|alusrc_data3[9]~50 (
// Equation(s):
// \mips1|alusrc_data3[9]~50_combout  = (\mips1|alusrc_data3[9]~49_combout  & (((\mips1|reg_alurslt_s4|out [9]) # (!\mips1|alusrc_data3[6]~1_combout )))) # (!\mips1|alusrc_data3[9]~49_combout  & (\mips1|reg_alurslt|out [9] & 
// ((\mips1|alusrc_data3[6]~1_combout ))))

	.dataa(\mips1|alusrc_data3[9]~49_combout ),
	.datab(\mips1|reg_alurslt|out [9]),
	.datac(\mips1|reg_alurslt_s4|out [9]),
	.datad(\mips1|alusrc_data3[6]~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[9]~50 .lut_mask = 16'hE4AA;
defparam \mips1|alusrc_data3[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N6
cycloneive_lcell_comb \mips1|alu1|Mux22~6 (
// Equation(s):
// \mips1|alu1|Mux22~6_combout  = (!\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alusrc_data3[9]~50_combout  & !\mips1|alu_ctl1|aluctl[0]~0_combout ))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alusrc_data3[9]~50_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|alu1|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux22~6 .lut_mask = 16'h0404;
defparam \mips1|alu1|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N18
cycloneive_lcell_comb \mips1|alu1|Mux22~8 (
// Equation(s):
// \mips1|alu1|Mux22~8_combout  = (\mips1|alu1|Mux22~10_combout  & ((\mips1|alu1|Mux22~6_combout ) # ((\mips1|alu1|Mux22~7_combout  & !\mips1|alu_ctl1|Mux0~0_combout )))) # (!\mips1|alu1|Mux22~10_combout  & (\mips1|alu1|Mux22~7_combout  & 
// (!\mips1|alu_ctl1|Mux0~0_combout )))

	.dataa(\mips1|alu1|Mux22~10_combout ),
	.datab(\mips1|alu1|Mux22~7_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|Mux22~6_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux22~8 .lut_mask = 16'hAE0C;
defparam \mips1|alu1|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N8
cycloneive_lcell_comb \mips1|alu1|Mux22~3 (
// Equation(s):
// \mips1|alu1|Mux22~3_combout  = (\mips1|alu1|Mux17~3_combout  & (\mips1|Selector22~1_combout  $ (\mips1|alusrc_data3[9]~50_combout  $ (\mips1|alusrc_data2[9]~49_combout ))))

	.dataa(\mips1|alu1|Mux17~3_combout ),
	.datab(\mips1|Selector22~1_combout ),
	.datac(\mips1|alusrc_data3[9]~50_combout ),
	.datad(\mips1|alusrc_data2[9]~49_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux22~3 .lut_mask = 16'h8228;
defparam \mips1|alu1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N2
cycloneive_lcell_comb \mips1|alu1|Mux22~4 (
// Equation(s):
// \mips1|alu1|Mux22~4_combout  = (\mips1|alusrc_data2[9]~49_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|Selector22~1_combout )) # (!\mips1|alusrc_data2[9]~49_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  $ (!\mips1|Selector22~1_combout )))

	.dataa(\mips1|alusrc_data2[9]~49_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(gnd),
	.datad(\mips1|Selector22~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux22~4 .lut_mask = 16'h4499;
defparam \mips1|alu1|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N28
cycloneive_lcell_comb \mips1|alu1|Mux22~5 (
// Equation(s):
// \mips1|alu1|Mux22~5_combout  = (\mips1|alu1|Mux22~3_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alu_ctl1|Mux0~0_combout  & \mips1|alu1|Mux22~4_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu1|Mux22~3_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux22~5 .lut_mask = 16'hDCCC;
defparam \mips1|alu1|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N14
cycloneive_lcell_comb \mips1|alu1|Mux22~9 (
// Equation(s):
// \mips1|alu1|Mux22~9_combout  = (\mips1|alu1|Mux22~2_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux22~8_combout ) # (\mips1|alu1|Mux22~5_combout ))))

	.dataa(\mips1|alu1|Mux22~2_combout ),
	.datab(\mips1|alu1|Mux22~8_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux22~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux22~9 .lut_mask = 16'hAFAE;
defparam \mips1|alu1|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N15
dffeas \mips1|reg_alurslt|out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux22~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[9] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N1
dffeas \mips1|reg_alurslt_s4|out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[9] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N20
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[33]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[33]~feeder_combout  = \mips1|reg_alurslt_s4|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[33]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N21
dffeas \mips1|regm1|mem_rtl_1_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N4
cycloneive_lcell_comb \mips1|reg_s2_mem|out[74]~54 (
// Equation(s):
// \mips1|reg_s2_mem|out[74]~54_combout  = (\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1_bypass [33]))) # (!\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a22 ))

	.dataa(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a22 ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [33]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[74]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[74]~54 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[74]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N5
dffeas \mips1|reg_s2_mem|out[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[74]~54_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [74]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[74] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
cycloneive_lcell_comb \mips1|Selector21~0 (
// Equation(s):
// \mips1|Selector21~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [10])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [74])))))

	.dataa(\mips1|Equal1~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [10]),
	.datac(\mips1|reg_s2_mem|out [74]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector21~0 .lut_mask = 16'h00D8;
defparam \mips1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N16
cycloneive_lcell_comb \mips1|Selector21~1 (
// Equation(s):
// \mips1|Selector21~1_combout  = (\mips1|Selector21~0_combout ) # ((\mips1|reg_alurslt|out [10] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [10]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector21~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector21~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N26
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[33]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[33]~feeder_combout  = \mips1|reg_alurslt_s4|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[33]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N27
dffeas \mips1|regm1|mem_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N12
cycloneive_lcell_comb \mips1|reg_s2_mem|out[42]~24 (
// Equation(s):
// \mips1|reg_s2_mem|out[42]~24_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [33])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [33]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[42]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[42]~24 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[42]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N13
dffeas \mips1|reg_s2_mem|out[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[42]~24_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[42] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N20
cycloneive_lcell_comb \mips1|alusrc_data2[10]~46 (
// Equation(s):
// \mips1|alusrc_data2[10]~46_combout  = (\mips1|reg_s2_mem|out [42] & ((\mips1|alusrc_data2[0]~4_combout ) # ((\mips1|reg_alurslt_s4|out [10] & \mips1|alusrc_data2[0]~17_combout )))) # (!\mips1|reg_s2_mem|out [42] & (\mips1|reg_alurslt_s4|out [10] & 
// ((\mips1|alusrc_data2[0]~17_combout ))))

	.dataa(\mips1|reg_s2_mem|out [42]),
	.datab(\mips1|reg_alurslt_s4|out [10]),
	.datac(\mips1|alusrc_data2[0]~4_combout ),
	.datad(\mips1|alusrc_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[10]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[10]~46 .lut_mask = 16'hECA0;
defparam \mips1|alusrc_data2[10]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N2
cycloneive_lcell_comb \mips1|alusrc_data2[10]~47 (
// Equation(s):
// \mips1|alusrc_data2[10]~47_combout  = (\mips1|alusrc_data2[10]~46_combout ) # ((\mips1|alusrc_data2[0]~19_combout  & \mips1|reg_alurslt|out [10]))

	.dataa(\mips1|alusrc_data2[0]~19_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [10]),
	.datad(\mips1|alusrc_data2[10]~46_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[10]~47 .lut_mask = 16'hFFA0;
defparam \mips1|alusrc_data2[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N28
cycloneive_lcell_comb \mips1|alu1|Mux21~2 (
// Equation(s):
// \mips1|alu1|Mux21~2_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector21~1_combout  $ (\mips1|alusrc_data2[10]~47_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|Selector21~1_combout  & 
// !\mips1|alusrc_data2[10]~47_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector21~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[10]~47_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux21~2 .lut_mask = 16'h2090;
defparam \mips1|alu1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[33]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[33]~feeder_combout  = \mips1|reg_alurslt_s4|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[33]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N15
dffeas \mips1|regm1|mem_rtl_2_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[33] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N12
cycloneive_lcell_comb \mips1|reg_s2_mem|out[10]~53 (
// Equation(s):
// \mips1|reg_s2_mem|out[10]~53_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [33])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a22 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [33]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[10]~53 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N13
dffeas \mips1|reg_s2_mem|out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[10]~53_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[10] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N30
cycloneive_lcell_comb \mips1|alu1|out~69 (
// Equation(s):
// \mips1|alu1|out~69_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [10])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [10])))

	.dataa(gnd),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [10]),
	.datad(\mips1|reg_s2_mem|out [10]),
	.cin(gnd),
	.combout(\mips1|alu1|out~69_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~69 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N22
cycloneive_lcell_comb \mips1|alu1|out~70 (
// Equation(s):
// \mips1|alu1|out~70_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [10]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [42]))))

	.dataa(\mips1|WideNor1~combout ),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|reg_s2_mem|out [42]),
	.datad(\mips1|reg_alurslt_s4|out [10]),
	.cin(gnd),
	.combout(\mips1|alu1|out~70_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~70 .lut_mask = 16'h3210;
defparam \mips1|alu1|out~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N10
cycloneive_lcell_comb \mips1|alu1|out~71 (
// Equation(s):
// \mips1|alu1|out~71_combout  = (\mips1|Selector21~1_combout  & (((\mips1|alu1|out~70_combout )))) # (!\mips1|Selector21~1_combout  & (\mips1|alu1|out~69_combout  & ((!\mips1|Equal4~0_combout ))))

	.dataa(\mips1|alu1|out~69_combout ),
	.datab(\mips1|Selector21~1_combout ),
	.datac(\mips1|alu1|out~70_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~71_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~71 .lut_mask = 16'hC0E2;
defparam \mips1|alu1|out~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N0
cycloneive_lcell_comb \mips1|alu1|out~72 (
// Equation(s):
// \mips1|alu1|out~72_combout  = (\mips1|Selector21~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector21~1_combout  & (\mips1|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Selector21~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~72_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~72 .lut_mask = 16'hF0CC;
defparam \mips1|alu1|out~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N8
cycloneive_lcell_comb \mips1|alu1|Mux21~1 (
// Equation(s):
// \mips1|alu1|Mux21~1_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~71_combout ) # ((\mips1|alu1|out~72_combout  & \mips1|reg_alurslt|out [10]))))

	.dataa(\mips1|alu1|out~71_combout ),
	.datab(\mips1|alu1|out~72_combout ),
	.datac(\mips1|reg_alurslt|out [10]),
	.datad(\mips1|alu1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux21~1 .lut_mask = 16'hEA00;
defparam \mips1|alu1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N20
cycloneive_lcell_comb \mips1|alu1|sub_ab[10]~20 (
// Equation(s):
// \mips1|alu1|sub_ab[10]~20_combout  = ((\mips1|alusrc_data2[10]~47_combout  $ (\mips1|Selector21~1_combout  $ (\mips1|alu1|sub_ab[9]~19 )))) # (GND)
// \mips1|alu1|sub_ab[10]~21  = CARRY((\mips1|alusrc_data2[10]~47_combout  & (\mips1|Selector21~1_combout  & !\mips1|alu1|sub_ab[9]~19 )) # (!\mips1|alusrc_data2[10]~47_combout  & ((\mips1|Selector21~1_combout ) # (!\mips1|alu1|sub_ab[9]~19 ))))

	.dataa(\mips1|alusrc_data2[10]~47_combout ),
	.datab(\mips1|Selector21~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[9]~19 ),
	.combout(\mips1|alu1|sub_ab[10]~20_combout ),
	.cout(\mips1|alu1|sub_ab[10]~21 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[10]~20 .lut_mask = 16'h964D;
defparam \mips1|alu1|sub_ab[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N20
cycloneive_lcell_comb \mips1|alu1|add_ab[10]~20 (
// Equation(s):
// \mips1|alu1|add_ab[10]~20_combout  = ((\mips1|Selector21~1_combout  $ (\mips1|alusrc_data2[10]~47_combout  $ (!\mips1|alu1|add_ab[9]~19 )))) # (GND)
// \mips1|alu1|add_ab[10]~21  = CARRY((\mips1|Selector21~1_combout  & ((\mips1|alusrc_data2[10]~47_combout ) # (!\mips1|alu1|add_ab[9]~19 ))) # (!\mips1|Selector21~1_combout  & (\mips1|alusrc_data2[10]~47_combout  & !\mips1|alu1|add_ab[9]~19 )))

	.dataa(\mips1|Selector21~1_combout ),
	.datab(\mips1|alusrc_data2[10]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[9]~19 ),
	.combout(\mips1|alu1|add_ab[10]~20_combout ),
	.cout(\mips1|alu1|add_ab[10]~21 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[10]~20 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N24
cycloneive_lcell_comb \mips1|alu1|Mux21~0 (
// Equation(s):
// \mips1|alu1|Mux21~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[10]~20_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[10]~20_combout )))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|sub_ab[10]~20_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|add_ab[10]~20_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux21~0 .lut_mask = 16'h8A80;
defparam \mips1|alu1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N12
cycloneive_lcell_comb \mips1|alu1|Mux21~3 (
// Equation(s):
// \mips1|alu1|Mux21~3_combout  = (\mips1|alu1|Mux21~0_combout ) # ((\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux21~2_combout ) # (\mips1|alu1|Mux21~1_combout ))))

	.dataa(\mips1|alu1|Mux28~0_combout ),
	.datab(\mips1|alu1|Mux21~2_combout ),
	.datac(\mips1|alu1|Mux21~1_combout ),
	.datad(\mips1|alu1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux21~3 .lut_mask = 16'hFFA8;
defparam \mips1|alu1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N26
cycloneive_lcell_comb \mips1|alusrc_data3[10]~47 (
// Equation(s):
// \mips1|alusrc_data3[10]~47_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [10]))) # (!\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_s2_mem|out [10]))))

	.dataa(\mips1|reg_s2_mem|out [10]),
	.datab(\mips1|reg_alurslt_s4|out [10]),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[10]~47 .lut_mask = 16'h00CA;
defparam \mips1|alusrc_data3[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N14
cycloneive_lcell_comb \mips1|alusrc_data3[10]~48 (
// Equation(s):
// \mips1|alusrc_data3[10]~48_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[10]~47_combout ) # ((\mips1|reg_alurslt|out [10] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|alusrc_data3[10]~47_combout ),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|reg_alurslt|out [10]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[10]~48 .lut_mask = 16'h3222;
defparam \mips1|alusrc_data3[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N18
cycloneive_lcell_comb \mips1|alu1|Mux21~4 (
// Equation(s):
// \mips1|alu1|Mux21~4_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|Selector21~1_combout  $ (\mips1|alusrc_data3[10]~48_combout  $ (\mips1|alusrc_data2[10]~47_combout ))))

	.dataa(\mips1|alu1|Mux31~5_combout ),
	.datab(\mips1|Selector21~1_combout ),
	.datac(\mips1|alusrc_data3[10]~48_combout ),
	.datad(\mips1|alusrc_data2[10]~47_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux21~4 .lut_mask = 16'h8228;
defparam \mips1|alu1|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N6
cycloneive_lcell_comb \mips1|alu1|Mux21~5 (
// Equation(s):
// \mips1|alu1|Mux21~5_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|Selector21~1_combout ) # (\mips1|alusrc_data2[10]~47_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector21~1_combout  
// & \mips1|alusrc_data2[10]~47_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector21~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[10]~47_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux21~5 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N4
cycloneive_lcell_comb \mips1|alu1|Mux21~6 (
// Equation(s):
// \mips1|alu1|Mux21~6_combout  = (\mips1|alu1|Mux21~3_combout ) # ((\mips1|alu1|Mux12~4_combout  & ((\mips1|alu1|Mux21~4_combout ) # (\mips1|alu1|Mux21~5_combout ))))

	.dataa(\mips1|alu1|Mux21~3_combout ),
	.datab(\mips1|alu1|Mux21~4_combout ),
	.datac(\mips1|alu1|Mux12~4_combout ),
	.datad(\mips1|alu1|Mux21~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux21~6 .lut_mask = 16'hFAEA;
defparam \mips1|alu1|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N5
dffeas \mips1|reg_alurslt|out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[10] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N31
dffeas \mips1|reg_alurslt_s4|out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[10] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N2
cycloneive_lcell_comb \mips1|reg_s2_mem|out[43]~25 (
// Equation(s):
// \mips1|reg_s2_mem|out[43]~25_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [32])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [32]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[43]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[43]~25 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[43]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N3
dffeas \mips1|reg_s2_mem|out[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[43]~25_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[43] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N6
cycloneive_lcell_comb \mips1|alusrc_data2[11]~44 (
// Equation(s):
// \mips1|alusrc_data2[11]~44_combout  = (\mips1|reg_s2_mem|out [43] & ((\mips1|alusrc_data2[0]~4_combout ) # ((\mips1|alusrc_data2[0]~19_combout  & \mips1|reg_alurslt|out [11])))) # (!\mips1|reg_s2_mem|out [43] & (\mips1|alusrc_data2[0]~19_combout  & 
// (\mips1|reg_alurslt|out [11])))

	.dataa(\mips1|reg_s2_mem|out [43]),
	.datab(\mips1|alusrc_data2[0]~19_combout ),
	.datac(\mips1|reg_alurslt|out [11]),
	.datad(\mips1|alusrc_data2[0]~4_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[11]~44 .lut_mask = 16'hEAC0;
defparam \mips1|alusrc_data2[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
cycloneive_lcell_comb \mips1|alusrc_data2[11]~45 (
// Equation(s):
// \mips1|alusrc_data2[11]~45_combout  = (\mips1|alusrc_data2[11]~44_combout ) # ((\mips1|alusrc_data2[14]~38_combout ) # ((\mips1|alusrc_data2[0]~17_combout  & \mips1|reg_alurslt_s4|out [11])))

	.dataa(\mips1|alusrc_data2[0]~17_combout ),
	.datab(\mips1|reg_alurslt_s4|out [11]),
	.datac(\mips1|alusrc_data2[11]~44_combout ),
	.datad(\mips1|alusrc_data2[14]~38_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[11]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[11]~45 .lut_mask = 16'hFFF8;
defparam \mips1|alusrc_data2[11]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N10
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[32]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[32]~feeder_combout  = \mips1|reg_alurslt_s4|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[32]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N11
dffeas \mips1|regm1|mem_rtl_1_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N2
cycloneive_lcell_comb \mips1|reg_s2_mem|out[75]~56 (
// Equation(s):
// \mips1|reg_s2_mem|out[75]~56_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [32])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a21 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [32]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[75]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[75]~56 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[75]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N3
dffeas \mips1|reg_s2_mem|out[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[75]~56_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [75]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[75] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
cycloneive_lcell_comb \mips1|Selector20~0 (
// Equation(s):
// \mips1|Selector20~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [11])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [75])))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [11]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|reg_s2_mem|out [75]),
	.cin(gnd),
	.combout(\mips1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector20~0 .lut_mask = 16'h4540;
defparam \mips1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
cycloneive_lcell_comb \mips1|Selector20~1 (
// Equation(s):
// \mips1|Selector20~1_combout  = (\mips1|Selector20~0_combout ) # ((\mips1|reg_alurslt|out [11] & \mips1|Equal0~0_combout ))

	.dataa(\mips1|reg_alurslt|out [11]),
	.datab(gnd),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector20~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector20~1 .lut_mask = 16'hFFA0;
defparam \mips1|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
cycloneive_lcell_comb \mips1|alu1|Mux20~7 (
// Equation(s):
// \mips1|alu1|Mux20~7_combout  = (\mips1|alusrc_data2[11]~45_combout  & ((\mips1|alu1|Mux29~0_combout ) # ((!\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector20~1_combout )))) # (!\mips1|alusrc_data2[11]~45_combout  & (((\mips1|alu1|Mux29~0_combout  & 
// \mips1|Selector20~1_combout ))))

	.dataa(\mips1|alusrc_data2[11]~45_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu1|Mux29~0_combout ),
	.datad(\mips1|Selector20~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux20~7 .lut_mask = 16'hF2A0;
defparam \mips1|alu1|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[32]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[32]~feeder_combout  = \mips1|reg_alurslt_s4|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[32]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N15
dffeas \mips1|regm1|mem_rtl_2_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[32] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N26
cycloneive_lcell_comb \mips1|reg_s2_mem|out[11]~55 (
// Equation(s):
// \mips1|reg_s2_mem|out[11]~55_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [32])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a21 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [32]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[11]~55 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N27
dffeas \mips1|reg_s2_mem|out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[11]~55_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[11] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N4
cycloneive_lcell_comb \mips1|alusrc_data3[11]~45 (
// Equation(s):
// \mips1|alusrc_data3[11]~45_combout  = (\mips1|alusrc_data3[6]~1_combout  & (((\mips1|reg_alurslt|out [11]) # (\mips1|alusrc_data3[6]~2_combout )))) # (!\mips1|alusrc_data3[6]~1_combout  & (\mips1|reg_s2_mem|out [11] & ((!\mips1|alusrc_data3[6]~2_combout 
// ))))

	.dataa(\mips1|alusrc_data3[6]~1_combout ),
	.datab(\mips1|reg_s2_mem|out [11]),
	.datac(\mips1|reg_alurslt|out [11]),
	.datad(\mips1|alusrc_data3[6]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[11]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[11]~45 .lut_mask = 16'hAAE4;
defparam \mips1|alusrc_data3[11]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
cycloneive_lcell_comb \mips1|alusrc_data3[11]~46 (
// Equation(s):
// \mips1|alusrc_data3[11]~46_combout  = (\mips1|alusrc_data3[6]~2_combout  & ((\mips1|alusrc_data3[11]~45_combout  & ((\mips1|reg_alurslt_s4|out [11]))) # (!\mips1|alusrc_data3[11]~45_combout  & (\mips1|regr_s2_rs|out [5])))) # 
// (!\mips1|alusrc_data3[6]~2_combout  & (((\mips1|alusrc_data3[11]~45_combout ))))

	.dataa(\mips1|alusrc_data3[6]~2_combout ),
	.datab(\mips1|regr_s2_rs|out [5]),
	.datac(\mips1|alusrc_data3[11]~45_combout ),
	.datad(\mips1|reg_alurslt_s4|out [11]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[11]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[11]~46 .lut_mask = 16'hF858;
defparam \mips1|alusrc_data3[11]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
cycloneive_lcell_comb \mips1|alu1|Mux20~10 (
// Equation(s):
// \mips1|alu1|Mux20~10_combout  = (\mips1|alusrc_data2[11]~45_combout  & ((\mips1|reg_s2_control|out [0]) # ((!\mips1|reg_s2_seimm|out [1])))) # (!\mips1|alusrc_data2[11]~45_combout  & (((!\mips1|Selector20~1_combout ))))

	.dataa(\mips1|alusrc_data2[11]~45_combout ),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|reg_s2_seimm|out [1]),
	.datad(\mips1|Selector20~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux20~10 .lut_mask = 16'h8ADF;
defparam \mips1|alu1|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
cycloneive_lcell_comb \mips1|alu1|Mux20~6 (
// Equation(s):
// \mips1|alu1|Mux20~6_combout  = (!\mips1|alu_ctl1|aluctl[3]~2_combout  & (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|alusrc_data3[11]~46_combout  & \mips1|alu1|Mux20~10_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alusrc_data3[11]~46_combout ),
	.datad(\mips1|alu1|Mux20~10_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux20~6 .lut_mask = 16'h1000;
defparam \mips1|alu1|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N2
cycloneive_lcell_comb \mips1|alu1|Mux20~4 (
// Equation(s):
// \mips1|alu1|Mux20~4_combout  = (\mips1|alusrc_data2[11]~45_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|Selector20~1_combout )) # (!\mips1|alusrc_data2[11]~45_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  $ (!\mips1|Selector20~1_combout 
// )))

	.dataa(\mips1|alusrc_data2[11]~45_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(gnd),
	.datad(\mips1|Selector20~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux20~4 .lut_mask = 16'h4499;
defparam \mips1|alu1|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
cycloneive_lcell_comb \mips1|alu1|Mux20~3 (
// Equation(s):
// \mips1|alu1|Mux20~3_combout  = (\mips1|alu1|Mux17~3_combout  & (\mips1|alusrc_data2[11]~45_combout  $ (\mips1|alusrc_data3[11]~46_combout  $ (\mips1|Selector20~1_combout ))))

	.dataa(\mips1|alusrc_data2[11]~45_combout ),
	.datab(\mips1|alu1|Mux17~3_combout ),
	.datac(\mips1|alusrc_data3[11]~46_combout ),
	.datad(\mips1|Selector20~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux20~3 .lut_mask = 16'h8448;
defparam \mips1|alu1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
cycloneive_lcell_comb \mips1|alu1|Mux20~5 (
// Equation(s):
// \mips1|alu1|Mux20~5_combout  = (\mips1|alu1|Mux20~3_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alu1|Mux20~4_combout  & \mips1|alu_ctl1|Mux0~0_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu1|Mux20~4_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|Mux20~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux20~5 .lut_mask = 16'hFF40;
defparam \mips1|alu1|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
cycloneive_lcell_comb \mips1|alu1|Mux20~8 (
// Equation(s):
// \mips1|alu1|Mux20~8_combout  = (\mips1|alu1|Mux20~6_combout ) # ((\mips1|alu1|Mux20~5_combout ) # ((!\mips1|alu_ctl1|Mux0~0_combout  & \mips1|alu1|Mux20~7_combout )))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu1|Mux20~7_combout ),
	.datac(\mips1|alu1|Mux20~6_combout ),
	.datad(\mips1|alu1|Mux20~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux20~8 .lut_mask = 16'hFFF4;
defparam \mips1|alu1|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N22
cycloneive_lcell_comb \mips1|alu1|add_ab[11]~22 (
// Equation(s):
// \mips1|alu1|add_ab[11]~22_combout  = (\mips1|alusrc_data2[11]~45_combout  & ((\mips1|Selector20~1_combout  & (\mips1|alu1|add_ab[10]~21  & VCC)) # (!\mips1|Selector20~1_combout  & (!\mips1|alu1|add_ab[10]~21 )))) # (!\mips1|alusrc_data2[11]~45_combout  & 
// ((\mips1|Selector20~1_combout  & (!\mips1|alu1|add_ab[10]~21 )) # (!\mips1|Selector20~1_combout  & ((\mips1|alu1|add_ab[10]~21 ) # (GND)))))
// \mips1|alu1|add_ab[11]~23  = CARRY((\mips1|alusrc_data2[11]~45_combout  & (!\mips1|Selector20~1_combout  & !\mips1|alu1|add_ab[10]~21 )) # (!\mips1|alusrc_data2[11]~45_combout  & ((!\mips1|alu1|add_ab[10]~21 ) # (!\mips1|Selector20~1_combout ))))

	.dataa(\mips1|alusrc_data2[11]~45_combout ),
	.datab(\mips1|Selector20~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[10]~21 ),
	.combout(\mips1|alu1|add_ab[11]~22_combout ),
	.cout(\mips1|alu1|add_ab[11]~23 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[11]~22 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N22
cycloneive_lcell_comb \mips1|alu1|sub_ab[11]~22 (
// Equation(s):
// \mips1|alu1|sub_ab[11]~22_combout  = (\mips1|Selector20~1_combout  & ((\mips1|alusrc_data2[11]~45_combout  & (!\mips1|alu1|sub_ab[10]~21 )) # (!\mips1|alusrc_data2[11]~45_combout  & (\mips1|alu1|sub_ab[10]~21  & VCC)))) # (!\mips1|Selector20~1_combout  & 
// ((\mips1|alusrc_data2[11]~45_combout  & ((\mips1|alu1|sub_ab[10]~21 ) # (GND))) # (!\mips1|alusrc_data2[11]~45_combout  & (!\mips1|alu1|sub_ab[10]~21 ))))
// \mips1|alu1|sub_ab[11]~23  = CARRY((\mips1|Selector20~1_combout  & (\mips1|alusrc_data2[11]~45_combout  & !\mips1|alu1|sub_ab[10]~21 )) # (!\mips1|Selector20~1_combout  & ((\mips1|alusrc_data2[11]~45_combout ) # (!\mips1|alu1|sub_ab[10]~21 ))))

	.dataa(\mips1|Selector20~1_combout ),
	.datab(\mips1|alusrc_data2[11]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[10]~21 ),
	.combout(\mips1|alu1|sub_ab[11]~22_combout ),
	.cout(\mips1|alu1|sub_ab[11]~23 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[11]~22 .lut_mask = 16'h694D;
defparam \mips1|alu1|sub_ab[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
cycloneive_lcell_comb \mips1|alu1|Mux20~2 (
// Equation(s):
// \mips1|alu1|Mux20~2_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[11]~22_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[11]~22_combout ))))

	.dataa(\mips1|alu1|add_ab[11]~22_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|sub_ab[11]~22_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux20~2 .lut_mask = 16'hC808;
defparam \mips1|alu1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
cycloneive_lcell_comb \mips1|alu1|Mux20~9 (
// Equation(s):
// \mips1|alu1|Mux20~9_combout  = (\mips1|alu1|Mux20~2_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & \mips1|alu1|Mux20~8_combout ))

	.dataa(gnd),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|Mux20~8_combout ),
	.datad(\mips1|alu1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux20~9 .lut_mask = 16'hFF30;
defparam \mips1|alu1|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N27
dffeas \mips1|reg_alurslt|out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux20~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[11] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N3
dffeas \mips1|reg_alurslt_s4|out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[11] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N0
cycloneive_lcell_comb \mips1|reg_s2_mem|out[44]~26 (
// Equation(s):
// \mips1|reg_s2_mem|out[44]~26_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [31])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [31]),
	.datab(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\mips1|regm1|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[44]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[44]~26 .lut_mask = 16'hAACC;
defparam \mips1|reg_s2_mem|out[44]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N1
dffeas \mips1|reg_s2_mem|out[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[44]~26_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[44] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N2
cycloneive_lcell_comb \mips1|alusrc_data2[12]~42 (
// Equation(s):
// \mips1|alusrc_data2[12]~42_combout  = (\mips1|reg_s2_mem|out [44] & ((\mips1|alusrc_data2[0]~4_combout ) # ((\mips1|reg_alurslt|out [12] & \mips1|alusrc_data2[0]~19_combout )))) # (!\mips1|reg_s2_mem|out [44] & (((\mips1|reg_alurslt|out [12] & 
// \mips1|alusrc_data2[0]~19_combout ))))

	.dataa(\mips1|reg_s2_mem|out [44]),
	.datab(\mips1|alusrc_data2[0]~4_combout ),
	.datac(\mips1|reg_alurslt|out [12]),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[12]~42 .lut_mask = 16'hF888;
defparam \mips1|alusrc_data2[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N26
cycloneive_lcell_comb \mips1|alusrc_data2[12]~43 (
// Equation(s):
// \mips1|alusrc_data2[12]~43_combout  = (\mips1|alusrc_data2[14]~38_combout ) # ((\mips1|alusrc_data2[12]~42_combout ) # ((\mips1|reg_alurslt_s4|out [12] & \mips1|alusrc_data2[0]~17_combout )))

	.dataa(\mips1|alusrc_data2[14]~38_combout ),
	.datab(\mips1|reg_alurslt_s4|out [12]),
	.datac(\mips1|alusrc_data2[0]~17_combout ),
	.datad(\mips1|alusrc_data2[12]~42_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[12]~43 .lut_mask = 16'hFFEA;
defparam \mips1|alusrc_data2[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[31]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[31]~feeder_combout  = \mips1|reg_alurslt_s4|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[31]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N25
dffeas \mips1|regm1|mem_rtl_1_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N16
cycloneive_lcell_comb \mips1|reg_s2_mem|out[76]~58 (
// Equation(s):
// \mips1|reg_s2_mem|out[76]~58_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [31])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a20 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [31]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[76]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[76]~58 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[76]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N17
dffeas \mips1|reg_s2_mem|out[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[76]~58_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [76]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[76] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N0
cycloneive_lcell_comb \mips1|Selector19~0 (
// Equation(s):
// \mips1|Selector19~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [12])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [76])))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [12]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|reg_s2_mem|out [76]),
	.cin(gnd),
	.combout(\mips1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector19~0 .lut_mask = 16'h4540;
defparam \mips1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N14
cycloneive_lcell_comb \mips1|Selector19~1 (
// Equation(s):
// \mips1|Selector19~1_combout  = (\mips1|Selector19~0_combout ) # ((\mips1|reg_alurslt|out [12] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Selector19~0_combout ),
	.datac(\mips1|reg_alurslt|out [12]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector19~1 .lut_mask = 16'hFCCC;
defparam \mips1|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N12
cycloneive_lcell_comb \mips1|alu1|Mux19~9 (
// Equation(s):
// \mips1|alu1|Mux19~9_combout  = (\mips1|alusrc_data2[12]~43_combout  & ((\mips1|alu1|Mux29~0_combout ) # ((!\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector19~1_combout )))) # (!\mips1|alusrc_data2[12]~43_combout  & (((\mips1|Selector19~1_combout  & 
// \mips1|alu1|Mux29~0_combout ))))

	.dataa(\mips1|alusrc_data2[12]~43_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|Selector19~1_combout ),
	.datad(\mips1|alu1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux19~9 .lut_mask = 16'hFA20;
defparam \mips1|alu1|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N18
cycloneive_lcell_comb \mips1|alu1|Mux19~11 (
// Equation(s):
// \mips1|alu1|Mux19~11_combout  = (\mips1|alusrc_data2[12]~43_combout  & (((\mips1|reg_s2_control|out [0]) # (!\mips1|reg_s2_seimm|out [1])))) # (!\mips1|alusrc_data2[12]~43_combout  & (!\mips1|Selector19~1_combout ))

	.dataa(\mips1|alusrc_data2[12]~43_combout ),
	.datab(\mips1|Selector19~1_combout ),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|reg_s2_seimm|out [1]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux19~11 .lut_mask = 16'hB1BB;
defparam \mips1|alu1|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N20
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[31]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[31]~feeder_combout  = \mips1|reg_alurslt_s4|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[31]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N21
dffeas \mips1|regm1|mem_rtl_2_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[31] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N16
cycloneive_lcell_comb \mips1|reg_s2_mem|out[12]~57 (
// Equation(s):
// \mips1|reg_s2_mem|out[12]~57_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [31]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a20 ))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2_bypass [31]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[12]~57 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N17
dffeas \mips1|reg_s2_mem|out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[12]~57_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[12] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
cycloneive_lcell_comb \mips1|alusrc_data3[12]~43 (
// Equation(s):
// \mips1|alusrc_data3[12]~43_combout  = (\mips1|alusrc_data3[6]~1_combout  & (((\mips1|alusrc_data3[6]~2_combout )))) # (!\mips1|alusrc_data3[6]~1_combout  & ((\mips1|alusrc_data3[6]~2_combout  & (\mips1|regr_s2_rs|out [5])) # 
// (!\mips1|alusrc_data3[6]~2_combout  & ((\mips1|reg_s2_mem|out [12])))))

	.dataa(\mips1|alusrc_data3[6]~1_combout ),
	.datab(\mips1|regr_s2_rs|out [5]),
	.datac(\mips1|reg_s2_mem|out [12]),
	.datad(\mips1|alusrc_data3[6]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[12]~43 .lut_mask = 16'hEE50;
defparam \mips1|alusrc_data3[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N28
cycloneive_lcell_comb \mips1|alusrc_data3[12]~44 (
// Equation(s):
// \mips1|alusrc_data3[12]~44_combout  = (\mips1|alusrc_data3[12]~43_combout  & ((\mips1|reg_alurslt_s4|out [12]) # ((!\mips1|alusrc_data3[6]~1_combout )))) # (!\mips1|alusrc_data3[12]~43_combout  & (((\mips1|reg_alurslt|out [12] & 
// \mips1|alusrc_data3[6]~1_combout ))))

	.dataa(\mips1|alusrc_data3[12]~43_combout ),
	.datab(\mips1|reg_alurslt_s4|out [12]),
	.datac(\mips1|reg_alurslt|out [12]),
	.datad(\mips1|alusrc_data3[6]~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[12]~44 .lut_mask = 16'hD8AA;
defparam \mips1|alusrc_data3[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N6
cycloneive_lcell_comb \mips1|alu1|Mux19~8 (
// Equation(s):
// \mips1|alu1|Mux19~8_combout  = (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|alu1|Mux19~11_combout  & (!\mips1|alu_ctl1|aluctl[3]~2_combout  & \mips1|alusrc_data3[12]~44_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|alu1|Mux19~11_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alusrc_data3[12]~44_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux19~8 .lut_mask = 16'h0400;
defparam \mips1|alu1|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N22
cycloneive_lcell_comb \mips1|alu1|Mux19~12 (
// Equation(s):
// \mips1|alu1|Mux19~12_combout  = (\mips1|alu1|Mux19~8_combout ) # ((\mips1|alu1|Mux19~9_combout  & ((\mips1|reg_s2_control|out [0]) # (!\mips1|reg_s2_seimm|out [1]))))

	.dataa(\mips1|alu1|Mux19~9_combout ),
	.datab(\mips1|reg_s2_seimm|out [1]),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|alu1|Mux19~8_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux19~12 .lut_mask = 16'hFFA2;
defparam \mips1|alu1|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N4
cycloneive_lcell_comb \mips1|alu1|Mux19~6 (
// Equation(s):
// \mips1|alu1|Mux19~6_combout  = (\mips1|alusrc_data2[12]~43_combout  & (!\mips1|Selector19~1_combout  & \mips1|alu_ctl1|aluctl[0]~0_combout )) # (!\mips1|alusrc_data2[12]~43_combout  & (\mips1|Selector19~1_combout  $ (!\mips1|alu_ctl1|aluctl[0]~0_combout 
// )))

	.dataa(\mips1|alusrc_data2[12]~43_combout ),
	.datab(\mips1|Selector19~1_combout ),
	.datac(gnd),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux19~6 .lut_mask = 16'h6611;
defparam \mips1|alu1|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N30
cycloneive_lcell_comb \mips1|alu1|Mux19~5 (
// Equation(s):
// \mips1|alu1|Mux19~5_combout  = (\mips1|alu1|Mux17~3_combout  & (\mips1|alusrc_data2[12]~43_combout  $ (\mips1|Selector19~1_combout  $ (\mips1|alusrc_data3[12]~44_combout ))))

	.dataa(\mips1|alusrc_data2[12]~43_combout ),
	.datab(\mips1|alu1|Mux17~3_combout ),
	.datac(\mips1|Selector19~1_combout ),
	.datad(\mips1|alusrc_data3[12]~44_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux19~5 .lut_mask = 16'h8448;
defparam \mips1|alu1|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N16
cycloneive_lcell_comb \mips1|alu1|Mux19~7 (
// Equation(s):
// \mips1|alu1|Mux19~7_combout  = (\mips1|alu1|Mux19~5_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alu_ctl1|Mux0~0_combout  & \mips1|alu1|Mux19~6_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|Mux19~6_combout ),
	.datad(\mips1|alu1|Mux19~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux19~7 .lut_mask = 16'hFF40;
defparam \mips1|alu1|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N24
cycloneive_lcell_comb \mips1|alu1|add_ab[12]~24 (
// Equation(s):
// \mips1|alu1|add_ab[12]~24_combout  = ((\mips1|Selector19~1_combout  $ (\mips1|alusrc_data2[12]~43_combout  $ (!\mips1|alu1|add_ab[11]~23 )))) # (GND)
// \mips1|alu1|add_ab[12]~25  = CARRY((\mips1|Selector19~1_combout  & ((\mips1|alusrc_data2[12]~43_combout ) # (!\mips1|alu1|add_ab[11]~23 ))) # (!\mips1|Selector19~1_combout  & (\mips1|alusrc_data2[12]~43_combout  & !\mips1|alu1|add_ab[11]~23 )))

	.dataa(\mips1|Selector19~1_combout ),
	.datab(\mips1|alusrc_data2[12]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[11]~23 ),
	.combout(\mips1|alu1|add_ab[12]~24_combout ),
	.cout(\mips1|alu1|add_ab[12]~25 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[12]~24 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N24
cycloneive_lcell_comb \mips1|alu1|sub_ab[12]~24 (
// Equation(s):
// \mips1|alu1|sub_ab[12]~24_combout  = ((\mips1|alusrc_data2[12]~43_combout  $ (\mips1|Selector19~1_combout  $ (\mips1|alu1|sub_ab[11]~23 )))) # (GND)
// \mips1|alu1|sub_ab[12]~25  = CARRY((\mips1|alusrc_data2[12]~43_combout  & (\mips1|Selector19~1_combout  & !\mips1|alu1|sub_ab[11]~23 )) # (!\mips1|alusrc_data2[12]~43_combout  & ((\mips1|Selector19~1_combout ) # (!\mips1|alu1|sub_ab[11]~23 ))))

	.dataa(\mips1|alusrc_data2[12]~43_combout ),
	.datab(\mips1|Selector19~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[11]~23 ),
	.combout(\mips1|alu1|sub_ab[12]~24_combout ),
	.cout(\mips1|alu1|sub_ab[12]~25 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[12]~24 .lut_mask = 16'h964D;
defparam \mips1|alu1|sub_ab[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N20
cycloneive_lcell_comb \mips1|alu1|Mux19~4 (
// Equation(s):
// \mips1|alu1|Mux19~4_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[12]~24_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[12]~24_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|add_ab[12]~24_combout ),
	.datad(\mips1|alu1|sub_ab[12]~24_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux19~4 .lut_mask = 16'hA820;
defparam \mips1|alu1|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N8
cycloneive_lcell_comb \mips1|alu1|Mux19~10 (
// Equation(s):
// \mips1|alu1|Mux19~10_combout  = (\mips1|alu1|Mux19~4_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux19~12_combout ) # (\mips1|alu1|Mux19~7_combout ))))

	.dataa(\mips1|alu1|Mux19~12_combout ),
	.datab(\mips1|alu1|Mux19~7_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux19~4_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux19~10 .lut_mask = 16'hFF0E;
defparam \mips1|alu1|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N9
dffeas \mips1|reg_alurslt|out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux19~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[12] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N5
dffeas \mips1|reg_alurslt_s4|out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[12] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N14
cycloneive_lcell_comb \mips1|reg_s2_mem|out[77]~60 (
// Equation(s):
// \mips1|reg_s2_mem|out[77]~60_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [30])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a19 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [30]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[77]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[77]~60 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[77]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N15
dffeas \mips1|reg_s2_mem|out[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[77]~60_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [77]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[77] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
cycloneive_lcell_comb \mips1|Selector18~0 (
// Equation(s):
// \mips1|Selector18~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [13]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [77]))))

	.dataa(\mips1|Equal1~0_combout ),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|reg_s2_mem|out [77]),
	.datad(\mips1|reg_alurslt_s4|out [13]),
	.cin(gnd),
	.combout(\mips1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector18~0 .lut_mask = 16'h3210;
defparam \mips1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N14
cycloneive_lcell_comb \mips1|Selector18~1 (
// Equation(s):
// \mips1|Selector18~1_combout  = (\mips1|Selector18~0_combout ) # ((\mips1|reg_alurslt|out [13] & \mips1|Equal0~0_combout ))

	.dataa(\mips1|reg_alurslt|out [13]),
	.datab(gnd),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector18~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector18~1 .lut_mask = 16'hFFA0;
defparam \mips1|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[30]~feeder_combout  = \mips1|reg_alurslt_s4|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[30]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N29
dffeas \mips1|regm1|mem_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N4
cycloneive_lcell_comb \mips1|reg_s2_mem|out[45]~27 (
// Equation(s):
// \mips1|reg_s2_mem|out[45]~27_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [30])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [30]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[45]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[45]~27 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[45]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N5
dffeas \mips1|reg_s2_mem|out[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[45]~27_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[45] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
cycloneive_lcell_comb \mips1|alusrc_data2[13]~40 (
// Equation(s):
// \mips1|alusrc_data2[13]~40_combout  = (\mips1|reg_alurslt_s4|out [13] & ((\mips1|alusrc_data2[0]~17_combout ) # ((\mips1|alusrc_data2[0]~4_combout  & \mips1|reg_s2_mem|out [45])))) # (!\mips1|reg_alurslt_s4|out [13] & (\mips1|alusrc_data2[0]~4_combout  & 
// ((\mips1|reg_s2_mem|out [45]))))

	.dataa(\mips1|reg_alurslt_s4|out [13]),
	.datab(\mips1|alusrc_data2[0]~4_combout ),
	.datac(\mips1|alusrc_data2[0]~17_combout ),
	.datad(\mips1|reg_s2_mem|out [45]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[13]~40 .lut_mask = 16'hECA0;
defparam \mips1|alusrc_data2[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N2
cycloneive_lcell_comb \mips1|alusrc_data2[13]~41 (
// Equation(s):
// \mips1|alusrc_data2[13]~41_combout  = (\mips1|alusrc_data2[13]~40_combout ) # ((\mips1|reg_alurslt|out [13] & \mips1|alusrc_data2[0]~19_combout ))

	.dataa(\mips1|reg_alurslt|out [13]),
	.datab(gnd),
	.datac(\mips1|alusrc_data2[0]~19_combout ),
	.datad(\mips1|alusrc_data2[13]~40_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[13]~41 .lut_mask = 16'hFFA0;
defparam \mips1|alusrc_data2[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N6
cycloneive_lcell_comb \mips1|alu1|Mux18~5 (
// Equation(s):
// \mips1|alu1|Mux18~5_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|Selector18~1_combout ) # (\mips1|alusrc_data2[13]~41_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector18~1_combout  
// & \mips1|alusrc_data2[13]~41_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|Selector18~1_combout ),
	.datad(\mips1|alusrc_data2[13]~41_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux18~5 .lut_mask = 16'h5440;
defparam \mips1|alu1|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[30]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[30]~feeder_combout  = \mips1|reg_alurslt_s4|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [13]),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[30]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem_rtl_2_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N29
dffeas \mips1|regm1|mem_rtl_2_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[30] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N30
cycloneive_lcell_comb \mips1|reg_s2_mem|out[13]~59 (
// Equation(s):
// \mips1|reg_s2_mem|out[13]~59_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [30])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a19 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [30]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[13]~59 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N31
dffeas \mips1|reg_s2_mem|out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[13]~59_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[13] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N4
cycloneive_lcell_comb \mips1|alusrc_data3[13]~41 (
// Equation(s):
// \mips1|alusrc_data3[13]~41_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [13]))) # (!\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_s2_mem|out [13]))))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_s2_mem|out [13]),
	.datad(\mips1|reg_alurslt_s4|out [13]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[13]~41 .lut_mask = 16'h3210;
defparam \mips1|alusrc_data3[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N30
cycloneive_lcell_comb \mips1|alusrc_data3[13]~42 (
// Equation(s):
// \mips1|alusrc_data3[13]~42_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[13]~41_combout ) # ((\mips1|reg_alurslt|out [13] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|reg_alurslt|out [13]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|alusrc_data3[13]~41_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[13]~42 .lut_mask = 16'h0F08;
defparam \mips1|alusrc_data3[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N8
cycloneive_lcell_comb \mips1|alu1|Mux18~4 (
// Equation(s):
// \mips1|alu1|Mux18~4_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data2[13]~41_combout  $ (\mips1|alusrc_data3[13]~42_combout  $ (\mips1|Selector18~1_combout ))))

	.dataa(\mips1|alu1|Mux31~5_combout ),
	.datab(\mips1|alusrc_data2[13]~41_combout ),
	.datac(\mips1|alusrc_data3[13]~42_combout ),
	.datad(\mips1|Selector18~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux18~4 .lut_mask = 16'h8228;
defparam \mips1|alu1|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
cycloneive_lcell_comb \mips1|alu1|out~66 (
// Equation(s):
// \mips1|alu1|out~66_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [13]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [45]))))

	.dataa(\mips1|reg_s2_mem|out [45]),
	.datab(\mips1|WideNor1~combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_alurslt_s4|out [13]),
	.cin(gnd),
	.combout(\mips1|alu1|out~66_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~66 .lut_mask = 16'h0E02;
defparam \mips1|alu1|out~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
cycloneive_lcell_comb \mips1|alu1|out~65 (
// Equation(s):
// \mips1|alu1|out~65_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [13])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [13])))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [13]),
	.datad(\mips1|reg_s2_mem|out [13]),
	.cin(gnd),
	.combout(\mips1|alu1|out~65_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~65 .lut_mask = 16'hF5A0;
defparam \mips1|alu1|out~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
cycloneive_lcell_comb \mips1|alu1|out~67 (
// Equation(s):
// \mips1|alu1|out~67_combout  = (\mips1|Selector18~1_combout  & (\mips1|alu1|out~66_combout )) # (!\mips1|Selector18~1_combout  & (((\mips1|alu1|out~65_combout  & !\mips1|Equal4~0_combout ))))

	.dataa(\mips1|alu1|out~66_combout ),
	.datab(\mips1|alu1|out~65_combout ),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|Selector18~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~67_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~67 .lut_mask = 16'hAA0C;
defparam \mips1|alu1|out~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
cycloneive_lcell_comb \mips1|alu1|out~68 (
// Equation(s):
// \mips1|alu1|out~68_combout  = (\mips1|Selector18~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector18~1_combout  & (\mips1|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Selector18~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~68_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~68 .lut_mask = 16'hF0CC;
defparam \mips1|alu1|out~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
cycloneive_lcell_comb \mips1|alu1|Mux18~1 (
// Equation(s):
// \mips1|alu1|Mux18~1_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~67_combout ) # ((\mips1|reg_alurslt|out [13] & \mips1|alu1|out~68_combout ))))

	.dataa(\mips1|reg_alurslt|out [13]),
	.datab(\mips1|alu1|out~67_combout ),
	.datac(\mips1|alu1|out~68_combout ),
	.datad(\mips1|alu1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux18~1 .lut_mask = 16'hEC00;
defparam \mips1|alu1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N0
cycloneive_lcell_comb \mips1|alu1|Mux18~2 (
// Equation(s):
// \mips1|alu1|Mux18~2_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector18~1_combout  $ (\mips1|alusrc_data2[13]~41_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|Selector18~1_combout  & 
// !\mips1|alusrc_data2[13]~41_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|Selector18~1_combout ),
	.datad(\mips1|alusrc_data2[13]~41_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux18~2 .lut_mask = 16'h0882;
defparam \mips1|alu1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N26
cycloneive_lcell_comb \mips1|alu1|sub_ab[13]~26 (
// Equation(s):
// \mips1|alu1|sub_ab[13]~26_combout  = (\mips1|Selector18~1_combout  & ((\mips1|alusrc_data2[13]~41_combout  & (!\mips1|alu1|sub_ab[12]~25 )) # (!\mips1|alusrc_data2[13]~41_combout  & (\mips1|alu1|sub_ab[12]~25  & VCC)))) # (!\mips1|Selector18~1_combout  & 
// ((\mips1|alusrc_data2[13]~41_combout  & ((\mips1|alu1|sub_ab[12]~25 ) # (GND))) # (!\mips1|alusrc_data2[13]~41_combout  & (!\mips1|alu1|sub_ab[12]~25 ))))
// \mips1|alu1|sub_ab[13]~27  = CARRY((\mips1|Selector18~1_combout  & (\mips1|alusrc_data2[13]~41_combout  & !\mips1|alu1|sub_ab[12]~25 )) # (!\mips1|Selector18~1_combout  & ((\mips1|alusrc_data2[13]~41_combout ) # (!\mips1|alu1|sub_ab[12]~25 ))))

	.dataa(\mips1|Selector18~1_combout ),
	.datab(\mips1|alusrc_data2[13]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[12]~25 ),
	.combout(\mips1|alu1|sub_ab[13]~26_combout ),
	.cout(\mips1|alu1|sub_ab[13]~27 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[13]~26 .lut_mask = 16'h694D;
defparam \mips1|alu1|sub_ab[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N26
cycloneive_lcell_comb \mips1|alu1|add_ab[13]~26 (
// Equation(s):
// \mips1|alu1|add_ab[13]~26_combout  = (\mips1|alusrc_data2[13]~41_combout  & ((\mips1|Selector18~1_combout  & (\mips1|alu1|add_ab[12]~25  & VCC)) # (!\mips1|Selector18~1_combout  & (!\mips1|alu1|add_ab[12]~25 )))) # (!\mips1|alusrc_data2[13]~41_combout  & 
// ((\mips1|Selector18~1_combout  & (!\mips1|alu1|add_ab[12]~25 )) # (!\mips1|Selector18~1_combout  & ((\mips1|alu1|add_ab[12]~25 ) # (GND)))))
// \mips1|alu1|add_ab[13]~27  = CARRY((\mips1|alusrc_data2[13]~41_combout  & (!\mips1|Selector18~1_combout  & !\mips1|alu1|add_ab[12]~25 )) # (!\mips1|alusrc_data2[13]~41_combout  & ((!\mips1|alu1|add_ab[12]~25 ) # (!\mips1|Selector18~1_combout ))))

	.dataa(\mips1|alusrc_data2[13]~41_combout ),
	.datab(\mips1|Selector18~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[12]~25 ),
	.combout(\mips1|alu1|add_ab[13]~26_combout ),
	.cout(\mips1|alu1|add_ab[13]~27 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[13]~26 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N16
cycloneive_lcell_comb \mips1|alu1|Mux18~0 (
// Equation(s):
// \mips1|alu1|Mux18~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[13]~26_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[13]~26_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[13]~26_combout ),
	.datad(\mips1|alu1|add_ab[13]~26_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux18~0 .lut_mask = 16'hC480;
defparam \mips1|alu1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N18
cycloneive_lcell_comb \mips1|alu1|Mux18~3 (
// Equation(s):
// \mips1|alu1|Mux18~3_combout  = (\mips1|alu1|Mux18~0_combout ) # ((\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux18~1_combout ) # (\mips1|alu1|Mux18~2_combout ))))

	.dataa(\mips1|alu1|Mux28~0_combout ),
	.datab(\mips1|alu1|Mux18~1_combout ),
	.datac(\mips1|alu1|Mux18~2_combout ),
	.datad(\mips1|alu1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux18~3 .lut_mask = 16'hFFA8;
defparam \mips1|alu1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
cycloneive_lcell_comb \mips1|alu1|Mux18~6 (
// Equation(s):
// \mips1|alu1|Mux18~6_combout  = (\mips1|alu1|Mux18~3_combout ) # ((\mips1|alu1|Mux12~4_combout  & ((\mips1|alu1|Mux18~5_combout ) # (\mips1|alu1|Mux18~4_combout ))))

	.dataa(\mips1|alu1|Mux18~5_combout ),
	.datab(\mips1|alu1|Mux18~4_combout ),
	.datac(\mips1|alu1|Mux12~4_combout ),
	.datad(\mips1|alu1|Mux18~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux18~6 .lut_mask = 16'hFFE0;
defparam \mips1|alu1|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N23
dffeas \mips1|reg_alurslt|out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[13] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N11
dffeas \mips1|reg_alurslt_s4|out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[13] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N2
cycloneive_lcell_comb \mips1|reg_s2_mem|out[46]~28 (
// Equation(s):
// \mips1|reg_s2_mem|out[46]~28_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [29])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [29]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[46]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[46]~28 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[46]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N3
dffeas \mips1|reg_s2_mem|out[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[46]~28_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[46] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N6
cycloneive_lcell_comb \mips1|alusrc_data2[14]~37 (
// Equation(s):
// \mips1|alusrc_data2[14]~37_combout  = (\mips1|alusrc_data2[0]~4_combout  & ((\mips1|reg_s2_mem|out [46]) # ((\mips1|reg_alurslt_s4|out [14] & \mips1|alusrc_data2[0]~17_combout )))) # (!\mips1|alusrc_data2[0]~4_combout  & (((\mips1|reg_alurslt_s4|out [14] 
// & \mips1|alusrc_data2[0]~17_combout ))))

	.dataa(\mips1|alusrc_data2[0]~4_combout ),
	.datab(\mips1|reg_s2_mem|out [46]),
	.datac(\mips1|reg_alurslt_s4|out [14]),
	.datad(\mips1|alusrc_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[14]~37 .lut_mask = 16'hF888;
defparam \mips1|alusrc_data2[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N2
cycloneive_lcell_comb \mips1|alusrc_data2[14]~39 (
// Equation(s):
// \mips1|alusrc_data2[14]~39_combout  = (\mips1|alusrc_data2[14]~37_combout ) # ((\mips1|alusrc_data2[14]~38_combout ) # ((\mips1|reg_alurslt|out [14] & \mips1|alusrc_data2[0]~19_combout )))

	.dataa(\mips1|alusrc_data2[14]~37_combout ),
	.datab(\mips1|reg_alurslt|out [14]),
	.datac(\mips1|alusrc_data2[14]~38_combout ),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[14]~39 .lut_mask = 16'hFEFA;
defparam \mips1|alusrc_data2[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N12
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[29]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[29]~feeder_combout  = \mips1|reg_alurslt_s4|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[29]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N13
dffeas \mips1|regm1|mem_rtl_1_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N28
cycloneive_lcell_comb \mips1|reg_s2_mem|out[78]~62 (
// Equation(s):
// \mips1|reg_s2_mem|out[78]~62_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [29])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a18 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [29]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[78]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[78]~62 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[78]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N29
dffeas \mips1|reg_s2_mem|out[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[78]~62_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [78]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[78] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N24
cycloneive_lcell_comb \mips1|Selector17~0 (
// Equation(s):
// \mips1|Selector17~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [14])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [78])))))

	.dataa(\mips1|reg_alurslt_s4|out [14]),
	.datab(\mips1|reg_s2_mem|out [78]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector17~0 .lut_mask = 16'h0A0C;
defparam \mips1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N16
cycloneive_lcell_comb \mips1|Selector17~1 (
// Equation(s):
// \mips1|Selector17~1_combout  = (\mips1|Selector17~0_combout ) # ((\mips1|reg_alurslt|out [14] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [14]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector17~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector17~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N28
cycloneive_lcell_comb \mips1|alu1|sub_ab[14]~28 (
// Equation(s):
// \mips1|alu1|sub_ab[14]~28_combout  = ((\mips1|alusrc_data2[14]~39_combout  $ (\mips1|Selector17~1_combout  $ (\mips1|alu1|sub_ab[13]~27 )))) # (GND)
// \mips1|alu1|sub_ab[14]~29  = CARRY((\mips1|alusrc_data2[14]~39_combout  & (\mips1|Selector17~1_combout  & !\mips1|alu1|sub_ab[13]~27 )) # (!\mips1|alusrc_data2[14]~39_combout  & ((\mips1|Selector17~1_combout ) # (!\mips1|alu1|sub_ab[13]~27 ))))

	.dataa(\mips1|alusrc_data2[14]~39_combout ),
	.datab(\mips1|Selector17~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[13]~27 ),
	.combout(\mips1|alu1|sub_ab[14]~28_combout ),
	.cout(\mips1|alu1|sub_ab[14]~29 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[14]~28 .lut_mask = 16'h964D;
defparam \mips1|alu1|sub_ab[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N28
cycloneive_lcell_comb \mips1|alu1|add_ab[14]~28 (
// Equation(s):
// \mips1|alu1|add_ab[14]~28_combout  = ((\mips1|Selector17~1_combout  $ (\mips1|alusrc_data2[14]~39_combout  $ (!\mips1|alu1|add_ab[13]~27 )))) # (GND)
// \mips1|alu1|add_ab[14]~29  = CARRY((\mips1|Selector17~1_combout  & ((\mips1|alusrc_data2[14]~39_combout ) # (!\mips1|alu1|add_ab[13]~27 ))) # (!\mips1|Selector17~1_combout  & (\mips1|alusrc_data2[14]~39_combout  & !\mips1|alu1|add_ab[13]~27 )))

	.dataa(\mips1|Selector17~1_combout ),
	.datab(\mips1|alusrc_data2[14]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[13]~27 ),
	.combout(\mips1|alu1|add_ab[14]~28_combout ),
	.cout(\mips1|alu1|add_ab[14]~29 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[14]~28 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N10
cycloneive_lcell_comb \mips1|alu1|Mux17~2 (
// Equation(s):
// \mips1|alu1|Mux17~2_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[14]~28_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[14]~28_combout )))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|sub_ab[14]~28_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|add_ab[14]~28_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~2 .lut_mask = 16'h8A80;
defparam \mips1|alu1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N4
cycloneive_lcell_comb \mips1|alu1|Mux17~11 (
// Equation(s):
// \mips1|alu1|Mux17~11_combout  = (\mips1|alusrc_data2[14]~39_combout  & (((\mips1|reg_s2_control|out [0])) # (!\mips1|reg_s2_seimm|out [1]))) # (!\mips1|alusrc_data2[14]~39_combout  & (((!\mips1|Selector17~1_combout ))))

	.dataa(\mips1|reg_s2_seimm|out [1]),
	.datab(\mips1|alusrc_data2[14]~39_combout ),
	.datac(\mips1|Selector17~1_combout ),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~11 .lut_mask = 16'hCF47;
defparam \mips1|alu1|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N2
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[29]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[29]~feeder_combout  = \mips1|reg_alurslt_s4|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[29]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N3
dffeas \mips1|regm1|mem_rtl_2_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[29] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N20
cycloneive_lcell_comb \mips1|reg_s2_mem|out[14]~61 (
// Equation(s):
// \mips1|reg_s2_mem|out[14]~61_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [29])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a18 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [29]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[14]~61 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N21
dffeas \mips1|reg_s2_mem|out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[14]~61_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[14] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N8
cycloneive_lcell_comb \mips1|alusrc_data3[14]~39 (
// Equation(s):
// \mips1|alusrc_data3[14]~39_combout  = (\mips1|alusrc_data3[6]~2_combout  & (((\mips1|alusrc_data3[6]~1_combout )))) # (!\mips1|alusrc_data3[6]~2_combout  & ((\mips1|alusrc_data3[6]~1_combout  & ((\mips1|reg_alurslt|out [14]))) # 
// (!\mips1|alusrc_data3[6]~1_combout  & (\mips1|reg_s2_mem|out [14]))))

	.dataa(\mips1|reg_s2_mem|out [14]),
	.datab(\mips1|reg_alurslt|out [14]),
	.datac(\mips1|alusrc_data3[6]~2_combout ),
	.datad(\mips1|alusrc_data3[6]~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[14]~39 .lut_mask = 16'hFC0A;
defparam \mips1|alusrc_data3[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N12
cycloneive_lcell_comb \mips1|alusrc_data3[14]~40 (
// Equation(s):
// \mips1|alusrc_data3[14]~40_combout  = (\mips1|alusrc_data3[6]~2_combout  & ((\mips1|alusrc_data3[14]~39_combout  & (\mips1|reg_alurslt_s4|out [14])) # (!\mips1|alusrc_data3[14]~39_combout  & ((\mips1|regr_s2_rs|out [5]))))) # 
// (!\mips1|alusrc_data3[6]~2_combout  & (((\mips1|alusrc_data3[14]~39_combout ))))

	.dataa(\mips1|reg_alurslt_s4|out [14]),
	.datab(\mips1|regr_s2_rs|out [5]),
	.datac(\mips1|alusrc_data3[6]~2_combout ),
	.datad(\mips1|alusrc_data3[14]~39_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[14]~40 .lut_mask = 16'hAFC0;
defparam \mips1|alusrc_data3[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N26
cycloneive_lcell_comb \mips1|alu1|Mux17~7 (
// Equation(s):
// \mips1|alu1|Mux17~7_combout  = (!\mips1|alu_ctl1|aluctl[3]~2_combout  & (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|alu1|Mux17~11_combout  & \mips1|alusrc_data3[14]~40_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu1|Mux17~11_combout ),
	.datad(\mips1|alusrc_data3[14]~40_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~7 .lut_mask = 16'h1000;
defparam \mips1|alu1|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N20
cycloneive_lcell_comb \mips1|alu1|Mux17~8 (
// Equation(s):
// \mips1|alu1|Mux17~8_combout  = (\mips1|Selector17~1_combout  & ((\mips1|alu1|Mux29~0_combout ) # ((\mips1|alusrc_data2[14]~39_combout  & !\mips1|alu_ctl1|aluctl[0]~0_combout )))) # (!\mips1|Selector17~1_combout  & (\mips1|alu1|Mux29~0_combout  & 
// (\mips1|alusrc_data2[14]~39_combout )))

	.dataa(\mips1|Selector17~1_combout ),
	.datab(\mips1|alu1|Mux29~0_combout ),
	.datac(\mips1|alusrc_data2[14]~39_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~8 .lut_mask = 16'hC8E8;
defparam \mips1|alu1|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N22
cycloneive_lcell_comb \mips1|alu1|Mux17~5 (
// Equation(s):
// \mips1|alu1|Mux17~5_combout  = (\mips1|Selector17~1_combout  & (!\mips1|alusrc_data2[14]~39_combout  & \mips1|alu_ctl1|aluctl[0]~0_combout )) # (!\mips1|Selector17~1_combout  & (\mips1|alusrc_data2[14]~39_combout  $ (!\mips1|alu_ctl1|aluctl[0]~0_combout 
// )))

	.dataa(\mips1|Selector17~1_combout ),
	.datab(gnd),
	.datac(\mips1|alusrc_data2[14]~39_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~5 .lut_mask = 16'h5A05;
defparam \mips1|alu1|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N12
cycloneive_lcell_comb \mips1|alu1|Mux17~4 (
// Equation(s):
// \mips1|alu1|Mux17~4_combout  = (\mips1|alu1|Mux17~3_combout  & (\mips1|alusrc_data2[14]~39_combout  $ (\mips1|Selector17~1_combout  $ (\mips1|alusrc_data3[14]~40_combout ))))

	.dataa(\mips1|alu1|Mux17~3_combout ),
	.datab(\mips1|alusrc_data2[14]~39_combout ),
	.datac(\mips1|Selector17~1_combout ),
	.datad(\mips1|alusrc_data3[14]~40_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~4 .lut_mask = 16'h8228;
defparam \mips1|alu1|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N24
cycloneive_lcell_comb \mips1|alu1|Mux17~6 (
// Equation(s):
// \mips1|alu1|Mux17~6_combout  = (\mips1|alu1|Mux17~4_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alu_ctl1|Mux0~0_combout  & \mips1|alu1|Mux17~5_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|Mux17~5_combout ),
	.datad(\mips1|alu1|Mux17~4_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~6 .lut_mask = 16'hFF40;
defparam \mips1|alu1|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N14
cycloneive_lcell_comb \mips1|alu1|Mux17~9 (
// Equation(s):
// \mips1|alu1|Mux17~9_combout  = (\mips1|alu1|Mux17~7_combout ) # ((\mips1|alu1|Mux17~6_combout ) # ((\mips1|alu1|Mux17~8_combout  & !\mips1|alu_ctl1|Mux0~0_combout )))

	.dataa(\mips1|alu1|Mux17~7_combout ),
	.datab(\mips1|alu1|Mux17~8_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|Mux17~6_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~9 .lut_mask = 16'hFFAE;
defparam \mips1|alu1|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N4
cycloneive_lcell_comb \mips1|alu1|Mux17~10 (
// Equation(s):
// \mips1|alu1|Mux17~10_combout  = (\mips1|alu1|Mux17~2_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & \mips1|alu1|Mux17~9_combout ))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|Mux17~2_combout ),
	.datac(\mips1|alu1|Mux17~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|alu1|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux17~10 .lut_mask = 16'hDCDC;
defparam \mips1|alu1|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N5
dffeas \mips1|reg_alurslt|out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux17~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[14] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N7
dffeas \mips1|reg_alurslt_s4|out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[14] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N18
cycloneive_lcell_comb \mips1|reg_s2_mem|out[79]~64 (
// Equation(s):
// \mips1|reg_s2_mem|out[79]~64_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [28])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a17 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [28]),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[79]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[79]~64 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[79]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N19
dffeas \mips1|reg_s2_mem|out[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[79]~64_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [79]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[79] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N2
cycloneive_lcell_comb \mips1|Selector16~0 (
// Equation(s):
// \mips1|Selector16~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [15]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [79]))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_s2_mem|out [79]),
	.datac(\mips1|reg_alurslt_s4|out [15]),
	.datad(\mips1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector16~0 .lut_mask = 16'h5044;
defparam \mips1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N0
cycloneive_lcell_comb \mips1|Selector16~1 (
// Equation(s):
// \mips1|Selector16~1_combout  = (\mips1|Selector16~0_combout ) # ((\mips1|reg_alurslt|out [15] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [15]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector16~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector16~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[28]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[28]~feeder_combout  = \mips1|reg_alurslt_s4|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[28]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N25
dffeas \mips1|regm1|mem_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[47]~29 (
// Equation(s):
// \mips1|reg_s2_mem|out[47]~29_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [28])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [28]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[47]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[47]~29 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[47]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N9
dffeas \mips1|reg_s2_mem|out[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[47]~29_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[47] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
cycloneive_lcell_comb \mips1|alusrc_data2[15]~35 (
// Equation(s):
// \mips1|alusrc_data2[15]~35_combout  = (\mips1|alusrc_data2[0]~17_combout  & ((\mips1|reg_alurslt_s4|out [15]) # ((\mips1|alusrc_data2[0]~4_combout  & \mips1|reg_s2_mem|out [47])))) # (!\mips1|alusrc_data2[0]~17_combout  & 
// (((\mips1|alusrc_data2[0]~4_combout  & \mips1|reg_s2_mem|out [47]))))

	.dataa(\mips1|alusrc_data2[0]~17_combout ),
	.datab(\mips1|reg_alurslt_s4|out [15]),
	.datac(\mips1|alusrc_data2[0]~4_combout ),
	.datad(\mips1|reg_s2_mem|out [47]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[15]~35 .lut_mask = 16'hF888;
defparam \mips1|alusrc_data2[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N28
cycloneive_lcell_comb \mips1|alusrc_data2[15]~36 (
// Equation(s):
// \mips1|alusrc_data2[15]~36_combout  = (\mips1|alusrc_data2[15]~35_combout ) # ((\mips1|alusrc_data2[0]~19_combout  & \mips1|reg_alurslt|out [15]))

	.dataa(\mips1|alusrc_data2[0]~19_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [15]),
	.datad(\mips1|alusrc_data2[15]~35_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[15]~36 .lut_mask = 16'hFFA0;
defparam \mips1|alusrc_data2[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
cycloneive_lcell_comb \mips1|alu1|Mux16~5 (
// Equation(s):
// \mips1|alu1|Mux16~5_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|Selector16~1_combout ) # (\mips1|alusrc_data2[15]~36_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector16~1_combout  
// & \mips1|alusrc_data2[15]~36_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector16~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[15]~36_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux16~5 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[28]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[28]~feeder_combout  = \mips1|reg_alurslt_s4|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [15]),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[28]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem_rtl_2_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N25
dffeas \mips1|regm1|mem_rtl_2_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[28] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N10
cycloneive_lcell_comb \mips1|reg_s2_mem|out[15]~63 (
// Equation(s):
// \mips1|reg_s2_mem|out[15]~63_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [28])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a17 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [28]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[15]~63 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N11
dffeas \mips1|reg_s2_mem|out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[15]~63_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[15] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N18
cycloneive_lcell_comb \mips1|alusrc_data3[15]~37 (
// Equation(s):
// \mips1|alusrc_data3[15]~37_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [15]))) # (!\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_s2_mem|out [15]))))

	.dataa(\mips1|reg_s2_mem|out [15]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|reg_alurslt_s4|out [15]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[15]~37 .lut_mask = 16'h3202;
defparam \mips1|alusrc_data3[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N22
cycloneive_lcell_comb \mips1|alusrc_data3[15]~38 (
// Equation(s):
// \mips1|alusrc_data3[15]~38_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[15]~37_combout ) # ((\mips1|Equal4~0_combout  & \mips1|reg_alurslt|out [15]))))

	.dataa(\mips1|alusrc_data3[15]~37_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_alurslt|out [15]),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[15]~38 .lut_mask = 16'h00EA;
defparam \mips1|alusrc_data3[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N18
cycloneive_lcell_comb \mips1|alu1|Mux16~4 (
// Equation(s):
// \mips1|alu1|Mux16~4_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|Selector16~1_combout  $ (\mips1|alusrc_data3[15]~38_combout  $ (\mips1|alusrc_data2[15]~36_combout ))))

	.dataa(\mips1|alu1|Mux31~5_combout ),
	.datab(\mips1|Selector16~1_combout ),
	.datac(\mips1|alusrc_data3[15]~38_combout ),
	.datad(\mips1|alusrc_data2[15]~36_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux16~4 .lut_mask = 16'h8228;
defparam \mips1|alu1|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N30
cycloneive_lcell_comb \mips1|alu1|out~64 (
// Equation(s):
// \mips1|alu1|out~64_combout  = (\mips1|Selector16~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector16~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(gnd),
	.datad(\mips1|Selector16~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~64_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~64 .lut_mask = 16'hAACC;
defparam \mips1|alu1|out~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N10
cycloneive_lcell_comb \mips1|alu1|out~62 (
// Equation(s):
// \mips1|alu1|out~62_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & (\mips1|reg_alurslt_s4|out [15])) # (!\mips1|WideNor1~combout  & ((\mips1|reg_s2_mem|out [47])))))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|WideNor1~combout ),
	.datac(\mips1|reg_alurslt_s4|out [15]),
	.datad(\mips1|reg_s2_mem|out [47]),
	.cin(gnd),
	.combout(\mips1|alu1|out~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~62 .lut_mask = 16'h5140;
defparam \mips1|alu1|out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N14
cycloneive_lcell_comb \mips1|alu1|out~61 (
// Equation(s):
// \mips1|alu1|out~61_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [15])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [15])))

	.dataa(gnd),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [15]),
	.datad(\mips1|reg_s2_mem|out [15]),
	.cin(gnd),
	.combout(\mips1|alu1|out~61_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~61 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
cycloneive_lcell_comb \mips1|alu1|out~63 (
// Equation(s):
// \mips1|alu1|out~63_combout  = (\mips1|Selector16~1_combout  & (\mips1|alu1|out~62_combout )) # (!\mips1|Selector16~1_combout  & (((\mips1|alu1|out~61_combout  & !\mips1|Equal4~0_combout ))))

	.dataa(\mips1|alu1|out~62_combout ),
	.datab(\mips1|Selector16~1_combout ),
	.datac(\mips1|alu1|out~61_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~63_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~63 .lut_mask = 16'h88B8;
defparam \mips1|alu1|out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N20
cycloneive_lcell_comb \mips1|alu1|Mux16~1 (
// Equation(s):
// \mips1|alu1|Mux16~1_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~63_combout ) # ((\mips1|alu1|out~64_combout  & \mips1|reg_alurslt|out [15]))))

	.dataa(\mips1|alu1|out~64_combout ),
	.datab(\mips1|alu1|Mux28~1_combout ),
	.datac(\mips1|reg_alurslt|out [15]),
	.datad(\mips1|alu1|out~63_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux16~1 .lut_mask = 16'hCC80;
defparam \mips1|alu1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N26
cycloneive_lcell_comb \mips1|alu1|Mux16~2 (
// Equation(s):
// \mips1|alu1|Mux16~2_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector16~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|alusrc_data2[15]~36_combout )) # (!\mips1|Selector16~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  $ 
// (!\mips1|alusrc_data2[15]~36_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|Selector16~1_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|alusrc_data2[15]~36_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux16~2 .lut_mask = 16'h2082;
defparam \mips1|alu1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N30
cycloneive_lcell_comb \mips1|alu1|sub_ab[15]~30 (
// Equation(s):
// \mips1|alu1|sub_ab[15]~30_combout  = (\mips1|alusrc_data2[15]~36_combout  & ((\mips1|Selector16~1_combout  & (!\mips1|alu1|sub_ab[14]~29 )) # (!\mips1|Selector16~1_combout  & ((\mips1|alu1|sub_ab[14]~29 ) # (GND))))) # (!\mips1|alusrc_data2[15]~36_combout 
//  & ((\mips1|Selector16~1_combout  & (\mips1|alu1|sub_ab[14]~29  & VCC)) # (!\mips1|Selector16~1_combout  & (!\mips1|alu1|sub_ab[14]~29 ))))
// \mips1|alu1|sub_ab[15]~31  = CARRY((\mips1|alusrc_data2[15]~36_combout  & ((!\mips1|alu1|sub_ab[14]~29 ) # (!\mips1|Selector16~1_combout ))) # (!\mips1|alusrc_data2[15]~36_combout  & (!\mips1|Selector16~1_combout  & !\mips1|alu1|sub_ab[14]~29 )))

	.dataa(\mips1|alusrc_data2[15]~36_combout ),
	.datab(\mips1|Selector16~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[14]~29 ),
	.combout(\mips1|alu1|sub_ab[15]~30_combout ),
	.cout(\mips1|alu1|sub_ab[15]~31 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[15]~30 .lut_mask = 16'h692B;
defparam \mips1|alu1|sub_ab[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N30
cycloneive_lcell_comb \mips1|alu1|add_ab[15]~30 (
// Equation(s):
// \mips1|alu1|add_ab[15]~30_combout  = (\mips1|Selector16~1_combout  & ((\mips1|alusrc_data2[15]~36_combout  & (\mips1|alu1|add_ab[14]~29  & VCC)) # (!\mips1|alusrc_data2[15]~36_combout  & (!\mips1|alu1|add_ab[14]~29 )))) # (!\mips1|Selector16~1_combout  & 
// ((\mips1|alusrc_data2[15]~36_combout  & (!\mips1|alu1|add_ab[14]~29 )) # (!\mips1|alusrc_data2[15]~36_combout  & ((\mips1|alu1|add_ab[14]~29 ) # (GND)))))
// \mips1|alu1|add_ab[15]~31  = CARRY((\mips1|Selector16~1_combout  & (!\mips1|alusrc_data2[15]~36_combout  & !\mips1|alu1|add_ab[14]~29 )) # (!\mips1|Selector16~1_combout  & ((!\mips1|alu1|add_ab[14]~29 ) # (!\mips1|alusrc_data2[15]~36_combout ))))

	.dataa(\mips1|Selector16~1_combout ),
	.datab(\mips1|alusrc_data2[15]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[14]~29 ),
	.combout(\mips1|alu1|add_ab[15]~30_combout ),
	.cout(\mips1|alu1|add_ab[15]~31 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[15]~30 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N24
cycloneive_lcell_comb \mips1|alu1|Mux16~0 (
// Equation(s):
// \mips1|alu1|Mux16~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[15]~30_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[15]~30_combout )))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|sub_ab[15]~30_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|add_ab[15]~30_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux16~0 .lut_mask = 16'h8A80;
defparam \mips1|alu1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N8
cycloneive_lcell_comb \mips1|alu1|Mux16~3 (
// Equation(s):
// \mips1|alu1|Mux16~3_combout  = (\mips1|alu1|Mux16~0_combout ) # ((\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux16~1_combout ) # (\mips1|alu1|Mux16~2_combout ))))

	.dataa(\mips1|alu1|Mux28~0_combout ),
	.datab(\mips1|alu1|Mux16~1_combout ),
	.datac(\mips1|alu1|Mux16~2_combout ),
	.datad(\mips1|alu1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux16~3 .lut_mask = 16'hFFA8;
defparam \mips1|alu1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N4
cycloneive_lcell_comb \mips1|alu1|Mux16~6 (
// Equation(s):
// \mips1|alu1|Mux16~6_combout  = (\mips1|alu1|Mux16~3_combout ) # ((\mips1|alu1|Mux12~4_combout  & ((\mips1|alu1|Mux16~5_combout ) # (\mips1|alu1|Mux16~4_combout ))))

	.dataa(\mips1|alu1|Mux16~5_combout ),
	.datab(\mips1|alu1|Mux16~4_combout ),
	.datac(\mips1|alu1|Mux16~3_combout ),
	.datad(\mips1|alu1|Mux12~4_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux16~6 .lut_mask = 16'hFEF0;
defparam \mips1|alu1|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N5
dffeas \mips1|reg_alurslt|out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux16~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[15] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N15
dffeas \mips1|reg_alurslt_s4|out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[15] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N14
cycloneive_lcell_comb \mips1|reg_s2_mem|out[48]~30 (
// Equation(s):
// \mips1|reg_s2_mem|out[48]~30_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [27])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [27]),
	.datab(\mips1|regm1|Mux63~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[48]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[48]~30 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[48]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N15
dffeas \mips1|reg_s2_mem|out[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[48]~30_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[48] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N18
cycloneive_lcell_comb \mips1|alusrc_data2[16]~33 (
// Equation(s):
// \mips1|alusrc_data2[16]~33_combout  = (\mips1|alusrc_data2[0]~17_combout  & ((\mips1|reg_alurslt_s4|out [16]) # ((\mips1|alusrc_data2[0]~4_combout  & \mips1|reg_s2_mem|out [48])))) # (!\mips1|alusrc_data2[0]~17_combout  & (\mips1|alusrc_data2[0]~4_combout 
//  & ((\mips1|reg_s2_mem|out [48]))))

	.dataa(\mips1|alusrc_data2[0]~17_combout ),
	.datab(\mips1|alusrc_data2[0]~4_combout ),
	.datac(\mips1|reg_alurslt_s4|out [16]),
	.datad(\mips1|reg_s2_mem|out [48]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[16]~33 .lut_mask = 16'hECA0;
defparam \mips1|alusrc_data2[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N16
cycloneive_lcell_comb \mips1|alusrc_data2[16]~34 (
// Equation(s):
// \mips1|alusrc_data2[16]~34_combout  = (\mips1|alusrc_data2[16]~33_combout ) # ((\mips1|alusrc_data2[0]~19_combout  & \mips1|reg_alurslt|out [16]))

	.dataa(\mips1|alusrc_data2[0]~19_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [16]),
	.datad(\mips1|alusrc_data2[16]~33_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[16]~34 .lut_mask = 16'hFFA0;
defparam \mips1|alusrc_data2[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N0
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[27]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[27]~feeder_combout  = \mips1|reg_alurslt_s4|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[27]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N1
dffeas \mips1|regm1|mem_rtl_1_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[80]~66 (
// Equation(s):
// \mips1|reg_s2_mem|out[80]~66_combout  = (\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1_bypass [27]))) # (!\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a16 ))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a16 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1_bypass [27]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[80]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[80]~66 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[80]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N9
dffeas \mips1|reg_s2_mem|out[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[80]~66_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [80]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[80] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N20
cycloneive_lcell_comb \mips1|Selector15~0 (
// Equation(s):
// \mips1|Selector15~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [16])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [80])))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [16]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|reg_s2_mem|out [80]),
	.cin(gnd),
	.combout(\mips1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector15~0 .lut_mask = 16'h4540;
defparam \mips1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N8
cycloneive_lcell_comb \mips1|Selector15~1 (
// Equation(s):
// \mips1|Selector15~1_combout  = (\mips1|Selector15~0_combout ) # ((\mips1|Equal0~0_combout  & \mips1|reg_alurslt|out [16]))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [16]),
	.datad(\mips1|Selector15~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector15~1 .lut_mask = 16'hFFA0;
defparam \mips1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N6
cycloneive_lcell_comb \mips1|alu1|Mux15~5 (
// Equation(s):
// \mips1|alu1|Mux15~5_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[16]~34_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|Selector15~1_combout ))) # (!\mips1|alusrc_data2[16]~34_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector15~1_combout ))))

	.dataa(\mips1|alusrc_data2[16]~34_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|Selector15~1_combout ),
	.datad(\mips1|alu_ctl1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux15~5 .lut_mask = 16'h00E8;
defparam \mips1|alu1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N6
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[27]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[27]~feeder_combout  = \mips1|reg_alurslt_s4|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[27]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N7
dffeas \mips1|regm1|mem_rtl_2_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[27] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N0
cycloneive_lcell_comb \mips1|reg_s2_mem|out[16]~65 (
// Equation(s):
// \mips1|reg_s2_mem|out[16]~65_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [27]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a16 ))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a16 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2_bypass [27]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[16]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[16]~65 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[16]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N1
dffeas \mips1|reg_s2_mem|out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[16]~65_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[16] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N8
cycloneive_lcell_comb \mips1|alusrc_data3[16]~35 (
// Equation(s):
// \mips1|alusrc_data3[16]~35_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [16])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [16])))))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [16]),
	.datad(\mips1|reg_s2_mem|out [16]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[16]~35 .lut_mask = 16'h3120;
defparam \mips1|alusrc_data3[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N24
cycloneive_lcell_comb \mips1|alusrc_data3[16]~36 (
// Equation(s):
// \mips1|alusrc_data3[16]~36_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[16]~35_combout ) # ((\mips1|reg_alurslt|out [16] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|alusrc_data3[16]~35_combout ),
	.datac(\mips1|reg_alurslt|out [16]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[16]~36 .lut_mask = 16'h5444;
defparam \mips1|alusrc_data3[16]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N26
cycloneive_lcell_comb \mips1|alu1|Mux15~4 (
// Equation(s):
// \mips1|alu1|Mux15~4_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|Selector15~1_combout  $ (\mips1|alusrc_data2[16]~34_combout  $ (\mips1|alusrc_data3[16]~36_combout ))))

	.dataa(\mips1|alu1|Mux31~5_combout ),
	.datab(\mips1|Selector15~1_combout ),
	.datac(\mips1|alusrc_data2[16]~34_combout ),
	.datad(\mips1|alusrc_data3[16]~36_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux15~4 .lut_mask = 16'h8228;
defparam \mips1|alu1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N30
cycloneive_lcell_comb \mips1|alu1|Mux15~2 (
// Equation(s):
// \mips1|alu1|Mux15~2_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[16]~34_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|Selector15~1_combout )) # (!\mips1|alusrc_data2[16]~34_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  $ (!\mips1|Selector15~1_combout )))))

	.dataa(\mips1|alusrc_data2[16]~34_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|Selector15~1_combout ),
	.datad(\mips1|alu_ctl1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux15~2 .lut_mask = 16'h4900;
defparam \mips1|alu1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N22
cycloneive_lcell_comb \mips1|alu1|out~60 (
// Equation(s):
// \mips1|alu1|out~60_combout  = (\mips1|Selector15~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector15~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\mips1|Selector15~1_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~60_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~60 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N10
cycloneive_lcell_comb \mips1|alu1|out~58 (
// Equation(s):
// \mips1|alu1|out~58_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & (\mips1|reg_alurslt_s4|out [16])) # (!\mips1|WideNor1~combout  & ((\mips1|reg_s2_mem|out [48])))))

	.dataa(\mips1|WideNor1~combout ),
	.datab(\mips1|reg_alurslt_s4|out [16]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_s2_mem|out [48]),
	.cin(gnd),
	.combout(\mips1|alu1|out~58_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~58 .lut_mask = 16'h0D08;
defparam \mips1|alu1|out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N14
cycloneive_lcell_comb \mips1|alu1|out~57 (
// Equation(s):
// \mips1|alu1|out~57_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [16])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [16])))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [16]),
	.datad(\mips1|reg_s2_mem|out [16]),
	.cin(gnd),
	.combout(\mips1|alu1|out~57_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~57 .lut_mask = 16'hF5A0;
defparam \mips1|alu1|out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N0
cycloneive_lcell_comb \mips1|alu1|out~59 (
// Equation(s):
// \mips1|alu1|out~59_combout  = (\mips1|Selector15~1_combout  & (\mips1|alu1|out~58_combout )) # (!\mips1|Selector15~1_combout  & (((\mips1|alu1|out~57_combout  & !\mips1|Equal4~0_combout ))))

	.dataa(\mips1|alu1|out~58_combout ),
	.datab(\mips1|alu1|out~57_combout ),
	.datac(\mips1|Selector15~1_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~59_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~59 .lut_mask = 16'hA0AC;
defparam \mips1|alu1|out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N12
cycloneive_lcell_comb \mips1|alu1|Mux15~1 (
// Equation(s):
// \mips1|alu1|Mux15~1_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~59_combout ) # ((\mips1|alu1|out~60_combout  & \mips1|reg_alurslt|out [16]))))

	.dataa(\mips1|alu1|out~60_combout ),
	.datab(\mips1|reg_alurslt|out [16]),
	.datac(\mips1|alu1|Mux28~1_combout ),
	.datad(\mips1|alu1|out~59_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux15~1 .lut_mask = 16'hF080;
defparam \mips1|alu1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N0
cycloneive_lcell_comb \mips1|alu1|sub_ab[16]~32 (
// Equation(s):
// \mips1|alu1|sub_ab[16]~32_combout  = ((\mips1|Selector15~1_combout  $ (\mips1|alusrc_data2[16]~34_combout  $ (\mips1|alu1|sub_ab[15]~31 )))) # (GND)
// \mips1|alu1|sub_ab[16]~33  = CARRY((\mips1|Selector15~1_combout  & ((!\mips1|alu1|sub_ab[15]~31 ) # (!\mips1|alusrc_data2[16]~34_combout ))) # (!\mips1|Selector15~1_combout  & (!\mips1|alusrc_data2[16]~34_combout  & !\mips1|alu1|sub_ab[15]~31 )))

	.dataa(\mips1|Selector15~1_combout ),
	.datab(\mips1|alusrc_data2[16]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[15]~31 ),
	.combout(\mips1|alu1|sub_ab[16]~32_combout ),
	.cout(\mips1|alu1|sub_ab[16]~33 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[16]~32 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N0
cycloneive_lcell_comb \mips1|alu1|add_ab[16]~32 (
// Equation(s):
// \mips1|alu1|add_ab[16]~32_combout  = ((\mips1|Selector15~1_combout  $ (\mips1|alusrc_data2[16]~34_combout  $ (!\mips1|alu1|add_ab[15]~31 )))) # (GND)
// \mips1|alu1|add_ab[16]~33  = CARRY((\mips1|Selector15~1_combout  & ((\mips1|alusrc_data2[16]~34_combout ) # (!\mips1|alu1|add_ab[15]~31 ))) # (!\mips1|Selector15~1_combout  & (\mips1|alusrc_data2[16]~34_combout  & !\mips1|alu1|add_ab[15]~31 )))

	.dataa(\mips1|Selector15~1_combout ),
	.datab(\mips1|alusrc_data2[16]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[15]~31 ),
	.combout(\mips1|alu1|add_ab[16]~32_combout ),
	.cout(\mips1|alu1|add_ab[16]~33 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[16]~32 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N28
cycloneive_lcell_comb \mips1|alu1|Mux15~0 (
// Equation(s):
// \mips1|alu1|Mux15~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[16]~32_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[16]~32_combout )))))

	.dataa(\mips1|alu1|sub_ab[16]~32_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|add_ab[16]~32_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux15~0 .lut_mask = 16'hB080;
defparam \mips1|alu1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N2
cycloneive_lcell_comb \mips1|alu1|Mux15~3 (
// Equation(s):
// \mips1|alu1|Mux15~3_combout  = (\mips1|alu1|Mux15~0_combout ) # ((\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux15~2_combout ) # (\mips1|alu1|Mux15~1_combout ))))

	.dataa(\mips1|alu1|Mux15~2_combout ),
	.datab(\mips1|alu1|Mux15~1_combout ),
	.datac(\mips1|alu1|Mux28~0_combout ),
	.datad(\mips1|alu1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux15~3 .lut_mask = 16'hFFE0;
defparam \mips1|alu1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N4
cycloneive_lcell_comb \mips1|alu1|Mux15~6 (
// Equation(s):
// \mips1|alu1|Mux15~6_combout  = (\mips1|alu1|Mux15~3_combout ) # ((\mips1|alu1|Mux12~4_combout  & ((\mips1|alu1|Mux15~5_combout ) # (\mips1|alu1|Mux15~4_combout ))))

	.dataa(\mips1|alu1|Mux15~5_combout ),
	.datab(\mips1|alu1|Mux12~4_combout ),
	.datac(\mips1|alu1|Mux15~4_combout ),
	.datad(\mips1|alu1|Mux15~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux15~6 .lut_mask = 16'hFFC8;
defparam \mips1|alu1|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N5
dffeas \mips1|reg_alurslt|out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux15~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[16] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N15
dffeas \mips1|reg_alurslt_s4|out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[16] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N12
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[26]~feeder_combout  = \mips1|reg_alurslt_s4|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[26]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N13
dffeas \mips1|regm1|mem_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N20
cycloneive_lcell_comb \mips1|reg_s2_mem|out[49]~31 (
// Equation(s):
// \mips1|reg_s2_mem|out[49]~31_combout  = (\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0_bypass [26]))) # (!\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[49]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[49]~31 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[49]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N21
dffeas \mips1|reg_s2_mem|out[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[49]~31_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[49] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N22
cycloneive_lcell_comb \mips1|alusrc_data2[17]~31 (
// Equation(s):
// \mips1|alusrc_data2[17]~31_combout  = (\mips1|alusrc_data2[0]~17_combout  & ((\mips1|reg_alurslt_s4|out [17]) # ((\mips1|reg_s2_mem|out [49] & \mips1|alusrc_data2[0]~4_combout )))) # (!\mips1|alusrc_data2[0]~17_combout  & (((\mips1|reg_s2_mem|out [49] & 
// \mips1|alusrc_data2[0]~4_combout ))))

	.dataa(\mips1|alusrc_data2[0]~17_combout ),
	.datab(\mips1|reg_alurslt_s4|out [17]),
	.datac(\mips1|reg_s2_mem|out [49]),
	.datad(\mips1|alusrc_data2[0]~4_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[17]~31 .lut_mask = 16'hF888;
defparam \mips1|alusrc_data2[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N6
cycloneive_lcell_comb \mips1|alusrc_data2[17]~32 (
// Equation(s):
// \mips1|alusrc_data2[17]~32_combout  = (\mips1|alusrc_data2[17]~31_combout ) # ((\mips1|reg_alurslt|out [17] & \mips1|alusrc_data2[0]~19_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [17]),
	.datac(\mips1|alusrc_data2[17]~31_combout ),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[17]~32 .lut_mask = 16'hFCF0;
defparam \mips1|alusrc_data2[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N30
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[26]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[26]~feeder_combout  = \mips1|reg_alurslt_s4|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[26]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N31
dffeas \mips1|regm1|mem_rtl_2_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[26] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N24
cycloneive_lcell_comb \mips1|reg_s2_mem|out[17]~67 (
// Equation(s):
// \mips1|reg_s2_mem|out[17]~67_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [26])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a15 )))

	.dataa(\mips1|regm1|mem_rtl_2_bypass [26]),
	.datab(\mips1|regm1|Mux95~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[17]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[17]~67 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[17]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N25
dffeas \mips1|reg_s2_mem|out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[17]~67_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[17] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N28
cycloneive_lcell_comb \mips1|alusrc_data3[17]~33 (
// Equation(s):
// \mips1|alusrc_data3[17]~33_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [17])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [17])))))

	.dataa(\mips1|reg_alurslt_s4|out [17]),
	.datab(\mips1|reg_s2_mem|out [17]),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|alusrc_data3[6]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[17]~33 .lut_mask = 16'h0A0C;
defparam \mips1|alusrc_data3[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N30
cycloneive_lcell_comb \mips1|alusrc_data3[17]~34 (
// Equation(s):
// \mips1|alusrc_data3[17]~34_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[17]~33_combout ) # ((\mips1|Equal4~0_combout  & \mips1|reg_alurslt|out [17]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_alurslt|out [17]),
	.datad(\mips1|alusrc_data3[17]~33_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[17]~34 .lut_mask = 16'h5540;
defparam \mips1|alusrc_data3[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[26]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[26]~feeder_combout  = \mips1|reg_alurslt_s4|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[26]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N29
dffeas \mips1|regm1|mem_rtl_1_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N4
cycloneive_lcell_comb \mips1|reg_s2_mem|out[81]~68 (
// Equation(s):
// \mips1|reg_s2_mem|out[81]~68_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [26])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [26]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[81]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[81]~68 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[81]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N5
dffeas \mips1|reg_s2_mem|out[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[81]~68_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [81]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[81] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N26
cycloneive_lcell_comb \mips1|Selector14~0 (
// Equation(s):
// \mips1|Selector14~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [17])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [81])))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [17]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|reg_s2_mem|out [81]),
	.cin(gnd),
	.combout(\mips1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector14~0 .lut_mask = 16'h4540;
defparam \mips1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N28
cycloneive_lcell_comb \mips1|Selector14~1 (
// Equation(s):
// \mips1|Selector14~1_combout  = (\mips1|Selector14~0_combout ) # ((\mips1|reg_alurslt|out [17] & \mips1|Equal0~0_combout ))

	.dataa(\mips1|Selector14~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [17]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector14~1 .lut_mask = 16'hFAAA;
defparam \mips1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N10
cycloneive_lcell_comb \mips1|alu1|Mux14~4 (
// Equation(s):
// \mips1|alu1|Mux14~4_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data2[17]~32_combout  $ (\mips1|alusrc_data3[17]~34_combout  $ (\mips1|Selector14~1_combout ))))

	.dataa(\mips1|alusrc_data2[17]~32_combout ),
	.datab(\mips1|alu1|Mux31~5_combout ),
	.datac(\mips1|alusrc_data3[17]~34_combout ),
	.datad(\mips1|Selector14~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux14~4 .lut_mask = 16'h8448;
defparam \mips1|alu1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N8
cycloneive_lcell_comb \mips1|alu1|Mux14~5 (
// Equation(s):
// \mips1|alu1|Mux14~5_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[17]~32_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|Selector14~1_combout ))) # (!\mips1|alusrc_data2[17]~32_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector14~1_combout ))))

	.dataa(\mips1|alusrc_data2[17]~32_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|Selector14~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux14~5 .lut_mask = 16'h3220;
defparam \mips1|alu1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N0
cycloneive_lcell_comb \mips1|alu1|Mux14~2 (
// Equation(s):
// \mips1|alu1|Mux14~2_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[17]~32_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|Selector14~1_combout )) # (!\mips1|alusrc_data2[17]~32_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  $ (!\mips1|Selector14~1_combout )))))

	.dataa(\mips1|alusrc_data2[17]~32_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|Selector14~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux14~2 .lut_mask = 16'h4084;
defparam \mips1|alu1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N2
cycloneive_lcell_comb \mips1|alu1|sub_ab[17]~34 (
// Equation(s):
// \mips1|alu1|sub_ab[17]~34_combout  = (\mips1|alusrc_data2[17]~32_combout  & ((\mips1|Selector14~1_combout  & (!\mips1|alu1|sub_ab[16]~33 )) # (!\mips1|Selector14~1_combout  & ((\mips1|alu1|sub_ab[16]~33 ) # (GND))))) # (!\mips1|alusrc_data2[17]~32_combout 
//  & ((\mips1|Selector14~1_combout  & (\mips1|alu1|sub_ab[16]~33  & VCC)) # (!\mips1|Selector14~1_combout  & (!\mips1|alu1|sub_ab[16]~33 ))))
// \mips1|alu1|sub_ab[17]~35  = CARRY((\mips1|alusrc_data2[17]~32_combout  & ((!\mips1|alu1|sub_ab[16]~33 ) # (!\mips1|Selector14~1_combout ))) # (!\mips1|alusrc_data2[17]~32_combout  & (!\mips1|Selector14~1_combout  & !\mips1|alu1|sub_ab[16]~33 )))

	.dataa(\mips1|alusrc_data2[17]~32_combout ),
	.datab(\mips1|Selector14~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[16]~33 ),
	.combout(\mips1|alu1|sub_ab[17]~34_combout ),
	.cout(\mips1|alu1|sub_ab[17]~35 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[17]~34 .lut_mask = 16'h692B;
defparam \mips1|alu1|sub_ab[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N2
cycloneive_lcell_comb \mips1|alu1|add_ab[17]~34 (
// Equation(s):
// \mips1|alu1|add_ab[17]~34_combout  = (\mips1|alusrc_data2[17]~32_combout  & ((\mips1|Selector14~1_combout  & (\mips1|alu1|add_ab[16]~33  & VCC)) # (!\mips1|Selector14~1_combout  & (!\mips1|alu1|add_ab[16]~33 )))) # (!\mips1|alusrc_data2[17]~32_combout  & 
// ((\mips1|Selector14~1_combout  & (!\mips1|alu1|add_ab[16]~33 )) # (!\mips1|Selector14~1_combout  & ((\mips1|alu1|add_ab[16]~33 ) # (GND)))))
// \mips1|alu1|add_ab[17]~35  = CARRY((\mips1|alusrc_data2[17]~32_combout  & (!\mips1|Selector14~1_combout  & !\mips1|alu1|add_ab[16]~33 )) # (!\mips1|alusrc_data2[17]~32_combout  & ((!\mips1|alu1|add_ab[16]~33 ) # (!\mips1|Selector14~1_combout ))))

	.dataa(\mips1|alusrc_data2[17]~32_combout ),
	.datab(\mips1|Selector14~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[16]~33 ),
	.combout(\mips1|alu1|add_ab[17]~34_combout ),
	.cout(\mips1|alu1|add_ab[17]~35 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[17]~34 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N14
cycloneive_lcell_comb \mips1|alu1|Mux14~0 (
// Equation(s):
// \mips1|alu1|Mux14~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[17]~34_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[17]~34_combout )))))

	.dataa(\mips1|alu1|sub_ab[17]~34_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|add_ab[17]~34_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux14~0 .lut_mask = 16'hB080;
defparam \mips1|alu1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N2
cycloneive_lcell_comb \mips1|alu1|out~56 (
// Equation(s):
// \mips1|alu1|out~56_combout  = (\mips1|Selector14~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector14~1_combout  & (\mips1|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Selector14~1_combout ),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~56_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~56 .lut_mask = 16'hFC30;
defparam \mips1|alu1|out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N16
cycloneive_lcell_comb \mips1|alu1|out~53 (
// Equation(s):
// \mips1|alu1|out~53_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [17])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [17])))

	.dataa(gnd),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [17]),
	.datad(\mips1|reg_s2_mem|out [17]),
	.cin(gnd),
	.combout(\mips1|alu1|out~53_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~53 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N24
cycloneive_lcell_comb \mips1|alu1|out~54 (
// Equation(s):
// \mips1|alu1|out~54_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [17]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [49]))))

	.dataa(\mips1|WideNor1~combout ),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|reg_s2_mem|out [49]),
	.datad(\mips1|reg_alurslt_s4|out [17]),
	.cin(gnd),
	.combout(\mips1|alu1|out~54_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~54 .lut_mask = 16'h3210;
defparam \mips1|alu1|out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N12
cycloneive_lcell_comb \mips1|alu1|out~55 (
// Equation(s):
// \mips1|alu1|out~55_combout  = (\mips1|Selector14~1_combout  & (((\mips1|alu1|out~54_combout )))) # (!\mips1|Selector14~1_combout  & (\mips1|alu1|out~53_combout  & (!\mips1|Equal4~0_combout )))

	.dataa(\mips1|alu1|out~53_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|alu1|out~54_combout ),
	.datad(\mips1|Selector14~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~55_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~55 .lut_mask = 16'hF022;
defparam \mips1|alu1|out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N20
cycloneive_lcell_comb \mips1|alu1|Mux14~1 (
// Equation(s):
// \mips1|alu1|Mux14~1_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~55_combout ) # ((\mips1|alu1|out~56_combout  & \mips1|reg_alurslt|out [17]))))

	.dataa(\mips1|alu1|Mux28~1_combout ),
	.datab(\mips1|alu1|out~56_combout ),
	.datac(\mips1|reg_alurslt|out [17]),
	.datad(\mips1|alu1|out~55_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux14~1 .lut_mask = 16'hAA80;
defparam \mips1|alu1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N18
cycloneive_lcell_comb \mips1|alu1|Mux14~3 (
// Equation(s):
// \mips1|alu1|Mux14~3_combout  = (\mips1|alu1|Mux14~0_combout ) # ((\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux14~2_combout ) # (\mips1|alu1|Mux14~1_combout ))))

	.dataa(\mips1|alu1|Mux28~0_combout ),
	.datab(\mips1|alu1|Mux14~2_combout ),
	.datac(\mips1|alu1|Mux14~0_combout ),
	.datad(\mips1|alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux14~3 .lut_mask = 16'hFAF8;
defparam \mips1|alu1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N4
cycloneive_lcell_comb \mips1|alu1|Mux14~6 (
// Equation(s):
// \mips1|alu1|Mux14~6_combout  = (\mips1|alu1|Mux14~3_combout ) # ((\mips1|alu1|Mux12~4_combout  & ((\mips1|alu1|Mux14~4_combout ) # (\mips1|alu1|Mux14~5_combout ))))

	.dataa(\mips1|alu1|Mux14~4_combout ),
	.datab(\mips1|alu1|Mux12~4_combout ),
	.datac(\mips1|alu1|Mux14~5_combout ),
	.datad(\mips1|alu1|Mux14~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux14~6 .lut_mask = 16'hFFC8;
defparam \mips1|alu1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N5
dffeas \mips1|reg_alurslt|out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux14~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[17] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N17
dffeas \mips1|reg_alurslt_s4|out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[17] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N10
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[25]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[25]~feeder_combout  = \mips1|reg_alurslt_s4|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[25]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N11
dffeas \mips1|regm1|mem_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N26
cycloneive_lcell_comb \mips1|reg_s2_mem|out[50]~32 (
// Equation(s):
// \mips1|reg_s2_mem|out[50]~32_combout  = (\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0_bypass [25]))) # (!\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\mips1|regm1|Mux63~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0_bypass [25]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[50]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[50]~32 .lut_mask = 16'hEE22;
defparam \mips1|reg_s2_mem|out[50]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N27
dffeas \mips1|reg_s2_mem|out[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[50]~32_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[50] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
cycloneive_lcell_comb \mips1|alusrc_data2[18]~29 (
// Equation(s):
// \mips1|alusrc_data2[18]~29_combout  = (\mips1|alusrc_data2[0]~4_combout  & ((\mips1|reg_s2_mem|out [50]) # ((\mips1|reg_alurslt_s4|out [18] & \mips1|alusrc_data2[0]~17_combout )))) # (!\mips1|alusrc_data2[0]~4_combout  & (\mips1|reg_alurslt_s4|out [18] & 
// ((\mips1|alusrc_data2[0]~17_combout ))))

	.dataa(\mips1|alusrc_data2[0]~4_combout ),
	.datab(\mips1|reg_alurslt_s4|out [18]),
	.datac(\mips1|reg_s2_mem|out [50]),
	.datad(\mips1|alusrc_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[18]~29 .lut_mask = 16'hECA0;
defparam \mips1|alusrc_data2[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
cycloneive_lcell_comb \mips1|alusrc_data2[18]~30 (
// Equation(s):
// \mips1|alusrc_data2[18]~30_combout  = (\mips1|alusrc_data2[18]~29_combout ) # ((\mips1|reg_alurslt|out [18] & \mips1|alusrc_data2[0]~19_combout ))

	.dataa(\mips1|reg_alurslt|out [18]),
	.datab(gnd),
	.datac(\mips1|alusrc_data2[18]~29_combout ),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[18]~30 .lut_mask = 16'hFAF0;
defparam \mips1|alusrc_data2[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N2
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[25]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[25]~feeder_combout  = \mips1|reg_alurslt_s4|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[25]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N3
dffeas \mips1|regm1|mem_rtl_1_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N26
cycloneive_lcell_comb \mips1|reg_s2_mem|out[82]~70 (
// Equation(s):
// \mips1|reg_s2_mem|out[82]~70_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [25])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a14 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [25]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[82]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[82]~70 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[82]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N27
dffeas \mips1|reg_s2_mem|out[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[82]~70_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [82]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[82] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
cycloneive_lcell_comb \mips1|Selector13~0 (
// Equation(s):
// \mips1|Selector13~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [18]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [82]))))

	.dataa(\mips1|reg_s2_mem|out [82]),
	.datab(\mips1|reg_alurslt_s4|out [18]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector13~0 .lut_mask = 16'h00CA;
defparam \mips1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
cycloneive_lcell_comb \mips1|Selector13~1 (
// Equation(s):
// \mips1|Selector13~1_combout  = (\mips1|Selector13~0_combout ) # ((\mips1|reg_alurslt|out [18] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Selector13~0_combout ),
	.datac(\mips1|reg_alurslt|out [18]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector13~1 .lut_mask = 16'hFCCC;
defparam \mips1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
cycloneive_lcell_comb \mips1|alu1|Mux13~5 (
// Equation(s):
// \mips1|alu1|Mux13~5_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[18]~30_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|Selector13~1_combout ))) # (!\mips1|alusrc_data2[18]~30_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector13~1_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alusrc_data2[18]~30_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux13~5 .lut_mask = 16'h5440;
defparam \mips1|alu1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N20
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[25]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[25]~feeder_combout  = \mips1|reg_alurslt_s4|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[25]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N21
dffeas \mips1|regm1|mem_rtl_2_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[25] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N4
cycloneive_lcell_comb \mips1|reg_s2_mem|out[18]~69 (
// Equation(s):
// \mips1|reg_s2_mem|out[18]~69_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [25]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a14 ))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2_bypass [25]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[18]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[18]~69 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[18]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N5
dffeas \mips1|reg_s2_mem|out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[18]~69_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[18] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N8
cycloneive_lcell_comb \mips1|alusrc_data3[18]~31 (
// Equation(s):
// \mips1|alusrc_data3[18]~31_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [18])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [18])))))

	.dataa(\mips1|reg_alurslt_s4|out [18]),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_s2_mem|out [18]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[18]~31 .lut_mask = 16'h00B8;
defparam \mips1|alusrc_data3[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
cycloneive_lcell_comb \mips1|alusrc_data3[18]~32 (
// Equation(s):
// \mips1|alusrc_data3[18]~32_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[18]~31_combout ) # ((\mips1|reg_alurslt|out [18] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|reg_alurslt|out [18]),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|alusrc_data3[18]~31_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[18]~32 .lut_mask = 16'h3230;
defparam \mips1|alusrc_data3[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
cycloneive_lcell_comb \mips1|alu1|Mux13~4 (
// Equation(s):
// \mips1|alu1|Mux13~4_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data3[18]~32_combout  $ (\mips1|alusrc_data2[18]~30_combout  $ (\mips1|Selector13~1_combout ))))

	.dataa(\mips1|alusrc_data3[18]~32_combout ),
	.datab(\mips1|alusrc_data2[18]~30_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux13~4 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
cycloneive_lcell_comb \mips1|alu1|out~49 (
// Equation(s):
// \mips1|alu1|out~49_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [18])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [18])))

	.dataa(gnd),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [18]),
	.datad(\mips1|reg_s2_mem|out [18]),
	.cin(gnd),
	.combout(\mips1|alu1|out~49_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~49 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
cycloneive_lcell_comb \mips1|alu1|out~50 (
// Equation(s):
// \mips1|alu1|out~50_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [18]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [50]))))

	.dataa(\mips1|reg_s2_mem|out [50]),
	.datab(\mips1|reg_alurslt_s4|out [18]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|WideNor1~combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~50_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~50 .lut_mask = 16'h0C0A;
defparam \mips1|alu1|out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
cycloneive_lcell_comb \mips1|alu1|out~51 (
// Equation(s):
// \mips1|alu1|out~51_combout  = (\mips1|Selector13~1_combout  & (((\mips1|alu1|out~50_combout )))) # (!\mips1|Selector13~1_combout  & (\mips1|alu1|out~49_combout  & ((!\mips1|Equal4~0_combout ))))

	.dataa(\mips1|Selector13~1_combout ),
	.datab(\mips1|alu1|out~49_combout ),
	.datac(\mips1|alu1|out~50_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~51_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~51 .lut_mask = 16'hA0E4;
defparam \mips1|alu1|out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
cycloneive_lcell_comb \mips1|alu1|out~52 (
// Equation(s):
// \mips1|alu1|out~52_combout  = (\mips1|Selector13~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector13~1_combout  & (\mips1|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~52_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~52 .lut_mask = 16'hF0CC;
defparam \mips1|alu1|out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
cycloneive_lcell_comb \mips1|alu1|Mux13~1 (
// Equation(s):
// \mips1|alu1|Mux13~1_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~51_combout ) # ((\mips1|reg_alurslt|out [18] & \mips1|alu1|out~52_combout ))))

	.dataa(\mips1|alu1|Mux28~1_combout ),
	.datab(\mips1|alu1|out~51_combout ),
	.datac(\mips1|reg_alurslt|out [18]),
	.datad(\mips1|alu1|out~52_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux13~1 .lut_mask = 16'hA888;
defparam \mips1|alu1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
cycloneive_lcell_comb \mips1|alu1|Mux13~2 (
// Equation(s):
// \mips1|alu1|Mux13~2_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[18]~30_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|Selector13~1_combout )) # (!\mips1|alusrc_data2[18]~30_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  $ (!\mips1|Selector13~1_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alusrc_data2[18]~30_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux13~2 .lut_mask = 16'h2082;
defparam \mips1|alu1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N4
cycloneive_lcell_comb \mips1|alu1|sub_ab[18]~36 (
// Equation(s):
// \mips1|alu1|sub_ab[18]~36_combout  = ((\mips1|Selector13~1_combout  $ (\mips1|alusrc_data2[18]~30_combout  $ (\mips1|alu1|sub_ab[17]~35 )))) # (GND)
// \mips1|alu1|sub_ab[18]~37  = CARRY((\mips1|Selector13~1_combout  & ((!\mips1|alu1|sub_ab[17]~35 ) # (!\mips1|alusrc_data2[18]~30_combout ))) # (!\mips1|Selector13~1_combout  & (!\mips1|alusrc_data2[18]~30_combout  & !\mips1|alu1|sub_ab[17]~35 )))

	.dataa(\mips1|Selector13~1_combout ),
	.datab(\mips1|alusrc_data2[18]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[17]~35 ),
	.combout(\mips1|alu1|sub_ab[18]~36_combout ),
	.cout(\mips1|alu1|sub_ab[18]~37 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[18]~36 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N4
cycloneive_lcell_comb \mips1|alu1|add_ab[18]~36 (
// Equation(s):
// \mips1|alu1|add_ab[18]~36_combout  = ((\mips1|alusrc_data2[18]~30_combout  $ (\mips1|Selector13~1_combout  $ (!\mips1|alu1|add_ab[17]~35 )))) # (GND)
// \mips1|alu1|add_ab[18]~37  = CARRY((\mips1|alusrc_data2[18]~30_combout  & ((\mips1|Selector13~1_combout ) # (!\mips1|alu1|add_ab[17]~35 ))) # (!\mips1|alusrc_data2[18]~30_combout  & (\mips1|Selector13~1_combout  & !\mips1|alu1|add_ab[17]~35 )))

	.dataa(\mips1|alusrc_data2[18]~30_combout ),
	.datab(\mips1|Selector13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[17]~35 ),
	.combout(\mips1|alu1|add_ab[18]~36_combout ),
	.cout(\mips1|alu1|add_ab[18]~37 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[18]~36 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
cycloneive_lcell_comb \mips1|alu1|Mux13~0 (
// Equation(s):
// \mips1|alu1|Mux13~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[18]~36_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[18]~36_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[18]~36_combout ),
	.datad(\mips1|alu1|add_ab[18]~36_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux13~0 .lut_mask = 16'hC480;
defparam \mips1|alu1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
cycloneive_lcell_comb \mips1|alu1|Mux13~3 (
// Equation(s):
// \mips1|alu1|Mux13~3_combout  = (\mips1|alu1|Mux13~0_combout ) # ((\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux13~1_combout ) # (\mips1|alu1|Mux13~2_combout ))))

	.dataa(\mips1|alu1|Mux13~1_combout ),
	.datab(\mips1|alu1|Mux13~2_combout ),
	.datac(\mips1|alu1|Mux28~0_combout ),
	.datad(\mips1|alu1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux13~3 .lut_mask = 16'hFFE0;
defparam \mips1|alu1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
cycloneive_lcell_comb \mips1|alu1|Mux13~6 (
// Equation(s):
// \mips1|alu1|Mux13~6_combout  = (\mips1|alu1|Mux13~3_combout ) # ((\mips1|alu1|Mux12~4_combout  & ((\mips1|alu1|Mux13~5_combout ) # (\mips1|alu1|Mux13~4_combout ))))

	.dataa(\mips1|alu1|Mux12~4_combout ),
	.datab(\mips1|alu1|Mux13~5_combout ),
	.datac(\mips1|alu1|Mux13~4_combout ),
	.datad(\mips1|alu1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux13~6 .lut_mask = 16'hFFA8;
defparam \mips1|alu1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N27
dffeas \mips1|reg_alurslt|out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[18] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N1
dffeas \mips1|reg_alurslt_s4|out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[18] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[83]~72 (
// Equation(s):
// \mips1|reg_s2_mem|out[83]~72_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [24])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a13 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [24]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[83]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[83]~72 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[83]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N9
dffeas \mips1|reg_s2_mem|out[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[83]~72_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [83]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[83] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
cycloneive_lcell_comb \mips1|Selector12~0 (
// Equation(s):
// \mips1|Selector12~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [19])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [83])))))

	.dataa(\mips1|Equal1~0_combout ),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [19]),
	.datad(\mips1|reg_s2_mem|out [83]),
	.cin(gnd),
	.combout(\mips1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector12~0 .lut_mask = 16'h3120;
defparam \mips1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N20
cycloneive_lcell_comb \mips1|Selector12~1 (
// Equation(s):
// \mips1|Selector12~1_combout  = (\mips1|Selector12~0_combout ) # ((\mips1|reg_alurslt|out [19] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [19]),
	.datac(\mips1|Selector12~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector12~1 .lut_mask = 16'hFCF0;
defparam \mips1|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N16
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[24]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[24]~feeder_combout  = \mips1|reg_alurslt_s4|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[24]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N17
dffeas \mips1|regm1|mem_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N0
cycloneive_lcell_comb \mips1|reg_s2_mem|out[51]~33 (
// Equation(s):
// \mips1|reg_s2_mem|out[51]~33_combout  = (\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0_bypass [24]))) # (!\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[51]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[51]~33 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[51]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N1
dffeas \mips1|reg_s2_mem|out[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[51]~33_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[51] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N16
cycloneive_lcell_comb \mips1|alusrc_data2[19]~27 (
// Equation(s):
// \mips1|alusrc_data2[19]~27_combout  = (\mips1|reg_alurslt_s4|out [19] & ((\mips1|alusrc_data2[0]~17_combout ) # ((\mips1|alusrc_data2[0]~4_combout  & \mips1|reg_s2_mem|out [51])))) # (!\mips1|reg_alurslt_s4|out [19] & (\mips1|alusrc_data2[0]~4_combout  & 
// ((\mips1|reg_s2_mem|out [51]))))

	.dataa(\mips1|reg_alurslt_s4|out [19]),
	.datab(\mips1|alusrc_data2[0]~4_combout ),
	.datac(\mips1|alusrc_data2[0]~17_combout ),
	.datad(\mips1|reg_s2_mem|out [51]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[19]~27 .lut_mask = 16'hECA0;
defparam \mips1|alusrc_data2[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N10
cycloneive_lcell_comb \mips1|alusrc_data2[19]~28 (
// Equation(s):
// \mips1|alusrc_data2[19]~28_combout  = (\mips1|alusrc_data2[19]~27_combout ) # ((\mips1|alusrc_data2[0]~19_combout  & \mips1|reg_alurslt|out [19]))

	.dataa(\mips1|alusrc_data2[0]~19_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [19]),
	.datad(\mips1|alusrc_data2[19]~27_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[19]~28 .lut_mask = 16'hFFA0;
defparam \mips1|alusrc_data2[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N22
cycloneive_lcell_comb \mips1|alu1|Mux12~6 (
// Equation(s):
// \mips1|alu1|Mux12~6_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|Selector12~1_combout ) # (\mips1|alusrc_data2[19]~28_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector12~1_combout  
// & \mips1|alusrc_data2[19]~28_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector12~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[19]~28_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux12~6 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N2
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[24]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[24]~feeder_combout  = \mips1|reg_alurslt_s4|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[24]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N3
dffeas \mips1|regm1|mem_rtl_2_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[24] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N10
cycloneive_lcell_comb \mips1|reg_s2_mem|out[19]~71 (
// Equation(s):
// \mips1|reg_s2_mem|out[19]~71_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [24]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a13 ))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2_bypass [24]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[19]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[19]~71 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[19]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N11
dffeas \mips1|reg_s2_mem|out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[19]~71_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[19] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N2
cycloneive_lcell_comb \mips1|alusrc_data3[19]~29 (
// Equation(s):
// \mips1|alusrc_data3[19]~29_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [19])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [19])))))

	.dataa(\mips1|reg_alurslt_s4|out [19]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|reg_s2_mem|out [19]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[19]~29 .lut_mask = 16'h2320;
defparam \mips1|alusrc_data3[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N24
cycloneive_lcell_comb \mips1|alusrc_data3[19]~30 (
// Equation(s):
// \mips1|alusrc_data3[19]~30_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[19]~29_combout ) # ((\mips1|Equal4~0_combout  & \mips1|reg_alurslt|out [19]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_alurslt|out [19]),
	.datad(\mips1|alusrc_data3[19]~29_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[19]~30 .lut_mask = 16'h5540;
defparam \mips1|alusrc_data3[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N30
cycloneive_lcell_comb \mips1|alu1|Mux12~5 (
// Equation(s):
// \mips1|alu1|Mux12~5_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data2[19]~28_combout  $ (\mips1|Selector12~1_combout  $ (\mips1|alusrc_data3[19]~30_combout ))))

	.dataa(\mips1|alusrc_data2[19]~28_combout ),
	.datab(\mips1|Selector12~1_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data3[19]~30_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux12~5 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N12
cycloneive_lcell_comb \mips1|alu1|out~46 (
// Equation(s):
// \mips1|alu1|out~46_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & (\mips1|reg_alurslt_s4|out [19])) # (!\mips1|WideNor1~combout  & ((\mips1|reg_s2_mem|out [51])))))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|WideNor1~combout ),
	.datac(\mips1|reg_alurslt_s4|out [19]),
	.datad(\mips1|reg_s2_mem|out [51]),
	.cin(gnd),
	.combout(\mips1|alu1|out~46_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~46 .lut_mask = 16'h5140;
defparam \mips1|alu1|out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N8
cycloneive_lcell_comb \mips1|alu1|out~45 (
// Equation(s):
// \mips1|alu1|out~45_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [19])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [19])))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [19]),
	.datad(\mips1|reg_s2_mem|out [19]),
	.cin(gnd),
	.combout(\mips1|alu1|out~45_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~45 .lut_mask = 16'hF5A0;
defparam \mips1|alu1|out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N14
cycloneive_lcell_comb \mips1|alu1|out~47 (
// Equation(s):
// \mips1|alu1|out~47_combout  = (\mips1|Selector12~1_combout  & (\mips1|alu1|out~46_combout )) # (!\mips1|Selector12~1_combout  & (((!\mips1|Equal4~0_combout  & \mips1|alu1|out~45_combout ))))

	.dataa(\mips1|alu1|out~46_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|alu1|out~45_combout ),
	.datad(\mips1|Selector12~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~47_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~47 .lut_mask = 16'hAA30;
defparam \mips1|alu1|out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N6
cycloneive_lcell_comb \mips1|alu1|out~48 (
// Equation(s):
// \mips1|alu1|out~48_combout  = (\mips1|Selector12~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector12~1_combout  & (\mips1|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Selector12~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~48_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~48 .lut_mask = 16'hF0CC;
defparam \mips1|alu1|out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N28
cycloneive_lcell_comb \mips1|alu1|Mux12~1 (
// Equation(s):
// \mips1|alu1|Mux12~1_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~47_combout ) # ((\mips1|reg_alurslt|out [19] & \mips1|alu1|out~48_combout ))))

	.dataa(\mips1|alu1|Mux28~1_combout ),
	.datab(\mips1|reg_alurslt|out [19]),
	.datac(\mips1|alu1|out~47_combout ),
	.datad(\mips1|alu1|out~48_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux12~1 .lut_mask = 16'hA8A0;
defparam \mips1|alu1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N26
cycloneive_lcell_comb \mips1|alu1|Mux12~2 (
// Equation(s):
// \mips1|alu1|Mux12~2_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector12~1_combout  $ (\mips1|alusrc_data2[19]~28_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|Selector12~1_combout  & 
// !\mips1|alusrc_data2[19]~28_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector12~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[19]~28_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux12~2 .lut_mask = 16'h2090;
defparam \mips1|alu1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N6
cycloneive_lcell_comb \mips1|alu1|add_ab[19]~38 (
// Equation(s):
// \mips1|alu1|add_ab[19]~38_combout  = (\mips1|Selector12~1_combout  & ((\mips1|alusrc_data2[19]~28_combout  & (\mips1|alu1|add_ab[18]~37  & VCC)) # (!\mips1|alusrc_data2[19]~28_combout  & (!\mips1|alu1|add_ab[18]~37 )))) # (!\mips1|Selector12~1_combout  & 
// ((\mips1|alusrc_data2[19]~28_combout  & (!\mips1|alu1|add_ab[18]~37 )) # (!\mips1|alusrc_data2[19]~28_combout  & ((\mips1|alu1|add_ab[18]~37 ) # (GND)))))
// \mips1|alu1|add_ab[19]~39  = CARRY((\mips1|Selector12~1_combout  & (!\mips1|alusrc_data2[19]~28_combout  & !\mips1|alu1|add_ab[18]~37 )) # (!\mips1|Selector12~1_combout  & ((!\mips1|alu1|add_ab[18]~37 ) # (!\mips1|alusrc_data2[19]~28_combout ))))

	.dataa(\mips1|Selector12~1_combout ),
	.datab(\mips1|alusrc_data2[19]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[18]~37 ),
	.combout(\mips1|alu1|add_ab[19]~38_combout ),
	.cout(\mips1|alu1|add_ab[19]~39 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[19]~38 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N6
cycloneive_lcell_comb \mips1|alu1|sub_ab[19]~38 (
// Equation(s):
// \mips1|alu1|sub_ab[19]~38_combout  = (\mips1|Selector12~1_combout  & ((\mips1|alusrc_data2[19]~28_combout  & (!\mips1|alu1|sub_ab[18]~37 )) # (!\mips1|alusrc_data2[19]~28_combout  & (\mips1|alu1|sub_ab[18]~37  & VCC)))) # (!\mips1|Selector12~1_combout  & 
// ((\mips1|alusrc_data2[19]~28_combout  & ((\mips1|alu1|sub_ab[18]~37 ) # (GND))) # (!\mips1|alusrc_data2[19]~28_combout  & (!\mips1|alu1|sub_ab[18]~37 ))))
// \mips1|alu1|sub_ab[19]~39  = CARRY((\mips1|Selector12~1_combout  & (\mips1|alusrc_data2[19]~28_combout  & !\mips1|alu1|sub_ab[18]~37 )) # (!\mips1|Selector12~1_combout  & ((\mips1|alusrc_data2[19]~28_combout ) # (!\mips1|alu1|sub_ab[18]~37 ))))

	.dataa(\mips1|Selector12~1_combout ),
	.datab(\mips1|alusrc_data2[19]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[18]~37 ),
	.combout(\mips1|alu1|sub_ab[19]~38_combout ),
	.cout(\mips1|alu1|sub_ab[19]~39 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[19]~38 .lut_mask = 16'h694D;
defparam \mips1|alu1|sub_ab[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N0
cycloneive_lcell_comb \mips1|alu1|Mux12~0 (
// Equation(s):
// \mips1|alu1|Mux12~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[19]~38_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[19]~38_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|add_ab[19]~38_combout ),
	.datad(\mips1|alu1|sub_ab[19]~38_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux12~0 .lut_mask = 16'hA820;
defparam \mips1|alu1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N18
cycloneive_lcell_comb \mips1|alu1|Mux12~3 (
// Equation(s):
// \mips1|alu1|Mux12~3_combout  = (\mips1|alu1|Mux12~0_combout ) # ((\mips1|alu1|Mux28~0_combout  & ((\mips1|alu1|Mux12~1_combout ) # (\mips1|alu1|Mux12~2_combout ))))

	.dataa(\mips1|alu1|Mux28~0_combout ),
	.datab(\mips1|alu1|Mux12~1_combout ),
	.datac(\mips1|alu1|Mux12~2_combout ),
	.datad(\mips1|alu1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux12~3 .lut_mask = 16'hFFA8;
defparam \mips1|alu1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N4
cycloneive_lcell_comb \mips1|alu1|Mux12~7 (
// Equation(s):
// \mips1|alu1|Mux12~7_combout  = (\mips1|alu1|Mux12~3_combout ) # ((\mips1|alu1|Mux12~4_combout  & ((\mips1|alu1|Mux12~6_combout ) # (\mips1|alu1|Mux12~5_combout ))))

	.dataa(\mips1|alu1|Mux12~6_combout ),
	.datab(\mips1|alu1|Mux12~5_combout ),
	.datac(\mips1|alu1|Mux12~4_combout ),
	.datad(\mips1|alu1|Mux12~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux12~7 .lut_mask = 16'hFFE0;
defparam \mips1|alu1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N5
dffeas \mips1|reg_alurslt|out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[19] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N9
dffeas \mips1|reg_alurslt_s4|out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[19] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N4
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[23]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[23]~feeder_combout  = \mips1|reg_alurslt_s4|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [20]),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem_rtl_2_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N5
dffeas \mips1|regm1|mem_rtl_2_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[23] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N22
cycloneive_lcell_comb \mips1|reg_s2_mem|out[20]~73 (
// Equation(s):
// \mips1|reg_s2_mem|out[20]~73_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [23]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a12 ))

	.dataa(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a12 ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [23]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux95~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[20]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[20]~73 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[20]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N23
dffeas \mips1|reg_s2_mem|out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[20]~73_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[20] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N26
cycloneive_lcell_comb \mips1|alusrc_data3[20]~27 (
// Equation(s):
// \mips1|alusrc_data3[20]~27_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [20])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [20])))))

	.dataa(\mips1|reg_alurslt_s4|out [20]),
	.datab(\mips1|reg_s2_mem|out [20]),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|alusrc_data3[6]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[20]~27 .lut_mask = 16'h0A0C;
defparam \mips1|alusrc_data3[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N12
cycloneive_lcell_comb \mips1|alusrc_data3[20]~28 (
// Equation(s):
// \mips1|alusrc_data3[20]~28_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[20]~27_combout ) # ((\mips1|Equal4~0_combout  & \mips1|reg_alurslt|out [20]))))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|reg_alurslt|out [20]),
	.datad(\mips1|alusrc_data3[20]~27_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[20]~28 .lut_mask = 16'h3320;
defparam \mips1|alusrc_data3[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N30
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[23]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[23]~feeder_combout  = \mips1|reg_alurslt_s4|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[23]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N31
dffeas \mips1|regm1|mem_rtl_1_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N22
cycloneive_lcell_comb \mips1|reg_s2_mem|out[84]~74 (
// Equation(s):
// \mips1|reg_s2_mem|out[84]~74_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [23])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(\mips1|regm1|mem_rtl_1_bypass [23]),
	.datab(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a12 ),
	.datac(gnd),
	.datad(\mips1|regm1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[84]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[84]~74 .lut_mask = 16'hAACC;
defparam \mips1|reg_s2_mem|out[84]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N23
dffeas \mips1|reg_s2_mem|out[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[84]~74_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [84]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[84] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
cycloneive_lcell_comb \mips1|Selector11~0 (
// Equation(s):
// \mips1|Selector11~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [20])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [84])))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [20]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|reg_s2_mem|out [84]),
	.cin(gnd),
	.combout(\mips1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector11~0 .lut_mask = 16'h4540;
defparam \mips1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N18
cycloneive_lcell_comb \mips1|Selector11~1 (
// Equation(s):
// \mips1|Selector11~1_combout  = (\mips1|Selector11~0_combout ) # ((\mips1|reg_alurslt|out [20] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [20]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector11~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector11~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[23]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[23]~feeder_combout  = \mips1|reg_alurslt_s4|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[23]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N29
dffeas \mips1|regm1|mem_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N12
cycloneive_lcell_comb \mips1|reg_s2_mem|out[52]~34 (
// Equation(s):
// \mips1|reg_s2_mem|out[52]~34_combout  = (\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0_bypass [23]))) # (!\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\mips1|regm1|Mux63~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0_bypass [23]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[52]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[52]~34 .lut_mask = 16'hEE22;
defparam \mips1|reg_s2_mem|out[52]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N13
dffeas \mips1|reg_s2_mem|out[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[52]~34_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[52] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N2
cycloneive_lcell_comb \mips1|alusrc_data2[20]~25 (
// Equation(s):
// \mips1|alusrc_data2[20]~25_combout  = (\mips1|reg_alurslt_s4|out [20] & ((\mips1|alusrc_data2[0]~17_combout ) # ((\mips1|alusrc_data2[0]~4_combout  & \mips1|reg_s2_mem|out [52])))) # (!\mips1|reg_alurslt_s4|out [20] & (\mips1|alusrc_data2[0]~4_combout  & 
// ((\mips1|reg_s2_mem|out [52]))))

	.dataa(\mips1|reg_alurslt_s4|out [20]),
	.datab(\mips1|alusrc_data2[0]~4_combout ),
	.datac(\mips1|alusrc_data2[0]~17_combout ),
	.datad(\mips1|reg_s2_mem|out [52]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[20]~25 .lut_mask = 16'hECA0;
defparam \mips1|alusrc_data2[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N16
cycloneive_lcell_comb \mips1|alusrc_data2[20]~26 (
// Equation(s):
// \mips1|alusrc_data2[20]~26_combout  = (\mips1|alusrc_data2[20]~25_combout ) # ((\mips1|alusrc_data2[0]~19_combout  & \mips1|reg_alurslt|out [20]))

	.dataa(\mips1|alusrc_data2[0]~19_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [20]),
	.datad(\mips1|alusrc_data2[20]~25_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[20]~26 .lut_mask = 16'hFFA0;
defparam \mips1|alusrc_data2[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N8
cycloneive_lcell_comb \mips1|alu1|Mux11~1 (
// Equation(s):
// \mips1|alu1|Mux11~1_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data3[20]~28_combout  $ (\mips1|Selector11~1_combout  $ (\mips1|alusrc_data2[20]~26_combout ))))

	.dataa(\mips1|alusrc_data3[20]~28_combout ),
	.datab(\mips1|Selector11~1_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data2[20]~26_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux11~1 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N22
cycloneive_lcell_comb \mips1|alu1|Mux11~2 (
// Equation(s):
// \mips1|alu1|Mux11~2_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|Selector11~1_combout ) # (\mips1|alusrc_data2[20]~26_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector11~1_combout  
// & \mips1|alusrc_data2[20]~26_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector11~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[20]~26_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux11~2 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N20
cycloneive_lcell_comb \mips1|alu1|Mux11~3 (
// Equation(s):
// \mips1|alu1|Mux11~3_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux11~1_combout ) # (\mips1|alu1|Mux11~2_combout )))

	.dataa(\mips1|alu1|Mux11~1_combout ),
	.datab(gnd),
	.datac(\mips1|alu1|Mux11~2_combout ),
	.datad(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux11~3 .lut_mask = 16'hFA00;
defparam \mips1|alu1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N28
cycloneive_lcell_comb \mips1|alu1|Mux11~5 (
// Equation(s):
// \mips1|alu1|Mux11~5_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector11~1_combout  $ (\mips1|alusrc_data2[20]~26_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|Selector11~1_combout  & 
// !\mips1|alusrc_data2[20]~26_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector11~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[20]~26_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux11~5 .lut_mask = 16'h2090;
defparam \mips1|alu1|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N30
cycloneive_lcell_comb \mips1|alu1|out~44 (
// Equation(s):
// \mips1|alu1|out~44_combout  = (\mips1|Selector11~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector11~1_combout  & (\mips1|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Selector11~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~44_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~44 .lut_mask = 16'hF0CC;
defparam \mips1|alu1|out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N10
cycloneive_lcell_comb \mips1|alu1|out~42 (
// Equation(s):
// \mips1|alu1|out~42_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [20]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [52]))))

	.dataa(\mips1|reg_s2_mem|out [52]),
	.datab(\mips1|WideNor1~combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_alurslt_s4|out [20]),
	.cin(gnd),
	.combout(\mips1|alu1|out~42_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~42 .lut_mask = 16'h0E02;
defparam \mips1|alu1|out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N14
cycloneive_lcell_comb \mips1|alu1|out~41 (
// Equation(s):
// \mips1|alu1|out~41_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [20])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [20])))

	.dataa(\mips1|reg_alurslt_s4|out [20]),
	.datab(gnd),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|reg_s2_mem|out [20]),
	.cin(gnd),
	.combout(\mips1|alu1|out~41_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~41 .lut_mask = 16'hAFA0;
defparam \mips1|alu1|out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N0
cycloneive_lcell_comb \mips1|alu1|out~43 (
// Equation(s):
// \mips1|alu1|out~43_combout  = (\mips1|Selector11~1_combout  & (\mips1|alu1|out~42_combout )) # (!\mips1|Selector11~1_combout  & (((\mips1|alu1|out~41_combout  & !\mips1|Equal4~0_combout ))))

	.dataa(\mips1|alu1|out~42_combout ),
	.datab(\mips1|alu1|out~41_combout ),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|Selector11~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~43_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~43 .lut_mask = 16'hAA0C;
defparam \mips1|alu1|out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N26
cycloneive_lcell_comb \mips1|alu1|Mux11~4 (
// Equation(s):
// \mips1|alu1|Mux11~4_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~43_combout ) # ((\mips1|reg_alurslt|out [20] & \mips1|alu1|out~44_combout ))))

	.dataa(\mips1|alu1|Mux28~1_combout ),
	.datab(\mips1|reg_alurslt|out [20]),
	.datac(\mips1|alu1|out~44_combout ),
	.datad(\mips1|alu1|out~43_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux11~4 .lut_mask = 16'hAA80;
defparam \mips1|alu1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N6
cycloneive_lcell_comb \mips1|alu1|Mux11~6 (
// Equation(s):
// \mips1|alu1|Mux11~6_combout  = (!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux11~5_combout ) # (\mips1|alu1|Mux11~4_combout )))

	.dataa(gnd),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(\mips1|alu1|Mux11~5_combout ),
	.datad(\mips1|alu1|Mux11~4_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux11~6 .lut_mask = 16'h3330;
defparam \mips1|alu1|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N8
cycloneive_lcell_comb \mips1|alu1|add_ab[20]~40 (
// Equation(s):
// \mips1|alu1|add_ab[20]~40_combout  = ((\mips1|alusrc_data2[20]~26_combout  $ (\mips1|Selector11~1_combout  $ (!\mips1|alu1|add_ab[19]~39 )))) # (GND)
// \mips1|alu1|add_ab[20]~41  = CARRY((\mips1|alusrc_data2[20]~26_combout  & ((\mips1|Selector11~1_combout ) # (!\mips1|alu1|add_ab[19]~39 ))) # (!\mips1|alusrc_data2[20]~26_combout  & (\mips1|Selector11~1_combout  & !\mips1|alu1|add_ab[19]~39 )))

	.dataa(\mips1|alusrc_data2[20]~26_combout ),
	.datab(\mips1|Selector11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[19]~39 ),
	.combout(\mips1|alu1|add_ab[20]~40_combout ),
	.cout(\mips1|alu1|add_ab[20]~41 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[20]~40 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N8
cycloneive_lcell_comb \mips1|alu1|sub_ab[20]~40 (
// Equation(s):
// \mips1|alu1|sub_ab[20]~40_combout  = ((\mips1|alusrc_data2[20]~26_combout  $ (\mips1|Selector11~1_combout  $ (\mips1|alu1|sub_ab[19]~39 )))) # (GND)
// \mips1|alu1|sub_ab[20]~41  = CARRY((\mips1|alusrc_data2[20]~26_combout  & (\mips1|Selector11~1_combout  & !\mips1|alu1|sub_ab[19]~39 )) # (!\mips1|alusrc_data2[20]~26_combout  & ((\mips1|Selector11~1_combout ) # (!\mips1|alu1|sub_ab[19]~39 ))))

	.dataa(\mips1|alusrc_data2[20]~26_combout ),
	.datab(\mips1|Selector11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[19]~39 ),
	.combout(\mips1|alu1|sub_ab[20]~40_combout ),
	.cout(\mips1|alu1|sub_ab[20]~41 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[20]~40 .lut_mask = 16'h964D;
defparam \mips1|alu1|sub_ab[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N24
cycloneive_lcell_comb \mips1|alu1|Mux11~0 (
// Equation(s):
// \mips1|alu1|Mux11~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[20]~40_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[20]~40_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|add_ab[20]~40_combout ),
	.datad(\mips1|alu1|sub_ab[20]~40_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux11~0 .lut_mask = 16'hA820;
defparam \mips1|alu1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N4
cycloneive_lcell_comb \mips1|alu1|Mux11~7 (
// Equation(s):
// \mips1|alu1|Mux11~7_combout  = (\mips1|alu1|Mux11~0_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux11~3_combout ) # (\mips1|alu1|Mux11~6_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|Mux11~3_combout ),
	.datac(\mips1|alu1|Mux11~6_combout ),
	.datad(\mips1|alu1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux11~7 .lut_mask = 16'hFF54;
defparam \mips1|alu1|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N5
dffeas \mips1|reg_alurslt|out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[20] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y54_N13
dffeas \mips1|reg_alurslt_s4|out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[20] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
cycloneive_lcell_comb \mips1|reg_s2_mem|out[53]~35 (
// Equation(s):
// \mips1|reg_s2_mem|out[53]~35_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [22])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [22]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[53]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[53]~35 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[53]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N27
dffeas \mips1|reg_s2_mem|out[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[53]~35_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[53] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
cycloneive_lcell_comb \mips1|alusrc_data2[21]~23 (
// Equation(s):
// \mips1|alusrc_data2[21]~23_combout  = (\mips1|reg_alurslt_s4|out [21] & ((\mips1|alusrc_data2[0]~17_combout ) # ((\mips1|reg_s2_mem|out [53] & \mips1|alusrc_data2[0]~4_combout )))) # (!\mips1|reg_alurslt_s4|out [21] & (\mips1|reg_s2_mem|out [53] & 
// (\mips1|alusrc_data2[0]~4_combout )))

	.dataa(\mips1|reg_alurslt_s4|out [21]),
	.datab(\mips1|reg_s2_mem|out [53]),
	.datac(\mips1|alusrc_data2[0]~4_combout ),
	.datad(\mips1|alusrc_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[21]~23 .lut_mask = 16'hEAC0;
defparam \mips1|alusrc_data2[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
cycloneive_lcell_comb \mips1|alusrc_data2[21]~24 (
// Equation(s):
// \mips1|alusrc_data2[21]~24_combout  = (\mips1|alusrc_data2[21]~23_combout ) # ((\mips1|reg_alurslt|out [21] & \mips1|alusrc_data2[0]~19_combout ))

	.dataa(\mips1|alusrc_data2[21]~23_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [21]),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[21]~24 .lut_mask = 16'hFAAA;
defparam \mips1|alusrc_data2[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N20
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[22]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[22]~feeder_combout  = \mips1|reg_alurslt_s4|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[22]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N21
dffeas \mips1|regm1|mem_rtl_1_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N12
cycloneive_lcell_comb \mips1|reg_s2_mem|out[85]~76 (
// Equation(s):
// \mips1|reg_s2_mem|out[85]~76_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [22])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a11 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [22]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[85]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[85]~76 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[85]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N13
dffeas \mips1|reg_s2_mem|out[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[85]~76_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [85]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[85] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N12
cycloneive_lcell_comb \mips1|Selector10~0 (
// Equation(s):
// \mips1|Selector10~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [21])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [85])))))

	.dataa(\mips1|reg_alurslt_s4|out [21]),
	.datab(\mips1|reg_s2_mem|out [85]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector10~0 .lut_mask = 16'h00AC;
defparam \mips1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N30
cycloneive_lcell_comb \mips1|Selector10~1 (
// Equation(s):
// \mips1|Selector10~1_combout  = (\mips1|Selector10~0_combout ) # ((\mips1|reg_alurslt|out [21] & \mips1|Equal0~0_combout ))

	.dataa(\mips1|Selector10~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [21]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector10~1 .lut_mask = 16'hFAAA;
defparam \mips1|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N24
cycloneive_lcell_comb \mips1|alu1|Mux10~5 (
// Equation(s):
// \mips1|alu1|Mux10~5_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[21]~24_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|Selector10~1_combout )) # (!\mips1|alusrc_data2[21]~24_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  $ (!\mips1|Selector10~1_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alusrc_data2[21]~24_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|Selector10~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux10~5 .lut_mask = 16'h2082;
defparam \mips1|alu1|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
cycloneive_lcell_comb \mips1|alu1|out~40 (
// Equation(s):
// \mips1|alu1|out~40_combout  = (\mips1|Selector10~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector10~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\mips1|Selector10~1_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~40_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~40 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N16
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[22]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[22]~feeder_combout  = \mips1|reg_alurslt_s4|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[22]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N17
dffeas \mips1|regm1|mem_rtl_2_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[22] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[21]~75 (
// Equation(s):
// \mips1|reg_s2_mem|out[21]~75_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [22])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a11 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [22]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[21]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[21]~75 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[21]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N9
dffeas \mips1|reg_s2_mem|out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[21]~75_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[21] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
cycloneive_lcell_comb \mips1|alu1|out~37 (
// Equation(s):
// \mips1|alu1|out~37_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [21])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [21])))

	.dataa(\mips1|reg_alurslt_s4|out [21]),
	.datab(gnd),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|reg_s2_mem|out [21]),
	.cin(gnd),
	.combout(\mips1|alu1|out~37_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~37 .lut_mask = 16'hAFA0;
defparam \mips1|alu1|out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N10
cycloneive_lcell_comb \mips1|alu1|out~38 (
// Equation(s):
// \mips1|alu1|out~38_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [21]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [53]))))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|WideNor1~combout ),
	.datac(\mips1|reg_s2_mem|out [53]),
	.datad(\mips1|reg_alurslt_s4|out [21]),
	.cin(gnd),
	.combout(\mips1|alu1|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~38 .lut_mask = 16'h5410;
defparam \mips1|alu1|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
cycloneive_lcell_comb \mips1|alu1|out~39 (
// Equation(s):
// \mips1|alu1|out~39_combout  = (\mips1|Selector10~1_combout  & (((\mips1|alu1|out~38_combout )))) # (!\mips1|Selector10~1_combout  & (!\mips1|Equal4~0_combout  & (\mips1|alu1|out~37_combout )))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|alu1|out~37_combout ),
	.datac(\mips1|Selector10~1_combout ),
	.datad(\mips1|alu1|out~38_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~39 .lut_mask = 16'hF404;
defparam \mips1|alu1|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
cycloneive_lcell_comb \mips1|alu1|Mux10~4 (
// Equation(s):
// \mips1|alu1|Mux10~4_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~39_combout ) # ((\mips1|alu1|out~40_combout  & \mips1|reg_alurslt|out [21]))))

	.dataa(\mips1|alu1|out~40_combout ),
	.datab(\mips1|reg_alurslt|out [21]),
	.datac(\mips1|alu1|out~39_combout ),
	.datad(\mips1|alu1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux10~4 .lut_mask = 16'hF800;
defparam \mips1|alu1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N18
cycloneive_lcell_comb \mips1|alu1|Mux10~2 (
// Equation(s):
// \mips1|alu1|Mux10~2_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[21]~24_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|Selector10~1_combout ))) # (!\mips1|alusrc_data2[21]~24_combout  & 
// (\mips1|alu_ctl1|aluctl[0]~0_combout  & \mips1|Selector10~1_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alusrc_data2[21]~24_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|Selector10~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux10~2 .lut_mask = 16'h5440;
defparam \mips1|alu1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N8
cycloneive_lcell_comb \mips1|alusrc_data3[21]~25 (
// Equation(s):
// \mips1|alusrc_data3[21]~25_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [21])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [21])))))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [21]),
	.datad(\mips1|reg_s2_mem|out [21]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[21]~25 .lut_mask = 16'h5140;
defparam \mips1|alusrc_data3[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
cycloneive_lcell_comb \mips1|alusrc_data3[21]~26 (
// Equation(s):
// \mips1|alusrc_data3[21]~26_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[21]~25_combout ) # ((\mips1|reg_alurslt|out [21] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt|out [21]),
	.datac(\mips1|alusrc_data3[21]~25_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[21]~26 .lut_mask = 16'h5450;
defparam \mips1|alusrc_data3[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N14
cycloneive_lcell_comb \mips1|alu1|Mux10~1 (
// Equation(s):
// \mips1|alu1|Mux10~1_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data2[21]~24_combout  $ (\mips1|alusrc_data3[21]~26_combout  $ (\mips1|Selector10~1_combout ))))

	.dataa(\mips1|alusrc_data2[21]~24_combout ),
	.datab(\mips1|alusrc_data3[21]~26_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|Selector10~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux10~1 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N2
cycloneive_lcell_comb \mips1|alu1|Mux10~3 (
// Equation(s):
// \mips1|alu1|Mux10~3_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux10~2_combout ) # (\mips1|alu1|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\mips1|alu1|Mux10~2_combout ),
	.datac(\mips1|alu1|Mux10~1_combout ),
	.datad(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux10~3 .lut_mask = 16'hFC00;
defparam \mips1|alu1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N0
cycloneive_lcell_comb \mips1|alu1|Mux10~6 (
// Equation(s):
// \mips1|alu1|Mux10~6_combout  = (\mips1|alu1|Mux10~3_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux10~5_combout ) # (\mips1|alu1|Mux10~4_combout ))))

	.dataa(\mips1|alu1|Mux10~5_combout ),
	.datab(\mips1|alu1|Mux10~4_combout ),
	.datac(\mips1|alu1|Mux10~3_combout ),
	.datad(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux10~6 .lut_mask = 16'hF0FE;
defparam \mips1|alu1|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N10
cycloneive_lcell_comb \mips1|alu1|add_ab[21]~42 (
// Equation(s):
// \mips1|alu1|add_ab[21]~42_combout  = (\mips1|Selector10~1_combout  & ((\mips1|alusrc_data2[21]~24_combout  & (\mips1|alu1|add_ab[20]~41  & VCC)) # (!\mips1|alusrc_data2[21]~24_combout  & (!\mips1|alu1|add_ab[20]~41 )))) # (!\mips1|Selector10~1_combout  & 
// ((\mips1|alusrc_data2[21]~24_combout  & (!\mips1|alu1|add_ab[20]~41 )) # (!\mips1|alusrc_data2[21]~24_combout  & ((\mips1|alu1|add_ab[20]~41 ) # (GND)))))
// \mips1|alu1|add_ab[21]~43  = CARRY((\mips1|Selector10~1_combout  & (!\mips1|alusrc_data2[21]~24_combout  & !\mips1|alu1|add_ab[20]~41 )) # (!\mips1|Selector10~1_combout  & ((!\mips1|alu1|add_ab[20]~41 ) # (!\mips1|alusrc_data2[21]~24_combout ))))

	.dataa(\mips1|Selector10~1_combout ),
	.datab(\mips1|alusrc_data2[21]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[20]~41 ),
	.combout(\mips1|alu1|add_ab[21]~42_combout ),
	.cout(\mips1|alu1|add_ab[21]~43 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[21]~42 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
cycloneive_lcell_comb \mips1|alu1|sub_ab[21]~42 (
// Equation(s):
// \mips1|alu1|sub_ab[21]~42_combout  = (\mips1|alusrc_data2[21]~24_combout  & ((\mips1|Selector10~1_combout  & (!\mips1|alu1|sub_ab[20]~41 )) # (!\mips1|Selector10~1_combout  & ((\mips1|alu1|sub_ab[20]~41 ) # (GND))))) # (!\mips1|alusrc_data2[21]~24_combout 
//  & ((\mips1|Selector10~1_combout  & (\mips1|alu1|sub_ab[20]~41  & VCC)) # (!\mips1|Selector10~1_combout  & (!\mips1|alu1|sub_ab[20]~41 ))))
// \mips1|alu1|sub_ab[21]~43  = CARRY((\mips1|alusrc_data2[21]~24_combout  & ((!\mips1|alu1|sub_ab[20]~41 ) # (!\mips1|Selector10~1_combout ))) # (!\mips1|alusrc_data2[21]~24_combout  & (!\mips1|Selector10~1_combout  & !\mips1|alu1|sub_ab[20]~41 )))

	.dataa(\mips1|alusrc_data2[21]~24_combout ),
	.datab(\mips1|Selector10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[20]~41 ),
	.combout(\mips1|alu1|sub_ab[21]~42_combout ),
	.cout(\mips1|alu1|sub_ab[21]~43 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[21]~42 .lut_mask = 16'h692B;
defparam \mips1|alu1|sub_ab[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
cycloneive_lcell_comb \mips1|alu1|Mux10~0 (
// Equation(s):
// \mips1|alu1|Mux10~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[21]~42_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[21]~42_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|add_ab[21]~42_combout ),
	.datad(\mips1|alu1|sub_ab[21]~42_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux10~0 .lut_mask = 16'hA820;
defparam \mips1|alu1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
cycloneive_lcell_comb \mips1|alu1|Mux10~7 (
// Equation(s):
// \mips1|alu1|Mux10~7_combout  = (\mips1|alu1|Mux10~0_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & \mips1|alu1|Mux10~6_combout ))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|Mux10~6_combout ),
	.datac(gnd),
	.datad(\mips1|alu1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux10~7 .lut_mask = 16'hFF44;
defparam \mips1|alu1|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N31
dffeas \mips1|reg_alurslt|out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[21] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N9
dffeas \mips1|reg_alurslt_s4|out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[21] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N6
cycloneive_lcell_comb \mips1|reg_s2_mem|out[22]~77 (
// Equation(s):
// \mips1|reg_s2_mem|out[22]~77_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [21])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a10 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [21]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[22]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[22]~77 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[22]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N7
dffeas \mips1|reg_s2_mem|out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[22]~77_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[22] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N16
cycloneive_lcell_comb \mips1|alu1|out~34 (
// Equation(s):
// \mips1|alu1|out~34_combout  = (\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [22]))) # (!\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_s2_mem|out [22]))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(\mips1|reg_s2_mem|out [22]),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [22]),
	.cin(gnd),
	.combout(\mips1|alu1|out~34_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~34 .lut_mask = 16'hEE44;
defparam \mips1|alu1|out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N10
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[21]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[21]~feeder_combout  = \mips1|reg_alurslt_s4|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[21]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N11
dffeas \mips1|regm1|mem_rtl_1_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N18
cycloneive_lcell_comb \mips1|reg_s2_mem|out[86]~78 (
// Equation(s):
// \mips1|reg_s2_mem|out[86]~78_combout  = (\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1_bypass [21]))) # (!\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a10 ))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1_bypass [21]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[86]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[86]~78 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[86]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N19
dffeas \mips1|reg_s2_mem|out[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[86]~78_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [86]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[86] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
cycloneive_lcell_comb \mips1|Selector9~0 (
// Equation(s):
// \mips1|Selector9~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [22])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [86])))))

	.dataa(\mips1|Equal1~0_combout ),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [22]),
	.datad(\mips1|reg_s2_mem|out [86]),
	.cin(gnd),
	.combout(\mips1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector9~0 .lut_mask = 16'h3120;
defparam \mips1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
cycloneive_lcell_comb \mips1|Selector9~1 (
// Equation(s):
// \mips1|Selector9~1_combout  = (\mips1|Selector9~0_combout ) # ((\mips1|reg_alurslt|out [22] & \mips1|Equal0~0_combout ))

	.dataa(\mips1|reg_alurslt|out [22]),
	.datab(gnd),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector9~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector9~1 .lut_mask = 16'hFFA0;
defparam \mips1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N6
cycloneive_lcell_comb \mips1|alu1|out~35 (
// Equation(s):
// \mips1|alu1|out~35_combout  = (\mips1|Equal4~0_combout  & (((\mips1|reg_alurslt|out [22])))) # (!\mips1|Equal4~0_combout  & ((\mips1|Selector9~1_combout  & ((\mips1|reg_alurslt|out [22]))) # (!\mips1|Selector9~1_combout  & (\mips1|alu1|out~34_combout ))))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|alu1|out~34_combout ),
	.datac(\mips1|reg_alurslt|out [22]),
	.datad(\mips1|Selector9~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~35_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~35 .lut_mask = 16'hF0E4;
defparam \mips1|alu1|out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[21]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[21]~feeder_combout  = \mips1|reg_alurslt_s4|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[21]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N25
dffeas \mips1|regm1|mem_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[54]~36 (
// Equation(s):
// \mips1|reg_s2_mem|out[54]~36_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [21])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [21]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[54]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[54]~36 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[54]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N9
dffeas \mips1|reg_s2_mem|out[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[54]~36_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[54] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
cycloneive_lcell_comb \mips1|alu1|out~33 (
// Equation(s):
// \mips1|alu1|out~33_combout  = (\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [22]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [54]))

	.dataa(\mips1|reg_s2_mem|out [54]),
	.datab(\mips1|WideNor1~combout ),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [22]),
	.cin(gnd),
	.combout(\mips1|alu1|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~33 .lut_mask = 16'hEE22;
defparam \mips1|alu1|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N14
cycloneive_lcell_comb \mips1|alu1|out~36 (
// Equation(s):
// \mips1|alu1|out~36_combout  = (\mips1|Equal2~1_combout  & (\mips1|alu1|out~35_combout )) # (!\mips1|Equal2~1_combout  & ((\mips1|Selector9~1_combout  & ((\mips1|alu1|out~33_combout ))) # (!\mips1|Selector9~1_combout  & (\mips1|alu1|out~35_combout ))))

	.dataa(\mips1|alu1|out~35_combout ),
	.datab(\mips1|alu1|out~33_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Selector9~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~36 .lut_mask = 16'hACAA;
defparam \mips1|alu1|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
cycloneive_lcell_comb \mips1|alusrc_data2[22]~21 (
// Equation(s):
// \mips1|alusrc_data2[22]~21_combout  = (\mips1|reg_s2_mem|out [54] & ((\mips1|alusrc_data2[0]~4_combout ) # ((\mips1|reg_alurslt_s4|out [22] & \mips1|alusrc_data2[0]~17_combout )))) # (!\mips1|reg_s2_mem|out [54] & (\mips1|reg_alurslt_s4|out [22] & 
// (\mips1|alusrc_data2[0]~17_combout )))

	.dataa(\mips1|reg_s2_mem|out [54]),
	.datab(\mips1|reg_alurslt_s4|out [22]),
	.datac(\mips1|alusrc_data2[0]~17_combout ),
	.datad(\mips1|alusrc_data2[0]~4_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[22]~21 .lut_mask = 16'hEAC0;
defparam \mips1|alusrc_data2[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N0
cycloneive_lcell_comb \mips1|alusrc_data2[22]~22 (
// Equation(s):
// \mips1|alusrc_data2[22]~22_combout  = (\mips1|alusrc_data2[22]~21_combout ) # ((\mips1|reg_alurslt|out [22] & \mips1|alusrc_data2[0]~19_combout ))

	.dataa(\mips1|reg_alurslt|out [22]),
	.datab(\mips1|alusrc_data2[0]~19_combout ),
	.datac(\mips1|alusrc_data2[22]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[22]~22 .lut_mask = 16'hF8F8;
defparam \mips1|alusrc_data2[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N10
cycloneive_lcell_comb \mips1|alu1|Mux9~4 (
// Equation(s):
// \mips1|alu1|Mux9~4_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector9~1_combout  $ (\mips1|alusrc_data2[22]~22_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|Selector9~1_combout  & 
// !\mips1|alusrc_data2[22]~22_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector9~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[22]~22_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux9~4 .lut_mask = 16'h2090;
defparam \mips1|alu1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N24
cycloneive_lcell_comb \mips1|alu1|Mux9~5 (
// Equation(s):
// \mips1|alu1|Mux9~5_combout  = (!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux9~4_combout ) # ((\mips1|alu1|Mux28~1_combout  & \mips1|alu1|out~36_combout ))))

	.dataa(\mips1|alu1|Mux28~1_combout ),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(\mips1|alu1|out~36_combout ),
	.datad(\mips1|alu1|Mux9~4_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux9~5 .lut_mask = 16'h3320;
defparam \mips1|alu1|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
cycloneive_lcell_comb \mips1|alu1|Mux9~2 (
// Equation(s):
// \mips1|alu1|Mux9~2_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|Selector9~1_combout ) # (\mips1|alusrc_data2[22]~22_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector9~1_combout  & 
// \mips1|alusrc_data2[22]~22_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector9~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[22]~22_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux9~2 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
cycloneive_lcell_comb \mips1|alusrc_data3[22]~23 (
// Equation(s):
// \mips1|alusrc_data3[22]~23_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [22]))) # (!\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_s2_mem|out [22]))))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(\mips1|reg_s2_mem|out [22]),
	.datac(\mips1|reg_alurslt_s4|out [22]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[22]~23 .lut_mask = 16'h00E4;
defparam \mips1|alusrc_data3[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N8
cycloneive_lcell_comb \mips1|alusrc_data3[22]~24 (
// Equation(s):
// \mips1|alusrc_data3[22]~24_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[22]~23_combout ) # ((\mips1|reg_alurslt|out [22] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|alusrc_data3[22]~23_combout ),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|reg_alurslt|out [22]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[22]~24 .lut_mask = 16'h3222;
defparam \mips1|alusrc_data3[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N26
cycloneive_lcell_comb \mips1|alu1|Mux9~1 (
// Equation(s):
// \mips1|alu1|Mux9~1_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|Selector9~1_combout  $ (\mips1|alusrc_data3[22]~24_combout  $ (\mips1|alusrc_data2[22]~22_combout ))))

	.dataa(\mips1|alu1|Mux31~5_combout ),
	.datab(\mips1|Selector9~1_combout ),
	.datac(\mips1|alusrc_data3[22]~24_combout ),
	.datad(\mips1|alusrc_data2[22]~22_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux9~1 .lut_mask = 16'h8228;
defparam \mips1|alu1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
cycloneive_lcell_comb \mips1|alu1|Mux9~3 (
// Equation(s):
// \mips1|alu1|Mux9~3_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux9~2_combout ) # (\mips1|alu1|Mux9~1_combout )))

	.dataa(\mips1|alu1|Mux9~2_combout ),
	.datab(gnd),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux9~3 .lut_mask = 16'hF0A0;
defparam \mips1|alu1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N12
cycloneive_lcell_comb \mips1|alu1|add_ab[22]~44 (
// Equation(s):
// \mips1|alu1|add_ab[22]~44_combout  = ((\mips1|alusrc_data2[22]~22_combout  $ (\mips1|Selector9~1_combout  $ (!\mips1|alu1|add_ab[21]~43 )))) # (GND)
// \mips1|alu1|add_ab[22]~45  = CARRY((\mips1|alusrc_data2[22]~22_combout  & ((\mips1|Selector9~1_combout ) # (!\mips1|alu1|add_ab[21]~43 ))) # (!\mips1|alusrc_data2[22]~22_combout  & (\mips1|Selector9~1_combout  & !\mips1|alu1|add_ab[21]~43 )))

	.dataa(\mips1|alusrc_data2[22]~22_combout ),
	.datab(\mips1|Selector9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[21]~43 ),
	.combout(\mips1|alu1|add_ab[22]~44_combout ),
	.cout(\mips1|alu1|add_ab[22]~45 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[22]~44 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N12
cycloneive_lcell_comb \mips1|alu1|sub_ab[22]~44 (
// Equation(s):
// \mips1|alu1|sub_ab[22]~44_combout  = ((\mips1|Selector9~1_combout  $ (\mips1|alusrc_data2[22]~22_combout  $ (\mips1|alu1|sub_ab[21]~43 )))) # (GND)
// \mips1|alu1|sub_ab[22]~45  = CARRY((\mips1|Selector9~1_combout  & ((!\mips1|alu1|sub_ab[21]~43 ) # (!\mips1|alusrc_data2[22]~22_combout ))) # (!\mips1|Selector9~1_combout  & (!\mips1|alusrc_data2[22]~22_combout  & !\mips1|alu1|sub_ab[21]~43 )))

	.dataa(\mips1|Selector9~1_combout ),
	.datab(\mips1|alusrc_data2[22]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[21]~43 ),
	.combout(\mips1|alu1|sub_ab[22]~44_combout ),
	.cout(\mips1|alu1|sub_ab[22]~45 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[22]~44 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N2
cycloneive_lcell_comb \mips1|alu1|Mux9~0 (
// Equation(s):
// \mips1|alu1|Mux9~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[22]~44_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[22]~44_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|add_ab[22]~44_combout ),
	.datad(\mips1|alu1|sub_ab[22]~44_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux9~0 .lut_mask = 16'hC840;
defparam \mips1|alu1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
cycloneive_lcell_comb \mips1|alu1|Mux9~6 (
// Equation(s):
// \mips1|alu1|Mux9~6_combout  = (\mips1|alu1|Mux9~0_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux9~5_combout ) # (\mips1|alu1|Mux9~3_combout ))))

	.dataa(\mips1|alu1|Mux9~5_combout ),
	.datab(\mips1|alu1|Mux9~3_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux9~6 .lut_mask = 16'hFF0E;
defparam \mips1|alu1|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N23
dffeas \mips1|reg_alurslt|out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[22] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N31
dffeas \mips1|reg_alurslt_s4|out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[22] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N24
cycloneive_lcell_comb \mips1|reg_s2_mem|out[87]~80 (
// Equation(s):
// \mips1|reg_s2_mem|out[87]~80_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [20])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a9 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [20]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[87]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[87]~80 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[87]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N25
dffeas \mips1|reg_s2_mem|out[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[87]~80_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [87]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[87] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
cycloneive_lcell_comb \mips1|Selector8~0 (
// Equation(s):
// \mips1|Selector8~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [23]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [87]))))

	.dataa(\mips1|Equal1~0_combout ),
	.datab(\mips1|reg_s2_mem|out [87]),
	.datac(\mips1|reg_alurslt_s4|out [23]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector8~0 .lut_mask = 16'h00E4;
defparam \mips1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N8
cycloneive_lcell_comb \mips1|Selector8~1 (
// Equation(s):
// \mips1|Selector8~1_combout  = (\mips1|Selector8~0_combout ) # ((\mips1|Equal0~0_combout  & \mips1|reg_alurslt|out [23]))

	.dataa(\mips1|Selector8~0_combout ),
	.datab(\mips1|Equal0~0_combout ),
	.datac(gnd),
	.datad(\mips1|reg_alurslt|out [23]),
	.cin(gnd),
	.combout(\mips1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector8~1 .lut_mask = 16'hEEAA;
defparam \mips1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N10
cycloneive_lcell_comb \mips1|alu1|out~32 (
// Equation(s):
// \mips1|alu1|out~32_combout  = (\mips1|Selector8~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector8~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\mips1|Selector8~1_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~32 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[20]~feeder_combout  = \mips1|reg_alurslt_s4|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[20]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N15
dffeas \mips1|regm1|mem_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N6
cycloneive_lcell_comb \mips1|reg_s2_mem|out[55]~37 (
// Equation(s):
// \mips1|reg_s2_mem|out[55]~37_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [20])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [20]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[55]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[55]~37 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[55]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N7
dffeas \mips1|reg_s2_mem|out[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[55]~37_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[55] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N14
cycloneive_lcell_comb \mips1|alu1|out~30 (
// Equation(s):
// \mips1|alu1|out~30_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & (\mips1|reg_alurslt_s4|out [23])) # (!\mips1|WideNor1~combout  & ((\mips1|reg_s2_mem|out [55])))))

	.dataa(\mips1|reg_alurslt_s4|out [23]),
	.datab(\mips1|reg_s2_mem|out [55]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|WideNor1~combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~30 .lut_mask = 16'h0A0C;
defparam \mips1|alu1|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N10
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[20]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[20]~feeder_combout  = \mips1|reg_alurslt_s4|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[20]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N11
dffeas \mips1|regm1|mem_rtl_2_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[20] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N12
cycloneive_lcell_comb \mips1|reg_s2_mem|out[23]~79 (
// Equation(s):
// \mips1|reg_s2_mem|out[23]~79_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [20])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a9 )))

	.dataa(\mips1|regm1|mem_rtl_2_bypass [20]),
	.datab(\mips1|regm1|Mux95~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[23]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[23]~79 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[23]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N13
dffeas \mips1|reg_s2_mem|out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[23]~79_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[23] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N16
cycloneive_lcell_comb \mips1|alu1|out~29 (
// Equation(s):
// \mips1|alu1|out~29_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [23])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [23])))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [23]),
	.datad(\mips1|reg_s2_mem|out [23]),
	.cin(gnd),
	.combout(\mips1|alu1|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~29 .lut_mask = 16'hF5A0;
defparam \mips1|alu1|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N28
cycloneive_lcell_comb \mips1|alu1|out~31 (
// Equation(s):
// \mips1|alu1|out~31_combout  = (\mips1|Selector8~1_combout  & (((\mips1|alu1|out~30_combout )))) # (!\mips1|Selector8~1_combout  & (!\mips1|Equal4~0_combout  & ((\mips1|alu1|out~29_combout ))))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|Selector8~1_combout ),
	.datac(\mips1|alu1|out~30_combout ),
	.datad(\mips1|alu1|out~29_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~31 .lut_mask = 16'hD1C0;
defparam \mips1|alu1|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N12
cycloneive_lcell_comb \mips1|alu1|Mux8~4 (
// Equation(s):
// \mips1|alu1|Mux8~4_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~31_combout ) # ((\mips1|alu1|out~32_combout  & \mips1|reg_alurslt|out [23]))))

	.dataa(\mips1|alu1|out~32_combout ),
	.datab(\mips1|reg_alurslt|out [23]),
	.datac(\mips1|alu1|Mux28~1_combout ),
	.datad(\mips1|alu1|out~31_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux8~4 .lut_mask = 16'hF080;
defparam \mips1|alu1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N6
cycloneive_lcell_comb \mips1|alusrc_data2[23]~18 (
// Equation(s):
// \mips1|alusrc_data2[23]~18_combout  = (\mips1|alusrc_data2[0]~4_combout  & ((\mips1|reg_s2_mem|out [55]) # ((\mips1|reg_alurslt_s4|out [23] & \mips1|alusrc_data2[0]~17_combout )))) # (!\mips1|alusrc_data2[0]~4_combout  & (\mips1|reg_alurslt_s4|out [23] & 
// (\mips1|alusrc_data2[0]~17_combout )))

	.dataa(\mips1|alusrc_data2[0]~4_combout ),
	.datab(\mips1|reg_alurslt_s4|out [23]),
	.datac(\mips1|alusrc_data2[0]~17_combout ),
	.datad(\mips1|reg_s2_mem|out [55]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[23]~18 .lut_mask = 16'hEAC0;
defparam \mips1|alusrc_data2[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N24
cycloneive_lcell_comb \mips1|alusrc_data2[23]~20 (
// Equation(s):
// \mips1|alusrc_data2[23]~20_combout  = (\mips1|alusrc_data2[23]~18_combout ) # ((\mips1|reg_alurslt|out [23] & \mips1|alusrc_data2[0]~19_combout ))

	.dataa(\mips1|alusrc_data2[23]~18_combout ),
	.datab(\mips1|reg_alurslt|out [23]),
	.datac(gnd),
	.datad(\mips1|alusrc_data2[0]~19_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[23]~20 .lut_mask = 16'hEEAA;
defparam \mips1|alusrc_data2[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N18
cycloneive_lcell_comb \mips1|alu1|Mux8~5 (
// Equation(s):
// \mips1|alu1|Mux8~5_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|alusrc_data2[23]~20_combout  $ (\mips1|Selector8~1_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & 
// (!\mips1|alusrc_data2[23]~20_combout  & !\mips1|Selector8~1_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|alusrc_data2[23]~20_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|Selector8~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux8~5 .lut_mask = 16'h2090;
defparam \mips1|alu1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N30
cycloneive_lcell_comb \mips1|alusrc_data3[23]~21 (
// Equation(s):
// \mips1|alusrc_data3[23]~21_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [23]))) # (!\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_s2_mem|out [23]))))

	.dataa(\mips1|reg_s2_mem|out [23]),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [23]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[23]~21 .lut_mask = 16'h00E2;
defparam \mips1|alusrc_data3[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N22
cycloneive_lcell_comb \mips1|alusrc_data3[23]~22 (
// Equation(s):
// \mips1|alusrc_data3[23]~22_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[23]~21_combout ) # ((\mips1|reg_alurslt|out [23] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|alusrc_data3[23]~21_combout ),
	.datab(\mips1|reg_alurslt|out [23]),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[23]~22 .lut_mask = 16'h0E0A;
defparam \mips1|alusrc_data3[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N26
cycloneive_lcell_comb \mips1|alu1|Mux8~1 (
// Equation(s):
// \mips1|alu1|Mux8~1_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data2[23]~20_combout  $ (\mips1|alusrc_data3[23]~22_combout  $ (\mips1|Selector8~1_combout ))))

	.dataa(\mips1|alu1|Mux31~5_combout ),
	.datab(\mips1|alusrc_data2[23]~20_combout ),
	.datac(\mips1|alusrc_data3[23]~22_combout ),
	.datad(\mips1|Selector8~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux8~1 .lut_mask = 16'h8228;
defparam \mips1|alu1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N20
cycloneive_lcell_comb \mips1|alu1|Mux8~2 (
// Equation(s):
// \mips1|alu1|Mux8~2_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|alusrc_data2[23]~20_combout ) # (\mips1|Selector8~1_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & 
// (\mips1|alusrc_data2[23]~20_combout  & \mips1|Selector8~1_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|alusrc_data2[23]~20_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|Selector8~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux8~2 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N2
cycloneive_lcell_comb \mips1|alu1|Mux8~3 (
// Equation(s):
// \mips1|alu1|Mux8~3_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux8~1_combout ) # (\mips1|alu1|Mux8~2_combout )))

	.dataa(\mips1|alu1|Mux8~1_combout ),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(gnd),
	.datad(\mips1|alu1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux8~3 .lut_mask = 16'hCC88;
defparam \mips1|alu1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N4
cycloneive_lcell_comb \mips1|alu1|Mux8~6 (
// Equation(s):
// \mips1|alu1|Mux8~6_combout  = (\mips1|alu1|Mux8~3_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux8~4_combout ) # (\mips1|alu1|Mux8~5_combout ))))

	.dataa(\mips1|alu1|Mux8~4_combout ),
	.datab(\mips1|alu1|Mux8~5_combout ),
	.datac(\mips1|alu1|Mux8~3_combout ),
	.datad(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux8~6 .lut_mask = 16'hF0FE;
defparam \mips1|alu1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N14
cycloneive_lcell_comb \mips1|alu1|add_ab[23]~46 (
// Equation(s):
// \mips1|alu1|add_ab[23]~46_combout  = (\mips1|Selector8~1_combout  & ((\mips1|alusrc_data2[23]~20_combout  & (\mips1|alu1|add_ab[22]~45  & VCC)) # (!\mips1|alusrc_data2[23]~20_combout  & (!\mips1|alu1|add_ab[22]~45 )))) # (!\mips1|Selector8~1_combout  & 
// ((\mips1|alusrc_data2[23]~20_combout  & (!\mips1|alu1|add_ab[22]~45 )) # (!\mips1|alusrc_data2[23]~20_combout  & ((\mips1|alu1|add_ab[22]~45 ) # (GND)))))
// \mips1|alu1|add_ab[23]~47  = CARRY((\mips1|Selector8~1_combout  & (!\mips1|alusrc_data2[23]~20_combout  & !\mips1|alu1|add_ab[22]~45 )) # (!\mips1|Selector8~1_combout  & ((!\mips1|alu1|add_ab[22]~45 ) # (!\mips1|alusrc_data2[23]~20_combout ))))

	.dataa(\mips1|Selector8~1_combout ),
	.datab(\mips1|alusrc_data2[23]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[22]~45 ),
	.combout(\mips1|alu1|add_ab[23]~46_combout ),
	.cout(\mips1|alu1|add_ab[23]~47 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[23]~46 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N14
cycloneive_lcell_comb \mips1|alu1|sub_ab[23]~46 (
// Equation(s):
// \mips1|alu1|sub_ab[23]~46_combout  = (\mips1|alusrc_data2[23]~20_combout  & ((\mips1|Selector8~1_combout  & (!\mips1|alu1|sub_ab[22]~45 )) # (!\mips1|Selector8~1_combout  & ((\mips1|alu1|sub_ab[22]~45 ) # (GND))))) # (!\mips1|alusrc_data2[23]~20_combout  
// & ((\mips1|Selector8~1_combout  & (\mips1|alu1|sub_ab[22]~45  & VCC)) # (!\mips1|Selector8~1_combout  & (!\mips1|alu1|sub_ab[22]~45 ))))
// \mips1|alu1|sub_ab[23]~47  = CARRY((\mips1|alusrc_data2[23]~20_combout  & ((!\mips1|alu1|sub_ab[22]~45 ) # (!\mips1|Selector8~1_combout ))) # (!\mips1|alusrc_data2[23]~20_combout  & (!\mips1|Selector8~1_combout  & !\mips1|alu1|sub_ab[22]~45 )))

	.dataa(\mips1|alusrc_data2[23]~20_combout ),
	.datab(\mips1|Selector8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[22]~45 ),
	.combout(\mips1|alu1|sub_ab[23]~46_combout ),
	.cout(\mips1|alu1|sub_ab[23]~47 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[23]~46 .lut_mask = 16'h692B;
defparam \mips1|alu1|sub_ab[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N16
cycloneive_lcell_comb \mips1|alu1|Mux8~0 (
// Equation(s):
// \mips1|alu1|Mux8~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[23]~46_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[23]~46_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|add_ab[23]~46_combout ),
	.datad(\mips1|alu1|sub_ab[23]~46_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux8~0 .lut_mask = 16'hA820;
defparam \mips1|alu1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N0
cycloneive_lcell_comb \mips1|alu1|Mux8~7 (
// Equation(s):
// \mips1|alu1|Mux8~7_combout  = (\mips1|alu1|Mux8~0_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & \mips1|alu1|Mux8~6_combout ))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(gnd),
	.datac(\mips1|alu1|Mux8~6_combout ),
	.datad(\mips1|alu1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux8~7 .lut_mask = 16'hFF50;
defparam \mips1|alu1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N1
dffeas \mips1|reg_alurslt|out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux8~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[23] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y54_N31
dffeas \mips1|reg_alurslt_s4|out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[23] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N26
cycloneive_lcell_comb \mips1|reg_s2_mem|out[88]~82 (
// Equation(s):
// \mips1|reg_s2_mem|out[88]~82_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [19])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a8 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [19]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[88]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[88]~82 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[88]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N27
dffeas \mips1|reg_s2_mem|out[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[88]~82_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [88]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[88] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
cycloneive_lcell_comb \mips1|Selector7~0 (
// Equation(s):
// \mips1|Selector7~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [24])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [88])))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|Equal1~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [24]),
	.datad(\mips1|reg_s2_mem|out [88]),
	.cin(gnd),
	.combout(\mips1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector7~0 .lut_mask = 16'h5140;
defparam \mips1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N6
cycloneive_lcell_comb \mips1|Selector7~1 (
// Equation(s):
// \mips1|Selector7~1_combout  = (\mips1|Selector7~0_combout ) # ((\mips1|reg_alurslt|out [24] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [24]),
	.datac(\mips1|Selector7~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector7~1 .lut_mask = 16'hFCF0;
defparam \mips1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[19]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[19]~feeder_combout  = \mips1|reg_alurslt_s4|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[19]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N29
dffeas \mips1|regm1|mem_rtl_2_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[19] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N12
cycloneive_lcell_comb \mips1|reg_s2_mem|out[24]~81 (
// Equation(s):
// \mips1|reg_s2_mem|out[24]~81_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [19])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a8 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [19]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[24]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[24]~81 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[24]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N13
dffeas \mips1|reg_s2_mem|out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[24]~81_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[24] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N22
cycloneive_lcell_comb \mips1|alusrc_data3[24]~19 (
// Equation(s):
// \mips1|alusrc_data3[24]~19_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [24]))) # (!\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_s2_mem|out [24]))))

	.dataa(\mips1|reg_s2_mem|out [24]),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [24]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[24]~19 .lut_mask = 16'h00E2;
defparam \mips1|alusrc_data3[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N16
cycloneive_lcell_comb \mips1|alusrc_data3[24]~20 (
// Equation(s):
// \mips1|alusrc_data3[24]~20_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[24]~19_combout ) # ((\mips1|reg_alurslt|out [24] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt|out [24]),
	.datac(\mips1|alusrc_data3[24]~19_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[24]~20 .lut_mask = 16'h5450;
defparam \mips1|alusrc_data3[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[19]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[19]~feeder_combout  = \mips1|reg_alurslt_s4|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[19]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N29
dffeas \mips1|regm1|mem_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N20
cycloneive_lcell_comb \mips1|reg_s2_mem|out[56]~38 (
// Equation(s):
// \mips1|reg_s2_mem|out[56]~38_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [19])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [19]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[56]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[56]~38 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[56]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N21
dffeas \mips1|reg_s2_mem|out[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[56]~38_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[56] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N24
cycloneive_lcell_comb \mips1|alusrc_data2[24]~15 (
// Equation(s):
// \mips1|alusrc_data2[24]~15_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|Equal3~1_combout  & (\mips1|reg_alurslt_s4|out [24])) # (!\mips1|Equal3~1_combout  & ((\mips1|reg_s2_mem|out [56])))))

	.dataa(\mips1|Equal3~1_combout ),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|reg_alurslt_s4|out [24]),
	.datad(\mips1|reg_s2_mem|out [56]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[24]~15 .lut_mask = 16'h3120;
defparam \mips1|alusrc_data2[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N20
cycloneive_lcell_comb \mips1|alusrc_data2[24]~16 (
// Equation(s):
// \mips1|alusrc_data2[24]~16_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data2[24]~15_combout ) # ((\mips1|Equal2~1_combout  & \mips1|reg_alurslt|out [24]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|alusrc_data2[24]~15_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_alurslt|out [24]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[24]~16 .lut_mask = 16'h5444;
defparam \mips1|alusrc_data2[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N26
cycloneive_lcell_comb \mips1|alu1|Mux7~3 (
// Equation(s):
// \mips1|alu1|Mux7~3_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|Selector7~1_combout  $ (\mips1|alusrc_data3[24]~20_combout  $ (\mips1|alusrc_data2[24]~16_combout ))))

	.dataa(\mips1|Selector7~1_combout ),
	.datab(\mips1|alusrc_data3[24]~20_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data2[24]~16_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux7~3 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N28
cycloneive_lcell_comb \mips1|alu1|Mux7~4 (
// Equation(s):
// \mips1|alu1|Mux7~4_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|alusrc_data2[24]~16_combout ) # (\mips1|Selector7~1_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & 
// (\mips1|alusrc_data2[24]~16_combout  & \mips1|Selector7~1_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|alusrc_data2[24]~16_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux7~4 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N14
cycloneive_lcell_comb \mips1|alu1|out~26 (
// Equation(s):
// \mips1|alu1|out~26_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [24])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [24])))

	.dataa(gnd),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [24]),
	.datad(\mips1|reg_s2_mem|out [24]),
	.cin(gnd),
	.combout(\mips1|alu1|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~26 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N8
cycloneive_lcell_comb \mips1|alu1|out~27 (
// Equation(s):
// \mips1|alu1|out~27_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|WideNor1~combout  & ((\mips1|reg_alurslt_s4|out [24]))) # (!\mips1|WideNor1~combout  & (\mips1|reg_s2_mem|out [56]))))

	.dataa(\mips1|reg_s2_mem|out [56]),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|reg_alurslt_s4|out [24]),
	.datad(\mips1|WideNor1~combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~27 .lut_mask = 16'h3022;
defparam \mips1|alu1|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N10
cycloneive_lcell_comb \mips1|alu1|out~28 (
// Equation(s):
// \mips1|alu1|out~28_combout  = (\mips1|Selector7~1_combout  & (((\mips1|alu1|out~27_combout )))) # (!\mips1|Selector7~1_combout  & (\mips1|alu1|out~26_combout  & ((!\mips1|Equal4~0_combout ))))

	.dataa(\mips1|Selector7~1_combout ),
	.datab(\mips1|alu1|out~26_combout ),
	.datac(\mips1|alu1|out~27_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~28 .lut_mask = 16'hA0E4;
defparam \mips1|alu1|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N4
cycloneive_lcell_comb \mips1|alu1|out~25 (
// Equation(s):
// \mips1|alu1|out~25_combout  = (\mips1|reg_alurslt|out [24] & ((\mips1|Selector7~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector7~1_combout  & (\mips1|Equal4~0_combout ))))

	.dataa(\mips1|Selector7~1_combout ),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_alurslt|out [24]),
	.cin(gnd),
	.combout(\mips1|alu1|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~25 .lut_mask = 16'hE400;
defparam \mips1|alu1|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N18
cycloneive_lcell_comb \mips1|alu1|Mux7~1 (
// Equation(s):
// \mips1|alu1|Mux7~1_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|alusrc_data2[24]~16_combout  $ (\mips1|Selector7~1_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & 
// (!\mips1|alusrc_data2[24]~16_combout  & !\mips1|Selector7~1_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|alusrc_data2[24]~16_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux7~1 .lut_mask = 16'h2090;
defparam \mips1|alu1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N12
cycloneive_lcell_comb \mips1|alu1|Mux7~2 (
// Equation(s):
// \mips1|alu1|Mux7~2_combout  = (\mips1|alu1|Mux7~1_combout ) # ((\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~28_combout ) # (\mips1|alu1|out~25_combout ))))

	.dataa(\mips1|alu1|out~28_combout ),
	.datab(\mips1|alu1|out~25_combout ),
	.datac(\mips1|alu1|Mux28~1_combout ),
	.datad(\mips1|alu1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux7~2 .lut_mask = 16'hFFE0;
defparam \mips1|alu1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N30
cycloneive_lcell_comb \mips1|alu1|Mux7~5 (
// Equation(s):
// \mips1|alu1|Mux7~5_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux7~3_combout ) # ((\mips1|alu1|Mux7~4_combout )))) # (!\mips1|alu_ctl1|aluctl[3]~2_combout  & (((\mips1|alu1|Mux7~2_combout ))))

	.dataa(\mips1|alu1|Mux7~3_combout ),
	.datab(\mips1|alu1|Mux7~4_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux7~5 .lut_mask = 16'hEFE0;
defparam \mips1|alu1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N16
cycloneive_lcell_comb \mips1|alu1|sub_ab[24]~48 (
// Equation(s):
// \mips1|alu1|sub_ab[24]~48_combout  = ((\mips1|Selector7~1_combout  $ (\mips1|alusrc_data2[24]~16_combout  $ (\mips1|alu1|sub_ab[23]~47 )))) # (GND)
// \mips1|alu1|sub_ab[24]~49  = CARRY((\mips1|Selector7~1_combout  & ((!\mips1|alu1|sub_ab[23]~47 ) # (!\mips1|alusrc_data2[24]~16_combout ))) # (!\mips1|Selector7~1_combout  & (!\mips1|alusrc_data2[24]~16_combout  & !\mips1|alu1|sub_ab[23]~47 )))

	.dataa(\mips1|Selector7~1_combout ),
	.datab(\mips1|alusrc_data2[24]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[23]~47 ),
	.combout(\mips1|alu1|sub_ab[24]~48_combout ),
	.cout(\mips1|alu1|sub_ab[24]~49 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[24]~48 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N16
cycloneive_lcell_comb \mips1|alu1|add_ab[24]~48 (
// Equation(s):
// \mips1|alu1|add_ab[24]~48_combout  = ((\mips1|Selector7~1_combout  $ (\mips1|alusrc_data2[24]~16_combout  $ (!\mips1|alu1|add_ab[23]~47 )))) # (GND)
// \mips1|alu1|add_ab[24]~49  = CARRY((\mips1|Selector7~1_combout  & ((\mips1|alusrc_data2[24]~16_combout ) # (!\mips1|alu1|add_ab[23]~47 ))) # (!\mips1|Selector7~1_combout  & (\mips1|alusrc_data2[24]~16_combout  & !\mips1|alu1|add_ab[23]~47 )))

	.dataa(\mips1|Selector7~1_combout ),
	.datab(\mips1|alusrc_data2[24]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[23]~47 ),
	.combout(\mips1|alu1|add_ab[24]~48_combout ),
	.cout(\mips1|alu1|add_ab[24]~49 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[24]~48 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N0
cycloneive_lcell_comb \mips1|alu1|Mux7~0 (
// Equation(s):
// \mips1|alu1|Mux7~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[24]~48_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[24]~48_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[24]~48_combout ),
	.datad(\mips1|alu1|add_ab[24]~48_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux7~0 .lut_mask = 16'hC480;
defparam \mips1|alu1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N2
cycloneive_lcell_comb \mips1|alu1|Mux7~6 (
// Equation(s):
// \mips1|alu1|Mux7~6_combout  = (\mips1|alu1|Mux7~0_combout ) # ((\mips1|alu1|Mux7~5_combout  & !\mips1|alu_ctl1|aluctl[1]~1_combout ))

	.dataa(\mips1|alu1|Mux7~5_combout ),
	.datab(gnd),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux7~6 .lut_mask = 16'hFF0A;
defparam \mips1|alu1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N3
dffeas \mips1|reg_alurslt|out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[24] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N15
dffeas \mips1|reg_alurslt_s4|out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[24] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N0
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[18]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[18]~feeder_combout  = \mips1|reg_alurslt_s4|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [25]),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem_rtl_2_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N1
dffeas \mips1|regm1|mem_rtl_2_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[18] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N18
cycloneive_lcell_comb \mips1|reg_s2_mem|out[25]~83 (
// Equation(s):
// \mips1|reg_s2_mem|out[25]~83_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [18]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a7 ))

	.dataa(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a7 ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [18]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux95~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[25]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[25]~83 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[25]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N19
dffeas \mips1|reg_s2_mem|out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[25]~83_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[25] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N6
cycloneive_lcell_comb \mips1|alusrc_data3[25]~17 (
// Equation(s):
// \mips1|alusrc_data3[25]~17_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [25])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [25])))))

	.dataa(\mips1|alusrc_data3[6]~0_combout ),
	.datab(\mips1|reg_alurslt_s4|out [25]),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|reg_s2_mem|out [25]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[25]~17 .lut_mask = 16'h0D08;
defparam \mips1|alusrc_data3[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N24
cycloneive_lcell_comb \mips1|alusrc_data3[25]~18 (
// Equation(s):
// \mips1|alusrc_data3[25]~18_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[25]~17_combout ) # ((\mips1|Equal4~0_combout  & \mips1|reg_alurslt|out [25]))))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|reg_alurslt|out [25]),
	.datac(\mips1|alusrc_data3[25]~17_combout ),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[25]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[25]~18 .lut_mask = 16'h00F8;
defparam \mips1|alusrc_data3[25]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N12
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[18]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[18]~feeder_combout  = \mips1|reg_alurslt_s4|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[18]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N13
dffeas \mips1|regm1|mem_rtl_1_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[89]~84 (
// Equation(s):
// \mips1|reg_s2_mem|out[89]~84_combout  = (\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1_bypass [18]))) # (!\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a7 ))

	.dataa(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a7 ),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1_bypass [18]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[89]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[89]~84 .lut_mask = 16'hEE22;
defparam \mips1|reg_s2_mem|out[89]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N9
dffeas \mips1|reg_s2_mem|out[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[89]~84_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [89]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[89] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
cycloneive_lcell_comb \mips1|Selector6~0 (
// Equation(s):
// \mips1|Selector6~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [25])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [89])))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|Equal1~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [25]),
	.datad(\mips1|reg_s2_mem|out [89]),
	.cin(gnd),
	.combout(\mips1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector6~0 .lut_mask = 16'h5140;
defparam \mips1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N6
cycloneive_lcell_comb \mips1|Selector6~1 (
// Equation(s):
// \mips1|Selector6~1_combout  = (\mips1|Selector6~0_combout ) # ((\mips1|Equal0~0_combout  & \mips1|reg_alurslt|out [25]))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|reg_alurslt|out [25]),
	.datac(gnd),
	.datad(\mips1|Selector6~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector6~1 .lut_mask = 16'hFF88;
defparam \mips1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N2
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[18]~feeder_combout  = \mips1|reg_alurslt_s4|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N3
dffeas \mips1|regm1|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N10
cycloneive_lcell_comb \mips1|reg_s2_mem|out[57]~39 (
// Equation(s):
// \mips1|reg_s2_mem|out[57]~39_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [18])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [18]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[57]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[57]~39 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[57]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N11
dffeas \mips1|reg_s2_mem|out[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[57]~39_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[57] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N0
cycloneive_lcell_comb \mips1|alusrc_data2[25]~13 (
// Equation(s):
// \mips1|alusrc_data2[25]~13_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|Equal3~1_combout  & (\mips1|reg_alurslt_s4|out [25])) # (!\mips1|Equal3~1_combout  & ((\mips1|reg_s2_mem|out [57])))))

	.dataa(\mips1|reg_alurslt_s4|out [25]),
	.datab(\mips1|Equal3~1_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_s2_mem|out [57]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[25]~13 .lut_mask = 16'h0B08;
defparam \mips1|alusrc_data2[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N20
cycloneive_lcell_comb \mips1|alusrc_data2[25]~14 (
// Equation(s):
// \mips1|alusrc_data2[25]~14_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data2[25]~13_combout ) # ((\mips1|reg_alurslt|out [25] & \mips1|Equal2~1_combout ))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt|out [25]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|alusrc_data2[25]~13_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[25]~14 .lut_mask = 16'h5540;
defparam \mips1|alusrc_data2[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N26
cycloneive_lcell_comb \mips1|alu1|Mux6~6 (
// Equation(s):
// \mips1|alu1|Mux6~6_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data3[25]~18_combout  $ (\mips1|Selector6~1_combout  $ (\mips1|alusrc_data2[25]~14_combout ))))

	.dataa(\mips1|alusrc_data3[25]~18_combout ),
	.datab(\mips1|Selector6~1_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data2[25]~14_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~6 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N12
cycloneive_lcell_comb \mips1|alu1|Mux6~7 (
// Equation(s):
// \mips1|alu1|Mux6~7_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|Selector6~1_combout ) # (\mips1|alusrc_data2[25]~14_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector6~1_combout  & 
// \mips1|alusrc_data2[25]~14_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|Selector6~1_combout ),
	.datad(\mips1|alusrc_data2[25]~14_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~7 .lut_mask = 16'h5440;
defparam \mips1|alu1|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N22
cycloneive_lcell_comb \mips1|alu1|Mux6~8 (
// Equation(s):
// \mips1|alu1|Mux6~8_combout  = ((\mips1|alu1|Mux6~6_combout ) # (\mips1|alu1|Mux6~7_combout )) # (!\mips1|alu_ctl1|aluctl[3]~2_combout )

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(gnd),
	.datac(\mips1|alu1|Mux6~6_combout ),
	.datad(\mips1|alu1|Mux6~7_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~8 .lut_mask = 16'hFFF5;
defparam \mips1|alu1|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N14
cycloneive_lcell_comb \mips1|alu1|Mux6~9 (
// Equation(s):
// \mips1|alu1|Mux6~9_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector6~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|alusrc_data2[25]~14_combout )) # (!\mips1|Selector6~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  $ 
// (!\mips1|alusrc_data2[25]~14_combout )))))

	.dataa(\mips1|Selector6~1_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[25]~14_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~9 .lut_mask = 16'h4090;
defparam \mips1|alu1|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N26
cycloneive_lcell_comb \mips1|alu1|Mux6~1 (
// Equation(s):
// \mips1|alu1|Mux6~1_combout  = (\mips1|Selector6~1_combout  & ((\mips1|WideNor1~combout  & (\mips1|reg_alurslt_s4|out [25])) # (!\mips1|WideNor1~combout  & ((\mips1|reg_s2_mem|out [57]))))) # (!\mips1|Selector6~1_combout  & (\mips1|reg_alurslt_s4|out 
// [25]))

	.dataa(\mips1|Selector6~1_combout ),
	.datab(\mips1|reg_alurslt_s4|out [25]),
	.datac(\mips1|WideNor1~combout ),
	.datad(\mips1|reg_s2_mem|out [57]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~1 .lut_mask = 16'hCEC4;
defparam \mips1|alu1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N28
cycloneive_lcell_comb \mips1|alu1|Mux6~2 (
// Equation(s):
// \mips1|alu1|Mux6~2_combout  = (\mips1|Selector6~1_combout  & (((\mips1|alu1|Mux6~1_combout )))) # (!\mips1|Selector6~1_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|alu1|Mux6~1_combout )) # (!\mips1|alusrc_data3[6]~0_combout  & 
// ((\mips1|reg_s2_mem|out [25])))))

	.dataa(\mips1|Selector6~1_combout ),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|alu1|Mux6~1_combout ),
	.datad(\mips1|reg_s2_mem|out [25]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~2 .lut_mask = 16'hF1E0;
defparam \mips1|alu1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N8
cycloneive_lcell_comb \mips1|alu1|Mux6~0 (
// Equation(s):
// \mips1|alu1|Mux6~0_combout  = (\mips1|Selector6~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector6~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(\mips1|Selector6~1_combout ),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~0 .lut_mask = 16'hD8D8;
defparam \mips1|alu1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N30
cycloneive_lcell_comb \mips1|alu1|Mux6~3 (
// Equation(s):
// \mips1|alu1|Mux6~3_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|Mux6~0_combout  & ((\mips1|reg_alurslt|out [25]))) # (!\mips1|alu1|Mux6~0_combout  & (\mips1|alu1|Mux6~2_combout ))))

	.dataa(\mips1|alu1|Mux28~1_combout ),
	.datab(\mips1|alu1|Mux6~2_combout ),
	.datac(\mips1|alu1|Mux6~0_combout ),
	.datad(\mips1|reg_alurslt|out [25]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~3 .lut_mask = 16'hA808;
defparam \mips1|alu1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N16
cycloneive_lcell_comb \mips1|alu1|Mux6~10 (
// Equation(s):
// \mips1|alu1|Mux6~10_combout  = (!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux6~9_combout ) # ((\mips1|alu1|Mux6~3_combout ) # (\mips1|alu_ctl1|aluctl[3]~2_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|Mux6~9_combout ),
	.datac(\mips1|alu1|Mux6~3_combout ),
	.datad(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~10 .lut_mask = 16'h5554;
defparam \mips1|alu1|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N10
cycloneive_lcell_comb \mips1|alu1|Mux6~11 (
// Equation(s):
// \mips1|alu1|Mux6~11_combout  = (\mips1|alu1|Mux6~8_combout  & ((\mips1|alu1|Mux6~10_combout ) # ((!\mips1|alu_ctl1|Mux0~0_combout  & \mips1|alu_ctl1|aluctl[1]~1_combout )))) # (!\mips1|alu1|Mux6~8_combout  & (!\mips1|alu_ctl1|Mux0~0_combout  & 
// (\mips1|alu_ctl1|aluctl[1]~1_combout )))

	.dataa(\mips1|alu1|Mux6~8_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux6~10_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~11 .lut_mask = 16'hBA30;
defparam \mips1|alu1|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N18
cycloneive_lcell_comb \mips1|alu1|sub_ab[25]~50 (
// Equation(s):
// \mips1|alu1|sub_ab[25]~50_combout  = (\mips1|alusrc_data2[25]~14_combout  & ((\mips1|Selector6~1_combout  & (!\mips1|alu1|sub_ab[24]~49 )) # (!\mips1|Selector6~1_combout  & ((\mips1|alu1|sub_ab[24]~49 ) # (GND))))) # (!\mips1|alusrc_data2[25]~14_combout  
// & ((\mips1|Selector6~1_combout  & (\mips1|alu1|sub_ab[24]~49  & VCC)) # (!\mips1|Selector6~1_combout  & (!\mips1|alu1|sub_ab[24]~49 ))))
// \mips1|alu1|sub_ab[25]~51  = CARRY((\mips1|alusrc_data2[25]~14_combout  & ((!\mips1|alu1|sub_ab[24]~49 ) # (!\mips1|Selector6~1_combout ))) # (!\mips1|alusrc_data2[25]~14_combout  & (!\mips1|Selector6~1_combout  & !\mips1|alu1|sub_ab[24]~49 )))

	.dataa(\mips1|alusrc_data2[25]~14_combout ),
	.datab(\mips1|Selector6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[24]~49 ),
	.combout(\mips1|alu1|sub_ab[25]~50_combout ),
	.cout(\mips1|alu1|sub_ab[25]~51 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[25]~50 .lut_mask = 16'h692B;
defparam \mips1|alu1|sub_ab[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N18
cycloneive_lcell_comb \mips1|alu1|add_ab[25]~50 (
// Equation(s):
// \mips1|alu1|add_ab[25]~50_combout  = (\mips1|Selector6~1_combout  & ((\mips1|alusrc_data2[25]~14_combout  & (\mips1|alu1|add_ab[24]~49  & VCC)) # (!\mips1|alusrc_data2[25]~14_combout  & (!\mips1|alu1|add_ab[24]~49 )))) # (!\mips1|Selector6~1_combout  & 
// ((\mips1|alusrc_data2[25]~14_combout  & (!\mips1|alu1|add_ab[24]~49 )) # (!\mips1|alusrc_data2[25]~14_combout  & ((\mips1|alu1|add_ab[24]~49 ) # (GND)))))
// \mips1|alu1|add_ab[25]~51  = CARRY((\mips1|Selector6~1_combout  & (!\mips1|alusrc_data2[25]~14_combout  & !\mips1|alu1|add_ab[24]~49 )) # (!\mips1|Selector6~1_combout  & ((!\mips1|alu1|add_ab[24]~49 ) # (!\mips1|alusrc_data2[25]~14_combout ))))

	.dataa(\mips1|Selector6~1_combout ),
	.datab(\mips1|alusrc_data2[25]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[24]~49 ),
	.combout(\mips1|alu1|add_ab[25]~50_combout ),
	.cout(\mips1|alu1|add_ab[25]~51 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[25]~50 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N4
cycloneive_lcell_comb \mips1|alu1|Mux6~13 (
// Equation(s):
// \mips1|alu1|Mux6~13_combout  = (\mips1|Selector6~1_combout  & ((\mips1|alusrc_data2[25]~14_combout ) # ((\mips1|alu1|Mux31~5_combout  & !\mips1|alusrc_data3[25]~18_combout )))) # (!\mips1|Selector6~1_combout  & (\mips1|alu1|Mux31~5_combout  & 
// (\mips1|alusrc_data2[25]~14_combout  $ (\mips1|alusrc_data3[25]~18_combout ))))

	.dataa(\mips1|Selector6~1_combout ),
	.datab(\mips1|alusrc_data2[25]~14_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data3[25]~18_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~13 .lut_mask = 16'h98E8;
defparam \mips1|alu1|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N22
cycloneive_lcell_comb \mips1|alu1|Mux6~14 (
// Equation(s):
// \mips1|alu1|Mux6~14_combout  = (\mips1|alu1|Mux6~13_combout ) # ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector6~1_combout  $ (\mips1|alusrc_data2[25]~14_combout ))))

	.dataa(\mips1|Selector6~1_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu1|Mux6~13_combout ),
	.datad(\mips1|alusrc_data2[25]~14_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~14 .lut_mask = 16'hF4F8;
defparam \mips1|alu1|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N18
cycloneive_lcell_comb \mips1|alu1|Mux6~4 (
// Equation(s):
// \mips1|alu1|Mux6~4_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alu1|Mux6~14_combout )) # (!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux6~3_combout )))

	.dataa(\mips1|alu1|Mux6~14_combout ),
	.datab(gnd),
	.datac(\mips1|alu1|Mux6~3_combout ),
	.datad(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~4 .lut_mask = 16'hAAF0;
defparam \mips1|alu1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N12
cycloneive_lcell_comb \mips1|alu1|Mux6~5 (
// Equation(s):
// \mips1|alu1|Mux6~5_combout  = (\mips1|alu1|add_ab[25]~50_combout ) # ((\mips1|alu_ctl1|Mux0~0_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & \mips1|alu1|Mux6~4_combout )))

	.dataa(\mips1|alu1|add_ab[25]~50_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux6~4_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~5 .lut_mask = 16'hEFEE;
defparam \mips1|alu1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N2
cycloneive_lcell_comb \mips1|alu1|Mux6~12 (
// Equation(s):
// \mips1|alu1|Mux6~12_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & (\mips1|alu1|Mux6~5_combout  & ((\mips1|alu1|Mux6~11_combout ) # (\mips1|alu1|sub_ab[25]~50_combout )))) # (!\mips1|alu_ctl1|aluctl[1]~1_combout  & (\mips1|alu1|Mux6~11_combout ))

	.dataa(\mips1|alu1|Mux6~11_combout ),
	.datab(\mips1|alu1|sub_ab[25]~50_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux6~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux6~12 .lut_mask = 16'hEA0A;
defparam \mips1|alu1|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N3
dffeas \mips1|reg_alurslt|out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux6~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[25] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N11
dffeas \mips1|reg_alurslt_s4|out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[25] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N2
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[17]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[17]~feeder_combout  = \mips1|reg_alurslt_s4|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N3
dffeas \mips1|regm1|mem_rtl_1_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N22
cycloneive_lcell_comb \mips1|reg_s2_mem|out[90]~86 (
// Equation(s):
// \mips1|reg_s2_mem|out[90]~86_combout  = (\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1_bypass [17]))) # (!\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a6 ))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1_bypass [17]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[90]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[90]~86 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[90]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N23
dffeas \mips1|reg_s2_mem|out[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[90]~86_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [90]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[90] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N10
cycloneive_lcell_comb \mips1|Selector5~0 (
// Equation(s):
// \mips1|Selector5~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [26]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [90]))))

	.dataa(\mips1|reg_s2_mem|out [90]),
	.datab(\mips1|reg_alurslt_s4|out [26]),
	.datac(\mips1|Equal1~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector5~0 .lut_mask = 16'h00CA;
defparam \mips1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N6
cycloneive_lcell_comb \mips1|Selector5~1 (
// Equation(s):
// \mips1|Selector5~1_combout  = (\mips1|Selector5~0_combout ) # ((\mips1|Equal0~0_combout  & \mips1|reg_alurslt|out [26]))

	.dataa(gnd),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|Selector5~0_combout ),
	.datad(\mips1|reg_alurslt|out [26]),
	.cin(gnd),
	.combout(\mips1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector5~1 .lut_mask = 16'hFCF0;
defparam \mips1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[17]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[17]~feeder_combout  = \mips1|reg_alurslt_s4|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N15
dffeas \mips1|regm1|mem_rtl_2_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[17] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[26]~85 (
// Equation(s):
// \mips1|reg_s2_mem|out[26]~85_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [17]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a6 ))

	.dataa(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a6 ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [17]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux95~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[26]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[26]~85 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[26]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N9
dffeas \mips1|reg_s2_mem|out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[26]~85_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[26] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N20
cycloneive_lcell_comb \mips1|alusrc_data3[26]~15 (
// Equation(s):
// \mips1|alusrc_data3[26]~15_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [26])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [26])))))

	.dataa(\mips1|reg_alurslt_s4|out [26]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_s2_mem|out [26]),
	.datad(\mips1|alusrc_data3[6]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[26]~15 .lut_mask = 16'h2230;
defparam \mips1|alusrc_data3[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N0
cycloneive_lcell_comb \mips1|alusrc_data3[26]~16 (
// Equation(s):
// \mips1|alusrc_data3[26]~16_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data3[26]~15_combout ) # ((\mips1|reg_alurslt|out [26] & \mips1|Equal4~0_combout ))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt|out [26]),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|alusrc_data3[26]~15_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[26]~16 .lut_mask = 16'h5540;
defparam \mips1|alusrc_data3[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N16
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[17]~feeder_combout  = \mips1|reg_alurslt_s4|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N17
dffeas \mips1|regm1|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N0
cycloneive_lcell_comb \mips1|reg_s2_mem|out[58]~40 (
// Equation(s):
// \mips1|reg_s2_mem|out[58]~40_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [17])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [17]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[58]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[58]~40 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[58]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N1
dffeas \mips1|reg_s2_mem|out[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[58]~40_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[58] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N8
cycloneive_lcell_comb \mips1|alusrc_data2[26]~11 (
// Equation(s):
// \mips1|alusrc_data2[26]~11_combout  = (!\mips1|Equal2~1_combout  & ((\mips1|Equal3~1_combout  & (\mips1|reg_alurslt_s4|out [26])) # (!\mips1|Equal3~1_combout  & ((\mips1|reg_s2_mem|out [58])))))

	.dataa(\mips1|reg_alurslt_s4|out [26]),
	.datab(\mips1|reg_s2_mem|out [58]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[26]~11 .lut_mask = 16'h0A0C;
defparam \mips1|alusrc_data2[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N4
cycloneive_lcell_comb \mips1|alusrc_data2[26]~12 (
// Equation(s):
// \mips1|alusrc_data2[26]~12_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|alusrc_data2[26]~11_combout ) # ((\mips1|Equal2~1_combout  & \mips1|reg_alurslt|out [26]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|alusrc_data2[26]~11_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_alurslt|out [26]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[26]~12 .lut_mask = 16'h5444;
defparam \mips1|alusrc_data2[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N28
cycloneive_lcell_comb \mips1|alu1|Mux5~6 (
// Equation(s):
// \mips1|alu1|Mux5~6_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|Selector5~1_combout  $ (\mips1|alusrc_data3[26]~16_combout  $ (\mips1|alusrc_data2[26]~12_combout ))))

	.dataa(\mips1|Selector5~1_combout ),
	.datab(\mips1|alusrc_data3[26]~16_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data2[26]~12_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~6 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N6
cycloneive_lcell_comb \mips1|alu1|Mux5~7 (
// Equation(s):
// \mips1|alu1|Mux5~7_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector5~1_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|alusrc_data2[26]~12_combout ))) # (!\mips1|Selector5~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & 
// \mips1|alusrc_data2[26]~12_combout ))))

	.dataa(\mips1|Selector5~1_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[26]~12_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~7 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N24
cycloneive_lcell_comb \mips1|alu1|Mux5~8 (
// Equation(s):
// \mips1|alu1|Mux5~8_combout  = (\mips1|alu1|Mux5~6_combout ) # ((\mips1|alu1|Mux5~7_combout ) # (!\mips1|alu_ctl1|aluctl[3]~2_combout ))

	.dataa(gnd),
	.datab(\mips1|alu1|Mux5~6_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux5~7_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~8 .lut_mask = 16'hFFCF;
defparam \mips1|alu1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N30
cycloneive_lcell_comb \mips1|alu1|Mux5~9 (
// Equation(s):
// \mips1|alu1|Mux5~9_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|alusrc_data2[26]~12_combout  $ (\mips1|Selector5~1_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & 
// (!\mips1|alusrc_data2[26]~12_combout  & !\mips1|Selector5~1_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|alusrc_data2[26]~12_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~9 .lut_mask = 16'h2090;
defparam \mips1|alu1|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N24
cycloneive_lcell_comb \mips1|alu1|Mux5~0 (
// Equation(s):
// \mips1|alu1|Mux5~0_combout  = (\mips1|Selector5~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector5~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(gnd),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~0 .lut_mask = 16'hAAF0;
defparam \mips1|alu1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N26
cycloneive_lcell_comb \mips1|alu1|Mux5~1 (
// Equation(s):
// \mips1|alu1|Mux5~1_combout  = (\mips1|Selector5~1_combout  & ((\mips1|WideNor1~combout  & (\mips1|reg_alurslt_s4|out [26])) # (!\mips1|WideNor1~combout  & ((\mips1|reg_s2_mem|out [58]))))) # (!\mips1|Selector5~1_combout  & (\mips1|reg_alurslt_s4|out 
// [26]))

	.dataa(\mips1|Selector5~1_combout ),
	.datab(\mips1|reg_alurslt_s4|out [26]),
	.datac(\mips1|reg_s2_mem|out [58]),
	.datad(\mips1|WideNor1~combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~1 .lut_mask = 16'hCCE4;
defparam \mips1|alu1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N28
cycloneive_lcell_comb \mips1|alu1|Mux5~2 (
// Equation(s):
// \mips1|alu1|Mux5~2_combout  = (\mips1|alusrc_data3[6]~0_combout  & (((\mips1|alu1|Mux5~1_combout )))) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|Selector5~1_combout  & ((\mips1|alu1|Mux5~1_combout ))) # (!\mips1|Selector5~1_combout  & 
// (\mips1|reg_s2_mem|out [26]))))

	.dataa(\mips1|reg_s2_mem|out [26]),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|alu1|Mux5~1_combout ),
	.datad(\mips1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~2 .lut_mask = 16'hF0E2;
defparam \mips1|alu1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N14
cycloneive_lcell_comb \mips1|alu1|Mux5~3 (
// Equation(s):
// \mips1|alu1|Mux5~3_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|Mux5~0_combout  & (\mips1|reg_alurslt|out [26])) # (!\mips1|alu1|Mux5~0_combout  & ((\mips1|alu1|Mux5~2_combout )))))

	.dataa(\mips1|reg_alurslt|out [26]),
	.datab(\mips1|alu1|Mux5~0_combout ),
	.datac(\mips1|alu1|Mux28~1_combout ),
	.datad(\mips1|alu1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~3 .lut_mask = 16'hB080;
defparam \mips1|alu1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N16
cycloneive_lcell_comb \mips1|alu1|Mux5~10 (
// Equation(s):
// \mips1|alu1|Mux5~10_combout  = (!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux5~9_combout ) # ((\mips1|alu_ctl1|aluctl[3]~2_combout ) # (\mips1|alu1|Mux5~3_combout ))))

	.dataa(\mips1|alu1|Mux5~9_combout ),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(\mips1|alu1|Mux5~3_combout ),
	.datad(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~10 .lut_mask = 16'h00FE;
defparam \mips1|alu1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N10
cycloneive_lcell_comb \mips1|alu1|Mux5~11 (
// Equation(s):
// \mips1|alu1|Mux5~11_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & (((\mips1|alu1|Mux5~8_combout  & \mips1|alu1|Mux5~10_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout ))) # (!\mips1|alu_ctl1|aluctl[1]~1_combout  & (((\mips1|alu1|Mux5~8_combout  & 
// \mips1|alu1|Mux5~10_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|Mux5~8_combout ),
	.datad(\mips1|alu1|Mux5~10_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~11 .lut_mask = 16'hF222;
defparam \mips1|alu1|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N20
cycloneive_lcell_comb \mips1|alu1|sub_ab[26]~52 (
// Equation(s):
// \mips1|alu1|sub_ab[26]~52_combout  = ((\mips1|alusrc_data2[26]~12_combout  $ (\mips1|Selector5~1_combout  $ (\mips1|alu1|sub_ab[25]~51 )))) # (GND)
// \mips1|alu1|sub_ab[26]~53  = CARRY((\mips1|alusrc_data2[26]~12_combout  & (\mips1|Selector5~1_combout  & !\mips1|alu1|sub_ab[25]~51 )) # (!\mips1|alusrc_data2[26]~12_combout  & ((\mips1|Selector5~1_combout ) # (!\mips1|alu1|sub_ab[25]~51 ))))

	.dataa(\mips1|alusrc_data2[26]~12_combout ),
	.datab(\mips1|Selector5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[25]~51 ),
	.combout(\mips1|alu1|sub_ab[26]~52_combout ),
	.cout(\mips1|alu1|sub_ab[26]~53 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[26]~52 .lut_mask = 16'h964D;
defparam \mips1|alu1|sub_ab[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N12
cycloneive_lcell_comb \mips1|alu1|Mux5~13 (
// Equation(s):
// \mips1|alu1|Mux5~13_combout  = (\mips1|Selector5~1_combout  & ((\mips1|alusrc_data2[26]~12_combout ) # ((!\mips1|alusrc_data3[26]~16_combout  & \mips1|alu1|Mux31~5_combout )))) # (!\mips1|Selector5~1_combout  & (\mips1|alu1|Mux31~5_combout  & 
// (\mips1|alusrc_data3[26]~16_combout  $ (\mips1|alusrc_data2[26]~12_combout ))))

	.dataa(\mips1|Selector5~1_combout ),
	.datab(\mips1|alusrc_data3[26]~16_combout ),
	.datac(\mips1|alusrc_data2[26]~12_combout ),
	.datad(\mips1|alu1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~13 .lut_mask = 16'hB6A0;
defparam \mips1|alu1|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N22
cycloneive_lcell_comb \mips1|alu1|Mux5~14 (
// Equation(s):
// \mips1|alu1|Mux5~14_combout  = (\mips1|alu1|Mux5~13_combout ) # ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|alusrc_data2[26]~12_combout  $ (\mips1|Selector5~1_combout ))))

	.dataa(\mips1|alu1|Mux5~13_combout ),
	.datab(\mips1|alusrc_data2[26]~12_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~14 .lut_mask = 16'hBAEA;
defparam \mips1|alu1|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N18
cycloneive_lcell_comb \mips1|alu1|Mux5~4 (
// Equation(s):
// \mips1|alu1|Mux5~4_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alu1|Mux5~14_combout )) # (!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux5~3_combout )))

	.dataa(\mips1|alu1|Mux5~14_combout ),
	.datab(\mips1|alu1|Mux5~3_combout ),
	.datac(gnd),
	.datad(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~4 .lut_mask = 16'hAACC;
defparam \mips1|alu1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N20
cycloneive_lcell_comb \mips1|alu1|add_ab[26]~52 (
// Equation(s):
// \mips1|alu1|add_ab[26]~52_combout  = ((\mips1|Selector5~1_combout  $ (\mips1|alusrc_data2[26]~12_combout  $ (!\mips1|alu1|add_ab[25]~51 )))) # (GND)
// \mips1|alu1|add_ab[26]~53  = CARRY((\mips1|Selector5~1_combout  & ((\mips1|alusrc_data2[26]~12_combout ) # (!\mips1|alu1|add_ab[25]~51 ))) # (!\mips1|Selector5~1_combout  & (\mips1|alusrc_data2[26]~12_combout  & !\mips1|alu1|add_ab[25]~51 )))

	.dataa(\mips1|Selector5~1_combout ),
	.datab(\mips1|alusrc_data2[26]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[25]~51 ),
	.combout(\mips1|alu1|add_ab[26]~52_combout ),
	.cout(\mips1|alu1|add_ab[26]~53 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[26]~52 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N20
cycloneive_lcell_comb \mips1|alu1|Mux5~5 (
// Equation(s):
// \mips1|alu1|Mux5~5_combout  = (\mips1|alu_ctl1|Mux0~0_combout ) # ((\mips1|alu1|add_ab[26]~52_combout ) # ((!\mips1|alu_ctl1|aluctl[1]~1_combout  & \mips1|alu1|Mux5~4_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|Mux5~4_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|add_ab[26]~52_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~5 .lut_mask = 16'hFFF4;
defparam \mips1|alu1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N2
cycloneive_lcell_comb \mips1|alu1|Mux5~12 (
// Equation(s):
// \mips1|alu1|Mux5~12_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & (\mips1|alu1|Mux5~5_combout  & ((\mips1|alu1|Mux5~11_combout ) # (\mips1|alu1|sub_ab[26]~52_combout )))) # (!\mips1|alu_ctl1|aluctl[1]~1_combout  & (\mips1|alu1|Mux5~11_combout ))

	.dataa(\mips1|alu1|Mux5~11_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[26]~52_combout ),
	.datad(\mips1|alu1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux5~12 .lut_mask = 16'hEA22;
defparam \mips1|alu1|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N3
dffeas \mips1|reg_alurslt|out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[26] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N16
cycloneive_lcell_comb \mips1|reg_alurslt_s4|out[26]~feeder (
// Equation(s):
// \mips1|reg_alurslt_s4|out[26]~feeder_combout  = \mips1|reg_alurslt|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt|out [26]),
	.cin(gnd),
	.combout(\mips1|reg_alurslt_s4|out[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[26]~feeder .lut_mask = 16'hFF00;
defparam \mips1|reg_alurslt_s4|out[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N17
dffeas \mips1|reg_alurslt_s4|out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_alurslt_s4|out[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[26] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N0
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[16]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[16]~feeder_combout  = \mips1|reg_alurslt_s4|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N1
dffeas \mips1|regm1|mem_rtl_1_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N20
cycloneive_lcell_comb \mips1|reg_s2_mem|out[91]~88 (
// Equation(s):
// \mips1|reg_s2_mem|out[91]~88_combout  = (\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1_bypass [16]))) # (!\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a5 ))

	.dataa(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [16]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[91]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[91]~88 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[91]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N21
dffeas \mips1|reg_s2_mem|out[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[91]~88_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [91]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[91] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
cycloneive_lcell_comb \mips1|Selector4~0 (
// Equation(s):
// \mips1|Selector4~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & (\mips1|reg_alurslt_s4|out [27])) # (!\mips1|Equal1~0_combout  & ((\mips1|reg_s2_mem|out [91])))))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(\mips1|Equal1~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [27]),
	.datad(\mips1|reg_s2_mem|out [91]),
	.cin(gnd),
	.combout(\mips1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector4~0 .lut_mask = 16'h5140;
defparam \mips1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N4
cycloneive_lcell_comb \mips1|Selector4~1 (
// Equation(s):
// \mips1|Selector4~1_combout  = (\mips1|Selector4~0_combout ) # ((\mips1|Equal0~0_combout  & \mips1|reg_alurslt|out [27]))

	.dataa(\mips1|Equal0~0_combout ),
	.datab(gnd),
	.datac(\mips1|reg_alurslt|out [27]),
	.datad(\mips1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector4~1 .lut_mask = 16'hFFA0;
defparam \mips1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N2
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[16]~feeder_combout  = \mips1|reg_alurslt_s4|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N3
dffeas \mips1|regm1|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N18
cycloneive_lcell_comb \mips1|reg_s2_mem|out[59]~41 (
// Equation(s):
// \mips1|reg_s2_mem|out[59]~41_combout  = (\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0_bypass [16]))) # (!\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [16]),
	.datac(gnd),
	.datad(\mips1|regm1|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[59]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[59]~41 .lut_mask = 16'hCCAA;
defparam \mips1|reg_s2_mem|out[59]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N19
dffeas \mips1|reg_s2_mem|out[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[59]~41_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[59] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N26
cycloneive_lcell_comb \mips1|alu1|out~4 (
// Equation(s):
// \mips1|alu1|out~4_combout  = (\mips1|Equal3~1_combout  & (\mips1|reg_alurslt_s4|out [27])) # (!\mips1|Equal3~1_combout  & ((\mips1|Equal2~1_combout  & (\mips1|reg_alurslt_s4|out [27])) # (!\mips1|Equal2~1_combout  & ((\mips1|reg_s2_mem|out [59])))))

	.dataa(\mips1|Equal3~1_combout ),
	.datab(\mips1|reg_alurslt_s4|out [27]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_s2_mem|out [59]),
	.cin(gnd),
	.combout(\mips1|alu1|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~4 .lut_mask = 16'hCDC8;
defparam \mips1|alu1|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
cycloneive_lcell_comb \mips1|alusrc_data2[27]~10 (
// Equation(s):
// \mips1|alusrc_data2[27]~10_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal2~1_combout  & ((\mips1|reg_alurslt|out [27]))) # (!\mips1|Equal2~1_combout  & (\mips1|alu1|out~4_combout ))))

	.dataa(\mips1|alu1|out~4_combout ),
	.datab(\mips1|reg_alurslt|out [27]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_s2_control|out [0]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[27]~10 .lut_mask = 16'h00CA;
defparam \mips1|alusrc_data2[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N14
cycloneive_lcell_comb \mips1|alu1|Mux4~5 (
// Equation(s):
// \mips1|alu1|Mux4~5_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector4~1_combout  $ (\mips1|alusrc_data2[27]~10_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|Selector4~1_combout  & 
// !\mips1|alusrc_data2[27]~10_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector4~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[27]~10_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux4~5 .lut_mask = 16'h2090;
defparam \mips1|alu1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
cycloneive_lcell_comb \mips1|alu1|out~23 (
// Equation(s):
// \mips1|alu1|out~23_combout  = (\mips1|Selector4~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector4~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\mips1|Selector4~1_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~23 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N18
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[16]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[16]~feeder_combout  = \mips1|reg_alurslt_s4|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N19
dffeas \mips1|regm1|mem_rtl_2_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[16] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N26
cycloneive_lcell_comb \mips1|reg_s2_mem|out[27]~87 (
// Equation(s):
// \mips1|reg_s2_mem|out[27]~87_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [16])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a5 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [16]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[27]~87 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N27
dffeas \mips1|reg_s2_mem|out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[27]~87_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[27] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N10
cycloneive_lcell_comb \mips1|alu1|out~22 (
// Equation(s):
// \mips1|alu1|out~22_combout  = (\mips1|Equal4~0_combout  & (((\mips1|reg_alurslt_s4|out [27])))) # (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [27]))) # (!\mips1|alusrc_data3[6]~0_combout  & 
// (\mips1|reg_s2_mem|out [27]))))

	.dataa(\mips1|reg_s2_mem|out [27]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|reg_alurslt_s4|out [27]),
	.cin(gnd),
	.combout(\mips1|alu1|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~22 .lut_mask = 16'hFE02;
defparam \mips1|alu1|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N0
cycloneive_lcell_comb \mips1|alu1|out~24 (
// Equation(s):
// \mips1|alu1|out~24_combout  = (!\mips1|alu1|out~23_combout  & ((\mips1|Selector4~1_combout  & (\mips1|alu1|out~4_combout )) # (!\mips1|Selector4~1_combout  & ((\mips1|alu1|out~22_combout )))))

	.dataa(\mips1|alu1|out~23_combout ),
	.datab(\mips1|Selector4~1_combout ),
	.datac(\mips1|alu1|out~4_combout ),
	.datad(\mips1|alu1|out~22_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~24 .lut_mask = 16'h5140;
defparam \mips1|alu1|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
cycloneive_lcell_comb \mips1|alu1|Mux4~4 (
// Equation(s):
// \mips1|alu1|Mux4~4_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~24_combout ) # ((\mips1|alu1|out~23_combout  & \mips1|reg_alurslt|out [27]))))

	.dataa(\mips1|alu1|out~23_combout ),
	.datab(\mips1|reg_alurslt|out [27]),
	.datac(\mips1|alu1|Mux28~1_combout ),
	.datad(\mips1|alu1|out~24_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux4~4 .lut_mask = 16'hF080;
defparam \mips1|alu1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N12
cycloneive_lcell_comb \mips1|alu1|Mux4~2 (
// Equation(s):
// \mips1|alu1|Mux4~2_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|Selector4~1_combout ) # (\mips1|alusrc_data2[27]~10_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|Selector4~1_combout  & 
// \mips1|alusrc_data2[27]~10_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector4~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[27]~10_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux4~2 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N2
cycloneive_lcell_comb \mips1|alusrc_data3[27]~14 (
// Equation(s):
// \mips1|alusrc_data3[27]~14_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal4~0_combout  & (\mips1|reg_alurslt|out [27])) # (!\mips1|Equal4~0_combout  & ((\mips1|alu1|out~22_combout )))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt|out [27]),
	.datac(\mips1|alu1|out~22_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[27]~14 .lut_mask = 16'h4450;
defparam \mips1|alusrc_data3[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
cycloneive_lcell_comb \mips1|alu1|Mux4~1 (
// Equation(s):
// \mips1|alu1|Mux4~1_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data3[27]~14_combout  $ (\mips1|Selector4~1_combout  $ (\mips1|alusrc_data2[27]~10_combout ))))

	.dataa(\mips1|alu1|Mux31~5_combout ),
	.datab(\mips1|alusrc_data3[27]~14_combout ),
	.datac(\mips1|Selector4~1_combout ),
	.datad(\mips1|alusrc_data2[27]~10_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux4~1 .lut_mask = 16'h8228;
defparam \mips1|alu1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
cycloneive_lcell_comb \mips1|alu1|Mux4~3 (
// Equation(s):
// \mips1|alu1|Mux4~3_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux4~2_combout ) # (\mips1|alu1|Mux4~1_combout )))

	.dataa(\mips1|alu1|Mux4~2_combout ),
	.datab(gnd),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux4~3 .lut_mask = 16'hF0A0;
defparam \mips1|alu1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
cycloneive_lcell_comb \mips1|alu1|Mux4~6 (
// Equation(s):
// \mips1|alu1|Mux4~6_combout  = (\mips1|alu1|Mux4~3_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux4~5_combout ) # (\mips1|alu1|Mux4~4_combout ))))

	.dataa(\mips1|alu1|Mux4~5_combout ),
	.datab(\mips1|alu1|Mux4~4_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux4~6 .lut_mask = 16'hFF0E;
defparam \mips1|alu1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N22
cycloneive_lcell_comb \mips1|alu1|sub_ab[27]~54 (
// Equation(s):
// \mips1|alu1|sub_ab[27]~54_combout  = (\mips1|alusrc_data2[27]~10_combout  & ((\mips1|Selector4~1_combout  & (!\mips1|alu1|sub_ab[26]~53 )) # (!\mips1|Selector4~1_combout  & ((\mips1|alu1|sub_ab[26]~53 ) # (GND))))) # (!\mips1|alusrc_data2[27]~10_combout  
// & ((\mips1|Selector4~1_combout  & (\mips1|alu1|sub_ab[26]~53  & VCC)) # (!\mips1|Selector4~1_combout  & (!\mips1|alu1|sub_ab[26]~53 ))))
// \mips1|alu1|sub_ab[27]~55  = CARRY((\mips1|alusrc_data2[27]~10_combout  & ((!\mips1|alu1|sub_ab[26]~53 ) # (!\mips1|Selector4~1_combout ))) # (!\mips1|alusrc_data2[27]~10_combout  & (!\mips1|Selector4~1_combout  & !\mips1|alu1|sub_ab[26]~53 )))

	.dataa(\mips1|alusrc_data2[27]~10_combout ),
	.datab(\mips1|Selector4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[26]~53 ),
	.combout(\mips1|alu1|sub_ab[27]~54_combout ),
	.cout(\mips1|alu1|sub_ab[27]~55 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[27]~54 .lut_mask = 16'h692B;
defparam \mips1|alu1|sub_ab[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N22
cycloneive_lcell_comb \mips1|alu1|add_ab[27]~54 (
// Equation(s):
// \mips1|alu1|add_ab[27]~54_combout  = (\mips1|Selector4~1_combout  & ((\mips1|alusrc_data2[27]~10_combout  & (\mips1|alu1|add_ab[26]~53  & VCC)) # (!\mips1|alusrc_data2[27]~10_combout  & (!\mips1|alu1|add_ab[26]~53 )))) # (!\mips1|Selector4~1_combout  & 
// ((\mips1|alusrc_data2[27]~10_combout  & (!\mips1|alu1|add_ab[26]~53 )) # (!\mips1|alusrc_data2[27]~10_combout  & ((\mips1|alu1|add_ab[26]~53 ) # (GND)))))
// \mips1|alu1|add_ab[27]~55  = CARRY((\mips1|Selector4~1_combout  & (!\mips1|alusrc_data2[27]~10_combout  & !\mips1|alu1|add_ab[26]~53 )) # (!\mips1|Selector4~1_combout  & ((!\mips1|alu1|add_ab[26]~53 ) # (!\mips1|alusrc_data2[27]~10_combout ))))

	.dataa(\mips1|Selector4~1_combout ),
	.datab(\mips1|alusrc_data2[27]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[26]~53 ),
	.combout(\mips1|alu1|add_ab[27]~54_combout ),
	.cout(\mips1|alu1|add_ab[27]~55 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[27]~54 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N6
cycloneive_lcell_comb \mips1|alu1|Mux4~0 (
// Equation(s):
// \mips1|alu1|Mux4~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[27]~54_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[27]~54_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[27]~54_combout ),
	.datad(\mips1|alu1|add_ab[27]~54_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux4~0 .lut_mask = 16'hC480;
defparam \mips1|alu1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N8
cycloneive_lcell_comb \mips1|alu1|Mux4~7 (
// Equation(s):
// \mips1|alu1|Mux4~7_combout  = (\mips1|alu1|Mux4~0_combout ) # ((\mips1|alu1|Mux4~6_combout  & !\mips1|alu_ctl1|aluctl[1]~1_combout ))

	.dataa(\mips1|alu1|Mux4~6_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(gnd),
	.datad(\mips1|alu1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux4~7 .lut_mask = 16'hFF22;
defparam \mips1|alu1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N9
dffeas \mips1|reg_alurslt|out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux4~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[27] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N29
dffeas \mips1|reg_alurslt_s4|out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[27] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[15]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[15]~feeder_combout  = \mips1|reg_alurslt_s4|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[15]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N25
dffeas \mips1|regm1|mem_rtl_2_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[15] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N0
cycloneive_lcell_comb \mips1|reg_s2_mem|out[28]~89 (
// Equation(s):
// \mips1|reg_s2_mem|out[28]~89_combout  = (\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2_bypass [15]))) # (!\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a4 ))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2_bypass [15]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[28]~89 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N1
dffeas \mips1|reg_s2_mem|out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[28]~89_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[28] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N8
cycloneive_lcell_comb \mips1|alu1|out~18 (
// Equation(s):
// \mips1|alu1|out~18_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [28])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|Equal4~0_combout  & (\mips1|reg_alurslt_s4|out [28])) # (!\mips1|Equal4~0_combout  & 
// ((\mips1|reg_s2_mem|out [28])))))

	.dataa(\mips1|reg_alurslt_s4|out [28]),
	.datab(\mips1|reg_s2_mem|out [28]),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~18 .lut_mask = 16'hAAAC;
defparam \mips1|alu1|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N20
cycloneive_lcell_comb \mips1|alusrc_data3[28]~13 (
// Equation(s):
// \mips1|alusrc_data3[28]~13_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal4~0_combout  & (\mips1|reg_alurslt|out [28])) # (!\mips1|Equal4~0_combout  & ((\mips1|alu1|out~18_combout )))))

	.dataa(\mips1|reg_alurslt|out [28]),
	.datab(\mips1|alu1|out~18_combout ),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[28]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[28]~13 .lut_mask = 16'h0A0C;
defparam \mips1|alusrc_data3[28]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N14
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[15]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[15]~feeder_combout  = \mips1|reg_alurslt_s4|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[15]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N15
dffeas \mips1|regm1|mem_rtl_1_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N2
cycloneive_lcell_comb \mips1|reg_s2_mem|out[92]~90 (
// Equation(s):
// \mips1|reg_s2_mem|out[92]~90_combout  = (\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1_bypass [15])) # (!\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a4 )))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1_bypass [15]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[92]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[92]~90 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[92]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N3
dffeas \mips1|reg_s2_mem|out[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[92]~90_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [92]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[92] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N22
cycloneive_lcell_comb \mips1|Selector3~0 (
// Equation(s):
// \mips1|Selector3~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [28]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [92]))))

	.dataa(\mips1|reg_s2_mem|out [92]),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [28]),
	.datad(\mips1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector3~0 .lut_mask = 16'h3022;
defparam \mips1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N18
cycloneive_lcell_comb \mips1|Selector3~1 (
// Equation(s):
// \mips1|Selector3~1_combout  = (\mips1|Selector3~0_combout ) # ((\mips1|Equal0~0_combout  & \mips1|reg_alurslt|out [28]))

	.dataa(gnd),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|reg_alurslt|out [28]),
	.datad(\mips1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector3~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[15]~feeder_combout  = \mips1|reg_alurslt_s4|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N25
dffeas \mips1|regm1|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N0
cycloneive_lcell_comb \mips1|reg_s2_mem|out[60]~42 (
// Equation(s):
// \mips1|reg_s2_mem|out[60]~42_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [15])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [15]),
	.datab(\mips1|regm1|Mux63~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[60]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[60]~42 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[60]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N1
dffeas \mips1|reg_s2_mem|out[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[60]~42_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[60] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N10
cycloneive_lcell_comb \mips1|alu1|out~3 (
// Equation(s):
// \mips1|alu1|out~3_combout  = (\mips1|Equal3~1_combout  & (((\mips1|reg_alurslt_s4|out [28])))) # (!\mips1|Equal3~1_combout  & ((\mips1|Equal2~1_combout  & ((\mips1|reg_alurslt_s4|out [28]))) # (!\mips1|Equal2~1_combout  & (\mips1|reg_s2_mem|out [60]))))

	.dataa(\mips1|Equal3~1_combout ),
	.datab(\mips1|reg_s2_mem|out [60]),
	.datac(\mips1|reg_alurslt_s4|out [28]),
	.datad(\mips1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~3 .lut_mask = 16'hF0E4;
defparam \mips1|alu1|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N6
cycloneive_lcell_comb \mips1|alusrc_data2[28]~9 (
// Equation(s):
// \mips1|alusrc_data2[28]~9_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal2~1_combout  & ((\mips1|reg_alurslt|out [28]))) # (!\mips1|Equal2~1_combout  & (\mips1|alu1|out~3_combout ))))

	.dataa(\mips1|alu1|out~3_combout ),
	.datab(\mips1|reg_alurslt|out [28]),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[28]~9 .lut_mask = 16'h0C0A;
defparam \mips1|alusrc_data2[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N2
cycloneive_lcell_comb \mips1|alu1|Mux3~2 (
// Equation(s):
// \mips1|alu1|Mux3~2_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data3[28]~13_combout  $ (\mips1|Selector3~1_combout  $ (\mips1|alusrc_data2[28]~9_combout ))))

	.dataa(\mips1|alusrc_data3[28]~13_combout ),
	.datab(\mips1|Selector3~1_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data2[28]~9_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux3~2 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N12
cycloneive_lcell_comb \mips1|alu1|out~19 (
// Equation(s):
// \mips1|alu1|out~19_combout  = (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [28])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_s2_mem|out [28])))))

	.dataa(\mips1|reg_alurslt_s4|out [28]),
	.datab(\mips1|reg_s2_mem|out [28]),
	.datac(\mips1|alusrc_data3[6]~0_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~19 .lut_mask = 16'h00AC;
defparam \mips1|alu1|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N30
cycloneive_lcell_comb \mips1|alu1|out~20 (
// Equation(s):
// \mips1|alu1|out~20_combout  = (\mips1|Selector3~1_combout  & (\mips1|alu1|out~3_combout  & ((!\mips1|Equal2~1_combout )))) # (!\mips1|Selector3~1_combout  & (((\mips1|alu1|out~19_combout ))))

	.dataa(\mips1|alu1|out~3_combout ),
	.datab(\mips1|Selector3~1_combout ),
	.datac(\mips1|alu1|out~19_combout ),
	.datad(\mips1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~20 .lut_mask = 16'h30B8;
defparam \mips1|alu1|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N0
cycloneive_lcell_comb \mips1|alu1|out~21 (
// Equation(s):
// \mips1|alu1|out~21_combout  = (\mips1|Selector3~1_combout  & ((\mips1|Equal2~1_combout ))) # (!\mips1|Selector3~1_combout  & (\mips1|Equal4~0_combout ))

	.dataa(\mips1|Equal4~0_combout ),
	.datab(\mips1|Selector3~1_combout ),
	.datac(gnd),
	.datad(\mips1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~21 .lut_mask = 16'hEE22;
defparam \mips1|alu1|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N14
cycloneive_lcell_comb \mips1|alu1|Mux3~4 (
// Equation(s):
// \mips1|alu1|Mux3~4_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~20_combout ) # ((\mips1|alu1|out~21_combout  & \mips1|reg_alurslt|out [28]))))

	.dataa(\mips1|alu1|out~20_combout ),
	.datab(\mips1|alu1|out~21_combout ),
	.datac(\mips1|alu1|Mux28~1_combout ),
	.datad(\mips1|reg_alurslt|out [28]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux3~4 .lut_mask = 16'hE0A0;
defparam \mips1|alu1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N28
cycloneive_lcell_comb \mips1|alu1|Mux3~3 (
// Equation(s):
// \mips1|alu1|Mux3~3_combout  = (\mips1|Selector3~1_combout  & ((\mips1|alusrc_data2[28]~9_combout  & ((\mips1|alu_ctl1|aluctl[3]~2_combout ))) # (!\mips1|alusrc_data2[28]~9_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout )))) # (!\mips1|Selector3~1_combout 
//  & ((\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|alusrc_data2[28]~9_combout ))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (!\mips1|alu_ctl1|aluctl[3]~2_combout  & !\mips1|alusrc_data2[28]~9_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datab(\mips1|Selector3~1_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alusrc_data2[28]~9_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux3~3 .lut_mask = 16'hE289;
defparam \mips1|alu1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N24
cycloneive_lcell_comb \mips1|alu1|Mux3~5 (
// Equation(s):
// \mips1|alu1|Mux3~5_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & (((!\mips1|alu_ctl1|Mux0~0_combout  & \mips1|alu1|Mux3~3_combout )))) # (!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux3~4_combout ) # ((\mips1|alu_ctl1|Mux0~0_combout  & 
// \mips1|alu1|Mux3~3_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu1|Mux3~4_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux3~5 .lut_mask = 16'h5E44;
defparam \mips1|alu1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N26
cycloneive_lcell_comb \mips1|alu1|Mux3~6 (
// Equation(s):
// \mips1|alu1|Mux3~6_combout  = (!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux3~5_combout ) # ((\mips1|alu1|Mux3~2_combout  & \mips1|alu_ctl1|aluctl[3]~2_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|Mux3~2_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux3~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux3~6 .lut_mask = 16'h5540;
defparam \mips1|alu1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N24
cycloneive_lcell_comb \mips1|alu1|sub_ab[28]~56 (
// Equation(s):
// \mips1|alu1|sub_ab[28]~56_combout  = ((\mips1|Selector3~1_combout  $ (\mips1|alusrc_data2[28]~9_combout  $ (\mips1|alu1|sub_ab[27]~55 )))) # (GND)
// \mips1|alu1|sub_ab[28]~57  = CARRY((\mips1|Selector3~1_combout  & ((!\mips1|alu1|sub_ab[27]~55 ) # (!\mips1|alusrc_data2[28]~9_combout ))) # (!\mips1|Selector3~1_combout  & (!\mips1|alusrc_data2[28]~9_combout  & !\mips1|alu1|sub_ab[27]~55 )))

	.dataa(\mips1|Selector3~1_combout ),
	.datab(\mips1|alusrc_data2[28]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[27]~55 ),
	.combout(\mips1|alu1|sub_ab[28]~56_combout ),
	.cout(\mips1|alu1|sub_ab[28]~57 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[28]~56 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N24
cycloneive_lcell_comb \mips1|alu1|add_ab[28]~56 (
// Equation(s):
// \mips1|alu1|add_ab[28]~56_combout  = ((\mips1|alusrc_data2[28]~9_combout  $ (\mips1|Selector3~1_combout  $ (!\mips1|alu1|add_ab[27]~55 )))) # (GND)
// \mips1|alu1|add_ab[28]~57  = CARRY((\mips1|alusrc_data2[28]~9_combout  & ((\mips1|Selector3~1_combout ) # (!\mips1|alu1|add_ab[27]~55 ))) # (!\mips1|alusrc_data2[28]~9_combout  & (\mips1|Selector3~1_combout  & !\mips1|alu1|add_ab[27]~55 )))

	.dataa(\mips1|alusrc_data2[28]~9_combout ),
	.datab(\mips1|Selector3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[27]~55 ),
	.combout(\mips1|alu1|add_ab[28]~56_combout ),
	.cout(\mips1|alu1|add_ab[28]~57 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[28]~56 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N16
cycloneive_lcell_comb \mips1|alu1|Mux3~8 (
// Equation(s):
// \mips1|alu1|Mux3~8_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|add_ab[28]~56_combout ) # ((\mips1|reg_s2_seimm|out [1] & !\mips1|reg_s2_control|out [0]))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|reg_s2_seimm|out [1]),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|alu1|add_ab[28]~56_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux3~8 .lut_mask = 16'hAA08;
defparam \mips1|alu1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N4
cycloneive_lcell_comb \mips1|alu1|Mux3~7 (
// Equation(s):
// \mips1|alu1|Mux3~7_combout  = (\mips1|alu1|Mux3~6_combout ) # ((\mips1|alu1|Mux3~8_combout  & ((\mips1|alu1|sub_ab[28]~56_combout ) # (!\mips1|alu_ctl1|Mux0~0_combout ))))

	.dataa(\mips1|alu1|Mux3~6_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu1|sub_ab[28]~56_combout ),
	.datad(\mips1|alu1|Mux3~8_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux3~7 .lut_mask = 16'hFBAA;
defparam \mips1|alu1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y54_N5
dffeas \mips1|reg_alurslt|out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[28] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y54_N23
dffeas \mips1|reg_alurslt_s4|out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[28] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N6
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[14]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[14]~feeder_combout  = \mips1|reg_alurslt_s4|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[14]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N7
dffeas \mips1|regm1|mem_rtl_1_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N18
cycloneive_lcell_comb \mips1|reg_s2_mem|out[93]~92 (
// Equation(s):
// \mips1|reg_s2_mem|out[93]~92_combout  = (\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1_bypass [14]))) # (!\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a3 ))

	.dataa(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a3 ),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1_bypass [14]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[93]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[93]~92 .lut_mask = 16'hEE22;
defparam \mips1|reg_s2_mem|out[93]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N19
dffeas \mips1|reg_s2_mem|out[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[93]~92_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [93]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[93] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N10
cycloneive_lcell_comb \mips1|Selector2~0 (
// Equation(s):
// \mips1|Selector2~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [29]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [93]))))

	.dataa(\mips1|reg_s2_mem|out [93]),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [29]),
	.datad(\mips1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector2~0 .lut_mask = 16'h3022;
defparam \mips1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N26
cycloneive_lcell_comb \mips1|Selector2~1 (
// Equation(s):
// \mips1|Selector2~1_combout  = (\mips1|Selector2~0_combout ) # ((\mips1|reg_alurslt|out [29] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [29]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector2~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N6
cycloneive_lcell_comb \mips1|alu1|out~16 (
// Equation(s):
// \mips1|alu1|out~16_combout  = (\mips1|Selector2~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector2~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|Selector2~1_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~16 .lut_mask = 16'hCFC0;
defparam \mips1|alu1|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[14]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[14]~feeder_combout  = \mips1|reg_alurslt_s4|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[14]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N29
dffeas \mips1|regm1|mem_rtl_2_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[14] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N4
cycloneive_lcell_comb \mips1|reg_s2_mem|out[29]~91 (
// Equation(s):
// \mips1|reg_s2_mem|out[29]~91_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [14])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a3 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [14]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[29]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[29]~91 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[29]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N5
dffeas \mips1|reg_s2_mem|out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[29]~91_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[29] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N22
cycloneive_lcell_comb \mips1|alu1|out~15 (
// Equation(s):
// \mips1|alu1|out~15_combout  = (\mips1|alusrc_data3[6]~0_combout  & (\mips1|reg_alurslt_s4|out [29])) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|Equal4~0_combout  & (\mips1|reg_alurslt_s4|out [29])) # (!\mips1|Equal4~0_combout  & 
// ((\mips1|reg_s2_mem|out [29])))))

	.dataa(\mips1|reg_alurslt_s4|out [29]),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_s2_mem|out [29]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~15 .lut_mask = 16'hAAB8;
defparam \mips1|alu1|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N6
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[14]~feeder_combout  = \mips1|reg_alurslt_s4|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[14]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N7
dffeas \mips1|regm1|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N22
cycloneive_lcell_comb \mips1|reg_s2_mem|out[61]~43 (
// Equation(s):
// \mips1|reg_s2_mem|out[61]~43_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [14])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [14]),
	.datab(\mips1|regm1|Mux63~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[61]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[61]~43 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[61]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N23
dffeas \mips1|reg_s2_mem|out[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[61]~43_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[61] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N28
cycloneive_lcell_comb \mips1|alu1|out~2 (
// Equation(s):
// \mips1|alu1|out~2_combout  = (\mips1|Equal2~1_combout  & (\mips1|reg_alurslt_s4|out [29])) # (!\mips1|Equal2~1_combout  & ((\mips1|Equal3~1_combout  & (\mips1|reg_alurslt_s4|out [29])) # (!\mips1|Equal3~1_combout  & ((\mips1|reg_s2_mem|out [61])))))

	.dataa(\mips1|reg_alurslt_s4|out [29]),
	.datab(\mips1|Equal2~1_combout ),
	.datac(\mips1|Equal3~1_combout ),
	.datad(\mips1|reg_s2_mem|out [61]),
	.cin(gnd),
	.combout(\mips1|alu1|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~2 .lut_mask = 16'hABA8;
defparam \mips1|alu1|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N14
cycloneive_lcell_comb \mips1|alu1|out~17 (
// Equation(s):
// \mips1|alu1|out~17_combout  = (!\mips1|alu1|out~16_combout  & ((\mips1|Selector2~1_combout  & ((\mips1|alu1|out~2_combout ))) # (!\mips1|Selector2~1_combout  & (\mips1|alu1|out~15_combout ))))

	.dataa(\mips1|alu1|out~15_combout ),
	.datab(\mips1|alu1|out~2_combout ),
	.datac(\mips1|Selector2~1_combout ),
	.datad(\mips1|alu1|out~16_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~17 .lut_mask = 16'h00CA;
defparam \mips1|alu1|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N24
cycloneive_lcell_comb \mips1|alu1|Mux2~4 (
// Equation(s):
// \mips1|alu1|Mux2~4_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~17_combout ) # ((\mips1|alu1|out~16_combout  & \mips1|reg_alurslt|out [29]))))

	.dataa(\mips1|alu1|out~16_combout ),
	.datab(\mips1|alu1|out~17_combout ),
	.datac(\mips1|reg_alurslt|out [29]),
	.datad(\mips1|alu1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux2~4 .lut_mask = 16'hEC00;
defparam \mips1|alu1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N16
cycloneive_lcell_comb \mips1|alusrc_data2[29]~8 (
// Equation(s):
// \mips1|alusrc_data2[29]~8_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal2~1_combout  & (\mips1|reg_alurslt|out [29])) # (!\mips1|Equal2~1_combout  & ((\mips1|alu1|out~2_combout )))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt|out [29]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|alu1|out~2_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[29]~8 .lut_mask = 16'h4540;
defparam \mips1|alusrc_data2[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N8
cycloneive_lcell_comb \mips1|alu1|Mux2~5 (
// Equation(s):
// \mips1|alu1|Mux2~5_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector2~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|alusrc_data2[29]~8_combout )) # (!\mips1|Selector2~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  $ 
// (!\mips1|alusrc_data2[29]~8_combout )))))

	.dataa(\mips1|Selector2~1_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[29]~8_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux2~5 .lut_mask = 16'h4090;
defparam \mips1|alu1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N18
cycloneive_lcell_comb \mips1|alu1|Mux2~2 (
// Equation(s):
// \mips1|alu1|Mux2~2_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector2~1_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|alusrc_data2[29]~8_combout ))) # (!\mips1|Selector2~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & 
// \mips1|alusrc_data2[29]~8_combout ))))

	.dataa(\mips1|Selector2~1_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alusrc_data2[29]~8_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux2~2 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N12
cycloneive_lcell_comb \mips1|alusrc_data3[29]~12 (
// Equation(s):
// \mips1|alusrc_data3[29]~12_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal4~0_combout  & (\mips1|reg_alurslt|out [29])) # (!\mips1|Equal4~0_combout  & ((\mips1|alu1|out~15_combout )))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt|out [29]),
	.datac(\mips1|alu1|out~15_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[29]~12 .lut_mask = 16'h4450;
defparam \mips1|alusrc_data3[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N2
cycloneive_lcell_comb \mips1|alu1|Mux2~1 (
// Equation(s):
// \mips1|alu1|Mux2~1_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data3[29]~12_combout  $ (\mips1|Selector2~1_combout  $ (\mips1|alusrc_data2[29]~8_combout ))))

	.dataa(\mips1|alusrc_data3[29]~12_combout ),
	.datab(\mips1|alu1|Mux31~5_combout ),
	.datac(\mips1|Selector2~1_combout ),
	.datad(\mips1|alusrc_data2[29]~8_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux2~1 .lut_mask = 16'h8448;
defparam \mips1|alu1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N20
cycloneive_lcell_comb \mips1|alu1|Mux2~3 (
// Equation(s):
// \mips1|alu1|Mux2~3_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux2~2_combout ) # (\mips1|alu1|Mux2~1_combout )))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu1|Mux2~2_combout ),
	.datac(gnd),
	.datad(\mips1|alu1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux2~3 .lut_mask = 16'hAA88;
defparam \mips1|alu1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N30
cycloneive_lcell_comb \mips1|alu1|Mux2~6 (
// Equation(s):
// \mips1|alu1|Mux2~6_combout  = (\mips1|alu1|Mux2~3_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux2~4_combout ) # (\mips1|alu1|Mux2~5_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datab(\mips1|alu1|Mux2~4_combout ),
	.datac(\mips1|alu1|Mux2~5_combout ),
	.datad(\mips1|alu1|Mux2~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux2~6 .lut_mask = 16'hFF54;
defparam \mips1|alu1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N26
cycloneive_lcell_comb \mips1|alu1|sub_ab[29]~58 (
// Equation(s):
// \mips1|alu1|sub_ab[29]~58_combout  = (\mips1|Selector2~1_combout  & ((\mips1|alusrc_data2[29]~8_combout  & (!\mips1|alu1|sub_ab[28]~57 )) # (!\mips1|alusrc_data2[29]~8_combout  & (\mips1|alu1|sub_ab[28]~57  & VCC)))) # (!\mips1|Selector2~1_combout  & 
// ((\mips1|alusrc_data2[29]~8_combout  & ((\mips1|alu1|sub_ab[28]~57 ) # (GND))) # (!\mips1|alusrc_data2[29]~8_combout  & (!\mips1|alu1|sub_ab[28]~57 ))))
// \mips1|alu1|sub_ab[29]~59  = CARRY((\mips1|Selector2~1_combout  & (\mips1|alusrc_data2[29]~8_combout  & !\mips1|alu1|sub_ab[28]~57 )) # (!\mips1|Selector2~1_combout  & ((\mips1|alusrc_data2[29]~8_combout ) # (!\mips1|alu1|sub_ab[28]~57 ))))

	.dataa(\mips1|Selector2~1_combout ),
	.datab(\mips1|alusrc_data2[29]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[28]~57 ),
	.combout(\mips1|alu1|sub_ab[29]~58_combout ),
	.cout(\mips1|alu1|sub_ab[29]~59 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[29]~58 .lut_mask = 16'h694D;
defparam \mips1|alu1|sub_ab[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N26
cycloneive_lcell_comb \mips1|alu1|add_ab[29]~58 (
// Equation(s):
// \mips1|alu1|add_ab[29]~58_combout  = (\mips1|alusrc_data2[29]~8_combout  & ((\mips1|Selector2~1_combout  & (\mips1|alu1|add_ab[28]~57  & VCC)) # (!\mips1|Selector2~1_combout  & (!\mips1|alu1|add_ab[28]~57 )))) # (!\mips1|alusrc_data2[29]~8_combout  & 
// ((\mips1|Selector2~1_combout  & (!\mips1|alu1|add_ab[28]~57 )) # (!\mips1|Selector2~1_combout  & ((\mips1|alu1|add_ab[28]~57 ) # (GND)))))
// \mips1|alu1|add_ab[29]~59  = CARRY((\mips1|alusrc_data2[29]~8_combout  & (!\mips1|Selector2~1_combout  & !\mips1|alu1|add_ab[28]~57 )) # (!\mips1|alusrc_data2[29]~8_combout  & ((!\mips1|alu1|add_ab[28]~57 ) # (!\mips1|Selector2~1_combout ))))

	.dataa(\mips1|alusrc_data2[29]~8_combout ),
	.datab(\mips1|Selector2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[28]~57 ),
	.combout(\mips1|alu1|add_ab[29]~58_combout ),
	.cout(\mips1|alu1|add_ab[29]~59 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[29]~58 .lut_mask = 16'h9617;
defparam \mips1|alu1|add_ab[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N0
cycloneive_lcell_comb \mips1|alu1|Mux2~0 (
// Equation(s):
// \mips1|alu1|Mux2~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[29]~58_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[29]~58_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|sub_ab[29]~58_combout ),
	.datad(\mips1|alu1|add_ab[29]~58_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux2~0 .lut_mask = 16'hC480;
defparam \mips1|alu1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N4
cycloneive_lcell_comb \mips1|alu1|Mux2~7 (
// Equation(s):
// \mips1|alu1|Mux2~7_combout  = (\mips1|alu1|Mux2~0_combout ) # ((\mips1|alu1|Mux2~6_combout  & !\mips1|alu_ctl1|aluctl[1]~1_combout ))

	.dataa(\mips1|alu1|Mux2~6_combout ),
	.datab(gnd),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux2~7 .lut_mask = 16'hFF0A;
defparam \mips1|alu1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y55_N5
dffeas \mips1|reg_alurslt|out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[29] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y55_N11
dffeas \mips1|reg_alurslt_s4|out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[29] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N28
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[13]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[13]~feeder_combout  = \mips1|reg_alurslt_s4|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N29
dffeas \mips1|regm1|mem_rtl_1_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N24
cycloneive_lcell_comb \mips1|reg_s2_mem|out[94]~94 (
// Equation(s):
// \mips1|reg_s2_mem|out[94]~94_combout  = (\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1_bypass [13]))) # (!\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a2 ))

	.dataa(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\mips1|regm1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1_bypass [13]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[94]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[94]~94 .lut_mask = 16'hEE22;
defparam \mips1|reg_s2_mem|out[94]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N25
dffeas \mips1|reg_s2_mem|out[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[94]~94_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [94]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[94] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N16
cycloneive_lcell_comb \mips1|Selector1~0 (
// Equation(s):
// \mips1|Selector1~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [30]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [94]))))

	.dataa(\mips1|reg_s2_mem|out [94]),
	.datab(\mips1|Equal0~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [30]),
	.datad(\mips1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector1~0 .lut_mask = 16'h3022;
defparam \mips1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N24
cycloneive_lcell_comb \mips1|Selector1~1 (
// Equation(s):
// \mips1|Selector1~1_combout  = (\mips1|Selector1~0_combout ) # ((\mips1|reg_alurslt|out [30] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [30]),
	.datac(\mips1|Equal0~0_combout ),
	.datad(\mips1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector1~1 .lut_mask = 16'hFFC0;
defparam \mips1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N20
cycloneive_lcell_comb \mips1|regm1|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_0_bypass[13]~feeder_combout  = \mips1|reg_alurslt_s4|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N21
dffeas \mips1|regm1|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N4
cycloneive_lcell_comb \mips1|reg_s2_mem|out[62]~44 (
// Equation(s):
// \mips1|reg_s2_mem|out[62]~44_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [13])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\mips1|regm1|Mux63~1_combout ),
	.datab(\mips1|regm1|mem_rtl_0_bypass [13]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[62]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[62]~44 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[62]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N5
dffeas \mips1|reg_s2_mem|out[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[62]~44_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[62] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N20
cycloneive_lcell_comb \mips1|alu1|out~1 (
// Equation(s):
// \mips1|alu1|out~1_combout  = (\mips1|Equal2~1_combout  & (\mips1|reg_alurslt_s4|out [30])) # (!\mips1|Equal2~1_combout  & ((\mips1|Equal3~1_combout  & (\mips1|reg_alurslt_s4|out [30])) # (!\mips1|Equal3~1_combout  & ((\mips1|reg_s2_mem|out [62])))))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|reg_alurslt_s4|out [30]),
	.datac(\mips1|reg_s2_mem|out [62]),
	.datad(\mips1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~1 .lut_mask = 16'hCCD8;
defparam \mips1|alu1|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N14
cycloneive_lcell_comb \mips1|alusrc_data2[30]~7 (
// Equation(s):
// \mips1|alusrc_data2[30]~7_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal2~1_combout  & (\mips1|reg_alurslt|out [30])) # (!\mips1|Equal2~1_combout  & ((\mips1|alu1|out~1_combout )))))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|reg_s2_control|out [0]),
	.datac(\mips1|reg_alurslt|out [30]),
	.datad(\mips1|alu1|out~1_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[30]~7 .lut_mask = 16'h3120;
defparam \mips1|alusrc_data2[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N8
cycloneive_lcell_comb \mips1|alu1|Mux1~5 (
// Equation(s):
// \mips1|alu1|Mux1~5_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector1~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & !\mips1|alusrc_data2[30]~7_combout )) # (!\mips1|Selector1~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  $ 
// (!\mips1|alusrc_data2[30]~7_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|Selector1~1_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|alusrc_data2[30]~7_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux1~5 .lut_mask = 16'h2082;
defparam \mips1|alu1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N18
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[13]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[13]~feeder_combout  = \mips1|reg_alurslt_s4|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N19
dffeas \mips1|regm1|mem_rtl_2_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[13] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N10
cycloneive_lcell_comb \mips1|reg_s2_mem|out[30]~93 (
// Equation(s):
// \mips1|reg_s2_mem|out[30]~93_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [13])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a2 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [13]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[30]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[30]~93 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[30]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N11
dffeas \mips1|reg_s2_mem|out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[30]~93_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[30] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N22
cycloneive_lcell_comb \mips1|alu1|out~12 (
// Equation(s):
// \mips1|alu1|out~12_combout  = (\mips1|alusrc_data3[6]~0_combout  & (((\mips1|reg_alurslt_s4|out [30])))) # (!\mips1|alusrc_data3[6]~0_combout  & ((\mips1|Equal4~0_combout  & ((\mips1|reg_alurslt_s4|out [30]))) # (!\mips1|Equal4~0_combout  & 
// (\mips1|reg_s2_mem|out [30]))))

	.dataa(\mips1|reg_s2_mem|out [30]),
	.datab(\mips1|alusrc_data3[6]~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [30]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~12 .lut_mask = 16'hF0E2;
defparam \mips1|alu1|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N18
cycloneive_lcell_comb \mips1|alu1|out~13 (
// Equation(s):
// \mips1|alu1|out~13_combout  = (\mips1|Selector1~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector1~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(\mips1|Equal2~1_combout ),
	.datab(\mips1|Selector1~1_combout ),
	.datac(gnd),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~13 .lut_mask = 16'hBB88;
defparam \mips1|alu1|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N26
cycloneive_lcell_comb \mips1|alu1|out~14 (
// Equation(s):
// \mips1|alu1|out~14_combout  = (!\mips1|alu1|out~13_combout  & ((\mips1|Selector1~1_combout  & ((\mips1|alu1|out~1_combout ))) # (!\mips1|Selector1~1_combout  & (\mips1|alu1|out~12_combout ))))

	.dataa(\mips1|alu1|out~12_combout ),
	.datab(\mips1|alu1|out~1_combout ),
	.datac(\mips1|alu1|out~13_combout ),
	.datad(\mips1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~14 .lut_mask = 16'h0C0A;
defparam \mips1|alu1|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N28
cycloneive_lcell_comb \mips1|alu1|Mux1~4 (
// Equation(s):
// \mips1|alu1|Mux1~4_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~14_combout ) # ((\mips1|alu1|out~13_combout  & \mips1|reg_alurslt|out [30]))))

	.dataa(\mips1|alu1|out~14_combout ),
	.datab(\mips1|alu1|out~13_combout ),
	.datac(\mips1|reg_alurslt|out [30]),
	.datad(\mips1|alu1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux1~4 .lut_mask = 16'hEA00;
defparam \mips1|alu1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N30
cycloneive_lcell_comb \mips1|alu1|Mux1~2 (
// Equation(s):
// \mips1|alu1|Mux1~2_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|Selector1~1_combout  & ((\mips1|alu_ctl1|aluctl[0]~0_combout ) # (\mips1|alusrc_data2[30]~7_combout ))) # (!\mips1|Selector1~1_combout  & (\mips1|alu_ctl1|aluctl[0]~0_combout  & 
// \mips1|alusrc_data2[30]~7_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|Selector1~1_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|alusrc_data2[30]~7_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux1~2 .lut_mask = 16'h5440;
defparam \mips1|alu1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N12
cycloneive_lcell_comb \mips1|alusrc_data3[30]~11 (
// Equation(s):
// \mips1|alusrc_data3[30]~11_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal4~0_combout  & ((\mips1|reg_alurslt|out [30]))) # (!\mips1|Equal4~0_combout  & (\mips1|alu1|out~12_combout ))))

	.dataa(\mips1|alu1|out~12_combout ),
	.datab(\mips1|reg_alurslt|out [30]),
	.datac(\mips1|reg_s2_control|out [0]),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[30]~11 .lut_mask = 16'h0C0A;
defparam \mips1|alusrc_data3[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N2
cycloneive_lcell_comb \mips1|alu1|Mux1~1 (
// Equation(s):
// \mips1|alu1|Mux1~1_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data3[30]~11_combout  $ (\mips1|Selector1~1_combout  $ (\mips1|alusrc_data2[30]~7_combout ))))

	.dataa(\mips1|alusrc_data3[30]~11_combout ),
	.datab(\mips1|Selector1~1_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alusrc_data2[30]~7_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux1~1 .lut_mask = 16'h9060;
defparam \mips1|alu1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N0
cycloneive_lcell_comb \mips1|alu1|Mux1~3 (
// Equation(s):
// \mips1|alu1|Mux1~3_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux1~2_combout ) # (\mips1|alu1|Mux1~1_combout )))

	.dataa(\mips1|alu1|Mux1~2_combout ),
	.datab(gnd),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux1~3 .lut_mask = 16'hF0A0;
defparam \mips1|alu1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N10
cycloneive_lcell_comb \mips1|alu1|Mux1~6 (
// Equation(s):
// \mips1|alu1|Mux1~6_combout  = (\mips1|alu1|Mux1~3_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux1~5_combout ) # (\mips1|alu1|Mux1~4_combout ))))

	.dataa(\mips1|alu1|Mux1~5_combout ),
	.datab(\mips1|alu1|Mux1~4_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux1~6 .lut_mask = 16'hFF0E;
defparam \mips1|alu1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N28
cycloneive_lcell_comb \mips1|alu1|add_ab[30]~60 (
// Equation(s):
// \mips1|alu1|add_ab[30]~60_combout  = ((\mips1|alusrc_data2[30]~7_combout  $ (\mips1|Selector1~1_combout  $ (!\mips1|alu1|add_ab[29]~59 )))) # (GND)
// \mips1|alu1|add_ab[30]~61  = CARRY((\mips1|alusrc_data2[30]~7_combout  & ((\mips1|Selector1~1_combout ) # (!\mips1|alu1|add_ab[29]~59 ))) # (!\mips1|alusrc_data2[30]~7_combout  & (\mips1|Selector1~1_combout  & !\mips1|alu1|add_ab[29]~59 )))

	.dataa(\mips1|alusrc_data2[30]~7_combout ),
	.datab(\mips1|Selector1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|add_ab[29]~59 ),
	.combout(\mips1|alu1|add_ab[30]~60_combout ),
	.cout(\mips1|alu1|add_ab[30]~61 ));
// synopsys translate_off
defparam \mips1|alu1|add_ab[30]~60 .lut_mask = 16'h698E;
defparam \mips1|alu1|add_ab[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N28
cycloneive_lcell_comb \mips1|alu1|sub_ab[30]~60 (
// Equation(s):
// \mips1|alu1|sub_ab[30]~60_combout  = ((\mips1|Selector1~1_combout  $ (\mips1|alusrc_data2[30]~7_combout  $ (\mips1|alu1|sub_ab[29]~59 )))) # (GND)
// \mips1|alu1|sub_ab[30]~61  = CARRY((\mips1|Selector1~1_combout  & ((!\mips1|alu1|sub_ab[29]~59 ) # (!\mips1|alusrc_data2[30]~7_combout ))) # (!\mips1|Selector1~1_combout  & (!\mips1|alusrc_data2[30]~7_combout  & !\mips1|alu1|sub_ab[29]~59 )))

	.dataa(\mips1|Selector1~1_combout ),
	.datab(\mips1|alusrc_data2[30]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips1|alu1|sub_ab[29]~59 ),
	.combout(\mips1|alu1|sub_ab[30]~60_combout ),
	.cout(\mips1|alu1|sub_ab[30]~61 ));
// synopsys translate_off
defparam \mips1|alu1|sub_ab[30]~60 .lut_mask = 16'h962B;
defparam \mips1|alu1|sub_ab[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N6
cycloneive_lcell_comb \mips1|alu1|Mux1~0 (
// Equation(s):
// \mips1|alu1|Mux1~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[30]~60_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[30]~60_combout ))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|add_ab[30]~60_combout ),
	.datad(\mips1|alu1|sub_ab[30]~60_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux1~0 .lut_mask = 16'hC840;
defparam \mips1|alu1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N4
cycloneive_lcell_comb \mips1|alu1|Mux1~7 (
// Equation(s):
// \mips1|alu1|Mux1~7_combout  = (\mips1|alu1|Mux1~0_combout ) # ((\mips1|alu1|Mux1~6_combout  & !\mips1|alu_ctl1|aluctl[1]~1_combout ))

	.dataa(\mips1|alu1|Mux1~6_combout ),
	.datab(gnd),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux1~7 .lut_mask = 16'hFF0A;
defparam \mips1|alu1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y55_N5
dffeas \mips1|reg_alurslt|out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[30] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y55_N17
dffeas \mips1|reg_alurslt_s4|out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[30] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N10
cycloneive_lcell_comb \mips1|reg_s2_mem|out[63]~45 (
// Equation(s):
// \mips1|reg_s2_mem|out[63]~45_combout  = (\mips1|regm1|Mux63~1_combout  & (\mips1|regm1|mem_rtl_0_bypass [12])) # (!\mips1|regm1|Mux63~1_combout  & ((\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\mips1|regm1|mem_rtl_0_bypass [12]),
	.datab(\mips1|regm1|Mux63~1_combout ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[63]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[63]~45 .lut_mask = 16'hBB88;
defparam \mips1|reg_s2_mem|out[63]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N11
dffeas \mips1|reg_s2_mem|out[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[63]~45_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mips1|regm1|Equal2~0_combout ),
	.sload(\mips1|regm1|Equal3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[63] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N4
cycloneive_lcell_comb \mips1|alu1|out~0 (
// Equation(s):
// \mips1|alu1|out~0_combout  = (\mips1|Equal2~1_combout  & (\mips1|reg_alurslt_s4|out [31])) # (!\mips1|Equal2~1_combout  & ((\mips1|Equal3~1_combout  & (\mips1|reg_alurslt_s4|out [31])) # (!\mips1|Equal3~1_combout  & ((\mips1|reg_s2_mem|out [63])))))

	.dataa(\mips1|reg_alurslt_s4|out [31]),
	.datab(\mips1|reg_s2_mem|out [63]),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~0 .lut_mask = 16'hAAAC;
defparam \mips1|alu1|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N6
cycloneive_lcell_comb \mips1|alusrc_data2[31]~6 (
// Equation(s):
// \mips1|alusrc_data2[31]~6_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal2~1_combout  & ((\mips1|reg_alurslt|out [31]))) # (!\mips1|Equal2~1_combout  & (\mips1|alu1|out~0_combout ))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|alu1|out~0_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|reg_alurslt|out [31]),
	.cin(gnd),
	.combout(\mips1|alusrc_data2[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data2[31]~6 .lut_mask = 16'h5404;
defparam \mips1|alusrc_data2[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
cycloneive_lcell_comb \mips1|alu1|Mux0~5 (
// Equation(s):
// \mips1|alu1|Mux0~5_combout  = (\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[31]~6_combout  & (!\mips1|Selector0~1_combout  & \mips1|alu_ctl1|aluctl[0]~0_combout )) # (!\mips1|alusrc_data2[31]~6_combout  & (\mips1|Selector0~1_combout  $ 
// (!\mips1|alu_ctl1|aluctl[0]~0_combout )))))

	.dataa(\mips1|alusrc_data2[31]~6_combout ),
	.datab(\mips1|Selector0~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux0~5 .lut_mask = 16'h6010;
defparam \mips1|alu1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
cycloneive_lcell_comb \mips1|alu1|Mux0~2 (
// Equation(s):
// \mips1|alu1|Mux0~2_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[31]~6_combout  & ((\mips1|Selector0~1_combout ) # (\mips1|alu_ctl1|aluctl[0]~0_combout ))) # (!\mips1|alusrc_data2[31]~6_combout  & (\mips1|Selector0~1_combout  & 
// \mips1|alu_ctl1|aluctl[0]~0_combout ))))

	.dataa(\mips1|alusrc_data2[31]~6_combout ),
	.datab(\mips1|Selector0~1_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux0~2 .lut_mask = 16'h0E08;
defparam \mips1|alu1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N16
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[12]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[12]~feeder_combout  = \mips1|reg_alurslt_s4|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[12]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N17
dffeas \mips1|regm1|mem_rtl_2_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[12] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N8
cycloneive_lcell_comb \mips1|reg_s2_mem|out[31]~95 (
// Equation(s):
// \mips1|reg_s2_mem|out[31]~95_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [12])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a1 )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [12]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[31]~95 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N9
dffeas \mips1|reg_s2_mem|out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[31]~95_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[31] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N20
cycloneive_lcell_comb \mips1|alu1|out~9 (
// Equation(s):
// \mips1|alu1|out~9_combout  = (\mips1|Equal4~0_combout  & (((\mips1|reg_alurslt_s4|out [31])))) # (!\mips1|Equal4~0_combout  & ((\mips1|alusrc_data3[6]~0_combout  & ((\mips1|reg_alurslt_s4|out [31]))) # (!\mips1|alusrc_data3[6]~0_combout  & 
// (\mips1|reg_s2_mem|out [31]))))

	.dataa(\mips1|reg_s2_mem|out [31]),
	.datab(\mips1|Equal4~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [31]),
	.datad(\mips1|alusrc_data3[6]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~9 .lut_mask = 16'hF0E2;
defparam \mips1|alu1|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N14
cycloneive_lcell_comb \mips1|alusrc_data3[31]~10 (
// Equation(s):
// \mips1|alusrc_data3[31]~10_combout  = (!\mips1|reg_s2_control|out [0] & ((\mips1|Equal4~0_combout  & (\mips1|reg_alurslt|out [31])) # (!\mips1|Equal4~0_combout  & ((\mips1|alu1|out~9_combout )))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_alurslt|out [31]),
	.datac(\mips1|Equal4~0_combout ),
	.datad(\mips1|alu1|out~9_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[31]~10 .lut_mask = 16'h4540;
defparam \mips1|alusrc_data3[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N16
cycloneive_lcell_comb \mips1|alu1|Mux0~1 (
// Equation(s):
// \mips1|alu1|Mux0~1_combout  = (\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data2[31]~6_combout  $ (\mips1|Selector0~1_combout  $ (\mips1|alusrc_data3[31]~10_combout ))))

	.dataa(\mips1|alusrc_data2[31]~6_combout ),
	.datab(\mips1|Selector0~1_combout ),
	.datac(\mips1|alusrc_data3[31]~10_combout ),
	.datad(\mips1|alu1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux0~1 .lut_mask = 16'h9600;
defparam \mips1|alu1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
cycloneive_lcell_comb \mips1|alu1|Mux0~3 (
// Equation(s):
// \mips1|alu1|Mux0~3_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux0~2_combout ) # (\mips1|alu1|Mux0~1_combout )))

	.dataa(\mips1|alu1|Mux0~2_combout ),
	.datab(\mips1|alu1|Mux0~1_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|alu1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux0~3 .lut_mask = 16'hE0E0;
defparam \mips1|alu1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N30
cycloneive_lcell_comb \mips1|alu1|out~10 (
// Equation(s):
// \mips1|alu1|out~10_combout  = (\mips1|Selector0~1_combout  & (\mips1|Equal2~1_combout )) # (!\mips1|Selector0~1_combout  & ((\mips1|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\mips1|Selector0~1_combout ),
	.datac(\mips1|Equal2~1_combout ),
	.datad(\mips1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~10 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N24
cycloneive_lcell_comb \mips1|alu1|out~11 (
// Equation(s):
// \mips1|alu1|out~11_combout  = (!\mips1|alu1|out~10_combout  & ((\mips1|Selector0~1_combout  & ((\mips1|alu1|out~0_combout ))) # (!\mips1|Selector0~1_combout  & (\mips1|alu1|out~9_combout ))))

	.dataa(\mips1|alu1|out~10_combout ),
	.datab(\mips1|alu1|out~9_combout ),
	.datac(\mips1|alu1|out~0_combout ),
	.datad(\mips1|Selector0~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|out~11 .lut_mask = 16'h5044;
defparam \mips1|alu1|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N18
cycloneive_lcell_comb \mips1|alu1|Mux0~4 (
// Equation(s):
// \mips1|alu1|Mux0~4_combout  = (\mips1|alu1|Mux28~1_combout  & ((\mips1|alu1|out~11_combout ) # ((\mips1|alu1|out~10_combout  & \mips1|reg_alurslt|out [31]))))

	.dataa(\mips1|alu1|Mux28~1_combout ),
	.datab(\mips1|alu1|out~11_combout ),
	.datac(\mips1|alu1|out~10_combout ),
	.datad(\mips1|reg_alurslt|out [31]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux0~4 .lut_mask = 16'hA888;
defparam \mips1|alu1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
cycloneive_lcell_comb \mips1|alu1|Mux0~6 (
// Equation(s):
// \mips1|alu1|Mux0~6_combout  = (\mips1|alu1|Mux0~3_combout ) # ((!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux0~5_combout ) # (\mips1|alu1|Mux0~4_combout ))))

	.dataa(\mips1|alu1|Mux0~5_combout ),
	.datab(\mips1|alu1|Mux0~3_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux0~6 .lut_mask = 16'hCFCE;
defparam \mips1|alu1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N30
cycloneive_lcell_comb \mips1|alu1|add_ab[31]~62 (
// Equation(s):
// \mips1|alu1|add_ab[31]~62_combout  = \mips1|alusrc_data2[31]~6_combout  $ (\mips1|alu1|add_ab[30]~61  $ (\mips1|Selector0~1_combout ))

	.dataa(gnd),
	.datab(\mips1|alusrc_data2[31]~6_combout ),
	.datac(gnd),
	.datad(\mips1|Selector0~1_combout ),
	.cin(\mips1|alu1|add_ab[30]~61 ),
	.combout(\mips1|alu1|add_ab[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|add_ab[31]~62 .lut_mask = 16'hC33C;
defparam \mips1|alu1|add_ab[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N30
cycloneive_lcell_comb \mips1|alu1|sub_ab[31]~62 (
// Equation(s):
// \mips1|alu1|sub_ab[31]~62_combout  = \mips1|alusrc_data2[31]~6_combout  $ (\mips1|Selector0~1_combout  $ (!\mips1|alu1|sub_ab[30]~61 ))

	.dataa(\mips1|alusrc_data2[31]~6_combout ),
	.datab(\mips1|Selector0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\mips1|alu1|sub_ab[30]~61 ),
	.combout(\mips1|alu1|sub_ab[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|sub_ab[31]~62 .lut_mask = 16'h6969;
defparam \mips1|alu1|sub_ab[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
cycloneive_lcell_comb \mips1|alu1|Mux0~0 (
// Equation(s):
// \mips1|alu1|Mux0~0_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|sub_ab[31]~62_combout ))) # (!\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|add_ab[31]~62_combout ))))

	.dataa(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datab(\mips1|alu1|add_ab[31]~62_combout ),
	.datac(\mips1|alu_ctl1|Mux0~0_combout ),
	.datad(\mips1|alu1|sub_ab[31]~62_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux0~0 .lut_mask = 16'hA808;
defparam \mips1|alu1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N0
cycloneive_lcell_comb \mips1|alu1|Mux0~7 (
// Equation(s):
// \mips1|alu1|Mux0~7_combout  = (\mips1|alu1|Mux0~0_combout ) # ((\mips1|alu1|Mux0~6_combout  & !\mips1|alu_ctl1|aluctl[1]~1_combout ))

	.dataa(\mips1|alu1|Mux0~6_combout ),
	.datab(gnd),
	.datac(\mips1|alu1|Mux0~0_combout ),
	.datad(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux0~7 .lut_mask = 16'hF0FA;
defparam \mips1|alu1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N1
dffeas \mips1|reg_alurslt|out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[31] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N20
cycloneive_lcell_comb \mips1|regm1|mem_rtl_1_bypass[12]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_1_bypass[12]~feeder_combout  = \mips1|reg_alurslt_s4|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[12]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N21
dffeas \mips1|regm1|mem_rtl_1_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N24
cycloneive_lcell_comb \mips1|reg_s2_mem|out[95]~49 (
// Equation(s):
// \mips1|reg_s2_mem|out[95]~49_combout  = (\mips1|regm1|Mux31~1_combout  & ((\mips1|regm1|mem_rtl_1_bypass [12]))) # (!\mips1|regm1|Mux31~1_combout  & (\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a1 ))

	.dataa(\mips1|regm1|Mux31~1_combout ),
	.datab(\mips1|regm1|mem_rtl_1|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_1_bypass [12]),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[95]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[95]~49 .lut_mask = 16'hEE44;
defparam \mips1|reg_s2_mem|out[95]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N25
dffeas \mips1|reg_s2_mem|out[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[95]~49_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [95]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[95] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N22
cycloneive_lcell_comb \mips1|Selector0~0 (
// Equation(s):
// \mips1|Selector0~0_combout  = (!\mips1|Equal0~0_combout  & ((\mips1|Equal1~0_combout  & ((\mips1|reg_alurslt_s4|out [31]))) # (!\mips1|Equal1~0_combout  & (\mips1|reg_s2_mem|out [95]))))

	.dataa(\mips1|reg_s2_mem|out [95]),
	.datab(\mips1|Equal1~0_combout ),
	.datac(\mips1|reg_alurslt_s4|out [31]),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector0~0 .lut_mask = 16'h00E2;
defparam \mips1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N2
cycloneive_lcell_comb \mips1|Selector0~1 (
// Equation(s):
// \mips1|Selector0~1_combout  = (\mips1|Selector0~0_combout ) # ((\mips1|reg_alurslt|out [31] & \mips1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\mips1|reg_alurslt|out [31]),
	.datac(\mips1|Selector0~0_combout ),
	.datad(\mips1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mips1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|Selector0~1 .lut_mask = 16'hFCF0;
defparam \mips1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N0
cycloneive_lcell_comb \mips1|alu1|Mux31~4 (
// Equation(s):
// \mips1|alu1|Mux31~4_combout  = (!\mips1|alu_ctl1|aluctl[0]~0_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alu1|sub_ab[0]~0_combout )) # (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alu1|add_ab[0]~0_combout )))))

	.dataa(\mips1|alu_ctl1|Mux0~0_combout ),
	.datab(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datac(\mips1|alu1|sub_ab[0]~0_combout ),
	.datad(\mips1|alu1|add_ab[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~4 .lut_mask = 16'h3120;
defparam \mips1|alu1|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N10
cycloneive_lcell_comb \mips1|alu1|Mux31~6 (
// Equation(s):
// \mips1|alu1|Mux31~6_combout  = (\mips1|alu1|Mux31~4_combout ) # ((\mips1|Selector0~1_combout  & (!\mips1|alusrc_data2[31]~6_combout  & \mips1|alu1|Mux31~5_combout )))

	.dataa(\mips1|Selector0~1_combout ),
	.datab(\mips1|alusrc_data2[31]~6_combout ),
	.datac(\mips1|alu1|Mux31~5_combout ),
	.datad(\mips1|alu1|Mux31~4_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~6 .lut_mask = 16'hFF20;
defparam \mips1|alu1|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N8
cycloneive_lcell_comb \mips1|alu1|Mux31~7 (
// Equation(s):
// \mips1|alu1|Mux31~7_combout  = ((\mips1|alu1|Mux31~5_combout  & ((\mips1|Selector0~1_combout ) # (!\mips1|alusrc_data2[31]~6_combout )))) # (!\mips1|alu_ctl1|aluctl[3]~2_combout )

	.dataa(\mips1|alusrc_data2[31]~6_combout ),
	.datab(\mips1|Selector0~1_combout ),
	.datac(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datad(\mips1|alu1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~7 .lut_mask = 16'hDF0F;
defparam \mips1|alu1|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N2
cycloneive_lcell_comb \mips1|alu1|Mux31~8 (
// Equation(s):
// \mips1|alu1|Mux31~8_combout  = (\mips1|reg_s2_control|out [0]) # ((!\mips1|reg_s2_seimm|out [1] & ((!\mips1|reg_s2_seimm|out [2]) # (!\mips1|reg_s2_seimm|out [0]))))

	.dataa(\mips1|reg_s2_control|out [0]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|reg_s2_seimm|out [2]),
	.datad(\mips1|reg_s2_seimm|out [1]),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~8 .lut_mask = 16'hAABF;
defparam \mips1|alu1|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N24
cycloneive_lcell_comb \mips1|regm1|mem_rtl_2_bypass[11]~feeder (
// Equation(s):
// \mips1|regm1|mem_rtl_2_bypass[11]~feeder_combout  = \mips1|reg_alurslt_s4|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem_rtl_2_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem_rtl_2_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N25
dffeas \mips1|regm1|mem_rtl_2_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem_rtl_2_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem_rtl_2_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem_rtl_2_bypass[11] .is_wysiwyg = "true";
defparam \mips1|regm1|mem_rtl_2_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N0
cycloneive_lcell_comb \mips1|reg_s2_mem|out[0]~48 (
// Equation(s):
// \mips1|reg_s2_mem|out[0]~48_combout  = (\mips1|regm1|Mux95~1_combout  & (\mips1|regm1|mem_rtl_2_bypass [11])) # (!\mips1|regm1|Mux95~1_combout  & ((\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\mips1|regm1|Mux95~1_combout ),
	.datab(\mips1|regm1|mem_rtl_2_bypass [11]),
	.datac(gnd),
	.datad(\mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\mips1|reg_s2_mem|out[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[0]~48 .lut_mask = 16'hDD88;
defparam \mips1|reg_s2_mem|out[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N1
dffeas \mips1|reg_s2_mem|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|reg_s2_mem|out[0]~48_combout ),
	.asdata(\mips1|reg_alurslt_s4|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\mips1|regr_im_s2|out [21]),
	.sload(\mips1|regm1|Equal5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_s2_mem|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_s2_mem|out[0] .is_wysiwyg = "true";
defparam \mips1|reg_s2_mem|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
cycloneive_lcell_comb \mips1|alusrc_data3[0]~3 (
// Equation(s):
// \mips1|alusrc_data3[0]~3_combout  = (\mips1|alusrc_data3[6]~1_combout  & (((\mips1|alusrc_data3[6]~2_combout )))) # (!\mips1|alusrc_data3[6]~1_combout  & ((\mips1|alusrc_data3[6]~2_combout  & ((\mips1|reg_s2_seimm|out [0]))) # 
// (!\mips1|alusrc_data3[6]~2_combout  & (\mips1|reg_s2_mem|out [0]))))

	.dataa(\mips1|reg_s2_mem|out [0]),
	.datab(\mips1|reg_s2_seimm|out [0]),
	.datac(\mips1|alusrc_data3[6]~1_combout ),
	.datad(\mips1|alusrc_data3[6]~2_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[0]~3 .lut_mask = 16'hFC0A;
defparam \mips1|alusrc_data3[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
cycloneive_lcell_comb \mips1|alusrc_data3[0]~4 (
// Equation(s):
// \mips1|alusrc_data3[0]~4_combout  = (\mips1|alusrc_data3[6]~1_combout  & ((\mips1|alusrc_data3[0]~3_combout  & (\mips1|reg_alurslt_s4|out [0])) # (!\mips1|alusrc_data3[0]~3_combout  & ((\mips1|reg_alurslt|out [0]))))) # (!\mips1|alusrc_data3[6]~1_combout  
// & (((\mips1|alusrc_data3[0]~3_combout ))))

	.dataa(\mips1|reg_alurslt_s4|out [0]),
	.datab(\mips1|reg_alurslt|out [0]),
	.datac(\mips1|alusrc_data3[6]~1_combout ),
	.datad(\mips1|alusrc_data3[0]~3_combout ),
	.cin(gnd),
	.combout(\mips1|alusrc_data3[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alusrc_data3[0]~4 .lut_mask = 16'hAFC0;
defparam \mips1|alusrc_data3[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
cycloneive_lcell_comb \mips1|alu1|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \mips1|alu1|Mult0|auto_generated|le3a [0] = \mips1|alusrc_data2[1]~67_combout  $ (((\mips1|alusrc_data2[0]~5_combout  & \mips1|Selector31~1_combout )))

	.dataa(\mips1|alusrc_data2[0]~5_combout ),
	.datab(\mips1|alusrc_data2[1]~67_combout ),
	.datac(gnd),
	.datad(\mips1|Selector31~1_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mult0|auto_generated|le3a[0] .lut_mask = 16'h66CC;
defparam \mips1|alu1|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
cycloneive_lcell_comb \mips1|alu1|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \mips1|alu1|Mult0|auto_generated|op_3~0_combout  = \mips1|alusrc_data2[1]~67_combout  $ (\mips1|alu1|Mult0|auto_generated|le3a [0])

	.dataa(\mips1|alusrc_data2[1]~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|alu1|Mult0|auto_generated|le3a [0]),
	.cin(gnd),
	.combout(\mips1|alu1|Mult0|auto_generated|op_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mult0|auto_generated|op_3~0 .lut_mask = 16'h55AA;
defparam \mips1|alu1|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
cycloneive_lcell_comb \mips1|alu1|Mux31~9 (
// Equation(s):
// \mips1|alu1|Mux31~9_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout ) # ((\mips1|alu1|Mux31~8_combout  & (\mips1|alusrc_data3[0]~4_combout  $ (\mips1|alu1|Mult0|auto_generated|op_3~0_combout ))))

	.dataa(\mips1|alu1|Mux31~8_combout ),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(\mips1|alusrc_data3[0]~4_combout ),
	.datad(\mips1|alu1|Mult0|auto_generated|op_3~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~9 .lut_mask = 16'hCEEC;
defparam \mips1|alu1|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
cycloneive_lcell_comb \mips1|alu1|Mux31~10 (
// Equation(s):
// \mips1|alu1|Mux31~10_combout  = (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data2[0]~5_combout  & ((\mips1|Selector31~1_combout ) # (\mips1|alu_ctl1|aluctl[0]~0_combout ))) # (!\mips1|alusrc_data2[0]~5_combout  & (\mips1|Selector31~1_combout  & 
// \mips1|alu_ctl1|aluctl[0]~0_combout ))))

	.dataa(\mips1|alusrc_data2[0]~5_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|Selector31~1_combout ),
	.datad(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~10 .lut_mask = 16'h3220;
defparam \mips1|alu1|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
cycloneive_lcell_comb \mips1|alu1|Mux31~11 (
// Equation(s):
// \mips1|alu1|Mux31~11_combout  = (\mips1|alu1|Mux31~10_combout ) # ((\mips1|alu1|Mux31~5_combout  & (\mips1|alusrc_data3[0]~4_combout  $ (\mips1|alu1|add_ab[0]~0_combout ))))

	.dataa(\mips1|alu1|Mux31~5_combout ),
	.datab(\mips1|alusrc_data3[0]~4_combout ),
	.datac(\mips1|alu1|Mux31~10_combout ),
	.datad(\mips1|alu1|add_ab[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~11 .lut_mask = 16'hF2F8;
defparam \mips1|alu1|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
cycloneive_lcell_comb \mips1|alu1|Mux31~12 (
// Equation(s):
// \mips1|alu1|Mux31~12_combout  = (\mips1|Selector31~1_combout  & ((\mips1|alusrc_data2[0]~5_combout ) # ((\mips1|alu_ctl1|Mux0~0_combout )))) # (!\mips1|Selector31~1_combout  & ((\mips1|alu_ctl1|Mux0~0_combout  & (\mips1|alusrc_data2[0]~5_combout )) # 
// (!\mips1|alu_ctl1|Mux0~0_combout  & ((\mips1|alusrc_data3[0]~4_combout )))))

	.dataa(\mips1|alusrc_data2[0]~5_combout ),
	.datab(\mips1|alusrc_data3[0]~4_combout ),
	.datac(\mips1|Selector31~1_combout ),
	.datad(\mips1|alu_ctl1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~12 .lut_mask = 16'hFAAC;
defparam \mips1|alu1|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
cycloneive_lcell_comb \mips1|alu1|Mux31~13 (
// Equation(s):
// \mips1|alu1|Mux31~13_combout  = (\mips1|alu_ctl1|aluctl[0]~0_combout  & (((\mips1|alu_ctl1|Mux0~0_combout  & \mips1|alu1|add_ab[0]~0_combout )))) # (!\mips1|alu_ctl1|aluctl[0]~0_combout  & (\mips1|alu1|Mux31~12_combout  $ ((\mips1|alu_ctl1|Mux0~0_combout 
// ))))

	.dataa(\mips1|alu1|Mux31~12_combout ),
	.datab(\mips1|alu_ctl1|Mux0~0_combout ),
	.datac(\mips1|alu_ctl1|aluctl[0]~0_combout ),
	.datad(\mips1|alu1|add_ab[0]~0_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~13 .lut_mask = 16'hC606;
defparam \mips1|alu1|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
cycloneive_lcell_comb \mips1|alu1|Mux31~14 (
// Equation(s):
// \mips1|alu1|Mux31~14_combout  = (\mips1|alu_ctl1|aluctl[3]~2_combout  & (\mips1|alu1|Mux31~11_combout )) # (!\mips1|alu_ctl1|aluctl[3]~2_combout  & ((\mips1|alu1|Mux31~13_combout )))

	.dataa(gnd),
	.datab(\mips1|alu_ctl1|aluctl[3]~2_combout ),
	.datac(\mips1|alu1|Mux31~11_combout ),
	.datad(\mips1|alu1|Mux31~13_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~14 .lut_mask = 16'hF3C0;
defparam \mips1|alu1|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
cycloneive_lcell_comb \mips1|alu1|Mux31~15 (
// Equation(s):
// \mips1|alu1|Mux31~15_combout  = (\mips1|alu_ctl1|aluctl[1]~1_combout  & (\mips1|alu1|Mux31~9_combout )) # (!\mips1|alu_ctl1|aluctl[1]~1_combout  & ((\mips1|alu1|Mux31~14_combout )))

	.dataa(gnd),
	.datab(\mips1|alu1|Mux31~9_combout ),
	.datac(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datad(\mips1|alu1|Mux31~14_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~15 .lut_mask = 16'hCFC0;
defparam \mips1|alu1|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
cycloneive_lcell_comb \mips1|alu1|Mux31~16 (
// Equation(s):
// \mips1|alu1|Mux31~16_combout  = (\mips1|alu1|Mux31~15_combout  & ((\mips1|alu1|Mux31~7_combout ) # ((\mips1|alu1|Mux31~6_combout ) # (!\mips1|alu_ctl1|aluctl[1]~1_combout ))))

	.dataa(\mips1|alu1|Mux31~7_combout ),
	.datab(\mips1|alu_ctl1|aluctl[1]~1_combout ),
	.datac(\mips1|alu1|Mux31~6_combout ),
	.datad(\mips1|alu1|Mux31~15_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~16 .lut_mask = 16'hFB00;
defparam \mips1|alu1|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
cycloneive_lcell_comb \mips1|alu1|Mux31~17 (
// Equation(s):
// \mips1|alu1|Mux31~17_combout  = (\mips1|alu1|Mux31~16_combout  & ((\mips1|alu1|Mux31~18_combout ) # ((\mips1|alu1|Mux31~6_combout ) # (\mips1|alu1|sub_ab[31]~62_combout ))))

	.dataa(\mips1|alu1|Mux31~18_combout ),
	.datab(\mips1|alu1|Mux31~6_combout ),
	.datac(\mips1|alu1|sub_ab[31]~62_combout ),
	.datad(\mips1|alu1|Mux31~16_combout ),
	.cin(gnd),
	.combout(\mips1|alu1|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|alu1|Mux31~17 .lut_mask = 16'hFE00;
defparam \mips1|alu1|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N3
dffeas \mips1|reg_alurslt|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|alu1|Mux31~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt|out[0] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N9
dffeas \mips1|reg_alurslt_s4|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|reg_alurslt_s4|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|reg_alurslt_s4|out[0] .is_wysiwyg = "true";
defparam \mips1|reg_alurslt_s4|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
cycloneive_lcell_comb \mips1|regm1|mem[11][0]~feeder (
// Equation(s):
// \mips1|regm1|mem[11][0]~feeder_combout  = \mips1|reg_alurslt_s4|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[11][0]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N8
cycloneive_lcell_comb \mips1|regm1|Decoder0~0 (
// Equation(s):
// \mips1|regm1|Decoder0~0_combout  = (\mips1|reg_wrreg_s4|out [0] & (\mips1|reg_wrreg_s4|out [1] & \mips1|reg_wrreg_s4|out [3]))

	.dataa(gnd),
	.datab(\mips1|reg_wrreg_s4|out [0]),
	.datac(\mips1|reg_wrreg_s4|out [1]),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Decoder0~0 .lut_mask = 16'hC000;
defparam \mips1|regm1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N1
dffeas \mips1|regm1|mem[11][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[11][0] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
cycloneive_lcell_comb \mips1|regm1|mem[11][1]~feeder (
// Equation(s):
// \mips1|regm1|mem[11][1]~feeder_combout  = \mips1|reg_alurslt_s4|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[11][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N11
dffeas \mips1|regm1|mem[11][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[11][1] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
cycloneive_lcell_comb \mips1|regm1|mem[11][2]~feeder (
// Equation(s):
// \mips1|regm1|mem[11][2]~feeder_combout  = \mips1|reg_alurslt_s4|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[11][2]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N21
dffeas \mips1|regm1|mem[11][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[11][2] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
cycloneive_lcell_comb \mips1|regm1|mem[11][3]~feeder (
// Equation(s):
// \mips1|regm1|mem[11][3]~feeder_combout  = \mips1|reg_alurslt_s4|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[11][3]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N31
dffeas \mips1|regm1|mem[11][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[11][3] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N24
cycloneive_lcell_comb \mips1|regm1|Decoder0~1 (
// Equation(s):
// \mips1|regm1|Decoder0~1_combout  = (\mips1|reg_wrreg_s4|out [0] & (!\mips1|reg_wrreg_s4|out [1] & \mips1|reg_wrreg_s4|out [3]))

	.dataa(\mips1|reg_wrreg_s4|out [0]),
	.datab(gnd),
	.datac(\mips1|reg_wrreg_s4|out [1]),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Decoder0~1 .lut_mask = 16'h0A00;
defparam \mips1|regm1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N9
dffeas \mips1|regm1|mem[9][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt_s4|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips1|regm1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[9][0] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N2
cycloneive_lcell_comb \mips1|regm1|mem[9][1]~feeder (
// Equation(s):
// \mips1|regm1|mem[9][1]~feeder_combout  = \mips1|reg_alurslt_s4|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[9][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N3
dffeas \mips1|regm1|mem[9][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[9][1] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N28
cycloneive_lcell_comb \mips1|regm1|mem[9][2]~feeder (
// Equation(s):
// \mips1|regm1|mem[9][2]~feeder_combout  = \mips1|reg_alurslt_s4|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [2]),
	.cin(gnd),
	.combout(\mips1|regm1|mem[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[9][2]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N29
dffeas \mips1|regm1|mem[9][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[9][2] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y56_N15
dffeas \mips1|regm1|mem[9][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt_s4|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips1|regm1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[9][3] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N10
cycloneive_lcell_comb \mips1|regm1|Decoder0~2 (
// Equation(s):
// \mips1|regm1|Decoder0~2_combout  = (!\mips1|reg_wrreg_s4|out [0] & (!\mips1|reg_wrreg_s4|out [1] & \mips1|reg_wrreg_s4|out [3]))

	.dataa(\mips1|reg_wrreg_s4|out [0]),
	.datab(gnd),
	.datac(\mips1|reg_wrreg_s4|out [1]),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Decoder0~2 .lut_mask = 16'h0500;
defparam \mips1|regm1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N1
dffeas \mips1|regm1|mem[8][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt_s4|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips1|regm1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[8][0] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N26
cycloneive_lcell_comb \mips1|regm1|mem[8][1]~feeder (
// Equation(s):
// \mips1|regm1|mem[8][1]~feeder_combout  = \mips1|reg_alurslt_s4|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips1|reg_alurslt_s4|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips1|regm1|mem[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[8][1]~feeder .lut_mask = 16'hF0F0;
defparam \mips1|regm1|mem[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N27
dffeas \mips1|regm1|mem[8][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[8][1] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N12
cycloneive_lcell_comb \mips1|regm1|mem[8][2]~feeder (
// Equation(s):
// \mips1|regm1|mem[8][2]~feeder_combout  = \mips1|reg_alurslt_s4|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [2]),
	.cin(gnd),
	.combout(\mips1|regm1|mem[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[8][2]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N13
dffeas \mips1|regm1|mem[8][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[8][2] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y56_N7
dffeas \mips1|regm1|mem[8][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt_s4|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips1|regm1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[8][3] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N0
cycloneive_lcell_comb \mips1|regm1|Decoder0~3 (
// Equation(s):
// \mips1|regm1|Decoder0~3_combout  = (\mips1|reg_wrreg_s4|out [0] & (\mips1|reg_wrreg_s4|out [1] & !\mips1|reg_wrreg_s4|out [3]))

	.dataa(\mips1|reg_wrreg_s4|out [0]),
	.datab(gnd),
	.datac(\mips1|reg_wrreg_s4|out [1]),
	.datad(\mips1|reg_wrreg_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|Decoder0~3 .lut_mask = 16'h00A0;
defparam \mips1|regm1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y54_N17
dffeas \mips1|regm1|mem[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt_s4|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips1|regm1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[3][0] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N18
cycloneive_lcell_comb \mips1|regm1|mem[3][1]~feeder (
// Equation(s):
// \mips1|regm1|mem[3][1]~feeder_combout  = \mips1|reg_alurslt_s4|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [1]),
	.cin(gnd),
	.combout(\mips1|regm1|mem[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[3][1]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y54_N19
dffeas \mips1|regm1|mem[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[3][1] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N5
dffeas \mips1|regm1|mem[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips1|reg_alurslt_s4|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips1|regm1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[3][2] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N6
cycloneive_lcell_comb \mips1|regm1|mem[3][3]~feeder (
// Equation(s):
// \mips1|regm1|mem[3][3]~feeder_combout  = \mips1|reg_alurslt_s4|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips1|reg_alurslt_s4|out [3]),
	.cin(gnd),
	.combout(\mips1|regm1|mem[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips1|regm1|mem[3][3]~feeder .lut_mask = 16'hFF00;
defparam \mips1|regm1|mem[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y54_N7
dffeas \mips1|regm1|mem[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips1|regm1|mem[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips1|regm1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips1|regm1|mem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips1|regm1|mem[3][3] .is_wysiwyg = "true";
defparam \mips1|regm1|mem[3][3] .power_up = "low";
// synopsys translate_on

assign out1[0] = \out1[0]~output_o ;

assign out1[1] = \out1[1]~output_o ;

assign out1[2] = \out1[2]~output_o ;

assign out1[3] = \out1[3]~output_o ;

assign out1[4] = \out1[4]~output_o ;

assign out1[5] = \out1[5]~output_o ;

assign out1[6] = \out1[6]~output_o ;

assign out1[7] = \out1[7]~output_o ;

assign out1[8] = \out1[8]~output_o ;

assign out1[9] = \out1[9]~output_o ;

assign out1[10] = \out1[10]~output_o ;

assign out1[11] = \out1[11]~output_o ;

assign out1[12] = \out1[12]~output_o ;

assign out1[13] = \out1[13]~output_o ;

assign out1[14] = \out1[14]~output_o ;

assign out1[15] = \out1[15]~output_o ;

endmodule
