0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Admin/Vivado_Udemy/Design Flow Part 1/OR_implementation/OR_implementation.sim/sim_1/synth/func/xsim/top_func_synth.v,1743344215,verilog,,,,glbl;top,,,,,,,,
