<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:st1="urn:schemas-microsoft-com:office:smarttags"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 11">
<meta name=Originator content="Microsoft Word 11">
<link rel=Edit-Time-Data href="pubs_files/editdata.mso">
<title>Group Publications</title>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="City"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceType"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceName"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="place"/>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>sadve</o:Author>
  <o:Template>Normal</o:Template>
  <o:LastAuthor>sadve</o:LastAuthor>
  <o:Revision>31</o:Revision>
  <o:TotalTime>42</o:TotalTime>
  <o:Created>2006-06-16T16:51:00Z</o:Created>
  <o:LastSaved>2008-01-29T22:21:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>4079</o:Words>
  <o:Characters>23253</o:Characters>
  <o:Company> </o:Company>
  <o:Lines>193</o:Lines>
  <o:Paragraphs>54</o:Paragraphs>
  <o:CharactersWithSpaces>27278</o:CharactersWithSpaces>
  <o:Version>11.8132</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" LatentStyleCount="156">
 </w:LatentStyles>
</xml><![endif]-->
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:Geneva;
	panose-1:2 11 5 3 3 4 4 4 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:7 0 0 0 147 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
p.MsoBodyText, li.MsoBodyText, div.MsoBodyText
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
a:link, span.MsoHyperlink
	{color:#333366;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:#993300;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
 @list l0
	{mso-list-id:563106085;
	mso-list-template-ids:1804513522;}
@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l0:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1
	{mso-list-id:1706640197;
	mso-list-template-ids:1961685468;}
@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l1:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2
	{mso-list-id:2127386914;
	mso-list-type:hybrid;
	mso-list-template-ids:1852457074 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@list l2:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l2:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-ansi-language:#0400;
	mso-fareast-language:#0400;
	mso-bidi-language:#0400;}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body bgcolor=white lang=EN-US link="#333366" vlink="#993300" style='tab-interval:
.5in' alink="#CC6600">

<div class=Section1>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0 width=936
 style='width:9.75in;mso-cellspacing:0in;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;height:56.25pt'>
  <td width=936 colspan=3 valign=bottom style='width:9.75in;padding:0in 0in 0in 0in;
  height:56.25pt'>
  <p style='margin-right:-12.0pt'><img width=800 height=75 id="_x0000_i1025"
  src=group.gif border=0></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;height:76.5pt'>
  <td width=136 rowspan=2 valign=top style='width:102.2pt;background:#E7EBF0;
  padding:0in 0in 0in 0in;height:76.5pt'>
  <p><b><span style='font-size:10.0pt;font-family:Geneva'><br>
  &nbsp;</span></b></p>
  <p><b><span style='font-family:Geneva'><a href="http://rsim.cs.uiuc.edu">Home</a></span></b></p>
  <p><b><span style='font-family:Geneva'><a href="people.html">People</a> </span></b></p>
  <p><b><span style='font-family:Geneva'><a href="http://rsim.cs.uiuc.edu">Research</a></span></b></p>
  <p style='margin:0in;margin-bottom:.0001pt'><b><span style='font-family:Geneva'>&nbsp;&nbsp;&nbsp;
  </span></b><b><span style='font-size:10.0pt;font-family:Geneva'>Current</span></b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/denovo">Denovo</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/swat">SWAT</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/ramp">RAMP</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/alp">ALP</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://www.cs.uiuc.edu/grace">GRACE</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/data-centers">Data Centers</a></span></li>
  </ul>
  <p style='margin:0in;margin-bottom:.0001pt'><span style='font-size:10.0pt;
  font-family:Geneva'>&nbsp;&nbsp;&nbsp; <b>Matured</b></span></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo2;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/consistency">Memory Models</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo2;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/rsim/dist.html">RSIM Simulator</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo2;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/rsim">RSIM Project</a></span></li>
  </ul>
  <p><b><span style='font-family:Geneva'><a>Publications</a></span></b></p>
  <p><b><span style='font-family:Geneva'><a href="software.html">Software</a></span></b></p>
  <p style='margin-bottom:12.0pt'><b><span style='font-family:Geneva'><a
  href="funding.html">Funding</a></span></b><br style='mso-special-character:
  line-break'>
  <![if !supportLineBreakNewLine]><br style='mso-special-character:line-break'>
  <![endif]></p>
  </td>
  <td width=10 valign=top style='width:.1in;padding:0in 0in 0in 0in;height:
  76.5pt'>
  <p class=MsoNormal>&nbsp;</p>
  </td>
  <td width=790 rowspan=2 valign=top style='width:592.7pt;padding:0in 2.15pt 0in 2.15pt;
  height:76.5pt'>
  <p><b><span style='font-size:18.0pt;font-family:Arial'>Group Publications<o:p></o:p></span></b></p>
  <p class=MsoBodyText><b><u><a href="#main">Papers</a><o:p></o:p></u></b></p>
  <p class=MsoBodyText><b><a href="#phd">Ph.D. Theses</a><o:p></o:p></b></p>
  <p class=MsoBodyText><b><a href="#ms">M.S. Theses</a><o:p></o:p></b></p>
  <p><b>&nbsp;<o:p></o:p></b></p>
  <p><a name=main><b>Papers</b></a><br clear=all style='mso-special-character:line-break'></p>
  <ul type=disc>

      <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
       <a href="http://rsim.cs.uiuc.edu/Pubs/10-cacm-memory-models.pdf">Memory 
		Models: A Case for Rethinking Parallel Languages and Hardware</a>, S. V. 
		Adve and H.-J. Boehm, to appear in the <i>Communications of the ACM 
		(CACM)</i>. <br>
&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="http://rsim.cs.uiuc.edu/Pubs/09-MICRO-Hari.pdf">mSWAT: Low-Cost 
		Hardware Fault Detection and Diagnosis for Multicore Systems</a>, Siva 
		Kumar Sastry Hari, Man-Lap Li, Pradeep Ramachandran, Byn Choi, and 
		Sarita V. Adve, to appear in the
		<i
       style='mso-bidi-font-style:normal'>Proceedings of the 42nd International 
		Symposium on Microarchitecture (MICRO),</i> December 2009.
		<br
       clear=all><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf">
<span class="style_3">A Type and Effect System for Deterministic Parallel Java</span>,</a> 
R. Bocchino, V. Adve, D. Dig., S. Adve, S. Heumann, R. Komuravelli, J. Overbey, 
P. Simmons, H. Sung, and M. Vakilian, in Proceedings of the <i>International 
Conference on Object-Oriented Programming, Systems, Languages, and Applications 
(OOPSLA),</i> 2009.<br>
&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="denovo/hotpar2009.pdf">Parallel Programming Must Be Deterministic by Default, 
		</a>R. Bocchino, V. Adve, S. Adve, and M. Snir. First USENIX Workshop on Hot Topics in Parallelism (HotPar), March 2009.<br>&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08IJES.pdf>GRACE-2: Integrating Fine-Grained Application
        Adaptations with Global Adaptation for Saving Energy </a>Vibhore Vardhan,
       Daniel Sachs, Wanghong Yuan, Albert F. Harris III, Sarita Adve,
Douglas Jones, Robin Kravets, and Klara Nahrstedt, <i>To appear in
the International Journal of Embedded Systems (IJES), Special Issue
on "Low-Power Real-Time Embedded Computing"</i>. Invited paper.
(Extended version of a paper in the Workshop on Power Aware Real-Time Computing
 (PARC), 2005.)<br>&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/09HPCA-Li.pdf>Accurate Microarchitecture-Level Fault Modeling for Studying Hardware Faults</a>, Man-Lap Li, 
	Pradeep Ramachandran, Ulya R. Karpuzcu, Siva Kumar Sastry Hari, and Sarita V. Adve, 
	to appear in the <i
       style='mso-bidi-font-style:normal'>Proceedings of the 15th International Symposium on High-Performance Computer Architecture (HPCA),</i> February 2009.<br>&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="http://www.upcrc.illinois.edu/whitepaper.php">Parallel Computing 
		Research at Illinois: The UPCRC Agenda,</a> Sarita V. Adve, Vikram S. 
		Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, John C. Hart, 
		Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, Rakesh Kumar, Darko 
		Marinov, Klara Nahrstedt, David Padua, Madhusudan Parthasarathy, Sanjay 
		J. Patel, Grigore Rosu, Dan Roth, Marc Snir, Josep Torrellas, and Craig 
		Zilles,
		<a style="color: blue; text-decoration: underline; text-underline: single" href="http://www.upcrc.illinois.edu/whitepaper.php">http://www.upcrc.illinois.edu/whitepaper.php</a>, November 2008. 
		<br><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08DSN-Ramachandran.pdf>Statistical Fault Injection</a>, Pradeep Ramachandran, Prabhakar Kudva, Jeffrey
       Kellington, John Schumann and Pia Sanda,
       to appear in the <i
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. 
		<br
       clear=all><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08DSN-Li.pdf>Trace-Based Microarchitecture-Level Diagnosis of Permanent Hardware Faults</a>, Man-Lap Li, 
       Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and
       Yuanyuan Zhou, to appear in the
		<i
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. 
		<br
       clear=all><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08DSN-Sahoo.pdf>Using Likely Program Invariants to Detect Hardware Errors</a>,
       Swarup Kumar Sahoo, Man-Lap Li, 
       Pradeep Ramachandran,  Sarita Adve, Vikram Adve, and
       Yuanyuan Zhou, to appear in the
		<i
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. 
		<br
       clear=all><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08ISCA.pdf>Online Estimation of Architectural Vulnerability Factor for Soft Errors</a>, 
       Xiaodong Li, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, to appear 
       in the <i style='mso-bidi-font-style:normal'>Proceedings of 35th
       International Symposium on Computer Architecture (ISCA '08),</i> June 2008. 
		<br
       clear=all>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08PLDI.pdf>Foundations of the  C++ Concurrency Memory
       Model, Hans-J. Boehm and Sarita V. Adve</a>, to appear in the 
		<i
       style='mso-bidi-font-style:normal'>Proceedings of the Conference on
       Programming Language Design and Implementation (PLDI),</i> June 2008. 
		<br
       clear=all>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="Pubs/08ISPASS.pdf">Metrics for Architecture-Level Lifetime Reliability Analysis</a>, 
       Pradeep Ramachandran, Sarita V. Adve, Pradip Bose, Jude A. Rivers, and
       Jayanth Srinivasan to appear in <i>IEEE International Symposium on
       Performance Analysis of Systems and Software (ISPASS) </i>April 2008. 
		<br
       clear=all>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08SELSE-Li.pdf>SWAT: An Error Resilient System</a>, Man-Lap Li, Pradeep
       Ramachandran, Sarita Adve, Vikram Adve, and Yuanyuan Zhou <i>,
       to appear in the Fourth Workshop
       on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, March
       2008. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08SELSE-Parulkar.pdf>OpenSPARC: An Open Platform for Hardware Reliability Experimentation</a>
       Ishwar Parulkar, Alan Wood, James C. Hoe, Babak Falsafi, Sarita V. Adve,
       Josep Torrellas, and Subhasish Mitra,
       <i>to appear in the Fourth Workshop
       on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, March
       2008. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/08ASPLOS.pdf">Understanding the Propagation of Hard Errors to
       Software and Implications for Resilient System Design</a>, Man-Lap Li,
       Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and
       Yuanyuan Zhou <i>, Proceedings of International Conference on
       Architectural Support for Programming Languages and Operating Systems
       (ASPLOS), March 2008 </i>.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/07TACO.pdf">Joint Processor-Memory Adaptation for Energy </a>,
       X. Li, R. Gupta, S. V. Adve, and Y. Zhou, in <i>ACM Transactions on
       Architecture and Code Optimization (ACM TACO), vol. 4, no. 3, September
       2007.</i> <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/07dsn.pdf">Architecture-Level Soft Error Analysis: Examining
       the Limits of Common Assumptions </a>, X. Li, S. V. Adve, P. Bose, and
       J. A. Rivers, To appear in the <i>Proceedings of the International
       Conference on Dependable Systems and Networks (DSN),</i> June 2007. An 
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/07dsn-tr.pdf">extended version </a>appears
       as Technical Report UIUCDCS-R-2007-2833, Department of Computer Science,
       	<st1:place w:st="on">
		<st1:PlaceType w:st="on">University</st1:PlaceType>
        of 
		<st1:PlaceName w:st="on">Illinois</st1:PlaceName></st1:place>, March
       2007. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/Li-selse07.pdf">Towards a
       Hardware-Software Co-designed Resilient System</a>, Man-Lap Li, Pradeep
       Ramachandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>, Third Workshop
       on Silicon Errors in Logic - System Effects (SELSE - III)</i>, April
       2007. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-taco07.pdf">ALP: Efficient
       Support for All Levels of Parallelism for Complex Media Applications</a>,
       R. Sasanka, M. Li, S. V. Adve, Y.-K. Chen, E. Debes, <i>ACM Transaction
       on Architecture and Code Optimization (ACM TACO)</i>, vol. 4, no. 1,
       article 3, March 2007. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<span
       style='mso-bidi-font-weight:bold'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/sigmetrics07.pdf">Managing
       Energy-Performance Tradeoffs for Multithreaded Applications on
       Multiprocessor Architectures</a>, </span>
		<st1:place w:st="on">
		<st1:PlaceName
        w:st="on">Soyeon</st1:PlaceName>
		<st1:PlaceType w:st="on">Park</st1:PlaceType></st1:place>,
       Weihang Jiang, Yuanyuan Zhou, and Sarita Adve. To appear in the
       Proceedings of the International Conference on Measurement and Modeling
       of Computer Systems (SIGMETRICS), 2007.<br clear=all>
		<br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/06MOBILE.pdf>GRACE-1:
       Cross-Layer Adaptation for Multimedia Quality and Battery Energy</a>, W. Yuan, K.
       Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones, <i>IEEE Transactions on Mobile Computing, Vol.5, No. 7,</i> July, 2006.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/ALPBench-iiswc05.pdf">The ALPBench
       Benchmark Suite for Complex Multimedia Applications</a>, Man-Lap Li,
       Ruchira Sasanka, Sarita V. Adve, Yen-Kuang Chen, Eric Debes. To appear
       in<i> the Proceedings of the IEEE International Symposium on Workload
       Characterization (IISWC-2005), </i>October 2005<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/grace/papers/05parc.pdf">Integrating
       Fine-Grained Application Adaptation with Global Adaptation for Saving
       Energy</a>, V. Vardhan, D. G. Sachs, W. Yuan, A. F. Harris, S. V. Adve,
       D. L. Jones, R. H. Kravets, and K. Nahrstedt, <i>Proceedings of the 2nd
       International Workshop on Power-Aware Real-Time Computing (PARC),</i>
       September 2005.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/Li_ACMTOS.pdf">Performance Directed
       Energy Management for Main Memory and Disks</a>, X. Li, Z. Li, Y. Zhou,
       S. V. Adve, <i>ACM Transactions on Storage, Vol 01, No. 03, August 2005.
       	</i>&nbsp;(Extended version of the paper in ASPLOS 2004.)<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/05ieee-micro.pdf">Lifetime Reliability: Toward an
       Architectural Solution,</a> J. Srinivasan, S. V. Adve, P. Bose, and J.
       A. Rivers. <i>IEEE Micro</i><i><span style='color:black'>,</span></i><span
       style='color:black'> special issue on Emerging Trends, vol. 25, issue 3,
       May-June 2005, 2-12.</span><br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">The Importance of
       Heat-Sink Modeling for DTM and a Correction to &quot;Predictive DTM for
       Multimedia Applications&quot;</a>, Jayanth Srinivasan and Sarita V.
       Adve,<i> </i>To appear in the<i> Proceedings of the Fourth Annual
       Workshop on Duplicating, Deconstructing, and Debunking (WDDD) at
       ISCA-05, </i>June 2005.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/isca05.pdf">Exploiting Structural
       Duplication for Lifetime Reliability Enhancement</a>, Jayanth
       Srinivasan, Sarita V. Adve, Pradip Bose, Jude A. Rivers<i>, Proceedings
       of the 32nd International Symposium on Computer Architecture (ISCA'05) 
		</i>June
       2005. (Corrected version.)<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/05dsn.pdf">SoftArch: An Architecture Level Tool for Modeling
       and Analyzing Soft Errors</a>, X. Li, S. V. Adve, P. Bose, and J. A.
       Rivers, To appear in the <i>Proceedings of the International Conference
       on Dependable Systems and Networks (DSN),</i> June 2005.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/05selse.pdf">SER Scaling Analysis of a Modern Superscalar
       Processor with SoftArch</a>, X. Li, S. V. Adve, P. Bose, and J. A.
       Rivers, <i>Proceedings of the 1<sup>st</sup> Workshop on the System
       Effects of Logic Soft</i> <i>Errors (SELSE)</i>, April 2005.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/05jpdc.pdf">Memory Side Prefetching for Linked Data
       Structures</a>, C. J. Hughes and S. V. Adve. <i>Journal of Parallel and
       Distributed Computing, </i>February 2005, 448-463.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/popl05.pdf">The Java Memory Model</a>,
       Jeremy Manson, William Pugh, Sarita V. Adve, <i>Proceedings of the 32nd
       Symposium on Principles of Programming Languages (POPL) </i>Jan. 2005.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/05micro-ieee.pdf">Performance-Directed
       Energy Management for Storage Systems,</a> X. Li, Z. Li, P. Zhou, Y.
       Zhou, S. V. Adve, and S. Kumar.&nbsp; <i>IEEE Micro</i>, special issue
       on the Top Picks from Computer Architecture Conferences from October
       2003 to October 2004, vol 24, issue 6, November-December 2004, 38-49.
       (One of thirteen papers chosen.) <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf">Performance
       Directed Energy Management for Main Memory and Disks</a>, Xiaodong Li,
       Zhengmin Li, Francis Davis, Pin Zhou, Yuanyuan Zhou, Sarita Adve,
       Sanjeev Kumar, <i>Proceedings of the 12th International Conference on
       Architectural Support for Programming Languages and Operating Systems
       (ASPLOS '04) </i>Oct. 2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/waci.pdf">A Reliability Odometer -
       Lemon Check Your Processor</a>, J. Srinivasan, S. V. Adve, P. Bose, and
       J. A. Rivers, <i>Wild and Crazy Ideas Session at the 11th International
       Conference on Architectural Support for Programming Languages and
       Operating Systems (ASPLOS-XI), </i>October 2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>JSR
       133: Java Memory Model and Thread Specification, July 2004. This is the
       product of the expert group for the Java Specification Request 133. The
       primary technical authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_dsn.pdf">The Impact of
       Technology Scaling on Lifetime Reliability</a>, Jayanth Srinivasan,
       Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of
       International Conference on Dependable Systems and Networks (DSN '04) </i>June
       2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-ics04.pdf">The Energy
       Efficiency of CMP vs. SMT for Multimedia Workloads </a>, R. Sasanka, S.
       V. Adve, Y. -K. Chen, and E. Debes, <i>Proceedings of the 18th Annual
       ACM International Conference on Supercomputing (ICS '04)</i> June 2004.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_isca04.pdf">The Case for
       Lifetime Reliability-Aware Microprocessors</a>, Jayanth Srinivasan,
       Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of 31st
       International Symposium on Computer Architecture (ISCA '04) </i>June
       2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/hughes-isca31.pdf">A Formal Approach
       to Frequent Energy Adaptations for Multimedia Applications</a>,
       Christopher J. Hughes and Sarita V. Adve, <i>Proceedings of 31st
       International Symposium on Computer Architecture (ISCA '04) </i>June
       2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/grace.tr.pdf">GRACE: A Hierarchical
       Adaptation Framework for Saving Energy, </a>D.G. Sachs, W. Yuan, C.J.
       Hughes, A. Harris, S.V. Adve, D.L. Jones, R.H. Kravets, and K.
       Nahrstedt, Department of Computer Science, University of Illinois
       Technical Report UIUCDCS-R-2004-2409, February 2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<span
       style='mso-field-code:"HYPERLINK \0022\0022"'>
		<span
       class=MsoHyperlink>GRACE: A Cross-Layer Adaptation Framework for Saving
       Energy</span></span>, D. G. Sachs, W. Yuan, C. J. Hughes, A. F. Harris,
       S. V. Adve, D. L. Jones, R. H. Kravets, and K. Nahrstedt, <i>Sidebar in
       IEEE Computer, special issue on Power-Aware Computing, </i>December
       2003, 50-51.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/%7Esachs/icip6.pdf">Adaptive Video Coding
       to Reduce Energy on Adaptive General-Purpose Processors</a>, D. G.
       Sachs, S. Adve, D. L. Jones, <i>Proceedings of the International
       Conference on Image Processing 2003 (ICIP '03), </i>September 2003.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_ics03.pdf">Predictive
       Dynamic Thermal Management for Multimedia Applications </a>, Jayanth
       Srinivasan and Sarita V. Adve, <i>Proceedings of the 17th Annual ACM
       International Conference on Supercomputing (ICS '03)</i> June 2003,
       109-120. <i>See <a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">correction
       in WDDD'05</a>.</i><br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">Design and
       Evaluation of A Cross-Layer Adaptation Framework for Mobile Multimedia
       Systems,</a> Wanghong Yuan, Klara Nahrstedt, Sarita V. Adve, Douglas L.
       Jones, and Robin H. Kravets, <i>Proceedings of the SPIE Conference on
       Multimedia Computing and Networking,</i> January 2003.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf">Soft
       Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> R.
       Jain, C. J. Hughes, and S. V. Adve, <i>Proceedings of the 23rd IEEE
       International Real-Time Systems Symposium (RTSS-2002), </i>December 2002<i>.<br>&nbsp;</i>
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">Joint
       Local and Global Hardware Adaptations for Energy,</a> Ruchira Sasanka,
       Christopher J. Hughes, and Sarita V. Adve, To appear in the <i>Proceedings
       of the 10th International Conference on Architectural Support for
       Programming Languages and Operating Systems (ASPLOS-X), </i>October
       2002.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps">The
       Illinois GRACE Project: Global Resource Adaptation through CoopEration,</a>
       Sarita V. Adve, Albert F. Harris, Christopher J. Hughes, Douglas L. Jones,
       Robin H. Kravets, Klara Nahrstedt, Daniel Grobe Sachs, Ruchira Sasanka,
       Jayanth Srinivasan, and Wanghong Yuan, <i>Proceedings of the Workshop on
       Self-Healing, Adaptive, and self-MANaged Systems (SHAMAN)</i> (held in
       conjunction with the 16th Annual ACM International Conference on
       Supercomputing), June 2002.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">RSIM:
       Simulating Shared-Memory Multiprocessors with ILP Processors,</a> C. J.
       Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, <i>IEEE Computer, </i>vol.
       35, no. 2, special issue on high performance simulators, February 2002,
       40-49. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">Performance
       Simulation Tools, </a>S. S. Mukherjee, S. V. Adve, T. Austin, J. Emer, and
       P. S. Magnusson, <i>IEEE Computer</i>, vol. 29, no. 12, guest editors'
       introduction to the special issue on high performance simulators,
       February 2002, 38-39. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">Saving
       Energy with Architectural and Frequency Adaptations for Multimedia
       Applications,</a> C. J. Hughes, J. Srinivasan, and S. V. Adve, <i>Proceedings
       of the 34th International Symposium on Microarchitecture (MICRO-34)</i>,
       December 2001, 250-261. 
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">Click
       here for supplemental data.</a><br clear=all style='mso-special-character:
       line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf">Position
       Paper for NSF Workshop on Computer Performance Evaluation,</a> S. V.
       Adve, December 2001. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">Comparing
       and Combining Read Miss Clustering and Software Prefetching,</a> V. 
		<st1:place
       w:st="on">S. Pai</st1:place> and S. V. Adve, <i>Proceedings of the
       International Symposium on Parallel Architectures and Compilation Techniques</i>,
       September 2001, 292-303.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">Variability
       in the Execution of Multimedia Applications and Implications for
       Architecture</a>, C. J. Hughes, P. Kaul, S. V. Adve, R. Jain, C. Park,
       and J. Srinivasan, <i>Proceedings of the 28th International Symposium on
       Computer Architecture</i>, June 2001, 254-265.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">Reconfigurable
       Caches and their Application to Media Processing</a>, P. Ranganathan, S.
       V.Adve, and N. P. Jouppi, <i>Proceedings of the 27th International
       Symposium on Computer Architecture</i>, June 2000, 214-224.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps">Code
       Transformations to Improve Memory Parallelism </a>, V. S. Pai and S. V.
       Adve, <i>The Journal of Instruction Level Parallelism, special issue on
       the best papers from MICRO-32,</i> vol. 2, May 2000
       (http://www.jilp.org/vol2). A 
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">shorter
       version </a>of this paper appeared in the <i>Proceedings of the 32nd
       International Symposium on Microarchitecture (MICRO-32),</i> November
       1999, 147-155. <!Voted the best student presentation at MICRO-32.></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf">Performance
       of Image and Video Processing with General-Purpose Processors and Media
       ISA Extensions </a>, P. Ranganathan, S. V. Adve, and N. P. Jouppi, <i>Proceedings
       of the 26th International Symposium on Computer Architecture</i>, May
       1999, 124-135.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">Improving
       the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory
       Multiprocessors with ILP Processors</a>, M. Durbhakula, V. S. Pai, and
       S. V. Adve, <i>Proceedings of the 3rd International Symposium on
       High-Performance Computer Architecture</i>, January 1999, 23-32. An 
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">extended
       version </a>with some additional data appears as Technical Report #9802,
       Department of Electrical and Computer Engineering, 
		<st1:place w:st="on">
		<st1:PlaceName
        w:st="on">Rice</st1:PlaceName>
		<st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
       April 1998, revised December 1998.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The
       Impact of Exploiting Instruction-Level Parallelism on Shared-Memory
       Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. Abdel-Shafi, and S.
       V. Adve, <i>IEEE Transactions on Computers, special issue on caches</i>,
       vol. 48, no. 2, February 1999, 218-226.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">Recent
       Advances in Memory Consistency Models for Hardware Shared-Memory
       Systems, </a>, S. V. Adve, V. S. Pai, and P. Ranganathan, <i>Proceedings
       of the IEEE, special issue on distributed shared-memory</i>, vol. 87,
       no. 3, March 1999, 445-455. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">Performance
       of Database Workloads on Shared-Memory Systems with Out-of-Order
       Processors,</a> P. Ranganathan, K. Gharachorloo, S. V. Adve, and L. A.
       Barroso, <i>Proceedings of the 8th International Conference on
       Architectural Support for Programming Languages and Operating Systems,</i>October
       1998, 307-318. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">Analytic
       Evaluation of Shared-Memory Systems with ILP Processors </a>, D. J.
       Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood, <i>Proceedings
       of the 25th International Symposium on Computer Architecture</i>, June
       1998, 380-391.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps">A
       Customized MVA Model for ILP Multiprocessors </a>, D. J. Sorin, M. K.
       Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report #1369,
       Computer Sciences Department, University of Wisconsin -- Madison, April
       1998. Also available as Technical Report #9803, Department of Electrical
       and Computer Engineering, 
		<st1:place w:st="on">
		<st1:PlaceName w:st="on">Rice</st1:PlaceName>
		<st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>.
       (Provides details of the model discussed in the ISCA'98 paper above.) 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">Using
       Information From the Programmer to Implement System Optimizations
       Without Violating Sequential Consistency</a>, S.V. Adve, Provisionally
       accepted for the <i>Journal of Parallel and Distributed Computing
       (JPDC).</i> Available as Rice University ECE Technical Report 9603,
       March 1996, revised June 1998.&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">A
       Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S.
       V. Adve and M. D. Hill, 25 Years of the International Symposia on
       Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), ACM
       Press, 1998. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps">Changing
       Interaction of Compiler and Architecture </a>, S.V. Adve, D.C. Burger,
       R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, M.T. Kandemir,
       D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew, <i>IEEE Computer</i>,
       	<strong>30</strong> (12), December 1997, 51-58.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">RSIM
       Reference Manual Version 1.0 </a>, Vijay S. Pai, Parthasarathy
       Ranganathan, and Sarita V. Adve, Technical Report 9705, Department of
       Electrical and Computer Engineering, Rice University, August 1997. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">Using
       Speculative Retirement and Larger Instruction Windows to Narrow the
       Performance Gap between Memory Consistency Models </a>, Parthasarathy
       Ranganathan, Vijay S. Pai, and Sarita V. Adve, <i>Proceedings of the 9th
       Annual ACM Symposium on Parallel Algorithms and Architectures</i>, June
       1997, 199-210. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">RSIM: An
       Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors
       and Uniprocessors</a>, Vijay S. Pai, Parthasarathy Ranganathan, and
       Sarita V. Adve, <i>IEEE Technical Committee on Computer Architecture
       newsletter, Fall 1997.</i> An earlier version of this paper appeared in
       the Proceedings of the 3rd Workshop on Computer Architecture Education
       (held in conjunction with the 3rd International Symposium on High
       Performance Computer Architecture), February 1997.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The
       Interaction of Software Prefetching with ILP Processors in Shared-Memory
       Systems</a>, Parthasarathy Ranganathan, Vijay S. Pai, Hazim Abdel-Shafi,
       and Sarita V. Adve, <i>Proceedings of the 24th International Symposium
       on Computer Architecture</i>, June 1997, 144-156. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">An
       Evaluation of Fine-Grain Producer-Initiated Communication in
       Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, Jonathan Hall,
       Sarita V. Adve, and Vikram S. Adve, <i>Proceedings of the 3rd
       International Symposium on High-Performance Computer Architecture</i>,
       February 1997, 204-215. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">The
       Impact of Instruction-Level Parallelism on Multiprocessor Performance
       and Simulation Methodolgy</a>, Vijay S. Pai, Parthasarathy Ranganathan,
       and Sarita V. Adve, <i>Proceedings of the 3rd International Symposium on
       High Performance Computer Architecture</i>, February 1997, 72-83.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf">Shared
       Memory Consistency Models: A Tutorial</a>, S.V. Adve and K.
       Gharachorloo, <i>IEEE Computer</i>, December 1996, 66-76. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps">An
       Evaluation of Memory Consistency Models for Shared-Memory Systems with
       ILP Processors</a>, Vijay S. Pai, Parthasarathy Ranganathan, Sarita V.
       Adve, and Tracy Harton, <i>Proceedings of the 7th International
       Conference on Architectural Support for Programming Languages and
       Operating Systems (ASPLOS-VII),</i> October 1996, 12-23. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps">A Comparison
       of Entry Consistency and Lazy Release Consistency Implementations</a>,
       S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, and W. Zwaenepoel, <i>Proceedings
       of the 2nd International Symposium on High Performance Computer
       Architecture,</i> February 1996, 26-37. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">Replacing
       Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, S. Dwarkadas,
       and W. Zwaenepoel, Technical Report #TR94-237, Department of Computer
       Science, Rice University, 1994. Presented at the <i>Fourth Workshop on
       Scalable Shared-Memory Multiprocessors,</i>
		<st1:place w:st="on">
		<st1:City
        w:st="on">Chicago</st1:City></st1:place>, May 1994. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">Designing
       Memory Consistency Models for Shared-Memory Multiprocessors</a>, S. V.
       Adve, Ph.D. Thesis, Available as Computer Sciences Technical Report
       #1198, 
		<st1:PlaceType w:st="on">University</st1:PlaceType> of 
		<st1:PlaceName
       w:st="on">Wisconsin</st1:PlaceName>, 
		<st1:place w:st="on">
		<st1:City
        w:st="on">Madison</st1:City></st1:place>, December 1993. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">Specifying
       System Requirements for Memory Consistency Models</a>, K. Gharachorloo,
       S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, Technical Report
       #CSL-TR-93-594, 
		<st1:place w:st="on">
		<st1:PlaceName w:st="on">Stanford</st1:PlaceName>
		<st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
       December 1993. Also available as Computer Sciences Technical Report
       #1199, 
		<st1:PlaceType w:st="on">University</st1:PlaceType> of 
		<st1:PlaceName
       w:st="on">Wisconsin</st1:PlaceName>, 
		<st1:place w:st="on">
		<st1:City
        w:st="on">Madison</st1:City></st1:place>, December 1993. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">Sufficient
       System Requirements for Supporting the PLpc Memory Model</a>, S.V. Adve,
       K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, Computer Sciences
       Technical Report #1200, University of Wisconsin, Madison, December 1993.
       Also available as Technical Report #CSL-TR-93-595, 
		<st1:place w:st="on">
		<st1:PlaceName
        w:st="on">Stanford</st1:PlaceName>
		<st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
       December 1993. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps">A Unified Formalization
       of Four Shared-Memory Models</a>, S.V. Adve and M.D. Hill, <i>IEEE
       Transactions on Parallel and Distributed Systems 4, 6</i> (June 1993),
       613-624. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">Sufficient
       Conditions for Implementing the Data-Race-Free-1 Memory Model</a>, S.V.
       Adve and M.D. Hill, Computer Sciences Technical Report #1107, University
       of Wisconsin, Madison, September 1992.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">Programming
       for Different Memory Consistency Models</a>, K. Gharachorloo, S.V. Adve,
       A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of Parallel and
       Distributed Computing,</i> August 1992, 399-407. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">Comparison
       of Hardware and Software Cache Coherence Schemes</a>, S.V. Adve, V.S.
       Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture</i>, May 1991, 298-308.
       Also appears in <i>The Cache-Coherence Problem in Shared-Memory
       Multiprocessors: Hardware Solutions,</i> edited by Milo Tomasevic and
       Veljko Milutinovic, IEEE Computer Society Press, 1993. An 
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">extended
       version </a>appears in Computer Sciences Technical Report #1012, 
		<st1:place
       w:st="on">
		<st1:PlaceType w:st="on">University</st1:PlaceType> of 
		<st1:PlaceName
        w:st="on">Wisconsin</st1:PlaceName></st1:place>, Madison, March 1991. 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">Detecting
       Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. Hill, B.P.
       Miller, and R.H.B. Netzer, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture,</i> May 1991, 234-243.
       </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps">Weak
       Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings
       of the 17th Annual International Symposium on Computer Architecture,</i>
       May 1990, 2-14. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">Implementing
       Sequential Consistency in Cache-Based Systems</a>, S.V. Adve and M.D.
       Hill, <i>Proceedings of the 1990 International Conference on Parallel
       Processing,</i> August 1990, I47-I50. </li>
  </ul>
  <p><b>Ph.<a name=phd></a>D. Theses </b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/alex-li-thesis.pdf">SWAT: Designing Resilient Hardware 
	by Treating Software Anomalies</a>, Man-Lap (Alex) Li, 2009. &nbsp;
       </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/jerry-li-phd-thesis.pdf">Soft Error Modeling
	   And Analysis for Microprocessors</a>, Xiaodong (Jerry) Li, 2008. &nbsp;
       </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-phd-thesis.pdf">Lifetime
       Reliability Aware Microprocessors </a>, Jayanth Srinivasan, 2006. &nbsp;
       </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-phd-thesis.pdf">ALP: Energy
       Efficient Support for All Levels of Parallelism for Complex Media
       Applications</a>, Ruchira Sasanka, 2005. &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>General-Purpose
       Processors for Multimedia Applications: Predictability and Energy
       Efficiency, Christopher Hughes, 2003. &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Theses/vijay-pai.phd.ps">Exploiting
       Instruction-Level Parallelism for Memory System Performance</a>, Vijay
       Pai, 2000 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Theses/partha-ranganathan.phd.ps">General-Purpose
       Architectures for Media Processing and Database Workloads</a>,
       Parthasarathy Ranganthan, 2000. &nbsp; </li>
  </ul>
  <p><b>M.S<a name=ms></a>. Theses </b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/hari.ms.thesis.pdf">Low-cost Hardware
       Fault Detection and Diagnosis for Multicore Systems Running Multithreaded Workloads</a>,
       Siva Kumar Sastry Hari, 2009 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/Ramachandran.ms.thesis.pdf">Limitations
       of the MTTF metric for architecture-level lifetime reliability analysis</a>,
       Pradeep Ramachandran, 2007 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/li.ms.thesis.pdf">Data-Level and
       Thread-Level Parallelism in Emerging Multimedia Applications</a>,
       Man-Lap (Alex) Li, 2005 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/vardhan.ms.thesis.pdf">Integrated
       Global and Per-Application Cross-Layer Adaptations for Saving Energy</a>,
       Vibhore Vardhan, 2004 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/gupta.ms.thesis.pdf">Joint
       Processor-Memory Adaptation for Energy for General-Purpose Applications</a>,
       Ritu Gupta, 2004 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-ms-thesis.pdf">Architectural
       Adaptation for Thermal Control</a>, Jayanth Srinivasan, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/ruchira_ms.pdf">Combining Intra-Frame
       with Inter-Frame Hardware Adaptations to Save Energy</a>, Ruchira
       Sasanka, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/rohit-jain.ms.ps">Soft Real-Time
       Scheduling on a Simultaneous Multithreaded Processor</a>, Rohit Jain,
       2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/pkaulmsthesis.pdf">Variability in the
       Execution of Multimedia Applications and Implications for Architecture</a>,
       Praful Kaul, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/chris_hughes_ms.pdf">Prefetching
       Linked Data Structures in Sustems with Merged DRAM-Logic</a>, Chris J.
       Hughes, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/murthy_ms.ps">Improving the Speed vs.
       Accuracy Tradeoff for Simulating Shared-Memory Multiprocessors with ILP
       Processors</a>, S. Murthy Durbhakula, 1998 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/hazim_ms.ps">Fine-Grain
       Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>,
       Hazim Abdel-Shafi, 1997 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/vijay_ms.ps">The Impact of
       Instruction-Level Parallelism on Multiprocessor Performance and
       Simulation Methodology</a>, Vijay Pai, 1997 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/partha_ms.ps">An Evaluation of Memory
       Consistency Models for Shared-Memory Systems with ILP Processors</a>,
       Parthasarathy Ranganathan, 1997 &nbsp; </li>
  </ul>
  <p class=MsoNormal>&nbsp;&nbsp;&nbsp; </p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:2;mso-yfti-lastrow:yes;height:393.75pt'>
  <td width=10 valign=top style='width:.1in;padding:0in 0in 0in 0in;height:
  393.75pt'>
  <p class=MsoNormal><o:p>&nbsp;</o:p></p>
  </td>
 </tr>
</table>

<p class=MsoNormal><span style='color:windowtext'><o:p>&nbsp;</o:p></span></p>

</div>

</body>

</html>
