

================================================================
== Vitis HLS Report for 'inner_layer'
================================================================
* Date:           Wed Apr  3 19:21:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.020 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-------------+-----------+-------------+-----+-------------+---------+
    |    Latency (cycles)   |    Latency (absolute)   |      Interval     | Pipeline|
    |   min   |     max     |    min    |     max     | min |     max     |   Type  |
    +---------+-------------+-----------+-------------+-----+-------------+---------+
    |        6|  12885098496|  60.000 ns|  128.851 sec|    6|  12885098496|       no|
    +---------+-------------+-----------+-------------+-----+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+-------------+------------+-----------+-----------+-----------+----------+
        |                |    Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |     max     |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+-------------+------------+-----------+-----------+-----------+----------+
        |- NEURONS_LOOP  |        0|  12885032955|  8 ~ 196613|          -|          -|  0 ~ 65535|        no|
        +----------------+---------+-------------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 9 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%neuron_index_1 = alloca i32 1"   --->   Operation 11 'alloca' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer_index_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer_index_val"   --->   Operation 12 'read' 'layer_index_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i3 %layer_index_val_read" [src/RNI.cpp:117]   --->   Operation 13 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_addr = getelementptr i9 %NEURONS_INDEX, i64 0, i64 %zext_ln117_2" [src/RNI.cpp:117]   --->   Operation 14 'getelementptr' 'NEURONS_INDEX_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%neuron_index = load i3 %NEURONS_INDEX_addr" [src/RNI.cpp:117]   --->   Operation 15 'load' 'neuron_index' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 7> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i3 %layer_index_val_read"   --->   Operation 16 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.65ns)   --->   "%add_i_i244 = add i3 %layer_index_val_read, i3 1"   --->   Operation 17 'add' 'add_i_i244' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv_i221 = zext i3 %add_i_i244"   --->   Operation 18 'zext' 'conv_i221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_addr_1 = getelementptr i9 %NEURONS_INDEX, i64 0, i64 %conv_i221"   --->   Operation 19 'getelementptr' 'NEURONS_INDEX_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr_1"   --->   Operation 20 'load' 'NEURONS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 7> <ROM>
ST_1 : Operation 21 [1/1] (1.56ns)   --->   "%sub_i_i184 = add i2 %empty, i2 3"   --->   Operation 21 'add' 'sub_i_i184' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_i161 = zext i2 %sub_i_i184"   --->   Operation 22 'zext' 'conv_i161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_addr_2 = getelementptr i9 %NEURONS_INDEX, i64 0, i64 %conv_i161"   --->   Operation 23 'getelementptr' 'NEURONS_INDEX_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%neuron_state_index = load i3 %NEURONS_INDEX_addr_2"   --->   Operation 24 'load' 'neuron_state_index' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 7> <ROM>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%neuron_index = load i3 %NEURONS_INDEX_addr" [src/RNI.cpp:117]   --->   Operation 25 'load' 'neuron_index' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 7> <ROM>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr_1"   --->   Operation 26 'load' 'NEURONS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 7> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i9 %neuron_index" [src/RNI.cpp:117]   --->   Operation 27 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i9 %NEURONS_INDEX_load" [src/RNI.cpp:117]   --->   Operation 28 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%neuron_state_index = load i3 %NEURONS_INDEX_addr_2"   --->   Operation 29 'load' 'neuron_state_index' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 7> <ROM>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln117 = store i64 %zext_ln117, i64 %neuron_index_1" [src/RNI.cpp:117]   --->   Operation 30 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln117 = br void %WEIGHTS_LOOP" [src/RNI.cpp:117]   --->   Operation 31 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%neuron_index_2 = load i64 %neuron_index_1" [src/RNI.cpp:117]   --->   Operation 32 'load' 'neuron_index_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i64 %neuron_index_2" [src/RNI.cpp:117]   --->   Operation 33 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.52ns)   --->   "%icmp_ln117 = icmp_slt  i64 %neuron_index_2, i64 %zext_ln117_1" [src/RNI.cpp:117]   --->   Operation 34 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.inc86.preheader, void %WEIGHTS_LOOP.split" [src/RNI.cpp:117]   --->   Operation 35 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %neuron_index_2" [src/RNI.cpp:119]   --->   Operation 36 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%weight_index = load i9 %WEIGHTS_INDEX_addr" [src/RNI.cpp:119]   --->   Operation 37 'load' 'weight_index' <Predicate = (icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%add_i_i213 = add i9 %trunc_ln117, i9 1" [src/RNI.cpp:117]   --->   Operation 38 'add' 'add_i_i213' <Predicate = (icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%conv_i190 = zext i9 %add_i_i213" [src/RNI.cpp:117]   --->   Operation 39 'zext' 'conv_i190' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_1 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i190" [src/RNI.cpp:117]   --->   Operation 40 'getelementptr' 'WEIGHTS_INDEX_addr_1' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_1" [src/RNI.cpp:117]   --->   Operation 41 'load' 'WEIGHTS_INDEX_load' <Predicate = (icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>

State 4 <SV = 3> <Delay = 4.84>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%weight_index = load i9 %WEIGHTS_INDEX_addr" [src/RNI.cpp:119]   --->   Operation 42 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_4 : Operation 43 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_1" [src/RNI.cpp:117]   --->   Operation 43 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i15 %weight_index" [src/RNI.cpp:119]   --->   Operation 44 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (1.58ns)   --->   "%call_ln119 = call void @inner_layer_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i9 %trunc_ln117, i15 %WEIGHTS_INDEX_load, i9 %neuron_state_index, i9 %trunc_ln119, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:119]   --->   Operation 45 'call' 'call_ln119' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln119 = call void @inner_layer_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i9 %trunc_ln117, i15 %WEIGHTS_INDEX_load, i9 %neuron_state_index, i9 %trunc_ln119, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:119]   --->   Operation 46 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %neuron_index_2" [src/RNI.cpp:117]   --->   Operation 47 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:128]   --->   Operation 48 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:117]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/RNI.cpp:117]   --->   Operation 50 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:128]   --->   Operation 51 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_7 : Operation 52 [1/1] (1.91ns)   --->   "%icmp_ln128 = icmp_sgt  i8 %NEURONS_MEMBRANE_load, i8 86" [src/RNI.cpp:128]   --->   Operation 52 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %if.else, void %if.then35" [src/RNI.cpp:128]   --->   Operation 53 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %NEURONS_MEMBRANE_load, i32 7" [src/RNI.cpp:134]   --->   Operation 54 'bitselect' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %tmp, void %if.else56, void %if.then50" [src/RNI.cpp:134]   --->   Operation 55 'br' 'br_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.91ns)   --->   "%icmp_ln138 = icmp_sgt  i8 %NEURONS_MEMBRANE_load, i8 0" [src/RNI.cpp:138]   --->   Operation 56 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln128 & !tmp)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %if.end68, void %if.then62" [src/RNI.cpp:138]   --->   Operation 57 'br' 'br_ln138' <Predicate = (!icmp_ln128 & !tmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln140 = add i8 %NEURONS_MEMBRANE_load, i8 187" [src/RNI.cpp:140]   --->   Operation 58 'add' 'add_ln140' <Predicate = (!icmp_ln128 & !tmp & icmp_ln138)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln140 = store i8 %add_ln140, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:140]   --->   Operation 59 'store' 'store_ln140' <Predicate = (!icmp_ln128 & !tmp & icmp_ln138)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln141 = br void %if.end68" [src/RNI.cpp:141]   --->   Operation 60 'br' 'br_ln141' <Predicate = (!icmp_ln128 & !tmp & icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln128 & !tmp)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.91ns)   --->   "%add_ln136 = add i8 %NEURONS_MEMBRANE_load, i8 69" [src/RNI.cpp:136]   --->   Operation 62 'add' 'add_ln136' <Predicate = (!icmp_ln128 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln136 = store i8 %add_ln136, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:136]   --->   Operation 63 'store' 'store_ln136' <Predicate = (!icmp_ln128 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln137 = br void %if.end69" [src/RNI.cpp:137]   --->   Operation 64 'br' 'br_ln137' <Predicate = (!icmp_ln128 & tmp)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc71"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %neuron_index_2" [src/RNI.cpp:131]   --->   Operation 66 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln131 = store i1 1, i9 %NEURONS_STATE_addr" [src/RNI.cpp:131]   --->   Operation 67 'store' 'store_ln131' <Predicate = (icmp_ln128)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_8 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln132 = store i8 0, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:132]   --->   Operation 68 'store' 'store_ln132' <Predicate = (icmp_ln128)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.inc71" [src/RNI.cpp:133]   --->   Operation 69 'br' 'br_ln133' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (3.52ns)   --->   "%add_ln117 = add i64 %neuron_index_2, i64 1" [src/RNI.cpp:117]   --->   Operation 70 'add' 'add_ln117' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln117 = store i64 %add_ln117, i64 %neuron_index_1" [src/RNI.cpp:117]   --->   Operation 71 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln117 = br void %WEIGHTS_LOOP" [src/RNI.cpp:117]   --->   Operation 72 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 5.73>
ST_9 : Operation 73 [2/2] (5.73ns)   --->   "%call_ln117 = call void @inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP, i9 %neuron_state_index, i9 %neuron_index, i1 %NEURONS_STATE" [src/RNI.cpp:117]   --->   Operation 73 'call' 'call_ln117' <Predicate = true> <Delay = 5.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln117 = call void @inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP, i9 %neuron_state_index, i9 %neuron_index, i1 %NEURONS_STATE" [src/RNI.cpp:117]   --->   Operation 74 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [src/RNI.cpp:146]   --->   Operation 75 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.972ns
The critical path consists of the following:
	wire read operation ('layer_index_val_read') on port 'layer_index_val' [8]  (0.000 ns)
	'add' operation ('add_i_i244') [13]  (1.650 ns)
	'getelementptr' operation ('NEURONS_INDEX_addr_1') [15]  (0.000 ns)
	'load' operation ('NEURONS_INDEX_load') on array 'NEURONS_INDEX' [16]  (2.322 ns)

 <State 2>: 3.910ns
The critical path consists of the following:
	'load' operation ('neuron_index', src/RNI.cpp:117) on array 'NEURONS_INDEX' [11]  (2.322 ns)
	'store' operation ('store_ln117', src/RNI.cpp:117) of variable 'zext_ln117', src/RNI.cpp:117 on local variable 'neuron_index' [23]  (1.588 ns)

 <State 3>: 5.077ns
The critical path consists of the following:
	'load' operation ('neuron_index', src/RNI.cpp:117) on local variable 'neuron_index' [26]  (0.000 ns)
	'add' operation ('add_i_i213', src/RNI.cpp:117) [35]  (1.823 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_1', src/RNI.cpp:117) [37]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load', src/RNI.cpp:117) on array 'WEIGHTS_INDEX' [38]  (3.254 ns)

 <State 4>: 4.842ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:119) on array 'WEIGHTS_INDEX' [34]  (3.254 ns)
	'call' operation ('call_ln119', src/RNI.cpp:119) to 'inner_layer_Pipeline_WEIGHTS_LOOP' [41]  (1.588 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('NEURONS_MEMBRANE_addr', src/RNI.cpp:117) [39]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:128) on array 'NEURONS_MEMBRANE' [42]  (3.254 ns)

 <State 7>: 5.169ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:128) on array 'NEURONS_MEMBRANE' [42]  (3.254 ns)
	'icmp' operation ('icmp_ln138', src/RNI.cpp:138) [49]  (1.915 ns)

 <State 8>: 5.169ns
The critical path consists of the following:
	'add' operation ('add_ln140', src/RNI.cpp:140) [52]  (1.915 ns)
	'store' operation ('store_ln140', src/RNI.cpp:140) of variable 'add_ln140', src/RNI.cpp:140 on array 'NEURONS_MEMBRANE' [53]  (3.254 ns)

 <State 9>: 5.733ns
The critical path consists of the following:
	'call' operation ('call_ln117', src/RNI.cpp:117) to 'inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP' [73]  (5.733 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
