
002_External_Interrupts.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020f0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08002280  08002280  00003280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002318  08002318  00004070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002318  08002318  00003318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002320  08002320  00004070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002320  08002320  00003320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002324  08002324  00003324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08002328  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004070  2**0
                  CONTENTS
 10 .bss          00000174  20000070  20000070  00004070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001e4  200001e4  00004070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004c2e  00000000  00000000  000040a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000139b  00000000  00000000  00008cce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000123f  00000000  00000000  0000a069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000004b8  00000000  00000000  0000b2a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000036d  00000000  00000000  0000b760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002087f  00000000  00000000  0000bacd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00006151  00000000  00000000  0002c34c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c1e8c  00000000  00000000  0003249d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000f4329  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00001244  00000000  00000000  000f436c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006a  00000000  00000000  000f55b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002268 	.word	0x08002268

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08002268 	.word	0x08002268

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <ITM_SendChar>:
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800059c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005a0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005a4:	f013 0f01 	tst.w	r3, #1
 80005a8:	d011      	beq.n	80005ce <ITM_SendChar+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005aa:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ae:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b2:	f013 0f01 	tst.w	r3, #1
 80005b6:	d101      	bne.n	80005bc <ITM_SendChar+0x20>
 80005b8:	4770      	bx	lr
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 80005ba:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d0f9      	beq.n	80005ba <ITM_SendChar+0x1e>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005c6:	b2c3      	uxtb	r3, r0
 80005c8:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80005cc:	7013      	strb	r3, [r2, #0]
  }
  return (ch);
}
 80005ce:	4770      	bx	lr

080005d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d4:	2400      	movs	r4, #0
 80005d6:	9405      	str	r4, [sp, #20]
 80005d8:	9406      	str	r4, [sp, #24]
 80005da:	9407      	str	r4, [sp, #28]
 80005dc:	9408      	str	r4, [sp, #32]
 80005de:	9409      	str	r4, [sp, #36]	@ 0x24
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005e0:	9401      	str	r4, [sp, #4]
 80005e2:	4b27      	ldr	r3, [pc, #156]	@ (8000680 <MX_GPIO_Init+0xb0>)
 80005e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80005ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80005ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005ee:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80005f2:	9201      	str	r2, [sp, #4]
 80005f4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	9402      	str	r4, [sp, #8]
 80005f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005fa:	f042 0201 	orr.w	r2, r2, #1
 80005fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8000600:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000602:	f002 0201 	and.w	r2, r2, #1
 8000606:	9202      	str	r2, [sp, #8]
 8000608:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800060a:	9403      	str	r4, [sp, #12]
 800060c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800060e:	f042 0208 	orr.w	r2, r2, #8
 8000612:	631a      	str	r2, [r3, #48]	@ 0x30
 8000614:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000616:	f002 0208 	and.w	r2, r2, #8
 800061a:	9203      	str	r2, [sp, #12]
 800061c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800061e:	9404      	str	r4, [sp, #16]
 8000620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000622:	f042 0202 	orr.w	r2, r2, #2
 8000626:	631a      	str	r2, [r3, #48]	@ 0x30
 8000628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062a:	f003 0302 	and.w	r3, r3, #2
 800062e:	9304      	str	r3, [sp, #16]
 8000630:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 8000632:	4d14      	ldr	r5, [pc, #80]	@ (8000684 <MX_GPIO_Init+0xb4>)
 8000634:	4622      	mov	r2, r4
 8000636:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800063a:	4628      	mov	r0, r5
 800063c:	f000 fb52 	bl	8000ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000640:	2601      	movs	r6, #1
 8000642:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000644:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000648:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800064a:	2302      	movs	r3, #2
 800064c:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800064e:	a905      	add	r1, sp, #20
 8000650:	480d      	ldr	r0, [pc, #52]	@ (8000688 <MX_GPIO_Init+0xb8>)
 8000652:	f000 fa51 	bl	8000af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Green_Pin */
  GPIO_InitStruct.Pin = LED_Green_Pin;
 8000656:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800065a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065c:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000660:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_Green_GPIO_Port, &GPIO_InitStruct);
 8000662:	a905      	add	r1, sp, #20
 8000664:	4628      	mov	r0, r5
 8000666:	f000 fa47 	bl	8000af8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800066a:	4622      	mov	r2, r4
 800066c:	4621      	mov	r1, r4
 800066e:	2006      	movs	r0, #6
 8000670:	f000 fa1a 	bl	8000aa8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000674:	2006      	movs	r0, #6
 8000676:	f000 fa27 	bl	8000ac8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800067a:	b00a      	add	sp, #40	@ 0x28
 800067c:	bd70      	pop	{r4, r5, r6, pc}
 800067e:	bf00      	nop
 8000680:	40023800 	.word	0x40023800
 8000684:	40020c00 	.word	0x40020c00
 8000688:	40020000 	.word	0x40020000

0800068c <_write>:
int _write(int file, char *ptr, int len) {
 800068c:	b570      	push	{r4, r5, r6, lr}
 800068e:	460c      	mov	r4, r1
 8000690:	4616      	mov	r6, r2
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000692:	2500      	movs	r5, #0
 8000694:	e004      	b.n	80006a0 <_write+0x14>
    ITM_SendChar(*ptr++);
 8000696:	f814 0b01 	ldrb.w	r0, [r4], #1
 800069a:	f7ff ff7f 	bl	800059c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800069e:	3501      	adds	r5, #1
 80006a0:	42b5      	cmp	r5, r6
 80006a2:	dbf8      	blt.n	8000696 <_write+0xa>
}
 80006a4:	4630      	mov	r0, r6
 80006a6:	bd70      	pop	{r4, r5, r6, pc}

080006a8 <HAL_GPIO_EXTI_Callback>:
  if (GPIO_Pin == BTN_Pin) {
 80006a8:	2801      	cmp	r0, #1
 80006aa:	d000      	beq.n	80006ae <HAL_GPIO_EXTI_Callback+0x6>
}
 80006ac:	4770      	bx	lr
    btn_press = 1;
 80006ae:	4b02      	ldr	r3, [pc, #8]	@ (80006b8 <HAL_GPIO_EXTI_Callback+0x10>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	701a      	strb	r2, [r3, #0]
}
 80006b4:	e7fa      	b.n	80006ac <HAL_GPIO_EXTI_Callback+0x4>
 80006b6:	bf00      	nop
 80006b8:	2000008d 	.word	0x2000008d

080006bc <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006bc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006be:	e7fe      	b.n	80006be <Error_Handler+0x2>

080006c0 <SystemClock_Config>:
{
 80006c0:	b500      	push	{lr}
 80006c2:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c4:	2230      	movs	r2, #48	@ 0x30
 80006c6:	2100      	movs	r1, #0
 80006c8:	a808      	add	r0, sp, #32
 80006ca:	f000 ff75 	bl	80015b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ce:	2300      	movs	r3, #0
 80006d0:	9303      	str	r3, [sp, #12]
 80006d2:	9304      	str	r3, [sp, #16]
 80006d4:	9305      	str	r3, [sp, #20]
 80006d6:	9306      	str	r3, [sp, #24]
 80006d8:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006da:	9301      	str	r3, [sp, #4]
 80006dc:	4a1f      	ldr	r2, [pc, #124]	@ (800075c <SystemClock_Config+0x9c>)
 80006de:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80006e0:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80006e4:	6411      	str	r1, [r2, #64]	@ 0x40
 80006e6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80006e8:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 80006ec:	9201      	str	r2, [sp, #4]
 80006ee:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f0:	9302      	str	r3, [sp, #8]
 80006f2:	4a1b      	ldr	r2, [pc, #108]	@ (8000760 <SystemClock_Config+0xa0>)
 80006f4:	6811      	ldr	r1, [r2, #0]
 80006f6:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 80006fa:	6011      	str	r1, [r2, #0]
 80006fc:	6812      	ldr	r2, [r2, #0]
 80006fe:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000702:	9202      	str	r2, [sp, #8]
 8000704:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000706:	2202      	movs	r2, #2
 8000708:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800070a:	2101      	movs	r1, #1
 800070c:	910b      	str	r1, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070e:	2110      	movs	r1, #16
 8000710:	910c      	str	r1, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000712:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000714:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000716:	2308      	movs	r3, #8
 8000718:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800071a:	23a8      	movs	r3, #168	@ 0xa8
 800071c:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800071e:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000720:	2304      	movs	r3, #4
 8000722:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000724:	a808      	add	r0, sp, #32
 8000726:	f000 fafb 	bl	8000d20 <HAL_RCC_OscConfig>
 800072a:	b998      	cbnz	r0, 8000754 <SystemClock_Config+0x94>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800072c:	230f      	movs	r3, #15
 800072e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000730:	2302      	movs	r3, #2
 8000732:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000738:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800073c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800073e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000742:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000744:	2105      	movs	r1, #5
 8000746:	a803      	add	r0, sp, #12
 8000748:	f000 fd54 	bl	80011f4 <HAL_RCC_ClockConfig>
 800074c:	b920      	cbnz	r0, 8000758 <SystemClock_Config+0x98>
}
 800074e:	b015      	add	sp, #84	@ 0x54
 8000750:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000754:	f7ff ffb2 	bl	80006bc <Error_Handler>
    Error_Handler();
 8000758:	f7ff ffb0 	bl	80006bc <Error_Handler>
 800075c:	40023800 	.word	0x40023800
 8000760:	40007000 	.word	0x40007000

08000764 <main>:
{
 8000764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_Init();
 8000766:	f000 f91f 	bl	80009a8 <HAL_Init>
  SystemClock_Config();
 800076a:	f7ff ffa9 	bl	80006c0 <SystemClock_Config>
  MX_GPIO_Init();
 800076e:	f7ff ff2f 	bl	80005d0 <MX_GPIO_Init>
  printf("Blinking Starting....\n");
 8000772:	4820      	ldr	r0, [pc, #128]	@ (80007f4 <main+0x90>)
 8000774:	f000 ff18 	bl	80015a8 <puts>
  uint32_t now = 0, last_blink = 0, last_tick = 0, loop_cnt = 0;
 8000778:	2500      	movs	r5, #0
 800077a:	462f      	mov	r7, r5
 800077c:	462e      	mov	r6, r5
 800077e:	e018      	b.n	80007b2 <main+0x4e>
      printf("Toggle LED\n");
 8000780:	481d      	ldr	r0, [pc, #116]	@ (80007f8 <main+0x94>)
 8000782:	f000 ff11 	bl	80015a8 <puts>
      HAL_GPIO_TogglePin(LED_Green_GPIO_Port, LED_Green_Pin);
 8000786:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800078a:	481c      	ldr	r0, [pc, #112]	@ (80007fc <main+0x98>)
 800078c:	f000 fab0 	bl	8000cf0 <HAL_GPIO_TogglePin>
      last_blink = now;
 8000790:	4626      	mov	r6, r4
 8000792:	e019      	b.n	80007c8 <main+0x64>
      printf("Tick %lu (loop count = %lu)\n", now / 1000, loop_cnt);
 8000794:	491a      	ldr	r1, [pc, #104]	@ (8000800 <main+0x9c>)
 8000796:	fba1 3104 	umull	r3, r1, r1, r4
 800079a:	462a      	mov	r2, r5
 800079c:	0989      	lsrs	r1, r1, #6
 800079e:	4819      	ldr	r0, [pc, #100]	@ (8000804 <main+0xa0>)
 80007a0:	f000 fe9a 	bl	80014d8 <iprintf>
      last_tick = now;
 80007a4:	4627      	mov	r7, r4
      loop_cnt = 0;
 80007a6:	2500      	movs	r5, #0
 80007a8:	e012      	b.n	80007d0 <main+0x6c>
      btn_press = 0;
 80007aa:	4b17      	ldr	r3, [pc, #92]	@ (8000808 <main+0xa4>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
    ++loop_cnt;
 80007b0:	3501      	adds	r5, #1
    now = HAL_GetTick();
 80007b2:	f000 f91f 	bl	80009f4 <HAL_GetTick>
 80007b6:	4604      	mov	r4, r0
    if (now - last_blink > blink_delays[blink_delay]) {
 80007b8:	1b82      	subs	r2, r0, r6
 80007ba:	4b14      	ldr	r3, [pc, #80]	@ (800080c <main+0xa8>)
 80007bc:	7819      	ldrb	r1, [r3, #0]
 80007be:	4b14      	ldr	r3, [pc, #80]	@ (8000810 <main+0xac>)
 80007c0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80007c4:	429a      	cmp	r2, r3
 80007c6:	d8db      	bhi.n	8000780 <main+0x1c>
    if (now - last_tick > 1000) {
 80007c8:	1be3      	subs	r3, r4, r7
 80007ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80007ce:	d8e1      	bhi.n	8000794 <main+0x30>
    if (btn_press  == 1) {
 80007d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000808 <main+0xa4>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d1eb      	bne.n	80007b0 <main+0x4c>
      printf("Button Pressed\n");
 80007d8:	480e      	ldr	r0, [pc, #56]	@ (8000814 <main+0xb0>)
 80007da:	f000 fee5 	bl	80015a8 <puts>
      ++blink_delay;
 80007de:	4a0b      	ldr	r2, [pc, #44]	@ (800080c <main+0xa8>)
 80007e0:	7813      	ldrb	r3, [r2, #0]
 80007e2:	3301      	adds	r3, #1
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	7013      	strb	r3, [r2, #0]
      if (blink_delay >= sizeof(blink_delays) / sizeof(blink_delays[0])) {
 80007e8:	2b03      	cmp	r3, #3
 80007ea:	d9de      	bls.n	80007aa <main+0x46>
        blink_delay = 0;
 80007ec:	4613      	mov	r3, r2
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]
 80007f2:	e7da      	b.n	80007aa <main+0x46>
 80007f4:	08002280 	.word	0x08002280
 80007f8:	08002298 	.word	0x08002298
 80007fc:	40020c00 	.word	0x40020c00
 8000800:	10624dd3 	.word	0x10624dd3
 8000804:	080022a4 	.word	0x080022a4
 8000808:	2000008d 	.word	0x2000008d
 800080c:	2000008c 	.word	0x2000008c
 8000810:	20000000 	.word	0x20000000
 8000814:	080022c4 	.word	0x080022c4

08000818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000818:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081a:	2100      	movs	r1, #0
 800081c:	9100      	str	r1, [sp, #0]
 800081e:	4b0b      	ldr	r3, [pc, #44]	@ (800084c <HAL_MspInit+0x34>)
 8000820:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000822:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000826:	645a      	str	r2, [r3, #68]	@ 0x44
 8000828:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800082a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800082e:	9200      	str	r2, [sp, #0]
 8000830:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000832:	9101      	str	r1, [sp, #4]
 8000834:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000836:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800083a:	641a      	str	r2, [r3, #64]	@ 0x40
 800083c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000842:	9301      	str	r3, [sp, #4]
 8000844:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000846:	b002      	add	sp, #8
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800

08000850 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000850:	e7fe      	b.n	8000850 <NMI_Handler>

08000852 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000852:	e7fe      	b.n	8000852 <HardFault_Handler>

08000854 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000854:	e7fe      	b.n	8000854 <MemManage_Handler>

08000856 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000856:	e7fe      	b.n	8000856 <BusFault_Handler>

08000858 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000858:	e7fe      	b.n	8000858 <UsageFault_Handler>

0800085a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800085a:	4770      	bx	lr

0800085c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800085c:	4770      	bx	lr

0800085e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800085e:	4770      	bx	lr

08000860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000860:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000862:	f000 f8bb 	bl	80009dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000866:	bd08      	pop	{r3, pc}

08000868 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000868:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 800086a:	2001      	movs	r0, #1
 800086c:	f000 fa4a 	bl	8000d04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000870:	bd08      	pop	{r3, pc}

08000872 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000872:	b570      	push	{r4, r5, r6, lr}
 8000874:	460c      	mov	r4, r1
 8000876:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000878:	2500      	movs	r5, #0
 800087a:	e006      	b.n	800088a <_read+0x18>
  {
    *ptr++ = __io_getchar();
 800087c:	f3af 8000 	nop.w
 8000880:	4621      	mov	r1, r4
 8000882:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000886:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8000888:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800088a:	42b5      	cmp	r5, r6
 800088c:	dbf6      	blt.n	800087c <_read+0xa>
  }

  return len;
}
 800088e:	4630      	mov	r0, r6
 8000890:	bd70      	pop	{r4, r5, r6, pc}

08000892 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000892:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000896:	4770      	bx	lr

08000898 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000898:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800089c:	604b      	str	r3, [r1, #4]
  return 0;
}
 800089e:	2000      	movs	r0, #0
 80008a0:	4770      	bx	lr

080008a2 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80008a2:	2001      	movs	r0, #1
 80008a4:	4770      	bx	lr

080008a6 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80008a6:	2000      	movs	r0, #0
 80008a8:	4770      	bx	lr
	...

080008ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008ac:	b510      	push	{r4, lr}
 80008ae:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008b0:	4a0c      	ldr	r2, [pc, #48]	@ (80008e4 <_sbrk+0x38>)
 80008b2:	490d      	ldr	r1, [pc, #52]	@ (80008e8 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008b4:	480d      	ldr	r0, [pc, #52]	@ (80008ec <_sbrk+0x40>)
 80008b6:	6800      	ldr	r0, [r0, #0]
 80008b8:	b140      	cbz	r0, 80008cc <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008ba:	480c      	ldr	r0, [pc, #48]	@ (80008ec <_sbrk+0x40>)
 80008bc:	6800      	ldr	r0, [r0, #0]
 80008be:	4403      	add	r3, r0
 80008c0:	1a52      	subs	r2, r2, r1
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d806      	bhi.n	80008d4 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80008c6:	4a09      	ldr	r2, [pc, #36]	@ (80008ec <_sbrk+0x40>)
 80008c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80008ca:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80008cc:	4807      	ldr	r0, [pc, #28]	@ (80008ec <_sbrk+0x40>)
 80008ce:	4c08      	ldr	r4, [pc, #32]	@ (80008f0 <_sbrk+0x44>)
 80008d0:	6004      	str	r4, [r0, #0]
 80008d2:	e7f2      	b.n	80008ba <_sbrk+0xe>
    errno = ENOMEM;
 80008d4:	f000 fe78 	bl	80015c8 <__errno>
 80008d8:	230c      	movs	r3, #12
 80008da:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80008dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008e0:	e7f3      	b.n	80008ca <_sbrk+0x1e>
 80008e2:	bf00      	nop
 80008e4:	20020000 	.word	0x20020000
 80008e8:	00000400 	.word	0x00000400
 80008ec:	20000090 	.word	0x20000090
 80008f0:	200001e8 	.word	0x200001e8

080008f4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008f4:	4a03      	ldr	r2, [pc, #12]	@ (8000904 <SystemInit+0x10>)
 80008f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80008fa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008fe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000902:	4770      	bx	lr
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000908:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000940 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800090c:	f7ff fff2 	bl	80008f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000910:	480c      	ldr	r0, [pc, #48]	@ (8000944 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000912:	490d      	ldr	r1, [pc, #52]	@ (8000948 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000914:	4a0d      	ldr	r2, [pc, #52]	@ (800094c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000916:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000918:	e002      	b.n	8000920 <LoopCopyDataInit>

0800091a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800091a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800091c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800091e:	3304      	adds	r3, #4

08000920 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000920:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000922:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000924:	d3f9      	bcc.n	800091a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000926:	4a0a      	ldr	r2, [pc, #40]	@ (8000950 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000928:	4c0a      	ldr	r4, [pc, #40]	@ (8000954 <LoopFillZerobss+0x22>)
  movs r3, #0
 800092a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800092c:	e001      	b.n	8000932 <LoopFillZerobss>

0800092e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800092e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000930:	3204      	adds	r2, #4

08000932 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000932:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000934:	d3fb      	bcc.n	800092e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000936:	f000 fe4d 	bl	80015d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800093a:	f7ff ff13 	bl	8000764 <main>
  bx  lr    
 800093e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000940:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000944:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000948:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800094c:	08002328 	.word	0x08002328
  ldr r2, =_sbss
 8000950:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000954:	200001e4 	.word	0x200001e4

08000958 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000958:	e7fe      	b.n	8000958 <ADC_IRQHandler>
	...

0800095c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800095c:	b510      	push	{r4, lr}
 800095e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000960:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <HAL_InitTick+0x40>)
 8000962:	781a      	ldrb	r2, [r3, #0]
 8000964:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000968:	fbb3 f3f2 	udiv	r3, r3, r2
 800096c:	4a0c      	ldr	r2, [pc, #48]	@ (80009a0 <HAL_InitTick+0x44>)
 800096e:	6810      	ldr	r0, [r2, #0]
 8000970:	fbb0 f0f3 	udiv	r0, r0, r3
 8000974:	f000 f8ac 	bl	8000ad0 <HAL_SYSTICK_Config>
 8000978:	b968      	cbnz	r0, 8000996 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800097a:	2c0f      	cmp	r4, #15
 800097c:	d901      	bls.n	8000982 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800097e:	2001      	movs	r0, #1
 8000980:	e00a      	b.n	8000998 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000982:	2200      	movs	r2, #0
 8000984:	4621      	mov	r1, r4
 8000986:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800098a:	f000 f88d 	bl	8000aa8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800098e:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <HAL_InitTick+0x48>)
 8000990:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000992:	2000      	movs	r0, #0
 8000994:	e000      	b.n	8000998 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000996:	2001      	movs	r0, #1
}
 8000998:	bd10      	pop	{r4, pc}
 800099a:	bf00      	nop
 800099c:	2000000c 	.word	0x2000000c
 80009a0:	20000008 	.word	0x20000008
 80009a4:	20000010 	.word	0x20000010

080009a8 <HAL_Init>:
{
 80009a8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009aa:	4b0b      	ldr	r3, [pc, #44]	@ (80009d8 <HAL_Init+0x30>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80009b2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80009ba:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80009c2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009c4:	2003      	movs	r0, #3
 80009c6:	f000 f85d 	bl	8000a84 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ca:	200f      	movs	r0, #15
 80009cc:	f7ff ffc6 	bl	800095c <HAL_InitTick>
  HAL_MspInit();
 80009d0:	f7ff ff22 	bl	8000818 <HAL_MspInit>
}
 80009d4:	2000      	movs	r0, #0
 80009d6:	bd08      	pop	{r3, pc}
 80009d8:	40023c00 	.word	0x40023c00

080009dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80009dc:	4a03      	ldr	r2, [pc, #12]	@ (80009ec <HAL_IncTick+0x10>)
 80009de:	6811      	ldr	r1, [r2, #0]
 80009e0:	4b03      	ldr	r3, [pc, #12]	@ (80009f0 <HAL_IncTick+0x14>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	440b      	add	r3, r1
 80009e6:	6013      	str	r3, [r2, #0]
}
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	20000094 	.word	0x20000094
 80009f0:	2000000c 	.word	0x2000000c

080009f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80009f4:	4b01      	ldr	r3, [pc, #4]	@ (80009fc <HAL_GetTick+0x8>)
 80009f6:	6818      	ldr	r0, [r3, #0]
}
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	20000094 	.word	0x20000094

08000a00 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000a00:	2800      	cmp	r0, #0
 8000a02:	db07      	blt.n	8000a14 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a04:	f000 021f 	and.w	r2, r0, #31
 8000a08:	0940      	lsrs	r0, r0, #5
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	4093      	lsls	r3, r2
 8000a0e:	4a02      	ldr	r2, [pc, #8]	@ (8000a18 <__NVIC_EnableIRQ+0x18>)
 8000a10:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	e000e100 	.word	0xe000e100

08000a1c <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 8000a1c:	2800      	cmp	r0, #0
 8000a1e:	db08      	blt.n	8000a32 <__NVIC_SetPriority+0x16>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a20:	0109      	lsls	r1, r1, #4
 8000a22:	b2c9      	uxtb	r1, r1
 8000a24:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000a28:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000a2c:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000a30:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a32:	f000 000f 	and.w	r0, r0, #15
 8000a36:	0109      	lsls	r1, r1, #4
 8000a38:	b2c9      	uxtb	r1, r1
 8000a3a:	4b01      	ldr	r3, [pc, #4]	@ (8000a40 <__NVIC_SetPriority+0x24>)
 8000a3c:	5419      	strb	r1, [r3, r0]
}
 8000a3e:	4770      	bx	lr
 8000a40:	e000ed14 	.word	0xe000ed14

08000a44 <NVIC_EncodePriority>:
{
 8000a44:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a46:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a4a:	f1c0 0c07 	rsb	ip, r0, #7
 8000a4e:	f1bc 0f04 	cmp.w	ip, #4
 8000a52:	bf28      	it	cs
 8000a54:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a58:	1d03      	adds	r3, r0, #4
 8000a5a:	2b06      	cmp	r3, #6
 8000a5c:	d90f      	bls.n	8000a7e <NVIC_EncodePriority+0x3a>
 8000a5e:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a60:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8000a64:	fa0e f00c 	lsl.w	r0, lr, ip
 8000a68:	ea21 0100 	bic.w	r1, r1, r0
 8000a6c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a6e:	fa0e fe03 	lsl.w	lr, lr, r3
 8000a72:	ea22 020e 	bic.w	r2, r2, lr
}
 8000a76:	ea41 0002 	orr.w	r0, r1, r2
 8000a7a:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e7ee      	b.n	8000a60 <NVIC_EncodePriority+0x1c>
	...

08000a84 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a84:	4a07      	ldr	r2, [pc, #28]	@ (8000aa4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a86:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a88:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000a8c:	041b      	lsls	r3, r3, #16
 8000a8e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a90:	0200      	lsls	r0, r0, #8
 8000a92:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a96:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000a98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000aa0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000aa2:	4770      	bx	lr
 8000aa4:	e000ed00 	.word	0xe000ed00

08000aa8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aa8:	b510      	push	{r4, lr}
 8000aaa:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aac:	4b05      	ldr	r3, [pc, #20]	@ (8000ac4 <HAL_NVIC_SetPriority+0x1c>)
 8000aae:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ab0:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000ab4:	f7ff ffc6 	bl	8000a44 <NVIC_EncodePriority>
 8000ab8:	4601      	mov	r1, r0
 8000aba:	4620      	mov	r0, r4
 8000abc:	f7ff ffae 	bl	8000a1c <__NVIC_SetPriority>
}
 8000ac0:	bd10      	pop	{r4, pc}
 8000ac2:	bf00      	nop
 8000ac4:	e000ed00 	.word	0xe000ed00

08000ac8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ac8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000aca:	f7ff ff99 	bl	8000a00 <__NVIC_EnableIRQ>
}
 8000ace:	bd08      	pop	{r3, pc}

08000ad0 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ad0:	3801      	subs	r0, #1
 8000ad2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ad6:	d20b      	bcs.n	8000af0 <HAL_SYSTICK_Config+0x20>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ad8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000adc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ade:	4a05      	ldr	r2, [pc, #20]	@ (8000af4 <HAL_SYSTICK_Config+0x24>)
 8000ae0:	21f0      	movs	r1, #240	@ 0xf0
 8000ae2:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ae6:	2000      	movs	r0, #0
 8000ae8:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aea:	2207      	movs	r2, #7
 8000aec:	611a      	str	r2, [r3, #16]
  return (0UL);                                                     /* Function successful */
 8000aee:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000af0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000af2:	4770      	bx	lr
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000af8:	2300      	movs	r3, #0
 8000afa:	2b0f      	cmp	r3, #15
 8000afc:	f200 80e9 	bhi.w	8000cd2 <HAL_GPIO_Init+0x1da>
{
 8000b00:	b570      	push	{r4, r5, r6, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	e065      	b.n	8000bd2 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000b06:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b08:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000b0c:	2403      	movs	r4, #3
 8000b0e:	fa04 f40e 	lsl.w	r4, r4, lr
 8000b12:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b16:	68cc      	ldr	r4, [r1, #12]
 8000b18:	fa04 f40e 	lsl.w	r4, r4, lr
 8000b1c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000b1e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b20:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b22:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b26:	684a      	ldr	r2, [r1, #4]
 8000b28:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000b2c:	409a      	lsls	r2, r3
 8000b2e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000b30:	6042      	str	r2, [r0, #4]
 8000b32:	e05c      	b.n	8000bee <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b34:	08dc      	lsrs	r4, r3, #3
 8000b36:	3408      	adds	r4, #8
 8000b38:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b3c:	f003 0507 	and.w	r5, r3, #7
 8000b40:	00ad      	lsls	r5, r5, #2
 8000b42:	f04f 0e0f 	mov.w	lr, #15
 8000b46:	fa0e fe05 	lsl.w	lr, lr, r5
 8000b4a:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b4e:	690a      	ldr	r2, [r1, #16]
 8000b50:	40aa      	lsls	r2, r5
 8000b52:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000b56:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8000b5a:	e05c      	b.n	8000c16 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b5c:	2207      	movs	r2, #7
 8000b5e:	e000      	b.n	8000b62 <HAL_GPIO_Init+0x6a>
 8000b60:	2200      	movs	r2, #0
 8000b62:	fa02 f20e 	lsl.w	r2, r2, lr
 8000b66:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b68:	3402      	adds	r4, #2
 8000b6a:	4d5a      	ldr	r5, [pc, #360]	@ (8000cd4 <HAL_GPIO_Init+0x1dc>)
 8000b6c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b70:	4a59      	ldr	r2, [pc, #356]	@ (8000cd8 <HAL_GPIO_Init+0x1e0>)
 8000b72:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000b74:	ea6f 020c 	mvn.w	r2, ip
 8000b78:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000b7c:	684e      	ldr	r6, [r1, #4]
 8000b7e:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8000b82:	d001      	beq.n	8000b88 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000b84:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000b88:	4c53      	ldr	r4, [pc, #332]	@ (8000cd8 <HAL_GPIO_Init+0x1e0>)
 8000b8a:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000b8c:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000b8e:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000b92:	684e      	ldr	r6, [r1, #4]
 8000b94:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8000b98:	d001      	beq.n	8000b9e <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8000b9a:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8000b9e:	4c4e      	ldr	r4, [pc, #312]	@ (8000cd8 <HAL_GPIO_Init+0x1e0>)
 8000ba0:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000ba2:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000ba4:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ba8:	684e      	ldr	r6, [r1, #4]
 8000baa:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8000bae:	d001      	beq.n	8000bb4 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000bb0:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000bb4:	4c48      	ldr	r4, [pc, #288]	@ (8000cd8 <HAL_GPIO_Init+0x1e0>)
 8000bb6:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bb8:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000bba:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000bbc:	684d      	ldr	r5, [r1, #4]
 8000bbe:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8000bc2:	d001      	beq.n	8000bc8 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000bc4:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000bc8:	4c43      	ldr	r4, [pc, #268]	@ (8000cd8 <HAL_GPIO_Init+0x1e0>)
 8000bca:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bcc:	3301      	adds	r3, #1
 8000bce:	2b0f      	cmp	r3, #15
 8000bd0:	d87d      	bhi.n	8000cce <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bd6:	680c      	ldr	r4, [r1, #0]
 8000bd8:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000bdc:	ea32 0404 	bics.w	r4, r2, r4
 8000be0:	d1f4      	bne.n	8000bcc <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000be2:	684c      	ldr	r4, [r1, #4]
 8000be4:	f004 0403 	and.w	r4, r4, #3
 8000be8:	3c01      	subs	r4, #1
 8000bea:	2c01      	cmp	r4, #1
 8000bec:	d98b      	bls.n	8000b06 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bee:	684a      	ldr	r2, [r1, #4]
 8000bf0:	f002 0203 	and.w	r2, r2, #3
 8000bf4:	2a03      	cmp	r2, #3
 8000bf6:	d009      	beq.n	8000c0c <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000bf8:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000bfa:	005d      	lsls	r5, r3, #1
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	40aa      	lsls	r2, r5
 8000c00:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c04:	688a      	ldr	r2, [r1, #8]
 8000c06:	40aa      	lsls	r2, r5
 8000c08:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000c0a:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c0c:	684a      	ldr	r2, [r1, #4]
 8000c0e:	f002 0203 	and.w	r2, r2, #3
 8000c12:	2a02      	cmp	r2, #2
 8000c14:	d08e      	beq.n	8000b34 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000c16:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c18:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c22:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c26:	684a      	ldr	r2, [r1, #4]
 8000c28:	f002 0203 	and.w	r2, r2, #3
 8000c2c:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c30:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000c32:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c34:	684a      	ldr	r2, [r1, #4]
 8000c36:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8000c3a:	d0c7      	beq.n	8000bcc <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	9201      	str	r2, [sp, #4]
 8000c40:	4a26      	ldr	r2, [pc, #152]	@ (8000cdc <HAL_GPIO_Init+0x1e4>)
 8000c42:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8000c44:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000c48:	6454      	str	r4, [r2, #68]	@ 0x44
 8000c4a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000c4c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000c50:	9201      	str	r2, [sp, #4]
 8000c52:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000c54:	089c      	lsrs	r4, r3, #2
 8000c56:	1ca5      	adds	r5, r4, #2
 8000c58:	4a1e      	ldr	r2, [pc, #120]	@ (8000cd4 <HAL_GPIO_Init+0x1dc>)
 8000c5a:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c5e:	f003 0e03 	and.w	lr, r3, #3
 8000c62:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000c66:	220f      	movs	r2, #15
 8000c68:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c6c:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c70:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce0 <HAL_GPIO_Init+0x1e8>)
 8000c72:	4290      	cmp	r0, r2
 8000c74:	f43f af74 	beq.w	8000b60 <HAL_GPIO_Init+0x68>
 8000c78:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c7c:	4290      	cmp	r0, r2
 8000c7e:	d01a      	beq.n	8000cb6 <HAL_GPIO_Init+0x1be>
 8000c80:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c84:	4290      	cmp	r0, r2
 8000c86:	d018      	beq.n	8000cba <HAL_GPIO_Init+0x1c2>
 8000c88:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c8c:	4290      	cmp	r0, r2
 8000c8e:	d016      	beq.n	8000cbe <HAL_GPIO_Init+0x1c6>
 8000c90:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c94:	4290      	cmp	r0, r2
 8000c96:	d014      	beq.n	8000cc2 <HAL_GPIO_Init+0x1ca>
 8000c98:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c9c:	4290      	cmp	r0, r2
 8000c9e:	d012      	beq.n	8000cc6 <HAL_GPIO_Init+0x1ce>
 8000ca0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000ca4:	4290      	cmp	r0, r2
 8000ca6:	d010      	beq.n	8000cca <HAL_GPIO_Init+0x1d2>
 8000ca8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000cac:	4290      	cmp	r0, r2
 8000cae:	f43f af55 	beq.w	8000b5c <HAL_GPIO_Init+0x64>
 8000cb2:	2208      	movs	r2, #8
 8000cb4:	e755      	b.n	8000b62 <HAL_GPIO_Init+0x6a>
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	e753      	b.n	8000b62 <HAL_GPIO_Init+0x6a>
 8000cba:	2202      	movs	r2, #2
 8000cbc:	e751      	b.n	8000b62 <HAL_GPIO_Init+0x6a>
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	e74f      	b.n	8000b62 <HAL_GPIO_Init+0x6a>
 8000cc2:	2204      	movs	r2, #4
 8000cc4:	e74d      	b.n	8000b62 <HAL_GPIO_Init+0x6a>
 8000cc6:	2205      	movs	r2, #5
 8000cc8:	e74b      	b.n	8000b62 <HAL_GPIO_Init+0x6a>
 8000cca:	2206      	movs	r2, #6
 8000ccc:	e749      	b.n	8000b62 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8000cce:	b002      	add	sp, #8
 8000cd0:	bd70      	pop	{r4, r5, r6, pc}
 8000cd2:	4770      	bx	lr
 8000cd4:	40013800 	.word	0x40013800
 8000cd8:	40013c00 	.word	0x40013c00
 8000cdc:	40023800 	.word	0x40023800
 8000ce0:	40020000 	.word	0x40020000

08000ce4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ce4:	b10a      	cbz	r2, 8000cea <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ce6:	6181      	str	r1, [r0, #24]
 8000ce8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000cea:	0409      	lsls	r1, r1, #16
 8000cec:	6181      	str	r1, [r0, #24]
  }
}
 8000cee:	4770      	bx	lr

08000cf0 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000cf0:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cf2:	ea01 0203 	and.w	r2, r1, r3
 8000cf6:	ea21 0103 	bic.w	r1, r1, r3
 8000cfa:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000cfe:	6181      	str	r1, [r0, #24]
}
 8000d00:	4770      	bx	lr
	...

08000d04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d04:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000d06:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000d08:	695b      	ldr	r3, [r3, #20]
 8000d0a:	4203      	tst	r3, r0
 8000d0c:	d100      	bne.n	8000d10 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8000d0e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000d10:	4b02      	ldr	r3, [pc, #8]	@ (8000d1c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000d12:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d14:	f7ff fcc8 	bl	80006a8 <HAL_GPIO_EXTI_Callback>
}
 8000d18:	e7f9      	b.n	8000d0e <HAL_GPIO_EXTI_IRQHandler+0xa>
 8000d1a:	bf00      	nop
 8000d1c:	40013c00 	.word	0x40013c00

08000d20 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d20:	2800      	cmp	r0, #0
 8000d22:	f000 81e0 	beq.w	80010e6 <HAL_RCC_OscConfig+0x3c6>
{
 8000d26:	b570      	push	{r4, r5, r6, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d2c:	6803      	ldr	r3, [r0, #0]
 8000d2e:	f013 0f01 	tst.w	r3, #1
 8000d32:	d03b      	beq.n	8000dac <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000d34:	4b9f      	ldr	r3, [pc, #636]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000d36:	689b      	ldr	r3, [r3, #8]
 8000d38:	f003 030c 	and.w	r3, r3, #12
 8000d3c:	2b04      	cmp	r3, #4
 8000d3e:	d02c      	beq.n	8000d9a <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d40:	4b9c      	ldr	r3, [pc, #624]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000d48:	2b08      	cmp	r3, #8
 8000d4a:	d021      	beq.n	8000d90 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d4c:	6863      	ldr	r3, [r4, #4]
 8000d4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d52:	d04f      	beq.n	8000df4 <HAL_RCC_OscConfig+0xd4>
 8000d54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d58:	d052      	beq.n	8000e00 <HAL_RCC_OscConfig+0xe0>
 8000d5a:	4b96      	ldr	r3, [pc, #600]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000d6a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000d6c:	6863      	ldr	r3, [r4, #4]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d050      	beq.n	8000e14 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d72:	f7ff fe3f 	bl	80009f4 <HAL_GetTick>
 8000d76:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d78:	4b8e      	ldr	r3, [pc, #568]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000d80:	d114      	bne.n	8000dac <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d82:	f7ff fe37 	bl	80009f4 <HAL_GetTick>
 8000d86:	1b40      	subs	r0, r0, r5
 8000d88:	2864      	cmp	r0, #100	@ 0x64
 8000d8a:	d9f5      	bls.n	8000d78 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8000d8c:	2003      	movs	r0, #3
 8000d8e:	e1b1      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d90:	4b88      	ldr	r3, [pc, #544]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000d98:	d0d8      	beq.n	8000d4c <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d9a:	4b86      	ldr	r3, [pc, #536]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000da2:	d003      	beq.n	8000dac <HAL_RCC_OscConfig+0x8c>
 8000da4:	6863      	ldr	r3, [r4, #4]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	f000 819f 	beq.w	80010ea <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dac:	6823      	ldr	r3, [r4, #0]
 8000dae:	f013 0f02 	tst.w	r3, #2
 8000db2:	d054      	beq.n	8000e5e <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000db4:	4b7f      	ldr	r3, [pc, #508]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	f013 0f0c 	tst.w	r3, #12
 8000dbc:	d03e      	beq.n	8000e3c <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000dbe:	4b7d      	ldr	r3, [pc, #500]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000dc6:	2b08      	cmp	r3, #8
 8000dc8:	d033      	beq.n	8000e32 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000dca:	68e3      	ldr	r3, [r4, #12]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d068      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dd0:	4b79      	ldr	r3, [pc, #484]	@ (8000fb8 <HAL_RCC_OscConfig+0x298>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dd6:	f7ff fe0d 	bl	80009f4 <HAL_GetTick>
 8000dda:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ddc:	4b75      	ldr	r3, [pc, #468]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f013 0f02 	tst.w	r3, #2
 8000de4:	d154      	bne.n	8000e90 <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000de6:	f7ff fe05 	bl	80009f4 <HAL_GetTick>
 8000dea:	1b40      	subs	r0, r0, r5
 8000dec:	2802      	cmp	r0, #2
 8000dee:	d9f5      	bls.n	8000ddc <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000df0:	2003      	movs	r0, #3
 8000df2:	e17f      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000df4:	4a6f      	ldr	r2, [pc, #444]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000df6:	6813      	ldr	r3, [r2, #0]
 8000df8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dfc:	6013      	str	r3, [r2, #0]
 8000dfe:	e7b5      	b.n	8000d6c <HAL_RCC_OscConfig+0x4c>
 8000e00:	4b6c      	ldr	r3, [pc, #432]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	e7ab      	b.n	8000d6c <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000e14:	f7ff fdee 	bl	80009f4 <HAL_GetTick>
 8000e18:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e1a:	4b66      	ldr	r3, [pc, #408]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000e22:	d0c3      	beq.n	8000dac <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e24:	f7ff fde6 	bl	80009f4 <HAL_GetTick>
 8000e28:	1b40      	subs	r0, r0, r5
 8000e2a:	2864      	cmp	r0, #100	@ 0x64
 8000e2c:	d9f5      	bls.n	8000e1a <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8000e2e:	2003      	movs	r0, #3
 8000e30:	e160      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e32:	4b60      	ldr	r3, [pc, #384]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000e3a:	d1c6      	bne.n	8000dca <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e3c:	4b5d      	ldr	r3, [pc, #372]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f013 0f02 	tst.w	r3, #2
 8000e44:	d003      	beq.n	8000e4e <HAL_RCC_OscConfig+0x12e>
 8000e46:	68e3      	ldr	r3, [r4, #12]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	f040 8150 	bne.w	80010ee <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e4e:	4a59      	ldr	r2, [pc, #356]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000e50:	6813      	ldr	r3, [r2, #0]
 8000e52:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000e56:	6921      	ldr	r1, [r4, #16]
 8000e58:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e5c:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e5e:	6823      	ldr	r3, [r4, #0]
 8000e60:	f013 0f08 	tst.w	r3, #8
 8000e64:	d042      	beq.n	8000eec <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000e66:	6963      	ldr	r3, [r4, #20]
 8000e68:	b36b      	cbz	r3, 8000ec6 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e6a:	4b53      	ldr	r3, [pc, #332]	@ (8000fb8 <HAL_RCC_OscConfig+0x298>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e72:	f7ff fdbf 	bl	80009f4 <HAL_GetTick>
 8000e76:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e78:	4b4e      	ldr	r3, [pc, #312]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000e7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e7c:	f013 0f02 	tst.w	r3, #2
 8000e80:	d134      	bne.n	8000eec <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e82:	f7ff fdb7 	bl	80009f4 <HAL_GetTick>
 8000e86:	1b40      	subs	r0, r0, r5
 8000e88:	2802      	cmp	r0, #2
 8000e8a:	d9f5      	bls.n	8000e78 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8000e8c:	2003      	movs	r0, #3
 8000e8e:	e131      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e90:	4a48      	ldr	r2, [pc, #288]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000e92:	6813      	ldr	r3, [r2, #0]
 8000e94:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000e98:	6921      	ldr	r1, [r4, #16]
 8000e9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e9e:	6013      	str	r3, [r2, #0]
 8000ea0:	e7dd      	b.n	8000e5e <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8000ea2:	4b45      	ldr	r3, [pc, #276]	@ (8000fb8 <HAL_RCC_OscConfig+0x298>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fda4 	bl	80009f4 <HAL_GetTick>
 8000eac:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eae:	4b41      	ldr	r3, [pc, #260]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f013 0f02 	tst.w	r3, #2
 8000eb6:	d0d2      	beq.n	8000e5e <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eb8:	f7ff fd9c 	bl	80009f4 <HAL_GetTick>
 8000ebc:	1b40      	subs	r0, r0, r5
 8000ebe:	2802      	cmp	r0, #2
 8000ec0:	d9f5      	bls.n	8000eae <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8000ec2:	2003      	movs	r0, #3
 8000ec4:	e116      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ec6:	4b3c      	ldr	r3, [pc, #240]	@ (8000fb8 <HAL_RCC_OscConfig+0x298>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ece:	f7ff fd91 	bl	80009f4 <HAL_GetTick>
 8000ed2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ed4:	4b37      	ldr	r3, [pc, #220]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000ed6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000ed8:	f013 0f02 	tst.w	r3, #2
 8000edc:	d006      	beq.n	8000eec <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ede:	f7ff fd89 	bl	80009f4 <HAL_GetTick>
 8000ee2:	1b40      	subs	r0, r0, r5
 8000ee4:	2802      	cmp	r0, #2
 8000ee6:	d9f5      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8000ee8:	2003      	movs	r0, #3
 8000eea:	e103      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000eec:	6823      	ldr	r3, [r4, #0]
 8000eee:	f013 0f04 	tst.w	r3, #4
 8000ef2:	d077      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ef4:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef8:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8000efc:	d133      	bne.n	8000f66 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	9301      	str	r3, [sp, #4]
 8000f02:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000f04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f06:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000f0a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f12:	9301      	str	r3, [sp, #4]
 8000f14:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f16:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f18:	4b28      	ldr	r3, [pc, #160]	@ (8000fbc <HAL_RCC_OscConfig+0x29c>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000f20:	d023      	beq.n	8000f6a <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f22:	68a3      	ldr	r3, [r4, #8]
 8000f24:	2b01      	cmp	r3, #1
 8000f26:	d034      	beq.n	8000f92 <HAL_RCC_OscConfig+0x272>
 8000f28:	2b05      	cmp	r3, #5
 8000f2a:	d038      	beq.n	8000f9e <HAL_RCC_OscConfig+0x27e>
 8000f2c:	4b21      	ldr	r3, [pc, #132]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000f2e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f30:	f022 0201 	bic.w	r2, r2, #1
 8000f34:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f36:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f38:	f022 0204 	bic.w	r2, r2, #4
 8000f3c:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f3e:	68a3      	ldr	r3, [r4, #8]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d03d      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f44:	f7ff fd56 	bl	80009f4 <HAL_GetTick>
 8000f48:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f4e:	f013 0f02 	tst.w	r3, #2
 8000f52:	d146      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f54:	f7ff fd4e 	bl	80009f4 <HAL_GetTick>
 8000f58:	1b80      	subs	r0, r0, r6
 8000f5a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000f5e:	4298      	cmp	r0, r3
 8000f60:	d9f3      	bls.n	8000f4a <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8000f62:	2003      	movs	r0, #3
 8000f64:	e0c6      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 8000f66:	2500      	movs	r5, #0
 8000f68:	e7d6      	b.n	8000f18 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f6a:	4a14      	ldr	r2, [pc, #80]	@ (8000fbc <HAL_RCC_OscConfig+0x29c>)
 8000f6c:	6813      	ldr	r3, [r2, #0]
 8000f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f72:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000f74:	f7ff fd3e 	bl	80009f4 <HAL_GetTick>
 8000f78:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f7a:	4b10      	ldr	r3, [pc, #64]	@ (8000fbc <HAL_RCC_OscConfig+0x29c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000f82:	d1ce      	bne.n	8000f22 <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f84:	f7ff fd36 	bl	80009f4 <HAL_GetTick>
 8000f88:	1b80      	subs	r0, r0, r6
 8000f8a:	2802      	cmp	r0, #2
 8000f8c:	d9f5      	bls.n	8000f7a <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8000f8e:	2003      	movs	r0, #3
 8000f90:	e0b0      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f92:	4a08      	ldr	r2, [pc, #32]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000f94:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000f96:	f043 0301 	orr.w	r3, r3, #1
 8000f9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f9c:	e7cf      	b.n	8000f3e <HAL_RCC_OscConfig+0x21e>
 8000f9e:	4b05      	ldr	r3, [pc, #20]	@ (8000fb4 <HAL_RCC_OscConfig+0x294>)
 8000fa0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000fa2:	f042 0204 	orr.w	r2, r2, #4
 8000fa6:	671a      	str	r2, [r3, #112]	@ 0x70
 8000fa8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000faa:	f042 0201 	orr.w	r2, r2, #1
 8000fae:	671a      	str	r2, [r3, #112]	@ 0x70
 8000fb0:	e7c5      	b.n	8000f3e <HAL_RCC_OscConfig+0x21e>
 8000fb2:	bf00      	nop
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	42470000 	.word	0x42470000
 8000fbc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc0:	f7ff fd18 	bl	80009f4 <HAL_GetTick>
 8000fc4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fc6:	4b52      	ldr	r3, [pc, #328]	@ (8001110 <HAL_RCC_OscConfig+0x3f0>)
 8000fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fca:	f013 0f02 	tst.w	r3, #2
 8000fce:	d008      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fd0:	f7ff fd10 	bl	80009f4 <HAL_GetTick>
 8000fd4:	1b80      	subs	r0, r0, r6
 8000fd6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000fda:	4298      	cmp	r0, r3
 8000fdc:	d9f3      	bls.n	8000fc6 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8000fde:	2003      	movs	r0, #3
 8000fe0:	e088      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000fe2:	b9ed      	cbnz	r5, 8001020 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fe4:	69a3      	ldr	r3, [r4, #24]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f000 8083 	beq.w	80010f2 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000fec:	4a48      	ldr	r2, [pc, #288]	@ (8001110 <HAL_RCC_OscConfig+0x3f0>)
 8000fee:	6892      	ldr	r2, [r2, #8]
 8000ff0:	f002 020c 	and.w	r2, r2, #12
 8000ff4:	2a08      	cmp	r2, #8
 8000ff6:	d051      	beq.n	800109c <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d017      	beq.n	800102c <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ffc:	4b45      	ldr	r3, [pc, #276]	@ (8001114 <HAL_RCC_OscConfig+0x3f4>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001002:	f7ff fcf7 	bl	80009f4 <HAL_GetTick>
 8001006:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001008:	4b41      	ldr	r3, [pc, #260]	@ (8001110 <HAL_RCC_OscConfig+0x3f0>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001010:	d042      	beq.n	8001098 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001012:	f7ff fcef 	bl	80009f4 <HAL_GetTick>
 8001016:	1b00      	subs	r0, r0, r4
 8001018:	2802      	cmp	r0, #2
 800101a:	d9f5      	bls.n	8001008 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800101c:	2003      	movs	r0, #3
 800101e:	e069      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001020:	4a3b      	ldr	r2, [pc, #236]	@ (8001110 <HAL_RCC_OscConfig+0x3f0>)
 8001022:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001024:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001028:	6413      	str	r3, [r2, #64]	@ 0x40
 800102a:	e7db      	b.n	8000fe4 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 800102c:	4b39      	ldr	r3, [pc, #228]	@ (8001114 <HAL_RCC_OscConfig+0x3f4>)
 800102e:	2200      	movs	r2, #0
 8001030:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001032:	f7ff fcdf 	bl	80009f4 <HAL_GetTick>
 8001036:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001038:	4b35      	ldr	r3, [pc, #212]	@ (8001110 <HAL_RCC_OscConfig+0x3f0>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001040:	d006      	beq.n	8001050 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001042:	f7ff fcd7 	bl	80009f4 <HAL_GetTick>
 8001046:	1b40      	subs	r0, r0, r5
 8001048:	2802      	cmp	r0, #2
 800104a:	d9f5      	bls.n	8001038 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 800104c:	2003      	movs	r0, #3
 800104e:	e051      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001050:	69e3      	ldr	r3, [r4, #28]
 8001052:	6a22      	ldr	r2, [r4, #32]
 8001054:	4313      	orrs	r3, r2
 8001056:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001058:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800105c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800105e:	0852      	lsrs	r2, r2, #1
 8001060:	3a01      	subs	r2, #1
 8001062:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001066:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001068:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800106c:	4a28      	ldr	r2, [pc, #160]	@ (8001110 <HAL_RCC_OscConfig+0x3f0>)
 800106e:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001070:	4b28      	ldr	r3, [pc, #160]	@ (8001114 <HAL_RCC_OscConfig+0x3f4>)
 8001072:	2201      	movs	r2, #1
 8001074:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001076:	f7ff fcbd 	bl	80009f4 <HAL_GetTick>
 800107a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800107c:	4b24      	ldr	r3, [pc, #144]	@ (8001110 <HAL_RCC_OscConfig+0x3f0>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001084:	d106      	bne.n	8001094 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001086:	f7ff fcb5 	bl	80009f4 <HAL_GetTick>
 800108a:	1b00      	subs	r0, r0, r4
 800108c:	2802      	cmp	r0, #2
 800108e:	d9f5      	bls.n	800107c <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8001090:	2003      	movs	r0, #3
 8001092:	e02f      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001094:	2000      	movs	r0, #0
 8001096:	e02d      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
 8001098:	2000      	movs	r0, #0
 800109a:	e02b      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800109c:	2b01      	cmp	r3, #1
 800109e:	d02b      	beq.n	80010f8 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 80010a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001110 <HAL_RCC_OscConfig+0x3f0>)
 80010a2:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010a4:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 80010a8:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010aa:	4291      	cmp	r1, r2
 80010ac:	d126      	bne.n	80010fc <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80010b2:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010b4:	428a      	cmp	r2, r1
 80010b6:	d123      	bne.n	8001100 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80010b8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010ba:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80010be:	401a      	ands	r2, r3
 80010c0:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80010c4:	d11e      	bne.n	8001104 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80010c6:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80010ca:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80010cc:	0852      	lsrs	r2, r2, #1
 80010ce:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80010d0:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80010d4:	d118      	bne.n	8001108 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80010d6:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 80010da:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80010dc:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80010e0:	d114      	bne.n	800110c <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 80010e2:	2000      	movs	r0, #0
 80010e4:	e006      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 80010e6:	2001      	movs	r0, #1
}
 80010e8:	4770      	bx	lr
        return HAL_ERROR;
 80010ea:	2001      	movs	r0, #1
 80010ec:	e002      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 80010ee:	2001      	movs	r0, #1
 80010f0:	e000      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 80010f2:	2000      	movs	r0, #0
}
 80010f4:	b002      	add	sp, #8
 80010f6:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80010f8:	2001      	movs	r0, #1
 80010fa:	e7fb      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 80010fc:	2001      	movs	r0, #1
 80010fe:	e7f9      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
 8001100:	2001      	movs	r0, #1
 8001102:	e7f7      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
 8001104:	2001      	movs	r0, #1
 8001106:	e7f5      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
 8001108:	2001      	movs	r0, #1
 800110a:	e7f3      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
 800110c:	2001      	movs	r0, #1
 800110e:	e7f1      	b.n	80010f4 <HAL_RCC_OscConfig+0x3d4>
 8001110:	40023800 	.word	0x40023800
 8001114:	42470000 	.word	0x42470000

08001118 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001118:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800111a:	4b33      	ldr	r3, [pc, #204]	@ (80011e8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	f003 030c 	and.w	r3, r3, #12
 8001122:	2b04      	cmp	r3, #4
 8001124:	d05b      	beq.n	80011de <HAL_RCC_GetSysClockFreq+0xc6>
 8001126:	2b08      	cmp	r3, #8
 8001128:	d15b      	bne.n	80011e2 <HAL_RCC_GetSysClockFreq+0xca>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800112a:	4b2f      	ldr	r3, [pc, #188]	@ (80011e8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800112c:	685a      	ldr	r2, [r3, #4]
 800112e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001138:	d02c      	beq.n	8001194 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800113a:	4b2b      	ldr	r3, [pc, #172]	@ (80011e8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800113c:	6858      	ldr	r0, [r3, #4]
 800113e:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001142:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001146:	ebbc 0c00 	subs.w	ip, ip, r0
 800114a:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800114e:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001152:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001156:	ea4f 118c 	mov.w	r1, ip, lsl #6
 800115a:	ebb1 010c 	subs.w	r1, r1, ip
 800115e:	eb63 030e 	sbc.w	r3, r3, lr
 8001162:	00db      	lsls	r3, r3, #3
 8001164:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001168:	00c9      	lsls	r1, r1, #3
 800116a:	eb11 0c00 	adds.w	ip, r1, r0
 800116e:	f143 0300 	adc.w	r3, r3, #0
 8001172:	0259      	lsls	r1, r3, #9
 8001174:	2300      	movs	r3, #0
 8001176:	ea4f 204c 	mov.w	r0, ip, lsl #9
 800117a:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 800117e:	f7ff f877 	bl	8000270 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001182:	4b19      	ldr	r3, [pc, #100]	@ (80011e8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800118a:	3301      	adds	r3, #1
 800118c:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800118e:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001192:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001194:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001196:	6858      	ldr	r0, [r3, #4]
 8001198:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800119c:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80011a0:	ebbc 0c00 	subs.w	ip, ip, r0
 80011a4:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80011a8:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80011ac:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80011b0:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80011b4:	ebb1 010c 	subs.w	r1, r1, ip
 80011b8:	eb63 030e 	sbc.w	r3, r3, lr
 80011bc:	00db      	lsls	r3, r3, #3
 80011be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80011c2:	00c9      	lsls	r1, r1, #3
 80011c4:	eb11 0c00 	adds.w	ip, r1, r0
 80011c8:	f143 0300 	adc.w	r3, r3, #0
 80011cc:	0299      	lsls	r1, r3, #10
 80011ce:	2300      	movs	r3, #0
 80011d0:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80011d4:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80011d8:	f7ff f84a 	bl	8000270 <__aeabi_uldivmod>
 80011dc:	e7d1      	b.n	8001182 <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 80011de:	4803      	ldr	r0, [pc, #12]	@ (80011ec <HAL_RCC_GetSysClockFreq+0xd4>)
 80011e0:	e7d7      	b.n	8001192 <HAL_RCC_GetSysClockFreq+0x7a>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011e2:	4803      	ldr	r0, [pc, #12]	@ (80011f0 <HAL_RCC_GetSysClockFreq+0xd8>)
  return sysclockfreq;
 80011e4:	e7d5      	b.n	8001192 <HAL_RCC_GetSysClockFreq+0x7a>
 80011e6:	bf00      	nop
 80011e8:	40023800 	.word	0x40023800
 80011ec:	007a1200 	.word	0x007a1200
 80011f0:	00f42400 	.word	0x00f42400

080011f4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80011f4:	2800      	cmp	r0, #0
 80011f6:	f000 809b 	beq.w	8001330 <HAL_RCC_ClockConfig+0x13c>
{
 80011fa:	b570      	push	{r4, r5, r6, lr}
 80011fc:	460d      	mov	r5, r1
 80011fe:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001200:	4b4f      	ldr	r3, [pc, #316]	@ (8001340 <HAL_RCC_ClockConfig+0x14c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0307 	and.w	r3, r3, #7
 8001208:	428b      	cmp	r3, r1
 800120a:	d208      	bcs.n	800121e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800120c:	b2cb      	uxtb	r3, r1
 800120e:	4a4c      	ldr	r2, [pc, #304]	@ (8001340 <HAL_RCC_ClockConfig+0x14c>)
 8001210:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001212:	6813      	ldr	r3, [r2, #0]
 8001214:	f003 0307 	and.w	r3, r3, #7
 8001218:	428b      	cmp	r3, r1
 800121a:	f040 808b 	bne.w	8001334 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800121e:	6823      	ldr	r3, [r4, #0]
 8001220:	f013 0f02 	tst.w	r3, #2
 8001224:	d017      	beq.n	8001256 <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001226:	f013 0f04 	tst.w	r3, #4
 800122a:	d004      	beq.n	8001236 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800122c:	4a45      	ldr	r2, [pc, #276]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 800122e:	6893      	ldr	r3, [r2, #8]
 8001230:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001234:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001236:	6823      	ldr	r3, [r4, #0]
 8001238:	f013 0f08 	tst.w	r3, #8
 800123c:	d004      	beq.n	8001248 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800123e:	4a41      	ldr	r2, [pc, #260]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 8001240:	6893      	ldr	r3, [r2, #8]
 8001242:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001246:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001248:	4a3e      	ldr	r2, [pc, #248]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 800124a:	6893      	ldr	r3, [r2, #8]
 800124c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001250:	68a1      	ldr	r1, [r4, #8]
 8001252:	430b      	orrs	r3, r1
 8001254:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001256:	6823      	ldr	r3, [r4, #0]
 8001258:	f013 0f01 	tst.w	r3, #1
 800125c:	d032      	beq.n	80012c4 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800125e:	6863      	ldr	r3, [r4, #4]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d021      	beq.n	80012a8 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001264:	1e9a      	subs	r2, r3, #2
 8001266:	2a01      	cmp	r2, #1
 8001268:	d925      	bls.n	80012b6 <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800126a:	4a36      	ldr	r2, [pc, #216]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 800126c:	6812      	ldr	r2, [r2, #0]
 800126e:	f012 0f02 	tst.w	r2, #2
 8001272:	d061      	beq.n	8001338 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001274:	4933      	ldr	r1, [pc, #204]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 8001276:	688a      	ldr	r2, [r1, #8]
 8001278:	f022 0203 	bic.w	r2, r2, #3
 800127c:	4313      	orrs	r3, r2
 800127e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001280:	f7ff fbb8 	bl	80009f4 <HAL_GetTick>
 8001284:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001286:	4b2f      	ldr	r3, [pc, #188]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 030c 	and.w	r3, r3, #12
 800128e:	6862      	ldr	r2, [r4, #4]
 8001290:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001294:	d016      	beq.n	80012c4 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001296:	f7ff fbad 	bl	80009f4 <HAL_GetTick>
 800129a:	1b80      	subs	r0, r0, r6
 800129c:	f241 3388 	movw	r3, #5000	@ 0x1388
 80012a0:	4298      	cmp	r0, r3
 80012a2:	d9f0      	bls.n	8001286 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 80012a4:	2003      	movs	r0, #3
 80012a6:	e042      	b.n	800132e <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a8:	4a26      	ldr	r2, [pc, #152]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 80012aa:	6812      	ldr	r2, [r2, #0]
 80012ac:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80012b0:	d1e0      	bne.n	8001274 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80012b2:	2001      	movs	r0, #1
 80012b4:	e03b      	b.n	800132e <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012b6:	4a23      	ldr	r2, [pc, #140]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 80012b8:	6812      	ldr	r2, [r2, #0]
 80012ba:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80012be:	d1d9      	bne.n	8001274 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80012c0:	2001      	movs	r0, #1
 80012c2:	e034      	b.n	800132e <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001340 <HAL_RCC_ClockConfig+0x14c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 0307 	and.w	r3, r3, #7
 80012cc:	42ab      	cmp	r3, r5
 80012ce:	d907      	bls.n	80012e0 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d0:	b2ea      	uxtb	r2, r5
 80012d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001340 <HAL_RCC_ClockConfig+0x14c>)
 80012d4:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0307 	and.w	r3, r3, #7
 80012dc:	42ab      	cmp	r3, r5
 80012de:	d12d      	bne.n	800133c <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012e0:	6823      	ldr	r3, [r4, #0]
 80012e2:	f013 0f04 	tst.w	r3, #4
 80012e6:	d006      	beq.n	80012f6 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012e8:	4a16      	ldr	r2, [pc, #88]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 80012ea:	6893      	ldr	r3, [r2, #8]
 80012ec:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80012f0:	68e1      	ldr	r1, [r4, #12]
 80012f2:	430b      	orrs	r3, r1
 80012f4:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012f6:	6823      	ldr	r3, [r4, #0]
 80012f8:	f013 0f08 	tst.w	r3, #8
 80012fc:	d007      	beq.n	800130e <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012fe:	4a11      	ldr	r2, [pc, #68]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 8001300:	6893      	ldr	r3, [r2, #8]
 8001302:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001306:	6921      	ldr	r1, [r4, #16]
 8001308:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800130c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800130e:	f7ff ff03 	bl	8001118 <HAL_RCC_GetSysClockFreq>
 8001312:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <HAL_RCC_ClockConfig+0x150>)
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800131a:	4a0b      	ldr	r2, [pc, #44]	@ (8001348 <HAL_RCC_ClockConfig+0x154>)
 800131c:	5cd3      	ldrb	r3, [r2, r3]
 800131e:	40d8      	lsrs	r0, r3
 8001320:	4b0a      	ldr	r3, [pc, #40]	@ (800134c <HAL_RCC_ClockConfig+0x158>)
 8001322:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001324:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <HAL_RCC_ClockConfig+0x15c>)
 8001326:	6818      	ldr	r0, [r3, #0]
 8001328:	f7ff fb18 	bl	800095c <HAL_InitTick>
  return HAL_OK;
 800132c:	2000      	movs	r0, #0
}
 800132e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001330:	2001      	movs	r0, #1
}
 8001332:	4770      	bx	lr
      return HAL_ERROR;
 8001334:	2001      	movs	r0, #1
 8001336:	e7fa      	b.n	800132e <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8001338:	2001      	movs	r0, #1
 800133a:	e7f8      	b.n	800132e <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 800133c:	2001      	movs	r0, #1
 800133e:	e7f6      	b.n	800132e <HAL_RCC_ClockConfig+0x13a>
 8001340:	40023c00 	.word	0x40023c00
 8001344:	40023800 	.word	0x40023800
 8001348:	080022d4 	.word	0x080022d4
 800134c:	20000008 	.word	0x20000008
 8001350:	20000010 	.word	0x20000010

08001354 <std>:
 8001354:	2300      	movs	r3, #0
 8001356:	b510      	push	{r4, lr}
 8001358:	4604      	mov	r4, r0
 800135a:	e9c0 3300 	strd	r3, r3, [r0]
 800135e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001362:	6083      	str	r3, [r0, #8]
 8001364:	8181      	strh	r1, [r0, #12]
 8001366:	6643      	str	r3, [r0, #100]	@ 0x64
 8001368:	81c2      	strh	r2, [r0, #14]
 800136a:	6183      	str	r3, [r0, #24]
 800136c:	4619      	mov	r1, r3
 800136e:	2208      	movs	r2, #8
 8001370:	305c      	adds	r0, #92	@ 0x5c
 8001372:	f000 f921 	bl	80015b8 <memset>
 8001376:	4b0d      	ldr	r3, [pc, #52]	@ (80013ac <std+0x58>)
 8001378:	6263      	str	r3, [r4, #36]	@ 0x24
 800137a:	4b0d      	ldr	r3, [pc, #52]	@ (80013b0 <std+0x5c>)
 800137c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800137e:	4b0d      	ldr	r3, [pc, #52]	@ (80013b4 <std+0x60>)
 8001380:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001382:	4b0d      	ldr	r3, [pc, #52]	@ (80013b8 <std+0x64>)
 8001384:	6323      	str	r3, [r4, #48]	@ 0x30
 8001386:	4b0d      	ldr	r3, [pc, #52]	@ (80013bc <std+0x68>)
 8001388:	6224      	str	r4, [r4, #32]
 800138a:	429c      	cmp	r4, r3
 800138c:	d006      	beq.n	800139c <std+0x48>
 800138e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001392:	4294      	cmp	r4, r2
 8001394:	d002      	beq.n	800139c <std+0x48>
 8001396:	33d0      	adds	r3, #208	@ 0xd0
 8001398:	429c      	cmp	r4, r3
 800139a:	d105      	bne.n	80013a8 <std+0x54>
 800139c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80013a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80013a4:	f000 b93a 	b.w	800161c <__retarget_lock_init_recursive>
 80013a8:	bd10      	pop	{r4, pc}
 80013aa:	bf00      	nop
 80013ac:	08001e71 	.word	0x08001e71
 80013b0:	08001e93 	.word	0x08001e93
 80013b4:	08001ecb 	.word	0x08001ecb
 80013b8:	08001eef 	.word	0x08001eef
 80013bc:	20000098 	.word	0x20000098

080013c0 <stdio_exit_handler>:
 80013c0:	4a02      	ldr	r2, [pc, #8]	@ (80013cc <stdio_exit_handler+0xc>)
 80013c2:	4903      	ldr	r1, [pc, #12]	@ (80013d0 <stdio_exit_handler+0x10>)
 80013c4:	4803      	ldr	r0, [pc, #12]	@ (80013d4 <stdio_exit_handler+0x14>)
 80013c6:	f000 b869 	b.w	800149c <_fwalk_sglue>
 80013ca:	bf00      	nop
 80013cc:	20000014 	.word	0x20000014
 80013d0:	08001e09 	.word	0x08001e09
 80013d4:	20000024 	.word	0x20000024

080013d8 <cleanup_stdio>:
 80013d8:	6841      	ldr	r1, [r0, #4]
 80013da:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <cleanup_stdio+0x34>)
 80013dc:	4299      	cmp	r1, r3
 80013de:	b510      	push	{r4, lr}
 80013e0:	4604      	mov	r4, r0
 80013e2:	d001      	beq.n	80013e8 <cleanup_stdio+0x10>
 80013e4:	f000 fd10 	bl	8001e08 <_fflush_r>
 80013e8:	68a1      	ldr	r1, [r4, #8]
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <cleanup_stdio+0x38>)
 80013ec:	4299      	cmp	r1, r3
 80013ee:	d002      	beq.n	80013f6 <cleanup_stdio+0x1e>
 80013f0:	4620      	mov	r0, r4
 80013f2:	f000 fd09 	bl	8001e08 <_fflush_r>
 80013f6:	68e1      	ldr	r1, [r4, #12]
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <cleanup_stdio+0x3c>)
 80013fa:	4299      	cmp	r1, r3
 80013fc:	d004      	beq.n	8001408 <cleanup_stdio+0x30>
 80013fe:	4620      	mov	r0, r4
 8001400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001404:	f000 bd00 	b.w	8001e08 <_fflush_r>
 8001408:	bd10      	pop	{r4, pc}
 800140a:	bf00      	nop
 800140c:	20000098 	.word	0x20000098
 8001410:	20000100 	.word	0x20000100
 8001414:	20000168 	.word	0x20000168

08001418 <global_stdio_init.part.0>:
 8001418:	b510      	push	{r4, lr}
 800141a:	4b0b      	ldr	r3, [pc, #44]	@ (8001448 <global_stdio_init.part.0+0x30>)
 800141c:	4c0b      	ldr	r4, [pc, #44]	@ (800144c <global_stdio_init.part.0+0x34>)
 800141e:	4a0c      	ldr	r2, [pc, #48]	@ (8001450 <global_stdio_init.part.0+0x38>)
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	4620      	mov	r0, r4
 8001424:	2200      	movs	r2, #0
 8001426:	2104      	movs	r1, #4
 8001428:	f7ff ff94 	bl	8001354 <std>
 800142c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001430:	2201      	movs	r2, #1
 8001432:	2109      	movs	r1, #9
 8001434:	f7ff ff8e 	bl	8001354 <std>
 8001438:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800143c:	2202      	movs	r2, #2
 800143e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001442:	2112      	movs	r1, #18
 8001444:	f7ff bf86 	b.w	8001354 <std>
 8001448:	200001d0 	.word	0x200001d0
 800144c:	20000098 	.word	0x20000098
 8001450:	080013c1 	.word	0x080013c1

08001454 <__sfp_lock_acquire>:
 8001454:	4801      	ldr	r0, [pc, #4]	@ (800145c <__sfp_lock_acquire+0x8>)
 8001456:	f000 b8e2 	b.w	800161e <__retarget_lock_acquire_recursive>
 800145a:	bf00      	nop
 800145c:	200001d5 	.word	0x200001d5

08001460 <__sfp_lock_release>:
 8001460:	4801      	ldr	r0, [pc, #4]	@ (8001468 <__sfp_lock_release+0x8>)
 8001462:	f000 b8dd 	b.w	8001620 <__retarget_lock_release_recursive>
 8001466:	bf00      	nop
 8001468:	200001d5 	.word	0x200001d5

0800146c <__sinit>:
 800146c:	b510      	push	{r4, lr}
 800146e:	4604      	mov	r4, r0
 8001470:	f7ff fff0 	bl	8001454 <__sfp_lock_acquire>
 8001474:	6a23      	ldr	r3, [r4, #32]
 8001476:	b11b      	cbz	r3, 8001480 <__sinit+0x14>
 8001478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800147c:	f7ff bff0 	b.w	8001460 <__sfp_lock_release>
 8001480:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <__sinit+0x28>)
 8001482:	6223      	str	r3, [r4, #32]
 8001484:	4b04      	ldr	r3, [pc, #16]	@ (8001498 <__sinit+0x2c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d1f5      	bne.n	8001478 <__sinit+0xc>
 800148c:	f7ff ffc4 	bl	8001418 <global_stdio_init.part.0>
 8001490:	e7f2      	b.n	8001478 <__sinit+0xc>
 8001492:	bf00      	nop
 8001494:	080013d9 	.word	0x080013d9
 8001498:	200001d0 	.word	0x200001d0

0800149c <_fwalk_sglue>:
 800149c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80014a0:	4607      	mov	r7, r0
 80014a2:	4688      	mov	r8, r1
 80014a4:	4614      	mov	r4, r2
 80014a6:	2600      	movs	r6, #0
 80014a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80014ac:	f1b9 0901 	subs.w	r9, r9, #1
 80014b0:	d505      	bpl.n	80014be <_fwalk_sglue+0x22>
 80014b2:	6824      	ldr	r4, [r4, #0]
 80014b4:	2c00      	cmp	r4, #0
 80014b6:	d1f7      	bne.n	80014a8 <_fwalk_sglue+0xc>
 80014b8:	4630      	mov	r0, r6
 80014ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80014be:	89ab      	ldrh	r3, [r5, #12]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d907      	bls.n	80014d4 <_fwalk_sglue+0x38>
 80014c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80014c8:	3301      	adds	r3, #1
 80014ca:	d003      	beq.n	80014d4 <_fwalk_sglue+0x38>
 80014cc:	4629      	mov	r1, r5
 80014ce:	4638      	mov	r0, r7
 80014d0:	47c0      	blx	r8
 80014d2:	4306      	orrs	r6, r0
 80014d4:	3568      	adds	r5, #104	@ 0x68
 80014d6:	e7e9      	b.n	80014ac <_fwalk_sglue+0x10>

080014d8 <iprintf>:
 80014d8:	b40f      	push	{r0, r1, r2, r3}
 80014da:	b507      	push	{r0, r1, r2, lr}
 80014dc:	4906      	ldr	r1, [pc, #24]	@ (80014f8 <iprintf+0x20>)
 80014de:	ab04      	add	r3, sp, #16
 80014e0:	6808      	ldr	r0, [r1, #0]
 80014e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80014e6:	6881      	ldr	r1, [r0, #8]
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	f000 f8c3 	bl	8001674 <_vfiprintf_r>
 80014ee:	b003      	add	sp, #12
 80014f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80014f4:	b004      	add	sp, #16
 80014f6:	4770      	bx	lr
 80014f8:	20000020 	.word	0x20000020

080014fc <_puts_r>:
 80014fc:	6a03      	ldr	r3, [r0, #32]
 80014fe:	b570      	push	{r4, r5, r6, lr}
 8001500:	6884      	ldr	r4, [r0, #8]
 8001502:	4605      	mov	r5, r0
 8001504:	460e      	mov	r6, r1
 8001506:	b90b      	cbnz	r3, 800150c <_puts_r+0x10>
 8001508:	f7ff ffb0 	bl	800146c <__sinit>
 800150c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800150e:	07db      	lsls	r3, r3, #31
 8001510:	d405      	bmi.n	800151e <_puts_r+0x22>
 8001512:	89a3      	ldrh	r3, [r4, #12]
 8001514:	0598      	lsls	r0, r3, #22
 8001516:	d402      	bmi.n	800151e <_puts_r+0x22>
 8001518:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800151a:	f000 f880 	bl	800161e <__retarget_lock_acquire_recursive>
 800151e:	89a3      	ldrh	r3, [r4, #12]
 8001520:	0719      	lsls	r1, r3, #28
 8001522:	d502      	bpl.n	800152a <_puts_r+0x2e>
 8001524:	6923      	ldr	r3, [r4, #16]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d135      	bne.n	8001596 <_puts_r+0x9a>
 800152a:	4621      	mov	r1, r4
 800152c:	4628      	mov	r0, r5
 800152e:	f000 fd21 	bl	8001f74 <__swsetup_r>
 8001532:	b380      	cbz	r0, 8001596 <_puts_r+0x9a>
 8001534:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001538:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800153a:	07da      	lsls	r2, r3, #31
 800153c:	d405      	bmi.n	800154a <_puts_r+0x4e>
 800153e:	89a3      	ldrh	r3, [r4, #12]
 8001540:	059b      	lsls	r3, r3, #22
 8001542:	d402      	bmi.n	800154a <_puts_r+0x4e>
 8001544:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001546:	f000 f86b 	bl	8001620 <__retarget_lock_release_recursive>
 800154a:	4628      	mov	r0, r5
 800154c:	bd70      	pop	{r4, r5, r6, pc}
 800154e:	2b00      	cmp	r3, #0
 8001550:	da04      	bge.n	800155c <_puts_r+0x60>
 8001552:	69a2      	ldr	r2, [r4, #24]
 8001554:	429a      	cmp	r2, r3
 8001556:	dc17      	bgt.n	8001588 <_puts_r+0x8c>
 8001558:	290a      	cmp	r1, #10
 800155a:	d015      	beq.n	8001588 <_puts_r+0x8c>
 800155c:	6823      	ldr	r3, [r4, #0]
 800155e:	1c5a      	adds	r2, r3, #1
 8001560:	6022      	str	r2, [r4, #0]
 8001562:	7019      	strb	r1, [r3, #0]
 8001564:	68a3      	ldr	r3, [r4, #8]
 8001566:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800156a:	3b01      	subs	r3, #1
 800156c:	60a3      	str	r3, [r4, #8]
 800156e:	2900      	cmp	r1, #0
 8001570:	d1ed      	bne.n	800154e <_puts_r+0x52>
 8001572:	2b00      	cmp	r3, #0
 8001574:	da11      	bge.n	800159a <_puts_r+0x9e>
 8001576:	4622      	mov	r2, r4
 8001578:	210a      	movs	r1, #10
 800157a:	4628      	mov	r0, r5
 800157c:	f000 fcbb 	bl	8001ef6 <__swbuf_r>
 8001580:	3001      	adds	r0, #1
 8001582:	d0d7      	beq.n	8001534 <_puts_r+0x38>
 8001584:	250a      	movs	r5, #10
 8001586:	e7d7      	b.n	8001538 <_puts_r+0x3c>
 8001588:	4622      	mov	r2, r4
 800158a:	4628      	mov	r0, r5
 800158c:	f000 fcb3 	bl	8001ef6 <__swbuf_r>
 8001590:	3001      	adds	r0, #1
 8001592:	d1e7      	bne.n	8001564 <_puts_r+0x68>
 8001594:	e7ce      	b.n	8001534 <_puts_r+0x38>
 8001596:	3e01      	subs	r6, #1
 8001598:	e7e4      	b.n	8001564 <_puts_r+0x68>
 800159a:	6823      	ldr	r3, [r4, #0]
 800159c:	1c5a      	adds	r2, r3, #1
 800159e:	6022      	str	r2, [r4, #0]
 80015a0:	220a      	movs	r2, #10
 80015a2:	701a      	strb	r2, [r3, #0]
 80015a4:	e7ee      	b.n	8001584 <_puts_r+0x88>
	...

080015a8 <puts>:
 80015a8:	4b02      	ldr	r3, [pc, #8]	@ (80015b4 <puts+0xc>)
 80015aa:	4601      	mov	r1, r0
 80015ac:	6818      	ldr	r0, [r3, #0]
 80015ae:	f7ff bfa5 	b.w	80014fc <_puts_r>
 80015b2:	bf00      	nop
 80015b4:	20000020 	.word	0x20000020

080015b8 <memset>:
 80015b8:	4402      	add	r2, r0
 80015ba:	4603      	mov	r3, r0
 80015bc:	4293      	cmp	r3, r2
 80015be:	d100      	bne.n	80015c2 <memset+0xa>
 80015c0:	4770      	bx	lr
 80015c2:	f803 1b01 	strb.w	r1, [r3], #1
 80015c6:	e7f9      	b.n	80015bc <memset+0x4>

080015c8 <__errno>:
 80015c8:	4b01      	ldr	r3, [pc, #4]	@ (80015d0 <__errno+0x8>)
 80015ca:	6818      	ldr	r0, [r3, #0]
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	20000020 	.word	0x20000020

080015d4 <__libc_init_array>:
 80015d4:	b570      	push	{r4, r5, r6, lr}
 80015d6:	4d0d      	ldr	r5, [pc, #52]	@ (800160c <__libc_init_array+0x38>)
 80015d8:	4c0d      	ldr	r4, [pc, #52]	@ (8001610 <__libc_init_array+0x3c>)
 80015da:	1b64      	subs	r4, r4, r5
 80015dc:	10a4      	asrs	r4, r4, #2
 80015de:	2600      	movs	r6, #0
 80015e0:	42a6      	cmp	r6, r4
 80015e2:	d109      	bne.n	80015f8 <__libc_init_array+0x24>
 80015e4:	4d0b      	ldr	r5, [pc, #44]	@ (8001614 <__libc_init_array+0x40>)
 80015e6:	4c0c      	ldr	r4, [pc, #48]	@ (8001618 <__libc_init_array+0x44>)
 80015e8:	f000 fe3e 	bl	8002268 <_init>
 80015ec:	1b64      	subs	r4, r4, r5
 80015ee:	10a4      	asrs	r4, r4, #2
 80015f0:	2600      	movs	r6, #0
 80015f2:	42a6      	cmp	r6, r4
 80015f4:	d105      	bne.n	8001602 <__libc_init_array+0x2e>
 80015f6:	bd70      	pop	{r4, r5, r6, pc}
 80015f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80015fc:	4798      	blx	r3
 80015fe:	3601      	adds	r6, #1
 8001600:	e7ee      	b.n	80015e0 <__libc_init_array+0xc>
 8001602:	f855 3b04 	ldr.w	r3, [r5], #4
 8001606:	4798      	blx	r3
 8001608:	3601      	adds	r6, #1
 800160a:	e7f2      	b.n	80015f2 <__libc_init_array+0x1e>
 800160c:	08002320 	.word	0x08002320
 8001610:	08002320 	.word	0x08002320
 8001614:	08002320 	.word	0x08002320
 8001618:	08002324 	.word	0x08002324

0800161c <__retarget_lock_init_recursive>:
 800161c:	4770      	bx	lr

0800161e <__retarget_lock_acquire_recursive>:
 800161e:	4770      	bx	lr

08001620 <__retarget_lock_release_recursive>:
 8001620:	4770      	bx	lr

08001622 <__sfputc_r>:
 8001622:	6893      	ldr	r3, [r2, #8]
 8001624:	3b01      	subs	r3, #1
 8001626:	2b00      	cmp	r3, #0
 8001628:	b410      	push	{r4}
 800162a:	6093      	str	r3, [r2, #8]
 800162c:	da08      	bge.n	8001640 <__sfputc_r+0x1e>
 800162e:	6994      	ldr	r4, [r2, #24]
 8001630:	42a3      	cmp	r3, r4
 8001632:	db01      	blt.n	8001638 <__sfputc_r+0x16>
 8001634:	290a      	cmp	r1, #10
 8001636:	d103      	bne.n	8001640 <__sfputc_r+0x1e>
 8001638:	f85d 4b04 	ldr.w	r4, [sp], #4
 800163c:	f000 bc5b 	b.w	8001ef6 <__swbuf_r>
 8001640:	6813      	ldr	r3, [r2, #0]
 8001642:	1c58      	adds	r0, r3, #1
 8001644:	6010      	str	r0, [r2, #0]
 8001646:	7019      	strb	r1, [r3, #0]
 8001648:	4608      	mov	r0, r1
 800164a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800164e:	4770      	bx	lr

08001650 <__sfputs_r>:
 8001650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001652:	4606      	mov	r6, r0
 8001654:	460f      	mov	r7, r1
 8001656:	4614      	mov	r4, r2
 8001658:	18d5      	adds	r5, r2, r3
 800165a:	42ac      	cmp	r4, r5
 800165c:	d101      	bne.n	8001662 <__sfputs_r+0x12>
 800165e:	2000      	movs	r0, #0
 8001660:	e007      	b.n	8001672 <__sfputs_r+0x22>
 8001662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001666:	463a      	mov	r2, r7
 8001668:	4630      	mov	r0, r6
 800166a:	f7ff ffda 	bl	8001622 <__sfputc_r>
 800166e:	1c43      	adds	r3, r0, #1
 8001670:	d1f3      	bne.n	800165a <__sfputs_r+0xa>
 8001672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001674 <_vfiprintf_r>:
 8001674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001678:	460d      	mov	r5, r1
 800167a:	b09d      	sub	sp, #116	@ 0x74
 800167c:	4614      	mov	r4, r2
 800167e:	4698      	mov	r8, r3
 8001680:	4606      	mov	r6, r0
 8001682:	b118      	cbz	r0, 800168c <_vfiprintf_r+0x18>
 8001684:	6a03      	ldr	r3, [r0, #32]
 8001686:	b90b      	cbnz	r3, 800168c <_vfiprintf_r+0x18>
 8001688:	f7ff fef0 	bl	800146c <__sinit>
 800168c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800168e:	07d9      	lsls	r1, r3, #31
 8001690:	d405      	bmi.n	800169e <_vfiprintf_r+0x2a>
 8001692:	89ab      	ldrh	r3, [r5, #12]
 8001694:	059a      	lsls	r2, r3, #22
 8001696:	d402      	bmi.n	800169e <_vfiprintf_r+0x2a>
 8001698:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800169a:	f7ff ffc0 	bl	800161e <__retarget_lock_acquire_recursive>
 800169e:	89ab      	ldrh	r3, [r5, #12]
 80016a0:	071b      	lsls	r3, r3, #28
 80016a2:	d501      	bpl.n	80016a8 <_vfiprintf_r+0x34>
 80016a4:	692b      	ldr	r3, [r5, #16]
 80016a6:	b99b      	cbnz	r3, 80016d0 <_vfiprintf_r+0x5c>
 80016a8:	4629      	mov	r1, r5
 80016aa:	4630      	mov	r0, r6
 80016ac:	f000 fc62 	bl	8001f74 <__swsetup_r>
 80016b0:	b170      	cbz	r0, 80016d0 <_vfiprintf_r+0x5c>
 80016b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80016b4:	07dc      	lsls	r4, r3, #31
 80016b6:	d504      	bpl.n	80016c2 <_vfiprintf_r+0x4e>
 80016b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80016bc:	b01d      	add	sp, #116	@ 0x74
 80016be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016c2:	89ab      	ldrh	r3, [r5, #12]
 80016c4:	0598      	lsls	r0, r3, #22
 80016c6:	d4f7      	bmi.n	80016b8 <_vfiprintf_r+0x44>
 80016c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80016ca:	f7ff ffa9 	bl	8001620 <__retarget_lock_release_recursive>
 80016ce:	e7f3      	b.n	80016b8 <_vfiprintf_r+0x44>
 80016d0:	2300      	movs	r3, #0
 80016d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80016d4:	2320      	movs	r3, #32
 80016d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80016da:	f8cd 800c 	str.w	r8, [sp, #12]
 80016de:	2330      	movs	r3, #48	@ 0x30
 80016e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001890 <_vfiprintf_r+0x21c>
 80016e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80016e8:	f04f 0901 	mov.w	r9, #1
 80016ec:	4623      	mov	r3, r4
 80016ee:	469a      	mov	sl, r3
 80016f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80016f4:	b10a      	cbz	r2, 80016fa <_vfiprintf_r+0x86>
 80016f6:	2a25      	cmp	r2, #37	@ 0x25
 80016f8:	d1f9      	bne.n	80016ee <_vfiprintf_r+0x7a>
 80016fa:	ebba 0b04 	subs.w	fp, sl, r4
 80016fe:	d00b      	beq.n	8001718 <_vfiprintf_r+0xa4>
 8001700:	465b      	mov	r3, fp
 8001702:	4622      	mov	r2, r4
 8001704:	4629      	mov	r1, r5
 8001706:	4630      	mov	r0, r6
 8001708:	f7ff ffa2 	bl	8001650 <__sfputs_r>
 800170c:	3001      	adds	r0, #1
 800170e:	f000 80a7 	beq.w	8001860 <_vfiprintf_r+0x1ec>
 8001712:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001714:	445a      	add	r2, fp
 8001716:	9209      	str	r2, [sp, #36]	@ 0x24
 8001718:	f89a 3000 	ldrb.w	r3, [sl]
 800171c:	2b00      	cmp	r3, #0
 800171e:	f000 809f 	beq.w	8001860 <_vfiprintf_r+0x1ec>
 8001722:	2300      	movs	r3, #0
 8001724:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001728:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800172c:	f10a 0a01 	add.w	sl, sl, #1
 8001730:	9304      	str	r3, [sp, #16]
 8001732:	9307      	str	r3, [sp, #28]
 8001734:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001738:	931a      	str	r3, [sp, #104]	@ 0x68
 800173a:	4654      	mov	r4, sl
 800173c:	2205      	movs	r2, #5
 800173e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001742:	4853      	ldr	r0, [pc, #332]	@ (8001890 <_vfiprintf_r+0x21c>)
 8001744:	f7fe fd44 	bl	80001d0 <memchr>
 8001748:	9a04      	ldr	r2, [sp, #16]
 800174a:	b9d8      	cbnz	r0, 8001784 <_vfiprintf_r+0x110>
 800174c:	06d1      	lsls	r1, r2, #27
 800174e:	bf44      	itt	mi
 8001750:	2320      	movmi	r3, #32
 8001752:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001756:	0713      	lsls	r3, r2, #28
 8001758:	bf44      	itt	mi
 800175a:	232b      	movmi	r3, #43	@ 0x2b
 800175c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001760:	f89a 3000 	ldrb.w	r3, [sl]
 8001764:	2b2a      	cmp	r3, #42	@ 0x2a
 8001766:	d015      	beq.n	8001794 <_vfiprintf_r+0x120>
 8001768:	9a07      	ldr	r2, [sp, #28]
 800176a:	4654      	mov	r4, sl
 800176c:	2000      	movs	r0, #0
 800176e:	f04f 0c0a 	mov.w	ip, #10
 8001772:	4621      	mov	r1, r4
 8001774:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001778:	3b30      	subs	r3, #48	@ 0x30
 800177a:	2b09      	cmp	r3, #9
 800177c:	d94b      	bls.n	8001816 <_vfiprintf_r+0x1a2>
 800177e:	b1b0      	cbz	r0, 80017ae <_vfiprintf_r+0x13a>
 8001780:	9207      	str	r2, [sp, #28]
 8001782:	e014      	b.n	80017ae <_vfiprintf_r+0x13a>
 8001784:	eba0 0308 	sub.w	r3, r0, r8
 8001788:	fa09 f303 	lsl.w	r3, r9, r3
 800178c:	4313      	orrs	r3, r2
 800178e:	9304      	str	r3, [sp, #16]
 8001790:	46a2      	mov	sl, r4
 8001792:	e7d2      	b.n	800173a <_vfiprintf_r+0xc6>
 8001794:	9b03      	ldr	r3, [sp, #12]
 8001796:	1d19      	adds	r1, r3, #4
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	9103      	str	r1, [sp, #12]
 800179c:	2b00      	cmp	r3, #0
 800179e:	bfbb      	ittet	lt
 80017a0:	425b      	neglt	r3, r3
 80017a2:	f042 0202 	orrlt.w	r2, r2, #2
 80017a6:	9307      	strge	r3, [sp, #28]
 80017a8:	9307      	strlt	r3, [sp, #28]
 80017aa:	bfb8      	it	lt
 80017ac:	9204      	strlt	r2, [sp, #16]
 80017ae:	7823      	ldrb	r3, [r4, #0]
 80017b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80017b2:	d10a      	bne.n	80017ca <_vfiprintf_r+0x156>
 80017b4:	7863      	ldrb	r3, [r4, #1]
 80017b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80017b8:	d132      	bne.n	8001820 <_vfiprintf_r+0x1ac>
 80017ba:	9b03      	ldr	r3, [sp, #12]
 80017bc:	1d1a      	adds	r2, r3, #4
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	9203      	str	r2, [sp, #12]
 80017c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80017c6:	3402      	adds	r4, #2
 80017c8:	9305      	str	r3, [sp, #20]
 80017ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80018a0 <_vfiprintf_r+0x22c>
 80017ce:	7821      	ldrb	r1, [r4, #0]
 80017d0:	2203      	movs	r2, #3
 80017d2:	4650      	mov	r0, sl
 80017d4:	f7fe fcfc 	bl	80001d0 <memchr>
 80017d8:	b138      	cbz	r0, 80017ea <_vfiprintf_r+0x176>
 80017da:	9b04      	ldr	r3, [sp, #16]
 80017dc:	eba0 000a 	sub.w	r0, r0, sl
 80017e0:	2240      	movs	r2, #64	@ 0x40
 80017e2:	4082      	lsls	r2, r0
 80017e4:	4313      	orrs	r3, r2
 80017e6:	3401      	adds	r4, #1
 80017e8:	9304      	str	r3, [sp, #16]
 80017ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80017ee:	4829      	ldr	r0, [pc, #164]	@ (8001894 <_vfiprintf_r+0x220>)
 80017f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80017f4:	2206      	movs	r2, #6
 80017f6:	f7fe fceb 	bl	80001d0 <memchr>
 80017fa:	2800      	cmp	r0, #0
 80017fc:	d03f      	beq.n	800187e <_vfiprintf_r+0x20a>
 80017fe:	4b26      	ldr	r3, [pc, #152]	@ (8001898 <_vfiprintf_r+0x224>)
 8001800:	bb1b      	cbnz	r3, 800184a <_vfiprintf_r+0x1d6>
 8001802:	9b03      	ldr	r3, [sp, #12]
 8001804:	3307      	adds	r3, #7
 8001806:	f023 0307 	bic.w	r3, r3, #7
 800180a:	3308      	adds	r3, #8
 800180c:	9303      	str	r3, [sp, #12]
 800180e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001810:	443b      	add	r3, r7
 8001812:	9309      	str	r3, [sp, #36]	@ 0x24
 8001814:	e76a      	b.n	80016ec <_vfiprintf_r+0x78>
 8001816:	fb0c 3202 	mla	r2, ip, r2, r3
 800181a:	460c      	mov	r4, r1
 800181c:	2001      	movs	r0, #1
 800181e:	e7a8      	b.n	8001772 <_vfiprintf_r+0xfe>
 8001820:	2300      	movs	r3, #0
 8001822:	3401      	adds	r4, #1
 8001824:	9305      	str	r3, [sp, #20]
 8001826:	4619      	mov	r1, r3
 8001828:	f04f 0c0a 	mov.w	ip, #10
 800182c:	4620      	mov	r0, r4
 800182e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001832:	3a30      	subs	r2, #48	@ 0x30
 8001834:	2a09      	cmp	r2, #9
 8001836:	d903      	bls.n	8001840 <_vfiprintf_r+0x1cc>
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0c6      	beq.n	80017ca <_vfiprintf_r+0x156>
 800183c:	9105      	str	r1, [sp, #20]
 800183e:	e7c4      	b.n	80017ca <_vfiprintf_r+0x156>
 8001840:	fb0c 2101 	mla	r1, ip, r1, r2
 8001844:	4604      	mov	r4, r0
 8001846:	2301      	movs	r3, #1
 8001848:	e7f0      	b.n	800182c <_vfiprintf_r+0x1b8>
 800184a:	ab03      	add	r3, sp, #12
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	462a      	mov	r2, r5
 8001850:	4b12      	ldr	r3, [pc, #72]	@ (800189c <_vfiprintf_r+0x228>)
 8001852:	a904      	add	r1, sp, #16
 8001854:	4630      	mov	r0, r6
 8001856:	f3af 8000 	nop.w
 800185a:	4607      	mov	r7, r0
 800185c:	1c78      	adds	r0, r7, #1
 800185e:	d1d6      	bne.n	800180e <_vfiprintf_r+0x19a>
 8001860:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001862:	07d9      	lsls	r1, r3, #31
 8001864:	d405      	bmi.n	8001872 <_vfiprintf_r+0x1fe>
 8001866:	89ab      	ldrh	r3, [r5, #12]
 8001868:	059a      	lsls	r2, r3, #22
 800186a:	d402      	bmi.n	8001872 <_vfiprintf_r+0x1fe>
 800186c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800186e:	f7ff fed7 	bl	8001620 <__retarget_lock_release_recursive>
 8001872:	89ab      	ldrh	r3, [r5, #12]
 8001874:	065b      	lsls	r3, r3, #25
 8001876:	f53f af1f 	bmi.w	80016b8 <_vfiprintf_r+0x44>
 800187a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800187c:	e71e      	b.n	80016bc <_vfiprintf_r+0x48>
 800187e:	ab03      	add	r3, sp, #12
 8001880:	9300      	str	r3, [sp, #0]
 8001882:	462a      	mov	r2, r5
 8001884:	4b05      	ldr	r3, [pc, #20]	@ (800189c <_vfiprintf_r+0x228>)
 8001886:	a904      	add	r1, sp, #16
 8001888:	4630      	mov	r0, r6
 800188a:	f000 f91b 	bl	8001ac4 <_printf_i>
 800188e:	e7e4      	b.n	800185a <_vfiprintf_r+0x1e6>
 8001890:	080022e4 	.word	0x080022e4
 8001894:	080022ee 	.word	0x080022ee
 8001898:	00000000 	.word	0x00000000
 800189c:	08001651 	.word	0x08001651
 80018a0:	080022ea 	.word	0x080022ea

080018a4 <sbrk_aligned>:
 80018a4:	b570      	push	{r4, r5, r6, lr}
 80018a6:	4e0f      	ldr	r6, [pc, #60]	@ (80018e4 <sbrk_aligned+0x40>)
 80018a8:	460c      	mov	r4, r1
 80018aa:	6831      	ldr	r1, [r6, #0]
 80018ac:	4605      	mov	r5, r0
 80018ae:	b911      	cbnz	r1, 80018b6 <sbrk_aligned+0x12>
 80018b0:	f000 fc4c 	bl	800214c <_sbrk_r>
 80018b4:	6030      	str	r0, [r6, #0]
 80018b6:	4621      	mov	r1, r4
 80018b8:	4628      	mov	r0, r5
 80018ba:	f000 fc47 	bl	800214c <_sbrk_r>
 80018be:	1c43      	adds	r3, r0, #1
 80018c0:	d103      	bne.n	80018ca <sbrk_aligned+0x26>
 80018c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80018c6:	4620      	mov	r0, r4
 80018c8:	bd70      	pop	{r4, r5, r6, pc}
 80018ca:	1cc4      	adds	r4, r0, #3
 80018cc:	f024 0403 	bic.w	r4, r4, #3
 80018d0:	42a0      	cmp	r0, r4
 80018d2:	d0f8      	beq.n	80018c6 <sbrk_aligned+0x22>
 80018d4:	1a21      	subs	r1, r4, r0
 80018d6:	4628      	mov	r0, r5
 80018d8:	f000 fc38 	bl	800214c <_sbrk_r>
 80018dc:	3001      	adds	r0, #1
 80018de:	d1f2      	bne.n	80018c6 <sbrk_aligned+0x22>
 80018e0:	e7ef      	b.n	80018c2 <sbrk_aligned+0x1e>
 80018e2:	bf00      	nop
 80018e4:	200001d8 	.word	0x200001d8

080018e8 <_malloc_r>:
 80018e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80018ec:	1ccd      	adds	r5, r1, #3
 80018ee:	f025 0503 	bic.w	r5, r5, #3
 80018f2:	3508      	adds	r5, #8
 80018f4:	2d0c      	cmp	r5, #12
 80018f6:	bf38      	it	cc
 80018f8:	250c      	movcc	r5, #12
 80018fa:	2d00      	cmp	r5, #0
 80018fc:	4606      	mov	r6, r0
 80018fe:	db01      	blt.n	8001904 <_malloc_r+0x1c>
 8001900:	42a9      	cmp	r1, r5
 8001902:	d904      	bls.n	800190e <_malloc_r+0x26>
 8001904:	230c      	movs	r3, #12
 8001906:	6033      	str	r3, [r6, #0]
 8001908:	2000      	movs	r0, #0
 800190a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800190e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80019e4 <_malloc_r+0xfc>
 8001912:	f000 faa1 	bl	8001e58 <__malloc_lock>
 8001916:	f8d8 3000 	ldr.w	r3, [r8]
 800191a:	461c      	mov	r4, r3
 800191c:	bb44      	cbnz	r4, 8001970 <_malloc_r+0x88>
 800191e:	4629      	mov	r1, r5
 8001920:	4630      	mov	r0, r6
 8001922:	f7ff ffbf 	bl	80018a4 <sbrk_aligned>
 8001926:	1c43      	adds	r3, r0, #1
 8001928:	4604      	mov	r4, r0
 800192a:	d158      	bne.n	80019de <_malloc_r+0xf6>
 800192c:	f8d8 4000 	ldr.w	r4, [r8]
 8001930:	4627      	mov	r7, r4
 8001932:	2f00      	cmp	r7, #0
 8001934:	d143      	bne.n	80019be <_malloc_r+0xd6>
 8001936:	2c00      	cmp	r4, #0
 8001938:	d04b      	beq.n	80019d2 <_malloc_r+0xea>
 800193a:	6823      	ldr	r3, [r4, #0]
 800193c:	4639      	mov	r1, r7
 800193e:	4630      	mov	r0, r6
 8001940:	eb04 0903 	add.w	r9, r4, r3
 8001944:	f000 fc02 	bl	800214c <_sbrk_r>
 8001948:	4581      	cmp	r9, r0
 800194a:	d142      	bne.n	80019d2 <_malloc_r+0xea>
 800194c:	6821      	ldr	r1, [r4, #0]
 800194e:	1a6d      	subs	r5, r5, r1
 8001950:	4629      	mov	r1, r5
 8001952:	4630      	mov	r0, r6
 8001954:	f7ff ffa6 	bl	80018a4 <sbrk_aligned>
 8001958:	3001      	adds	r0, #1
 800195a:	d03a      	beq.n	80019d2 <_malloc_r+0xea>
 800195c:	6823      	ldr	r3, [r4, #0]
 800195e:	442b      	add	r3, r5
 8001960:	6023      	str	r3, [r4, #0]
 8001962:	f8d8 3000 	ldr.w	r3, [r8]
 8001966:	685a      	ldr	r2, [r3, #4]
 8001968:	bb62      	cbnz	r2, 80019c4 <_malloc_r+0xdc>
 800196a:	f8c8 7000 	str.w	r7, [r8]
 800196e:	e00f      	b.n	8001990 <_malloc_r+0xa8>
 8001970:	6822      	ldr	r2, [r4, #0]
 8001972:	1b52      	subs	r2, r2, r5
 8001974:	d420      	bmi.n	80019b8 <_malloc_r+0xd0>
 8001976:	2a0b      	cmp	r2, #11
 8001978:	d917      	bls.n	80019aa <_malloc_r+0xc2>
 800197a:	1961      	adds	r1, r4, r5
 800197c:	42a3      	cmp	r3, r4
 800197e:	6025      	str	r5, [r4, #0]
 8001980:	bf18      	it	ne
 8001982:	6059      	strne	r1, [r3, #4]
 8001984:	6863      	ldr	r3, [r4, #4]
 8001986:	bf08      	it	eq
 8001988:	f8c8 1000 	streq.w	r1, [r8]
 800198c:	5162      	str	r2, [r4, r5]
 800198e:	604b      	str	r3, [r1, #4]
 8001990:	4630      	mov	r0, r6
 8001992:	f000 fa67 	bl	8001e64 <__malloc_unlock>
 8001996:	f104 000b 	add.w	r0, r4, #11
 800199a:	1d23      	adds	r3, r4, #4
 800199c:	f020 0007 	bic.w	r0, r0, #7
 80019a0:	1ac2      	subs	r2, r0, r3
 80019a2:	bf1c      	itt	ne
 80019a4:	1a1b      	subne	r3, r3, r0
 80019a6:	50a3      	strne	r3, [r4, r2]
 80019a8:	e7af      	b.n	800190a <_malloc_r+0x22>
 80019aa:	6862      	ldr	r2, [r4, #4]
 80019ac:	42a3      	cmp	r3, r4
 80019ae:	bf0c      	ite	eq
 80019b0:	f8c8 2000 	streq.w	r2, [r8]
 80019b4:	605a      	strne	r2, [r3, #4]
 80019b6:	e7eb      	b.n	8001990 <_malloc_r+0xa8>
 80019b8:	4623      	mov	r3, r4
 80019ba:	6864      	ldr	r4, [r4, #4]
 80019bc:	e7ae      	b.n	800191c <_malloc_r+0x34>
 80019be:	463c      	mov	r4, r7
 80019c0:	687f      	ldr	r7, [r7, #4]
 80019c2:	e7b6      	b.n	8001932 <_malloc_r+0x4a>
 80019c4:	461a      	mov	r2, r3
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	42a3      	cmp	r3, r4
 80019ca:	d1fb      	bne.n	80019c4 <_malloc_r+0xdc>
 80019cc:	2300      	movs	r3, #0
 80019ce:	6053      	str	r3, [r2, #4]
 80019d0:	e7de      	b.n	8001990 <_malloc_r+0xa8>
 80019d2:	230c      	movs	r3, #12
 80019d4:	6033      	str	r3, [r6, #0]
 80019d6:	4630      	mov	r0, r6
 80019d8:	f000 fa44 	bl	8001e64 <__malloc_unlock>
 80019dc:	e794      	b.n	8001908 <_malloc_r+0x20>
 80019de:	6005      	str	r5, [r0, #0]
 80019e0:	e7d6      	b.n	8001990 <_malloc_r+0xa8>
 80019e2:	bf00      	nop
 80019e4:	200001dc 	.word	0x200001dc

080019e8 <_printf_common>:
 80019e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019ec:	4616      	mov	r6, r2
 80019ee:	4698      	mov	r8, r3
 80019f0:	688a      	ldr	r2, [r1, #8]
 80019f2:	690b      	ldr	r3, [r1, #16]
 80019f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80019f8:	4293      	cmp	r3, r2
 80019fa:	bfb8      	it	lt
 80019fc:	4613      	movlt	r3, r2
 80019fe:	6033      	str	r3, [r6, #0]
 8001a00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001a04:	4607      	mov	r7, r0
 8001a06:	460c      	mov	r4, r1
 8001a08:	b10a      	cbz	r2, 8001a0e <_printf_common+0x26>
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	6033      	str	r3, [r6, #0]
 8001a0e:	6823      	ldr	r3, [r4, #0]
 8001a10:	0699      	lsls	r1, r3, #26
 8001a12:	bf42      	ittt	mi
 8001a14:	6833      	ldrmi	r3, [r6, #0]
 8001a16:	3302      	addmi	r3, #2
 8001a18:	6033      	strmi	r3, [r6, #0]
 8001a1a:	6825      	ldr	r5, [r4, #0]
 8001a1c:	f015 0506 	ands.w	r5, r5, #6
 8001a20:	d106      	bne.n	8001a30 <_printf_common+0x48>
 8001a22:	f104 0a19 	add.w	sl, r4, #25
 8001a26:	68e3      	ldr	r3, [r4, #12]
 8001a28:	6832      	ldr	r2, [r6, #0]
 8001a2a:	1a9b      	subs	r3, r3, r2
 8001a2c:	42ab      	cmp	r3, r5
 8001a2e:	dc26      	bgt.n	8001a7e <_printf_common+0x96>
 8001a30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001a34:	6822      	ldr	r2, [r4, #0]
 8001a36:	3b00      	subs	r3, #0
 8001a38:	bf18      	it	ne
 8001a3a:	2301      	movne	r3, #1
 8001a3c:	0692      	lsls	r2, r2, #26
 8001a3e:	d42b      	bmi.n	8001a98 <_printf_common+0xb0>
 8001a40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001a44:	4641      	mov	r1, r8
 8001a46:	4638      	mov	r0, r7
 8001a48:	47c8      	blx	r9
 8001a4a:	3001      	adds	r0, #1
 8001a4c:	d01e      	beq.n	8001a8c <_printf_common+0xa4>
 8001a4e:	6823      	ldr	r3, [r4, #0]
 8001a50:	6922      	ldr	r2, [r4, #16]
 8001a52:	f003 0306 	and.w	r3, r3, #6
 8001a56:	2b04      	cmp	r3, #4
 8001a58:	bf02      	ittt	eq
 8001a5a:	68e5      	ldreq	r5, [r4, #12]
 8001a5c:	6833      	ldreq	r3, [r6, #0]
 8001a5e:	1aed      	subeq	r5, r5, r3
 8001a60:	68a3      	ldr	r3, [r4, #8]
 8001a62:	bf0c      	ite	eq
 8001a64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001a68:	2500      	movne	r5, #0
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	bfc4      	itt	gt
 8001a6e:	1a9b      	subgt	r3, r3, r2
 8001a70:	18ed      	addgt	r5, r5, r3
 8001a72:	2600      	movs	r6, #0
 8001a74:	341a      	adds	r4, #26
 8001a76:	42b5      	cmp	r5, r6
 8001a78:	d11a      	bne.n	8001ab0 <_printf_common+0xc8>
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	e008      	b.n	8001a90 <_printf_common+0xa8>
 8001a7e:	2301      	movs	r3, #1
 8001a80:	4652      	mov	r2, sl
 8001a82:	4641      	mov	r1, r8
 8001a84:	4638      	mov	r0, r7
 8001a86:	47c8      	blx	r9
 8001a88:	3001      	adds	r0, #1
 8001a8a:	d103      	bne.n	8001a94 <_printf_common+0xac>
 8001a8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a94:	3501      	adds	r5, #1
 8001a96:	e7c6      	b.n	8001a26 <_printf_common+0x3e>
 8001a98:	18e1      	adds	r1, r4, r3
 8001a9a:	1c5a      	adds	r2, r3, #1
 8001a9c:	2030      	movs	r0, #48	@ 0x30
 8001a9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001aa2:	4422      	add	r2, r4
 8001aa4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001aa8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001aac:	3302      	adds	r3, #2
 8001aae:	e7c7      	b.n	8001a40 <_printf_common+0x58>
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	4622      	mov	r2, r4
 8001ab4:	4641      	mov	r1, r8
 8001ab6:	4638      	mov	r0, r7
 8001ab8:	47c8      	blx	r9
 8001aba:	3001      	adds	r0, #1
 8001abc:	d0e6      	beq.n	8001a8c <_printf_common+0xa4>
 8001abe:	3601      	adds	r6, #1
 8001ac0:	e7d9      	b.n	8001a76 <_printf_common+0x8e>
	...

08001ac4 <_printf_i>:
 8001ac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ac8:	7e0f      	ldrb	r7, [r1, #24]
 8001aca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001acc:	2f78      	cmp	r7, #120	@ 0x78
 8001ace:	4691      	mov	r9, r2
 8001ad0:	4680      	mov	r8, r0
 8001ad2:	460c      	mov	r4, r1
 8001ad4:	469a      	mov	sl, r3
 8001ad6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001ada:	d807      	bhi.n	8001aec <_printf_i+0x28>
 8001adc:	2f62      	cmp	r7, #98	@ 0x62
 8001ade:	d80a      	bhi.n	8001af6 <_printf_i+0x32>
 8001ae0:	2f00      	cmp	r7, #0
 8001ae2:	f000 80d1 	beq.w	8001c88 <_printf_i+0x1c4>
 8001ae6:	2f58      	cmp	r7, #88	@ 0x58
 8001ae8:	f000 80b8 	beq.w	8001c5c <_printf_i+0x198>
 8001aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001af0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001af4:	e03a      	b.n	8001b6c <_printf_i+0xa8>
 8001af6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001afa:	2b15      	cmp	r3, #21
 8001afc:	d8f6      	bhi.n	8001aec <_printf_i+0x28>
 8001afe:	a101      	add	r1, pc, #4	@ (adr r1, 8001b04 <_printf_i+0x40>)
 8001b00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001b04:	08001b5d 	.word	0x08001b5d
 8001b08:	08001b71 	.word	0x08001b71
 8001b0c:	08001aed 	.word	0x08001aed
 8001b10:	08001aed 	.word	0x08001aed
 8001b14:	08001aed 	.word	0x08001aed
 8001b18:	08001aed 	.word	0x08001aed
 8001b1c:	08001b71 	.word	0x08001b71
 8001b20:	08001aed 	.word	0x08001aed
 8001b24:	08001aed 	.word	0x08001aed
 8001b28:	08001aed 	.word	0x08001aed
 8001b2c:	08001aed 	.word	0x08001aed
 8001b30:	08001c6f 	.word	0x08001c6f
 8001b34:	08001b9b 	.word	0x08001b9b
 8001b38:	08001c29 	.word	0x08001c29
 8001b3c:	08001aed 	.word	0x08001aed
 8001b40:	08001aed 	.word	0x08001aed
 8001b44:	08001c91 	.word	0x08001c91
 8001b48:	08001aed 	.word	0x08001aed
 8001b4c:	08001b9b 	.word	0x08001b9b
 8001b50:	08001aed 	.word	0x08001aed
 8001b54:	08001aed 	.word	0x08001aed
 8001b58:	08001c31 	.word	0x08001c31
 8001b5c:	6833      	ldr	r3, [r6, #0]
 8001b5e:	1d1a      	adds	r2, r3, #4
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	6032      	str	r2, [r6, #0]
 8001b64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001b68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e09c      	b.n	8001caa <_printf_i+0x1e6>
 8001b70:	6833      	ldr	r3, [r6, #0]
 8001b72:	6820      	ldr	r0, [r4, #0]
 8001b74:	1d19      	adds	r1, r3, #4
 8001b76:	6031      	str	r1, [r6, #0]
 8001b78:	0606      	lsls	r6, r0, #24
 8001b7a:	d501      	bpl.n	8001b80 <_printf_i+0xbc>
 8001b7c:	681d      	ldr	r5, [r3, #0]
 8001b7e:	e003      	b.n	8001b88 <_printf_i+0xc4>
 8001b80:	0645      	lsls	r5, r0, #25
 8001b82:	d5fb      	bpl.n	8001b7c <_printf_i+0xb8>
 8001b84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001b88:	2d00      	cmp	r5, #0
 8001b8a:	da03      	bge.n	8001b94 <_printf_i+0xd0>
 8001b8c:	232d      	movs	r3, #45	@ 0x2d
 8001b8e:	426d      	negs	r5, r5
 8001b90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001b94:	4858      	ldr	r0, [pc, #352]	@ (8001cf8 <_printf_i+0x234>)
 8001b96:	230a      	movs	r3, #10
 8001b98:	e011      	b.n	8001bbe <_printf_i+0xfa>
 8001b9a:	6821      	ldr	r1, [r4, #0]
 8001b9c:	6833      	ldr	r3, [r6, #0]
 8001b9e:	0608      	lsls	r0, r1, #24
 8001ba0:	f853 5b04 	ldr.w	r5, [r3], #4
 8001ba4:	d402      	bmi.n	8001bac <_printf_i+0xe8>
 8001ba6:	0649      	lsls	r1, r1, #25
 8001ba8:	bf48      	it	mi
 8001baa:	b2ad      	uxthmi	r5, r5
 8001bac:	2f6f      	cmp	r7, #111	@ 0x6f
 8001bae:	4852      	ldr	r0, [pc, #328]	@ (8001cf8 <_printf_i+0x234>)
 8001bb0:	6033      	str	r3, [r6, #0]
 8001bb2:	bf14      	ite	ne
 8001bb4:	230a      	movne	r3, #10
 8001bb6:	2308      	moveq	r3, #8
 8001bb8:	2100      	movs	r1, #0
 8001bba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001bbe:	6866      	ldr	r6, [r4, #4]
 8001bc0:	60a6      	str	r6, [r4, #8]
 8001bc2:	2e00      	cmp	r6, #0
 8001bc4:	db05      	blt.n	8001bd2 <_printf_i+0x10e>
 8001bc6:	6821      	ldr	r1, [r4, #0]
 8001bc8:	432e      	orrs	r6, r5
 8001bca:	f021 0104 	bic.w	r1, r1, #4
 8001bce:	6021      	str	r1, [r4, #0]
 8001bd0:	d04b      	beq.n	8001c6a <_printf_i+0x1a6>
 8001bd2:	4616      	mov	r6, r2
 8001bd4:	fbb5 f1f3 	udiv	r1, r5, r3
 8001bd8:	fb03 5711 	mls	r7, r3, r1, r5
 8001bdc:	5dc7      	ldrb	r7, [r0, r7]
 8001bde:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001be2:	462f      	mov	r7, r5
 8001be4:	42bb      	cmp	r3, r7
 8001be6:	460d      	mov	r5, r1
 8001be8:	d9f4      	bls.n	8001bd4 <_printf_i+0x110>
 8001bea:	2b08      	cmp	r3, #8
 8001bec:	d10b      	bne.n	8001c06 <_printf_i+0x142>
 8001bee:	6823      	ldr	r3, [r4, #0]
 8001bf0:	07df      	lsls	r7, r3, #31
 8001bf2:	d508      	bpl.n	8001c06 <_printf_i+0x142>
 8001bf4:	6923      	ldr	r3, [r4, #16]
 8001bf6:	6861      	ldr	r1, [r4, #4]
 8001bf8:	4299      	cmp	r1, r3
 8001bfa:	bfde      	ittt	le
 8001bfc:	2330      	movle	r3, #48	@ 0x30
 8001bfe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001c02:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001c06:	1b92      	subs	r2, r2, r6
 8001c08:	6122      	str	r2, [r4, #16]
 8001c0a:	f8cd a000 	str.w	sl, [sp]
 8001c0e:	464b      	mov	r3, r9
 8001c10:	aa03      	add	r2, sp, #12
 8001c12:	4621      	mov	r1, r4
 8001c14:	4640      	mov	r0, r8
 8001c16:	f7ff fee7 	bl	80019e8 <_printf_common>
 8001c1a:	3001      	adds	r0, #1
 8001c1c:	d14a      	bne.n	8001cb4 <_printf_i+0x1f0>
 8001c1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c22:	b004      	add	sp, #16
 8001c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c28:	6823      	ldr	r3, [r4, #0]
 8001c2a:	f043 0320 	orr.w	r3, r3, #32
 8001c2e:	6023      	str	r3, [r4, #0]
 8001c30:	4832      	ldr	r0, [pc, #200]	@ (8001cfc <_printf_i+0x238>)
 8001c32:	2778      	movs	r7, #120	@ 0x78
 8001c34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001c38:	6823      	ldr	r3, [r4, #0]
 8001c3a:	6831      	ldr	r1, [r6, #0]
 8001c3c:	061f      	lsls	r7, r3, #24
 8001c3e:	f851 5b04 	ldr.w	r5, [r1], #4
 8001c42:	d402      	bmi.n	8001c4a <_printf_i+0x186>
 8001c44:	065f      	lsls	r7, r3, #25
 8001c46:	bf48      	it	mi
 8001c48:	b2ad      	uxthmi	r5, r5
 8001c4a:	6031      	str	r1, [r6, #0]
 8001c4c:	07d9      	lsls	r1, r3, #31
 8001c4e:	bf44      	itt	mi
 8001c50:	f043 0320 	orrmi.w	r3, r3, #32
 8001c54:	6023      	strmi	r3, [r4, #0]
 8001c56:	b11d      	cbz	r5, 8001c60 <_printf_i+0x19c>
 8001c58:	2310      	movs	r3, #16
 8001c5a:	e7ad      	b.n	8001bb8 <_printf_i+0xf4>
 8001c5c:	4826      	ldr	r0, [pc, #152]	@ (8001cf8 <_printf_i+0x234>)
 8001c5e:	e7e9      	b.n	8001c34 <_printf_i+0x170>
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	f023 0320 	bic.w	r3, r3, #32
 8001c66:	6023      	str	r3, [r4, #0]
 8001c68:	e7f6      	b.n	8001c58 <_printf_i+0x194>
 8001c6a:	4616      	mov	r6, r2
 8001c6c:	e7bd      	b.n	8001bea <_printf_i+0x126>
 8001c6e:	6833      	ldr	r3, [r6, #0]
 8001c70:	6825      	ldr	r5, [r4, #0]
 8001c72:	6961      	ldr	r1, [r4, #20]
 8001c74:	1d18      	adds	r0, r3, #4
 8001c76:	6030      	str	r0, [r6, #0]
 8001c78:	062e      	lsls	r6, r5, #24
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	d501      	bpl.n	8001c82 <_printf_i+0x1be>
 8001c7e:	6019      	str	r1, [r3, #0]
 8001c80:	e002      	b.n	8001c88 <_printf_i+0x1c4>
 8001c82:	0668      	lsls	r0, r5, #25
 8001c84:	d5fb      	bpl.n	8001c7e <_printf_i+0x1ba>
 8001c86:	8019      	strh	r1, [r3, #0]
 8001c88:	2300      	movs	r3, #0
 8001c8a:	6123      	str	r3, [r4, #16]
 8001c8c:	4616      	mov	r6, r2
 8001c8e:	e7bc      	b.n	8001c0a <_printf_i+0x146>
 8001c90:	6833      	ldr	r3, [r6, #0]
 8001c92:	1d1a      	adds	r2, r3, #4
 8001c94:	6032      	str	r2, [r6, #0]
 8001c96:	681e      	ldr	r6, [r3, #0]
 8001c98:	6862      	ldr	r2, [r4, #4]
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4630      	mov	r0, r6
 8001c9e:	f7fe fa97 	bl	80001d0 <memchr>
 8001ca2:	b108      	cbz	r0, 8001ca8 <_printf_i+0x1e4>
 8001ca4:	1b80      	subs	r0, r0, r6
 8001ca6:	6060      	str	r0, [r4, #4]
 8001ca8:	6863      	ldr	r3, [r4, #4]
 8001caa:	6123      	str	r3, [r4, #16]
 8001cac:	2300      	movs	r3, #0
 8001cae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001cb2:	e7aa      	b.n	8001c0a <_printf_i+0x146>
 8001cb4:	6923      	ldr	r3, [r4, #16]
 8001cb6:	4632      	mov	r2, r6
 8001cb8:	4649      	mov	r1, r9
 8001cba:	4640      	mov	r0, r8
 8001cbc:	47d0      	blx	sl
 8001cbe:	3001      	adds	r0, #1
 8001cc0:	d0ad      	beq.n	8001c1e <_printf_i+0x15a>
 8001cc2:	6823      	ldr	r3, [r4, #0]
 8001cc4:	079b      	lsls	r3, r3, #30
 8001cc6:	d413      	bmi.n	8001cf0 <_printf_i+0x22c>
 8001cc8:	68e0      	ldr	r0, [r4, #12]
 8001cca:	9b03      	ldr	r3, [sp, #12]
 8001ccc:	4298      	cmp	r0, r3
 8001cce:	bfb8      	it	lt
 8001cd0:	4618      	movlt	r0, r3
 8001cd2:	e7a6      	b.n	8001c22 <_printf_i+0x15e>
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	4632      	mov	r2, r6
 8001cd8:	4649      	mov	r1, r9
 8001cda:	4640      	mov	r0, r8
 8001cdc:	47d0      	blx	sl
 8001cde:	3001      	adds	r0, #1
 8001ce0:	d09d      	beq.n	8001c1e <_printf_i+0x15a>
 8001ce2:	3501      	adds	r5, #1
 8001ce4:	68e3      	ldr	r3, [r4, #12]
 8001ce6:	9903      	ldr	r1, [sp, #12]
 8001ce8:	1a5b      	subs	r3, r3, r1
 8001cea:	42ab      	cmp	r3, r5
 8001cec:	dcf2      	bgt.n	8001cd4 <_printf_i+0x210>
 8001cee:	e7eb      	b.n	8001cc8 <_printf_i+0x204>
 8001cf0:	2500      	movs	r5, #0
 8001cf2:	f104 0619 	add.w	r6, r4, #25
 8001cf6:	e7f5      	b.n	8001ce4 <_printf_i+0x220>
 8001cf8:	080022f5 	.word	0x080022f5
 8001cfc:	08002306 	.word	0x08002306

08001d00 <__sflush_r>:
 8001d00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d08:	0716      	lsls	r6, r2, #28
 8001d0a:	4605      	mov	r5, r0
 8001d0c:	460c      	mov	r4, r1
 8001d0e:	d454      	bmi.n	8001dba <__sflush_r+0xba>
 8001d10:	684b      	ldr	r3, [r1, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	dc02      	bgt.n	8001d1c <__sflush_r+0x1c>
 8001d16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	dd48      	ble.n	8001dae <__sflush_r+0xae>
 8001d1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001d1e:	2e00      	cmp	r6, #0
 8001d20:	d045      	beq.n	8001dae <__sflush_r+0xae>
 8001d22:	2300      	movs	r3, #0
 8001d24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001d28:	682f      	ldr	r7, [r5, #0]
 8001d2a:	6a21      	ldr	r1, [r4, #32]
 8001d2c:	602b      	str	r3, [r5, #0]
 8001d2e:	d030      	beq.n	8001d92 <__sflush_r+0x92>
 8001d30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001d32:	89a3      	ldrh	r3, [r4, #12]
 8001d34:	0759      	lsls	r1, r3, #29
 8001d36:	d505      	bpl.n	8001d44 <__sflush_r+0x44>
 8001d38:	6863      	ldr	r3, [r4, #4]
 8001d3a:	1ad2      	subs	r2, r2, r3
 8001d3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001d3e:	b10b      	cbz	r3, 8001d44 <__sflush_r+0x44>
 8001d40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001d42:	1ad2      	subs	r2, r2, r3
 8001d44:	2300      	movs	r3, #0
 8001d46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001d48:	6a21      	ldr	r1, [r4, #32]
 8001d4a:	4628      	mov	r0, r5
 8001d4c:	47b0      	blx	r6
 8001d4e:	1c43      	adds	r3, r0, #1
 8001d50:	89a3      	ldrh	r3, [r4, #12]
 8001d52:	d106      	bne.n	8001d62 <__sflush_r+0x62>
 8001d54:	6829      	ldr	r1, [r5, #0]
 8001d56:	291d      	cmp	r1, #29
 8001d58:	d82b      	bhi.n	8001db2 <__sflush_r+0xb2>
 8001d5a:	4a2a      	ldr	r2, [pc, #168]	@ (8001e04 <__sflush_r+0x104>)
 8001d5c:	40ca      	lsrs	r2, r1
 8001d5e:	07d6      	lsls	r6, r2, #31
 8001d60:	d527      	bpl.n	8001db2 <__sflush_r+0xb2>
 8001d62:	2200      	movs	r2, #0
 8001d64:	6062      	str	r2, [r4, #4]
 8001d66:	04d9      	lsls	r1, r3, #19
 8001d68:	6922      	ldr	r2, [r4, #16]
 8001d6a:	6022      	str	r2, [r4, #0]
 8001d6c:	d504      	bpl.n	8001d78 <__sflush_r+0x78>
 8001d6e:	1c42      	adds	r2, r0, #1
 8001d70:	d101      	bne.n	8001d76 <__sflush_r+0x76>
 8001d72:	682b      	ldr	r3, [r5, #0]
 8001d74:	b903      	cbnz	r3, 8001d78 <__sflush_r+0x78>
 8001d76:	6560      	str	r0, [r4, #84]	@ 0x54
 8001d78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001d7a:	602f      	str	r7, [r5, #0]
 8001d7c:	b1b9      	cbz	r1, 8001dae <__sflush_r+0xae>
 8001d7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001d82:	4299      	cmp	r1, r3
 8001d84:	d002      	beq.n	8001d8c <__sflush_r+0x8c>
 8001d86:	4628      	mov	r0, r5
 8001d88:	f000 fa24 	bl	80021d4 <_free_r>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	6363      	str	r3, [r4, #52]	@ 0x34
 8001d90:	e00d      	b.n	8001dae <__sflush_r+0xae>
 8001d92:	2301      	movs	r3, #1
 8001d94:	4628      	mov	r0, r5
 8001d96:	47b0      	blx	r6
 8001d98:	4602      	mov	r2, r0
 8001d9a:	1c50      	adds	r0, r2, #1
 8001d9c:	d1c9      	bne.n	8001d32 <__sflush_r+0x32>
 8001d9e:	682b      	ldr	r3, [r5, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0c6      	beq.n	8001d32 <__sflush_r+0x32>
 8001da4:	2b1d      	cmp	r3, #29
 8001da6:	d001      	beq.n	8001dac <__sflush_r+0xac>
 8001da8:	2b16      	cmp	r3, #22
 8001daa:	d11e      	bne.n	8001dea <__sflush_r+0xea>
 8001dac:	602f      	str	r7, [r5, #0]
 8001dae:	2000      	movs	r0, #0
 8001db0:	e022      	b.n	8001df8 <__sflush_r+0xf8>
 8001db2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001db6:	b21b      	sxth	r3, r3
 8001db8:	e01b      	b.n	8001df2 <__sflush_r+0xf2>
 8001dba:	690f      	ldr	r7, [r1, #16]
 8001dbc:	2f00      	cmp	r7, #0
 8001dbe:	d0f6      	beq.n	8001dae <__sflush_r+0xae>
 8001dc0:	0793      	lsls	r3, r2, #30
 8001dc2:	680e      	ldr	r6, [r1, #0]
 8001dc4:	bf08      	it	eq
 8001dc6:	694b      	ldreq	r3, [r1, #20]
 8001dc8:	600f      	str	r7, [r1, #0]
 8001dca:	bf18      	it	ne
 8001dcc:	2300      	movne	r3, #0
 8001dce:	eba6 0807 	sub.w	r8, r6, r7
 8001dd2:	608b      	str	r3, [r1, #8]
 8001dd4:	f1b8 0f00 	cmp.w	r8, #0
 8001dd8:	dde9      	ble.n	8001dae <__sflush_r+0xae>
 8001dda:	6a21      	ldr	r1, [r4, #32]
 8001ddc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001dde:	4643      	mov	r3, r8
 8001de0:	463a      	mov	r2, r7
 8001de2:	4628      	mov	r0, r5
 8001de4:	47b0      	blx	r6
 8001de6:	2800      	cmp	r0, #0
 8001de8:	dc08      	bgt.n	8001dfc <__sflush_r+0xfc>
 8001dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001dee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001df2:	81a3      	strh	r3, [r4, #12]
 8001df4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001dfc:	4407      	add	r7, r0
 8001dfe:	eba8 0800 	sub.w	r8, r8, r0
 8001e02:	e7e7      	b.n	8001dd4 <__sflush_r+0xd4>
 8001e04:	20400001 	.word	0x20400001

08001e08 <_fflush_r>:
 8001e08:	b538      	push	{r3, r4, r5, lr}
 8001e0a:	690b      	ldr	r3, [r1, #16]
 8001e0c:	4605      	mov	r5, r0
 8001e0e:	460c      	mov	r4, r1
 8001e10:	b913      	cbnz	r3, 8001e18 <_fflush_r+0x10>
 8001e12:	2500      	movs	r5, #0
 8001e14:	4628      	mov	r0, r5
 8001e16:	bd38      	pop	{r3, r4, r5, pc}
 8001e18:	b118      	cbz	r0, 8001e22 <_fflush_r+0x1a>
 8001e1a:	6a03      	ldr	r3, [r0, #32]
 8001e1c:	b90b      	cbnz	r3, 8001e22 <_fflush_r+0x1a>
 8001e1e:	f7ff fb25 	bl	800146c <__sinit>
 8001e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d0f3      	beq.n	8001e12 <_fflush_r+0xa>
 8001e2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001e2c:	07d0      	lsls	r0, r2, #31
 8001e2e:	d404      	bmi.n	8001e3a <_fflush_r+0x32>
 8001e30:	0599      	lsls	r1, r3, #22
 8001e32:	d402      	bmi.n	8001e3a <_fflush_r+0x32>
 8001e34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001e36:	f7ff fbf2 	bl	800161e <__retarget_lock_acquire_recursive>
 8001e3a:	4628      	mov	r0, r5
 8001e3c:	4621      	mov	r1, r4
 8001e3e:	f7ff ff5f 	bl	8001d00 <__sflush_r>
 8001e42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001e44:	07da      	lsls	r2, r3, #31
 8001e46:	4605      	mov	r5, r0
 8001e48:	d4e4      	bmi.n	8001e14 <_fflush_r+0xc>
 8001e4a:	89a3      	ldrh	r3, [r4, #12]
 8001e4c:	059b      	lsls	r3, r3, #22
 8001e4e:	d4e1      	bmi.n	8001e14 <_fflush_r+0xc>
 8001e50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001e52:	f7ff fbe5 	bl	8001620 <__retarget_lock_release_recursive>
 8001e56:	e7dd      	b.n	8001e14 <_fflush_r+0xc>

08001e58 <__malloc_lock>:
 8001e58:	4801      	ldr	r0, [pc, #4]	@ (8001e60 <__malloc_lock+0x8>)
 8001e5a:	f7ff bbe0 	b.w	800161e <__retarget_lock_acquire_recursive>
 8001e5e:	bf00      	nop
 8001e60:	200001d4 	.word	0x200001d4

08001e64 <__malloc_unlock>:
 8001e64:	4801      	ldr	r0, [pc, #4]	@ (8001e6c <__malloc_unlock+0x8>)
 8001e66:	f7ff bbdb 	b.w	8001620 <__retarget_lock_release_recursive>
 8001e6a:	bf00      	nop
 8001e6c:	200001d4 	.word	0x200001d4

08001e70 <__sread>:
 8001e70:	b510      	push	{r4, lr}
 8001e72:	460c      	mov	r4, r1
 8001e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e78:	f000 f956 	bl	8002128 <_read_r>
 8001e7c:	2800      	cmp	r0, #0
 8001e7e:	bfab      	itete	ge
 8001e80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001e82:	89a3      	ldrhlt	r3, [r4, #12]
 8001e84:	181b      	addge	r3, r3, r0
 8001e86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001e8a:	bfac      	ite	ge
 8001e8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001e8e:	81a3      	strhlt	r3, [r4, #12]
 8001e90:	bd10      	pop	{r4, pc}

08001e92 <__swrite>:
 8001e92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e96:	461f      	mov	r7, r3
 8001e98:	898b      	ldrh	r3, [r1, #12]
 8001e9a:	05db      	lsls	r3, r3, #23
 8001e9c:	4605      	mov	r5, r0
 8001e9e:	460c      	mov	r4, r1
 8001ea0:	4616      	mov	r6, r2
 8001ea2:	d505      	bpl.n	8001eb0 <__swrite+0x1e>
 8001ea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f000 f92a 	bl	8002104 <_lseek_r>
 8001eb0:	89a3      	ldrh	r3, [r4, #12]
 8001eb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001eb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001eba:	81a3      	strh	r3, [r4, #12]
 8001ebc:	4632      	mov	r2, r6
 8001ebe:	463b      	mov	r3, r7
 8001ec0:	4628      	mov	r0, r5
 8001ec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001ec6:	f000 b951 	b.w	800216c <_write_r>

08001eca <__sseek>:
 8001eca:	b510      	push	{r4, lr}
 8001ecc:	460c      	mov	r4, r1
 8001ece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ed2:	f000 f917 	bl	8002104 <_lseek_r>
 8001ed6:	1c43      	adds	r3, r0, #1
 8001ed8:	89a3      	ldrh	r3, [r4, #12]
 8001eda:	bf15      	itete	ne
 8001edc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001ede:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001ee2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001ee6:	81a3      	strheq	r3, [r4, #12]
 8001ee8:	bf18      	it	ne
 8001eea:	81a3      	strhne	r3, [r4, #12]
 8001eec:	bd10      	pop	{r4, pc}

08001eee <__sclose>:
 8001eee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ef2:	f000 b94d 	b.w	8002190 <_close_r>

08001ef6 <__swbuf_r>:
 8001ef6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ef8:	460e      	mov	r6, r1
 8001efa:	4614      	mov	r4, r2
 8001efc:	4605      	mov	r5, r0
 8001efe:	b118      	cbz	r0, 8001f08 <__swbuf_r+0x12>
 8001f00:	6a03      	ldr	r3, [r0, #32]
 8001f02:	b90b      	cbnz	r3, 8001f08 <__swbuf_r+0x12>
 8001f04:	f7ff fab2 	bl	800146c <__sinit>
 8001f08:	69a3      	ldr	r3, [r4, #24]
 8001f0a:	60a3      	str	r3, [r4, #8]
 8001f0c:	89a3      	ldrh	r3, [r4, #12]
 8001f0e:	071a      	lsls	r2, r3, #28
 8001f10:	d501      	bpl.n	8001f16 <__swbuf_r+0x20>
 8001f12:	6923      	ldr	r3, [r4, #16]
 8001f14:	b943      	cbnz	r3, 8001f28 <__swbuf_r+0x32>
 8001f16:	4621      	mov	r1, r4
 8001f18:	4628      	mov	r0, r5
 8001f1a:	f000 f82b 	bl	8001f74 <__swsetup_r>
 8001f1e:	b118      	cbz	r0, 8001f28 <__swbuf_r+0x32>
 8001f20:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8001f24:	4638      	mov	r0, r7
 8001f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f28:	6823      	ldr	r3, [r4, #0]
 8001f2a:	6922      	ldr	r2, [r4, #16]
 8001f2c:	1a98      	subs	r0, r3, r2
 8001f2e:	6963      	ldr	r3, [r4, #20]
 8001f30:	b2f6      	uxtb	r6, r6
 8001f32:	4283      	cmp	r3, r0
 8001f34:	4637      	mov	r7, r6
 8001f36:	dc05      	bgt.n	8001f44 <__swbuf_r+0x4e>
 8001f38:	4621      	mov	r1, r4
 8001f3a:	4628      	mov	r0, r5
 8001f3c:	f7ff ff64 	bl	8001e08 <_fflush_r>
 8001f40:	2800      	cmp	r0, #0
 8001f42:	d1ed      	bne.n	8001f20 <__swbuf_r+0x2a>
 8001f44:	68a3      	ldr	r3, [r4, #8]
 8001f46:	3b01      	subs	r3, #1
 8001f48:	60a3      	str	r3, [r4, #8]
 8001f4a:	6823      	ldr	r3, [r4, #0]
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	6022      	str	r2, [r4, #0]
 8001f50:	701e      	strb	r6, [r3, #0]
 8001f52:	6962      	ldr	r2, [r4, #20]
 8001f54:	1c43      	adds	r3, r0, #1
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d004      	beq.n	8001f64 <__swbuf_r+0x6e>
 8001f5a:	89a3      	ldrh	r3, [r4, #12]
 8001f5c:	07db      	lsls	r3, r3, #31
 8001f5e:	d5e1      	bpl.n	8001f24 <__swbuf_r+0x2e>
 8001f60:	2e0a      	cmp	r6, #10
 8001f62:	d1df      	bne.n	8001f24 <__swbuf_r+0x2e>
 8001f64:	4621      	mov	r1, r4
 8001f66:	4628      	mov	r0, r5
 8001f68:	f7ff ff4e 	bl	8001e08 <_fflush_r>
 8001f6c:	2800      	cmp	r0, #0
 8001f6e:	d0d9      	beq.n	8001f24 <__swbuf_r+0x2e>
 8001f70:	e7d6      	b.n	8001f20 <__swbuf_r+0x2a>
	...

08001f74 <__swsetup_r>:
 8001f74:	b538      	push	{r3, r4, r5, lr}
 8001f76:	4b29      	ldr	r3, [pc, #164]	@ (800201c <__swsetup_r+0xa8>)
 8001f78:	4605      	mov	r5, r0
 8001f7a:	6818      	ldr	r0, [r3, #0]
 8001f7c:	460c      	mov	r4, r1
 8001f7e:	b118      	cbz	r0, 8001f88 <__swsetup_r+0x14>
 8001f80:	6a03      	ldr	r3, [r0, #32]
 8001f82:	b90b      	cbnz	r3, 8001f88 <__swsetup_r+0x14>
 8001f84:	f7ff fa72 	bl	800146c <__sinit>
 8001f88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f8c:	0719      	lsls	r1, r3, #28
 8001f8e:	d422      	bmi.n	8001fd6 <__swsetup_r+0x62>
 8001f90:	06da      	lsls	r2, r3, #27
 8001f92:	d407      	bmi.n	8001fa4 <__swsetup_r+0x30>
 8001f94:	2209      	movs	r2, #9
 8001f96:	602a      	str	r2, [r5, #0]
 8001f98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f9c:	81a3      	strh	r3, [r4, #12]
 8001f9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fa2:	e033      	b.n	800200c <__swsetup_r+0x98>
 8001fa4:	0758      	lsls	r0, r3, #29
 8001fa6:	d512      	bpl.n	8001fce <__swsetup_r+0x5a>
 8001fa8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001faa:	b141      	cbz	r1, 8001fbe <__swsetup_r+0x4a>
 8001fac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001fb0:	4299      	cmp	r1, r3
 8001fb2:	d002      	beq.n	8001fba <__swsetup_r+0x46>
 8001fb4:	4628      	mov	r0, r5
 8001fb6:	f000 f90d 	bl	80021d4 <_free_r>
 8001fba:	2300      	movs	r3, #0
 8001fbc:	6363      	str	r3, [r4, #52]	@ 0x34
 8001fbe:	89a3      	ldrh	r3, [r4, #12]
 8001fc0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001fc4:	81a3      	strh	r3, [r4, #12]
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	6063      	str	r3, [r4, #4]
 8001fca:	6923      	ldr	r3, [r4, #16]
 8001fcc:	6023      	str	r3, [r4, #0]
 8001fce:	89a3      	ldrh	r3, [r4, #12]
 8001fd0:	f043 0308 	orr.w	r3, r3, #8
 8001fd4:	81a3      	strh	r3, [r4, #12]
 8001fd6:	6923      	ldr	r3, [r4, #16]
 8001fd8:	b94b      	cbnz	r3, 8001fee <__swsetup_r+0x7a>
 8001fda:	89a3      	ldrh	r3, [r4, #12]
 8001fdc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001fe0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fe4:	d003      	beq.n	8001fee <__swsetup_r+0x7a>
 8001fe6:	4621      	mov	r1, r4
 8001fe8:	4628      	mov	r0, r5
 8001fea:	f000 f83f 	bl	800206c <__smakebuf_r>
 8001fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ff2:	f013 0201 	ands.w	r2, r3, #1
 8001ff6:	d00a      	beq.n	800200e <__swsetup_r+0x9a>
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	60a2      	str	r2, [r4, #8]
 8001ffc:	6962      	ldr	r2, [r4, #20]
 8001ffe:	4252      	negs	r2, r2
 8002000:	61a2      	str	r2, [r4, #24]
 8002002:	6922      	ldr	r2, [r4, #16]
 8002004:	b942      	cbnz	r2, 8002018 <__swsetup_r+0xa4>
 8002006:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800200a:	d1c5      	bne.n	8001f98 <__swsetup_r+0x24>
 800200c:	bd38      	pop	{r3, r4, r5, pc}
 800200e:	0799      	lsls	r1, r3, #30
 8002010:	bf58      	it	pl
 8002012:	6962      	ldrpl	r2, [r4, #20]
 8002014:	60a2      	str	r2, [r4, #8]
 8002016:	e7f4      	b.n	8002002 <__swsetup_r+0x8e>
 8002018:	2000      	movs	r0, #0
 800201a:	e7f7      	b.n	800200c <__swsetup_r+0x98>
 800201c:	20000020 	.word	0x20000020

08002020 <__swhatbuf_r>:
 8002020:	b570      	push	{r4, r5, r6, lr}
 8002022:	460c      	mov	r4, r1
 8002024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002028:	2900      	cmp	r1, #0
 800202a:	b096      	sub	sp, #88	@ 0x58
 800202c:	4615      	mov	r5, r2
 800202e:	461e      	mov	r6, r3
 8002030:	da0d      	bge.n	800204e <__swhatbuf_r+0x2e>
 8002032:	89a3      	ldrh	r3, [r4, #12]
 8002034:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002038:	f04f 0100 	mov.w	r1, #0
 800203c:	bf14      	ite	ne
 800203e:	2340      	movne	r3, #64	@ 0x40
 8002040:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002044:	2000      	movs	r0, #0
 8002046:	6031      	str	r1, [r6, #0]
 8002048:	602b      	str	r3, [r5, #0]
 800204a:	b016      	add	sp, #88	@ 0x58
 800204c:	bd70      	pop	{r4, r5, r6, pc}
 800204e:	466a      	mov	r2, sp
 8002050:	f000 f8ae 	bl	80021b0 <_fstat_r>
 8002054:	2800      	cmp	r0, #0
 8002056:	dbec      	blt.n	8002032 <__swhatbuf_r+0x12>
 8002058:	9901      	ldr	r1, [sp, #4]
 800205a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800205e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002062:	4259      	negs	r1, r3
 8002064:	4159      	adcs	r1, r3
 8002066:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800206a:	e7eb      	b.n	8002044 <__swhatbuf_r+0x24>

0800206c <__smakebuf_r>:
 800206c:	898b      	ldrh	r3, [r1, #12]
 800206e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002070:	079d      	lsls	r5, r3, #30
 8002072:	4606      	mov	r6, r0
 8002074:	460c      	mov	r4, r1
 8002076:	d507      	bpl.n	8002088 <__smakebuf_r+0x1c>
 8002078:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800207c:	6023      	str	r3, [r4, #0]
 800207e:	6123      	str	r3, [r4, #16]
 8002080:	2301      	movs	r3, #1
 8002082:	6163      	str	r3, [r4, #20]
 8002084:	b003      	add	sp, #12
 8002086:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002088:	ab01      	add	r3, sp, #4
 800208a:	466a      	mov	r2, sp
 800208c:	f7ff ffc8 	bl	8002020 <__swhatbuf_r>
 8002090:	9f00      	ldr	r7, [sp, #0]
 8002092:	4605      	mov	r5, r0
 8002094:	4639      	mov	r1, r7
 8002096:	4630      	mov	r0, r6
 8002098:	f7ff fc26 	bl	80018e8 <_malloc_r>
 800209c:	b948      	cbnz	r0, 80020b2 <__smakebuf_r+0x46>
 800209e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80020a2:	059a      	lsls	r2, r3, #22
 80020a4:	d4ee      	bmi.n	8002084 <__smakebuf_r+0x18>
 80020a6:	f023 0303 	bic.w	r3, r3, #3
 80020aa:	f043 0302 	orr.w	r3, r3, #2
 80020ae:	81a3      	strh	r3, [r4, #12]
 80020b0:	e7e2      	b.n	8002078 <__smakebuf_r+0xc>
 80020b2:	89a3      	ldrh	r3, [r4, #12]
 80020b4:	6020      	str	r0, [r4, #0]
 80020b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020ba:	81a3      	strh	r3, [r4, #12]
 80020bc:	9b01      	ldr	r3, [sp, #4]
 80020be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80020c2:	b15b      	cbz	r3, 80020dc <__smakebuf_r+0x70>
 80020c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80020c8:	4630      	mov	r0, r6
 80020ca:	f000 f80b 	bl	80020e4 <_isatty_r>
 80020ce:	b128      	cbz	r0, 80020dc <__smakebuf_r+0x70>
 80020d0:	89a3      	ldrh	r3, [r4, #12]
 80020d2:	f023 0303 	bic.w	r3, r3, #3
 80020d6:	f043 0301 	orr.w	r3, r3, #1
 80020da:	81a3      	strh	r3, [r4, #12]
 80020dc:	89a3      	ldrh	r3, [r4, #12]
 80020de:	431d      	orrs	r5, r3
 80020e0:	81a5      	strh	r5, [r4, #12]
 80020e2:	e7cf      	b.n	8002084 <__smakebuf_r+0x18>

080020e4 <_isatty_r>:
 80020e4:	b538      	push	{r3, r4, r5, lr}
 80020e6:	4d06      	ldr	r5, [pc, #24]	@ (8002100 <_isatty_r+0x1c>)
 80020e8:	2300      	movs	r3, #0
 80020ea:	4604      	mov	r4, r0
 80020ec:	4608      	mov	r0, r1
 80020ee:	602b      	str	r3, [r5, #0]
 80020f0:	f7fe fbd7 	bl	80008a2 <_isatty>
 80020f4:	1c43      	adds	r3, r0, #1
 80020f6:	d102      	bne.n	80020fe <_isatty_r+0x1a>
 80020f8:	682b      	ldr	r3, [r5, #0]
 80020fa:	b103      	cbz	r3, 80020fe <_isatty_r+0x1a>
 80020fc:	6023      	str	r3, [r4, #0]
 80020fe:	bd38      	pop	{r3, r4, r5, pc}
 8002100:	200001e0 	.word	0x200001e0

08002104 <_lseek_r>:
 8002104:	b538      	push	{r3, r4, r5, lr}
 8002106:	4d07      	ldr	r5, [pc, #28]	@ (8002124 <_lseek_r+0x20>)
 8002108:	4604      	mov	r4, r0
 800210a:	4608      	mov	r0, r1
 800210c:	4611      	mov	r1, r2
 800210e:	2200      	movs	r2, #0
 8002110:	602a      	str	r2, [r5, #0]
 8002112:	461a      	mov	r2, r3
 8002114:	f7fe fbc7 	bl	80008a6 <_lseek>
 8002118:	1c43      	adds	r3, r0, #1
 800211a:	d102      	bne.n	8002122 <_lseek_r+0x1e>
 800211c:	682b      	ldr	r3, [r5, #0]
 800211e:	b103      	cbz	r3, 8002122 <_lseek_r+0x1e>
 8002120:	6023      	str	r3, [r4, #0]
 8002122:	bd38      	pop	{r3, r4, r5, pc}
 8002124:	200001e0 	.word	0x200001e0

08002128 <_read_r>:
 8002128:	b538      	push	{r3, r4, r5, lr}
 800212a:	4d07      	ldr	r5, [pc, #28]	@ (8002148 <_read_r+0x20>)
 800212c:	4604      	mov	r4, r0
 800212e:	4608      	mov	r0, r1
 8002130:	4611      	mov	r1, r2
 8002132:	2200      	movs	r2, #0
 8002134:	602a      	str	r2, [r5, #0]
 8002136:	461a      	mov	r2, r3
 8002138:	f7fe fb9b 	bl	8000872 <_read>
 800213c:	1c43      	adds	r3, r0, #1
 800213e:	d102      	bne.n	8002146 <_read_r+0x1e>
 8002140:	682b      	ldr	r3, [r5, #0]
 8002142:	b103      	cbz	r3, 8002146 <_read_r+0x1e>
 8002144:	6023      	str	r3, [r4, #0]
 8002146:	bd38      	pop	{r3, r4, r5, pc}
 8002148:	200001e0 	.word	0x200001e0

0800214c <_sbrk_r>:
 800214c:	b538      	push	{r3, r4, r5, lr}
 800214e:	4d06      	ldr	r5, [pc, #24]	@ (8002168 <_sbrk_r+0x1c>)
 8002150:	2300      	movs	r3, #0
 8002152:	4604      	mov	r4, r0
 8002154:	4608      	mov	r0, r1
 8002156:	602b      	str	r3, [r5, #0]
 8002158:	f7fe fba8 	bl	80008ac <_sbrk>
 800215c:	1c43      	adds	r3, r0, #1
 800215e:	d102      	bne.n	8002166 <_sbrk_r+0x1a>
 8002160:	682b      	ldr	r3, [r5, #0]
 8002162:	b103      	cbz	r3, 8002166 <_sbrk_r+0x1a>
 8002164:	6023      	str	r3, [r4, #0]
 8002166:	bd38      	pop	{r3, r4, r5, pc}
 8002168:	200001e0 	.word	0x200001e0

0800216c <_write_r>:
 800216c:	b538      	push	{r3, r4, r5, lr}
 800216e:	4d07      	ldr	r5, [pc, #28]	@ (800218c <_write_r+0x20>)
 8002170:	4604      	mov	r4, r0
 8002172:	4608      	mov	r0, r1
 8002174:	4611      	mov	r1, r2
 8002176:	2200      	movs	r2, #0
 8002178:	602a      	str	r2, [r5, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	f7fe fa86 	bl	800068c <_write>
 8002180:	1c43      	adds	r3, r0, #1
 8002182:	d102      	bne.n	800218a <_write_r+0x1e>
 8002184:	682b      	ldr	r3, [r5, #0]
 8002186:	b103      	cbz	r3, 800218a <_write_r+0x1e>
 8002188:	6023      	str	r3, [r4, #0]
 800218a:	bd38      	pop	{r3, r4, r5, pc}
 800218c:	200001e0 	.word	0x200001e0

08002190 <_close_r>:
 8002190:	b538      	push	{r3, r4, r5, lr}
 8002192:	4d06      	ldr	r5, [pc, #24]	@ (80021ac <_close_r+0x1c>)
 8002194:	2300      	movs	r3, #0
 8002196:	4604      	mov	r4, r0
 8002198:	4608      	mov	r0, r1
 800219a:	602b      	str	r3, [r5, #0]
 800219c:	f7fe fb79 	bl	8000892 <_close>
 80021a0:	1c43      	adds	r3, r0, #1
 80021a2:	d102      	bne.n	80021aa <_close_r+0x1a>
 80021a4:	682b      	ldr	r3, [r5, #0]
 80021a6:	b103      	cbz	r3, 80021aa <_close_r+0x1a>
 80021a8:	6023      	str	r3, [r4, #0]
 80021aa:	bd38      	pop	{r3, r4, r5, pc}
 80021ac:	200001e0 	.word	0x200001e0

080021b0 <_fstat_r>:
 80021b0:	b538      	push	{r3, r4, r5, lr}
 80021b2:	4d07      	ldr	r5, [pc, #28]	@ (80021d0 <_fstat_r+0x20>)
 80021b4:	2300      	movs	r3, #0
 80021b6:	4604      	mov	r4, r0
 80021b8:	4608      	mov	r0, r1
 80021ba:	4611      	mov	r1, r2
 80021bc:	602b      	str	r3, [r5, #0]
 80021be:	f7fe fb6b 	bl	8000898 <_fstat>
 80021c2:	1c43      	adds	r3, r0, #1
 80021c4:	d102      	bne.n	80021cc <_fstat_r+0x1c>
 80021c6:	682b      	ldr	r3, [r5, #0]
 80021c8:	b103      	cbz	r3, 80021cc <_fstat_r+0x1c>
 80021ca:	6023      	str	r3, [r4, #0]
 80021cc:	bd38      	pop	{r3, r4, r5, pc}
 80021ce:	bf00      	nop
 80021d0:	200001e0 	.word	0x200001e0

080021d4 <_free_r>:
 80021d4:	b538      	push	{r3, r4, r5, lr}
 80021d6:	4605      	mov	r5, r0
 80021d8:	2900      	cmp	r1, #0
 80021da:	d041      	beq.n	8002260 <_free_r+0x8c>
 80021dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80021e0:	1f0c      	subs	r4, r1, #4
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	bfb8      	it	lt
 80021e6:	18e4      	addlt	r4, r4, r3
 80021e8:	f7ff fe36 	bl	8001e58 <__malloc_lock>
 80021ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002264 <_free_r+0x90>)
 80021ee:	6813      	ldr	r3, [r2, #0]
 80021f0:	b933      	cbnz	r3, 8002200 <_free_r+0x2c>
 80021f2:	6063      	str	r3, [r4, #4]
 80021f4:	6014      	str	r4, [r2, #0]
 80021f6:	4628      	mov	r0, r5
 80021f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80021fc:	f7ff be32 	b.w	8001e64 <__malloc_unlock>
 8002200:	42a3      	cmp	r3, r4
 8002202:	d908      	bls.n	8002216 <_free_r+0x42>
 8002204:	6820      	ldr	r0, [r4, #0]
 8002206:	1821      	adds	r1, r4, r0
 8002208:	428b      	cmp	r3, r1
 800220a:	bf01      	itttt	eq
 800220c:	6819      	ldreq	r1, [r3, #0]
 800220e:	685b      	ldreq	r3, [r3, #4]
 8002210:	1809      	addeq	r1, r1, r0
 8002212:	6021      	streq	r1, [r4, #0]
 8002214:	e7ed      	b.n	80021f2 <_free_r+0x1e>
 8002216:	461a      	mov	r2, r3
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	b10b      	cbz	r3, 8002220 <_free_r+0x4c>
 800221c:	42a3      	cmp	r3, r4
 800221e:	d9fa      	bls.n	8002216 <_free_r+0x42>
 8002220:	6811      	ldr	r1, [r2, #0]
 8002222:	1850      	adds	r0, r2, r1
 8002224:	42a0      	cmp	r0, r4
 8002226:	d10b      	bne.n	8002240 <_free_r+0x6c>
 8002228:	6820      	ldr	r0, [r4, #0]
 800222a:	4401      	add	r1, r0
 800222c:	1850      	adds	r0, r2, r1
 800222e:	4283      	cmp	r3, r0
 8002230:	6011      	str	r1, [r2, #0]
 8002232:	d1e0      	bne.n	80021f6 <_free_r+0x22>
 8002234:	6818      	ldr	r0, [r3, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	6053      	str	r3, [r2, #4]
 800223a:	4408      	add	r0, r1
 800223c:	6010      	str	r0, [r2, #0]
 800223e:	e7da      	b.n	80021f6 <_free_r+0x22>
 8002240:	d902      	bls.n	8002248 <_free_r+0x74>
 8002242:	230c      	movs	r3, #12
 8002244:	602b      	str	r3, [r5, #0]
 8002246:	e7d6      	b.n	80021f6 <_free_r+0x22>
 8002248:	6820      	ldr	r0, [r4, #0]
 800224a:	1821      	adds	r1, r4, r0
 800224c:	428b      	cmp	r3, r1
 800224e:	bf04      	itt	eq
 8002250:	6819      	ldreq	r1, [r3, #0]
 8002252:	685b      	ldreq	r3, [r3, #4]
 8002254:	6063      	str	r3, [r4, #4]
 8002256:	bf04      	itt	eq
 8002258:	1809      	addeq	r1, r1, r0
 800225a:	6021      	streq	r1, [r4, #0]
 800225c:	6054      	str	r4, [r2, #4]
 800225e:	e7ca      	b.n	80021f6 <_free_r+0x22>
 8002260:	bd38      	pop	{r3, r4, r5, pc}
 8002262:	bf00      	nop
 8002264:	200001dc 	.word	0x200001dc

08002268 <_init>:
 8002268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800226a:	bf00      	nop
 800226c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800226e:	bc08      	pop	{r3}
 8002270:	469e      	mov	lr, r3
 8002272:	4770      	bx	lr

08002274 <_fini>:
 8002274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002276:	bf00      	nop
 8002278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800227a:	bc08      	pop	{r3}
 800227c:	469e      	mov	lr, r3
 800227e:	4770      	bx	lr
