$date
	Wed Dec 25 00:39:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DataMemory_tb $end
$var wire 32 ! ReadData [31:0] $end
$var reg 32 " Address [31:0] $end
$var reg 1 # MemRead $end
$var reg 1 $ MemWrite $end
$var reg 32 % WriteData [31:0] $end
$scope module uut $end
$var wire 32 & Address [31:0] $end
$var wire 1 # MemRead $end
$var wire 1 $ MemWrite $end
$var wire 32 ' WriteData [31:0] $end
$var reg 32 ( ReadData [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000000000 )
bx (
b11011110101011011011111011101111 '
b0 &
b11011110101011011011111011101111 %
1$
0#
b0 "
bx !
$end
#10
b11011110101011011011111011101111 !
b11011110101011011011111011101111 (
1#
0$
#20
