# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../fifo_placa_def/fifo_placa_def.srcs/sim_1/new/testbench_fifo_16_byte_distributted_RAM.vhd" \

# Do not sort compile order
nosort
