

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Sun May 25 15:19:38 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   188480|   188480| 0.942 ms | 0.942 ms |  188418|  188418| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+----------+----------+--------+--------+----------+
        |                   |                |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
        |      Instance     |     Module     |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
        +-------------------+----------------+---------+---------+----------+----------+--------+--------+----------+
        |myproject_U0       |myproject       |    52396|    52396| 0.262 ms | 0.262 ms |   21782|   47918| dataflow |
        |Loop_2_proc_U0     |Loop_2_proc     |   188417|   188417| 0.942 ms | 0.942 ms |  188417|  188417|   none   |
        |Loop_1_proc700_U0  |Loop_1_proc700  |   106497|   106497| 0.532 ms | 0.532 ms |  106497|  106497|   none   |
        +-------------------+----------------+---------+---------+----------+----------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        7|      -|     474|   1192|    -|
|Instance         |      246|      0|   35749|  78536|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      253|      0|   36223|  79730|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       90|      0|      34|    149|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+-------+-------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------+----------------+---------+-------+-------+-------+-----+
    |Loop_1_proc700_U0  |Loop_1_proc700  |        0|      0|    688|   1057|    0|
    |Loop_2_proc_U0     |Loop_2_proc     |        0|      0|    777|    997|    0|
    |myproject_U0       |myproject       |      246|      0|  34284|  76482|    0|
    +-------------------+----------------+---------+-------+-------+-------+-----+
    |Total              |                |      246|      0|  35749|  78536|    0|
    +-------------------+----------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |in_local_V_data_0_V_U   |        1|  67|   0|    -|  4096|    4|    16384|
    |in_local_V_data_1_V_U   |        1|  67|   0|    -|  4096|    4|    16384|
    |in_local_V_data_2_V_U   |        1|  67|   0|    -|  4096|    4|    16384|
    |is_last_0_i_loc_c_U     |        0|   5|   0|    -|     3|    1|        3|
    |out_local_V_data_0_V_U  |        1|  67|   0|    -|  4096|    4|    16384|
    |out_local_V_data_1_V_U  |        1|  67|   0|    -|  4096|    4|    16384|
    |out_local_V_data_2_V_U  |        1|  67|   0|    -|  4096|    4|    16384|
    |out_local_V_data_3_V_U  |        1|  67|   0|    -|  4096|    4|    16384|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        7| 474|   0|    0| 28675|   29|   114691|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Loop_1_proc700_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

