Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 25 09:41:03 2021
| Host         : Gaming-PC-2021 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_filter_top_timing_summary_routed.rpt -pb fir_filter_top_timing_summary_routed.pb -rpx fir_filter_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter_top
| Device       : 7k70t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.848     -149.819                    403                 4248        0.055        0.000                      0                 4248       -0.849      -94.899                     398                  2547  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)           Period(ns)      Frequency(MHz)
-----       ------------           ----------      --------------
ADC_CLK_P   {0.000 0.250}          0.500           2000.000        
DAC_CLK_P   {0.000 0.250}          0.500           2000.000        
FPGA_CLK_P  {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_CLK_P          -0.475     -118.076                    352                  369        0.055        0.000                      0                  369       -0.849      -88.800                     371                   371  
DAC_CLK_P          -0.848      -31.742                     51                   52        0.177        0.000                      0                   52       -0.849       -6.100                      27                    27  
FPGA_CLK_P          0.210        0.000                      0                 3827        0.085        0.000                      0                 3827        1.600        0.000                       0                  2149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_CLK_P
  To Clock:  ADC_CLK_P

Setup :          352  Failing Endpoints,  Worst Slack       -0.475ns,  Total Violation     -118.076ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :          371  Failing Endpoints,  Worst Slack       -0.849ns,  Total Violation      -88.800ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 d_valid_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_valid_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.302ns (31.790%)  route 0.648ns (68.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 4.019 - 0.500 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.256     3.803    ADC_CLK_BUFG
    SLICE_X30Y16         FDPE                                         r  d_valid_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDPE (Prop_fdpe_C_Q)         0.216     4.019 r  d_valid_counter_reg[0]/Q
                         net (fo=7, routed)           0.472     4.492    d_valid_counter_reg_n_0_[0]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.043     4.535 r  d_valid_counter[8]_i_2/O
                         net (fo=3, routed)           0.176     4.710    d_valid_counter[8]_i_2_n_0
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.043     4.753 r  d_valid_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     4.753    p_0_in__0[8]
    SLICE_X30Y18         FDCE                                         r  d_valid_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.137     4.019    ADC_CLK_BUFG
    SLICE_X30Y18         FDCE                                         r  d_valid_counter_reg[8]/C
                         clock pessimism              0.261     4.280    
                         clock uncertainty           -0.035     4.245    
    SLICE_X30Y18         FDCE (Setup_fdce_C_D)        0.033     4.278    d_valid_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          4.278    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                 -0.475    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 d_valid_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_valid_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.302ns (31.900%)  route 0.645ns (68.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 4.019 - 0.500 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.256     3.803    ADC_CLK_BUFG
    SLICE_X30Y16         FDPE                                         r  d_valid_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDPE (Prop_fdpe_C_Q)         0.216     4.019 r  d_valid_counter_reg[0]/Q
                         net (fo=7, routed)           0.472     4.492    d_valid_counter_reg_n_0_[0]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.043     4.535 r  d_valid_counter[8]_i_2/O
                         net (fo=3, routed)           0.172     4.707    d_valid_counter[8]_i_2_n_0
    SLICE_X30Y18         LUT3 (Prop_lut3_I1_O)        0.043     4.750 r  d_valid_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     4.750    p_0_in__0[6]
    SLICE_X30Y18         FDCE                                         r  d_valid_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.137     4.019    ADC_CLK_BUFG
    SLICE_X30Y18         FDCE                                         r  d_valid_counter_reg[6]/C
                         clock pessimism              0.261     4.280    
                         clock uncertainty           -0.035     4.245    
    SLICE_X30Y18         FDCE (Setup_fdce_C_D)        0.033     4.278    d_valid_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          4.278    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.465ns  (required time - arrival time)
  Source:                 d_valid_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_valid_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.302ns (32.148%)  route 0.637ns (67.852%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 4.020 - 0.500 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.256     3.803    ADC_CLK_BUFG
    SLICE_X30Y16         FDPE                                         r  d_valid_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDPE (Prop_fdpe_C_Q)         0.216     4.019 r  d_valid_counter_reg[0]/Q
                         net (fo=7, routed)           0.472     4.492    d_valid_counter_reg_n_0_[0]
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.043     4.535 r  d_valid_counter[8]_i_2/O
                         net (fo=3, routed)           0.165     4.700    d_valid_counter[8]_i_2_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I2_O)        0.043     4.743 r  d_valid_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     4.743    p_0_in__0[7]
    SLICE_X29Y17         FDCE                                         r  d_valid_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.138     4.020    ADC_CLK_BUFG
    SLICE_X29Y17         FDCE                                         r  d_valid_counter_reg[7]/C
                         clock pessimism              0.261     4.281    
                         clock uncertainty           -0.035     4.246    
    SLICE_X29Y17         FDCE (Setup_fdce_C_D)        0.032     4.278    d_valid_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          4.278    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 -0.465    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_3Q_reg[4][0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_4Q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 4.015 - 0.500 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.250     3.797    ADC_CLK_BUFG
    SLICE_X38Y13         SRL16E                                       r  d_3Q_reg[4][0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.777 r  d_3Q_reg[4][0]_srl2/Q
                         net (fo=1, routed)           0.000     4.777    d_3Q_reg[4][0]_srl2_n_0
    SLICE_X38Y13         FDRE                                         r  d_4Q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.133     4.015    ADC_CLK_BUFG
    SLICE_X38Y13         FDRE                                         r  d_4Q_reg[4][0]/C
                         clock pessimism              0.282     4.297    
                         clock uncertainty           -0.035     4.262    
    SLICE_X38Y13         FDRE (Setup_fdre_C_D)        0.064     4.326    d_4Q_reg[4][0]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_3Q_reg[4][8]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_4Q_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 4.015 - 0.500 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.251     3.798    ADC_CLK_BUFG
    SLICE_X38Y11         SRL16E                                       r  d_3Q_reg[4][8]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.778 r  d_3Q_reg[4][8]_srl2/Q
                         net (fo=1, routed)           0.000     4.778    d_3Q_reg[4][8]_srl2_n_0
    SLICE_X38Y11         FDRE                                         r  d_4Q_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.133     4.015    ADC_CLK_BUFG
    SLICE_X38Y11         FDRE                                         r  d_4Q_reg[4][8]/C
                         clock pessimism              0.283     4.298    
                         clock uncertainty           -0.035     4.263    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)        0.064     4.327    d_4Q_reg[4][8]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_4Q_reg[3][8]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_5Q_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 4.015 - 0.500 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.251     3.798    ADC_CLK_BUFG
    SLICE_X38Y12         SRL16E                                       r  d_4Q_reg[3][8]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.778 r  d_4Q_reg[3][8]_srl3/Q
                         net (fo=1, routed)           0.000     4.778    d_4Q_reg[3][8]_srl3_n_0
    SLICE_X38Y12         FDRE                                         r  d_5Q_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.133     4.015    ADC_CLK_BUFG
    SLICE_X38Y12         FDRE                                         r  d_5Q_reg[3][8]/C
                         clock pessimism              0.283     4.298    
                         clock uncertainty           -0.035     4.263    
    SLICE_X38Y12         FDRE (Setup_fdre_C_D)        0.064     4.327    d_5Q_reg[3][8]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_4Q_reg[3][0]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_5Q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 4.014 - 0.500 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.248     3.795    ADC_CLK_BUFG
    SLICE_X38Y14         SRL16E                                       r  d_4Q_reg[3][0]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.775 r  d_4Q_reg[3][0]_srl3/Q
                         net (fo=1, routed)           0.000     4.775    d_4Q_reg[3][0]_srl3_n_0
    SLICE_X38Y14         FDRE                                         r  d_5Q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.132     4.014    ADC_CLK_BUFG
    SLICE_X38Y14         FDRE                                         r  d_5Q_reg[3][0]/C
                         clock pessimism              0.281     4.295    
                         clock uncertainty           -0.035     4.260    
    SLICE_X38Y14         FDRE (Setup_fdre_C_D)        0.064     4.324    d_5Q_reg[3][0]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_5Q_reg[2][0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.516ns = ( 4.016 - 0.500 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.252     3.799    ADC_CLK_BUFG
    SLICE_X38Y10         SRL16E                                       r  d_5Q_reg[2][0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.779 r  d_5Q_reg[2][0]_srl4/Q
                         net (fo=1, routed)           0.000     4.779    d_5Q_reg[2][0]_srl4_n_0
    SLICE_X38Y10         FDRE                                         r  d_6Q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.134     4.016    ADC_CLK_BUFG
    SLICE_X38Y10         FDRE                                         r  d_6Q_reg[2][0]/C
                         clock pessimism              0.283     4.299    
                         clock uncertainty           -0.035     4.264    
    SLICE_X38Y10         FDRE (Setup_fdre_C_D)        0.064     4.328    d_6Q_reg[2][0]
  -------------------------------------------------------------------
                         required time                          4.328    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_5Q_reg[2][8]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 4.011 - 0.500 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.245     3.792    ADC_CLK_BUFG
    SLICE_X38Y17         SRL16E                                       r  d_5Q_reg[2][8]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.772 r  d_5Q_reg[2][8]_srl4/Q
                         net (fo=1, routed)           0.000     4.772    d_5Q_reg[2][8]_srl4_n_0
    SLICE_X38Y17         FDRE                                         r  d_6Q_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.129     4.011    ADC_CLK_BUFG
    SLICE_X38Y17         FDRE                                         r  d_6Q_reg[2][8]/C
                         clock pessimism              0.281     4.292    
                         clock uncertainty           -0.035     4.257    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.064     4.321    d_6Q_reg[2][8]
  -------------------------------------------------------------------
                         required time                          4.321    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_6Q_reg[1][0]_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_7Q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 4.010 - 0.500 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.244     3.791    ADC_CLK_BUFG
    SLICE_X38Y18         SRL16E                                       r  d_6Q_reg[1][0]_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.771 r  d_6Q_reg[1][0]_srl5/Q
                         net (fo=1, routed)           0.000     4.771    d_6Q_reg[1][0]_srl5_n_0
    SLICE_X38Y18         FDRE                                         r  d_7Q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.128     4.010    ADC_CLK_BUFG
    SLICE_X38Y18         FDRE                                         r  d_7Q_reg[1][0]/C
                         clock pessimism              0.281     4.291    
                         clock uncertainty           -0.035     4.256    
    SLICE_X38Y18         FDRE (Setup_fdre_C_D)        0.064     4.320    d_7Q_reg[1][0]
  -------------------------------------------------------------------
                         required time                          4.320    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 -0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 d_1Q_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_5Q_reg[2][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.091ns (25.476%)  route 0.266ns (74.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.855    ADC_CLK_BUFG
    SLICE_X34Y15         FDRE                                         r  d_1Q_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.091     1.946 r  d_1Q_reg[2][15]/Q
                         net (fo=1, routed)           0.266     2.212    d_1Q_reg[2][15]
    SLICE_X38Y17         SRL16E                                       r  d_5Q_reg[2][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.802     2.203    ADC_CLK_BUFG
    SLICE_X38Y17         SRL16E                                       r  d_5Q_reg[2][15]_srl4/CLK
                         clock pessimism             -0.164     2.039    
    SLICE_X38Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.157    d_5Q_reg[2][15]_srl4
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 d_1Q_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_4Q_reg[3][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.091ns (25.240%)  route 0.270ns (74.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.591     1.856    ADC_CLK_BUFG
    SLICE_X33Y12         FDRE                                         r  d_1Q_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.091     1.947 r  d_1Q_reg[3][15]/Q
                         net (fo=1, routed)           0.270     2.217    d_1Q_reg[3][15]
    SLICE_X38Y12         SRL16E                                       r  d_4Q_reg[3][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.806     2.207    ADC_CLK_BUFG
    SLICE_X38Y12         SRL16E                                       r  d_4Q_reg[3][15]_srl3/CLK
                         clock pessimism             -0.164     2.043    
    SLICE_X38Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.161    d_4Q_reg[3][15]_srl3
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 d_1Q_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[1][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.091ns (25.509%)  route 0.266ns (74.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.589     1.854    ADC_CLK_BUFG
    SLICE_X35Y16         FDRE                                         r  d_1Q_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.091     1.945 r  d_1Q_reg[1][15]/Q
                         net (fo=1, routed)           0.266     2.211    d_1Q_reg[1][15]
    SLICE_X38Y19         SRL16E                                       r  d_6Q_reg[1][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.800     2.201    ADC_CLK_BUFG
    SLICE_X38Y19         SRL16E                                       r  d_6Q_reg[1][15]_srl5/CLK
                         clock pessimism             -0.164     2.037    
    SLICE_X38Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.155    d_6Q_reg[1][15]_srl5
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 d_1Q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_3Q_reg[4][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.091ns (25.213%)  route 0.270ns (74.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.855    ADC_CLK_BUFG
    SLICE_X33Y14         FDRE                                         r  d_1Q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.091     1.946 r  d_1Q_reg[4][7]/Q
                         net (fo=1, routed)           0.270     2.216    d_1Q_reg[4][7]
    SLICE_X38Y13         SRL16E                                       r  d_3Q_reg[4][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.805     2.206    ADC_CLK_BUFG
    SLICE_X38Y13         SRL16E                                       r  d_3Q_reg[4][7]_srl2/CLK
                         clock pessimism             -0.164     2.042    
    SLICE_X38Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.160    d_3Q_reg[4][7]_srl2
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 d_1Q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[1][4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.426%)  route 0.218ns (70.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.588     1.853    ADC_CLK_BUFG
    SLICE_X35Y17         FDRE                                         r  d_1Q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.091     1.944 r  d_1Q_reg[1][4]/Q
                         net (fo=1, routed)           0.218     2.163    d_1Q_reg[1][4]
    SLICE_X38Y18         SRL16E                                       r  d_6Q_reg[1][4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.801     2.202    ADC_CLK_BUFG
    SLICE_X38Y18         SRL16E                                       r  d_6Q_reg[1][4]_srl5/CLK
                         clock pessimism             -0.164     2.038    
    SLICE_X38Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     2.104    d_6Q_reg[1][4]_srl5
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 d_1Q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_3Q_reg[4][9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.516%)  route 0.217ns (70.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.855    ADC_CLK_BUFG
    SLICE_X34Y14         FDRE                                         r  d_1Q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.091     1.946 r  d_1Q_reg[4][9]/Q
                         net (fo=1, routed)           0.217     2.164    d_1Q_reg[4][9]
    SLICE_X38Y11         SRL16E                                       r  d_3Q_reg[4][9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.808     2.209    ADC_CLK_BUFG
    SLICE_X38Y11         SRL16E                                       r  d_3Q_reg[4][9]_srl2/CLK
                         clock pessimism             -0.164     2.045    
    SLICE_X38Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.060     2.105    d_3Q_reg[4][9]_srl2
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 d_1Q_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_4Q_reg[3][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.100%)  route 0.232ns (69.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.855    ADC_CLK_BUFG
    SLICE_X35Y13         FDRE                                         r  d_1Q_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.100     1.955 r  d_1Q_reg[3][2]/Q
                         net (fo=1, routed)           0.232     2.188    d_1Q_reg[3][2]
    SLICE_X38Y14         SRL16E                                       r  d_4Q_reg[3][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.805     2.206    ADC_CLK_BUFG
    SLICE_X38Y14         SRL16E                                       r  d_4Q_reg[3][2]_srl3/CLK
                         clock pessimism             -0.164     2.042    
    SLICE_X38Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     2.128    d_4Q_reg[3][2]_srl3
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 d_1Q_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[1][5]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.091ns (29.839%)  route 0.214ns (70.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.589     1.854    ADC_CLK_BUFG
    SLICE_X35Y16         FDRE                                         r  d_1Q_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.091     1.945 r  d_1Q_reg[1][5]/Q
                         net (fo=1, routed)           0.214     2.159    d_1Q_reg[1][5]
    SLICE_X38Y18         SRL16E                                       r  d_6Q_reg[1][5]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.801     2.202    ADC_CLK_BUFG
    SLICE_X38Y18         SRL16E                                       r  d_6Q_reg[1][5]_srl5/CLK
                         clock pessimism             -0.164     2.038    
    SLICE_X38Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     2.099    d_6Q_reg[1][5]_srl5
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 d_1Q_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_3Q_reg[4][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.973%)  route 0.245ns (71.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.855    ADC_CLK_BUFG
    SLICE_X33Y14         FDRE                                         r  d_1Q_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.100     1.955 r  d_1Q_reg[4][1]/Q
                         net (fo=1, routed)           0.245     2.200    d_1Q_reg[4][1]
    SLICE_X38Y13         SRL16E                                       r  d_3Q_reg[4][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.805     2.206    ADC_CLK_BUFG
    SLICE_X38Y13         SRL16E                                       r  d_3Q_reg[4][1]_srl2/CLK
                         clock pessimism             -0.164     2.042    
    SLICE_X38Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.140    d_3Q_reg[4][1]_srl2
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 d_1Q_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_3Q_reg[4][6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.131%)  route 0.243ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.589     1.854    ADC_CLK_BUFG
    SLICE_X32Y16         FDRE                                         r  d_1Q_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.100     1.954 r  d_1Q_reg[4][6]/Q
                         net (fo=1, routed)           0.243     2.198    d_1Q_reg[4][6]
    SLICE_X38Y13         SRL16E                                       r  d_3Q_reg[4][6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.805     2.206    ADC_CLK_BUFG
    SLICE_X38Y13         SRL16E                                       r  d_3Q_reg[4][6]_srl2/CLK
                         clock pessimism             -0.164     2.042    
    SLICE_X38Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.136    d_3Q_reg[4][6]_srl2
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_CLK_P
Waveform(ns):       { 0.000 0.250 }
Period(ns):         0.500
Sources:            { ADC_CLK_P }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.349         0.500       -0.849     BUFGCTRL_X0Y1  ADC_CLK_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X29Y14   d_1Q_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X29Y14   d_1Q_reg[0][15]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X29Y14   d_1Q_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X28Y15   d_1Q_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X28Y15   d_1Q_reg[0][6]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X28Y15   d_1Q_reg[0][7]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X29Y14   d_1Q_reg[0][8]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X28Y15   d_1Q_reg[0][9]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X35Y16   d_1Q_reg[1][13]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_3Q_reg[4][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_3Q_reg[4][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_3Q_reg[4][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_3Q_reg[4][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_3Q_reg[4][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_3Q_reg[4][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_3Q_reg[4][13]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DAC_CLK_P
  To Clock:  DAC_CLK_P

Setup :           51  Failing Endpoints,  Worst Slack       -0.848ns,  Total Violation      -31.742ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :           27  Failing Endpoints,  Worst Slack       -0.849ns,  Total Violation       -6.100ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.848ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.302ns (27.539%)  route 0.795ns (72.461%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 4.029 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 r  s_fir_data_out_reg[3]_replica/Q
                         net (fo=18, routed)          0.371     4.398    sel0[2]_repN
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.043     4.441 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.163     4.605    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.043     4.648 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.260     4.908    DAC_DATA_IN0
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.144     4.029    DAC_CLK_BUFG
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[15]/C
                         clock pessimism              0.260     4.289    
                         clock uncertainty           -0.035     4.254    
    SLICE_X15Y20         FDRE (Setup_fdre_C_CE)      -0.194     4.060    DAC_DATA_IN_reg[15]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                 -0.848    

Slack (VIOLATED) :        -0.848ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.302ns (27.539%)  route 0.795ns (72.461%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 4.029 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 r  s_fir_data_out_reg[3]_replica/Q
                         net (fo=18, routed)          0.371     4.398    sel0[2]_repN
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.043     4.441 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.163     4.605    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.043     4.648 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.260     4.908    DAC_DATA_IN0
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.144     4.029    DAC_CLK_BUFG
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[3]/C
                         clock pessimism              0.260     4.289    
                         clock uncertainty           -0.035     4.254    
    SLICE_X15Y20         FDRE (Setup_fdre_C_CE)      -0.194     4.060    DAC_DATA_IN_reg[3]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                 -0.848    

Slack (VIOLATED) :        -0.791ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.345ns (26.514%)  route 0.956ns (73.486%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 4.030 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 f  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.427     4.454    sel0[3]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.043     4.497 f  DAC_DATA_IN[15]_i_7/O
                         net (fo=16, routed)          0.284     4.781    G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.043     4.824 r  G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN[14]_i_3/O
                         net (fo=1, routed)           0.245     5.069    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[14]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.043     5.112 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[14]_i_1/O
                         net (fo=1, routed)           0.000     5.112    G_FIR_FILTER[5].U_FIR_FILTER_n_1
    SLICE_X14Y18         FDRE                                         r  DAC_DATA_IN_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.145     4.030    DAC_CLK_BUFG
    SLICE_X14Y18         FDRE                                         r  DAC_DATA_IN_reg[14]/C
                         clock pessimism              0.262     4.292    
                         clock uncertainty           -0.035     4.257    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.065     4.322    DAC_DATA_IN_reg[14]
  -------------------------------------------------------------------
                         required time                          4.322    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 -0.791    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.345ns (26.538%)  route 0.955ns (73.462%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 4.030 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 f  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.427     4.454    sel0[3]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.043     4.497 f  DAC_DATA_IN[15]_i_7/O
                         net (fo=16, routed)          0.268     4.766    G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.043     4.809 r  G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN[13]_i_3/O
                         net (fo=1, routed)           0.259     5.068    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[13]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.043     5.111 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[13]_i_1/O
                         net (fo=1, routed)           0.000     5.111    G_FIR_FILTER[5].U_FIR_FILTER_n_2
    SLICE_X14Y18         FDRE                                         r  DAC_DATA_IN_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.145     4.030    DAC_CLK_BUFG
    SLICE_X14Y18         FDRE                                         r  DAC_DATA_IN_reg[13]/C
                         clock pessimism              0.262     4.292    
                         clock uncertainty           -0.035     4.257    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.066     4.323    DAC_DATA_IN_reg[13]
  -------------------------------------------------------------------
                         required time                          4.323    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.302ns (29.117%)  route 0.735ns (70.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 4.031 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 r  s_fir_data_out_reg[3]_replica/Q
                         net (fo=18, routed)          0.371     4.398    sel0[2]_repN
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.043     4.441 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.163     4.605    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.043     4.648 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.201     4.848    DAC_DATA_IN0
    SLICE_X16Y17         FDRE                                         r  DAC_DATA_IN_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.146     4.031    DAC_CLK_BUFG
    SLICE_X16Y17         FDRE                                         r  DAC_DATA_IN_reg[1]/C
                         clock pessimism              0.238     4.269    
                         clock uncertainty           -0.035     4.234    
    SLICE_X16Y17         FDRE (Setup_fdre_C_CE)      -0.169     4.065    DAC_DATA_IN_reg[1]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 -0.784    

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.302ns (29.117%)  route 0.735ns (70.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 4.031 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 r  s_fir_data_out_reg[3]_replica/Q
                         net (fo=18, routed)          0.371     4.398    sel0[2]_repN
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.043     4.441 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.163     4.605    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.043     4.648 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.201     4.848    DAC_DATA_IN0
    SLICE_X16Y17         FDRE                                         r  DAC_DATA_IN_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.146     4.031    DAC_CLK_BUFG
    SLICE_X16Y17         FDRE                                         r  DAC_DATA_IN_reg[2]/C
                         clock pessimism              0.238     4.269    
                         clock uncertainty           -0.035     4.234    
    SLICE_X16Y17         FDRE (Setup_fdre_C_CE)      -0.169     4.065    DAC_DATA_IN_reg[2]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 -0.784    

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.302ns (29.117%)  route 0.735ns (70.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 4.031 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 r  s_fir_data_out_reg[3]_replica/Q
                         net (fo=18, routed)          0.371     4.398    sel0[2]_repN
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.043     4.441 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.163     4.605    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.043     4.648 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.201     4.848    DAC_DATA_IN0
    SLICE_X16Y17         FDRE                                         r  DAC_DATA_IN_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.146     4.031    DAC_CLK_BUFG
    SLICE_X16Y17         FDRE                                         r  DAC_DATA_IN_reg[5]/C
                         clock pessimism              0.238     4.269    
                         clock uncertainty           -0.035     4.234    
    SLICE_X16Y17         FDRE (Setup_fdre_C_CE)      -0.169     4.065    DAC_DATA_IN_reg[5]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 -0.784    

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.302ns (29.117%)  route 0.735ns (70.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 4.031 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 r  s_fir_data_out_reg[3]_replica/Q
                         net (fo=18, routed)          0.371     4.398    sel0[2]_repN
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.043     4.441 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.163     4.605    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.043     4.648 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.201     4.848    DAC_DATA_IN0
    SLICE_X16Y17         FDRE                                         r  DAC_DATA_IN_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.146     4.031    DAC_CLK_BUFG
    SLICE_X16Y17         FDRE                                         r  DAC_DATA_IN_reg[6]/C
                         clock pessimism              0.238     4.269    
                         clock uncertainty           -0.035     4.234    
    SLICE_X16Y17         FDRE (Setup_fdre_C_CE)      -0.169     4.065    DAC_DATA_IN_reg[6]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 -0.784    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.345ns (27.695%)  route 0.901ns (72.305%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 4.029 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 f  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.427     4.454    sel0[3]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.043     4.497 f  DAC_DATA_IN[15]_i_7/O
                         net (fo=16, routed)          0.383     4.880    G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.043     4.923 r  G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN[15]_i_6/O
                         net (fo=1, routed)           0.091     5.014    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[15]_1
    SLICE_X15Y20         LUT6 (Prop_lut6_I1_O)        0.043     5.057 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[15]_i_2/O
                         net (fo=1, routed)           0.000     5.057    G_FIR_FILTER[5].U_FIR_FILTER_n_0
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.144     4.029    DAC_CLK_BUFG
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[15]/C
                         clock pessimism              0.260     4.289    
                         clock uncertainty           -0.035     4.254    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)        0.032     4.286    DAC_DATA_IN_reg[15]
  -------------------------------------------------------------------
                         required time                          4.286    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.345ns (27.732%)  route 0.899ns (72.268%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 4.029 - 0.500 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.261     3.811    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.216     4.027 f  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.427     4.454    sel0[3]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.043     4.497 f  DAC_DATA_IN[15]_i_7/O
                         net (fo=16, routed)          0.289     4.786    G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0
    SLICE_X17Y19         LUT6 (Prop_lut6_I5_O)        0.043     4.829 r  G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN[3]_i_3/O
                         net (fo=1, routed)           0.183     5.012    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[3]
    SLICE_X15Y20         LUT6 (Prop_lut6_I1_O)        0.043     5.055 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[3]_i_1/O
                         net (fo=1, routed)           0.000     5.055    G_FIR_FILTER[5].U_FIR_FILTER_n_12
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          1.144     4.029    DAC_CLK_BUFG
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[3]/C
                         clock pessimism              0.260     4.289    
                         clock uncertainty           -0.035     4.254    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)        0.031     4.285    DAC_DATA_IN_reg[3]
  -------------------------------------------------------------------
                         required time                          4.285    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 -0.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.507%)  route 0.147ns (53.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.862    DAC_CLK_BUFG
    SLICE_X15Y19         FDCE                                         r  s_fir_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.100     1.962 r  s_fir_data_out_reg[6]/Q
                         net (fo=19, routed)          0.147     2.109    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0[3]
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.028     2.137 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[11]_i_1/O
                         net (fo=1, routed)           0.000     2.137    G_FIR_FILTER[5].U_FIR_FILTER_n_4
    SLICE_X14Y19         FDRE                                         r  DAC_DATA_IN_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.813     2.217    DAC_CLK_BUFG
    SLICE_X14Y19         FDRE                                         r  DAC_DATA_IN_reg[11]/C
                         clock pessimism             -0.344     1.873    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.087     1.960    DAC_DATA_IN_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.163%)  route 0.138ns (51.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.865    DAC_CLK_BUFG
    SLICE_X15Y16         FDCE                                         r  s_fir_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.100     1.965 r  s_fir_data_out_reg[1]/Q
                         net (fo=18, routed)          0.138     2.103    sel0[0]
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.028     2.131 r  s_fir_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.131    p_2_in[2]
    SLICE_X15Y15         FDCE                                         r  s_fir_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.817     2.221    DAC_CLK_BUFG
    SLICE_X15Y15         FDCE                                         r  s_fir_data_out_reg[2]/C
                         clock pessimism             -0.343     1.878    
    SLICE_X15Y15         FDCE (Hold_fdce_C_D)         0.061     1.939    s_fir_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.901%)  route 0.139ns (52.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.862    DAC_CLK_BUFG
    SLICE_X15Y19         FDCE                                         r  s_fir_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.100     1.962 r  s_fir_data_out_reg[6]/Q
                         net (fo=19, routed)          0.139     2.101    sel0[5]
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.028     2.129 r  s_fir_data_out[7]_i_2/O
                         net (fo=1, routed)           0.000     2.129    p_2_in[7]
    SLICE_X15Y21         FDCE                                         r  s_fir_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.811     2.215    DAC_CLK_BUFG
    SLICE_X15Y21         FDCE                                         r  s_fir_data_out_reg[7]/C
                         clock pessimism             -0.343     1.872    
    SLICE_X15Y21         FDCE (Hold_fdce_C_D)         0.061     1.933    s_fir_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.466%)  route 0.131ns (50.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.860    DAC_CLK_BUFG
    SLICE_X15Y21         FDCE                                         r  s_fir_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.100     1.960 r  s_fir_data_out_reg[7]/Q
                         net (fo=23, routed)          0.131     2.091    p_7_in
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.028     2.119 r  s_fir_data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.119    p_2_in[0]
    SLICE_X15Y21         FDPE                                         r  s_fir_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.811     2.215    DAC_CLK_BUFG
    SLICE_X15Y21         FDPE                                         r  s_fir_data_out_reg[0]/C
                         clock pessimism             -0.355     1.860    
    SLICE_X15Y21         FDPE (Hold_fdpe_C_D)         0.061     1.921    s_fir_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.498%)  route 0.160ns (55.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.862    DAC_CLK_BUFG
    SLICE_X15Y19         FDCE                                         r  s_fir_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.100     1.962 r  s_fir_data_out_reg[6]/Q
                         net (fo=19, routed)          0.160     2.122    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0[3]
    SLICE_X15Y20         LUT6 (Prop_lut6_I2_O)        0.028     2.150 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[15]_i_2/O
                         net (fo=1, routed)           0.000     2.150    G_FIR_FILTER[5].U_FIR_FILTER_n_0
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.812     2.216    DAC_CLK_BUFG
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[15]/C
                         clock pessimism             -0.343     1.873    
    SLICE_X15Y20         FDRE (Hold_fdre_C_D)         0.060     1.933    DAC_DATA_IN_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.344%)  route 0.161ns (55.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.862    DAC_CLK_BUFG
    SLICE_X15Y19         FDCE                                         r  s_fir_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.100     1.962 r  s_fir_data_out_reg[6]/Q
                         net (fo=19, routed)          0.161     2.123    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0[3]
    SLICE_X15Y20         LUT6 (Prop_lut6_I2_O)        0.028     2.151 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[3]_i_1/O
                         net (fo=1, routed)           0.000     2.151    G_FIR_FILTER[5].U_FIR_FILTER_n_12
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.812     2.216    DAC_CLK_BUFG
    SLICE_X15Y20         FDRE                                         r  DAC_DATA_IN_reg[3]/C
                         clock pessimism             -0.343     1.873    
    SLICE_X15Y20         FDRE (Hold_fdre_C_D)         0.060     1.933    DAC_DATA_IN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[7]_replica/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.129ns (39.360%)  route 0.199ns (60.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.860    DAC_CLK_BUFG
    SLICE_X15Y21         FDCE                                         r  s_fir_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.100     1.960 f  s_fir_data_out_reg[7]/Q
                         net (fo=23, routed)          0.199     2.159    p_7_in
    SLICE_X17Y22         LUT3 (Prop_lut3_I2_O)        0.029     2.188 r  s_fir_data_out[7]_i_2_replica/O
                         net (fo=1, routed)           0.000     2.188    p_2_in[7]_repN
    SLICE_X17Y22         FDCE                                         r  s_fir_data_out_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.809     2.213    DAC_CLK_BUFG
    SLICE_X17Y22         FDCE                                         r  s_fir_data_out_reg[7]_replica/C
                         clock pessimism             -0.324     1.889    
    SLICE_X17Y22         FDCE (Hold_fdce_C_D)         0.075     1.964    s_fir_data_out_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.077%)  route 0.200ns (60.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.860    DAC_CLK_BUFG
    SLICE_X15Y21         FDCE                                         r  s_fir_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.100     1.960 r  s_fir_data_out_reg[7]/Q
                         net (fo=23, routed)          0.200     2.160    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.028     2.188 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[8]_i_1/O
                         net (fo=1, routed)           0.000     2.188    G_FIR_FILTER[5].U_FIR_FILTER_n_7
    SLICE_X14Y19         FDRE                                         r  DAC_DATA_IN_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.813     2.217    DAC_CLK_BUFG
    SLICE_X14Y19         FDRE                                         r  DAC_DATA_IN_reg[8]/C
                         clock pessimism             -0.343     1.874    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.087     1.961    DAC_DATA_IN_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.805%)  route 0.171ns (57.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.866    DAC_CLK_BUFG
    SLICE_X15Y15         FDCE                                         r  s_fir_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDCE (Prop_fdce_C_Q)         0.100     1.966 r  s_fir_data_out_reg[2]/Q
                         net (fo=19, routed)          0.171     2.137    sel0[1]
    SLICE_X15Y16         LUT3 (Prop_lut3_I1_O)        0.028     2.165 r  s_fir_data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.165    p_2_in[3]
    SLICE_X15Y16         FDCE                                         r  s_fir_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.816     2.220    DAC_CLK_BUFG
    SLICE_X15Y16         FDCE                                         r  s_fir_data_out_reg[3]/C
                         clock pessimism             -0.343     1.877    
    SLICE_X15Y16         FDCE (Hold_fdce_C_D)         0.061     1.938    s_fir_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.236%)  route 0.190ns (59.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.863    DAC_CLK_BUFG
    SLICE_X15Y18         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.100     1.963 r  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.190     2.153    sel0[3]
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.028     2.181 r  s_fir_data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.181    p_2_in[5]
    SLICE_X15Y21         FDCE                                         r  s_fir_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=26, routed)          0.811     2.215    DAC_CLK_BUFG
    SLICE_X15Y21         FDCE                                         r  s_fir_data_out_reg[5]/C
                         clock pessimism             -0.343     1.872    
    SLICE_X15Y21         FDCE (Hold_fdce_C_D)         0.060     1.932    s_fir_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_CLK_P
Waveform(ns):       { 0.000 0.250 }
Period(ns):         0.500
Sources:            { DAC_CLK_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         0.500       -0.849     BUFGCTRL_X0Y2  DAC_CLK_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         0.500       -0.250     SLICE_X17Y22   s_fir_data_out_reg[7]_replica/C
Min Period        n/a     FDCE/C   n/a            0.700         0.500       -0.200     SLICE_X15Y18   s_fir_data_out_reg[3]_replica/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X14Y19   DAC_DATA_IN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X14Y17   DAC_DATA_IN_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X14Y19   DAC_DATA_IN_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X14Y17   DAC_DATA_IN_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X14Y18   DAC_DATA_IN_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X14Y18   DAC_DATA_IN_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X15Y20   DAC_DATA_IN_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         0.250       -0.150     SLICE_X17Y22   s_fir_data_out_reg[7]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         0.250       -0.150     SLICE_X17Y22   s_fir_data_out_reg[7]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y15   s_fir_data_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y18   s_fir_data_out_reg[3]_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y18   s_fir_data_out_reg[3]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X14Y19   DAC_DATA_IN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X14Y17   DAC_DATA_IN_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X14Y17   DAC_DATA_IN_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X14Y19   DAC_DATA_IN_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X14Y17   DAC_DATA_IN_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X14Y19   DAC_DATA_IN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X14Y19   DAC_DATA_IN_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X14Y19   DAC_DATA_IN_reg[8]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y21   s_fir_data_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y16   s_fir_data_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y16   s_fir_data_out_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y21   s_fir_data_out_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y19   s_fir_data_out_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y21   s_fir_data_out_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X15Y18   s_fir_data_out_reg[3]_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_CLK_P
  To Clock:  FPGA_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[3]0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.232ns (16.383%)  route 1.184ns (83.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 7.564 - 4.000 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.265     3.801    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X12Y14         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDCE (Prop_fdce_C_Q)         0.232     4.033 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][5]/Q
                         net (fo=8, routed)           1.184     5.217    G_FIR_FILTER[4].U_FIR_FILTER/Q[3]
    DSP48_X2Y1           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[3]0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.193     7.564    G_FIR_FILTER[4].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y1           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[3]0/CLK
                         clock pessimism              0.183     7.747    
                         clock uncertainty           -0.035     7.712    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -2.285     5.427    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[3]0
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.232ns (17.189%)  route 1.118ns (82.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 7.564 - 4.000 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.268     3.804    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X12Y12         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDCE (Prop_fdce_C_Q)         0.232     4.036 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][7]/Q
                         net (fo=8, routed)           1.118     5.154    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0_0[2]
    DSP48_X2Y0           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.193     7.564    G_FIR_FILTER[4].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y0           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0/CLK
                         clock pessimism              0.183     7.747    
                         clock uncertainty           -0.035     7.712    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -2.288     5.424    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.216ns (15.582%)  route 1.170ns (84.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 7.552 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.270     3.806    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X13Y9          FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.216     4.022 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][6]/Q
                         net (fo=8, routed)           1.170     5.193    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0_0[1]
    DSP48_X2Y8           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.181     7.552    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y8           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/CLK
                         clock pessimism              0.183     7.735    
                         clock uncertainty           -0.035     7.700    
    DSP48_X2Y8           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -2.209     5.491    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.198ns (15.169%)  route 1.107ns (84.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 7.564 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.267     3.803    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X13Y13         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.198     4.001 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][4]/Q
                         net (fo=8, routed)           1.107     5.109    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0_0[0]
    DSP48_X2Y0           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.193     7.564    G_FIR_FILTER[4].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y0           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0/CLK
                         clock pessimism              0.183     7.747    
                         clock uncertainty           -0.035     7.712    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -2.287     5.425    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.232ns (18.227%)  route 1.041ns (81.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 7.552 - 4.000 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.268     3.804    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X12Y12         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDCE (Prop_fdce_C_Q)         0.232     4.036 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][7]/Q
                         net (fo=8, routed)           1.041     5.077    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0_0[2]
    DSP48_X2Y8           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.181     7.552    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y8           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/CLK
                         clock pessimism              0.183     7.735    
                         clock uncertainty           -0.035     7.700    
    DSP48_X2Y8           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -2.288     5.412    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[3]0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.232ns (18.200%)  route 1.043ns (81.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.265     3.801    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X12Y14         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDCE (Prop_fdce_C_Q)         0.232     4.033 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][5]/Q
                         net (fo=8, routed)           1.043     5.076    G_FIR_FILTER[1].U_FIR_FILTER/Q[3]
    DSP48_X2Y9           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[3]0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.179     7.550    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y9           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[3]0/CLK
                         clock pessimism              0.183     7.733    
                         clock uncertainty           -0.035     7.698    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -2.285     5.413    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[3]0
  -------------------------------------------------------------------
                         required time                          5.413    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[3]0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.198ns (15.447%)  route 1.084ns (84.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 7.564 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.267     3.803    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X13Y13         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.198     4.001 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][3]/Q
                         net (fo=8, routed)           1.084     5.085    G_FIR_FILTER[4].U_FIR_FILTER/Q[2]
    DSP48_X2Y1           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[3]0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.193     7.564    G_FIR_FILTER[4].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y1           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[3]0/CLK
                         clock pessimism              0.183     7.747    
                         clock uncertainty           -0.035     7.712    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -2.286     5.426    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[3]0
  -------------------------------------------------------------------
                         required time                          5.426    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[1]0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.198ns (15.469%)  route 1.082ns (84.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 7.563 - 4.000 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.268     3.804    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X13Y12         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.198     4.002 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][3]/Q
                         net (fo=8, routed)           1.082     5.084    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[1]0_0[1]
    DSP48_X2Y2           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[1]0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.192     7.563    G_FIR_FILTER[4].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y2           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[1]0/CLK
                         clock pessimism              0.183     7.746    
                         clock uncertainty           -0.035     7.711    
    DSP48_X2Y2           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -2.285     5.426    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[1]0
  -------------------------------------------------------------------
                         required time                          5.426    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.216ns (16.057%)  route 1.129ns (83.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 7.564 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.270     3.806    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X13Y9          FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.216     4.022 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][6]/Q
                         net (fo=8, routed)           1.129     5.152    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0_0[1]
    DSP48_X2Y0           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.193     7.564    G_FIR_FILTER[4].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y0           DSP48E1                                      r  G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0/CLK
                         clock pessimism              0.183     7.747    
                         clock uncertainty           -0.035     7.712    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -2.209     5.503    G_FIR_FILTER[4].U_FIR_FILTER/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                          5.503    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.198ns (15.749%)  route 1.059ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 7.552 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.267     3.803    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X13Y13         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.198     4.001 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][4]/Q
                         net (fo=8, routed)           1.059     5.061    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0_0[0]
    DSP48_X2Y8           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.181     7.552    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y8           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/CLK
                         clock pessimism              0.183     7.735    
                         clock uncertainty           -0.035     7.700    
    DSP48_X2Y8           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -2.287     5.413    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                          5.413    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FIR_FILTER_IN_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.525%)  route 0.055ns (35.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.601     1.855    FPGA_CLK_BUFG
    SLICE_X21Y6          FDCE                                         r  FIR_FILTER_IN_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDCE (Prop_fdce_C_Q)         0.100     1.955 r  FIR_FILTER_IN_reg[6][7]/Q
                         net (fo=1, routed)           0.055     2.010    G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[0][15]_0[7]
    SLICE_X20Y6          FDCE                                         r  G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.821     2.211    G_FIR_FILTER[6].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X20Y6          FDCE                                         r  G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[0][7]/C
                         clock pessimism             -0.345     1.866    
    SLICE_X20Y6          FDCE (Hold_fdce_C_D)         0.059     1.925    G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIR_FILTER_IN_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.599     1.853    FPGA_CLK_BUFG
    SLICE_X21Y10         FDCE                                         r  FIR_FILTER_IN_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.100     1.953 r  FIR_FILTER_IN_reg[0][7]/Q
                         net (fo=1, routed)           0.055     2.008    G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][15]_0[7]
    SLICE_X21Y10         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.819     2.209    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X21Y10         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][7]/C
                         clock pessimism             -0.356     1.853    
    SLICE_X21Y10         FDCE (Hold_fdce_C_D)         0.049     1.902    G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIR_FILTER_IN_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.590     1.844    FPGA_CLK_BUFG
    SLICE_X23Y21         FDCE                                         r  FIR_FILTER_IN_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDCE (Prop_fdce_C_Q)         0.100     1.944 r  FIR_FILTER_IN_reg[2][7]/Q
                         net (fo=1, routed)           0.055     1.999    G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][15]_0[7]
    SLICE_X23Y21         FDCE                                         r  G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.809     2.199    G_FIR_FILTER[2].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X23Y21         FDCE                                         r  G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][7]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X23Y21         FDCE (Hold_fdce_C_D)         0.049     1.893    G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FIR_FILTER_IN_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.599     1.853    FPGA_CLK_BUFG
    SLICE_X21Y10         FDCE                                         r  FIR_FILTER_IN_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.100     1.953 r  FIR_FILTER_IN_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.008    G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][15]_0[5]
    SLICE_X21Y10         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.819     2.209    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X21Y10         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][5]/C
                         clock pessimism             -0.356     1.853    
    SLICE_X21Y10         FDCE (Hold_fdce_C_D)         0.047     1.900    G_FIR_FILTER[0].U_FIR_FILTER/p_data_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FIR_FILTER_IN_reg[2][15]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.590     1.844    FPGA_CLK_BUFG
    SLICE_X23Y21         FDCE                                         r  FIR_FILTER_IN_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDCE (Prop_fdce_C_Q)         0.100     1.944 r  FIR_FILTER_IN_reg[2][15]/Q
                         net (fo=1, routed)           0.055     1.999    G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][15]_0[15]
    SLICE_X23Y21         FDCE                                         r  G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.809     2.199    G_FIR_FILTER[2].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X23Y21         FDCE                                         r  G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][15]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X23Y21         FDCE (Hold_fdce_C_D)         0.047     1.891    G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FIR_FILTER_IN_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.590     1.844    FPGA_CLK_BUFG
    SLICE_X23Y21         FDCE                                         r  FIR_FILTER_IN_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDCE (Prop_fdce_C_Q)         0.100     1.944 r  FIR_FILTER_IN_reg[2][6]/Q
                         net (fo=1, routed)           0.055     1.999    G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][15]_0[6]
    SLICE_X23Y21         FDCE                                         r  G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.809     2.199    G_FIR_FILTER[2].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X23Y21         FDCE                                         r  G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][6]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X23Y21         FDCE (Hold_fdce_C_D)         0.047     1.891    G_FIR_FILTER[2].U_FIR_FILTER/p_data_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FIR_FILTER_IN_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/p_data_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.588     1.842    FPGA_CLK_BUFG
    SLICE_X47Y17         FDCE                                         r  FIR_FILTER_IN_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.100     1.942 r  FIR_FILTER_IN_reg[1][2]/Q
                         net (fo=1, routed)           0.055     1.997    G_FIR_FILTER[1].U_FIR_FILTER/p_data_reg[0][15]_0[2]
    SLICE_X47Y17         FDCE                                         r  G_FIR_FILTER[1].U_FIR_FILTER/p_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.806     2.196    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X47Y17         FDCE                                         r  G_FIR_FILTER[1].U_FIR_FILTER/p_data_reg[0][2]/C
                         clock pessimism             -0.354     1.842    
    SLICE_X47Y17         FDCE (Hold_fdce_C_D)         0.047     1.889    G_FIR_FILTER[1].U_FIR_FILTER/p_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 adc_fifo_din_reg[3][7]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.829%)  route 0.195ns (68.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.593     1.847    FPGA_CLK_BUFG
    SLICE_X25Y14         FDPE                                         r  adc_fifo_din_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDPE (Prop_fdpe_C_Q)         0.091     1.938 r  adc_fifo_din_reg[3][7]/Q
                         net (fo=1, routed)           0.195     2.133    G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X1Y6          RAMB18E1                                     r  G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.841     2.231    G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y6          RAMB18E1                                     r  G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.324     1.907    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.117     2.024    G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 adc_fifo_din_reg[2][12]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.722%)  route 0.225ns (69.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.587     1.841    FPGA_CLK_BUFG
    SLICE_X31Y19         FDPE                                         r  adc_fifo_din_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDPE (Prop_fdpe_C_Q)         0.100     1.941 r  adc_fifo_din_reg[2][12]/Q
                         net (fo=1, routed)           0.225     2.167    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X1Y8          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.836     2.226    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.324     1.902    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     2.057    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.562%)  route 0.186ns (63.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.589     1.843    G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y14         FDRE                                         r  G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.107     1.950 r  G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=3, routed)           0.186     2.136    G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X2Y6          RAMB18E1                                     r  G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.832     2.222    G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y6          RAMB18E1                                     r  G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.879    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.147     2.026    G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_CLK_P
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { FPGA_CLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y4   G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y4   G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X2Y6   G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X2Y6   G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y8   G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y8   G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y6   G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y6   G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X2Y4   G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X2Y4   G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X46Y16  FIR_FILTER_IN_reg[1][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X46Y16  FIR_FILTER_IN_reg[1][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X46Y17  FIR_FILTER_IN_reg[1][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X46Y15  FIR_FILTER_IN_reg[1][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X46Y15  FIR_FILTER_IN_reg[1][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X46Y17  FIR_FILTER_IN_reg[1][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X46Y17  FIR_FILTER_IN_reg[1][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X46Y17  FIR_FILTER_IN_reg[1][6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.000       1.600      SLICE_X39Y10  adc_fifo_din_reg[4][15]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.000       1.600      SLICE_X39Y10  adc_fifo_din_reg[4][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X21Y1   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X21Y1   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[1][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X21Y2   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[1][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X21Y2   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[1][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X21Y1   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[2][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X21Y2   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[2][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X21Y2   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[2][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X21Y1   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[2][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X20Y1   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[2][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X20Y2   G_FIR_FILTER[6].U_FIR_FILTER/p_data_reg[2][2]/C



