// Seed: 1498402085
module module_0 (
    input reg id_0,
    input id_1,
    output logic id_2,
    input reg id_3,
    output id_4,
    input id_5,
    output reg id_6
);
  logic id_7;
  always @(posedge 1'b0) id_6 <= {id_0, 1};
  assign id_6 = id_3;
  logic id_8;
  assign id_4 = id_8;
  logic id_9;
  logic id_10;
  assign id_8 = 1'd0;
endmodule
