/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  reg [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_3z;
  reg [25:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [19:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  reg [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z[4] ? celloutsig_1_0z[3] : celloutsig_1_0z[1]);
  assign celloutsig_1_16z = !(celloutsig_1_15z ? celloutsig_1_9z : celloutsig_1_1z);
  assign celloutsig_0_2z = !(celloutsig_0_1z[3] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_31z = ~((celloutsig_0_0z | celloutsig_0_13z[0]) & celloutsig_0_18z[4]);
  assign celloutsig_0_9z = ~((celloutsig_0_6z | _00_) & celloutsig_0_4z[8]);
  assign celloutsig_0_20z = ~((celloutsig_0_10z | celloutsig_0_17z[0]) & celloutsig_0_15z[1]);
  reg [10:0] _08_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 11'h000;
    else _08_ <= { celloutsig_0_1z[5], celloutsig_0_3z };
  assign { _01_[10:8], _00_, _01_[6:0] } = _08_;
  assign celloutsig_0_0z = in_data[50:35] == in_data[89:74];
  assign celloutsig_1_7z = { celloutsig_1_6z[6:5], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z } == { in_data[160:151], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_5z[3:1] == { celloutsig_1_6z[6], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_12z } == { celloutsig_1_6z[5:2], celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_16z };
  assign celloutsig_0_12z = celloutsig_0_3z[8:0] == { celloutsig_0_4z[10:3], celloutsig_0_11z };
  assign celloutsig_0_19z = { in_data[3], celloutsig_0_10z, celloutsig_0_18z } == { celloutsig_0_18z[6:1], celloutsig_0_1z };
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[132] };
  assign celloutsig_1_4z = | in_data[154:143];
  assign celloutsig_1_15z = | celloutsig_1_0z[4:1];
  assign celloutsig_1_17z = | { celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_1_18z = | celloutsig_1_0z;
  assign celloutsig_0_6z = | { _00_, _01_[10:8], _01_[6:0], in_data[71:68], celloutsig_0_0z };
  assign celloutsig_0_11z = | { celloutsig_0_10z, _01_[6:2], celloutsig_0_3z };
  assign celloutsig_0_24z = | celloutsig_0_17z[4:2];
  assign celloutsig_0_3z = { celloutsig_0_1z[4], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } <<< { in_data[71:63], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[144:140] <<< in_data[129:125];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z } <<< { celloutsig_1_3z[2:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z } <<< { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_4z[24:6], celloutsig_0_0z } <<< in_data[52:33];
  assign celloutsig_0_8z = in_data[16:7] <<< celloutsig_0_7z[13:4];
  assign celloutsig_0_15z = { celloutsig_0_7z[13:12], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_9z } <<< celloutsig_0_1z;
  assign celloutsig_0_27z = { celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_20z } <<< celloutsig_0_3z[9:1];
  assign celloutsig_1_3z = { celloutsig_1_0z[2:1], celloutsig_1_1z } - celloutsig_1_0z[3:1];
  assign celloutsig_1_12z = { celloutsig_1_11z[9:8], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z } - celloutsig_1_11z[8:2];
  assign celloutsig_0_1z = { in_data[91:87], celloutsig_0_0z } - in_data[59:54];
  assign celloutsig_0_13z = celloutsig_0_1z[5:2] - { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_4z[11:8], celloutsig_0_0z } - celloutsig_0_4z[25:21];
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_6z = in_data[118:112];
  always_latch
    if (clkin_data[64]) celloutsig_0_4z = 26'h0000000;
    else if (!clkin_data[0]) celloutsig_0_4z = { in_data[29:6], celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_18z = in_data[59:50];
  assign celloutsig_0_30z = ~((celloutsig_0_27z[0] & _01_[8]) | (celloutsig_0_2z & celloutsig_0_12z));
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_4z) | (celloutsig_1_2z & celloutsig_1_2z));
  assign celloutsig_0_10z = ~((celloutsig_0_7z[14] & celloutsig_0_9z) | (_01_[3] & celloutsig_0_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_1z[0] & celloutsig_0_8z[5]) | (celloutsig_0_12z & celloutsig_0_7z[16]));
  assign _01_[7] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
