{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669272265799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669272265799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 12:14:25 2022 " "Processing started: Thu Nov 24 12:14:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669272265799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272265799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272265799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669272266146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669272266147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatypepackage.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file datatypepackage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypePackage " "Found design unit 1: DataTypePackage" {  } { { "DataTypePackage.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/DataTypePackage.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272273718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 9 4 " "Found 9 design units, including 4 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux " "Found design unit 1: Mux" {  } { { "Mux.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Mux.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux22x16-behave1 " "Found design unit 2: Mux22x16-behave1" {  } { { "Mux.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Mux.vhdl" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Mux22x3-behave2 " "Found design unit 3: Mux22x3-behave2" {  } { { "Mux.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Mux.vhdl" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Mux22x2-behave3 " "Found design unit 4: Mux22x2-behave3" {  } { { "Mux.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Mux.vhdl" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Mux22x1-behave4 " "Found design unit 5: Mux22x1-behave4" {  } { { "Mux.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Mux.vhdl" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux22x16 " "Found entity 1: Mux22x16" {  } { { "Mux.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Mux.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux22x3 " "Found entity 2: Mux22x3" {  } { { "Mux.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Mux.vhdl" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux22x2 " "Found entity 3: Mux22x2" {  } { { "Mux.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Mux.vhdl" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux22x1 " "Found entity 4: Mux22x1" {  } { { "Mux.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Mux.vhdl" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272273718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-controller " "Found design unit 1: Main-controller" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272273718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/ALU.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273731 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/ALU.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272273731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "register.vhd" "" { Text "D:/IITBCPU/EE_224_Project/Code/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273731 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "D:/IITBCPU/EE_224_Project/Code/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272273731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "memory.vhd" "" { Text "D:/IITBCPU/EE_224_Project/Code/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273731 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IITBCPU/EE_224_Project/Code/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272273731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rf " "Found design unit 1: reg_file-rf" {  } { { "reg_file.vhd" "" { Text "D:/IITBCPU/EE_224_Project/Code/reg_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273734 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "D:/IITBCPU/EE_224_Project/Code/reg_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669272273734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272273734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669272273751 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(98) " "VHDL error at Main.vhdl(98): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 98 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273751 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(101) " "VHDL error at Main.vhdl(101): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 101 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273751 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(155) " "VHDL error at Main.vhdl(155): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 155 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273751 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(162) " "VHDL error at Main.vhdl(162): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 162 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273751 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(177) " "VHDL error at Main.vhdl(177): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 177 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273763 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(213) " "VHDL error at Main.vhdl(213): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 213 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273763 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(222) " "VHDL error at Main.vhdl(222): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 222 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273763 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(255) " "VHDL error at Main.vhdl(255): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 255 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273763 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(262) " "VHDL error at Main.vhdl(262): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 262 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273763 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(295) " "VHDL error at Main.vhdl(295): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 295 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273763 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(302) " "VHDL error at Main.vhdl(302): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 302 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273763 ""}
{ "Error" "EVRFX_VHDL_2045_UNCONVERTED" "Main.vhdl(309) " "VHDL error at Main.vhdl(309): condition in generation scheme must be a static expression" {  } { { "Main.vhdl" "" { Text "D:/IITBCPU/EE_224_Project/Code/Main.vhdl" 309 0 0 } }  } 0 10807 "VHDL error at %1!s!: condition in generation scheme must be a static expression" 0 0 "Analysis & Synthesis" 0 -1 1669272273763 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669272273763 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669272273849 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 24 12:14:33 2022 " "Processing ended: Thu Nov 24 12:14:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669272273849 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669272273849 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669272273849 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669272273849 ""}
