

================================================================
== Vivado HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Thu Aug 24 04:13:35 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.303 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7115114|  7115114| 71.151 ms | 71.151 ms |  7115114|  7115114|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1          |     9240|     9240|       770|          -|          -|      12|    no    |
        | + Loop 1.1       |      768|      768|         1|          -|          -|     768|    no    |
        |- l_bias_i        |  7105872|  7105872|    592156|          -|          -|      12|    no    |
        | + l_j_init       |      768|      768|         1|          1|          1|     768|    yes   |
        | + l_S_k_0_k_l_j  |   589837|   589837|        15|          1|          1|  589824|    yes   |
        | + l_j_back       |      768|      768|         2|          1|          1|     768|    yes   |
        | + l_j1           |      774|      774|         8|          1|          1|     768|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 15
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 5 }
  Pipeline-1 : II = 1, D = 15, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 2, States = { 23 24 }
  Pipeline-3 : II = 1, D = 8, States = { 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 22 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 7 
22 --> 23 
23 --> 25 24 
24 --> 23 
25 --> 26 
26 --> 34 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 26 
34 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v7 = alloca [768 x float], align 16" [kernel.cpp:28]   --->   Operation 35 'alloca' 'v7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:22]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v4_0 = phi i4 [ 0, %0 ], [ %v4, %.loopexit.loopexit ]"   --->   Operation 37 'phi' 'v4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %v4_0, -4" [kernel.cpp:22]   --->   Operation 38 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%v4 = add i4 %v4_0, 1" [kernel.cpp:22]   --->   Operation 40 'add' 'v4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader3.preheader, label %.preheader4.preheader" [kernel.cpp:22]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_21 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v4_0, i10 0)" [kernel.cpp:24]   --->   Operation 42 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %tmp_21 to i15" [kernel.cpp:24]   --->   Operation 43 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_22 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v4_0, i8 0)" [kernel.cpp:24]   --->   Operation 44 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i12 %tmp_22 to i15" [kernel.cpp:24]   --->   Operation 45 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%sub_ln24 = sub i15 %zext_ln24, %zext_ln24_1" [kernel.cpp:24]   --->   Operation 46 'sub' 'sub_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader4" [kernel.cpp:23]   --->   Operation 47 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader3" [kernel.cpp:27]   --->   Operation 48 'br' <Predicate = (icmp_ln22)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%v5_0 = phi i10 [ %v5, %1 ], [ 0, %.preheader4.preheader ]"   --->   Operation 49 'phi' 'v5_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln23 = icmp eq i10 %v5_0, -256" [kernel.cpp:23]   --->   Operation 50 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 51 'speclooptripcount' 'empty_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%v5 = add i10 %v5_0, 1" [kernel.cpp:23]   --->   Operation 52 'add' 'v5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.loopexit.loopexit, label %1" [kernel.cpp:23]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i10 %v5_0 to i15" [kernel.cpp:24]   --->   Operation 54 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.94ns)   --->   "%add_ln24 = add i15 %sub_ln24, %zext_ln24_2" [kernel.cpp:24]   --->   Operation 55 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i15 %add_ln24 to i64" [kernel.cpp:24]   --->   Operation 56 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln24" [kernel.cpp:24]   --->   Operation 57 'getelementptr' 'v3_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v3_addr, align 4" [kernel.cpp:24]   --->   Operation 58 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader4" [kernel.cpp:23]   --->   Operation 59 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 60 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %l_bias_i_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 61 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %i_0, -4" [kernel.cpp:27]   --->   Operation 62 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_343 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 63 'speclooptripcount' 'empty_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [kernel.cpp:27]   --->   Operation 64 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %4, label %l_bias_i_begin" [kernel.cpp:27]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [kernel.cpp:27]   --->   Operation 66 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [kernel.cpp:27]   --->   Operation 67 'specregionbegin' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:29]   --->   Operation 68 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:57]   --->   Operation 69 'ret' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%j_init_0 = phi i10 [ 0, %l_bias_i_begin ], [ %j_init, %l_j_init ]"   --->   Operation 70 'phi' 'j_init_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.77ns)   --->   "%icmp_ln29 = icmp eq i10 %j_init_0, -256" [kernel.cpp:29]   --->   Operation 71 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_344 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 72 'speclooptripcount' 'empty_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%j_init = add i10 %j_init_0, 1" [kernel.cpp:29]   --->   Operation 73 'add' 'j_init' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader2.preheader, label %l_j_init" [kernel.cpp:29]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [kernel.cpp:29]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [kernel.cpp:29]   --->   Operation 76 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:30]   --->   Operation 77 'specpipeline' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %j_init_0 to i64" [kernel.cpp:31]   --->   Operation 78 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%v7_addr = getelementptr inbounds [768 x float]* %v7, i64 0, i64 %zext_ln31" [kernel.cpp:31]   --->   Operation 79 'getelementptr' 'v7_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v7_addr, align 4" [kernel.cpp:31]   --->   Operation 80 'store' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_345 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_s)" [kernel.cpp:32]   --->   Operation 81 'specregionend' 'empty_345' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:29]   --->   Operation 82 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.81>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_23 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i_0, i10 0)" [kernel.cpp:36]   --->   Operation 83 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i14 %tmp_23 to i15" [kernel.cpp:36]   --->   Operation 84 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_24 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)" [kernel.cpp:36]   --->   Operation 85 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i12 %tmp_24 to i15" [kernel.cpp:36]   --->   Operation 86 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.81ns)   --->   "%sub_ln36 = sub i15 %zext_ln36, %zext_ln36_1" [kernel.cpp:36]   --->   Operation 87 'sub' 'sub_ln36' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:33]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 4.18>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i20 [ 0, %.preheader2.preheader ], [ %add_ln33, %l_j ]" [kernel.cpp:33]   --->   Operation 89 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%k_0 = phi i10 [ 0, %.preheader2.preheader ], [ %select_ln36_1, %l_j ]" [kernel.cpp:36]   --->   Operation 90 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %.preheader2.preheader ], [ %j, %l_j ]"   --->   Operation 91 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.44ns)   --->   "%icmp_ln33 = icmp eq i20 %indvar_flatten, -458752" [kernel.cpp:33]   --->   Operation 92 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (2.19ns)   --->   "%add_ln33 = add i20 %indvar_flatten, 1" [kernel.cpp:33]   --->   Operation 93 'add' 'add_ln33' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader1.preheader, label %l_j" [kernel.cpp:33]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.73ns)   --->   "%k = add i10 %k_0, 1" [kernel.cpp:33]   --->   Operation 95 'add' 'k' <Predicate = (!icmp_ln33)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.77ns)   --->   "%icmp_ln34 = icmp eq i10 %j_0, -256" [kernel.cpp:34]   --->   Operation 96 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.68ns)   --->   "%select_ln36 = select i1 %icmp_ln34, i10 0, i10 %j_0" [kernel.cpp:36]   --->   Operation 97 'select' 'select_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.68ns)   --->   "%select_ln36_1 = select i1 %icmp_ln34, i10 %k, i10 %k_0" [kernel.cpp:36]   --->   Operation 98 'select' 'select_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.73ns)   --->   "%j = add i10 %select_ln36, 1" [kernel.cpp:34]   --->   Operation 99 'add' 'j' <Predicate = (!icmp_ln33)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i10 %select_ln36_1 to i21" [kernel.cpp:36]   --->   Operation 100 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_25 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %select_ln36, i10 0)" [kernel.cpp:37]   --->   Operation 101 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i20 %tmp_25 to i21" [kernel.cpp:37]   --->   Operation 102 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_26 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %select_ln36, i8 0)" [kernel.cpp:37]   --->   Operation 103 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i18 %tmp_26 to i21" [kernel.cpp:37]   --->   Operation 104 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln37 = sub i21 %zext_ln37_1, %zext_ln37_2" [kernel.cpp:37]   --->   Operation 105 'sub' 'sub_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i21 %sub_ln37, %zext_ln36_3" [kernel.cpp:37]   --->   Operation 106 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i21 %add_ln37 to i64" [kernel.cpp:37]   --->   Operation 107 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln37" [kernel.cpp:37]   --->   Operation 108 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 109 [4/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:37]   --->   Operation 109 'load' 'v12' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 110 [3/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:37]   --->   Operation 110 'load' 'v12' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 10 <SV = 8> <Delay = 5.19>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i10 %select_ln36_1 to i15" [kernel.cpp:36]   --->   Operation 111 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (1.94ns)   --->   "%add_ln36 = add i15 %sub_ln36, %zext_ln36_2" [kernel.cpp:36]   --->   Operation 112 'add' 'add_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i15 %add_ln36 to i64" [kernel.cpp:36]   --->   Operation 113 'sext' 'sext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln36" [kernel.cpp:36]   --->   Operation 114 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 115 [2/2] (3.25ns)   --->   "%v0_load = load float* %v0_addr, align 4" [kernel.cpp:36]   --->   Operation 115 'load' 'v0_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 116 [2/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:37]   --->   Operation 116 'load' 'v12' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 9> <Delay = 3.25>
ST_11 : Operation 117 [1/2] (3.25ns)   --->   "%v0_load = load float* %v0_addr, align 4" [kernel.cpp:36]   --->   Operation 117 'load' 'v0_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_11 : Operation 118 [1/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:37]   --->   Operation 118 'load' 'v12' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 119 [4/4] (5.70ns)   --->   "%v13 = fmul float %v0_load, %v12" [kernel.cpp:38]   --->   Operation 119 'fmul' 'v13' <Predicate = (!icmp_ln33)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 120 [3/4] (5.70ns)   --->   "%v13 = fmul float %v0_load, %v12" [kernel.cpp:38]   --->   Operation 120 'fmul' 'v13' <Predicate = (!icmp_ln33)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %select_ln36 to i64" [kernel.cpp:37]   --->   Operation 121 'zext' 'zext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 122 [2/4] (5.70ns)   --->   "%v13 = fmul float %v0_load, %v12" [kernel.cpp:38]   --->   Operation 122 'fmul' 'v13' <Predicate = (!icmp_ln33)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%v7_addr_2 = getelementptr inbounds [768 x float]* %v7, i64 0, i64 %zext_ln37" [kernel.cpp:39]   --->   Operation 123 'getelementptr' 'v7_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 124 [2/2] (3.25ns)   --->   "%v14 = load float* %v7_addr_2, align 4" [kernel.cpp:39]   --->   Operation 124 'load' 'v14' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 13> <Delay = 5.70>
ST_15 : Operation 125 [1/4] (5.70ns)   --->   "%v13 = fmul float %v0_load, %v12" [kernel.cpp:38]   --->   Operation 125 'fmul' 'v13' <Predicate = (!icmp_ln33)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/2] (3.25ns)   --->   "%v14 = load float* %v7_addr_2, align 4" [kernel.cpp:39]   --->   Operation 126 'load' 'v14' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 127 [5/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 127 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 128 [4/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 128 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 129 [3/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 129 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 130 [2/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 130 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 131 [1/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 131 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.25>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @l_S_k_0_k_l_j_str)"   --->   Operation 132 'specloopname' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%empty_346 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 589824, i64 589824, i64 589824)"   --->   Operation 133 'speclooptripcount' 'empty_346' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [kernel.cpp:34]   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4)" [kernel.cpp:34]   --->   Operation 135 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:35]   --->   Operation 136 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (3.25ns)   --->   "store float %v15, float* %v7_addr_2, align 4" [kernel.cpp:41]   --->   Operation 137 'store' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%empty_347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_3)" [kernel.cpp:42]   --->   Operation 138 'specregionend' 'empty_347' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 139 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 1.76>
ST_22 : Operation 140 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:44]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 7> <Delay = 3.25>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%j_back_0 = phi i10 [ %j_back, %l_j_back ], [ 0, %.preheader1.preheader ]"   --->   Operation 141 'phi' 'j_back_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (1.77ns)   --->   "%icmp_ln44 = icmp eq i10 %j_back_0, -256" [kernel.cpp:44]   --->   Operation 142 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%empty_348 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 143 'speclooptripcount' 'empty_348' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (1.73ns)   --->   "%j_back = add i10 %j_back_0, 1" [kernel.cpp:44]   --->   Operation 144 'add' 'j_back' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %.preheader.preheader, label %l_j_back" [kernel.cpp:44]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %j_back_0 to i64" [kernel.cpp:46]   --->   Operation 146 'zext' 'zext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %j_back_0 to i15" [kernel.cpp:47]   --->   Operation 147 'zext' 'zext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (1.94ns)   --->   "%add_ln47 = add i15 %sub_ln36, %zext_ln47" [kernel.cpp:47]   --->   Operation 148 'add' 'add_ln47' <Predicate = (!icmp_ln44)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%v7_addr_1 = getelementptr inbounds [768 x float]* %v7, i64 0, i64 %zext_ln46" [kernel.cpp:46]   --->   Operation 149 'getelementptr' 'v7_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_23 : Operation 150 [2/2] (3.25ns)   --->   "%v17 = load float* %v7_addr_1, align 4" [kernel.cpp:46]   --->   Operation 150 'load' 'v17' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 24 <SV = 8> <Delay = 6.50>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [kernel.cpp:44]   --->   Operation 151 'specloopname' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5)" [kernel.cpp:44]   --->   Operation 152 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:45]   --->   Operation 153 'specpipeline' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i15 %add_ln47 to i64" [kernel.cpp:47]   --->   Operation 154 'sext' 'sext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%v3_addr_1 = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln47" [kernel.cpp:47]   --->   Operation 155 'getelementptr' 'v3_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 156 [1/2] (3.25ns)   --->   "%v17 = load float* %v7_addr_1, align 4" [kernel.cpp:46]   --->   Operation 156 'load' 'v17' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 157 [1/1] (3.25ns)   --->   "store float %v17, float* %v3_addr_1, align 4" [kernel.cpp:47]   --->   Operation 157 'store' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%empty_349 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_2)" [kernel.cpp:48]   --->   Operation 158 'specregionend' 'empty_349' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:44]   --->   Operation 159 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.76>
ST_25 : Operation 160 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:49]   --->   Operation 160 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 9> <Delay = 5.19>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%j1_0 = phi i10 [ %j1, %l_j1 ], [ 0, %.preheader.preheader ]"   --->   Operation 161 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (1.77ns)   --->   "%icmp_ln49 = icmp eq i10 %j1_0, -256" [kernel.cpp:49]   --->   Operation 162 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 163 'speclooptripcount' 'empty_350' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (1.73ns)   --->   "%j1 = add i10 %j1_0, 1" [kernel.cpp:49]   --->   Operation 164 'add' 'j1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %l_bias_i_end, label %l_j1" [kernel.cpp:49]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %j1_0 to i64" [kernel.cpp:51]   --->   Operation 166 'zext' 'zext_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %j1_0 to i15" [kernel.cpp:52]   --->   Operation 167 'zext' 'zext_ln52' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (1.94ns)   --->   "%add_ln52 = add i15 %sub_ln36, %zext_ln52" [kernel.cpp:52]   --->   Operation 168 'add' 'add_ln52' <Predicate = (!icmp_ln49)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i15 %add_ln52 to i64" [kernel.cpp:52]   --->   Operation 169 'sext' 'sext_ln52' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%v3_addr_2 = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln52" [kernel.cpp:52]   --->   Operation 170 'getelementptr' 'v3_addr_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [768 x float]* %v2, i64 0, i64 %zext_ln51" [kernel.cpp:51]   --->   Operation 171 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 172 [2/2] (3.25ns)   --->   "%v19 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 172 'load' 'v19' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_26 : Operation 173 [2/2] (3.25ns)   --->   "%v20 = load float* %v3_addr_2, align 4" [kernel.cpp:52]   --->   Operation 173 'load' 'v20' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 27 <SV = 10> <Delay = 3.25>
ST_27 : Operation 174 [1/2] (3.25ns)   --->   "%v19 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 174 'load' 'v19' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_27 : Operation 175 [1/2] (3.25ns)   --->   "%v20 = load float* %v3_addr_2, align 4" [kernel.cpp:52]   --->   Operation 175 'load' 'v20' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 28 <SV = 11> <Delay = 7.25>
ST_28 : Operation 176 [5/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 176 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 7.25>
ST_29 : Operation 177 [4/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 177 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 7.25>
ST_30 : Operation 178 [3/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 178 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 7.25>
ST_31 : Operation 179 [2/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 179 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 7.25>
ST_32 : Operation 180 [1/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 180 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 3.25>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [kernel.cpp:49]   --->   Operation 181 'specloopname' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_33 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [kernel.cpp:49]   --->   Operation 182 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:50]   --->   Operation 183 'specpipeline' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (3.25ns)   --->   "store float %v21, float* %v3_addr_2, align 4" [kernel.cpp:54]   --->   Operation 184 'store' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "%empty_351 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_4)" [kernel.cpp:55]   --->   Operation 185 'specregionend' 'empty_351' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:49]   --->   Operation 186 'br' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 34 <SV = 10> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.00ns)   --->   "%empty_352 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)" [kernel.cpp:56]   --->   Operation 187 'specregionend' 'empty_352' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader3" [kernel.cpp:27]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v4') with incoming values : ('v4', kernel.cpp:22) [8]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('v4') with incoming values : ('v4', kernel.cpp:22) [8]  (0 ns)
	'sub' operation ('sub_ln24', kernel.cpp:24) [18]  (1.81 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v5') with incoming values : ('v5', kernel.cpp:23) [21]  (0 ns)
	'add' operation ('add_ln24', kernel.cpp:24) [28]  (1.94 ns)
	'getelementptr' operation ('v3_addr', kernel.cpp:24) [30]  (0 ns)
	'store' operation ('store_ln24', kernel.cpp:24) of constant 0 on array 'v3' [31]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_init') with incoming values : ('j_init', kernel.cpp:29) [48]  (1.77 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_init') with incoming values : ('j_init', kernel.cpp:29) [48]  (0 ns)
	'getelementptr' operation ('v7_addr', kernel.cpp:31) [58]  (0 ns)
	'store' operation ('store_ln31', kernel.cpp:31) of constant 0 on array 'v7', kernel.cpp:28 [59]  (3.25 ns)

 <State 6>: 1.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln36', kernel.cpp:36) [67]  (1.81 ns)

 <State 7>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', kernel.cpp:34) [72]  (0 ns)
	'icmp' operation ('icmp_ln34', kernel.cpp:34) [80]  (1.77 ns)
	'select' operation ('select_ln36', kernel.cpp:36) [81]  (0.687 ns)
	'add' operation ('j', kernel.cpp:34) [108]  (1.73 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'add' operation ('add_ln37', kernel.cpp:37) [98]  (4.05 ns)
	'getelementptr' operation ('v1_addr', kernel.cpp:37) [100]  (0 ns)
	'load' operation ('v12', kernel.cpp:37) on array 'v1' [101]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v12', kernel.cpp:37) on array 'v1' [101]  (3.25 ns)

 <State 10>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln36', kernel.cpp:36) [85]  (1.94 ns)
	'getelementptr' operation ('v0_addr', kernel.cpp:36) [87]  (0 ns)
	'load' operation ('v0_load', kernel.cpp:36) on array 'v0' [88]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('v0_load', kernel.cpp:36) on array 'v0' [88]  (3.25 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:38) [102]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:38) [102]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:38) [102]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:38) [102]  (5.7 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [105]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [105]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [105]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [105]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [105]  (7.26 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln41', kernel.cpp:41) of variable 'v15', kernel.cpp:40 on array 'v7', kernel.cpp:28 [106]  (3.25 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_back') with incoming values : ('j_back', kernel.cpp:44) [113]  (1.77 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_back') with incoming values : ('j_back', kernel.cpp:44) [113]  (0 ns)
	'getelementptr' operation ('v7_addr_1', kernel.cpp:46) [127]  (0 ns)
	'load' operation ('v17', kernel.cpp:46) on array 'v7', kernel.cpp:28 [128]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('v17', kernel.cpp:46) on array 'v7', kernel.cpp:28 [128]  (3.25 ns)
	'store' operation ('store_ln47', kernel.cpp:47) of variable 'v17', kernel.cpp:46 on array 'v3' [129]  (3.25 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j1') with incoming values : ('j1', kernel.cpp:49) [135]  (1.77 ns)

 <State 26>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j1') with incoming values : ('j1', kernel.cpp:49) [135]  (0 ns)
	'add' operation ('add_ln52', kernel.cpp:52) [146]  (1.94 ns)
	'getelementptr' operation ('v3_addr_2', kernel.cpp:52) [148]  (0 ns)
	'load' operation ('v20', kernel.cpp:52) on array 'v3' [151]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('v19', kernel.cpp:51) on array 'v2' [150]  (3.25 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:53) [152]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:53) [152]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:53) [152]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:53) [152]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:53) [152]  (7.26 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln54', kernel.cpp:54) of variable 'v21', kernel.cpp:53 on array 'v3' [153]  (3.25 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
