# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 23
attribute \src "dut.sv:7.1-41.10"
attribute \cells_not_processed 1
attribute \dynports 1
module \macc
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  attribute \src "dut.sv:8.8-8.11"
  wire input 1 \clk
  attribute \src "dut.sv:8.13-8.15"
  wire input 2 \ce
  attribute \src "dut.sv:8.17-8.22"
  wire input 3 \sload
  attribute \src "dut.sv:9.28-9.29"
  wire width 16 input 4 signed \a
  attribute \src "dut.sv:9.31-9.32"
  wire width 16 input 5 signed \b
  attribute \src "dut.sv:10.30-10.39"
  wire width 40 output 6 signed \accum_out
  attribute \src "dut.sv:13.25-13.30"
  wire width 16 signed \a_reg
  attribute \src "dut.sv:13.36-13.41"
  wire width 16 signed \b_reg
  attribute \src "dut.sv:14.5-14.14"
  wire \sload_reg
  attribute \src "dut.sv:15.27-15.35"
  wire width 32 signed \mult_reg
  attribute \src "dut.sv:16.26-16.35"
  wire width 40 signed \adder_out
  attribute \src "dut.sv:16.41-16.51"
  wire width 40 signed \old_result
  attribute \src "dut.sv:17.1-25.4"
  wire width 40 $0\old_result[39:0]
  attribute \src "dut.sv:27.1-36.5"
  wire width 16 $0\a_reg[15:0]
  attribute \src "dut.sv:27.1-36.5"
  wire width 16 $0\b_reg[15:0]
  attribute \src "dut.sv:27.1-36.5"
  wire $0\sload_reg[0:0]
  attribute \src "dut.sv:27.1-36.5"
  wire width 32 $0\mult_reg[31:0]
  attribute \src "dut.sv:27.1-36.5"
  wire width 40 $0\adder_out[39:0]
  attribute \src "dut.sv:32.15-32.28"
  wire width 32 signed $mul$dut.sv:32$3_Y
  attribute \src "dut.sv:35.16-35.37"
  wire width 40 signed $add$dut.sv:35$4_Y
  attribute \src "dut.sv:13.25-13.34"
  wire width 16 $1\a_reg[15:0]
  attribute \src "dut.sv:13.36-13.45"
  wire width 16 $1\b_reg[15:0]
  attribute \src "dut.sv:14.5-14.18"
  wire $1\sload_reg[0:0]
  attribute \src "dut.sv:15.27-15.39"
  wire width 32 $1\mult_reg[31:0]
  attribute \src "dut.sv:16.26-16.39"
  wire width 40 $1\adder_out[39:0]
  attribute \src "dut.sv:32.15-32.28"
  cell $mul $mul$dut.sv:32$3
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg
    connect \B \b_reg
    connect \Y $mul$dut.sv:32$3_Y
  end
  attribute \src "dut.sv:35.16-35.37"
  cell $add $add$dut.sv:35$4
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 40
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 40
    connect \A \old_result
    connect \B \mult_reg
    connect \Y $add$dut.sv:35$4_Y
  end
  attribute \src "dut.sv:17.1-25.4"
  process $proc$dut.sv:17$1
    assign $0\old_result[39:0] \old_result
    attribute \src "dut.sv:18.2-24.27"
    switch \sload_reg
    attribute \src "dut.sv:18.6-18.15"
      case 1'1
        assign $0\old_result[39:0] 40'0000000000000000000000000000000000000000
    attribute \src "dut.sv:20.2-20.6"
      case 
        assign $0\old_result[39:0] \adder_out
    end
    sync always
      update \old_result $0\old_result[39:0]
  end
  attribute \src "dut.sv:27.1-36.5"
  process $proc$dut.sv:27$2
    assign $0\a_reg[15:0] \a_reg
    assign $0\b_reg[15:0] \b_reg
    assign $0\sload_reg[0:0] \sload_reg
    assign $0\mult_reg[31:0] \mult_reg
    assign $0\adder_out[39:0] \adder_out
    attribute \src "dut.sv:28.2-36.5"
    switch \ce
    attribute \src "dut.sv:28.6-28.8"
      case 1'1
        assign $0\a_reg[15:0] \a
        assign $0\b_reg[15:0] \b
        assign $0\mult_reg[31:0] $mul$dut.sv:32$3_Y
        assign $0\sload_reg[0:0] \sload
        assign $0\adder_out[39:0] $add$dut.sv:35$4_Y
      case 
    end
    sync posedge \clk
      update \a_reg $0\a_reg[15:0]
      update \b_reg $0\b_reg[15:0]
      update \sload_reg $0\sload_reg[0:0]
      update \mult_reg $0\mult_reg[31:0]
      update \adder_out $0\adder_out[39:0]
  end
  attribute \src "dut.sv:13.25-13.34"
  process $proc$dut.sv:13$5
    assign { } { }
    assign $1\a_reg[15:0] 16'0000000000000000
    sync always
    sync init
      update \a_reg $1\a_reg[15:0]
  end
  attribute \src "dut.sv:13.36-13.45"
  process $proc$dut.sv:13$6
    assign { } { }
    assign $1\b_reg[15:0] 16'0000000000000000
    sync always
    sync init
      update \b_reg $1\b_reg[15:0]
  end
  attribute \src "dut.sv:14.5-14.18"
  process $proc$dut.sv:14$7
    assign { } { }
    assign $1\sload_reg[0:0] 1'0
    sync always
    sync init
      update \sload_reg $1\sload_reg[0:0]
  end
  attribute \src "dut.sv:15.27-15.39"
  process $proc$dut.sv:15$8
    assign { } { }
    assign $1\mult_reg[31:0] 0
    sync always
    sync init
      update \mult_reg $1\mult_reg[31:0]
  end
  attribute \src "dut.sv:16.26-16.39"
  process $proc$dut.sv:16$9
    assign { } { }
    assign $1\adder_out[39:0] 40'0000000000000000000000000000000000000000
    sync always
    sync init
      update \adder_out $1\adder_out[39:0]
  end
  connect \accum_out \adder_out
end
attribute \src "dut.sv:44.1-84.10"
attribute \cells_not_processed 1
attribute \dynports 1
module \macc2
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  attribute \src "dut.sv:45.8-45.11"
  wire input 1 \clk
  attribute \src "dut.sv:46.8-46.10"
  wire input 2 \ce
  attribute \src "dut.sv:47.8-47.11"
  wire input 3 \rst
  attribute \src "dut.sv:48.28-48.29"
  wire width 16 input 4 signed \a
  attribute \src "dut.sv:48.31-48.32"
  wire width 16 input 5 signed \b
  attribute \src "dut.sv:49.30-49.39"
  wire width 40 output 6 signed \accum_out
  attribute \src "dut.sv:50.9-50.17"
  wire output 7 \overflow
  attribute \src "dut.sv:53.25-53.30"
  wire width 16 signed \a_reg
  attribute \src "dut.sv:53.36-53.41"
  wire width 16 signed \b_reg
  attribute \src "dut.sv:53.47-53.53"
  wire width 16 signed \a_reg2
  attribute \src "dut.sv:53.59-53.65"
  wire width 16 signed \b_reg2
  attribute \src "dut.sv:54.27-54.35"
  wire width 32 signed \mult_reg
  attribute \src "dut.sv:55.24-55.33"
  wire width 41 signed \adder_out
  attribute \src "dut.sv:56.5-56.17"
  wire \overflow_reg
  attribute \src "dut.sv:57.1-78.4"
  wire width 16 $0\a_reg[15:0]
  attribute \src "dut.sv:57.1-78.4"
  wire width 16 $0\b_reg[15:0]
  attribute \src "dut.sv:57.1-78.4"
  wire width 32 $0\mult_reg[31:0]
  attribute \src "dut.sv:57.1-78.4"
  wire width 41 $0\adder_out[40:0]
  attribute \src "dut.sv:57.1-78.4"
  wire width 16 $0\a_reg2[15:0]
  attribute \src "dut.sv:57.1-78.4"
  wire width 16 $0\b_reg2[15:0]
  attribute \src "dut.sv:57.1-78.4"
  wire $0\overflow_reg[0:0]
  attribute \src "dut.sv:64.15-64.30"
  wire width 32 signed $mul$dut.sv:64$11_Y
  attribute \src "dut.sv:66.16-66.36"
  wire width 41 signed $add$dut.sv:66$12_Y
  attribute \src "dut.sv:79.20-79.47"
  wire $ge$dut.sv:79$13_Y
  attribute \src "dut.sv:79.19-79.63"
  wire $or$dut.sv:79$14_Y
  attribute \src "dut.sv:82.20-82.59"
  wire width 41 signed $ternary$dut.sv:82$15_Y
  attribute \src "dut.sv:53.25-53.34"
  wire width 16 $1\a_reg[15:0]
  attribute \src "dut.sv:53.36-53.45"
  wire width 16 $1\b_reg[15:0]
  attribute \src "dut.sv:53.47-53.57"
  wire width 16 $1\a_reg2[15:0]
  attribute \src "dut.sv:53.59-53.69"
  wire width 16 $1\b_reg2[15:0]
  attribute \src "dut.sv:54.27-54.39"
  wire width 32 $1\mult_reg[31:0]
  attribute \src "dut.sv:55.24-55.37"
  wire width 41 $1\adder_out[40:0]
  attribute \src "dut.sv:56.5-56.21"
  wire $1\overflow_reg[0:0]
  attribute \src "dut.sv:64.15-64.30"
  cell $mul $mul$dut.sv:64$11
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg2
    connect \B \b_reg2
    connect \Y $mul$dut.sv:64$11_Y
  end
  attribute \src "dut.sv:66.16-66.36"
  cell $add $add$dut.sv:66$12
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 41
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 41
    connect \A \adder_out
    connect \B \mult_reg
    connect \Y $add$dut.sv:66$12_Y
  end
  attribute \src "dut.sv:79.20-79.47"
  cell $ge $ge$dut.sv:79$13
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 41
    parameter \B_WIDTH 41
    parameter \Y_WIDTH 1
    connect \A \adder_out
    connect \B 41'01000000000000000000000000000000000000000
    connect \Y $ge$dut.sv:79$13_Y
  end
  attribute \src "dut.sv:79.19-79.63"
  cell $or $or$dut.sv:79$14
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$dut.sv:79$13_Y
    connect \B \overflow_reg
    connect \Y $or$dut.sv:79$14_Y
  end
  attribute \src "dut.sv:82.20-82.59"
  cell $mux $ternary$dut.sv:82$15
    parameter \WIDTH 41
    connect \A \adder_out
    connect \B 41'00111111111111111111111111111111111111111
    connect \S \overflow
    connect \Y $ternary$dut.sv:82$15_Y
  end
  attribute \src "dut.sv:57.1-78.4"
  process $proc$dut.sv:57$10
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\a_reg[15:0] \a
    assign $0\b_reg[15:0] \b
    assign $0\a_reg2[15:0] \a_reg
    assign $0\b_reg2[15:0] \b_reg
    assign $0\mult_reg[31:0] $mul$dut.sv:64$11_Y
    assign $0\adder_out[40:0] $add$dut.sv:66$12_Y
    assign $0\overflow_reg[0:0] \overflow
    attribute \src "dut.sv:69.2-77.5"
    switch \rst
    attribute \src "dut.sv:69.6-69.9"
      case 1'1
        assign $0\a_reg[15:0] 16'0000000000000000
        assign $0\a_reg2[15:0] 16'0000000000000000
        assign $0\b_reg[15:0] 16'0000000000000000
        assign $0\b_reg2[15:0] 16'0000000000000000
        assign $0\mult_reg[31:0] 0
        assign $0\adder_out[40:0] 41'00000000000000000000000000000000000000000
        assign $0\overflow_reg[0:0] 1'0
      case 
    end
    sync posedge \clk
      update \a_reg $0\a_reg[15:0]
      update \b_reg $0\b_reg[15:0]
      update \mult_reg $0\mult_reg[31:0]
      update \adder_out $0\adder_out[40:0]
      update \a_reg2 $0\a_reg2[15:0]
      update \b_reg2 $0\b_reg2[15:0]
      update \overflow_reg $0\overflow_reg[0:0]
  end
  attribute \src "dut.sv:53.25-53.34"
  process $proc$dut.sv:53$16
    assign { } { }
    assign $1\a_reg[15:0] 16'0000000000000000
    sync always
    sync init
      update \a_reg $1\a_reg[15:0]
  end
  attribute \src "dut.sv:53.36-53.45"
  process $proc$dut.sv:53$17
    assign { } { }
    assign $1\b_reg[15:0] 16'0000000000000000
    sync always
    sync init
      update \b_reg $1\b_reg[15:0]
  end
  attribute \src "dut.sv:53.47-53.57"
  process $proc$dut.sv:53$18
    assign { } { }
    assign $1\a_reg2[15:0] 16'0000000000000000
    sync always
    sync init
      update \a_reg2 $1\a_reg2[15:0]
  end
  attribute \src "dut.sv:53.59-53.69"
  process $proc$dut.sv:53$19
    assign { } { }
    assign $1\b_reg2[15:0] 16'0000000000000000
    sync always
    sync init
      update \b_reg2 $1\b_reg2[15:0]
  end
  attribute \src "dut.sv:54.27-54.39"
  process $proc$dut.sv:54$20
    assign { } { }
    assign $1\mult_reg[31:0] 0
    sync always
    sync init
      update \mult_reg $1\mult_reg[31:0]
  end
  attribute \src "dut.sv:55.24-55.37"
  process $proc$dut.sv:55$21
    assign { } { }
    assign $1\adder_out[40:0] 41'00000000000000000000000000000000000000000
    sync always
    sync init
      update \adder_out $1\adder_out[40:0]
  end
  attribute \src "dut.sv:56.5-56.21"
  process $proc$dut.sv:56$22
    assign { } { }
    assign $1\overflow_reg[0:0] 1'0
    sync always
    sync init
      update \overflow_reg $1\overflow_reg[0:0]
  end
  connect \overflow $or$dut.sv:79$14_Y
  connect \accum_out $ternary$dut.sv:82$15_Y [39:0]
end
