
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.67

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.48 source latency memory[2][5]$_DFFE_PP_/CLK ^
  -0.48 target latency data_out[5]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.10    0.00    1.09 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.07    0.28    0.24    1.34 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net11 (net)
                  0.28    0.00    1.34 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    21    0.32    0.22    0.26    1.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    1.60 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.18    0.48 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.48 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.25    0.73   library removal time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.87   slack (MET)


Startpoint: data_in[4] (input port clocked by core_clock)
Endpoint: memory[8][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v data_in[4] (in)
                                         data_in[4] (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     7    0.31    0.19    0.20    0.40 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net6 (net)
                  0.19    0.00    0.40 v _773_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    0.62 v _773_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _130_ (net)
                  0.07    0.00    0.62 v memory[8][4]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.08    0.18    0.48 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.48 ^ memory[8][4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.08    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.10    0.00    1.09 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.07    0.28    0.24    1.34 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net11 (net)
                  0.28    0.00    1.34 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    21    0.32    0.22    0.26    1.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    1.60 ^ data_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.60   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.09    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.10    0.07    0.18   10.48 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.48 ^ data_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                          0.10   10.57   library recovery time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.10    0.07    0.18    0.48 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.48 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.09    0.34    0.60    1.08 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net26 (net)
                  0.34    0.00    1.08 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.10    0.36    0.28    1.35 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.36    0.00    1.35 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.12    0.50    0.38    1.73 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _154_ (net)
                  0.50    0.00    1.73 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.19    0.26    0.21    1.94 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _395_ (net)
                  0.26    0.00    1.94 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    2.20 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _391_ (net)
                  0.13    0.00    2.20 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.20    0.15    2.36 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.20    0.00    2.36 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.16    0.39    2.75 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.16    0.00    2.75 v _812_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.09    0.23    2.98 v _812_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _378_ (net)
                  0.09    0.00    2.98 v _813_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.33    0.24    3.21 ^ _813_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _379_ (net)
                  0.33    0.00    3.21 ^ _814_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    3.49 v _814_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _380_ (net)
                  0.09    0.00    3.49 v _815_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    3.69 v _815_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _004_ (net)
                  0.07    0.00    3.69 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.09    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.10    0.07    0.18   10.48 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.48 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                         -0.11   10.36   library setup time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -3.69   data arrival time
-----------------------------------------------------------------------------
                                  6.67   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.10    0.00    1.09 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.07    0.28    0.24    1.34 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net11 (net)
                  0.28    0.00    1.34 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    21    0.32    0.22    0.26    1.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    1.60 ^ data_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.60   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.09    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.10    0.07    0.18   10.48 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.48 ^ data_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                          0.10   10.57   library recovery time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.10    0.07    0.18    0.48 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.48 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.09    0.34    0.60    1.08 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net26 (net)
                  0.34    0.00    1.08 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.10    0.36    0.28    1.35 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.36    0.00    1.35 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.12    0.50    0.38    1.73 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _154_ (net)
                  0.50    0.00    1.73 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.19    0.26    0.21    1.94 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _395_ (net)
                  0.26    0.00    1.94 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    2.20 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _391_ (net)
                  0.13    0.00    2.20 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.20    0.15    2.36 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.20    0.00    2.36 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.16    0.39    2.75 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.16    0.00    2.75 v _812_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.09    0.23    2.98 v _812_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _378_ (net)
                  0.09    0.00    2.98 v _813_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.33    0.24    3.21 ^ _813_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _379_ (net)
                  0.33    0.00    3.21 ^ _814_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    3.49 v _814_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _380_ (net)
                  0.09    0.00    3.49 v _815_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    3.69 v _815_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _004_ (net)
                  0.07    0.00    3.69 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.09    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.10    0.07    0.18   10.48 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.48 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                         -0.11   10.36   library setup time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -3.69   data arrival time
-----------------------------------------------------------------------------
                                  6.67   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.0165464878082275

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7202

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2755987048149109

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9442

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.60    1.08 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.28    1.35 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.38    1.73 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.21    1.94 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.26    2.20 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.15    2.36 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.39    2.75 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.23    2.98 v _812_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.24    3.21 ^ _813_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.27    3.49 v _814_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.21    3.69 v _815_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.69 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.69   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.48 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.48   clock reconvergence pessimism
  -0.11   10.36   library setup time
          10.36   data required time
---------------------------------------------------------
          10.36   data required time
          -3.69   data arrival time
---------------------------------------------------------
           6.67   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: memory[3][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: memory[3][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ memory[3][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.84 ^ memory[3][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.99 ^ _725_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.99 ^ memory[3][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.99   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ memory[3][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.48   clock reconvergence pessimism
   0.02    0.50   library hold time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.99   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4763

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4776

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.6949

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.6676

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
180.454139

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.68e-02   8.24e-03   8.84e-08   3.50e-02  32.2%
Combinational          3.07e-02   1.45e-02   1.13e-07   4.52e-02  41.5%
Clock                  2.08e-02   7.85e-03   3.81e-07   2.86e-02  26.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.83e-02   3.06e-02   5.82e-07   1.09e-01 100.0%
                          71.9%      28.1%       0.0%
