# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Microblaze5.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Microblaze5.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_4/sim/bd_929b_xlconstant_0_0.v" \
"../../../../Microblaze5.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
