# RISC-V CPU Simulator in logisim

A custom-built 32-bit RISC-V-like CPU simulator written in C. It models instruction execution, memory management, and stage-based control logic. Designed as an educational tool for understanding CPU internals and microarchitecture.

---

## üöÄ Features

- üßÆ **Custom Instruction Set** (13 total)
  - **Data Transfer**: `MOVE`, `LOAD`, `STORE`
  - **Arithmetic**: `ADD`, `SUB`, `ADI` (Add Immediate), `SUI` (Subtract Immediate)
  - **Logic**: `AND`, `ANI`, `OR`, `ORI`
  - **Control**: `HLT` (Halt)

- üîß **Registers**
  - **General Purpose**: `R0‚ÄìR7` (8 total)
  - **Special Purpose**: `PC`, `IR`, `RA`, `RB`, `RM`, `RZ`, `RY`
  

- üì¶ **Cycles**
  - The Processor follows a typical 5-stage pipeline with Fetch, Decode, Execute, Memory, and Write Back stages.


- üì¶ **Memory**
  - 16-bit address √ó 32-bit data RAM
  - Memory muxing for instruction vs. data access

- ‚úÖ **Custom Instruction Format**
  - 32-bit format with opcode, destination, source, and immediate fields

---

### Field Descriptions

| Component     | Bits Used     | Description                |
|---------------|---------------|----------------------------|
| **OPCODE**    | 4 bits (31‚Äì28) | Operation code             |
| **DEST (RY)** | 5 bits (27‚Äì23) | Destination register       |
| **SRC1 (RA)** | 5 bits (22‚Äì18) | Source register 1          |
| **SRC2 (RB)** | 5 bits (17‚Äì13) | Source register 2          |
| **IMMEDIATE** | 13 bits (12‚Äì0) | Immediate value (optional) |

## üìò Instruction Set & Opcodes

The simulator supports the following 13 custom instructions. Each instruction is uniquely identified using a 4-bit opcode.

### üßÆ Opcodes

| Binary | Hex | Instruction Syntax      | Description                        |
|--------|-----|--------------------------|------------------------------------|
| 0000   | 0   | `ADD Ri, Rj, Rk`         | Ri ‚Üê Rj + Rk                       |
| 0001   | 1   | `SUB Ri, Rj, Rk`         | Ri ‚Üê Rj - Rk                       |
| 0010   | 2   | `AND Ri, Rj, Rk`         | Ri ‚Üê Rj & Rk                       |
| 0011   | 3   | `OR Ri, Rj, Rk`          | Ri ‚Üê Rj | Rk                       |
| 0100   | 4   | `MOV Ri, Rj`             | Ri ‚Üê Rj                            |
| 0101   | 5   | `LOAD Ri, Rj, X`         | Ri ‚Üê MEM[Rj + X]                   |
| 0110   | 6   | `STORE Ri, Rj, X`        | MEM[Rj + X] ‚Üê Ri                   |
| 0111   | 7   | `MVI Ri, X`              | Ri ‚Üê X (Move Immediate)            |
| 1000   | 8   | `ADI Ri, X`              | Ri ‚Üê Ri + X (Add Immediate)        |
| 1001   | 9   | `SUI Ri, X`              | Ri ‚Üê Ri - X (Subtract Immediate)   |
| 1010   | A   | `ANI Ri, X`              | Ri ‚Üê Ri & X (AND Immediate)        |
| 1011   | B   | `ORI Ri, X`              | Ri ‚Üê Ri | X (OR Immediate)         |
| 1100   | C   | `HLT`                    | Halt execution                     |
