

================================================================
== Vivado HLS Report for 'BLOCK0'
================================================================
* Date:           Fri Apr  9 19:01:24 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dasd
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      11|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      11|     63|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op12  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|          4|    1|          4|
    |din_V_V_blk_n          |   9|          2|    1|          2|
    |dout_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |dout_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |dout_V_data_2_V_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  57|         12|    5|         12|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  3|   0|    3|          0|
    |tmp_V_5_reg_53  |  4|   0|    4|          0|
    |tmp_V_reg_48    |  4|   0|    4|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 11|   0|   11|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      BLOCK0     | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      BLOCK0     | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      BLOCK0     | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      BLOCK0     | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      BLOCK0     | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      BLOCK0     | return value |
|din_V_V_blk_n           | out |    1| ap_ctrl_hs |      BLOCK0     | return value |
|dout_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs |      BLOCK0     | return value |
|dout_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs |      BLOCK0     | return value |
|dout_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs |      BLOCK0     | return value |
|din_V_V_dout            |  in |    4|   ap_fifo  |     din_V_V     |    pointer   |
|din_V_V_empty_n         |  in |    1|   ap_fifo  |     din_V_V     |    pointer   |
|din_V_V_read            | out |    1|   ap_fifo  |     din_V_V     |    pointer   |
|dout_V_data_0_V_din     | out |    4|   ap_fifo  | dout_V_data_0_V |    pointer   |
|dout_V_data_0_V_full_n  |  in |    1|   ap_fifo  | dout_V_data_0_V |    pointer   |
|dout_V_data_0_V_write   | out |    1|   ap_fifo  | dout_V_data_0_V |    pointer   |
|dout_V_data_1_V_din     | out |    4|   ap_fifo  | dout_V_data_1_V |    pointer   |
|dout_V_data_1_V_full_n  |  in |    1|   ap_fifo  | dout_V_data_1_V |    pointer   |
|dout_V_data_1_V_write   | out |    1|   ap_fifo  | dout_V_data_1_V |    pointer   |
|dout_V_data_2_V_din     | out |    4|   ap_fifo  | dout_V_data_2_V |    pointer   |
|dout_V_data_2_V_full_n  |  in |    1|   ap_fifo  | dout_V_data_2_V |    pointer   |
|dout_V_data_2_V_write   | out |    1|   ap_fifo  | dout_V_data_2_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

