// Seed: 3954721082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout tri id_8;
  input wire id_7;
  output wire id_6;
  output wor id_5;
  inout wire id_4;
  inout wire id_3;
  inout supply1 id_2;
  output logic [7:0] id_1;
  assign id_5 = -1;
  logic id_11;
  assign id_2 = id_7 ^ id_11 == id_11;
  assign id_4 = id_8;
  assign id_8 = -1'd0;
  supply0 id_12 = -1'b0;
  assign id_12 = id_8;
  logic id_13;
  assign id_1[1] = -1 * id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout logic [7:0] id_1;
  logic [1 : ""] id_3;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
  ;
  assign id_4 = id_3;
  assign id_4 = id_1(1, id_3, id_1, 1 | -1, id_1[-1'b0]++);
  wire id_5;
endmodule
