{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543072975526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543072975526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 10:22:55 2018 " "Processing started: Sat Nov 24 10:22:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543072975526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543072975526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RF -c RF " "Command: quartus_map --read_settings_files=on --write_settings_files=off RF -c RF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543072975526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543072976102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RF_arch " "Found design unit 1: RF-RF_arch" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976783 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543072976783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boxa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boxa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boxA-boxA_arch " "Found design unit 1: boxA-boxA_arch" {  } { { "boxA.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/boxA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976787 ""} { "Info" "ISGN_ENTITY_NAME" "1 boxA " "Found entity 1: boxA" {  } { { "boxA.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/boxA.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543072976787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boxb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boxb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boxB-boxB_arch " "Found design unit 1: boxB-boxB_arch" {  } { { "boxB.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/boxB.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976791 ""} { "Info" "ISGN_ENTITY_NAME" "1 boxB " "Found entity 1: boxB" {  } { { "boxB.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/boxB.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543072976791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-main_arch " "Found design unit 1: main-main_arch" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976799 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543072976799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arc " "Found design unit 1: ALU-alu_arc" {  } { { "ALU.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/ALU.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976807 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/ALU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543072976807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxalusrcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxAluSrcB-muxAluSrcB_arch " "Found design unit 1: muxAluSrcB-muxAluSrcB_arch" {  } { { "muxAluSrcB.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/muxAluSrcB.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976811 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxAluSrcB " "Found entity 1: muxAluSrcB" {  } { { "muxAluSrcB.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/muxAluSrcB.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543072976811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluOut-AluOut_arch " "Found design unit 1: AluOut-AluOut_arch" {  } { { "AluOut.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/AluOut.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976815 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluOut " "Found entity 1: AluOut" {  } { { "AluOut.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/AluOut.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543072976815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxmemtoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxMemToReg-muxMemToReg_arch " "Found design unit 1: muxMemToReg-muxMemToReg_arch" {  } { { "muxMemToReg.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/muxMemToReg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976819 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxMemToReg " "Found entity 1: muxMemToReg" {  } { { "muxMemToReg.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/muxMemToReg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543072976819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-ir_arc " "Found design unit 1: ir-ir_arc" {  } { { "ir.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/ir.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/ir.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543072976823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543072976823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543072976993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FlagJst main.vhd(163) " "Verilog HDL or VHDL warning at main.vhd(163): object \"FlagJst\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543072976993 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FlagJeq main.vhd(164) " "Verilog HDL or VHDL warning at main.vhd(164): object \"FlagJeq\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543072976997 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SignalOpcode main.vhd(171) " "Verilog HDL or VHDL warning at main.vhd(171): object \"SignalOpcode\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543072976997 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:MapRF " "Elaborating entity \"RF\" for hierarchy \"RF:MapRF\"" {  } { { "main.vhd" "MapRF" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543072977058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RsD RF.vhd(150) " "VHDL Process Statement warning at RF.vhd(150): signal \"RsD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_0 RF.vhd(152) " "VHDL Process Statement warning at RF.vhd(152): signal \"REGISTER_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_1 RF.vhd(154) " "VHDL Process Statement warning at RF.vhd(154): signal \"REGISTER_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_2 RF.vhd(156) " "VHDL Process Statement warning at RF.vhd(156): signal \"REGISTER_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_3 RF.vhd(158) " "VHDL Process Statement warning at RF.vhd(158): signal \"REGISTER_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_4 RF.vhd(160) " "VHDL Process Statement warning at RF.vhd(160): signal \"REGISTER_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_5 RF.vhd(162) " "VHDL Process Statement warning at RF.vhd(162): signal \"REGISTER_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_6 RF.vhd(164) " "VHDL Process Statement warning at RF.vhd(164): signal \"REGISTER_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_7 RF.vhd(166) " "VHDL Process Statement warning at RF.vhd(166): signal \"REGISTER_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_8 RF.vhd(168) " "VHDL Process Statement warning at RF.vhd(168): signal \"REGISTER_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_9 RF.vhd(170) " "VHDL Process Statement warning at RF.vhd(170): signal \"REGISTER_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_10 RF.vhd(172) " "VHDL Process Statement warning at RF.vhd(172): signal \"REGISTER_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_11 RF.vhd(174) " "VHDL Process Statement warning at RF.vhd(174): signal \"REGISTER_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_12 RF.vhd(176) " "VHDL Process Statement warning at RF.vhd(176): signal \"REGISTER_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_13 RF.vhd(178) " "VHDL Process Statement warning at RF.vhd(178): signal \"REGISTER_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_14 RF.vhd(180) " "VHDL Process Statement warning at RF.vhd(180): signal \"REGISTER_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_15 RF.vhd(182) " "VHDL Process Statement warning at RF.vhd(182): signal \"REGISTER_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_16 RF.vhd(184) " "VHDL Process Statement warning at RF.vhd(184): signal \"REGISTER_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_17 RF.vhd(186) " "VHDL Process Statement warning at RF.vhd(186): signal \"REGISTER_17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_18 RF.vhd(188) " "VHDL Process Statement warning at RF.vhd(188): signal \"REGISTER_18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_19 RF.vhd(190) " "VHDL Process Statement warning at RF.vhd(190): signal \"REGISTER_19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_20 RF.vhd(192) " "VHDL Process Statement warning at RF.vhd(192): signal \"REGISTER_20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_21 RF.vhd(194) " "VHDL Process Statement warning at RF.vhd(194): signal \"REGISTER_21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_22 RF.vhd(196) " "VHDL Process Statement warning at RF.vhd(196): signal \"REGISTER_22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_23 RF.vhd(198) " "VHDL Process Statement warning at RF.vhd(198): signal \"REGISTER_23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_24 RF.vhd(200) " "VHDL Process Statement warning at RF.vhd(200): signal \"REGISTER_24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_25 RF.vhd(202) " "VHDL Process Statement warning at RF.vhd(202): signal \"REGISTER_25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_26 RF.vhd(204) " "VHDL Process Statement warning at RF.vhd(204): signal \"REGISTER_26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_27 RF.vhd(206) " "VHDL Process Statement warning at RF.vhd(206): signal \"REGISTER_27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_28 RF.vhd(208) " "VHDL Process Statement warning at RF.vhd(208): signal \"REGISTER_28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_29 RF.vhd(210) " "VHDL Process Statement warning at RF.vhd(210): signal \"REGISTER_29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_30 RF.vhd(212) " "VHDL Process Statement warning at RF.vhd(212): signal \"REGISTER_30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_31 RF.vhd(214) " "VHDL Process Statement warning at RF.vhd(214): signal \"REGISTER_31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RdD RF.vhd(218) " "VHDL Process Statement warning at RF.vhd(218): signal \"RdD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_0 RF.vhd(220) " "VHDL Process Statement warning at RF.vhd(220): signal \"REGISTER_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_1 RF.vhd(222) " "VHDL Process Statement warning at RF.vhd(222): signal \"REGISTER_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_2 RF.vhd(224) " "VHDL Process Statement warning at RF.vhd(224): signal \"REGISTER_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_3 RF.vhd(226) " "VHDL Process Statement warning at RF.vhd(226): signal \"REGISTER_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977079 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_4 RF.vhd(228) " "VHDL Process Statement warning at RF.vhd(228): signal \"REGISTER_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_5 RF.vhd(230) " "VHDL Process Statement warning at RF.vhd(230): signal \"REGISTER_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_6 RF.vhd(232) " "VHDL Process Statement warning at RF.vhd(232): signal \"REGISTER_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_7 RF.vhd(234) " "VHDL Process Statement warning at RF.vhd(234): signal \"REGISTER_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_8 RF.vhd(236) " "VHDL Process Statement warning at RF.vhd(236): signal \"REGISTER_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_9 RF.vhd(238) " "VHDL Process Statement warning at RF.vhd(238): signal \"REGISTER_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_10 RF.vhd(240) " "VHDL Process Statement warning at RF.vhd(240): signal \"REGISTER_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_11 RF.vhd(242) " "VHDL Process Statement warning at RF.vhd(242): signal \"REGISTER_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_12 RF.vhd(244) " "VHDL Process Statement warning at RF.vhd(244): signal \"REGISTER_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_13 RF.vhd(246) " "VHDL Process Statement warning at RF.vhd(246): signal \"REGISTER_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_14 RF.vhd(248) " "VHDL Process Statement warning at RF.vhd(248): signal \"REGISTER_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_15 RF.vhd(250) " "VHDL Process Statement warning at RF.vhd(250): signal \"REGISTER_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_16 RF.vhd(252) " "VHDL Process Statement warning at RF.vhd(252): signal \"REGISTER_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_17 RF.vhd(254) " "VHDL Process Statement warning at RF.vhd(254): signal \"REGISTER_17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_18 RF.vhd(256) " "VHDL Process Statement warning at RF.vhd(256): signal \"REGISTER_18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_19 RF.vhd(258) " "VHDL Process Statement warning at RF.vhd(258): signal \"REGISTER_19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_20 RF.vhd(260) " "VHDL Process Statement warning at RF.vhd(260): signal \"REGISTER_20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_21 RF.vhd(262) " "VHDL Process Statement warning at RF.vhd(262): signal \"REGISTER_21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_22 RF.vhd(264) " "VHDL Process Statement warning at RF.vhd(264): signal \"REGISTER_22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_23 RF.vhd(266) " "VHDL Process Statement warning at RF.vhd(266): signal \"REGISTER_23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_24 RF.vhd(268) " "VHDL Process Statement warning at RF.vhd(268): signal \"REGISTER_24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_25 RF.vhd(270) " "VHDL Process Statement warning at RF.vhd(270): signal \"REGISTER_25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_26 RF.vhd(272) " "VHDL Process Statement warning at RF.vhd(272): signal \"REGISTER_26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_27 RF.vhd(274) " "VHDL Process Statement warning at RF.vhd(274): signal \"REGISTER_27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_28 RF.vhd(276) " "VHDL Process Statement warning at RF.vhd(276): signal \"REGISTER_28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977083 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_29 RF.vhd(278) " "VHDL Process Statement warning at RF.vhd(278): signal \"REGISTER_29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977087 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_30 RF.vhd(280) " "VHDL Process Statement warning at RF.vhd(280): signal \"REGISTER_30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977087 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_31 RF.vhd(282) " "VHDL Process Statement warning at RF.vhd(282): signal \"REGISTER_31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/RF.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977087 "|RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boxA boxA:MapboxA " "Elaborating entity \"boxA\" for hierarchy \"boxA:MapboxA\"" {  } { { "main.vhd" "MapboxA" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543072977087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boxB boxB:MapboxB " "Elaborating entity \"boxB\" for hierarchy \"boxB:MapboxB\"" {  } { { "main.vhd" "MapboxB" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543072977103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAluSrcB muxAluSrcB:MapAluSrcB " "Elaborating entity \"muxAluSrcB\" for hierarchy \"muxAluSrcB:MapAluSrcB\"" {  } { { "main.vhd" "MapAluSrcB" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543072977124 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataB muxAluSrcB.vhd(36) " "VHDL Process Statement warning at muxAluSrcB.vhd(36): signal \"DataB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxAluSrcB.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/muxAluSrcB.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977140 "|main|muxAluSrcB:MapAluSrcB"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cte muxAluSrcB.vhd(38) " "VHDL Process Statement warning at muxAluSrcB.vhd(38): signal \"Cte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxAluSrcB.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/muxAluSrcB.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977140 "|main|muxAluSrcB:MapAluSrcB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MapALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MapALU\"" {  } { { "main.vhd" "MapALU" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543072977144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluOut AluOut:MapAluOut " "Elaborating entity \"AluOut\" for hierarchy \"AluOut:MapAluOut\"" {  } { { "main.vhd" "MapAluOut" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543072977419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMemToReg muxMemToReg:MapMemToReg " "Elaborating entity \"muxMemToReg\" for hierarchy \"muxMemToReg:MapMemToReg\"" {  } { { "main.vhd" "MapMemToReg" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543072977464 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataMem muxMemToReg.vhd(35) " "VHDL Process Statement warning at muxMemToReg.vhd(35): signal \"DataMem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxMemToReg.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/muxMemToReg.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977476 "|main|muxMemToReg:MapMemToReg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regmem muxMemToReg.vhd(37) " "VHDL Process Statement warning at muxMemToReg.vhd(37): signal \"regmem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxMemToReg.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/muxMemToReg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543072977476 "|main|muxMemToReg:MapMemToReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:MapIR " "Elaborating entity \"ir\" for hierarchy \"ir:MapIR\"" {  } { { "main.vhd" "MapIR" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543072977476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543072980504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980504 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmediato\[0\] " "No output dependent on input pin \"inmediato\[0\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|inmediato[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmediato\[1\] " "No output dependent on input pin \"inmediato\[1\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|inmediato[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmediato\[2\] " "No output dependent on input pin \"inmediato\[2\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|inmediato[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmediato\[3\] " "No output dependent on input pin \"inmediato\[3\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|inmediato[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmediato\[4\] " "No output dependent on input pin \"inmediato\[4\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|inmediato[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmediato\[5\] " "No output dependent on input pin \"inmediato\[5\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|inmediato[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmediato\[6\] " "No output dependent on input pin \"inmediato\[6\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|inmediato[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmediato\[7\] " "No output dependent on input pin \"inmediato\[7\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|inmediato[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmediato\[8\] " "No output dependent on input pin \"inmediato\[8\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|inmediato[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrROM\[19\] " "No output dependent on input pin \"instrROM\[19\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|instrROM[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrROM\[20\] " "No output dependent on input pin \"instrROM\[20\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|instrROM[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrROM\[21\] " "No output dependent on input pin \"instrROM\[21\]\"" {  } { { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543072980862 "|main|instrROM[21]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543072980862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "908 " "Implemented 908 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543072980866 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543072980866 ""} { "Info" "ICUT_CUT_TM_LCELLS" "788 " "Implemented 788 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543072980866 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543072980866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543072980943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 10:23:00 2018 " "Processing ended: Sat Nov 24 10:23:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543072980943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543072980943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543072980943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543072980943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543072982764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543072982764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 10:23:01 2018 " "Processing started: Sat Nov 24 10:23:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543072982764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543072982764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RF -c RF " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RF -c RF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543072982764 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543072982943 ""}
{ "Info" "0" "" "Project  = RF" {  } {  } 0 0 "Project  = RF" 0 0 "Fitter" 0 0 1543072982943 ""}
{ "Info" "0" "" "Revision = RF" {  } {  } 0 0 "Revision = RF" 0 0 "Fitter" 0 0 1543072982943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1543072983159 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RF EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"RF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543072983171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543072983215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543072983215 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543072983517 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543072983533 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543072984269 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543072984269 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543072984269 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543072984269 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 1022 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543072984273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 1023 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543072984273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543072984273 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543072984273 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "120 120 " "No exact pin location assignment(s) for 120 pins of 120 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[0\] " "Pin dataOutA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[1\] " "Pin dataOutA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[2\] " "Pin dataOutA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[3\] " "Pin dataOutA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[4\] " "Pin dataOutA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[5\] " "Pin dataOutA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[6\] " "Pin dataOutA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[7\] " "Pin dataOutA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[8\] " "Pin dataOutA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[0\] " "Pin dataOutB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[1\] " "Pin dataOutB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[2\] " "Pin dataOutB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[3\] " "Pin dataOutB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[4\] " "Pin dataOutB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[5\] " "Pin dataOutB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[6\] " "Pin dataOutB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[7\] " "Pin dataOutB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[8\] " "Pin dataOutB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[0\] " "Pin cajaA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[1\] " "Pin cajaA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[2\] " "Pin cajaA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[3\] " "Pin cajaA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[4\] " "Pin cajaA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[5\] " "Pin cajaA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[6\] " "Pin cajaA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[7\] " "Pin cajaA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[8\] " "Pin cajaA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[0\] " "Pin cajaB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[1\] " "Pin cajaB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[2\] " "Pin cajaB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[3\] " "Pin cajaB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[4\] " "Pin cajaB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[5\] " "Pin cajaB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[6\] " "Pin cajaB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[7\] " "Pin cajaB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[8\] " "Pin cajaB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[0\] " "Pin inmediato\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[1\] " "Pin inmediato\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[2\] " "Pin inmediato\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[3\] " "Pin inmediato\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[4\] " "Pin inmediato\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[5\] " "Pin inmediato\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[6\] " "Pin inmediato\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[7\] " "Pin inmediato\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[8\] " "Pin inmediato\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[0\] " "Pin ResultadoAlu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[1\] " "Pin ResultadoAlu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[2\] " "Pin ResultadoAlu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[3\] " "Pin ResultadoAlu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[4\] " "Pin ResultadoAlu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[5\] " "Pin ResultadoAlu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[6\] " "Pin ResultadoAlu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[7\] " "Pin ResultadoAlu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[8\] " "Pin ResultadoAlu\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[0\] " "Pin salidaMultiplexorB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[1\] " "Pin salidaMultiplexorB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[2\] " "Pin salidaMultiplexorB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[3\] " "Pin salidaMultiplexorB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[4\] " "Pin salidaMultiplexorB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[5\] " "Pin salidaMultiplexorB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[6\] " "Pin salidaMultiplexorB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[7\] " "Pin salidaMultiplexorB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[8\] " "Pin salidaMultiplexorB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[0\] " "Pin salidaAluOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[1\] " "Pin salidaAluOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[2\] " "Pin salidaAluOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[3\] " "Pin salidaAluOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[4\] " "Pin salidaAluOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[5\] " "Pin salidaAluOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[6\] " "Pin salidaAluOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[7\] " "Pin salidaAluOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[8\] " "Pin salidaAluOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[0\] " "Pin salidaMultiplexorReg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[1\] " "Pin salidaMultiplexorReg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[2\] " "Pin salidaMultiplexorReg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[3\] " "Pin salidaMultiplexorReg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[4\] " "Pin salidaMultiplexorReg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[5\] " "Pin salidaMultiplexorReg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[6\] " "Pin salidaMultiplexorReg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[7\] " "Pin salidaMultiplexorReg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[8\] " "Pin salidaMultiplexorReg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[19\] " "Pin instrROM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[19] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[20\] " "Pin instrROM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[20] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[21\] " "Pin instrROM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[21] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalAluSrcB " "Pin SignalAluSrcB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignalAluSrcB } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalAluSrcB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOp\[0\] " "Pin AluOp\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AluOp[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluOp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOp\[1\] " "Pin AluOp\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AluOp[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluOp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoRAM\[0\] " "Pin datoRAM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoRAM[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoRAM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalMemToReg " "Pin SignalMemToReg not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignalMemToReg } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalMemToReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoRAM\[1\] " "Pin datoRAM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoRAM[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoRAM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoRAM\[2\] " "Pin datoRAM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoRAM[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoRAM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoRAM\[3\] " "Pin datoRAM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoRAM[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoRAM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoRAM\[4\] " "Pin datoRAM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoRAM[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoRAM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoRAM\[5\] " "Pin datoRAM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoRAM[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoRAM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoRAM\[6\] " "Pin datoRAM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoRAM[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoRAM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoRAM\[7\] " "Pin datoRAM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoRAM[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoRAM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoRAM\[8\] " "Pin datoRAM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoRAM[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoRAM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signalWrite " "Pin signalWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { signalWrite } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signalWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[11\] " "Pin instrROM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[11] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalirWrite " "Pin SignalirWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignalirWrite } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalirWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[12\] " "Pin instrROM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[12] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[10\] " "Pin instrROM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[10] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[9\] " "Pin instrROM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[9] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[13\] " "Pin instrROM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[13] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[16\] " "Pin instrROM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[16] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[17\] " "Pin instrROM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[17] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[14\] " "Pin instrROM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[14] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[15\] " "Pin instrROM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[15] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[18\] " "Pin instrROM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[18] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[0\] " "Pin instrROM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[0] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[1\] " "Pin instrROM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[1] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[2\] " "Pin instrROM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[2] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[3\] " "Pin instrROM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[3] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[4\] " "Pin instrROM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[4] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[5\] " "Pin instrROM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[5] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[6\] " "Pin instrROM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[6] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[7\] " "Pin instrROM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[7] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrROM\[8\] " "Pin instrROM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instrROM[8] } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrROM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalEnAlu " "Pin SignalEnAlu not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignalEnAlu } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalEnAlu } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543072984417 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543072984417 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RF.sdc " "Synopsys Design Constraints File file not found: 'RF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543072984747 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543072984747 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543072984759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543072984856 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "main.vhd" "" { Text "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/main.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543072984856 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543072985043 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543072985043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543072985043 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543072985050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543072985050 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543072985054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543072985054 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543072985054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543072985107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543072985111 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543072985111 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "119 unused 3.3V 47 72 0 " "Number of I/O pins in group: 119 (unused VREF, 3.3V VCCIO, 47 input, 72 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543072985119 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543072985119 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543072985119 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543072985119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543072985119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543072985119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543072985119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543072985119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543072985119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543072985119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543072985119 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543072985119 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543072985119 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543072985188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543072986862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543072987293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543072987310 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543072990155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543072990155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543072990340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543072991940 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543072991940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543072993327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543072993331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543072993331 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543072993357 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543072993368 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[0\] 0 " "Pin \"dataOutA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[1\] 0 " "Pin \"dataOutA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[2\] 0 " "Pin \"dataOutA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[3\] 0 " "Pin \"dataOutA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[4\] 0 " "Pin \"dataOutA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[5\] 0 " "Pin \"dataOutA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[6\] 0 " "Pin \"dataOutA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[7\] 0 " "Pin \"dataOutA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[8\] 0 " "Pin \"dataOutA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[0\] 0 " "Pin \"dataOutB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[1\] 0 " "Pin \"dataOutB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[2\] 0 " "Pin \"dataOutB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[3\] 0 " "Pin \"dataOutB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[4\] 0 " "Pin \"dataOutB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[5\] 0 " "Pin \"dataOutB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[6\] 0 " "Pin \"dataOutB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[7\] 0 " "Pin \"dataOutB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[8\] 0 " "Pin \"dataOutB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[0\] 0 " "Pin \"cajaA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[1\] 0 " "Pin \"cajaA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[2\] 0 " "Pin \"cajaA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[3\] 0 " "Pin \"cajaA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[4\] 0 " "Pin \"cajaA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[5\] 0 " "Pin \"cajaA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[6\] 0 " "Pin \"cajaA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[7\] 0 " "Pin \"cajaA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[8\] 0 " "Pin \"cajaA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[0\] 0 " "Pin \"cajaB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[1\] 0 " "Pin \"cajaB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[2\] 0 " "Pin \"cajaB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[3\] 0 " "Pin \"cajaB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[4\] 0 " "Pin \"cajaB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[5\] 0 " "Pin \"cajaB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[6\] 0 " "Pin \"cajaB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[7\] 0 " "Pin \"cajaB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[8\] 0 " "Pin \"cajaB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[0\] 0 " "Pin \"ResultadoAlu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[1\] 0 " "Pin \"ResultadoAlu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[2\] 0 " "Pin \"ResultadoAlu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[3\] 0 " "Pin \"ResultadoAlu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[4\] 0 " "Pin \"ResultadoAlu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[5\] 0 " "Pin \"ResultadoAlu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[6\] 0 " "Pin \"ResultadoAlu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[7\] 0 " "Pin \"ResultadoAlu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[8\] 0 " "Pin \"ResultadoAlu\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[0\] 0 " "Pin \"salidaMultiplexorB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[1\] 0 " "Pin \"salidaMultiplexorB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[2\] 0 " "Pin \"salidaMultiplexorB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[3\] 0 " "Pin \"salidaMultiplexorB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[4\] 0 " "Pin \"salidaMultiplexorB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[5\] 0 " "Pin \"salidaMultiplexorB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[6\] 0 " "Pin \"salidaMultiplexorB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[7\] 0 " "Pin \"salidaMultiplexorB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[8\] 0 " "Pin \"salidaMultiplexorB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[0\] 0 " "Pin \"salidaAluOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[1\] 0 " "Pin \"salidaAluOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[2\] 0 " "Pin \"salidaAluOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[3\] 0 " "Pin \"salidaAluOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[4\] 0 " "Pin \"salidaAluOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[5\] 0 " "Pin \"salidaAluOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[6\] 0 " "Pin \"salidaAluOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[7\] 0 " "Pin \"salidaAluOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[8\] 0 " "Pin \"salidaAluOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[0\] 0 " "Pin \"salidaMultiplexorReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[1\] 0 " "Pin \"salidaMultiplexorReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[2\] 0 " "Pin \"salidaMultiplexorReg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[3\] 0 " "Pin \"salidaMultiplexorReg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[4\] 0 " "Pin \"salidaMultiplexorReg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[5\] 0 " "Pin \"salidaMultiplexorReg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[6\] 0 " "Pin \"salidaMultiplexorReg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[7\] 0 " "Pin \"salidaMultiplexorReg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[8\] 0 " "Pin \"salidaMultiplexorReg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543072993392 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1543072993392 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543072993878 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543072993939 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543072994463 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543072994823 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543072994982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/output_files/RF.fit.smsg " "Generated suppressed messages file C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/output_files/RF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543072995228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543072995730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 10:23:15 2018 " "Processing ended: Sat Nov 24 10:23:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543072995730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543072995730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543072995730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543072995730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543072997344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543072997344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 10:23:17 2018 " "Processing started: Sat Nov 24 10:23:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543072997344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543072997344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RF -c RF " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RF -c RF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543072997344 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543072998807 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543072998869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543072999656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 10:23:19 2018 " "Processing ended: Sat Nov 24 10:23:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543072999656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543072999656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543072999656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543072999656 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543073000357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543073001635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543073001639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 10:23:20 2018 " "Processing started: Sat Nov 24 10:23:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543073001639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543073001639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RF -c RF " "Command: quartus_sta RF -c RF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543073001639 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543073001790 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543073002016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543073002068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543073002068 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RF.sdc " "Synopsys Design Constraints File file not found: 'RF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543073002285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543073002285 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002289 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002289 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543073002297 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1543073002321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543073002341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.559 " "Worst-case setup slack is -5.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.559     -1124.957 Clock  " "   -5.559     -1124.957 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543073002353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.460 " "Worst-case hold slack is 1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460         0.000 Clock  " "    1.460         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543073002365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543073002377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543073002389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -409.779 Clock  " "   -1.631      -409.779 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543073002401 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1543073002614 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1543073002618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543073002655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.447 " "Worst-case setup slack is -1.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447      -355.369 Clock  " "   -1.447      -355.369 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543073002671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.541 " "Worst-case hold slack is 0.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541         0.000 Clock  " "    0.541         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543073002687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543073002703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543073002719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -335.380 Clock  " "   -1.380      -335.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543073002740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543073002740 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1543073003004 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543073003094 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543073003098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543073003320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 10:23:23 2018 " "Processing ended: Sat Nov 24 10:23:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543073003320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543073003320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543073003320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543073003320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543073004869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543073004873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 10:23:24 2018 " "Processing started: Sat Nov 24 10:23:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543073004873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543073004873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RF -c RF " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RF -c RF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543073004873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RF.vo C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/simulation/modelsim/ simulation " "Generated file RF.vo in folder \"C:/VHDL/TablaMendelF (DepurandoF)/RFPrueba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543073006023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543073006152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 10:23:26 2018 " "Processing ended: Sat Nov 24 10:23:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543073006152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543073006152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543073006152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543073006152 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus II Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543073006937 ""}
