
2)TIMER_INTERRUPT_LED_BLINK_REGISTER_LEVEL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000358  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800051c  08000524  00010524  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  0800051c  0800051c  0001051c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000520  08000520  00010520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010524  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000524  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000001c  08000524  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00010524  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000eb3  00000000  00000000  00010554  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000029f  00000000  00000000  00011407  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000098  00000000  00000000  000116a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000070  00000000  00000000  00011740  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00000488  00000000  00000000  000117b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000009ee  00000000  00000000  00011c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00012626  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000154  00000000  00000000  000126a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000127f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000504 	.word	0x08000504

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000504 	.word	0x08000504

08000204 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800020e:	4909      	ldr	r1, [pc, #36]	; (8000234 <NVIC_EnableIRQ+0x30>)
 8000210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000214:	095b      	lsrs	r3, r3, #5
 8000216:	79fa      	ldrb	r2, [r7, #7]
 8000218:	f002 021f 	and.w	r2, r2, #31
 800021c:	2001      	movs	r0, #1
 800021e:	fa00 f202 	lsl.w	r2, r0, r2
 8000222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000226:	bf00      	nop
 8000228:	370c      	adds	r7, #12
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	e000e100 	.word	0xe000e100

08000238 <System_Clock_Config>:
#define 	TIMER_PRESCALER		17999
#define		TIMER_ARR			999


void System_Clock_Config(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSEON;
 800023c:	4a32      	ldr	r2, [pc, #200]	; (8000308 <System_Clock_Config+0xd0>)
 800023e:	4b32      	ldr	r3, [pc, #200]	; (8000308 <System_Clock_Config+0xd0>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000246:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY));
 8000248:	bf00      	nop
 800024a:	4b2f      	ldr	r3, [pc, #188]	; (8000308 <System_Clock_Config+0xd0>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000252:	2b00      	cmp	r3, #0
 8000254:	d0f9      	beq.n	800024a <System_Clock_Config+0x12>

	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000256:	4a2c      	ldr	r2, [pc, #176]	; (8000308 <System_Clock_Config+0xd0>)
 8000258:	4b2b      	ldr	r3, [pc, #172]	; (8000308 <System_Clock_Config+0xd0>)
 800025a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800025c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000260:	6413      	str	r3, [r2, #64]	; 0x40
	PWR->CR |= PWR_CR_VOS;
 8000262:	4a2a      	ldr	r2, [pc, #168]	; (800030c <System_Clock_Config+0xd4>)
 8000264:	4b29      	ldr	r3, [pc, #164]	; (800030c <System_Clock_Config+0xd4>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800026c:	6013      	str	r3, [r2, #0]

	FLASH->ACR |= FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_5WS;
 800026e:	4a28      	ldr	r2, [pc, #160]	; (8000310 <System_Clock_Config+0xd8>)
 8000270:	4b27      	ldr	r3, [pc, #156]	; (8000310 <System_Clock_Config+0xd8>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000278:	f043 0305 	orr.w	r3, r3, #5
 800027c:	6013      	str	r3, [r2, #0]

	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800027e:	4a22      	ldr	r2, [pc, #136]	; (8000308 <System_Clock_Config+0xd0>)
 8000280:	4b21      	ldr	r3, [pc, #132]	; (8000308 <System_Clock_Config+0xd0>)
 8000282:	689b      	ldr	r3, [r3, #8]
 8000284:	6093      	str	r3, [r2, #8]

	RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000286:	4a20      	ldr	r2, [pc, #128]	; (8000308 <System_Clock_Config+0xd0>)
 8000288:	4b1f      	ldr	r3, [pc, #124]	; (8000308 <System_Clock_Config+0xd0>)
 800028a:	689b      	ldr	r3, [r3, #8]
 800028c:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000290:	6093      	str	r3, [r2, #8]

	RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000292:	4a1d      	ldr	r2, [pc, #116]	; (8000308 <System_Clock_Config+0xd0>)
 8000294:	4b1c      	ldr	r3, [pc, #112]	; (8000308 <System_Clock_Config+0xd0>)
 8000296:	689b      	ldr	r3, [r3, #8]
 8000298:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800029c:	6093      	str	r3, [r2, #8]

	RCC->PLLCFGR |= (PLL_M << 0);
 800029e:	4a1a      	ldr	r2, [pc, #104]	; (8000308 <System_Clock_Config+0xd0>)
 80002a0:	4b19      	ldr	r3, [pc, #100]	; (8000308 <System_Clock_Config+0xd0>)
 80002a2:	685b      	ldr	r3, [r3, #4]
 80002a4:	f043 0304 	orr.w	r3, r3, #4
 80002a8:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (PLL_N << 6);
 80002aa:	4a17      	ldr	r2, [pc, #92]	; (8000308 <System_Clock_Config+0xd0>)
 80002ac:	4b16      	ldr	r3, [pc, #88]	; (8000308 <System_Clock_Config+0xd0>)
 80002ae:	685b      	ldr	r3, [r3, #4]
 80002b0:	f443 5334 	orr.w	r3, r3, #11520	; 0x2d00
 80002b4:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (PLL_P << 16);
 80002b6:	4a14      	ldr	r2, [pc, #80]	; (8000308 <System_Clock_Config+0xd0>)
 80002b8:	4b13      	ldr	r3, [pc, #76]	; (8000308 <System_Clock_Config+0xd0>)
 80002ba:	685b      	ldr	r3, [r3, #4]
 80002bc:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 80002be:	4a12      	ldr	r2, [pc, #72]	; (8000308 <System_Clock_Config+0xd0>)
 80002c0:	4b11      	ldr	r3, [pc, #68]	; (8000308 <System_Clock_Config+0xd0>)
 80002c2:	685b      	ldr	r3, [r3, #4]
 80002c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002c8:	6053      	str	r3, [r2, #4]

	RCC->CR |= RCC_CR_PLLON;
 80002ca:	4a0f      	ldr	r2, [pc, #60]	; (8000308 <System_Clock_Config+0xd0>)
 80002cc:	4b0e      	ldr	r3, [pc, #56]	; (8000308 <System_Clock_Config+0xd0>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002d4:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_PLLRDY));
 80002d6:	bf00      	nop
 80002d8:	4b0b      	ldr	r3, [pc, #44]	; (8000308 <System_Clock_Config+0xd0>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d0f9      	beq.n	80002d8 <System_Clock_Config+0xa0>

	RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002e4:	4a08      	ldr	r2, [pc, #32]	; (8000308 <System_Clock_Config+0xd0>)
 80002e6:	4b08      	ldr	r3, [pc, #32]	; (8000308 <System_Clock_Config+0xd0>)
 80002e8:	689b      	ldr	r3, [r3, #8]
 80002ea:	f043 0302 	orr.w	r3, r3, #2
 80002ee:	6093      	str	r3, [r2, #8]
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 80002f0:	bf00      	nop
 80002f2:	4b05      	ldr	r3, [pc, #20]	; (8000308 <System_Clock_Config+0xd0>)
 80002f4:	689b      	ldr	r3, [r3, #8]
 80002f6:	f003 030c 	and.w	r3, r3, #12
 80002fa:	2b08      	cmp	r3, #8
 80002fc:	d1f9      	bne.n	80002f2 <System_Clock_Config+0xba>
}
 80002fe:	bf00      	nop
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr
 8000308:	40023800 	.word	0x40023800
 800030c:	40007000 	.word	0x40007000
 8000310:	40023c00 	.word	0x40023c00

08000314 <GPIO_Config>:

void GPIO_Config(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= (1 << 0);
 8000318:	4a0d      	ldr	r2, [pc, #52]	; (8000350 <GPIO_Config+0x3c>)
 800031a:	4b0d      	ldr	r3, [pc, #52]	; (8000350 <GPIO_Config+0x3c>)
 800031c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800031e:	f043 0301 	orr.w	r3, r3, #1
 8000322:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->MODER |= (1 << 10);
 8000324:	4a0b      	ldr	r2, [pc, #44]	; (8000354 <GPIO_Config+0x40>)
 8000326:	4b0b      	ldr	r3, [pc, #44]	; (8000354 <GPIO_Config+0x40>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800032e:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER |= (0 << 5);
 8000330:	4a08      	ldr	r2, [pc, #32]	; (8000354 <GPIO_Config+0x40>)
 8000332:	4b08      	ldr	r3, [pc, #32]	; (8000354 <GPIO_Config+0x40>)
 8000334:	685b      	ldr	r3, [r3, #4]
 8000336:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR |= (2 << 10);
 8000338:	4a06      	ldr	r2, [pc, #24]	; (8000354 <GPIO_Config+0x40>)
 800033a:	4b06      	ldr	r3, [pc, #24]	; (8000354 <GPIO_Config+0x40>)
 800033c:	689b      	ldr	r3, [r3, #8]
 800033e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000342:	6093      	str	r3, [r2, #8]
}
 8000344:	bf00      	nop
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	40023800 	.word	0x40023800
 8000354:	40020000 	.word	0x40020000

08000358 <Timer_Config>:

void Timer_Config(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0
	// 1. Timer saatini etkinleþtir.
	RCC->APB1ENR |= (1 << 0);
 800035c:	4a12      	ldr	r2, [pc, #72]	; (80003a8 <Timer_Config+0x50>)
 800035e:	4b12      	ldr	r3, [pc, #72]	; (80003a8 <Timer_Config+0x50>)
 8000360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000362:	f043 0301 	orr.w	r3, r3, #1
 8000366:	6413      	str	r3, [r2, #64]	; 0x40

	// 2. Timer ayarlarý
	TIM2->PSC = TIMER_PRESCALER;		//Prescaler
 8000368:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800036c:	f244 624f 	movw	r2, #17999	; 0x464f
 8000370:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = TIMER_ARR;				//Auto-reload register
 8000372:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000376:	f240 32e7 	movw	r2, #999	; 0x3e7
 800037a:	62da      	str	r2, [r3, #44]	; 0x2c

	// 3. Timer kesmelerini etkinleþtir
	TIM2->DIER |= TIM_DIER_UIE;			//Güncelleme kesme izni
 800037c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000380:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000384:	68db      	ldr	r3, [r3, #12]
 8000386:	f043 0301 	orr.w	r3, r3, #1
 800038a:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM2_IRQn);			//Timer 2 kesmesini NVIC'te etkinleþtir.
 800038c:	201c      	movs	r0, #28
 800038e:	f7ff ff39 	bl	8000204 <NVIC_EnableIRQ>

	// 4. Timer'ý baþlat
	TIM2->CR1 |= TIM_CR1_CEN;
 8000392:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000396:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	f043 0301 	orr.w	r3, r3, #1
 80003a0:	6013      	str	r3, [r2, #0]

}
 80003a2:	bf00      	nop
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	40023800 	.word	0x40023800

080003ac <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_UIF) {		//Güncelleme kesme bayraðýný kontrol et.
 80003b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003b4:	691b      	ldr	r3, [r3, #16]
 80003b6:	f003 0301 	and.w	r3, r3, #1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d00d      	beq.n	80003da <TIM2_IRQHandler+0x2e>

		TIM2->SR &= ~TIM_SR_UIF;		// Kesme bayraðýný temizle
 80003be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003c6:	691b      	ldr	r3, [r3, #16]
 80003c8:	f023 0301 	bic.w	r3, r3, #1
 80003cc:	6113      	str	r3, [r2, #16]

		// Led durumunu deðiþtir.
		GPIOA->ODR ^= (1 << 5);		// PA5 pinini deðiþtir.
 80003ce:	4a05      	ldr	r2, [pc, #20]	; (80003e4 <TIM2_IRQHandler+0x38>)
 80003d0:	4b04      	ldr	r3, [pc, #16]	; (80003e4 <TIM2_IRQHandler+0x38>)
 80003d2:	695b      	ldr	r3, [r3, #20]
 80003d4:	f083 0320 	eor.w	r3, r3, #32
 80003d8:	6153      	str	r3, [r2, #20]
	}
}
 80003da:	bf00      	nop
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr
 80003e4:	40020000 	.word	0x40020000

080003e8 <main>:
int main(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
	System_Clock_Config();
 80003ec:	f7ff ff24 	bl	8000238 <System_Clock_Config>
	GPIO_Config();
 80003f0:	f7ff ff90 	bl	8000314 <GPIO_Config>
	Timer_Config();
 80003f4:	f7ff ffb0 	bl	8000358 <Timer_Config>


  while (1)
 80003f8:	e7fe      	b.n	80003f8 <main+0x10>
	...

080003fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80003fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000434 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000400:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000402:	e003      	b.n	800040c <LoopCopyDataInit>

08000404 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000404:	4b0c      	ldr	r3, [pc, #48]	; (8000438 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000406:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000408:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800040a:	3104      	adds	r1, #4

0800040c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800040c:	480b      	ldr	r0, [pc, #44]	; (800043c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800040e:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000410:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000412:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000414:	d3f6      	bcc.n	8000404 <CopyDataInit>
  ldr  r2, =_sbss
 8000416:	4a0b      	ldr	r2, [pc, #44]	; (8000444 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000418:	e002      	b.n	8000420 <LoopFillZerobss>

0800041a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800041a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800041c:	f842 3b04 	str.w	r3, [r2], #4

08000420 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000420:	4b09      	ldr	r3, [pc, #36]	; (8000448 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000422:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000424:	d3f9      	bcc.n	800041a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000426:	f000 f813 	bl	8000450 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800042a:	f000 f847 	bl	80004bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800042e:	f7ff ffdb 	bl	80003e8 <main>
  bx  lr    
 8000432:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000434:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000438:	08000524 	.word	0x08000524
  ldr  r0, =_sdata
 800043c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000440:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000444:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000448:	2000001c 	.word	0x2000001c

0800044c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800044c:	e7fe      	b.n	800044c <ADC_IRQHandler>
	...

08000450 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000454:	4a16      	ldr	r2, [pc, #88]	; (80004b0 <SystemInit+0x60>)
 8000456:	4b16      	ldr	r3, [pc, #88]	; (80004b0 <SystemInit+0x60>)
 8000458:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800045c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000460:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000464:	4a13      	ldr	r2, [pc, #76]	; (80004b4 <SystemInit+0x64>)
 8000466:	4b13      	ldr	r3, [pc, #76]	; (80004b4 <SystemInit+0x64>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f043 0301 	orr.w	r3, r3, #1
 800046e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000470:	4b10      	ldr	r3, [pc, #64]	; (80004b4 <SystemInit+0x64>)
 8000472:	2200      	movs	r2, #0
 8000474:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000476:	4a0f      	ldr	r2, [pc, #60]	; (80004b4 <SystemInit+0x64>)
 8000478:	4b0e      	ldr	r3, [pc, #56]	; (80004b4 <SystemInit+0x64>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000480:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000484:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000486:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <SystemInit+0x64>)
 8000488:	4a0b      	ldr	r2, [pc, #44]	; (80004b8 <SystemInit+0x68>)
 800048a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800048c:	4a09      	ldr	r2, [pc, #36]	; (80004b4 <SystemInit+0x64>)
 800048e:	4b09      	ldr	r3, [pc, #36]	; (80004b4 <SystemInit+0x64>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000496:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000498:	4b06      	ldr	r3, [pc, #24]	; (80004b4 <SystemInit+0x64>)
 800049a:	2200      	movs	r2, #0
 800049c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800049e:	4b04      	ldr	r3, [pc, #16]	; (80004b0 <SystemInit+0x60>)
 80004a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004a4:	609a      	str	r2, [r3, #8]
#endif
}
 80004a6:	bf00      	nop
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr
 80004b0:	e000ed00 	.word	0xe000ed00
 80004b4:	40023800 	.word	0x40023800
 80004b8:	24003010 	.word	0x24003010

080004bc <__libc_init_array>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	4e0d      	ldr	r6, [pc, #52]	; (80004f4 <__libc_init_array+0x38>)
 80004c0:	4c0d      	ldr	r4, [pc, #52]	; (80004f8 <__libc_init_array+0x3c>)
 80004c2:	1ba4      	subs	r4, r4, r6
 80004c4:	10a4      	asrs	r4, r4, #2
 80004c6:	2500      	movs	r5, #0
 80004c8:	42a5      	cmp	r5, r4
 80004ca:	d109      	bne.n	80004e0 <__libc_init_array+0x24>
 80004cc:	4e0b      	ldr	r6, [pc, #44]	; (80004fc <__libc_init_array+0x40>)
 80004ce:	4c0c      	ldr	r4, [pc, #48]	; (8000500 <__libc_init_array+0x44>)
 80004d0:	f000 f818 	bl	8000504 <_init>
 80004d4:	1ba4      	subs	r4, r4, r6
 80004d6:	10a4      	asrs	r4, r4, #2
 80004d8:	2500      	movs	r5, #0
 80004da:	42a5      	cmp	r5, r4
 80004dc:	d105      	bne.n	80004ea <__libc_init_array+0x2e>
 80004de:	bd70      	pop	{r4, r5, r6, pc}
 80004e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80004e4:	4798      	blx	r3
 80004e6:	3501      	adds	r5, #1
 80004e8:	e7ee      	b.n	80004c8 <__libc_init_array+0xc>
 80004ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80004ee:	4798      	blx	r3
 80004f0:	3501      	adds	r5, #1
 80004f2:	e7f2      	b.n	80004da <__libc_init_array+0x1e>
 80004f4:	0800051c 	.word	0x0800051c
 80004f8:	0800051c 	.word	0x0800051c
 80004fc:	0800051c 	.word	0x0800051c
 8000500:	08000520 	.word	0x08000520

08000504 <_init>:
 8000504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000506:	bf00      	nop
 8000508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800050a:	bc08      	pop	{r3}
 800050c:	469e      	mov	lr, r3
 800050e:	4770      	bx	lr

08000510 <_fini>:
 8000510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000512:	bf00      	nop
 8000514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000516:	bc08      	pop	{r3}
 8000518:	469e      	mov	lr, r3
 800051a:	4770      	bx	lr
