
STM32_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005de4  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08005f80  08005f80  00015f80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006360  08006360  000202e0  2**0
                  CONTENTS
  4 .ARM          00000008  08006360  08006360  00016360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006368  08006368  000202e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006368  08006368  00016368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800636c  0800636c  0001636c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e0  20000000  08006370  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  200002e0  08006650  000202e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  08006650  00020508  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a271  00000000  00000000  00020310  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000222e  00000000  00000000  0002a581  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000930  00000000  00000000  0002c7b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000838  00000000  00000000  0002d0e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016b66  00000000  00000000  0002d918  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009cb0  00000000  00000000  0004447e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008548f  00000000  00000000  0004e12e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d35bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002aec  00000000  00000000  000d3638  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00000042  00000000  00000000  000d6124  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200002e0 	.word	0x200002e0
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005f64 	.word	0x08005f64

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200002e4 	.word	0x200002e4
 80001d4:	08005f64 	.word	0x08005f64

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_drsub>:
 80001e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001ec:	e002      	b.n	80001f4 <__adddf3>
 80001ee:	bf00      	nop

080001f0 <__aeabi_dsub>:
 80001f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f4 <__adddf3>:
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001fe:	ea94 0f05 	teq	r4, r5
 8000202:	bf08      	it	eq
 8000204:	ea90 0f02 	teqeq	r0, r2
 8000208:	bf1f      	itttt	ne
 800020a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800020e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000212:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000216:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021a:	f000 80e2 	beq.w	80003e2 <__adddf3+0x1ee>
 800021e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000222:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000226:	bfb8      	it	lt
 8000228:	426d      	neglt	r5, r5
 800022a:	dd0c      	ble.n	8000246 <__adddf3+0x52>
 800022c:	442c      	add	r4, r5
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	ea82 0000 	eor.w	r0, r2, r0
 800023a:	ea83 0101 	eor.w	r1, r3, r1
 800023e:	ea80 0202 	eor.w	r2, r0, r2
 8000242:	ea81 0303 	eor.w	r3, r1, r3
 8000246:	2d36      	cmp	r5, #54	; 0x36
 8000248:	bf88      	it	hi
 800024a:	bd30      	pophi	{r4, r5, pc}
 800024c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000254:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000258:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x70>
 800025e:	4240      	negs	r0, r0
 8000260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000264:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000268:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800026c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x84>
 8000272:	4252      	negs	r2, r2
 8000274:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000278:	ea94 0f05 	teq	r4, r5
 800027c:	f000 80a7 	beq.w	80003ce <__adddf3+0x1da>
 8000280:	f1a4 0401 	sub.w	r4, r4, #1
 8000284:	f1d5 0e20 	rsbs	lr, r5, #32
 8000288:	db0d      	blt.n	80002a6 <__adddf3+0xb2>
 800028a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800028e:	fa22 f205 	lsr.w	r2, r2, r5
 8000292:	1880      	adds	r0, r0, r2
 8000294:	f141 0100 	adc.w	r1, r1, #0
 8000298:	fa03 f20e 	lsl.w	r2, r3, lr
 800029c:	1880      	adds	r0, r0, r2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	4159      	adcs	r1, r3
 80002a4:	e00e      	b.n	80002c4 <__adddf3+0xd0>
 80002a6:	f1a5 0520 	sub.w	r5, r5, #32
 80002aa:	f10e 0e20 	add.w	lr, lr, #32
 80002ae:	2a01      	cmp	r2, #1
 80002b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b4:	bf28      	it	cs
 80002b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c8:	d507      	bpl.n	80002da <__adddf3+0xe6>
 80002ca:	f04f 0e00 	mov.w	lr, #0
 80002ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002de:	d31b      	bcc.n	8000318 <__adddf3+0x124>
 80002e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e4:	d30c      	bcc.n	8000300 <__adddf3+0x10c>
 80002e6:	0849      	lsrs	r1, r1, #1
 80002e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f0:	f104 0401 	add.w	r4, r4, #1
 80002f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002fc:	f080 809a 	bcs.w	8000434 <__adddf3+0x240>
 8000300:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000304:	bf08      	it	eq
 8000306:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030a:	f150 0000 	adcs.w	r0, r0, #0
 800030e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000312:	ea41 0105 	orr.w	r1, r1, r5
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800031c:	4140      	adcs	r0, r0
 800031e:	eb41 0101 	adc.w	r1, r1, r1
 8000322:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000326:	f1a4 0401 	sub.w	r4, r4, #1
 800032a:	d1e9      	bne.n	8000300 <__adddf3+0x10c>
 800032c:	f091 0f00 	teq	r1, #0
 8000330:	bf04      	itt	eq
 8000332:	4601      	moveq	r1, r0
 8000334:	2000      	moveq	r0, #0
 8000336:	fab1 f381 	clz	r3, r1
 800033a:	bf08      	it	eq
 800033c:	3320      	addeq	r3, #32
 800033e:	f1a3 030b 	sub.w	r3, r3, #11
 8000342:	f1b3 0220 	subs.w	r2, r3, #32
 8000346:	da0c      	bge.n	8000362 <__adddf3+0x16e>
 8000348:	320c      	adds	r2, #12
 800034a:	dd08      	ble.n	800035e <__adddf3+0x16a>
 800034c:	f102 0c14 	add.w	ip, r2, #20
 8000350:	f1c2 020c 	rsb	r2, r2, #12
 8000354:	fa01 f00c 	lsl.w	r0, r1, ip
 8000358:	fa21 f102 	lsr.w	r1, r1, r2
 800035c:	e00c      	b.n	8000378 <__adddf3+0x184>
 800035e:	f102 0214 	add.w	r2, r2, #20
 8000362:	bfd8      	it	le
 8000364:	f1c2 0c20 	rsble	ip, r2, #32
 8000368:	fa01 f102 	lsl.w	r1, r1, r2
 800036c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000370:	bfdc      	itt	le
 8000372:	ea41 010c 	orrle.w	r1, r1, ip
 8000376:	4090      	lslle	r0, r2
 8000378:	1ae4      	subs	r4, r4, r3
 800037a:	bfa2      	ittt	ge
 800037c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000380:	4329      	orrge	r1, r5
 8000382:	bd30      	popge	{r4, r5, pc}
 8000384:	ea6f 0404 	mvn.w	r4, r4
 8000388:	3c1f      	subs	r4, #31
 800038a:	da1c      	bge.n	80003c6 <__adddf3+0x1d2>
 800038c:	340c      	adds	r4, #12
 800038e:	dc0e      	bgt.n	80003ae <__adddf3+0x1ba>
 8000390:	f104 0414 	add.w	r4, r4, #20
 8000394:	f1c4 0220 	rsb	r2, r4, #32
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f302 	lsl.w	r3, r1, r2
 80003a0:	ea40 0003 	orr.w	r0, r0, r3
 80003a4:	fa21 f304 	lsr.w	r3, r1, r4
 80003a8:	ea45 0103 	orr.w	r1, r5, r3
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f1c4 040c 	rsb	r4, r4, #12
 80003b2:	f1c4 0220 	rsb	r2, r4, #32
 80003b6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ba:	fa01 f304 	lsl.w	r3, r1, r4
 80003be:	ea40 0003 	orr.w	r0, r0, r3
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f094 0f00 	teq	r4, #0
 80003d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003d6:	bf06      	itte	eq
 80003d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003dc:	3401      	addeq	r4, #1
 80003de:	3d01      	subne	r5, #1
 80003e0:	e74e      	b.n	8000280 <__adddf3+0x8c>
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf18      	it	ne
 80003e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ec:	d029      	beq.n	8000442 <__adddf3+0x24e>
 80003ee:	ea94 0f05 	teq	r4, r5
 80003f2:	bf08      	it	eq
 80003f4:	ea90 0f02 	teqeq	r0, r2
 80003f8:	d005      	beq.n	8000406 <__adddf3+0x212>
 80003fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80003fe:	bf04      	itt	eq
 8000400:	4619      	moveq	r1, r3
 8000402:	4610      	moveq	r0, r2
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	ea91 0f03 	teq	r1, r3
 800040a:	bf1e      	ittt	ne
 800040c:	2100      	movne	r1, #0
 800040e:	2000      	movne	r0, #0
 8000410:	bd30      	popne	{r4, r5, pc}
 8000412:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000416:	d105      	bne.n	8000424 <__adddf3+0x230>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	4149      	adcs	r1, r1
 800041c:	bf28      	it	cs
 800041e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000428:	bf3c      	itt	cc
 800042a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800042e:	bd30      	popcc	{r4, r5, pc}
 8000430:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000434:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000438:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800043c:	f04f 0000 	mov.w	r0, #0
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf1a      	itte	ne
 8000448:	4619      	movne	r1, r3
 800044a:	4610      	movne	r0, r2
 800044c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000450:	bf1c      	itt	ne
 8000452:	460b      	movne	r3, r1
 8000454:	4602      	movne	r2, r0
 8000456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045a:	bf06      	itte	eq
 800045c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000460:	ea91 0f03 	teqeq	r1, r3
 8000464:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	bf00      	nop

0800046c <__aeabi_ui2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f04f 0500 	mov.w	r5, #0
 8000484:	f04f 0100 	mov.w	r1, #0
 8000488:	e750      	b.n	800032c <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_i2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a4:	bf48      	it	mi
 80004a6:	4240      	negmi	r0, r0
 80004a8:	f04f 0100 	mov.w	r1, #0
 80004ac:	e73e      	b.n	800032c <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_f2d>:
 80004b0:	0042      	lsls	r2, r0, #1
 80004b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004be:	bf1f      	itttt	ne
 80004c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004cc:	4770      	bxne	lr
 80004ce:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d2:	bf08      	it	eq
 80004d4:	4770      	bxeq	lr
 80004d6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004da:	bf04      	itt	eq
 80004dc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e71c      	b.n	800032c <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aed8 	beq.w	80002da <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6bd      	b.n	80002da <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpun>:
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x10>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d10a      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__aeabi_dcmpun+0x20>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0001 	mov.w	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2iz>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac8:	d215      	bcs.n	8000af6 <__aeabi_d2iz+0x36>
 8000aca:	d511      	bpl.n	8000af0 <__aeabi_d2iz+0x30>
 8000acc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad4:	d912      	bls.n	8000afc <__aeabi_d2iz+0x3c>
 8000ad6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ada:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ade:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	bf18      	it	ne
 8000aec:	4240      	negne	r0, r0
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afa:	d105      	bne.n	8000b08 <__aeabi_d2iz+0x48>
 8000afc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	bf08      	it	eq
 8000b02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_uldivmod>:
 8000b10:	b953      	cbnz	r3, 8000b28 <__aeabi_uldivmod+0x18>
 8000b12:	b94a      	cbnz	r2, 8000b28 <__aeabi_uldivmod+0x18>
 8000b14:	2900      	cmp	r1, #0
 8000b16:	bf08      	it	eq
 8000b18:	2800      	cmpeq	r0, #0
 8000b1a:	bf1c      	itt	ne
 8000b1c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b20:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b24:	f000 b972 	b.w	8000e0c <__aeabi_idiv0>
 8000b28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b30:	f000 f806 	bl	8000b40 <__udivmoddi4>
 8000b34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b3c:	b004      	add	sp, #16
 8000b3e:	4770      	bx	lr

08000b40 <__udivmoddi4>:
 8000b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b44:	9e08      	ldr	r6, [sp, #32]
 8000b46:	4604      	mov	r4, r0
 8000b48:	4688      	mov	r8, r1
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d14b      	bne.n	8000be6 <__udivmoddi4+0xa6>
 8000b4e:	428a      	cmp	r2, r1
 8000b50:	4615      	mov	r5, r2
 8000b52:	d967      	bls.n	8000c24 <__udivmoddi4+0xe4>
 8000b54:	fab2 f282 	clz	r2, r2
 8000b58:	b14a      	cbz	r2, 8000b6e <__udivmoddi4+0x2e>
 8000b5a:	f1c2 0720 	rsb	r7, r2, #32
 8000b5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b62:	fa20 f707 	lsr.w	r7, r0, r7
 8000b66:	4095      	lsls	r5, r2
 8000b68:	ea47 0803 	orr.w	r8, r7, r3
 8000b6c:	4094      	lsls	r4, r2
 8000b6e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b72:	0c23      	lsrs	r3, r4, #16
 8000b74:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b78:	fa1f fc85 	uxth.w	ip, r5
 8000b7c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b80:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b84:	fb07 f10c 	mul.w	r1, r7, ip
 8000b88:	4299      	cmp	r1, r3
 8000b8a:	d909      	bls.n	8000ba0 <__udivmoddi4+0x60>
 8000b8c:	18eb      	adds	r3, r5, r3
 8000b8e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000b92:	f080 811b 	bcs.w	8000dcc <__udivmoddi4+0x28c>
 8000b96:	4299      	cmp	r1, r3
 8000b98:	f240 8118 	bls.w	8000dcc <__udivmoddi4+0x28c>
 8000b9c:	3f02      	subs	r7, #2
 8000b9e:	442b      	add	r3, r5
 8000ba0:	1a5b      	subs	r3, r3, r1
 8000ba2:	b2a4      	uxth	r4, r4
 8000ba4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ba8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb4:	45a4      	cmp	ip, r4
 8000bb6:	d909      	bls.n	8000bcc <__udivmoddi4+0x8c>
 8000bb8:	192c      	adds	r4, r5, r4
 8000bba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bbe:	f080 8107 	bcs.w	8000dd0 <__udivmoddi4+0x290>
 8000bc2:	45a4      	cmp	ip, r4
 8000bc4:	f240 8104 	bls.w	8000dd0 <__udivmoddi4+0x290>
 8000bc8:	3802      	subs	r0, #2
 8000bca:	442c      	add	r4, r5
 8000bcc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd0:	eba4 040c 	sub.w	r4, r4, ip
 8000bd4:	2700      	movs	r7, #0
 8000bd6:	b11e      	cbz	r6, 8000be0 <__udivmoddi4+0xa0>
 8000bd8:	40d4      	lsrs	r4, r2
 8000bda:	2300      	movs	r3, #0
 8000bdc:	e9c6 4300 	strd	r4, r3, [r6]
 8000be0:	4639      	mov	r1, r7
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	428b      	cmp	r3, r1
 8000be8:	d909      	bls.n	8000bfe <__udivmoddi4+0xbe>
 8000bea:	2e00      	cmp	r6, #0
 8000bec:	f000 80eb 	beq.w	8000dc6 <__udivmoddi4+0x286>
 8000bf0:	2700      	movs	r7, #0
 8000bf2:	e9c6 0100 	strd	r0, r1, [r6]
 8000bf6:	4638      	mov	r0, r7
 8000bf8:	4639      	mov	r1, r7
 8000bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfe:	fab3 f783 	clz	r7, r3
 8000c02:	2f00      	cmp	r7, #0
 8000c04:	d147      	bne.n	8000c96 <__udivmoddi4+0x156>
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d302      	bcc.n	8000c10 <__udivmoddi4+0xd0>
 8000c0a:	4282      	cmp	r2, r0
 8000c0c:	f200 80fa 	bhi.w	8000e04 <__udivmoddi4+0x2c4>
 8000c10:	1a84      	subs	r4, r0, r2
 8000c12:	eb61 0303 	sbc.w	r3, r1, r3
 8000c16:	2001      	movs	r0, #1
 8000c18:	4698      	mov	r8, r3
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d0e0      	beq.n	8000be0 <__udivmoddi4+0xa0>
 8000c1e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c22:	e7dd      	b.n	8000be0 <__udivmoddi4+0xa0>
 8000c24:	b902      	cbnz	r2, 8000c28 <__udivmoddi4+0xe8>
 8000c26:	deff      	udf	#255	; 0xff
 8000c28:	fab2 f282 	clz	r2, r2
 8000c2c:	2a00      	cmp	r2, #0
 8000c2e:	f040 808f 	bne.w	8000d50 <__udivmoddi4+0x210>
 8000c32:	1b49      	subs	r1, r1, r5
 8000c34:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c38:	fa1f f885 	uxth.w	r8, r5
 8000c3c:	2701      	movs	r7, #1
 8000c3e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c42:	0c23      	lsrs	r3, r4, #16
 8000c44:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d907      	bls.n	8000c64 <__udivmoddi4+0x124>
 8000c54:	18eb      	adds	r3, r5, r3
 8000c56:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c5a:	d202      	bcs.n	8000c62 <__udivmoddi4+0x122>
 8000c5c:	4299      	cmp	r1, r3
 8000c5e:	f200 80cd 	bhi.w	8000dfc <__udivmoddi4+0x2bc>
 8000c62:	4684      	mov	ip, r0
 8000c64:	1a59      	subs	r1, r3, r1
 8000c66:	b2a3      	uxth	r3, r4
 8000c68:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c6c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c70:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c74:	fb08 f800 	mul.w	r8, r8, r0
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	d907      	bls.n	8000c8c <__udivmoddi4+0x14c>
 8000c7c:	192c      	adds	r4, r5, r4
 8000c7e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0x14a>
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	f200 80b6 	bhi.w	8000df6 <__udivmoddi4+0x2b6>
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	eba4 0408 	sub.w	r4, r4, r8
 8000c90:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c94:	e79f      	b.n	8000bd6 <__udivmoddi4+0x96>
 8000c96:	f1c7 0c20 	rsb	ip, r7, #32
 8000c9a:	40bb      	lsls	r3, r7
 8000c9c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ca0:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca4:	fa01 f407 	lsl.w	r4, r1, r7
 8000ca8:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cac:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cb0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb4:	4325      	orrs	r5, r4
 8000cb6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cba:	0c2c      	lsrs	r4, r5, #16
 8000cbc:	fb08 3319 	mls	r3, r8, r9, r3
 8000cc0:	fa1f fa8e 	uxth.w	sl, lr
 8000cc4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cc8:	fb09 f40a 	mul.w	r4, r9, sl
 8000ccc:	429c      	cmp	r4, r3
 8000cce:	fa02 f207 	lsl.w	r2, r2, r7
 8000cd2:	fa00 f107 	lsl.w	r1, r0, r7
 8000cd6:	d90b      	bls.n	8000cf0 <__udivmoddi4+0x1b0>
 8000cd8:	eb1e 0303 	adds.w	r3, lr, r3
 8000cdc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ce0:	f080 8087 	bcs.w	8000df2 <__udivmoddi4+0x2b2>
 8000ce4:	429c      	cmp	r4, r3
 8000ce6:	f240 8084 	bls.w	8000df2 <__udivmoddi4+0x2b2>
 8000cea:	f1a9 0902 	sub.w	r9, r9, #2
 8000cee:	4473      	add	r3, lr
 8000cf0:	1b1b      	subs	r3, r3, r4
 8000cf2:	b2ad      	uxth	r5, r5
 8000cf4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cfc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d00:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d908      	bls.n	8000d1a <__udivmoddi4+0x1da>
 8000d08:	eb1e 0404 	adds.w	r4, lr, r4
 8000d0c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d10:	d26b      	bcs.n	8000dea <__udivmoddi4+0x2aa>
 8000d12:	45a2      	cmp	sl, r4
 8000d14:	d969      	bls.n	8000dea <__udivmoddi4+0x2aa>
 8000d16:	3802      	subs	r0, #2
 8000d18:	4474      	add	r4, lr
 8000d1a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d1e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d22:	eba4 040a 	sub.w	r4, r4, sl
 8000d26:	454c      	cmp	r4, r9
 8000d28:	46c2      	mov	sl, r8
 8000d2a:	464b      	mov	r3, r9
 8000d2c:	d354      	bcc.n	8000dd8 <__udivmoddi4+0x298>
 8000d2e:	d051      	beq.n	8000dd4 <__udivmoddi4+0x294>
 8000d30:	2e00      	cmp	r6, #0
 8000d32:	d069      	beq.n	8000e08 <__udivmoddi4+0x2c8>
 8000d34:	ebb1 050a 	subs.w	r5, r1, sl
 8000d38:	eb64 0403 	sbc.w	r4, r4, r3
 8000d3c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d40:	40fd      	lsrs	r5, r7
 8000d42:	40fc      	lsrs	r4, r7
 8000d44:	ea4c 0505 	orr.w	r5, ip, r5
 8000d48:	e9c6 5400 	strd	r5, r4, [r6]
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	e747      	b.n	8000be0 <__udivmoddi4+0xa0>
 8000d50:	f1c2 0320 	rsb	r3, r2, #32
 8000d54:	fa20 f703 	lsr.w	r7, r0, r3
 8000d58:	4095      	lsls	r5, r2
 8000d5a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d62:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d66:	4338      	orrs	r0, r7
 8000d68:	0c01      	lsrs	r1, r0, #16
 8000d6a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d6e:	fa1f f885 	uxth.w	r8, r5
 8000d72:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7a:	fb07 f308 	mul.w	r3, r7, r8
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	fa04 f402 	lsl.w	r4, r4, r2
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x256>
 8000d86:	1869      	adds	r1, r5, r1
 8000d88:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000d8c:	d22f      	bcs.n	8000dee <__udivmoddi4+0x2ae>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d92d      	bls.n	8000dee <__udivmoddi4+0x2ae>
 8000d92:	3f02      	subs	r7, #2
 8000d94:	4429      	add	r1, r5
 8000d96:	1acb      	subs	r3, r1, r3
 8000d98:	b281      	uxth	r1, r0
 8000d9a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da6:	fb00 f308 	mul.w	r3, r0, r8
 8000daa:	428b      	cmp	r3, r1
 8000dac:	d907      	bls.n	8000dbe <__udivmoddi4+0x27e>
 8000dae:	1869      	adds	r1, r5, r1
 8000db0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000db4:	d217      	bcs.n	8000de6 <__udivmoddi4+0x2a6>
 8000db6:	428b      	cmp	r3, r1
 8000db8:	d915      	bls.n	8000de6 <__udivmoddi4+0x2a6>
 8000dba:	3802      	subs	r0, #2
 8000dbc:	4429      	add	r1, r5
 8000dbe:	1ac9      	subs	r1, r1, r3
 8000dc0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc4:	e73b      	b.n	8000c3e <__udivmoddi4+0xfe>
 8000dc6:	4637      	mov	r7, r6
 8000dc8:	4630      	mov	r0, r6
 8000dca:	e709      	b.n	8000be0 <__udivmoddi4+0xa0>
 8000dcc:	4607      	mov	r7, r0
 8000dce:	e6e7      	b.n	8000ba0 <__udivmoddi4+0x60>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	e6fb      	b.n	8000bcc <__udivmoddi4+0x8c>
 8000dd4:	4541      	cmp	r1, r8
 8000dd6:	d2ab      	bcs.n	8000d30 <__udivmoddi4+0x1f0>
 8000dd8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ddc:	eb69 020e 	sbc.w	r2, r9, lr
 8000de0:	3801      	subs	r0, #1
 8000de2:	4613      	mov	r3, r2
 8000de4:	e7a4      	b.n	8000d30 <__udivmoddi4+0x1f0>
 8000de6:	4660      	mov	r0, ip
 8000de8:	e7e9      	b.n	8000dbe <__udivmoddi4+0x27e>
 8000dea:	4618      	mov	r0, r3
 8000dec:	e795      	b.n	8000d1a <__udivmoddi4+0x1da>
 8000dee:	4667      	mov	r7, ip
 8000df0:	e7d1      	b.n	8000d96 <__udivmoddi4+0x256>
 8000df2:	4681      	mov	r9, r0
 8000df4:	e77c      	b.n	8000cf0 <__udivmoddi4+0x1b0>
 8000df6:	3802      	subs	r0, #2
 8000df8:	442c      	add	r4, r5
 8000dfa:	e747      	b.n	8000c8c <__udivmoddi4+0x14c>
 8000dfc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e00:	442b      	add	r3, r5
 8000e02:	e72f      	b.n	8000c64 <__udivmoddi4+0x124>
 8000e04:	4638      	mov	r0, r7
 8000e06:	e708      	b.n	8000c1a <__udivmoddi4+0xda>
 8000e08:	4637      	mov	r7, r6
 8000e0a:	e6e9      	b.n	8000be0 <__udivmoddi4+0xa0>

08000e0c <__aeabi_idiv0>:
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <HAL_Init+0x40>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a0d      	ldr	r2, [pc, #52]	; (8000e50 <HAL_Init+0x40>)
 8000e1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e20:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HAL_Init+0x40>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0a      	ldr	r2, [pc, #40]	; (8000e50 <HAL_Init+0x40>)
 8000e26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e2c:	4b08      	ldr	r3, [pc, #32]	; (8000e50 <HAL_Init+0x40>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a07      	ldr	r2, [pc, #28]	; (8000e50 <HAL_Init+0x40>)
 8000e32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e38:	2003      	movs	r0, #3
 8000e3a:	f000 f995 	bl	8001168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e3e:	2000      	movs	r0, #0
 8000e40:	f000 f83c 	bl	8000ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e44:	f003 f9f2 	bl	800422c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	40023c00 	.word	0x40023c00

08000e54 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000e58:	4b13      	ldr	r3, [pc, #76]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e5e:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000e60:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000e66:	4b10      	ldr	r3, [pc, #64]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e6c:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e7a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000e7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e88:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000e8a:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e96:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000e9e:	f000 f805 	bl	8000eac <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40023800 	.word	0x40023800

08000eac <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
	...

08000ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec4:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <HAL_InitTick+0x54>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b12      	ldr	r3, [pc, #72]	; (8000f14 <HAL_InitTick+0x58>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 f9ac 	bl	8001238 <HAL_SYSTICK_Config>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00e      	b.n	8000f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2b0f      	cmp	r3, #15
 8000eee:	d80a      	bhi.n	8000f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	6879      	ldr	r1, [r7, #4]
 8000ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ef8:	f000 f956 	bl	80011a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000efc:	4a06      	ldr	r2, [pc, #24]	; (8000f18 <HAL_InitTick+0x5c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	e000      	b.n	8000f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	2000010c 	.word	0x2000010c
 8000f14:	20000004 	.word	0x20000004
 8000f18:	20000000 	.word	0x20000000

08000f1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <HAL_IncTick+0x20>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b06      	ldr	r3, [pc, #24]	; (8000f40 <HAL_IncTick+0x24>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <HAL_IncTick+0x24>)
 8000f2e:	6013      	str	r3, [r2, #0]
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	20000004 	.word	0x20000004
 8000f40:	20000308 	.word	0x20000308

08000f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return uwTick;
 8000f48:	4b03      	ldr	r3, [pc, #12]	; (8000f58 <HAL_GetTick+0x14>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	20000308 	.word	0x20000308

08000f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f64:	f7ff ffee 	bl	8000f44 <HAL_GetTick>
 8000f68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f74:	d005      	beq.n	8000f82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f76:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <HAL_Delay+0x40>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	4413      	add	r3, r2
 8000f80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f82:	bf00      	nop
 8000f84:	f7ff ffde 	bl	8000f44 <HAL_GetTick>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	68fa      	ldr	r2, [r7, #12]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d8f7      	bhi.n	8000f84 <HAL_Delay+0x28>
  {
  }
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000004 	.word	0x20000004

08000fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fd2:	4a04      	ldr	r2, [pc, #16]	; (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	60d3      	str	r3, [r2, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fec:	4b04      	ldr	r3, [pc, #16]	; (8001000 <__NVIC_GetPriorityGrouping+0x18>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	0a1b      	lsrs	r3, r3, #8
 8000ff2:	f003 0307 	and.w	r3, r3, #7
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001012:	2b00      	cmp	r3, #0
 8001014:	db0b      	blt.n	800102e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f003 021f 	and.w	r2, r3, #31
 800101c:	4907      	ldr	r1, [pc, #28]	; (800103c <__NVIC_EnableIRQ+0x38>)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	095b      	lsrs	r3, r3, #5
 8001024:	2001      	movs	r0, #1
 8001026:	fa00 f202 	lsl.w	r2, r0, r2
 800102a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	e000e100 	.word	0xe000e100

08001040 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	6039      	str	r1, [r7, #0]
 800104a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800104c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001050:	2b00      	cmp	r3, #0
 8001052:	db0a      	blt.n	800106a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	b2da      	uxtb	r2, r3
 8001058:	490c      	ldr	r1, [pc, #48]	; (800108c <__NVIC_SetPriority+0x4c>)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	0112      	lsls	r2, r2, #4
 8001060:	b2d2      	uxtb	r2, r2
 8001062:	440b      	add	r3, r1
 8001064:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001068:	e00a      	b.n	8001080 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	b2da      	uxtb	r2, r3
 800106e:	4908      	ldr	r1, [pc, #32]	; (8001090 <__NVIC_SetPriority+0x50>)
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	f003 030f 	and.w	r3, r3, #15
 8001076:	3b04      	subs	r3, #4
 8001078:	0112      	lsls	r2, r2, #4
 800107a:	b2d2      	uxtb	r2, r2
 800107c:	440b      	add	r3, r1
 800107e:	761a      	strb	r2, [r3, #24]
}
 8001080:	bf00      	nop
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	e000e100 	.word	0xe000e100
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001094:	b480      	push	{r7}
 8001096:	b089      	sub	sp, #36	; 0x24
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	f1c3 0307 	rsb	r3, r3, #7
 80010ae:	2b04      	cmp	r3, #4
 80010b0:	bf28      	it	cs
 80010b2:	2304      	movcs	r3, #4
 80010b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3304      	adds	r3, #4
 80010ba:	2b06      	cmp	r3, #6
 80010bc:	d902      	bls.n	80010c4 <NVIC_EncodePriority+0x30>
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	3b03      	subs	r3, #3
 80010c2:	e000      	b.n	80010c6 <NVIC_EncodePriority+0x32>
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	43da      	mvns	r2, r3
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	401a      	ands	r2, r3
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa01 f303 	lsl.w	r3, r1, r3
 80010e6:	43d9      	mvns	r1, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ec:	4313      	orrs	r3, r2
         );
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3724      	adds	r7, #36	; 0x24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
	...

080010fc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001100:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001104:	4b05      	ldr	r3, [pc, #20]	; (800111c <__NVIC_SystemReset+0x20>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800110c:	4903      	ldr	r1, [pc, #12]	; (800111c <__NVIC_SystemReset+0x20>)
 800110e:	4b04      	ldr	r3, [pc, #16]	; (8001120 <__NVIC_SystemReset+0x24>)
 8001110:	4313      	orrs	r3, r2
 8001112:	60cb      	str	r3, [r1, #12]
 8001114:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001118:	bf00      	nop
 800111a:	e7fd      	b.n	8001118 <__NVIC_SystemReset+0x1c>
 800111c:	e000ed00 	.word	0xe000ed00
 8001120:	05fa0004 	.word	0x05fa0004

08001124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3b01      	subs	r3, #1
 8001130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001134:	d301      	bcc.n	800113a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001136:	2301      	movs	r3, #1
 8001138:	e00f      	b.n	800115a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800113a:	4a0a      	ldr	r2, [pc, #40]	; (8001164 <SysTick_Config+0x40>)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3b01      	subs	r3, #1
 8001140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001142:	210f      	movs	r1, #15
 8001144:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001148:	f7ff ff7a 	bl	8001040 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800114c:	4b05      	ldr	r3, [pc, #20]	; (8001164 <SysTick_Config+0x40>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001152:	4b04      	ldr	r3, [pc, #16]	; (8001164 <SysTick_Config+0x40>)
 8001154:	2207      	movs	r2, #7
 8001156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	e000e010 	.word	0xe000e010

08001168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b07      	cmp	r3, #7
 8001174:	d00f      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b06      	cmp	r3, #6
 800117a:	d00c      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b05      	cmp	r3, #5
 8001180:	d009      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b04      	cmp	r3, #4
 8001186:	d006      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b03      	cmp	r3, #3
 800118c:	d003      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800118e:	2192      	movs	r1, #146	; 0x92
 8001190:	4804      	ldr	r0, [pc, #16]	; (80011a4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001192:	f003 f840 	bl	8004216 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff ff02 	bl	8000fa0 <__NVIC_SetPriorityGrouping>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	08005f80 	.word	0x08005f80

080011a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2b0f      	cmp	r3, #15
 80011be:	d903      	bls.n	80011c8 <HAL_NVIC_SetPriority+0x20>
 80011c0:	21aa      	movs	r1, #170	; 0xaa
 80011c2:	480e      	ldr	r0, [pc, #56]	; (80011fc <HAL_NVIC_SetPriority+0x54>)
 80011c4:	f003 f827 	bl	8004216 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	2b0f      	cmp	r3, #15
 80011cc:	d903      	bls.n	80011d6 <HAL_NVIC_SetPriority+0x2e>
 80011ce:	21ab      	movs	r1, #171	; 0xab
 80011d0:	480a      	ldr	r0, [pc, #40]	; (80011fc <HAL_NVIC_SetPriority+0x54>)
 80011d2:	f003 f820 	bl	8004216 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011d6:	f7ff ff07 	bl	8000fe8 <__NVIC_GetPriorityGrouping>
 80011da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	68b9      	ldr	r1, [r7, #8]
 80011e0:	6978      	ldr	r0, [r7, #20]
 80011e2:	f7ff ff57 	bl	8001094 <NVIC_EncodePriority>
 80011e6:	4602      	mov	r2, r0
 80011e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ec:	4611      	mov	r1, r2
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff26 	bl	8001040 <__NVIC_SetPriority>
}
 80011f4:	bf00      	nop
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	08005f80 	.word	0x08005f80

08001200 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	da03      	bge.n	800121a <HAL_NVIC_EnableIRQ+0x1a>
 8001212:	21be      	movs	r1, #190	; 0xbe
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <HAL_NVIC_EnableIRQ+0x2c>)
 8001216:	f002 fffe 	bl	8004216 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fef0 	bl	8001004 <__NVIC_EnableIRQ>
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	08005f80 	.word	0x08005f80

08001230 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001234:	f7ff ff62 	bl	80010fc <__NVIC_SystemReset>

08001238 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff ff6f 	bl	8001124 <SysTick_Config>
 8001246:	4603      	mov	r3, r0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d101      	bne.n	8001262 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e017      	b.n	8001292 <HAL_CRC_Init+0x42>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a0d      	ldr	r2, [pc, #52]	; (800129c <HAL_CRC_Init+0x4c>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d003      	beq.n	8001274 <HAL_CRC_Init+0x24>
 800126c:	2168      	movs	r1, #104	; 0x68
 800126e:	480c      	ldr	r0, [pc, #48]	; (80012a0 <HAL_CRC_Init+0x50>)
 8001270:	f002 ffd1 	bl	8004216 <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	795b      	ldrb	r3, [r3, #5]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d105      	bne.n	800128a <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f002 fe53 	bl	8003f30 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2201      	movs	r2, #1
 800128e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40023000 	.word	0x40023000
 80012a0:	08005fbc 	.word	0x08005fbc

080012a4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d004      	beq.n	80012c2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2280      	movs	r2, #128	; 0x80
 80012bc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e00c      	b.n	80012dc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2205      	movs	r2, #5
 80012c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f022 0201 	bic.w	r2, r2, #1
 80012d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80012da:	2300      	movs	r3, #0
}
 80012dc:	4618      	mov	r0, r3
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80012fa:	4b2b      	ldr	r3, [pc, #172]	; (80013a8 <HAL_FLASH_Program+0xc0>)
 80012fc:	7e1b      	ldrb	r3, [r3, #24]
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d101      	bne.n	8001306 <HAL_FLASH_Program+0x1e>
 8001302:	2302      	movs	r3, #2
 8001304:	e04b      	b.n	800139e <HAL_FLASH_Program+0xb6>
 8001306:	4b28      	ldr	r3, [pc, #160]	; (80013a8 <HAL_FLASH_Program+0xc0>)
 8001308:	2201      	movs	r2, #1
 800130a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d00c      	beq.n	800132c <HAL_FLASH_Program+0x44>
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d009      	beq.n	800132c <HAL_FLASH_Program+0x44>
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	2b02      	cmp	r3, #2
 800131c:	d006      	beq.n	800132c <HAL_FLASH_Program+0x44>
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2b03      	cmp	r3, #3
 8001322:	d003      	beq.n	800132c <HAL_FLASH_Program+0x44>
 8001324:	21a4      	movs	r1, #164	; 0xa4
 8001326:	4821      	ldr	r0, [pc, #132]	; (80013ac <HAL_FLASH_Program+0xc4>)
 8001328:	f002 ff75 	bl	8004216 <assert_failed>
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800132c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001330:	f000 f872 	bl	8001418 <FLASH_WaitForLastOperation>
 8001334:	4603      	mov	r3, r0
 8001336:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001338:	7dfb      	ldrb	r3, [r7, #23]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d12b      	bne.n	8001396 <HAL_FLASH_Program+0xae>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d105      	bne.n	8001350 <HAL_FLASH_Program+0x68>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001344:	783b      	ldrb	r3, [r7, #0]
 8001346:	4619      	mov	r1, r3
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f000 f96d 	bl	8001628 <FLASH_Program_Byte>
 800134e:	e016      	b.n	800137e <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d105      	bne.n	8001362 <HAL_FLASH_Program+0x7a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001356:	883b      	ldrh	r3, [r7, #0]
 8001358:	4619      	mov	r1, r3
 800135a:	68b8      	ldr	r0, [r7, #8]
 800135c:	f000 f926 	bl	80015ac <FLASH_Program_HalfWord>
 8001360:	e00d      	b.n	800137e <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	2b02      	cmp	r3, #2
 8001366:	d105      	bne.n	8001374 <HAL_FLASH_Program+0x8c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	4619      	mov	r1, r3
 800136c:	68b8      	ldr	r0, [r7, #8]
 800136e:	f000 f8df 	bl	8001530 <FLASH_Program_Word>
 8001372:	e004      	b.n	800137e <HAL_FLASH_Program+0x96>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001374:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001378:	68b8      	ldr	r0, [r7, #8]
 800137a:	f000 f88d 	bl	8001498 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800137e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001382:	f000 f849 	bl	8001418 <FLASH_WaitForLastOperation>
 8001386:	4603      	mov	r3, r0
 8001388:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800138a:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <HAL_FLASH_Program+0xc8>)
 800138c:	691b      	ldr	r3, [r3, #16]
 800138e:	4a08      	ldr	r2, [pc, #32]	; (80013b0 <HAL_FLASH_Program+0xc8>)
 8001390:	f023 0301 	bic.w	r3, r3, #1
 8001394:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001396:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <HAL_FLASH_Program+0xc0>)
 8001398:	2200      	movs	r2, #0
 800139a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800139c:	7dfb      	ldrb	r3, [r7, #23]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	2000030c 	.word	0x2000030c
 80013ac:	08005ff4 	.word	0x08005ff4
 80013b0:	40023c00 	.word	0x40023c00

080013b4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80013ba:	2300      	movs	r3, #0
 80013bc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80013be:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <HAL_FLASH_Unlock+0x38>)
 80013c0:	691b      	ldr	r3, [r3, #16]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	da0b      	bge.n	80013de <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <HAL_FLASH_Unlock+0x38>)
 80013c8:	4a09      	ldr	r2, [pc, #36]	; (80013f0 <HAL_FLASH_Unlock+0x3c>)
 80013ca:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80013cc:	4b07      	ldr	r3, [pc, #28]	; (80013ec <HAL_FLASH_Unlock+0x38>)
 80013ce:	4a09      	ldr	r2, [pc, #36]	; (80013f4 <HAL_FLASH_Unlock+0x40>)
 80013d0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <HAL_FLASH_Unlock+0x38>)
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	da01      	bge.n	80013de <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80013de:	79fb      	ldrb	r3, [r7, #7]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	40023c00 	.word	0x40023c00
 80013f0:	45670123 	.word	0x45670123
 80013f4:	cdef89ab 	.word	0xcdef89ab

080013f8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80013fc:	4b05      	ldr	r3, [pc, #20]	; (8001414 <HAL_FLASH_Lock+0x1c>)
 80013fe:	691b      	ldr	r3, [r3, #16]
 8001400:	4a04      	ldr	r2, [pc, #16]	; (8001414 <HAL_FLASH_Lock+0x1c>)
 8001402:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001406:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	40023c00 	.word	0x40023c00

08001418 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001424:	4b1a      	ldr	r3, [pc, #104]	; (8001490 <FLASH_WaitForLastOperation+0x78>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800142a:	f7ff fd8b 	bl	8000f44 <HAL_GetTick>
 800142e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001430:	e010      	b.n	8001454 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001438:	d00c      	beq.n	8001454 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d007      	beq.n	8001450 <FLASH_WaitForLastOperation+0x38>
 8001440:	f7ff fd80 	bl	8000f44 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	429a      	cmp	r2, r3
 800144e:	d201      	bcs.n	8001454 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e019      	b.n	8001488 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001454:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <FLASH_WaitForLastOperation+0x7c>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d1e8      	bne.n	8001432 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001460:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <FLASH_WaitForLastOperation+0x7c>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	f003 0301 	and.w	r3, r3, #1
 8001468:	2b00      	cmp	r3, #0
 800146a:	d002      	beq.n	8001472 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800146c:	4b09      	ldr	r3, [pc, #36]	; (8001494 <FLASH_WaitForLastOperation+0x7c>)
 800146e:	2201      	movs	r2, #1
 8001470:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001472:	4b08      	ldr	r3, [pc, #32]	; (8001494 <FLASH_WaitForLastOperation+0x7c>)
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d003      	beq.n	8001486 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800147e:	f000 f90f 	bl	80016a0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e000      	b.n	8001488 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
  
}  
 8001488:	4618      	mov	r0, r3
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	2000030c 	.word	0x2000030c
 8001494:	40023c00 	.word	0x40023c00

08001498 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80014aa:	d303      	bcc.n	80014b4 <FLASH_Program_DoubleWord+0x1c>
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4a1b      	ldr	r2, [pc, #108]	; (800151c <FLASH_Program_DoubleWord+0x84>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d90c      	bls.n	80014ce <FLASH_Program_DoubleWord+0x36>
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	4a1a      	ldr	r2, [pc, #104]	; (8001520 <FLASH_Program_DoubleWord+0x88>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d903      	bls.n	80014c4 <FLASH_Program_DoubleWord+0x2c>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4a19      	ldr	r2, [pc, #100]	; (8001524 <FLASH_Program_DoubleWord+0x8c>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d904      	bls.n	80014ce <FLASH_Program_DoubleWord+0x36>
 80014c4:	f240 2167 	movw	r1, #615	; 0x267
 80014c8:	4817      	ldr	r0, [pc, #92]	; (8001528 <FLASH_Program_DoubleWord+0x90>)
 80014ca:	f002 fea4 	bl	8004216 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80014ce:	4b17      	ldr	r3, [pc, #92]	; (800152c <FLASH_Program_DoubleWord+0x94>)
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	4a16      	ldr	r2, [pc, #88]	; (800152c <FLASH_Program_DoubleWord+0x94>)
 80014d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80014da:	4b14      	ldr	r3, [pc, #80]	; (800152c <FLASH_Program_DoubleWord+0x94>)
 80014dc:	691b      	ldr	r3, [r3, #16]
 80014de:	4a13      	ldr	r2, [pc, #76]	; (800152c <FLASH_Program_DoubleWord+0x94>)
 80014e0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80014e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80014e6:	4b11      	ldr	r3, [pc, #68]	; (800152c <FLASH_Program_DoubleWord+0x94>)
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	4a10      	ldr	r2, [pc, #64]	; (800152c <FLASH_Program_DoubleWord+0x94>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	683a      	ldr	r2, [r7, #0]
 80014f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80014f8:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80014fc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001500:	f04f 0300 	mov.w	r3, #0
 8001504:	f04f 0400 	mov.w	r4, #0
 8001508:	0013      	movs	r3, r2
 800150a:	2400      	movs	r4, #0
 800150c:	68fa      	ldr	r2, [r7, #12]
 800150e:	3204      	adds	r2, #4
 8001510:	6013      	str	r3, [r2, #0]
}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	bd90      	pop	{r4, r7, pc}
 800151a:	bf00      	nop
 800151c:	0807ffff 	.word	0x0807ffff
 8001520:	1fff77ff 	.word	0x1fff77ff
 8001524:	1fff7a0f 	.word	0x1fff7a0f
 8001528:	08005ff4 	.word	0x08005ff4
 800152c:	40023c00 	.word	0x40023c00

08001530 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001540:	d303      	bcc.n	800154a <FLASH_Program_Word+0x1a>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4a14      	ldr	r2, [pc, #80]	; (8001598 <FLASH_Program_Word+0x68>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d90c      	bls.n	8001564 <FLASH_Program_Word+0x34>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4a13      	ldr	r2, [pc, #76]	; (800159c <FLASH_Program_Word+0x6c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d903      	bls.n	800155a <FLASH_Program_Word+0x2a>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <FLASH_Program_Word+0x70>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d904      	bls.n	8001564 <FLASH_Program_Word+0x34>
 800155a:	f240 2189 	movw	r1, #649	; 0x289
 800155e:	4811      	ldr	r0, [pc, #68]	; (80015a4 <FLASH_Program_Word+0x74>)
 8001560:	f002 fe59 	bl	8004216 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001564:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <FLASH_Program_Word+0x78>)
 8001566:	691b      	ldr	r3, [r3, #16]
 8001568:	4a0f      	ldr	r2, [pc, #60]	; (80015a8 <FLASH_Program_Word+0x78>)
 800156a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800156e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001570:	4b0d      	ldr	r3, [pc, #52]	; (80015a8 <FLASH_Program_Word+0x78>)
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <FLASH_Program_Word+0x78>)
 8001576:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800157a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800157c:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <FLASH_Program_Word+0x78>)
 800157e:	691b      	ldr	r3, [r3, #16]
 8001580:	4a09      	ldr	r2, [pc, #36]	; (80015a8 <FLASH_Program_Word+0x78>)
 8001582:	f043 0301 	orr.w	r3, r3, #1
 8001586:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	683a      	ldr	r2, [r7, #0]
 800158c:	601a      	str	r2, [r3, #0]
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	0807ffff 	.word	0x0807ffff
 800159c:	1fff77ff 	.word	0x1fff77ff
 80015a0:	1fff7a0f 	.word	0x1fff7a0f
 80015a4:	08005ff4 	.word	0x08005ff4
 80015a8:	40023c00 	.word	0x40023c00

080015ac <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	460b      	mov	r3, r1
 80015b6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80015be:	d303      	bcc.n	80015c8 <FLASH_Program_HalfWord+0x1c>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4a14      	ldr	r2, [pc, #80]	; (8001614 <FLASH_Program_HalfWord+0x68>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d90c      	bls.n	80015e2 <FLASH_Program_HalfWord+0x36>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	4a13      	ldr	r2, [pc, #76]	; (8001618 <FLASH_Program_HalfWord+0x6c>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d903      	bls.n	80015d8 <FLASH_Program_HalfWord+0x2c>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a12      	ldr	r2, [pc, #72]	; (800161c <FLASH_Program_HalfWord+0x70>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d904      	bls.n	80015e2 <FLASH_Program_HalfWord+0x36>
 80015d8:	f240 21a2 	movw	r1, #674	; 0x2a2
 80015dc:	4810      	ldr	r0, [pc, #64]	; (8001620 <FLASH_Program_HalfWord+0x74>)
 80015de:	f002 fe1a 	bl	8004216 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80015e2:	4b10      	ldr	r3, [pc, #64]	; (8001624 <FLASH_Program_HalfWord+0x78>)
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	4a0f      	ldr	r2, [pc, #60]	; (8001624 <FLASH_Program_HalfWord+0x78>)
 80015e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015ec:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80015ee:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <FLASH_Program_HalfWord+0x78>)
 80015f0:	691b      	ldr	r3, [r3, #16]
 80015f2:	4a0c      	ldr	r2, [pc, #48]	; (8001624 <FLASH_Program_HalfWord+0x78>)
 80015f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015f8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <FLASH_Program_HalfWord+0x78>)
 80015fc:	691b      	ldr	r3, [r3, #16]
 80015fe:	4a09      	ldr	r2, [pc, #36]	; (8001624 <FLASH_Program_HalfWord+0x78>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	887a      	ldrh	r2, [r7, #2]
 800160a:	801a      	strh	r2, [r3, #0]
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	0807ffff 	.word	0x0807ffff
 8001618:	1fff77ff 	.word	0x1fff77ff
 800161c:	1fff7a0f 	.word	0x1fff7a0f
 8001620:	08005ff4 	.word	0x08005ff4
 8001624:	40023c00 	.word	0x40023c00

08001628 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800163a:	d303      	bcc.n	8001644 <FLASH_Program_Byte+0x1c>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4a13      	ldr	r2, [pc, #76]	; (800168c <FLASH_Program_Byte+0x64>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d90c      	bls.n	800165e <FLASH_Program_Byte+0x36>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4a12      	ldr	r2, [pc, #72]	; (8001690 <FLASH_Program_Byte+0x68>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d903      	bls.n	8001654 <FLASH_Program_Byte+0x2c>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	4a11      	ldr	r2, [pc, #68]	; (8001694 <FLASH_Program_Byte+0x6c>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d904      	bls.n	800165e <FLASH_Program_Byte+0x36>
 8001654:	f240 21bb 	movw	r1, #699	; 0x2bb
 8001658:	480f      	ldr	r0, [pc, #60]	; (8001698 <FLASH_Program_Byte+0x70>)
 800165a:	f002 fddc 	bl	8004216 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800165e:	4b0f      	ldr	r3, [pc, #60]	; (800169c <FLASH_Program_Byte+0x74>)
 8001660:	691b      	ldr	r3, [r3, #16]
 8001662:	4a0e      	ldr	r2, [pc, #56]	; (800169c <FLASH_Program_Byte+0x74>)
 8001664:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001668:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800166a:	4b0c      	ldr	r3, [pc, #48]	; (800169c <FLASH_Program_Byte+0x74>)
 800166c:	4a0b      	ldr	r2, [pc, #44]	; (800169c <FLASH_Program_Byte+0x74>)
 800166e:	691b      	ldr	r3, [r3, #16]
 8001670:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001672:	4b0a      	ldr	r3, [pc, #40]	; (800169c <FLASH_Program_Byte+0x74>)
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	4a09      	ldr	r2, [pc, #36]	; (800169c <FLASH_Program_Byte+0x74>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	78fa      	ldrb	r2, [r7, #3]
 8001682:	701a      	strb	r2, [r3, #0]
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	0807ffff 	.word	0x0807ffff
 8001690:	1fff77ff 	.word	0x1fff77ff
 8001694:	1fff7a0f 	.word	0x1fff7a0f
 8001698:	08005ff4 	.word	0x08005ff4
 800169c:	40023c00 	.word	0x40023c00

080016a0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80016a4:	4b2f      	ldr	r3, [pc, #188]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	f003 0310 	and.w	r3, r3, #16
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d008      	beq.n	80016c2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80016b0:	4b2d      	ldr	r3, [pc, #180]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	f043 0310 	orr.w	r3, r3, #16
 80016b8:	4a2b      	ldr	r2, [pc, #172]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 80016ba:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80016bc:	4b29      	ldr	r3, [pc, #164]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 80016be:	2210      	movs	r2, #16
 80016c0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80016c2:	4b28      	ldr	r3, [pc, #160]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	f003 0320 	and.w	r3, r3, #32
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d008      	beq.n	80016e0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80016ce:	4b26      	ldr	r3, [pc, #152]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 80016d0:	69db      	ldr	r3, [r3, #28]
 80016d2:	f043 0308 	orr.w	r3, r3, #8
 80016d6:	4a24      	ldr	r2, [pc, #144]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 80016d8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80016da:	4b22      	ldr	r3, [pc, #136]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 80016dc:	2220      	movs	r2, #32
 80016de:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80016e0:	4b20      	ldr	r3, [pc, #128]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d008      	beq.n	80016fe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80016ec:	4b1e      	ldr	r3, [pc, #120]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 80016ee:	69db      	ldr	r3, [r3, #28]
 80016f0:	f043 0304 	orr.w	r3, r3, #4
 80016f4:	4a1c      	ldr	r2, [pc, #112]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 80016f6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80016f8:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 80016fa:	2240      	movs	r2, #64	; 0x40
 80016fc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80016fe:	4b19      	ldr	r3, [pc, #100]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001706:	2b00      	cmp	r3, #0
 8001708:	d008      	beq.n	800171c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800170a:	4b17      	ldr	r3, [pc, #92]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 800170c:	69db      	ldr	r3, [r3, #28]
 800170e:	f043 0302 	orr.w	r3, r3, #2
 8001712:	4a15      	ldr	r2, [pc, #84]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 8001714:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001716:	4b13      	ldr	r3, [pc, #76]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 8001718:	2280      	movs	r2, #128	; 0x80
 800171a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800171c:	4b11      	ldr	r3, [pc, #68]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001724:	2b00      	cmp	r3, #0
 8001726:	d009      	beq.n	800173c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001728:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	4a0d      	ldr	r2, [pc, #52]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 8001732:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001734:	4b0b      	ldr	r3, [pc, #44]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 8001736:	f44f 7280 	mov.w	r2, #256	; 0x100
 800173a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800173c:	4b09      	ldr	r3, [pc, #36]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d008      	beq.n	800175a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001748:	4b07      	ldr	r3, [pc, #28]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 800174a:	69db      	ldr	r3, [r3, #28]
 800174c:	f043 0320 	orr.w	r3, r3, #32
 8001750:	4a05      	ldr	r2, [pc, #20]	; (8001768 <FLASH_SetErrorCode+0xc8>)
 8001752:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001754:	4b03      	ldr	r3, [pc, #12]	; (8001764 <FLASH_SetErrorCode+0xc4>)
 8001756:	2202      	movs	r2, #2
 8001758:	60da      	str	r2, [r3, #12]
  }
}
 800175a:	bf00      	nop
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	40023c00 	.word	0x40023c00
 8001768:	2000030c 	.word	0x2000030c

0800176c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800177a:	2300      	movs	r3, #0
 800177c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800177e:	4b40      	ldr	r3, [pc, #256]	; (8001880 <HAL_FLASHEx_Erase+0x114>)
 8001780:	7e1b      	ldrb	r3, [r3, #24]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d101      	bne.n	800178a <HAL_FLASHEx_Erase+0x1e>
 8001786:	2302      	movs	r3, #2
 8001788:	e076      	b.n	8001878 <HAL_FLASHEx_Erase+0x10c>
 800178a:	4b3d      	ldr	r3, [pc, #244]	; (8001880 <HAL_FLASHEx_Erase+0x114>)
 800178c:	2201      	movs	r2, #1
 800178e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d007      	beq.n	80017a8 <HAL_FLASHEx_Erase+0x3c>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d003      	beq.n	80017a8 <HAL_FLASHEx_Erase+0x3c>
 80017a0:	21ab      	movs	r1, #171	; 0xab
 80017a2:	4838      	ldr	r0, [pc, #224]	; (8001884 <HAL_FLASHEx_Erase+0x118>)
 80017a4:	f002 fd37 	bl	8004216 <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017ac:	f7ff fe34 	bl	8001418 <FLASH_WaitForLastOperation>
 80017b0:	4603      	mov	r3, r0
 80017b2:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d15a      	bne.n	8001870 <HAL_FLASHEx_Erase+0x104>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017c0:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d115      	bne.n	80017f6 <HAL_FLASHEx_Erase+0x8a>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	4619      	mov	r1, r3
 80017d6:	4610      	mov	r0, r2
 80017d8:	f000 f858 	bl	800188c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017e0:	f7ff fe1a 	bl	8001418 <FLASH_WaitForLastOperation>
 80017e4:	4603      	mov	r3, r0
 80017e6:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80017e8:	4b27      	ldr	r3, [pc, #156]	; (8001888 <HAL_FLASHEx_Erase+0x11c>)
 80017ea:	691b      	ldr	r3, [r3, #16]
 80017ec:	4a26      	ldr	r2, [pc, #152]	; (8001888 <HAL_FLASHEx_Erase+0x11c>)
 80017ee:	f023 0304 	bic.w	r3, r3, #4
 80017f2:	6113      	str	r3, [r2, #16]
 80017f4:	e03a      	b.n	800186c <HAL_FLASHEx_Erase+0x100>
    }
    else
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	68da      	ldr	r2, [r3, #12]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	4413      	add	r3, r2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d006      	beq.n	8001812 <HAL_FLASHEx_Erase+0xa6>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	68da      	ldr	r2, [r3, #12]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	4413      	add	r3, r2
 800180e:	2b08      	cmp	r3, #8
 8001810:	d903      	bls.n	800181a <HAL_FLASHEx_Erase+0xae>
 8001812:	21c3      	movs	r1, #195	; 0xc3
 8001814:	481b      	ldr	r0, [pc, #108]	; (8001884 <HAL_FLASHEx_Erase+0x118>)
 8001816:	f002 fcfe 	bl	8004216 <assert_failed>

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	60bb      	str	r3, [r7, #8]
 8001820:	e01c      	b.n	800185c <HAL_FLASHEx_Erase+0xf0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	4619      	mov	r1, r3
 800182a:	68b8      	ldr	r0, [r7, #8]
 800182c:	f000 f86a 	bl	8001904 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001830:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001834:	f7ff fdf0 	bl	8001418 <FLASH_WaitForLastOperation>
 8001838:	4603      	mov	r3, r0
 800183a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800183c:	4b12      	ldr	r3, [pc, #72]	; (8001888 <HAL_FLASHEx_Erase+0x11c>)
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	4a11      	ldr	r2, [pc, #68]	; (8001888 <HAL_FLASHEx_Erase+0x11c>)
 8001842:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8001846:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001848:	7bfb      	ldrb	r3, [r7, #15]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d003      	beq.n	8001856 <HAL_FLASHEx_Erase+0xea>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	68ba      	ldr	r2, [r7, #8]
 8001852:	601a      	str	r2, [r3, #0]
          break;
 8001854:	e00a      	b.n	800186c <HAL_FLASHEx_Erase+0x100>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	3301      	adds	r3, #1
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68da      	ldr	r2, [r3, #12]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	4413      	add	r3, r2
 8001866:	68ba      	ldr	r2, [r7, #8]
 8001868:	429a      	cmp	r2, r3
 800186a:	d3da      	bcc.n	8001822 <HAL_FLASHEx_Erase+0xb6>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 800186c:	f000 f8c0 	bl	80019f0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001870:	4b03      	ldr	r3, [pc, #12]	; (8001880 <HAL_FLASHEx_Erase+0x114>)
 8001872:	2200      	movs	r2, #0
 8001874:	761a      	strb	r2, [r3, #24]

  return status;
 8001876:	7bfb      	ldrb	r3, [r7, #15]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	2000030c 	.word	0x2000030c
 8001884:	08006030 	.word	0x08006030
 8001888:	40023c00 	.word	0x40023c00

0800188c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	6039      	str	r1, [r7, #0]
 8001896:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d00d      	beq.n	80018ba <FLASH_MassErase+0x2e>
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d00a      	beq.n	80018ba <FLASH_MassErase+0x2e>
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d007      	beq.n	80018ba <FLASH_MassErase+0x2e>
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	2b03      	cmp	r3, #3
 80018ae:	d004      	beq.n	80018ba <FLASH_MassErase+0x2e>
 80018b0:	f44f 716f 	mov.w	r1, #956	; 0x3bc
 80018b4:	4811      	ldr	r0, [pc, #68]	; (80018fc <FLASH_MassErase+0x70>)
 80018b6:	f002 fcae 	bl	8004216 <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d004      	beq.n	80018ca <FLASH_MassErase+0x3e>
 80018c0:	f240 31bd 	movw	r1, #957	; 0x3bd
 80018c4:	480d      	ldr	r0, [pc, #52]	; (80018fc <FLASH_MassErase+0x70>)
 80018c6:	f002 fca6 	bl	8004216 <assert_failed>
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80018ca:	4b0d      	ldr	r3, [pc, #52]	; (8001900 <FLASH_MassErase+0x74>)
 80018cc:	691b      	ldr	r3, [r3, #16]
 80018ce:	4a0c      	ldr	r2, [pc, #48]	; (8001900 <FLASH_MassErase+0x74>)
 80018d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018d4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80018d6:	4b0a      	ldr	r3, [pc, #40]	; (8001900 <FLASH_MassErase+0x74>)
 80018d8:	691b      	ldr	r3, [r3, #16]
 80018da:	4a09      	ldr	r2, [pc, #36]	; (8001900 <FLASH_MassErase+0x74>)
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80018e2:	4b07      	ldr	r3, [pc, #28]	; (8001900 <FLASH_MassErase+0x74>)
 80018e4:	691a      	ldr	r2, [r3, #16]
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	021b      	lsls	r3, r3, #8
 80018ea:	4313      	orrs	r3, r2
 80018ec:	4a04      	ldr	r2, [pc, #16]	; (8001900 <FLASH_MassErase+0x74>)
 80018ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f2:	6113      	str	r3, [r2, #16]
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	08006030 	.word	0x08006030
 8001900:	40023c00 	.word	0x40023c00

08001904 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d019      	beq.n	800194e <FLASH_Erase_Sector+0x4a>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2b01      	cmp	r3, #1
 800191e:	d016      	beq.n	800194e <FLASH_Erase_Sector+0x4a>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b02      	cmp	r3, #2
 8001924:	d013      	beq.n	800194e <FLASH_Erase_Sector+0x4a>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b03      	cmp	r3, #3
 800192a:	d010      	beq.n	800194e <FLASH_Erase_Sector+0x4a>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b04      	cmp	r3, #4
 8001930:	d00d      	beq.n	800194e <FLASH_Erase_Sector+0x4a>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b05      	cmp	r3, #5
 8001936:	d00a      	beq.n	800194e <FLASH_Erase_Sector+0x4a>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b06      	cmp	r3, #6
 800193c:	d007      	beq.n	800194e <FLASH_Erase_Sector+0x4a>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2b07      	cmp	r3, #7
 8001942:	d004      	beq.n	800194e <FLASH_Erase_Sector+0x4a>
 8001944:	f240 31db 	movw	r1, #987	; 0x3db
 8001948:	4827      	ldr	r0, [pc, #156]	; (80019e8 <FLASH_Erase_Sector+0xe4>)
 800194a:	f002 fc64 	bl	8004216 <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800194e:	78fb      	ldrb	r3, [r7, #3]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d00d      	beq.n	8001970 <FLASH_Erase_Sector+0x6c>
 8001954:	78fb      	ldrb	r3, [r7, #3]
 8001956:	2b01      	cmp	r3, #1
 8001958:	d00a      	beq.n	8001970 <FLASH_Erase_Sector+0x6c>
 800195a:	78fb      	ldrb	r3, [r7, #3]
 800195c:	2b02      	cmp	r3, #2
 800195e:	d007      	beq.n	8001970 <FLASH_Erase_Sector+0x6c>
 8001960:	78fb      	ldrb	r3, [r7, #3]
 8001962:	2b03      	cmp	r3, #3
 8001964:	d004      	beq.n	8001970 <FLASH_Erase_Sector+0x6c>
 8001966:	f44f 7177 	mov.w	r1, #988	; 0x3dc
 800196a:	481f      	ldr	r0, [pc, #124]	; (80019e8 <FLASH_Erase_Sector+0xe4>)
 800196c:	f002 fc53 	bl	8004216 <assert_failed>
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001970:	78fb      	ldrb	r3, [r7, #3]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d102      	bne.n	800197c <FLASH_Erase_Sector+0x78>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	e010      	b.n	800199e <FLASH_Erase_Sector+0x9a>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800197c:	78fb      	ldrb	r3, [r7, #3]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d103      	bne.n	800198a <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001982:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	e009      	b.n	800199e <FLASH_Erase_Sector+0x9a>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800198a:	78fb      	ldrb	r3, [r7, #3]
 800198c:	2b02      	cmp	r3, #2
 800198e:	d103      	bne.n	8001998 <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001990:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	e002      	b.n	800199e <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001998:	f44f 7340 	mov.w	r3, #768	; 0x300
 800199c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800199e:	4b13      	ldr	r3, [pc, #76]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019a0:	691b      	ldr	r3, [r3, #16]
 80019a2:	4a12      	ldr	r2, [pc, #72]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80019aa:	4b10      	ldr	r3, [pc, #64]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019ac:	691a      	ldr	r2, [r3, #16]
 80019ae:	490f      	ldr	r1, [pc, #60]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80019b6:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	4a0c      	ldr	r2, [pc, #48]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80019c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80019c2:	4b0a      	ldr	r3, [pc, #40]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019c4:	691a      	ldr	r2, [r3, #16]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	00db      	lsls	r3, r3, #3
 80019ca:	4313      	orrs	r3, r2
 80019cc:	4a07      	ldr	r2, [pc, #28]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019ce:	f043 0302 	orr.w	r3, r3, #2
 80019d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	4a04      	ldr	r2, [pc, #16]	; (80019ec <FLASH_Erase_Sector+0xe8>)
 80019da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019de:	6113      	str	r3, [r2, #16]
}
 80019e0:	bf00      	nop
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	08006030 	.word	0x08006030
 80019ec:	40023c00 	.word	0x40023c00

080019f0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80019f4:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <FLASH_FlushCaches+0x88>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d017      	beq.n	8001a30 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001a00:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a1c      	ldr	r2, [pc, #112]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a06:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a0a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a19      	ldr	r2, [pc, #100]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a12:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	4b17      	ldr	r3, [pc, #92]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a16      	ldr	r2, [pc, #88]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a22:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a24:	4b14      	ldr	r3, [pc, #80]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a13      	ldr	r2, [pc, #76]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a2e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001a30:	4b11      	ldr	r3, [pc, #68]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d017      	beq.n	8001a6c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001a3c:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a0d      	ldr	r2, [pc, #52]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a46:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001a48:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a0a      	ldr	r2, [pc, #40]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a4e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a52:	6013      	str	r3, [r2, #0]
 8001a54:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a07      	ldr	r2, [pc, #28]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001a5e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a60:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a04      	ldr	r2, [pc, #16]	; (8001a78 <FLASH_FlushCaches+0x88>)
 8001a66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a6a:	6013      	str	r3, [r2, #0]
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	40023c00 	.word	0x40023c00

08001a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b088      	sub	sp, #32
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a3b      	ldr	r2, [pc, #236]	; (8001b84 <HAL_GPIO_Init+0x108>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d017      	beq.n	8001aca <HAL_GPIO_Init+0x4e>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a3a      	ldr	r2, [pc, #232]	; (8001b88 <HAL_GPIO_Init+0x10c>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d013      	beq.n	8001aca <HAL_GPIO_Init+0x4e>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a39      	ldr	r2, [pc, #228]	; (8001b8c <HAL_GPIO_Init+0x110>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d00f      	beq.n	8001aca <HAL_GPIO_Init+0x4e>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a38      	ldr	r2, [pc, #224]	; (8001b90 <HAL_GPIO_Init+0x114>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d00b      	beq.n	8001aca <HAL_GPIO_Init+0x4e>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a37      	ldr	r2, [pc, #220]	; (8001b94 <HAL_GPIO_Init+0x118>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d007      	beq.n	8001aca <HAL_GPIO_Init+0x4e>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a36      	ldr	r2, [pc, #216]	; (8001b98 <HAL_GPIO_Init+0x11c>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d003      	beq.n	8001aca <HAL_GPIO_Init+0x4e>
 8001ac2:	21b3      	movs	r1, #179	; 0xb3
 8001ac4:	4835      	ldr	r0, [pc, #212]	; (8001b9c <HAL_GPIO_Init+0x120>)
 8001ac6:	f002 fba6 	bl	8004216 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d005      	beq.n	8001ae0 <HAL_GPIO_Init+0x64>
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	0c1b      	lsrs	r3, r3, #16
 8001ada:	041b      	lsls	r3, r3, #16
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <HAL_GPIO_Init+0x6c>
 8001ae0:	21b4      	movs	r1, #180	; 0xb4
 8001ae2:	482e      	ldr	r0, [pc, #184]	; (8001b9c <HAL_GPIO_Init+0x120>)
 8001ae4:	f002 fb97 	bl	8004216 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d035      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d031      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b11      	cmp	r3, #17
 8001afe:	d02d      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d029      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2b12      	cmp	r3, #18
 8001b0e:	d025      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	4a22      	ldr	r2, [pc, #136]	; (8001ba0 <HAL_GPIO_Init+0x124>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d020      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	4a21      	ldr	r2, [pc, #132]	; (8001ba4 <HAL_GPIO_Init+0x128>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d01b      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	4a1f      	ldr	r2, [pc, #124]	; (8001ba8 <HAL_GPIO_Init+0x12c>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d016      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	4a1e      	ldr	r2, [pc, #120]	; (8001bac <HAL_GPIO_Init+0x130>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d011      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	4a1c      	ldr	r2, [pc, #112]	; (8001bb0 <HAL_GPIO_Init+0x134>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d00c      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	4a1b      	ldr	r2, [pc, #108]	; (8001bb4 <HAL_GPIO_Init+0x138>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d007      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b03      	cmp	r3, #3
 8001b52:	d003      	beq.n	8001b5c <HAL_GPIO_Init+0xe0>
 8001b54:	21b5      	movs	r1, #181	; 0xb5
 8001b56:	4811      	ldr	r0, [pc, #68]	; (8001b9c <HAL_GPIO_Init+0x120>)
 8001b58:	f002 fb5d 	bl	8004216 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d00b      	beq.n	8001b7c <HAL_GPIO_Init+0x100>
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d007      	beq.n	8001b7c <HAL_GPIO_Init+0x100>
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d003      	beq.n	8001b7c <HAL_GPIO_Init+0x100>
 8001b74:	21b6      	movs	r1, #182	; 0xb6
 8001b76:	4809      	ldr	r0, [pc, #36]	; (8001b9c <HAL_GPIO_Init+0x120>)
 8001b78:	f002 fb4d 	bl	8004216 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	61fb      	str	r3, [r7, #28]
 8001b80:	e201      	b.n	8001f86 <HAL_GPIO_Init+0x50a>
 8001b82:	bf00      	nop
 8001b84:	40020000 	.word	0x40020000
 8001b88:	40020400 	.word	0x40020400
 8001b8c:	40020800 	.word	0x40020800
 8001b90:	40020c00 	.word	0x40020c00
 8001b94:	40021000 	.word	0x40021000
 8001b98:	40021c00 	.word	0x40021c00
 8001b9c:	08006070 	.word	0x08006070
 8001ba0:	10110000 	.word	0x10110000
 8001ba4:	10210000 	.word	0x10210000
 8001ba8:	10310000 	.word	0x10310000
 8001bac:	10120000 	.word	0x10120000
 8001bb0:	10220000 	.word	0x10220000
 8001bb4:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bb8:	2201      	movs	r2, #1
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	f040 81d5 	bne.w	8001f80 <HAL_GPIO_Init+0x504>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d00b      	beq.n	8001bf6 <HAL_GPIO_Init+0x17a>
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d007      	beq.n	8001bf6 <HAL_GPIO_Init+0x17a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bea:	2b11      	cmp	r3, #17
 8001bec:	d003      	beq.n	8001bf6 <HAL_GPIO_Init+0x17a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	2b12      	cmp	r3, #18
 8001bf4:	d144      	bne.n	8001c80 <HAL_GPIO_Init+0x204>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d00f      	beq.n	8001c1e <HAL_GPIO_Init+0x1a2>
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d00b      	beq.n	8001c1e <HAL_GPIO_Init+0x1a2>
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d007      	beq.n	8001c1e <HAL_GPIO_Init+0x1a2>
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	2b03      	cmp	r3, #3
 8001c14:	d003      	beq.n	8001c1e <HAL_GPIO_Init+0x1a2>
 8001c16:	21c8      	movs	r1, #200	; 0xc8
 8001c18:	489e      	ldr	r0, [pc, #632]	; (8001e94 <HAL_GPIO_Init+0x418>)
 8001c1a:	f002 fafc 	bl	8004216 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	2203      	movs	r2, #3
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	4013      	ands	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	68da      	ldr	r2, [r3, #12]
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	69ba      	ldr	r2, [r7, #24]
 8001c4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c54:	2201      	movs	r2, #1
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	4013      	ands	r3, r2
 8001c62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	091b      	lsrs	r3, r3, #4
 8001c6a:	f003 0201 	and.w	r2, r3, #1
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4013      	ands	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d004      	beq.n	8001cc2 <HAL_GPIO_Init+0x246>
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b12      	cmp	r3, #18
 8001cbe:	f040 808c 	bne.w	8001dda <HAL_GPIO_Init+0x35e>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d063      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	2b0c      	cmp	r3, #12
 8001cd0:	d05f      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d05b      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d057      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d053      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d04f      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d04b      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d047      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	691b      	ldr	r3, [r3, #16]
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d043      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d03f      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d03b      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	2b04      	cmp	r3, #4
 8001d20:	d037      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	2b04      	cmp	r3, #4
 8001d28:	d033      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	d02f      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	2b05      	cmp	r3, #5
 8001d38:	d02b      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	2b05      	cmp	r3, #5
 8001d40:	d027      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	691b      	ldr	r3, [r3, #16]
 8001d46:	2b06      	cmp	r3, #6
 8001d48:	d023      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	2b05      	cmp	r3, #5
 8001d50:	d01f      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	2b07      	cmp	r3, #7
 8001d58:	d01b      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	2b07      	cmp	r3, #7
 8001d60:	d017      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	2b08      	cmp	r3, #8
 8001d68:	d013      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	2b0a      	cmp	r3, #10
 8001d70:	d00f      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	2b09      	cmp	r3, #9
 8001d78:	d00b      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	2b09      	cmp	r3, #9
 8001d80:	d007      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	2b0f      	cmp	r3, #15
 8001d88:	d003      	beq.n	8001d92 <HAL_GPIO_Init+0x316>
 8001d8a:	21e0      	movs	r1, #224	; 0xe0
 8001d8c:	4841      	ldr	r0, [pc, #260]	; (8001e94 <HAL_GPIO_Init+0x418>)
 8001d8e:	f002 fa42 	bl	8004216 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	08da      	lsrs	r2, r3, #3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	3208      	adds	r2, #8
 8001d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	220f      	movs	r2, #15
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	43db      	mvns	r3, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4013      	ands	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	691a      	ldr	r2, [r3, #16]
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	08da      	lsrs	r2, r3, #3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	3208      	adds	r2, #8
 8001dd4:	69b9      	ldr	r1, [r7, #24]
 8001dd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	2203      	movs	r2, #3
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43db      	mvns	r3, r3
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	4013      	ands	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 0203 	and.w	r2, r3, #3
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f000 80b2 	beq.w	8001f80 <HAL_GPIO_Init+0x504>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	4b1d      	ldr	r3, [pc, #116]	; (8001e98 <HAL_GPIO_Init+0x41c>)
 8001e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e24:	4a1c      	ldr	r2, [pc, #112]	; (8001e98 <HAL_GPIO_Init+0x41c>)
 8001e26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e2a:	6453      	str	r3, [r2, #68]	; 0x44
 8001e2c:	4b1a      	ldr	r3, [pc, #104]	; (8001e98 <HAL_GPIO_Init+0x41c>)
 8001e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e38:	4a18      	ldr	r2, [pc, #96]	; (8001e9c <HAL_GPIO_Init+0x420>)
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	089b      	lsrs	r3, r3, #2
 8001e3e:	3302      	adds	r3, #2
 8001e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	f003 0303 	and.w	r3, r3, #3
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	220f      	movs	r2, #15
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	43db      	mvns	r3, r3
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a10      	ldr	r2, [pc, #64]	; (8001ea0 <HAL_GPIO_Init+0x424>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d029      	beq.n	8001eb8 <HAL_GPIO_Init+0x43c>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a0f      	ldr	r2, [pc, #60]	; (8001ea4 <HAL_GPIO_Init+0x428>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d023      	beq.n	8001eb4 <HAL_GPIO_Init+0x438>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ea8 <HAL_GPIO_Init+0x42c>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d00d      	beq.n	8001e90 <HAL_GPIO_Init+0x414>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a0d      	ldr	r2, [pc, #52]	; (8001eac <HAL_GPIO_Init+0x430>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d007      	beq.n	8001e8c <HAL_GPIO_Init+0x410>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a0c      	ldr	r2, [pc, #48]	; (8001eb0 <HAL_GPIO_Init+0x434>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d101      	bne.n	8001e88 <HAL_GPIO_Init+0x40c>
 8001e84:	2304      	movs	r3, #4
 8001e86:	e018      	b.n	8001eba <HAL_GPIO_Init+0x43e>
 8001e88:	2307      	movs	r3, #7
 8001e8a:	e016      	b.n	8001eba <HAL_GPIO_Init+0x43e>
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e014      	b.n	8001eba <HAL_GPIO_Init+0x43e>
 8001e90:	2302      	movs	r3, #2
 8001e92:	e012      	b.n	8001eba <HAL_GPIO_Init+0x43e>
 8001e94:	08006070 	.word	0x08006070
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40013800 	.word	0x40013800
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	40020400 	.word	0x40020400
 8001ea8:	40020800 	.word	0x40020800
 8001eac:	40020c00 	.word	0x40020c00
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e000      	b.n	8001eba <HAL_GPIO_Init+0x43e>
 8001eb8:	2300      	movs	r3, #0
 8001eba:	69fa      	ldr	r2, [r7, #28]
 8001ebc:	f002 0203 	and.w	r2, r2, #3
 8001ec0:	0092      	lsls	r2, r2, #2
 8001ec2:	4093      	lsls	r3, r2
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eca:	4933      	ldr	r1, [pc, #204]	; (8001f98 <HAL_GPIO_Init+0x51c>)
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	089b      	lsrs	r3, r3, #2
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ed8:	4b30      	ldr	r3, [pc, #192]	; (8001f9c <HAL_GPIO_Init+0x520>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d003      	beq.n	8001efc <HAL_GPIO_Init+0x480>
        {
          temp |= iocurrent;
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001efc:	4a27      	ldr	r2, [pc, #156]	; (8001f9c <HAL_GPIO_Init+0x520>)
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f02:	4b26      	ldr	r3, [pc, #152]	; (8001f9c <HAL_GPIO_Init+0x520>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_GPIO_Init+0x4aa>
        {
          temp |= iocurrent;
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f26:	4a1d      	ldr	r2, [pc, #116]	; (8001f9c <HAL_GPIO_Init+0x520>)
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f2c:	4b1b      	ldr	r3, [pc, #108]	; (8001f9c <HAL_GPIO_Init+0x520>)
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f50:	4a12      	ldr	r2, [pc, #72]	; (8001f9c <HAL_GPIO_Init+0x520>)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f56:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <HAL_GPIO_Init+0x520>)
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4013      	ands	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x4fe>
        {
          temp |= iocurrent;
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f7a:	4a08      	ldr	r2, [pc, #32]	; (8001f9c <HAL_GPIO_Init+0x520>)
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	3301      	adds	r3, #1
 8001f84:	61fb      	str	r3, [r7, #28]
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	2b0f      	cmp	r3, #15
 8001f8a:	f67f ae15 	bls.w	8001bb8 <HAL_GPIO_Init+0x13c>
      }
    }
  }
}
 8001f8e:	bf00      	nop
 8001f90:	3720      	adds	r7, #32
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40013800 	.word	0x40013800
 8001f9c:	40013c00 	.word	0x40013c00

08001fa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	807b      	strh	r3, [r7, #2]
 8001fac:	4613      	mov	r3, r2
 8001fae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001fb0:	887b      	ldrh	r3, [r7, #2]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d004      	beq.n	8001fc0 <HAL_GPIO_WritePin+0x20>
 8001fb6:	887b      	ldrh	r3, [r7, #2]
 8001fb8:	0c1b      	lsrs	r3, r3, #16
 8001fba:	041b      	lsls	r3, r3, #16
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d004      	beq.n	8001fca <HAL_GPIO_WritePin+0x2a>
 8001fc0:	f240 119f 	movw	r1, #415	; 0x19f
 8001fc4:	480e      	ldr	r0, [pc, #56]	; (8002000 <HAL_GPIO_WritePin+0x60>)
 8001fc6:	f002 f926 	bl	8004216 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8001fca:	787b      	ldrb	r3, [r7, #1]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d007      	beq.n	8001fe0 <HAL_GPIO_WritePin+0x40>
 8001fd0:	787b      	ldrb	r3, [r7, #1]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d004      	beq.n	8001fe0 <HAL_GPIO_WritePin+0x40>
 8001fd6:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8001fda:	4809      	ldr	r0, [pc, #36]	; (8002000 <HAL_GPIO_WritePin+0x60>)
 8001fdc:	f002 f91b 	bl	8004216 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8001fe0:	787b      	ldrb	r3, [r7, #1]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fe6:	887a      	ldrh	r2, [r7, #2]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fec:	e003      	b.n	8001ff6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fee:	887b      	ldrh	r3, [r7, #2]
 8001ff0:	041a      	lsls	r2, r3, #16
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	619a      	str	r2, [r3, #24]
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	08006070 	.word	0x08006070

08002004 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b086      	sub	sp, #24
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e30d      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2b0f      	cmp	r3, #15
 800201c:	d903      	bls.n	8002026 <HAL_RCC_OscConfig+0x22>
 800201e:	21e8      	movs	r1, #232	; 0xe8
 8002020:	48a3      	ldr	r0, [pc, #652]	; (80022b0 <HAL_RCC_OscConfig+0x2ac>)
 8002022:	f002 f8f8 	bl	8004216 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 8088 	beq.w	8002144 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d00d      	beq.n	8002058 <HAL_RCC_OscConfig+0x54>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002044:	d008      	beq.n	8002058 <HAL_RCC_OscConfig+0x54>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800204e:	d003      	beq.n	8002058 <HAL_RCC_OscConfig+0x54>
 8002050:	21ed      	movs	r1, #237	; 0xed
 8002052:	4897      	ldr	r0, [pc, #604]	; (80022b0 <HAL_RCC_OscConfig+0x2ac>)
 8002054:	f002 f8df 	bl	8004216 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002058:	4b96      	ldr	r3, [pc, #600]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f003 030c 	and.w	r3, r3, #12
 8002060:	2b04      	cmp	r3, #4
 8002062:	d00c      	beq.n	800207e <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002064:	4b93      	ldr	r3, [pc, #588]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800206c:	2b08      	cmp	r3, #8
 800206e:	d112      	bne.n	8002096 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002070:	4b90      	ldr	r3, [pc, #576]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002078:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800207c:	d10b      	bne.n	8002096 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800207e:	4b8d      	ldr	r3, [pc, #564]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d05b      	beq.n	8002142 <HAL_RCC_OscConfig+0x13e>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d157      	bne.n	8002142 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e2cd      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800209e:	d106      	bne.n	80020ae <HAL_RCC_OscConfig+0xaa>
 80020a0:	4b84      	ldr	r3, [pc, #528]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a83      	ldr	r2, [pc, #524]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020aa:	6013      	str	r3, [r2, #0]
 80020ac:	e01d      	b.n	80020ea <HAL_RCC_OscConfig+0xe6>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020b6:	d10c      	bne.n	80020d2 <HAL_RCC_OscConfig+0xce>
 80020b8:	4b7e      	ldr	r3, [pc, #504]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a7d      	ldr	r2, [pc, #500]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020c2:	6013      	str	r3, [r2, #0]
 80020c4:	4b7b      	ldr	r3, [pc, #492]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a7a      	ldr	r2, [pc, #488]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ce:	6013      	str	r3, [r2, #0]
 80020d0:	e00b      	b.n	80020ea <HAL_RCC_OscConfig+0xe6>
 80020d2:	4b78      	ldr	r3, [pc, #480]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a77      	ldr	r2, [pc, #476]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	4b75      	ldr	r3, [pc, #468]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a74      	ldr	r2, [pc, #464]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80020e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020e8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d013      	beq.n	800211a <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f2:	f7fe ff27 	bl	8000f44 <HAL_GetTick>
 80020f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f8:	e008      	b.n	800210c <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020fa:	f7fe ff23 	bl	8000f44 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	2b64      	cmp	r3, #100	; 0x64
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e292      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210c:	4b69      	ldr	r3, [pc, #420]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d0f0      	beq.n	80020fa <HAL_RCC_OscConfig+0xf6>
 8002118:	e014      	b.n	8002144 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211a:	f7fe ff13 	bl	8000f44 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002122:	f7fe ff0f 	bl	8000f44 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b64      	cmp	r3, #100	; 0x64
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e27e      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002134:	4b5f      	ldr	r3, [pc, #380]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d1f0      	bne.n	8002122 <HAL_RCC_OscConfig+0x11e>
 8002140:	e000      	b.n	8002144 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002142:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d079      	beq.n	8002244 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d008      	beq.n	800216a <HAL_RCC_OscConfig+0x166>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d004      	beq.n	800216a <HAL_RCC_OscConfig+0x166>
 8002160:	f240 111f 	movw	r1, #287	; 0x11f
 8002164:	4852      	ldr	r0, [pc, #328]	; (80022b0 <HAL_RCC_OscConfig+0x2ac>)
 8002166:	f002 f856 	bl	8004216 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	691b      	ldr	r3, [r3, #16]
 800216e:	2b1f      	cmp	r3, #31
 8002170:	d904      	bls.n	800217c <HAL_RCC_OscConfig+0x178>
 8002172:	f44f 7190 	mov.w	r1, #288	; 0x120
 8002176:	484e      	ldr	r0, [pc, #312]	; (80022b0 <HAL_RCC_OscConfig+0x2ac>)
 8002178:	f002 f84d 	bl	8004216 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800217c:	4b4d      	ldr	r3, [pc, #308]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 030c 	and.w	r3, r3, #12
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00b      	beq.n	80021a0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002188:	4b4a      	ldr	r3, [pc, #296]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002190:	2b08      	cmp	r3, #8
 8002192:	d11c      	bne.n	80021ce <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002194:	4b47      	ldr	r3, [pc, #284]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d116      	bne.n	80021ce <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021a0:	4b44      	ldr	r3, [pc, #272]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d005      	beq.n	80021b8 <HAL_RCC_OscConfig+0x1b4>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d001      	beq.n	80021b8 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e23c      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b8:	4b3e      	ldr	r3, [pc, #248]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	691b      	ldr	r3, [r3, #16]
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	493b      	ldr	r1, [pc, #236]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021cc:	e03a      	b.n	8002244 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d020      	beq.n	8002218 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021d6:	4b38      	ldr	r3, [pc, #224]	; (80022b8 <HAL_RCC_OscConfig+0x2b4>)
 80021d8:	2201      	movs	r2, #1
 80021da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021dc:	f7fe feb2 	bl	8000f44 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021e4:	f7fe feae 	bl	8000f44 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e21d      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021f6:	4b2f      	ldr	r3, [pc, #188]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002202:	4b2c      	ldr	r3, [pc, #176]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	00db      	lsls	r3, r3, #3
 8002210:	4928      	ldr	r1, [pc, #160]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 8002212:	4313      	orrs	r3, r2
 8002214:	600b      	str	r3, [r1, #0]
 8002216:	e015      	b.n	8002244 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002218:	4b27      	ldr	r3, [pc, #156]	; (80022b8 <HAL_RCC_OscConfig+0x2b4>)
 800221a:	2200      	movs	r2, #0
 800221c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221e:	f7fe fe91 	bl	8000f44 <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002226:	f7fe fe8d 	bl	8000f44 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e1fc      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002238:	4b1e      	ldr	r3, [pc, #120]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1f0      	bne.n	8002226 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0308 	and.w	r3, r3, #8
 800224c:	2b00      	cmp	r3, #0
 800224e:	d046      	beq.n	80022de <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	695b      	ldr	r3, [r3, #20]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d008      	beq.n	800226a <HAL_RCC_OscConfig+0x266>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	695b      	ldr	r3, [r3, #20]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d004      	beq.n	800226a <HAL_RCC_OscConfig+0x266>
 8002260:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8002264:	4812      	ldr	r0, [pc, #72]	; (80022b0 <HAL_RCC_OscConfig+0x2ac>)
 8002266:	f001 ffd6 	bl	8004216 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d016      	beq.n	80022a0 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002272:	4b12      	ldr	r3, [pc, #72]	; (80022bc <HAL_RCC_OscConfig+0x2b8>)
 8002274:	2201      	movs	r2, #1
 8002276:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002278:	f7fe fe64 	bl	8000f44 <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002280:	f7fe fe60 	bl	8000f44 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e1cf      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002292:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <HAL_RCC_OscConfig+0x2b0>)
 8002294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x27c>
 800229e:	e01e      	b.n	80022de <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022a0:	4b06      	ldr	r3, [pc, #24]	; (80022bc <HAL_RCC_OscConfig+0x2b8>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a6:	f7fe fe4d 	bl	8000f44 <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022ac:	e011      	b.n	80022d2 <HAL_RCC_OscConfig+0x2ce>
 80022ae:	bf00      	nop
 80022b0:	080060ac 	.word	0x080060ac
 80022b4:	40023800 	.word	0x40023800
 80022b8:	42470000 	.word	0x42470000
 80022bc:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022c0:	f7fe fe40 	bl	8000f44 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e1af      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022d2:	4b97      	ldr	r3, [pc, #604]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 80022d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f0      	bne.n	80022c0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0304 	and.w	r3, r3, #4
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 80a8 	beq.w	800243c <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022ec:	2300      	movs	r3, #0
 80022ee:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d00c      	beq.n	8002312 <HAL_RCC_OscConfig+0x30e>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d008      	beq.n	8002312 <HAL_RCC_OscConfig+0x30e>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	2b05      	cmp	r3, #5
 8002306:	d004      	beq.n	8002312 <HAL_RCC_OscConfig+0x30e>
 8002308:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 800230c:	4889      	ldr	r0, [pc, #548]	; (8002534 <HAL_RCC_OscConfig+0x530>)
 800230e:	f001 ff82 	bl	8004216 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002312:	4b87      	ldr	r3, [pc, #540]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 8002314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10f      	bne.n	800233e <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	4b83      	ldr	r3, [pc, #524]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	4a82      	ldr	r2, [pc, #520]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 8002328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800232c:	6413      	str	r3, [r2, #64]	; 0x40
 800232e:	4b80      	ldr	r3, [pc, #512]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800233a:	2301      	movs	r3, #1
 800233c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800233e:	4b7e      	ldr	r3, [pc, #504]	; (8002538 <HAL_RCC_OscConfig+0x534>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002346:	2b00      	cmp	r3, #0
 8002348:	d118      	bne.n	800237c <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800234a:	4b7b      	ldr	r3, [pc, #492]	; (8002538 <HAL_RCC_OscConfig+0x534>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a7a      	ldr	r2, [pc, #488]	; (8002538 <HAL_RCC_OscConfig+0x534>)
 8002350:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002354:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002356:	f7fe fdf5 	bl	8000f44 <HAL_GetTick>
 800235a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800235c:	e008      	b.n	8002370 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800235e:	f7fe fdf1 	bl	8000f44 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b02      	cmp	r3, #2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e160      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002370:	4b71      	ldr	r3, [pc, #452]	; (8002538 <HAL_RCC_OscConfig+0x534>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002378:	2b00      	cmp	r3, #0
 800237a:	d0f0      	beq.n	800235e <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d106      	bne.n	8002392 <HAL_RCC_OscConfig+0x38e>
 8002384:	4b6a      	ldr	r3, [pc, #424]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 8002386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002388:	4a69      	ldr	r2, [pc, #420]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 800238a:	f043 0301 	orr.w	r3, r3, #1
 800238e:	6713      	str	r3, [r2, #112]	; 0x70
 8002390:	e01c      	b.n	80023cc <HAL_RCC_OscConfig+0x3c8>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	2b05      	cmp	r3, #5
 8002398:	d10c      	bne.n	80023b4 <HAL_RCC_OscConfig+0x3b0>
 800239a:	4b65      	ldr	r3, [pc, #404]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 800239c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800239e:	4a64      	ldr	r2, [pc, #400]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 80023a0:	f043 0304 	orr.w	r3, r3, #4
 80023a4:	6713      	str	r3, [r2, #112]	; 0x70
 80023a6:	4b62      	ldr	r3, [pc, #392]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 80023a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023aa:	4a61      	ldr	r2, [pc, #388]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6713      	str	r3, [r2, #112]	; 0x70
 80023b2:	e00b      	b.n	80023cc <HAL_RCC_OscConfig+0x3c8>
 80023b4:	4b5e      	ldr	r3, [pc, #376]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 80023b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b8:	4a5d      	ldr	r2, [pc, #372]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 80023ba:	f023 0301 	bic.w	r3, r3, #1
 80023be:	6713      	str	r3, [r2, #112]	; 0x70
 80023c0:	4b5b      	ldr	r3, [pc, #364]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 80023c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023c4:	4a5a      	ldr	r2, [pc, #360]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 80023c6:	f023 0304 	bic.w	r3, r3, #4
 80023ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d015      	beq.n	8002400 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d4:	f7fe fdb6 	bl	8000f44 <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023da:	e00a      	b.n	80023f2 <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023dc:	f7fe fdb2 	bl	8000f44 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e11f      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023f2:	4b4f      	ldr	r3, [pc, #316]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 80023f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d0ee      	beq.n	80023dc <HAL_RCC_OscConfig+0x3d8>
 80023fe:	e014      	b.n	800242a <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002400:	f7fe fda0 	bl	8000f44 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002406:	e00a      	b.n	800241e <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002408:	f7fe fd9c 	bl	8000f44 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	f241 3288 	movw	r2, #5000	; 0x1388
 8002416:	4293      	cmp	r3, r2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e109      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800241e:	4b44      	ldr	r3, [pc, #272]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 8002420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1ee      	bne.n	8002408 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800242a:	7dfb      	ldrb	r3, [r7, #23]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d105      	bne.n	800243c <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002430:	4b3f      	ldr	r3, [pc, #252]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 8002432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002434:	4a3e      	ldr	r2, [pc, #248]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 8002436:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800243a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00c      	beq.n	800245e <HAL_RCC_OscConfig+0x45a>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d008      	beq.n	800245e <HAL_RCC_OscConfig+0x45a>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	2b02      	cmp	r3, #2
 8002452:	d004      	beq.n	800245e <HAL_RCC_OscConfig+0x45a>
 8002454:	f240 11cf 	movw	r1, #463	; 0x1cf
 8002458:	4836      	ldr	r0, [pc, #216]	; (8002534 <HAL_RCC_OscConfig+0x530>)
 800245a:	f001 fedc 	bl	8004216 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	2b00      	cmp	r3, #0
 8002464:	f000 80e4 	beq.w	8002630 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002468:	4b31      	ldr	r3, [pc, #196]	; (8002530 <HAL_RCC_OscConfig+0x52c>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f003 030c 	and.w	r3, r3, #12
 8002470:	2b08      	cmp	r3, #8
 8002472:	f000 80ae 	beq.w	80025d2 <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	2b02      	cmp	r3, #2
 800247c:	f040 8092 	bne.w	80025a4 <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d009      	beq.n	800249c <HAL_RCC_OscConfig+0x498>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	69db      	ldr	r3, [r3, #28]
 800248c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002490:	d004      	beq.n	800249c <HAL_RCC_OscConfig+0x498>
 8002492:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8002496:	4827      	ldr	r0, [pc, #156]	; (8002534 <HAL_RCC_OscConfig+0x530>)
 8002498:	f001 febd 	bl	8004216 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	2b3f      	cmp	r3, #63	; 0x3f
 80024a2:	d904      	bls.n	80024ae <HAL_RCC_OscConfig+0x4aa>
 80024a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80024a8:	4822      	ldr	r0, [pc, #136]	; (8002534 <HAL_RCC_OscConfig+0x530>)
 80024aa:	f001 feb4 	bl	8004216 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	2b31      	cmp	r3, #49	; 0x31
 80024b4:	d904      	bls.n	80024c0 <HAL_RCC_OscConfig+0x4bc>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ba:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80024be:	d904      	bls.n	80024ca <HAL_RCC_OscConfig+0x4c6>
 80024c0:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80024c4:	481b      	ldr	r0, [pc, #108]	; (8002534 <HAL_RCC_OscConfig+0x530>)
 80024c6:	f001 fea6 	bl	8004216 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d010      	beq.n	80024f4 <HAL_RCC_OscConfig+0x4f0>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	d00c      	beq.n	80024f4 <HAL_RCC_OscConfig+0x4f0>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024de:	2b06      	cmp	r3, #6
 80024e0:	d008      	beq.n	80024f4 <HAL_RCC_OscConfig+0x4f0>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e6:	2b08      	cmp	r3, #8
 80024e8:	d004      	beq.n	80024f4 <HAL_RCC_OscConfig+0x4f0>
 80024ea:	f240 11db 	movw	r1, #475	; 0x1db
 80024ee:	4811      	ldr	r0, [pc, #68]	; (8002534 <HAL_RCC_OscConfig+0x530>)
 80024f0:	f001 fe91 	bl	8004216 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d903      	bls.n	8002504 <HAL_RCC_OscConfig+0x500>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002500:	2b0f      	cmp	r3, #15
 8002502:	d904      	bls.n	800250e <HAL_RCC_OscConfig+0x50a>
 8002504:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8002508:	480a      	ldr	r0, [pc, #40]	; (8002534 <HAL_RCC_OscConfig+0x530>)
 800250a:	f001 fe84 	bl	8004216 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800250e:	4b0b      	ldr	r3, [pc, #44]	; (800253c <HAL_RCC_OscConfig+0x538>)
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002514:	f7fe fd16 	bl	8000f44 <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800251a:	e011      	b.n	8002540 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800251c:	f7fe fd12 	bl	8000f44 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d90a      	bls.n	8002540 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e081      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
 800252e:	bf00      	nop
 8002530:	40023800 	.word	0x40023800
 8002534:	080060ac 	.word	0x080060ac
 8002538:	40007000 	.word	0x40007000
 800253c:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002540:	4b3e      	ldr	r3, [pc, #248]	; (800263c <HAL_RCC_OscConfig+0x638>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d1e7      	bne.n	800251c <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	69da      	ldr	r2, [r3, #28]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	431a      	orrs	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255a:	019b      	lsls	r3, r3, #6
 800255c:	431a      	orrs	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002562:	085b      	lsrs	r3, r3, #1
 8002564:	3b01      	subs	r3, #1
 8002566:	041b      	lsls	r3, r3, #16
 8002568:	431a      	orrs	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256e:	061b      	lsls	r3, r3, #24
 8002570:	4932      	ldr	r1, [pc, #200]	; (800263c <HAL_RCC_OscConfig+0x638>)
 8002572:	4313      	orrs	r3, r2
 8002574:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002576:	4b32      	ldr	r3, [pc, #200]	; (8002640 <HAL_RCC_OscConfig+0x63c>)
 8002578:	2201      	movs	r2, #1
 800257a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257c:	f7fe fce2 	bl	8000f44 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002584:	f7fe fcde 	bl	8000f44 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e04d      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002596:	4b29      	ldr	r3, [pc, #164]	; (800263c <HAL_RCC_OscConfig+0x638>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f0      	beq.n	8002584 <HAL_RCC_OscConfig+0x580>
 80025a2:	e045      	b.n	8002630 <HAL_RCC_OscConfig+0x62c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025a4:	4b26      	ldr	r3, [pc, #152]	; (8002640 <HAL_RCC_OscConfig+0x63c>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025aa:	f7fe fccb 	bl	8000f44 <HAL_GetTick>
 80025ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025b0:	e008      	b.n	80025c4 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025b2:	f7fe fcc7 	bl	8000f44 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e036      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c4:	4b1d      	ldr	r3, [pc, #116]	; (800263c <HAL_RCC_OscConfig+0x638>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d1f0      	bne.n	80025b2 <HAL_RCC_OscConfig+0x5ae>
 80025d0:	e02e      	b.n	8002630 <HAL_RCC_OscConfig+0x62c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e029      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025de:	4b17      	ldr	r3, [pc, #92]	; (800263c <HAL_RCC_OscConfig+0x638>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d11c      	bne.n	800262c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d115      	bne.n	800262c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002600:	68fa      	ldr	r2, [r7, #12]
 8002602:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002606:	4013      	ands	r3, r2
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800260c:	4293      	cmp	r3, r2
 800260e:	d10d      	bne.n	800262c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800261a:	429a      	cmp	r2, r3
 800261c:	d106      	bne.n	800262c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002628:	429a      	cmp	r2, r3
 800262a:	d001      	beq.n	8002630 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e000      	b.n	8002632 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40023800 	.word	0x40023800
 8002640:	42470060 	.word	0x42470060

08002644 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d101      	bne.n	8002658 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e174      	b.n	8002942 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <HAL_RCC_ClockConfig+0x24>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b0f      	cmp	r3, #15
 8002666:	d904      	bls.n	8002672 <HAL_RCC_ClockConfig+0x2e>
 8002668:	f240 2151 	movw	r1, #593	; 0x251
 800266c:	487b      	ldr	r0, [pc, #492]	; (800285c <HAL_RCC_ClockConfig+0x218>)
 800266e:	f001 fdd2 	bl	8004216 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d019      	beq.n	80026ac <HAL_RCC_ClockConfig+0x68>
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d016      	beq.n	80026ac <HAL_RCC_ClockConfig+0x68>
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	2b02      	cmp	r3, #2
 8002682:	d013      	beq.n	80026ac <HAL_RCC_ClockConfig+0x68>
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	2b03      	cmp	r3, #3
 8002688:	d010      	beq.n	80026ac <HAL_RCC_ClockConfig+0x68>
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	2b04      	cmp	r3, #4
 800268e:	d00d      	beq.n	80026ac <HAL_RCC_ClockConfig+0x68>
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	2b05      	cmp	r3, #5
 8002694:	d00a      	beq.n	80026ac <HAL_RCC_ClockConfig+0x68>
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	2b06      	cmp	r3, #6
 800269a:	d007      	beq.n	80026ac <HAL_RCC_ClockConfig+0x68>
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	2b07      	cmp	r3, #7
 80026a0:	d004      	beq.n	80026ac <HAL_RCC_ClockConfig+0x68>
 80026a2:	f240 2152 	movw	r1, #594	; 0x252
 80026a6:	486d      	ldr	r0, [pc, #436]	; (800285c <HAL_RCC_ClockConfig+0x218>)
 80026a8:	f001 fdb5 	bl	8004216 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026ac:	4b6c      	ldr	r3, [pc, #432]	; (8002860 <HAL_RCC_ClockConfig+0x21c>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 030f 	and.w	r3, r3, #15
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d90c      	bls.n	80026d4 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ba:	4b69      	ldr	r3, [pc, #420]	; (8002860 <HAL_RCC_ClockConfig+0x21c>)
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c2:	4b67      	ldr	r3, [pc, #412]	; (8002860 <HAL_RCC_ClockConfig+0x21c>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 030f 	and.w	r3, r3, #15
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d001      	beq.n	80026d4 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e136      	b.n	8002942 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d049      	beq.n	8002774 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0304 	and.w	r3, r3, #4
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d005      	beq.n	80026f8 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026ec:	4b5d      	ldr	r3, [pc, #372]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	4a5c      	ldr	r2, [pc, #368]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 80026f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80026f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002704:	4b57      	ldr	r3, [pc, #348]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	4a56      	ldr	r2, [pc, #344]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 800270a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800270e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d024      	beq.n	8002762 <HAL_RCC_ClockConfig+0x11e>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2b80      	cmp	r3, #128	; 0x80
 800271e:	d020      	beq.n	8002762 <HAL_RCC_ClockConfig+0x11e>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	2b90      	cmp	r3, #144	; 0x90
 8002726:	d01c      	beq.n	8002762 <HAL_RCC_ClockConfig+0x11e>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	2ba0      	cmp	r3, #160	; 0xa0
 800272e:	d018      	beq.n	8002762 <HAL_RCC_ClockConfig+0x11e>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	2bb0      	cmp	r3, #176	; 0xb0
 8002736:	d014      	beq.n	8002762 <HAL_RCC_ClockConfig+0x11e>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	2bc0      	cmp	r3, #192	; 0xc0
 800273e:	d010      	beq.n	8002762 <HAL_RCC_ClockConfig+0x11e>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2bd0      	cmp	r3, #208	; 0xd0
 8002746:	d00c      	beq.n	8002762 <HAL_RCC_ClockConfig+0x11e>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	2be0      	cmp	r3, #224	; 0xe0
 800274e:	d008      	beq.n	8002762 <HAL_RCC_ClockConfig+0x11e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2bf0      	cmp	r3, #240	; 0xf0
 8002756:	d004      	beq.n	8002762 <HAL_RCC_ClockConfig+0x11e>
 8002758:	f240 2175 	movw	r1, #629	; 0x275
 800275c:	483f      	ldr	r0, [pc, #252]	; (800285c <HAL_RCC_ClockConfig+0x218>)
 800275e:	f001 fd5a 	bl	8004216 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002762:	4b40      	ldr	r3, [pc, #256]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	493d      	ldr	r1, [pc, #244]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 8002770:	4313      	orrs	r3, r2
 8002772:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	2b00      	cmp	r3, #0
 800277e:	d059      	beq.n	8002834 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d010      	beq.n	80027aa <HAL_RCC_ClockConfig+0x166>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d00c      	beq.n	80027aa <HAL_RCC_ClockConfig+0x166>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	2b02      	cmp	r3, #2
 8002796:	d008      	beq.n	80027aa <HAL_RCC_ClockConfig+0x166>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	2b03      	cmp	r3, #3
 800279e:	d004      	beq.n	80027aa <HAL_RCC_ClockConfig+0x166>
 80027a0:	f44f 711f 	mov.w	r1, #636	; 0x27c
 80027a4:	482d      	ldr	r0, [pc, #180]	; (800285c <HAL_RCC_ClockConfig+0x218>)
 80027a6:	f001 fd36 	bl	8004216 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d107      	bne.n	80027c2 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027b2:	4b2c      	ldr	r3, [pc, #176]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d119      	bne.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e0bf      	b.n	8002942 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d003      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	d107      	bne.n	80027e2 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d2:	4b24      	ldr	r3, [pc, #144]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d109      	bne.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e0af      	b.n	8002942 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e2:	4b20      	ldr	r3, [pc, #128]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e0a7      	b.n	8002942 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027f2:	4b1c      	ldr	r3, [pc, #112]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f023 0203 	bic.w	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	4919      	ldr	r1, [pc, #100]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 8002800:	4313      	orrs	r3, r2
 8002802:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002804:	f7fe fb9e 	bl	8000f44 <HAL_GetTick>
 8002808:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800280a:	e00a      	b.n	8002822 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800280c:	f7fe fb9a 	bl	8000f44 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	f241 3288 	movw	r2, #5000	; 0x1388
 800281a:	4293      	cmp	r3, r2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e08f      	b.n	8002942 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002822:	4b10      	ldr	r3, [pc, #64]	; (8002864 <HAL_RCC_ClockConfig+0x220>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 020c 	and.w	r2, r3, #12
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	429a      	cmp	r2, r3
 8002832:	d1eb      	bne.n	800280c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002834:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <HAL_RCC_ClockConfig+0x21c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 030f 	and.w	r3, r3, #15
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d212      	bcs.n	8002868 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002842:	4b07      	ldr	r3, [pc, #28]	; (8002860 <HAL_RCC_ClockConfig+0x21c>)
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800284a:	4b05      	ldr	r3, [pc, #20]	; (8002860 <HAL_RCC_ClockConfig+0x21c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 030f 	and.w	r3, r3, #15
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	429a      	cmp	r2, r3
 8002856:	d007      	beq.n	8002868 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e072      	b.n	8002942 <HAL_RCC_ClockConfig+0x2fe>
 800285c:	080060ac 	.word	0x080060ac
 8002860:	40023c00 	.word	0x40023c00
 8002864:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	2b00      	cmp	r3, #0
 8002872:	d025      	beq.n	80028c0 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d018      	beq.n	80028ae <HAL_RCC_ClockConfig+0x26a>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002884:	d013      	beq.n	80028ae <HAL_RCC_ClockConfig+0x26a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800288e:	d00e      	beq.n	80028ae <HAL_RCC_ClockConfig+0x26a>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002898:	d009      	beq.n	80028ae <HAL_RCC_ClockConfig+0x26a>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80028a2:	d004      	beq.n	80028ae <HAL_RCC_ClockConfig+0x26a>
 80028a4:	f240 21ba 	movw	r1, #698	; 0x2ba
 80028a8:	4828      	ldr	r0, [pc, #160]	; (800294c <HAL_RCC_ClockConfig+0x308>)
 80028aa:	f001 fcb4 	bl	8004216 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028ae:	4b28      	ldr	r3, [pc, #160]	; (8002950 <HAL_RCC_ClockConfig+0x30c>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	4925      	ldr	r1, [pc, #148]	; (8002950 <HAL_RCC_ClockConfig+0x30c>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0308 	and.w	r3, r3, #8
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d026      	beq.n	800291a <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d018      	beq.n	8002906 <HAL_RCC_ClockConfig+0x2c2>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028dc:	d013      	beq.n	8002906 <HAL_RCC_ClockConfig+0x2c2>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80028e6:	d00e      	beq.n	8002906 <HAL_RCC_ClockConfig+0x2c2>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	691b      	ldr	r3, [r3, #16]
 80028ec:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80028f0:	d009      	beq.n	8002906 <HAL_RCC_ClockConfig+0x2c2>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80028fa:	d004      	beq.n	8002906 <HAL_RCC_ClockConfig+0x2c2>
 80028fc:	f240 21c1 	movw	r1, #705	; 0x2c1
 8002900:	4812      	ldr	r0, [pc, #72]	; (800294c <HAL_RCC_ClockConfig+0x308>)
 8002902:	f001 fc88 	bl	8004216 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002906:	4b12      	ldr	r3, [pc, #72]	; (8002950 <HAL_RCC_ClockConfig+0x30c>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	00db      	lsls	r3, r3, #3
 8002914:	490e      	ldr	r1, [pc, #56]	; (8002950 <HAL_RCC_ClockConfig+0x30c>)
 8002916:	4313      	orrs	r3, r2
 8002918:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800291a:	f000 f821 	bl	8002960 <HAL_RCC_GetSysClockFreq>
 800291e:	4601      	mov	r1, r0
 8002920:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <HAL_RCC_ClockConfig+0x30c>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	091b      	lsrs	r3, r3, #4
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	4a0a      	ldr	r2, [pc, #40]	; (8002954 <HAL_RCC_ClockConfig+0x310>)
 800292c:	5cd3      	ldrb	r3, [r2, r3]
 800292e:	fa21 f303 	lsr.w	r3, r1, r3
 8002932:	4a09      	ldr	r2, [pc, #36]	; (8002958 <HAL_RCC_ClockConfig+0x314>)
 8002934:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002936:	4b09      	ldr	r3, [pc, #36]	; (800295c <HAL_RCC_ClockConfig+0x318>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4618      	mov	r0, r3
 800293c:	f7fe fabe 	bl	8000ebc <HAL_InitTick>

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	080060ac 	.word	0x080060ac
 8002950:	40023800 	.word	0x40023800
 8002954:	08006120 	.word	0x08006120
 8002958:	2000010c 	.word	0x2000010c
 800295c:	20000000 	.word	0x20000000

08002960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	607b      	str	r3, [r7, #4]
 800296a:	2300      	movs	r3, #0
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	2300      	movs	r3, #0
 8002970:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002972:	2300      	movs	r3, #0
 8002974:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002976:	4b63      	ldr	r3, [pc, #396]	; (8002b04 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b04      	cmp	r3, #4
 8002980:	d007      	beq.n	8002992 <HAL_RCC_GetSysClockFreq+0x32>
 8002982:	2b08      	cmp	r3, #8
 8002984:	d008      	beq.n	8002998 <HAL_RCC_GetSysClockFreq+0x38>
 8002986:	2b00      	cmp	r3, #0
 8002988:	f040 80b4 	bne.w	8002af4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800298c:	4b5e      	ldr	r3, [pc, #376]	; (8002b08 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800298e:	60bb      	str	r3, [r7, #8]
       break;
 8002990:	e0b3      	b.n	8002afa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002992:	4b5e      	ldr	r3, [pc, #376]	; (8002b0c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002994:	60bb      	str	r3, [r7, #8]
      break;
 8002996:	e0b0      	b.n	8002afa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002998:	4b5a      	ldr	r3, [pc, #360]	; (8002b04 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029a0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029a2:	4b58      	ldr	r3, [pc, #352]	; (8002b04 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d04a      	beq.n	8002a44 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029ae:	4b55      	ldr	r3, [pc, #340]	; (8002b04 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	099b      	lsrs	r3, r3, #6
 80029b4:	f04f 0400 	mov.w	r4, #0
 80029b8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80029bc:	f04f 0200 	mov.w	r2, #0
 80029c0:	ea03 0501 	and.w	r5, r3, r1
 80029c4:	ea04 0602 	and.w	r6, r4, r2
 80029c8:	4629      	mov	r1, r5
 80029ca:	4632      	mov	r2, r6
 80029cc:	f04f 0300 	mov.w	r3, #0
 80029d0:	f04f 0400 	mov.w	r4, #0
 80029d4:	0154      	lsls	r4, r2, #5
 80029d6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80029da:	014b      	lsls	r3, r1, #5
 80029dc:	4619      	mov	r1, r3
 80029de:	4622      	mov	r2, r4
 80029e0:	1b49      	subs	r1, r1, r5
 80029e2:	eb62 0206 	sbc.w	r2, r2, r6
 80029e6:	f04f 0300 	mov.w	r3, #0
 80029ea:	f04f 0400 	mov.w	r4, #0
 80029ee:	0194      	lsls	r4, r2, #6
 80029f0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80029f4:	018b      	lsls	r3, r1, #6
 80029f6:	1a5b      	subs	r3, r3, r1
 80029f8:	eb64 0402 	sbc.w	r4, r4, r2
 80029fc:	f04f 0100 	mov.w	r1, #0
 8002a00:	f04f 0200 	mov.w	r2, #0
 8002a04:	00e2      	lsls	r2, r4, #3
 8002a06:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002a0a:	00d9      	lsls	r1, r3, #3
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	4614      	mov	r4, r2
 8002a10:	195b      	adds	r3, r3, r5
 8002a12:	eb44 0406 	adc.w	r4, r4, r6
 8002a16:	f04f 0100 	mov.w	r1, #0
 8002a1a:	f04f 0200 	mov.w	r2, #0
 8002a1e:	0262      	lsls	r2, r4, #9
 8002a20:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002a24:	0259      	lsls	r1, r3, #9
 8002a26:	460b      	mov	r3, r1
 8002a28:	4614      	mov	r4, r2
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	4621      	mov	r1, r4
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f04f 0400 	mov.w	r4, #0
 8002a34:	461a      	mov	r2, r3
 8002a36:	4623      	mov	r3, r4
 8002a38:	f7fe f86a 	bl	8000b10 <__aeabi_uldivmod>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	460c      	mov	r4, r1
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	e049      	b.n	8002ad8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a44:	4b2f      	ldr	r3, [pc, #188]	; (8002b04 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	099b      	lsrs	r3, r3, #6
 8002a4a:	f04f 0400 	mov.w	r4, #0
 8002a4e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	ea03 0501 	and.w	r5, r3, r1
 8002a5a:	ea04 0602 	and.w	r6, r4, r2
 8002a5e:	4629      	mov	r1, r5
 8002a60:	4632      	mov	r2, r6
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	f04f 0400 	mov.w	r4, #0
 8002a6a:	0154      	lsls	r4, r2, #5
 8002a6c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002a70:	014b      	lsls	r3, r1, #5
 8002a72:	4619      	mov	r1, r3
 8002a74:	4622      	mov	r2, r4
 8002a76:	1b49      	subs	r1, r1, r5
 8002a78:	eb62 0206 	sbc.w	r2, r2, r6
 8002a7c:	f04f 0300 	mov.w	r3, #0
 8002a80:	f04f 0400 	mov.w	r4, #0
 8002a84:	0194      	lsls	r4, r2, #6
 8002a86:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a8a:	018b      	lsls	r3, r1, #6
 8002a8c:	1a5b      	subs	r3, r3, r1
 8002a8e:	eb64 0402 	sbc.w	r4, r4, r2
 8002a92:	f04f 0100 	mov.w	r1, #0
 8002a96:	f04f 0200 	mov.w	r2, #0
 8002a9a:	00e2      	lsls	r2, r4, #3
 8002a9c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002aa0:	00d9      	lsls	r1, r3, #3
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	4614      	mov	r4, r2
 8002aa6:	195b      	adds	r3, r3, r5
 8002aa8:	eb44 0406 	adc.w	r4, r4, r6
 8002aac:	f04f 0100 	mov.w	r1, #0
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	02a2      	lsls	r2, r4, #10
 8002ab6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002aba:	0299      	lsls	r1, r3, #10
 8002abc:	460b      	mov	r3, r1
 8002abe:	4614      	mov	r4, r2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	4621      	mov	r1, r4
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f04f 0400 	mov.w	r4, #0
 8002aca:	461a      	mov	r2, r3
 8002acc:	4623      	mov	r3, r4
 8002ace:	f7fe f81f 	bl	8000b10 <__aeabi_uldivmod>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	460c      	mov	r4, r1
 8002ad6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ad8:	4b0a      	ldr	r3, [pc, #40]	; (8002b04 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	0c1b      	lsrs	r3, r3, #16
 8002ade:	f003 0303 	and.w	r3, r3, #3
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af0:	60bb      	str	r3, [r7, #8]
      break;
 8002af2:	e002      	b.n	8002afa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002af4:	4b04      	ldr	r3, [pc, #16]	; (8002b08 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002af6:	60bb      	str	r3, [r7, #8]
      break;
 8002af8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002afa:	68bb      	ldr	r3, [r7, #8]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b04:	40023800 	.word	0x40023800
 8002b08:	00f42400 	.word	0x00f42400
 8002b0c:	007a1200 	.word	0x007a1200

08002b10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b14:	4b03      	ldr	r3, [pc, #12]	; (8002b24 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b16:	681b      	ldr	r3, [r3, #0]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	2000010c 	.word	0x2000010c

08002b28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b2c:	f7ff fff0 	bl	8002b10 <HAL_RCC_GetHCLKFreq>
 8002b30:	4601      	mov	r1, r0
 8002b32:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	0a9b      	lsrs	r3, r3, #10
 8002b38:	f003 0307 	and.w	r3, r3, #7
 8002b3c:	4a03      	ldr	r2, [pc, #12]	; (8002b4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b3e:	5cd3      	ldrb	r3, [r2, r3]
 8002b40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	08006130 	.word	0x08006130

08002b50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b54:	f7ff ffdc 	bl	8002b10 <HAL_RCC_GetHCLKFreq>
 8002b58:	4601      	mov	r1, r0
 8002b5a:	4b05      	ldr	r3, [pc, #20]	; (8002b70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	0b5b      	lsrs	r3, r3, #13
 8002b60:	f003 0307 	and.w	r3, r3, #7
 8002b64:	4a03      	ldr	r2, [pc, #12]	; (8002b74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b66:	5cd3      	ldrb	r3, [r2, r3]
 8002b68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	40023800 	.word	0x40023800
 8002b74:	08006130 	.word	0x08006130

08002b78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e0a0      	b.n	8002ccc <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d02c      	beq.n	8002bec <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a4f      	ldr	r2, [pc, #316]	; (8002cd4 <HAL_UART_Init+0x15c>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d00e      	beq.n	8002bba <HAL_UART_Init+0x42>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a4d      	ldr	r2, [pc, #308]	; (8002cd8 <HAL_UART_Init+0x160>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d009      	beq.n	8002bba <HAL_UART_Init+0x42>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a4c      	ldr	r2, [pc, #304]	; (8002cdc <HAL_UART_Init+0x164>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d004      	beq.n	8002bba <HAL_UART_Init+0x42>
 8002bb0:	f240 114b 	movw	r1, #331	; 0x14b
 8002bb4:	484a      	ldr	r0, [pc, #296]	; (8002ce0 <HAL_UART_Init+0x168>)
 8002bb6:	f001 fb2e 	bl	8004216 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d028      	beq.n	8002c14 <HAL_UART_Init+0x9c>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bca:	d023      	beq.n	8002c14 <HAL_UART_Init+0x9c>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bd4:	d01e      	beq.n	8002c14 <HAL_UART_Init+0x9c>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002bde:	d019      	beq.n	8002c14 <HAL_UART_Init+0x9c>
 8002be0:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8002be4:	483e      	ldr	r0, [pc, #248]	; (8002ce0 <HAL_UART_Init+0x168>)
 8002be6:	f001 fb16 	bl	8004216 <assert_failed>
 8002bea:	e013      	b.n	8002c14 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a38      	ldr	r2, [pc, #224]	; (8002cd4 <HAL_UART_Init+0x15c>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d00e      	beq.n	8002c14 <HAL_UART_Init+0x9c>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a37      	ldr	r2, [pc, #220]	; (8002cd8 <HAL_UART_Init+0x160>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d009      	beq.n	8002c14 <HAL_UART_Init+0x9c>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a35      	ldr	r2, [pc, #212]	; (8002cdc <HAL_UART_Init+0x164>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d004      	beq.n	8002c14 <HAL_UART_Init+0x9c>
 8002c0a:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8002c0e:	4834      	ldr	r0, [pc, #208]	; (8002ce0 <HAL_UART_Init+0x168>)
 8002c10:	f001 fb01 	bl	8004216 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d009      	beq.n	8002c30 <HAL_UART_Init+0xb8>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c24:	d004      	beq.n	8002c30 <HAL_UART_Init+0xb8>
 8002c26:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8002c2a:	482d      	ldr	r0, [pc, #180]	; (8002ce0 <HAL_UART_Init+0x168>)
 8002c2c:	f001 faf3 	bl	8004216 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d009      	beq.n	8002c4c <HAL_UART_Init+0xd4>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c40:	d004      	beq.n	8002c4c <HAL_UART_Init+0xd4>
 8002c42:	f240 1153 	movw	r1, #339	; 0x153
 8002c46:	4826      	ldr	r0, [pc, #152]	; (8002ce0 <HAL_UART_Init+0x168>)
 8002c48:	f001 fae5 	bl	8004216 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d106      	bne.n	8002c66 <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f001 fbc1 	bl	80043e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2224      	movs	r2, #36	; 0x24
 8002c6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	68da      	ldr	r2, [r3, #12]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c7c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 fb60 	bl	8003344 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	691a      	ldr	r2, [r3, #16]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c92:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	695a      	ldr	r2, [r3, #20]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ca2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68da      	ldr	r2, [r3, #12]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cb2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3708      	adds	r7, #8
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40011000 	.word	0x40011000
 8002cd8:	40004400 	.word	0x40004400
 8002cdc:	40011400 	.word	0x40011400
 8002ce0:	080060e4 	.word	0x080060e4

08002ce4 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b088      	sub	sp, #32
 8002ce8:	af02      	add	r7, sp, #8
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	603b      	str	r3, [r7, #0]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	f040 8090 	bne.w	8002e26 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d002      	beq.n	8002d12 <HAL_UART_Receive+0x2e>
 8002d0c:	88fb      	ldrh	r3, [r7, #6]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e088      	b.n	8002e28 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d101      	bne.n	8002d24 <HAL_UART_Receive+0x40>
 8002d20:	2302      	movs	r3, #2
 8002d22:	e081      	b.n	8002e28 <HAL_UART_Receive+0x144>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2222      	movs	r2, #34	; 0x22
 8002d36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002d3a:	f7fe f903 	bl	8000f44 <HAL_GetTick>
 8002d3e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	88fa      	ldrh	r2, [r7, #6]
 8002d44:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	88fa      	ldrh	r2, [r7, #6]
 8002d4a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002d54:	e05c      	b.n	8002e10 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d6c:	d12b      	bne.n	8002dc6 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	2200      	movs	r2, #0
 8002d76:	2120      	movs	r1, #32
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 f977 	bl	800306c <UART_WaitOnFlagUntilTimeout>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e04f      	b.n	8002e28 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d10c      	bne.n	8002dae <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	3302      	adds	r3, #2
 8002daa:	60bb      	str	r3, [r7, #8]
 8002dac:	e030      	b.n	8002e10 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	e024      	b.n	8002e10 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	9300      	str	r3, [sp, #0]
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2120      	movs	r1, #32
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f000 f94b 	bl	800306c <UART_WaitOnFlagUntilTimeout>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	e023      	b.n	8002e28 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d108      	bne.n	8002dfa <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6859      	ldr	r1, [r3, #4]
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	1c5a      	adds	r2, r3, #1
 8002df2:	60ba      	str	r2, [r7, #8]
 8002df4:	b2ca      	uxtb	r2, r1
 8002df6:	701a      	strb	r2, [r3, #0]
 8002df8:	e00a      	b.n	8002e10 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	1c59      	adds	r1, r3, #1
 8002e06:	60b9      	str	r1, [r7, #8]
 8002e08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e0c:	b2d2      	uxtb	r2, r2
 8002e0e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d19d      	bne.n	8002d56 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8002e22:	2300      	movs	r3, #0
 8002e24:	e000      	b.n	8002e28 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8002e26:	2302      	movs	r3, #2
  }
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002e50:	2300      	movs	r3, #0
 8002e52:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002e54:	2300      	movs	r3, #0
 8002e56:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10d      	bne.n	8002e82 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	f003 0320 	and.w	r3, r3, #32
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d008      	beq.n	8002e82 <HAL_UART_IRQHandler+0x52>
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	f003 0320 	and.w	r3, r3, #32
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 f9e0 	bl	8003240 <UART_Receive_IT>
      return;
 8002e80:	e0d1      	b.n	8003026 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f000 80b0 	beq.w	8002fea <HAL_UART_IRQHandler+0x1ba>
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d105      	bne.n	8002ea0 <HAL_UART_IRQHandler+0x70>
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 80a5 	beq.w	8002fea <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00a      	beq.n	8002ec0 <HAL_UART_IRQHandler+0x90>
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d005      	beq.n	8002ec0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb8:	f043 0201 	orr.w	r2, r3, #1
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	f003 0304 	and.w	r3, r3, #4
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d00a      	beq.n	8002ee0 <HAL_UART_IRQHandler+0xb0>
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f003 0301 	and.w	r3, r3, #1
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d005      	beq.n	8002ee0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ed8:	f043 0202 	orr.w	r2, r3, #2
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00a      	beq.n	8002f00 <HAL_UART_IRQHandler+0xd0>
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	f003 0301 	and.w	r3, r3, #1
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d005      	beq.n	8002f00 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef8:	f043 0204 	orr.w	r2, r3, #4
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	f003 0308 	and.w	r3, r3, #8
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00f      	beq.n	8002f2a <HAL_UART_IRQHandler+0xfa>
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	f003 0320 	and.w	r3, r3, #32
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d104      	bne.n	8002f1e <HAL_UART_IRQHandler+0xee>
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d005      	beq.n	8002f2a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f22:	f043 0208 	orr.w	r2, r3, #8
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d078      	beq.n	8003024 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d007      	beq.n	8002f4c <HAL_UART_IRQHandler+0x11c>
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	f003 0320 	and.w	r3, r3, #32
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d002      	beq.n	8002f4c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f97a 	bl	8003240 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f56:	2b40      	cmp	r3, #64	; 0x40
 8002f58:	bf0c      	ite	eq
 8002f5a:	2301      	moveq	r3, #1
 8002f5c:	2300      	movne	r3, #0
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f66:	f003 0308 	and.w	r3, r3, #8
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d102      	bne.n	8002f74 <HAL_UART_IRQHandler+0x144>
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d031      	beq.n	8002fd8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 f8c3 	bl	8003100 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f84:	2b40      	cmp	r3, #64	; 0x40
 8002f86:	d123      	bne.n	8002fd0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	695a      	ldr	r2, [r3, #20]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f96:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d013      	beq.n	8002fc8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fa4:	4a21      	ldr	r2, [pc, #132]	; (800302c <HAL_UART_IRQHandler+0x1fc>)
 8002fa6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fe f979 	bl	80012a4 <HAL_DMA_Abort_IT>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d016      	beq.n	8002fe6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fc6:	e00e      	b.n	8002fe6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 f845 	bl	8003058 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fce:	e00a      	b.n	8002fe6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f000 f841 	bl	8003058 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fd6:	e006      	b.n	8002fe6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f000 f83d 	bl	8003058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002fe4:	e01e      	b.n	8003024 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fe6:	bf00      	nop
    return;
 8002fe8:	e01c      	b.n	8003024 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d008      	beq.n	8003006 <HAL_UART_IRQHandler+0x1d6>
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 f8b0 	bl	8003164 <UART_Transmit_IT>
    return;
 8003004:	e00f      	b.n	8003026 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00a      	beq.n	8003026 <HAL_UART_IRQHandler+0x1f6>
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003016:	2b00      	cmp	r3, #0
 8003018:	d005      	beq.n	8003026 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f8f8 	bl	8003210 <UART_EndTransmit_IT>
    return;
 8003020:	bf00      	nop
 8003022:	e000      	b.n	8003026 <HAL_UART_IRQHandler+0x1f6>
    return;
 8003024:	bf00      	nop
  }
}
 8003026:	3720      	adds	r7, #32
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	0800313d 	.word	0x0800313d

08003030 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	603b      	str	r3, [r7, #0]
 8003078:	4613      	mov	r3, r2
 800307a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800307c:	e02c      	b.n	80030d8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003084:	d028      	beq.n	80030d8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d007      	beq.n	800309c <UART_WaitOnFlagUntilTimeout+0x30>
 800308c:	f7fd ff5a 	bl	8000f44 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	429a      	cmp	r2, r3
 800309a:	d21d      	bcs.n	80030d8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80030aa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695a      	ldr	r2, [r3, #20]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 0201 	bic.w	r2, r2, #1
 80030ba:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2220      	movs	r2, #32
 80030c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2220      	movs	r2, #32
 80030c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e00f      	b.n	80030f8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	4013      	ands	r3, r2
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	bf0c      	ite	eq
 80030e8:	2301      	moveq	r3, #1
 80030ea:	2300      	movne	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	461a      	mov	r2, r3
 80030f0:	79fb      	ldrb	r3, [r7, #7]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d0c3      	beq.n	800307e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68da      	ldr	r2, [r3, #12]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003116:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	695a      	ldr	r2, [r3, #20]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0201 	bic.w	r2, r2, #1
 8003126:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003148:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2200      	movs	r2, #0
 8003154:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003156:	68f8      	ldr	r0, [r7, #12]
 8003158:	f7ff ff7e 	bl	8003058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800315c:	bf00      	nop
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b21      	cmp	r3, #33	; 0x21
 8003176:	d144      	bne.n	8003202 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003180:	d11a      	bne.n	80031b8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	881b      	ldrh	r3, [r3, #0]
 800318c:	461a      	mov	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003196:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d105      	bne.n	80031ac <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a1b      	ldr	r3, [r3, #32]
 80031a4:	1c9a      	adds	r2, r3, #2
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	621a      	str	r2, [r3, #32]
 80031aa:	e00e      	b.n	80031ca <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	1c5a      	adds	r2, r3, #1
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	621a      	str	r2, [r3, #32]
 80031b6:	e008      	b.n	80031ca <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	1c59      	adds	r1, r3, #1
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6211      	str	r1, [r2, #32]
 80031c2:	781a      	ldrb	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	3b01      	subs	r3, #1
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	4619      	mov	r1, r3
 80031d8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d10f      	bne.n	80031fe <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68da      	ldr	r2, [r3, #12]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68da      	ldr	r2, [r3, #12]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031fc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80031fe:	2300      	movs	r3, #0
 8003200:	e000      	b.n	8003204 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003202:	2302      	movs	r3, #2
  }
}
 8003204:	4618      	mov	r0, r3
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003226:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2220      	movs	r2, #32
 800322c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7ff fefd 	bl	8003030 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b22      	cmp	r3, #34	; 0x22
 8003252:	d171      	bne.n	8003338 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800325c:	d123      	bne.n	80032a6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003262:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10e      	bne.n	800328a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	b29b      	uxth	r3, r3
 8003274:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003278:	b29a      	uxth	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003282:	1c9a      	adds	r2, r3, #2
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	629a      	str	r2, [r3, #40]	; 0x28
 8003288:	e029      	b.n	80032de <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	b29b      	uxth	r3, r3
 8003292:	b2db      	uxtb	r3, r3
 8003294:	b29a      	uxth	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329e:	1c5a      	adds	r2, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	629a      	str	r2, [r3, #40]	; 0x28
 80032a4:	e01b      	b.n	80032de <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	691b      	ldr	r3, [r3, #16]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10a      	bne.n	80032c4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6858      	ldr	r0, [r3, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b8:	1c59      	adds	r1, r3, #1
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6291      	str	r1, [r2, #40]	; 0x28
 80032be:	b2c2      	uxtb	r2, r0
 80032c0:	701a      	strb	r2, [r3, #0]
 80032c2:	e00c      	b.n	80032de <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d0:	1c58      	adds	r0, r3, #1
 80032d2:	6879      	ldr	r1, [r7, #4]
 80032d4:	6288      	str	r0, [r1, #40]	; 0x28
 80032d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80032da:	b2d2      	uxtb	r2, r2
 80032dc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	3b01      	subs	r3, #1
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	4619      	mov	r1, r3
 80032ec:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d120      	bne.n	8003334 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68da      	ldr	r2, [r3, #12]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f022 0220 	bic.w	r2, r2, #32
 8003300:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68da      	ldr	r2, [r3, #12]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003310:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	695a      	ldr	r2, [r3, #20]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f022 0201 	bic.w	r2, r2, #1
 8003320:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2220      	movs	r2, #32
 8003326:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7ff fe8a 	bl	8003044 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003330:	2300      	movs	r3, #0
 8003332:	e002      	b.n	800333a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003334:	2300      	movs	r3, #0
 8003336:	e000      	b.n	800333a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003338:	2302      	movs	r3, #2
  }
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
	...

08003344 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003348:	b085      	sub	sp, #20
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	4a9a      	ldr	r2, [pc, #616]	; (80035bc <UART_SetConfig+0x278>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d904      	bls.n	8003362 <UART_SetConfig+0x1e>
 8003358:	f640 31fb 	movw	r1, #3067	; 0xbfb
 800335c:	4898      	ldr	r0, [pc, #608]	; (80035c0 <UART_SetConfig+0x27c>)
 800335e:	f000 ff5a 	bl	8004216 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d009      	beq.n	800337e <UART_SetConfig+0x3a>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003372:	d004      	beq.n	800337e <UART_SetConfig+0x3a>
 8003374:	f640 31fc 	movw	r1, #3068	; 0xbfc
 8003378:	4891      	ldr	r0, [pc, #580]	; (80035c0 <UART_SetConfig+0x27c>)
 800337a:	f000 ff4c 	bl	8004216 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	691b      	ldr	r3, [r3, #16]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00e      	beq.n	80033a4 <UART_SetConfig+0x60>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800338e:	d009      	beq.n	80033a4 <UART_SetConfig+0x60>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003398:	d004      	beq.n	80033a4 <UART_SetConfig+0x60>
 800339a:	f640 31fd 	movw	r1, #3069	; 0xbfd
 800339e:	4888      	ldr	r0, [pc, #544]	; (80035c0 <UART_SetConfig+0x27c>)
 80033a0:	f000 ff39 	bl	8004216 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	695a      	ldr	r2, [r3, #20]
 80033a8:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d103      	bne.n	80033ba <UART_SetConfig+0x76>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d104      	bne.n	80033c4 <UART_SetConfig+0x80>
 80033ba:	f640 31fe 	movw	r1, #3070	; 0xbfe
 80033be:	4880      	ldr	r0, [pc, #512]	; (80035c0 <UART_SetConfig+0x27c>)
 80033c0:	f000 ff29 	bl	8004216 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68da      	ldr	r2, [r3, #12]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	431a      	orrs	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	695b      	ldr	r3, [r3, #20]
 80033e8:	431a      	orrs	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	69db      	ldr	r3, [r3, #28]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80033fc:	f023 030c 	bic.w	r3, r3, #12
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6812      	ldr	r2, [r2, #0]
 8003404:	68f9      	ldr	r1, [r7, #12]
 8003406:	430b      	orrs	r3, r1
 8003408:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699a      	ldr	r2, [r3, #24]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69db      	ldr	r3, [r3, #28]
 8003424:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003428:	f040 818f 	bne.w	800374a <UART_SetConfig+0x406>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a64      	ldr	r2, [pc, #400]	; (80035c4 <UART_SetConfig+0x280>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d005      	beq.n	8003442 <UART_SetConfig+0xfe>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a63      	ldr	r2, [pc, #396]	; (80035c8 <UART_SetConfig+0x284>)
 800343c:	4293      	cmp	r3, r2
 800343e:	f040 80c7 	bne.w	80035d0 <UART_SetConfig+0x28c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003442:	f7ff fb85 	bl	8002b50 <HAL_RCC_GetPCLK2Freq>
 8003446:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	461d      	mov	r5, r3
 800344c:	f04f 0600 	mov.w	r6, #0
 8003450:	46a8      	mov	r8, r5
 8003452:	46b1      	mov	r9, r6
 8003454:	eb18 0308 	adds.w	r3, r8, r8
 8003458:	eb49 0409 	adc.w	r4, r9, r9
 800345c:	4698      	mov	r8, r3
 800345e:	46a1      	mov	r9, r4
 8003460:	eb18 0805 	adds.w	r8, r8, r5
 8003464:	eb49 0906 	adc.w	r9, r9, r6
 8003468:	f04f 0100 	mov.w	r1, #0
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003474:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003478:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800347c:	4688      	mov	r8, r1
 800347e:	4691      	mov	r9, r2
 8003480:	eb18 0005 	adds.w	r0, r8, r5
 8003484:	eb49 0106 	adc.w	r1, r9, r6
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	461d      	mov	r5, r3
 800348e:	f04f 0600 	mov.w	r6, #0
 8003492:	196b      	adds	r3, r5, r5
 8003494:	eb46 0406 	adc.w	r4, r6, r6
 8003498:	461a      	mov	r2, r3
 800349a:	4623      	mov	r3, r4
 800349c:	f7fd fb38 	bl	8000b10 <__aeabi_uldivmod>
 80034a0:	4603      	mov	r3, r0
 80034a2:	460c      	mov	r4, r1
 80034a4:	461a      	mov	r2, r3
 80034a6:	4b49      	ldr	r3, [pc, #292]	; (80035cc <UART_SetConfig+0x288>)
 80034a8:	fba3 2302 	umull	r2, r3, r3, r2
 80034ac:	095b      	lsrs	r3, r3, #5
 80034ae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	461d      	mov	r5, r3
 80034b6:	f04f 0600 	mov.w	r6, #0
 80034ba:	46a9      	mov	r9, r5
 80034bc:	46b2      	mov	sl, r6
 80034be:	eb19 0309 	adds.w	r3, r9, r9
 80034c2:	eb4a 040a 	adc.w	r4, sl, sl
 80034c6:	4699      	mov	r9, r3
 80034c8:	46a2      	mov	sl, r4
 80034ca:	eb19 0905 	adds.w	r9, r9, r5
 80034ce:	eb4a 0a06 	adc.w	sl, sl, r6
 80034d2:	f04f 0100 	mov.w	r1, #0
 80034d6:	f04f 0200 	mov.w	r2, #0
 80034da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034e6:	4689      	mov	r9, r1
 80034e8:	4692      	mov	sl, r2
 80034ea:	eb19 0005 	adds.w	r0, r9, r5
 80034ee:	eb4a 0106 	adc.w	r1, sl, r6
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	461d      	mov	r5, r3
 80034f8:	f04f 0600 	mov.w	r6, #0
 80034fc:	196b      	adds	r3, r5, r5
 80034fe:	eb46 0406 	adc.w	r4, r6, r6
 8003502:	461a      	mov	r2, r3
 8003504:	4623      	mov	r3, r4
 8003506:	f7fd fb03 	bl	8000b10 <__aeabi_uldivmod>
 800350a:	4603      	mov	r3, r0
 800350c:	460c      	mov	r4, r1
 800350e:	461a      	mov	r2, r3
 8003510:	4b2e      	ldr	r3, [pc, #184]	; (80035cc <UART_SetConfig+0x288>)
 8003512:	fba3 1302 	umull	r1, r3, r3, r2
 8003516:	095b      	lsrs	r3, r3, #5
 8003518:	2164      	movs	r1, #100	; 0x64
 800351a:	fb01 f303 	mul.w	r3, r1, r3
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	3332      	adds	r3, #50	; 0x32
 8003524:	4a29      	ldr	r2, [pc, #164]	; (80035cc <UART_SetConfig+0x288>)
 8003526:	fba2 2303 	umull	r2, r3, r2, r3
 800352a:	095b      	lsrs	r3, r3, #5
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003532:	4498      	add	r8, r3
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	461d      	mov	r5, r3
 8003538:	f04f 0600 	mov.w	r6, #0
 800353c:	46a9      	mov	r9, r5
 800353e:	46b2      	mov	sl, r6
 8003540:	eb19 0309 	adds.w	r3, r9, r9
 8003544:	eb4a 040a 	adc.w	r4, sl, sl
 8003548:	4699      	mov	r9, r3
 800354a:	46a2      	mov	sl, r4
 800354c:	eb19 0905 	adds.w	r9, r9, r5
 8003550:	eb4a 0a06 	adc.w	sl, sl, r6
 8003554:	f04f 0100 	mov.w	r1, #0
 8003558:	f04f 0200 	mov.w	r2, #0
 800355c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003560:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003564:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003568:	4689      	mov	r9, r1
 800356a:	4692      	mov	sl, r2
 800356c:	eb19 0005 	adds.w	r0, r9, r5
 8003570:	eb4a 0106 	adc.w	r1, sl, r6
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	461d      	mov	r5, r3
 800357a:	f04f 0600 	mov.w	r6, #0
 800357e:	196b      	adds	r3, r5, r5
 8003580:	eb46 0406 	adc.w	r4, r6, r6
 8003584:	461a      	mov	r2, r3
 8003586:	4623      	mov	r3, r4
 8003588:	f7fd fac2 	bl	8000b10 <__aeabi_uldivmod>
 800358c:	4603      	mov	r3, r0
 800358e:	460c      	mov	r4, r1
 8003590:	461a      	mov	r2, r3
 8003592:	4b0e      	ldr	r3, [pc, #56]	; (80035cc <UART_SetConfig+0x288>)
 8003594:	fba3 1302 	umull	r1, r3, r3, r2
 8003598:	095b      	lsrs	r3, r3, #5
 800359a:	2164      	movs	r1, #100	; 0x64
 800359c:	fb01 f303 	mul.w	r3, r1, r3
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	3332      	adds	r3, #50	; 0x32
 80035a6:	4a09      	ldr	r2, [pc, #36]	; (80035cc <UART_SetConfig+0x288>)
 80035a8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ac:	095b      	lsrs	r3, r3, #5
 80035ae:	f003 0207 	and.w	r2, r3, #7
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4442      	add	r2, r8
 80035b8:	609a      	str	r2, [r3, #8]
 80035ba:	e27a      	b.n	8003ab2 <UART_SetConfig+0x76e>
 80035bc:	00a037a0 	.word	0x00a037a0
 80035c0:	080060e4 	.word	0x080060e4
 80035c4:	40011000 	.word	0x40011000
 80035c8:	40011400 	.word	0x40011400
 80035cc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035d0:	f7ff faaa 	bl	8002b28 <HAL_RCC_GetPCLK1Freq>
 80035d4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	461d      	mov	r5, r3
 80035da:	f04f 0600 	mov.w	r6, #0
 80035de:	46a8      	mov	r8, r5
 80035e0:	46b1      	mov	r9, r6
 80035e2:	eb18 0308 	adds.w	r3, r8, r8
 80035e6:	eb49 0409 	adc.w	r4, r9, r9
 80035ea:	4698      	mov	r8, r3
 80035ec:	46a1      	mov	r9, r4
 80035ee:	eb18 0805 	adds.w	r8, r8, r5
 80035f2:	eb49 0906 	adc.w	r9, r9, r6
 80035f6:	f04f 0100 	mov.w	r1, #0
 80035fa:	f04f 0200 	mov.w	r2, #0
 80035fe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003602:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003606:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800360a:	4688      	mov	r8, r1
 800360c:	4691      	mov	r9, r2
 800360e:	eb18 0005 	adds.w	r0, r8, r5
 8003612:	eb49 0106 	adc.w	r1, r9, r6
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	461d      	mov	r5, r3
 800361c:	f04f 0600 	mov.w	r6, #0
 8003620:	196b      	adds	r3, r5, r5
 8003622:	eb46 0406 	adc.w	r4, r6, r6
 8003626:	461a      	mov	r2, r3
 8003628:	4623      	mov	r3, r4
 800362a:	f7fd fa71 	bl	8000b10 <__aeabi_uldivmod>
 800362e:	4603      	mov	r3, r0
 8003630:	460c      	mov	r4, r1
 8003632:	461a      	mov	r2, r3
 8003634:	4bb3      	ldr	r3, [pc, #716]	; (8003904 <UART_SetConfig+0x5c0>)
 8003636:	fba3 2302 	umull	r2, r3, r3, r2
 800363a:	095b      	lsrs	r3, r3, #5
 800363c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	461d      	mov	r5, r3
 8003644:	f04f 0600 	mov.w	r6, #0
 8003648:	46a9      	mov	r9, r5
 800364a:	46b2      	mov	sl, r6
 800364c:	eb19 0309 	adds.w	r3, r9, r9
 8003650:	eb4a 040a 	adc.w	r4, sl, sl
 8003654:	4699      	mov	r9, r3
 8003656:	46a2      	mov	sl, r4
 8003658:	eb19 0905 	adds.w	r9, r9, r5
 800365c:	eb4a 0a06 	adc.w	sl, sl, r6
 8003660:	f04f 0100 	mov.w	r1, #0
 8003664:	f04f 0200 	mov.w	r2, #0
 8003668:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800366c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003670:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003674:	4689      	mov	r9, r1
 8003676:	4692      	mov	sl, r2
 8003678:	eb19 0005 	adds.w	r0, r9, r5
 800367c:	eb4a 0106 	adc.w	r1, sl, r6
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	461d      	mov	r5, r3
 8003686:	f04f 0600 	mov.w	r6, #0
 800368a:	196b      	adds	r3, r5, r5
 800368c:	eb46 0406 	adc.w	r4, r6, r6
 8003690:	461a      	mov	r2, r3
 8003692:	4623      	mov	r3, r4
 8003694:	f7fd fa3c 	bl	8000b10 <__aeabi_uldivmod>
 8003698:	4603      	mov	r3, r0
 800369a:	460c      	mov	r4, r1
 800369c:	461a      	mov	r2, r3
 800369e:	4b99      	ldr	r3, [pc, #612]	; (8003904 <UART_SetConfig+0x5c0>)
 80036a0:	fba3 1302 	umull	r1, r3, r3, r2
 80036a4:	095b      	lsrs	r3, r3, #5
 80036a6:	2164      	movs	r1, #100	; 0x64
 80036a8:	fb01 f303 	mul.w	r3, r1, r3
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	3332      	adds	r3, #50	; 0x32
 80036b2:	4a94      	ldr	r2, [pc, #592]	; (8003904 <UART_SetConfig+0x5c0>)
 80036b4:	fba2 2303 	umull	r2, r3, r2, r3
 80036b8:	095b      	lsrs	r3, r3, #5
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80036c0:	4498      	add	r8, r3
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	461d      	mov	r5, r3
 80036c6:	f04f 0600 	mov.w	r6, #0
 80036ca:	46a9      	mov	r9, r5
 80036cc:	46b2      	mov	sl, r6
 80036ce:	eb19 0309 	adds.w	r3, r9, r9
 80036d2:	eb4a 040a 	adc.w	r4, sl, sl
 80036d6:	4699      	mov	r9, r3
 80036d8:	46a2      	mov	sl, r4
 80036da:	eb19 0905 	adds.w	r9, r9, r5
 80036de:	eb4a 0a06 	adc.w	sl, sl, r6
 80036e2:	f04f 0100 	mov.w	r1, #0
 80036e6:	f04f 0200 	mov.w	r2, #0
 80036ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036ee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80036f2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80036f6:	4689      	mov	r9, r1
 80036f8:	4692      	mov	sl, r2
 80036fa:	eb19 0005 	adds.w	r0, r9, r5
 80036fe:	eb4a 0106 	adc.w	r1, sl, r6
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	461d      	mov	r5, r3
 8003708:	f04f 0600 	mov.w	r6, #0
 800370c:	196b      	adds	r3, r5, r5
 800370e:	eb46 0406 	adc.w	r4, r6, r6
 8003712:	461a      	mov	r2, r3
 8003714:	4623      	mov	r3, r4
 8003716:	f7fd f9fb 	bl	8000b10 <__aeabi_uldivmod>
 800371a:	4603      	mov	r3, r0
 800371c:	460c      	mov	r4, r1
 800371e:	461a      	mov	r2, r3
 8003720:	4b78      	ldr	r3, [pc, #480]	; (8003904 <UART_SetConfig+0x5c0>)
 8003722:	fba3 1302 	umull	r1, r3, r3, r2
 8003726:	095b      	lsrs	r3, r3, #5
 8003728:	2164      	movs	r1, #100	; 0x64
 800372a:	fb01 f303 	mul.w	r3, r1, r3
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	3332      	adds	r3, #50	; 0x32
 8003734:	4a73      	ldr	r2, [pc, #460]	; (8003904 <UART_SetConfig+0x5c0>)
 8003736:	fba2 2303 	umull	r2, r3, r2, r3
 800373a:	095b      	lsrs	r3, r3, #5
 800373c:	f003 0207 	and.w	r2, r3, #7
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4442      	add	r2, r8
 8003746:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003748:	e1b3      	b.n	8003ab2 <UART_SetConfig+0x76e>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a6e      	ldr	r2, [pc, #440]	; (8003908 <UART_SetConfig+0x5c4>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d005      	beq.n	8003760 <UART_SetConfig+0x41c>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a6c      	ldr	r2, [pc, #432]	; (800390c <UART_SetConfig+0x5c8>)
 800375a:	4293      	cmp	r3, r2
 800375c:	f040 80d8 	bne.w	8003910 <UART_SetConfig+0x5cc>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003760:	f7ff f9f6 	bl	8002b50 <HAL_RCC_GetPCLK2Freq>
 8003764:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	469a      	mov	sl, r3
 800376a:	f04f 0b00 	mov.w	fp, #0
 800376e:	46d0      	mov	r8, sl
 8003770:	46d9      	mov	r9, fp
 8003772:	eb18 0308 	adds.w	r3, r8, r8
 8003776:	eb49 0409 	adc.w	r4, r9, r9
 800377a:	4698      	mov	r8, r3
 800377c:	46a1      	mov	r9, r4
 800377e:	eb18 080a 	adds.w	r8, r8, sl
 8003782:	eb49 090b 	adc.w	r9, r9, fp
 8003786:	f04f 0100 	mov.w	r1, #0
 800378a:	f04f 0200 	mov.w	r2, #0
 800378e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003792:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003796:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800379a:	4688      	mov	r8, r1
 800379c:	4691      	mov	r9, r2
 800379e:	eb1a 0508 	adds.w	r5, sl, r8
 80037a2:	eb4b 0609 	adc.w	r6, fp, r9
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	4619      	mov	r1, r3
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	f04f 0300 	mov.w	r3, #0
 80037b4:	f04f 0400 	mov.w	r4, #0
 80037b8:	0094      	lsls	r4, r2, #2
 80037ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80037be:	008b      	lsls	r3, r1, #2
 80037c0:	461a      	mov	r2, r3
 80037c2:	4623      	mov	r3, r4
 80037c4:	4628      	mov	r0, r5
 80037c6:	4631      	mov	r1, r6
 80037c8:	f7fd f9a2 	bl	8000b10 <__aeabi_uldivmod>
 80037cc:	4603      	mov	r3, r0
 80037ce:	460c      	mov	r4, r1
 80037d0:	461a      	mov	r2, r3
 80037d2:	4b4c      	ldr	r3, [pc, #304]	; (8003904 <UART_SetConfig+0x5c0>)
 80037d4:	fba3 2302 	umull	r2, r3, r3, r2
 80037d8:	095b      	lsrs	r3, r3, #5
 80037da:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	469b      	mov	fp, r3
 80037e2:	f04f 0c00 	mov.w	ip, #0
 80037e6:	46d9      	mov	r9, fp
 80037e8:	46e2      	mov	sl, ip
 80037ea:	eb19 0309 	adds.w	r3, r9, r9
 80037ee:	eb4a 040a 	adc.w	r4, sl, sl
 80037f2:	4699      	mov	r9, r3
 80037f4:	46a2      	mov	sl, r4
 80037f6:	eb19 090b 	adds.w	r9, r9, fp
 80037fa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80037fe:	f04f 0100 	mov.w	r1, #0
 8003802:	f04f 0200 	mov.w	r2, #0
 8003806:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800380a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800380e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003812:	4689      	mov	r9, r1
 8003814:	4692      	mov	sl, r2
 8003816:	eb1b 0509 	adds.w	r5, fp, r9
 800381a:	eb4c 060a 	adc.w	r6, ip, sl
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	4619      	mov	r1, r3
 8003824:	f04f 0200 	mov.w	r2, #0
 8003828:	f04f 0300 	mov.w	r3, #0
 800382c:	f04f 0400 	mov.w	r4, #0
 8003830:	0094      	lsls	r4, r2, #2
 8003832:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003836:	008b      	lsls	r3, r1, #2
 8003838:	461a      	mov	r2, r3
 800383a:	4623      	mov	r3, r4
 800383c:	4628      	mov	r0, r5
 800383e:	4631      	mov	r1, r6
 8003840:	f7fd f966 	bl	8000b10 <__aeabi_uldivmod>
 8003844:	4603      	mov	r3, r0
 8003846:	460c      	mov	r4, r1
 8003848:	461a      	mov	r2, r3
 800384a:	4b2e      	ldr	r3, [pc, #184]	; (8003904 <UART_SetConfig+0x5c0>)
 800384c:	fba3 1302 	umull	r1, r3, r3, r2
 8003850:	095b      	lsrs	r3, r3, #5
 8003852:	2164      	movs	r1, #100	; 0x64
 8003854:	fb01 f303 	mul.w	r3, r1, r3
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	011b      	lsls	r3, r3, #4
 800385c:	3332      	adds	r3, #50	; 0x32
 800385e:	4a29      	ldr	r2, [pc, #164]	; (8003904 <UART_SetConfig+0x5c0>)
 8003860:	fba2 2303 	umull	r2, r3, r2, r3
 8003864:	095b      	lsrs	r3, r3, #5
 8003866:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800386a:	4498      	add	r8, r3
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	469b      	mov	fp, r3
 8003870:	f04f 0c00 	mov.w	ip, #0
 8003874:	46d9      	mov	r9, fp
 8003876:	46e2      	mov	sl, ip
 8003878:	eb19 0309 	adds.w	r3, r9, r9
 800387c:	eb4a 040a 	adc.w	r4, sl, sl
 8003880:	4699      	mov	r9, r3
 8003882:	46a2      	mov	sl, r4
 8003884:	eb19 090b 	adds.w	r9, r9, fp
 8003888:	eb4a 0a0c 	adc.w	sl, sl, ip
 800388c:	f04f 0100 	mov.w	r1, #0
 8003890:	f04f 0200 	mov.w	r2, #0
 8003894:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003898:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800389c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80038a0:	4689      	mov	r9, r1
 80038a2:	4692      	mov	sl, r2
 80038a4:	eb1b 0509 	adds.w	r5, fp, r9
 80038a8:	eb4c 060a 	adc.w	r6, ip, sl
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	4619      	mov	r1, r3
 80038b2:	f04f 0200 	mov.w	r2, #0
 80038b6:	f04f 0300 	mov.w	r3, #0
 80038ba:	f04f 0400 	mov.w	r4, #0
 80038be:	0094      	lsls	r4, r2, #2
 80038c0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80038c4:	008b      	lsls	r3, r1, #2
 80038c6:	461a      	mov	r2, r3
 80038c8:	4623      	mov	r3, r4
 80038ca:	4628      	mov	r0, r5
 80038cc:	4631      	mov	r1, r6
 80038ce:	f7fd f91f 	bl	8000b10 <__aeabi_uldivmod>
 80038d2:	4603      	mov	r3, r0
 80038d4:	460c      	mov	r4, r1
 80038d6:	461a      	mov	r2, r3
 80038d8:	4b0a      	ldr	r3, [pc, #40]	; (8003904 <UART_SetConfig+0x5c0>)
 80038da:	fba3 1302 	umull	r1, r3, r3, r2
 80038de:	095b      	lsrs	r3, r3, #5
 80038e0:	2164      	movs	r1, #100	; 0x64
 80038e2:	fb01 f303 	mul.w	r3, r1, r3
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	011b      	lsls	r3, r3, #4
 80038ea:	3332      	adds	r3, #50	; 0x32
 80038ec:	4a05      	ldr	r2, [pc, #20]	; (8003904 <UART_SetConfig+0x5c0>)
 80038ee:	fba2 2303 	umull	r2, r3, r2, r3
 80038f2:	095b      	lsrs	r3, r3, #5
 80038f4:	f003 020f 	and.w	r2, r3, #15
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4442      	add	r2, r8
 80038fe:	609a      	str	r2, [r3, #8]
 8003900:	e0d7      	b.n	8003ab2 <UART_SetConfig+0x76e>
 8003902:	bf00      	nop
 8003904:	51eb851f 	.word	0x51eb851f
 8003908:	40011000 	.word	0x40011000
 800390c:	40011400 	.word	0x40011400
      pclk = HAL_RCC_GetPCLK1Freq();
 8003910:	f7ff f90a 	bl	8002b28 <HAL_RCC_GetPCLK1Freq>
 8003914:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	469a      	mov	sl, r3
 800391a:	f04f 0b00 	mov.w	fp, #0
 800391e:	46d0      	mov	r8, sl
 8003920:	46d9      	mov	r9, fp
 8003922:	eb18 0308 	adds.w	r3, r8, r8
 8003926:	eb49 0409 	adc.w	r4, r9, r9
 800392a:	4698      	mov	r8, r3
 800392c:	46a1      	mov	r9, r4
 800392e:	eb18 080a 	adds.w	r8, r8, sl
 8003932:	eb49 090b 	adc.w	r9, r9, fp
 8003936:	f04f 0100 	mov.w	r1, #0
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003942:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003946:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800394a:	4688      	mov	r8, r1
 800394c:	4691      	mov	r9, r2
 800394e:	eb1a 0508 	adds.w	r5, sl, r8
 8003952:	eb4b 0609 	adc.w	r6, fp, r9
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4619      	mov	r1, r3
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	f04f 0300 	mov.w	r3, #0
 8003964:	f04f 0400 	mov.w	r4, #0
 8003968:	0094      	lsls	r4, r2, #2
 800396a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800396e:	008b      	lsls	r3, r1, #2
 8003970:	461a      	mov	r2, r3
 8003972:	4623      	mov	r3, r4
 8003974:	4628      	mov	r0, r5
 8003976:	4631      	mov	r1, r6
 8003978:	f7fd f8ca 	bl	8000b10 <__aeabi_uldivmod>
 800397c:	4603      	mov	r3, r0
 800397e:	460c      	mov	r4, r1
 8003980:	461a      	mov	r2, r3
 8003982:	4b4e      	ldr	r3, [pc, #312]	; (8003abc <UART_SetConfig+0x778>)
 8003984:	fba3 2302 	umull	r2, r3, r3, r2
 8003988:	095b      	lsrs	r3, r3, #5
 800398a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	469b      	mov	fp, r3
 8003992:	f04f 0c00 	mov.w	ip, #0
 8003996:	46d9      	mov	r9, fp
 8003998:	46e2      	mov	sl, ip
 800399a:	eb19 0309 	adds.w	r3, r9, r9
 800399e:	eb4a 040a 	adc.w	r4, sl, sl
 80039a2:	4699      	mov	r9, r3
 80039a4:	46a2      	mov	sl, r4
 80039a6:	eb19 090b 	adds.w	r9, r9, fp
 80039aa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80039ae:	f04f 0100 	mov.w	r1, #0
 80039b2:	f04f 0200 	mov.w	r2, #0
 80039b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80039be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80039c2:	4689      	mov	r9, r1
 80039c4:	4692      	mov	sl, r2
 80039c6:	eb1b 0509 	adds.w	r5, fp, r9
 80039ca:	eb4c 060a 	adc.w	r6, ip, sl
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	4619      	mov	r1, r3
 80039d4:	f04f 0200 	mov.w	r2, #0
 80039d8:	f04f 0300 	mov.w	r3, #0
 80039dc:	f04f 0400 	mov.w	r4, #0
 80039e0:	0094      	lsls	r4, r2, #2
 80039e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80039e6:	008b      	lsls	r3, r1, #2
 80039e8:	461a      	mov	r2, r3
 80039ea:	4623      	mov	r3, r4
 80039ec:	4628      	mov	r0, r5
 80039ee:	4631      	mov	r1, r6
 80039f0:	f7fd f88e 	bl	8000b10 <__aeabi_uldivmod>
 80039f4:	4603      	mov	r3, r0
 80039f6:	460c      	mov	r4, r1
 80039f8:	461a      	mov	r2, r3
 80039fa:	4b30      	ldr	r3, [pc, #192]	; (8003abc <UART_SetConfig+0x778>)
 80039fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003a00:	095b      	lsrs	r3, r3, #5
 8003a02:	2164      	movs	r1, #100	; 0x64
 8003a04:	fb01 f303 	mul.w	r3, r1, r3
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	011b      	lsls	r3, r3, #4
 8003a0c:	3332      	adds	r3, #50	; 0x32
 8003a0e:	4a2b      	ldr	r2, [pc, #172]	; (8003abc <UART_SetConfig+0x778>)
 8003a10:	fba2 2303 	umull	r2, r3, r2, r3
 8003a14:	095b      	lsrs	r3, r3, #5
 8003a16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a1a:	4498      	add	r8, r3
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	469b      	mov	fp, r3
 8003a20:	f04f 0c00 	mov.w	ip, #0
 8003a24:	46d9      	mov	r9, fp
 8003a26:	46e2      	mov	sl, ip
 8003a28:	eb19 0309 	adds.w	r3, r9, r9
 8003a2c:	eb4a 040a 	adc.w	r4, sl, sl
 8003a30:	4699      	mov	r9, r3
 8003a32:	46a2      	mov	sl, r4
 8003a34:	eb19 090b 	adds.w	r9, r9, fp
 8003a38:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003a3c:	f04f 0100 	mov.w	r1, #0
 8003a40:	f04f 0200 	mov.w	r2, #0
 8003a44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a48:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003a4c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003a50:	4689      	mov	r9, r1
 8003a52:	4692      	mov	sl, r2
 8003a54:	eb1b 0509 	adds.w	r5, fp, r9
 8003a58:	eb4c 060a 	adc.w	r6, ip, sl
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	4619      	mov	r1, r3
 8003a62:	f04f 0200 	mov.w	r2, #0
 8003a66:	f04f 0300 	mov.w	r3, #0
 8003a6a:	f04f 0400 	mov.w	r4, #0
 8003a6e:	0094      	lsls	r4, r2, #2
 8003a70:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003a74:	008b      	lsls	r3, r1, #2
 8003a76:	461a      	mov	r2, r3
 8003a78:	4623      	mov	r3, r4
 8003a7a:	4628      	mov	r0, r5
 8003a7c:	4631      	mov	r1, r6
 8003a7e:	f7fd f847 	bl	8000b10 <__aeabi_uldivmod>
 8003a82:	4603      	mov	r3, r0
 8003a84:	460c      	mov	r4, r1
 8003a86:	461a      	mov	r2, r3
 8003a88:	4b0c      	ldr	r3, [pc, #48]	; (8003abc <UART_SetConfig+0x778>)
 8003a8a:	fba3 1302 	umull	r1, r3, r3, r2
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	2164      	movs	r1, #100	; 0x64
 8003a92:	fb01 f303 	mul.w	r3, r1, r3
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	011b      	lsls	r3, r3, #4
 8003a9a:	3332      	adds	r3, #50	; 0x32
 8003a9c:	4a07      	ldr	r2, [pc, #28]	; (8003abc <UART_SetConfig+0x778>)
 8003a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa2:	095b      	lsrs	r3, r3, #5
 8003aa4:	f003 020f 	and.w	r2, r3, #15
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4442      	add	r2, r8
 8003aae:	609a      	str	r2, [r3, #8]
}
 8003ab0:	e7ff      	b.n	8003ab2 <UART_SetConfig+0x76e>
 8003ab2:	bf00      	nop
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003abc:	51eb851f 	.word	0x51eb851f

08003ac0 <CRC8>:
	233, 183, 85, 11, 136, 214, 52, 106, 43, 117, 151, 201, 74, 20, 246, 168,
	116, 42, 200, 150, 21, 75, 169, 247, 182, 232, 10, 84, 215, 137, 107, 53
    };

uint8_t CRC8(uint8_t* data, uint8_t len)
    {
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	460b      	mov	r3, r1
 8003aca:	70fb      	strb	r3, [r7, #3]

    uint8_t crc = 0;
 8003acc:	2300      	movs	r3, #0
 8003ace:	73fb      	strb	r3, [r7, #15]

    for(uint8_t i=0; i<len; i++)
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	73bb      	strb	r3, [r7, #14]
 8003ad4:	e00d      	b.n	8003af2 <CRC8+0x32>
	{
	crc = CRC8_Table[crc^ data[i]];
 8003ad6:	7bbb      	ldrb	r3, [r7, #14]
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	4413      	add	r3, r2
 8003adc:	781a      	ldrb	r2, [r3, #0]
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
 8003ae0:	4053      	eors	r3, r2
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4b08      	ldr	r3, [pc, #32]	; (8003b08 <CRC8+0x48>)
 8003ae8:	5c9b      	ldrb	r3, [r3, r2]
 8003aea:	73fb      	strb	r3, [r7, #15]
    for(uint8_t i=0; i<len; i++)
 8003aec:	7bbb      	ldrb	r3, [r7, #14]
 8003aee:	3301      	adds	r3, #1
 8003af0:	73bb      	strb	r3, [r7, #14]
 8003af2:	7bba      	ldrb	r2, [r7, #14]
 8003af4:	78fb      	ldrb	r3, [r7, #3]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d3ed      	bcc.n	8003ad6 <CRC8+0x16>
	}

    return crc;
 8003afa:	7bfb      	ldrb	r3, [r7, #15]
    }
 8003afc:	4618      	mov	r0, r3
 8003afe:	3714      	adds	r7, #20
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr
 8003b08:	2000000c 	.word	0x2000000c

08003b0c <BL_UART_Send_Char>:

void BL_UART_Send_Char(char data)
    {
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	71fb      	strb	r3, [r7, #7]
    BL_UART->Instance->DR = data;
 8003b16:	4b0a      	ldr	r3, [pc, #40]	; (8003b40 <BL_UART_Send_Char+0x34>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	79fa      	ldrb	r2, [r7, #7]
 8003b1e:	605a      	str	r2, [r3, #4]
    while (__HAL_UART_GET_FLAG(BL_UART,UART_FLAG_TC) == 0);
 8003b20:	bf00      	nop
 8003b22:	4b07      	ldr	r3, [pc, #28]	; (8003b40 <BL_UART_Send_Char+0x34>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b2e:	2b40      	cmp	r3, #64	; 0x40
 8003b30:	d1f7      	bne.n	8003b22 <BL_UART_Send_Char+0x16>
    }
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	20000008 	.word	0x20000008

08003b44 <Write_Callback>:
	}
    }


void Write_Callback(uint32_t address, const uint8_t *data, uint32_t len)
    {
 8003b44:	b590      	push	{r4, r7, lr}
 8003b46:	b089      	sub	sp, #36	; 0x24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]

    uint8_t status = 1;
 8003b50:	2301      	movs	r3, #1
 8003b52:	77fb      	strb	r3, [r7, #31]
    uint32_t *aligned_data = (uint32_t*)data;
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	61bb      	str	r3, [r7, #24]
    len /= 4;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	089b      	lsrs	r3, r3, #2
 8003b5c:	607b      	str	r3, [r7, #4]

    if (address >= USER_FLASH_START_ADDRESS
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	4a24      	ldr	r2, [pc, #144]	; (8003bf4 <Write_Callback+0xb0>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d936      	bls.n	8003bd4 <Write_Callback+0x90>
	    && address <= USER_FLASH_END_ADDRESS - len)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f1c3 6300 	rsb	r3, r3, #134217728	; 0x8000000
 8003b6c:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d82e      	bhi.n	8003bd4 <Write_Callback+0x90>
	{

	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 8003b76:	f7fd fc1d 	bl	80013b4 <HAL_FLASH_Unlock>

	for (uint32_t i = 0; i < len ; i++)
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	617b      	str	r3, [r7, #20]
 8003b7e:	e022      	b.n	8003bc6 <Write_Callback+0x82>
	    {

	    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, *aligned_data) == HAL_OK)
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f04f 0400 	mov.w	r4, #0
 8003b88:	461a      	mov	r2, r3
 8003b8a:	4623      	mov	r3, r4
 8003b8c:	68f9      	ldr	r1, [r7, #12]
 8003b8e:	2002      	movs	r0, #2
 8003b90:	f7fd fbaa 	bl	80012e8 <HAL_FLASH_Program>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10f      	bne.n	8003bba <Write_Callback+0x76>
		{
		/* Check the written value */
		if (*(uint32_t*) address != *aligned_data)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d002      	beq.n	8003bac <Write_Callback+0x68>
		    {
		    /* Flash content doesn't match SRAM content */
		    status = 0;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	77fb      	strb	r3, [r7, #31]
		    break;
 8003baa:	e010      	b.n	8003bce <Write_Callback+0x8a>
		    }
		/* Increment FLASH destination address */
		address += 4;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	3304      	adds	r3, #4
 8003bb0:	60fb      	str	r3, [r7, #12]
		aligned_data++;
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	61bb      	str	r3, [r7, #24]
 8003bb8:	e002      	b.n	8003bc0 <Write_Callback+0x7c>
		}
	    else
		{
		/* Error occurred while writing data in Flash memory */
		status = 0;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	77fb      	strb	r3, [r7, #31]
		break;
 8003bbe:	e006      	b.n	8003bce <Write_Callback+0x8a>
	for (uint32_t i = 0; i < len ; i++)
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	697a      	ldr	r2, [r7, #20]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d3d8      	bcc.n	8003b80 <Write_Callback+0x3c>
		}
	    }

	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 8003bce:	f7fd fc13 	bl	80013f8 <HAL_FLASH_Lock>
 8003bd2:	e001      	b.n	8003bd8 <Write_Callback+0x94>
	}
    else
	{
	status = 0;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	77fb      	strb	r3, [r7, #31]
	}

    if (status)
 8003bd8:	7ffb      	ldrb	r3, [r7, #31]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <Write_Callback+0xa2>
	{
	BL_UART_Send_Char(CMD_ACK);
 8003bde:	2090      	movs	r0, #144	; 0x90
 8003be0:	f7ff ff94 	bl	8003b0c <BL_UART_Send_Char>
    else
	{
	BL_UART_Send_Char(CMD_NACK);
	}

    }
 8003be4:	e002      	b.n	8003bec <Write_Callback+0xa8>
	BL_UART_Send_Char(CMD_NACK);
 8003be6:	2091      	movs	r0, #145	; 0x91
 8003be8:	f7ff ff90 	bl	8003b0c <BL_UART_Send_Char>
    }
 8003bec:	bf00      	nop
 8003bee:	3724      	adds	r7, #36	; 0x24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd90      	pop	{r4, r7, pc}
 8003bf4:	08007fff 	.word	0x08007fff

08003bf8 <Read_Callback>:

void Read_Callback(uint32_t address, uint32_t len)
    {
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]

    uint8_t crc;
    uint8_t* add_ptr = (uint8_t*)address;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	60fb      	str	r3, [r7, #12]

    if (address >= USER_FLASH_START_ADDRESS
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a1c      	ldr	r2, [pc, #112]	; (8003c7c <Read_Callback+0x84>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d92e      	bls.n	8003c6c <Read_Callback+0x74>
	    && address <= USER_FLASH_END_ADDRESS - len)
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	f1c3 6300 	rsb	r3, r3, #134217728	; 0x8000000
 8003c14:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d826      	bhi.n	8003c6c <Read_Callback+0x74>
	{

	BL_UART_Send_Char(CMD_ACK);
 8003c1e:	2090      	movs	r0, #144	; 0x90
 8003c20:	f7ff ff74 	bl	8003b0c <BL_UART_Send_Char>


	for (uint8_t i = 0; i < len; i++)
 8003c24:	2300      	movs	r3, #0
 8003c26:	72fb      	strb	r3, [r7, #11]
 8003c28:	e00f      	b.n	8003c4a <Read_Callback+0x52>
	    {
	    TX_Buffer[i] = *add_ptr++;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	1c5a      	adds	r2, r3, #1
 8003c2e:	60fa      	str	r2, [r7, #12]
 8003c30:	7afa      	ldrb	r2, [r7, #11]
 8003c32:	7819      	ldrb	r1, [r3, #0]
 8003c34:	4b12      	ldr	r3, [pc, #72]	; (8003c80 <Read_Callback+0x88>)
 8003c36:	5499      	strb	r1, [r3, r2]
	    BL_UART_Send_Char(TX_Buffer[i]);
 8003c38:	7afb      	ldrb	r3, [r7, #11]
 8003c3a:	4a11      	ldr	r2, [pc, #68]	; (8003c80 <Read_Callback+0x88>)
 8003c3c:	5cd3      	ldrb	r3, [r2, r3]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7ff ff64 	bl	8003b0c <BL_UART_Send_Char>
	for (uint8_t i = 0; i < len; i++)
 8003c44:	7afb      	ldrb	r3, [r7, #11]
 8003c46:	3301      	adds	r3, #1
 8003c48:	72fb      	strb	r3, [r7, #11]
 8003c4a:	7afb      	ldrb	r3, [r7, #11]
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d8eb      	bhi.n	8003c2a <Read_Callback+0x32>
	    }

	crc = CRC8(TX_Buffer, len);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	4619      	mov	r1, r3
 8003c58:	4809      	ldr	r0, [pc, #36]	; (8003c80 <Read_Callback+0x88>)
 8003c5a:	f7ff ff31 	bl	8003ac0 <CRC8>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	72bb      	strb	r3, [r7, #10]

	/* if using hardware crc */
	//crc_calc = HAL_CRC_Calculate(&hcrc, (uint32_t*)TX_Buffer, len);

	BL_UART_Send_Char(crc);
 8003c62:	7abb      	ldrb	r3, [r7, #10]
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7ff ff51 	bl	8003b0c <BL_UART_Send_Char>
 8003c6a:	e002      	b.n	8003c72 <Read_Callback+0x7a>

	}
    else
	{
	BL_UART_Send_Char(CMD_NACK);
 8003c6c:	2091      	movs	r0, #145	; 0x91
 8003c6e:	f7ff ff4d 	bl	8003b0c <BL_UART_Send_Char>
	}

    }
 8003c72:	bf00      	nop
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	08007fff 	.word	0x08007fff
 8003c80:	200003b8 	.word	0x200003b8

08003c84 <Erase_Callback>:

void Erase_Callback()
    {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0

    if (BL_Erase_Flash())
 8003c88:	f000 f84e 	bl	8003d28 <BL_Erase_Flash>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d003      	beq.n	8003c9a <Erase_Callback+0x16>
	{
	BL_UART_Send_Char(CMD_ACK);
 8003c92:	2090      	movs	r0, #144	; 0x90
 8003c94:	f7ff ff3a 	bl	8003b0c <BL_UART_Send_Char>
	}
    else
	{
	BL_UART_Send_Char(CMD_NACK);
	}
    }
 8003c98:	e002      	b.n	8003ca0 <Erase_Callback+0x1c>
	BL_UART_Send_Char(CMD_NACK);
 8003c9a:	2091      	movs	r0, #145	; 0x91
 8003c9c:	f7ff ff36 	bl	8003b0c <BL_UART_Send_Char>
    }
 8003ca0:	bf00      	nop
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <Reset_Callback>:

void Reset_Callback()
    {
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
    // reset mcu
    BL_UART_Send_Char(CMD_ACK);
 8003ca8:	2090      	movs	r0, #144	; 0x90
 8003caa:	f7ff ff2f 	bl	8003b0c <BL_UART_Send_Char>
    HAL_NVIC_SystemReset();
 8003cae:	f7fd fabf 	bl	8001230 <HAL_NVIC_SystemReset>
    }
 8003cb2:	bf00      	nop
 8003cb4:	bd80      	pop	{r7, pc}
	...

08003cb8 <Jump_Callback>:
typedef  void (*pFunction)(void);

pFunction Jump_To_App;

void Jump_Callback()
    {
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0

    uint32_t app_adress = 0;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	607b      	str	r3, [r7, #4]

    BL_UART_Send_Char(CMD_ACK);
 8003cc2:	2090      	movs	r0, #144	; 0x90
 8003cc4:	f7ff ff22 	bl	8003b0c <BL_UART_Send_Char>

    HAL_DeInit();
 8003cc8:	f7fd f8c4 	bl	8000e54 <HAL_DeInit>

    /* execute the new program */
    app_adress = *(__IO uint32_t*) (USER_FLASH_START_ADDRESS + 4);
 8003ccc:	4b09      	ldr	r3, [pc, #36]	; (8003cf4 <Jump_Callback+0x3c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	607b      	str	r3, [r7, #4]

    /* Jump to user application */
    Jump_To_App = (pFunction) app_adress;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a08      	ldr	r2, [pc, #32]	; (8003cf8 <Jump_Callback+0x40>)
 8003cd6:	6013      	str	r3, [r2, #0]

    /* Initialize user application's Stack Pointer */
    __set_MSP(*(__IO uint32_t*) USER_FLASH_START_ADDRESS);
 8003cd8:	4b08      	ldr	r3, [pc, #32]	; (8003cfc <Jump_Callback+0x44>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	f383 8808 	msr	MSP, r3

    Jump_To_App();
 8003ce4:	4b04      	ldr	r3, [pc, #16]	; (8003cf8 <Jump_Callback+0x40>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4798      	blx	r3

    }
 8003cea:	bf00      	nop
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	08008004 	.word	0x08008004
 8003cf8:	200004b8 	.word	0x200004b8
 8003cfc:	08008000 	.word	0x08008000

08003d00 <Verify_Callback>:


void Verify_Callback(uint32_t address, const uint8_t* data, uint8_t len)
    {
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	71fb      	strb	r3, [r7, #7]
    // verify flash
    }
 8003d0e:	bf00      	nop
 8003d10:	3714      	adds	r7, #20
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <Help_Callback>:


void Help_Callback()
    {
 8003d1a:	b480      	push	{r7}
 8003d1c:	af00      	add	r7, sp, #0

    }
 8003d1e:	bf00      	nop
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <BL_Erase_Flash>:

uint8_t BL_Erase_Flash()
    {
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b088      	sub	sp, #32
 8003d2c:	af00      	add	r7, sp, #0

    uint8_t status = 0;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	77fb      	strb	r3, [r7, #31]
    uint32_t error = 0;
 8003d32:	2300      	movs	r3, #0
 8003d34:	61bb      	str	r3, [r7, #24]
    flash_erase_handle.NbPages = (BL_TOTAL_PAGES - BL_USED_PAGES);
    flash_erase_handle.PageAddress = USER_FLASH_START_ADDRESS;
#endif

#ifdef STM32F401xE
    flash_erase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 8003d36:	2300      	movs	r3, #0
 8003d38:	607b      	str	r3, [r7, #4]
    flash_erase_handle.Banks = FLASH_BANK_1;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	60bb      	str	r3, [r7, #8]
    flash_erase_handle.Sector = BL_USED_SECTORS;
 8003d3e:	2302      	movs	r3, #2
 8003d40:	60fb      	str	r3, [r7, #12]
    flash_erase_handle.NbSectors = (BL_TOTAL_SECTORS - BL_USED_SECTORS);
 8003d42:	2306      	movs	r3, #6
 8003d44:	613b      	str	r3, [r7, #16]
    flash_erase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8003d46:	2302      	movs	r3, #2
 8003d48:	617b      	str	r3, [r7, #20]
#endif

    HAL_FLASH_Unlock();
 8003d4a:	f7fd fb33 	bl	80013b4 <HAL_FLASH_Unlock>

    if (HAL_FLASHEx_Erase(&flash_erase_handle, &error) == HAL_OK)
 8003d4e:	f107 0218 	add.w	r2, r7, #24
 8003d52:	1d3b      	adds	r3, r7, #4
 8003d54:	4611      	mov	r1, r2
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7fd fd08 	bl	800176c <HAL_FLASHEx_Erase>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <BL_Erase_Flash+0x3e>
	{
	status = 1;
 8003d62:	2301      	movs	r3, #1
 8003d64:	77fb      	strb	r3, [r7, #31]
	}

    HAL_FLASH_Lock();
 8003d66:	f7fd fb47 	bl	80013f8 <HAL_FLASH_Lock>

    return status;
 8003d6a:	7ffb      	ldrb	r3, [r7, #31]
    }
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3720      	adds	r7, #32
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <Bootloader>:

void Bootloader()
    {
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0

    uint32_t address = 0;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60fb      	str	r3, [r7, #12]
    uint32_t len = 0;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60bb      	str	r3, [r7, #8]

    while (1)
	{

	memset(RX_Buffer, 0x00, RX_BUFFER_SIZE);
 8003d82:	228c      	movs	r2, #140	; 0x8c
 8003d84:	2100      	movs	r1, #0
 8003d86:	4857      	ldr	r0, [pc, #348]	; (8003ee4 <Bootloader+0x170>)
 8003d88:	f000 fbbe 	bl	8004508 <memset>



	/* wait for sync char*/
	if (HAL_UART_Receive(BL_UART, RX_Buffer, 1, HAL_MAX_DELAY)
 8003d8c:	4b56      	ldr	r3, [pc, #344]	; (8003ee8 <Bootloader+0x174>)
 8003d8e:	6818      	ldr	r0, [r3, #0]
 8003d90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d94:	2201      	movs	r2, #1
 8003d96:	4953      	ldr	r1, [pc, #332]	; (8003ee4 <Bootloader+0x170>)
 8003d98:	f7fe ffa4 	bl	8002ce4 <HAL_UART_Receive>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f040 809c 	bne.w	8003edc <Bootloader+0x168>
		== HAL_OK)
	    {

	    uint8_t sync_char = RX_Buffer[0];
 8003da4:	4b4f      	ldr	r3, [pc, #316]	; (8003ee4 <Bootloader+0x170>)
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	71fb      	strb	r3, [r7, #7]

	    if (sync_char == SYNC_CHAR)
 8003daa:	79fb      	ldrb	r3, [r7, #7]
 8003dac:	2b24      	cmp	r3, #36	; 0x24
 8003dae:	f040 8095 	bne.w	8003edc <Bootloader+0x168>
		{

		/* wait for packet_len char*/
		if (HAL_UART_Receive(BL_UART, RX_Buffer, 1, 100) == HAL_OK)
 8003db2:	4b4d      	ldr	r3, [pc, #308]	; (8003ee8 <Bootloader+0x174>)
 8003db4:	6818      	ldr	r0, [r3, #0]
 8003db6:	2364      	movs	r3, #100	; 0x64
 8003db8:	2201      	movs	r2, #1
 8003dba:	494a      	ldr	r1, [pc, #296]	; (8003ee4 <Bootloader+0x170>)
 8003dbc:	f7fe ff92 	bl	8002ce4 <HAL_UART_Receive>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f040 808a 	bne.w	8003edc <Bootloader+0x168>
		    {

		    uint8_t packet_len = RX_Buffer[0];
 8003dc8:	4b46      	ldr	r3, [pc, #280]	; (8003ee4 <Bootloader+0x170>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	71bb      	strb	r3, [r7, #6]

		    if (HAL_UART_Receive(BL_UART, RX_Buffer, packet_len, 1000) == HAL_OK)
 8003dce:	4b46      	ldr	r3, [pc, #280]	; (8003ee8 <Bootloader+0x174>)
 8003dd0:	6818      	ldr	r0, [r3, #0]
 8003dd2:	79bb      	ldrb	r3, [r7, #6]
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003dda:	4942      	ldr	r1, [pc, #264]	; (8003ee4 <Bootloader+0x170>)
 8003ddc:	f7fe ff82 	bl	8002ce4 <HAL_UART_Receive>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d17a      	bne.n	8003edc <Bootloader+0x168>
			{

			//frame structure 1-byte cmd + 1-byte data size + 0x00 + 0x00 + 4-byte addes +  payload + 1-byte CRC

			uint8_t cmd = RX_Buffer[0];
 8003de6:	4b3f      	ldr	r3, [pc, #252]	; (8003ee4 <Bootloader+0x170>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	717b      	strb	r3, [r7, #5]
			len = RX_Buffer[1]; // number of bytes to write or read if any
 8003dec:	4b3d      	ldr	r3, [pc, #244]	; (8003ee4 <Bootloader+0x170>)
 8003dee:	785b      	ldrb	r3, [r3, #1]
 8003df0:	60bb      	str	r3, [r7, #8]
			/* dont care*/
			(void)RX_Buffer[2];
			(void)RX_Buffer[3];

			/* last byte is crc*/
			uint8_t crc_recvd = RX_Buffer[packet_len - 1];
 8003df2:	79bb      	ldrb	r3, [r7, #6]
 8003df4:	3b01      	subs	r3, #1
 8003df6:	4a3b      	ldr	r2, [pc, #236]	; (8003ee4 <Bootloader+0x170>)
 8003df8:	5cd3      	ldrb	r3, [r2, r3]
 8003dfa:	713b      	strb	r3, [r7, #4]

			/* calculate crc */
			uint8_t crc_calc = CRC8(RX_Buffer, (packet_len - 1));
 8003dfc:	79bb      	ldrb	r3, [r7, #6]
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	4619      	mov	r1, r3
 8003e04:	4837      	ldr	r0, [pc, #220]	; (8003ee4 <Bootloader+0x170>)
 8003e06:	f7ff fe5b 	bl	8003ac0 <CRC8>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	70fb      	strb	r3, [r7, #3]
			//uint8_t crc_calc = crc_recvd;

			//crc_calc = HAL_CRC_Calculate(&hcrc, (uint32_t*)RX_Buffer, (packet_len - 1));

			address = RX_Buffer[4] << 24|
 8003e0e:	4b35      	ldr	r3, [pc, #212]	; (8003ee4 <Bootloader+0x170>)
 8003e10:	791b      	ldrb	r3, [r3, #4]
 8003e12:	061a      	lsls	r2, r3, #24
			          RX_Buffer[5] << 16|
 8003e14:	4b33      	ldr	r3, [pc, #204]	; (8003ee4 <Bootloader+0x170>)
 8003e16:	795b      	ldrb	r3, [r3, #5]
 8003e18:	041b      	lsls	r3, r3, #16
			address = RX_Buffer[4] << 24|
 8003e1a:	431a      	orrs	r2, r3
			          RX_Buffer[6] << 8 |
 8003e1c:	4b31      	ldr	r3, [pc, #196]	; (8003ee4 <Bootloader+0x170>)
 8003e1e:	799b      	ldrb	r3, [r3, #6]
 8003e20:	021b      	lsls	r3, r3, #8
			          RX_Buffer[5] << 16|
 8003e22:	4313      	orrs	r3, r2
			          RX_Buffer[7] << 0;
 8003e24:	4a2f      	ldr	r2, [pc, #188]	; (8003ee4 <Bootloader+0x170>)
 8003e26:	79d2      	ldrb	r2, [r2, #7]
			          RX_Buffer[6] << 8 |
 8003e28:	4313      	orrs	r3, r2
			address = RX_Buffer[4] << 24|
 8003e2a:	60fb      	str	r3, [r7, #12]

			if (crc_calc == crc_recvd)
 8003e2c:	78fa      	ldrb	r2, [r7, #3]
 8003e2e:	793b      	ldrb	r3, [r7, #4]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d153      	bne.n	8003edc <Bootloader+0x168>
			    {

			    switch (cmd)
 8003e34:	797b      	ldrb	r3, [r7, #5]
 8003e36:	3b40      	subs	r3, #64	; 0x40
 8003e38:	2b15      	cmp	r3, #21
 8003e3a:	d851      	bhi.n	8003ee0 <Bootloader+0x16c>
 8003e3c:	a201      	add	r2, pc, #4	; (adr r2, 8003e44 <Bootloader+0xd0>)
 8003e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e42:	bf00      	nop
 8003e44:	08003ed7 	.word	0x08003ed7
 8003e48:	08003ee1 	.word	0x08003ee1
 8003e4c:	08003ee1 	.word	0x08003ee1
 8003e50:	08003ee1 	.word	0x08003ee1
 8003e54:	08003ee1 	.word	0x08003ee1
 8003e58:	08003ee1 	.word	0x08003ee1
 8003e5c:	08003ee1 	.word	0x08003ee1
 8003e60:	08003ee1 	.word	0x08003ee1
 8003e64:	08003ee1 	.word	0x08003ee1
 8003e68:	08003ee1 	.word	0x08003ee1
 8003e6c:	08003ee1 	.word	0x08003ee1
 8003e70:	08003ee1 	.word	0x08003ee1
 8003e74:	08003ee1 	.word	0x08003ee1
 8003e78:	08003ee1 	.word	0x08003ee1
 8003e7c:	08003ee1 	.word	0x08003ee1
 8003e80:	08003ee1 	.word	0x08003ee1
 8003e84:	08003e9d 	.word	0x08003e9d
 8003e88:	08003eab 	.word	0x08003eab
 8003e8c:	08003eb5 	.word	0x08003eb5
 8003e90:	08003ebb 	.word	0x08003ebb
 8003e94:	08003ec1 	.word	0x08003ec1
 8003e98:	08003ec7 	.word	0x08003ec7
				{

			    case CMD_WRITE:
				Write_Callback(address, (RX_Buffer + 8), len);
 8003e9c:	4b13      	ldr	r3, [pc, #76]	; (8003eec <Bootloader+0x178>)
 8003e9e:	68ba      	ldr	r2, [r7, #8]
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f7ff fe4e 	bl	8003b44 <Write_Callback>
				break;
 8003ea8:	e01b      	b.n	8003ee2 <Bootloader+0x16e>

			    case CMD_READ:
				Read_Callback(address, len);
 8003eaa:	68b9      	ldr	r1, [r7, #8]
 8003eac:	68f8      	ldr	r0, [r7, #12]
 8003eae:	f7ff fea3 	bl	8003bf8 <Read_Callback>
				break;
 8003eb2:	e016      	b.n	8003ee2 <Bootloader+0x16e>

			    case CMD_ERASE:
				Erase_Callback();
 8003eb4:	f7ff fee6 	bl	8003c84 <Erase_Callback>
				break;
 8003eb8:	e013      	b.n	8003ee2 <Bootloader+0x16e>

			    case CMD_RESET:
				Reset_Callback();
 8003eba:	f7ff fef3 	bl	8003ca4 <Reset_Callback>
				break;
 8003ebe:	e010      	b.n	8003ee2 <Bootloader+0x16e>

			    case CMD_JUMP:
				Jump_Callback();
 8003ec0:	f7ff fefa 	bl	8003cb8 <Jump_Callback>
				break;
 8003ec4:	e00d      	b.n	8003ee2 <Bootloader+0x16e>

			    case CMD_VERIFY:
				Verify_Callback(address, (RX_Buffer + 8), len);
 8003ec6:	4909      	ldr	r1, [pc, #36]	; (8003eec <Bootloader+0x178>)
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	461a      	mov	r2, r3
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f7ff ff16 	bl	8003d00 <Verify_Callback>
				break;
 8003ed4:	e005      	b.n	8003ee2 <Bootloader+0x16e>

			    case CMD_HELP:
				Help_Callback();
 8003ed6:	f7ff ff20 	bl	8003d1a <Help_Callback>
				break;
 8003eda:	e002      	b.n	8003ee2 <Bootloader+0x16e>

			    default:
				//print CMD_ERROR
				break;
				}
			    }
 8003edc:	bf00      	nop
 8003ede:	e750      	b.n	8003d82 <Bootloader+0xe>
				break;
 8003ee0:	bf00      	nop
	memset(RX_Buffer, 0x00, RX_BUFFER_SIZE);
 8003ee2:	e74e      	b.n	8003d82 <Bootloader+0xe>
 8003ee4:	2000032c 	.word	0x2000032c
 8003ee8:	20000008 	.word	0x20000008
 8003eec:	20000334 	.word	0x20000334

08003ef0 <BL_Main_Loop>:
    }



void BL_Main_Loop()
    {
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0

    HAL_Delay(1);
 8003ef4:	2001      	movs	r0, #1
 8003ef6:	f7fd f831 	bl	8000f5c <HAL_Delay>

    /* if pin is reset enter bootloader*/
    //if(HAL_GPIO_ReadPin(Boot_GPIO_Port, Boot_Pin) == GPIO_PIN_RESET)
	{
	Bootloader();
 8003efa:	f7ff ff3b 	bl	8003d74 <Bootloader>
	}

    /* else jump to application */
    Jump_Callback();
 8003efe:	f7ff fedb 	bl	8003cb8 <Jump_Callback>

    }
 8003f02:	bf00      	nop
 8003f04:	bd80      	pop	{r7, pc}
	...

08003f08 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8003f0c:	4b06      	ldr	r3, [pc, #24]	; (8003f28 <MX_CRC_Init+0x20>)
 8003f0e:	4a07      	ldr	r2, [pc, #28]	; (8003f2c <MX_CRC_Init+0x24>)
 8003f10:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8003f12:	4805      	ldr	r0, [pc, #20]	; (8003f28 <MX_CRC_Init+0x20>)
 8003f14:	f7fd f99c 	bl	8001250 <HAL_CRC_Init>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8003f1e:	f000 f973 	bl	8004208 <Error_Handler>
  }

}
 8003f22:	bf00      	nop
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	200004bc 	.word	0x200004bc
 8003f2c:	40023000 	.word	0x40023000

08003f30 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a0b      	ldr	r2, [pc, #44]	; (8003f6c <HAL_CRC_MspInit+0x3c>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d10d      	bne.n	8003f5e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003f42:	2300      	movs	r3, #0
 8003f44:	60fb      	str	r3, [r7, #12]
 8003f46:	4b0a      	ldr	r3, [pc, #40]	; (8003f70 <HAL_CRC_MspInit+0x40>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	4a09      	ldr	r2, [pc, #36]	; (8003f70 <HAL_CRC_MspInit+0x40>)
 8003f4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f50:	6313      	str	r3, [r2, #48]	; 0x30
 8003f52:	4b07      	ldr	r3, [pc, #28]	; (8003f70 <HAL_CRC_MspInit+0x40>)
 8003f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f5a:	60fb      	str	r3, [r7, #12]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8003f5e:	bf00      	nop
 8003f60:	3714      	adds	r7, #20
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	40023000 	.word	0x40023000
 8003f70:	40023800 	.word	0x40023800

08003f74 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08a      	sub	sp, #40	; 0x28
 8003f78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f7a:	f107 0314 	add.w	r3, r7, #20
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	605a      	str	r2, [r3, #4]
 8003f84:	609a      	str	r2, [r3, #8]
 8003f86:	60da      	str	r2, [r3, #12]
 8003f88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	613b      	str	r3, [r7, #16]
 8003f8e:	4b5a      	ldr	r3, [pc, #360]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f92:	4a59      	ldr	r2, [pc, #356]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003f94:	f043 0304 	orr.w	r3, r3, #4
 8003f98:	6313      	str	r3, [r2, #48]	; 0x30
 8003f9a:	4b57      	ldr	r3, [pc, #348]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	f003 0304 	and.w	r3, r3, #4
 8003fa2:	613b      	str	r3, [r7, #16]
 8003fa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	4b53      	ldr	r3, [pc, #332]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fae:	4a52      	ldr	r2, [pc, #328]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fb6:	4b50      	ldr	r3, [pc, #320]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60bb      	str	r3, [r7, #8]
 8003fc6:	4b4c      	ldr	r3, [pc, #304]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fca:	4a4b      	ldr	r2, [pc, #300]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003fcc:	f043 0301 	orr.w	r3, r3, #1
 8003fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fd2:	4b49      	ldr	r3, [pc, #292]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	607b      	str	r3, [r7, #4]
 8003fe2:	4b45      	ldr	r3, [pc, #276]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe6:	4a44      	ldr	r2, [pc, #272]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003fe8:	f043 0302 	orr.w	r3, r3, #2
 8003fec:	6313      	str	r3, [r2, #48]	; 0x30
 8003fee:	4b42      	ldr	r3, [pc, #264]	; (80040f8 <MX_GPIO_Init+0x184>)
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	607b      	str	r3, [r7, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	603b      	str	r3, [r7, #0]
 8003ffe:	4b3e      	ldr	r3, [pc, #248]	; (80040f8 <MX_GPIO_Init+0x184>)
 8004000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004002:	4a3d      	ldr	r2, [pc, #244]	; (80040f8 <MX_GPIO_Init+0x184>)
 8004004:	f043 0308 	orr.w	r3, r3, #8
 8004008:	6313      	str	r3, [r2, #48]	; 0x30
 800400a:	4b3b      	ldr	r3, [pc, #236]	; (80040f8 <MX_GPIO_Init+0x184>)
 800400c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	603b      	str	r3, [r7, #0]
 8004014:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004016:	2200      	movs	r2, #0
 8004018:	2120      	movs	r1, #32
 800401a:	4838      	ldr	r0, [pc, #224]	; (80040fc <MX_GPIO_Init+0x188>)
 800401c:	f7fd ffc0 	bl	8001fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004020:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004026:	4b36      	ldr	r3, [pc, #216]	; (8004100 <MX_GPIO_Init+0x18c>)
 8004028:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800402a:	2300      	movs	r3, #0
 800402c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800402e:	f107 0314 	add.w	r3, r7, #20
 8004032:	4619      	mov	r1, r3
 8004034:	4833      	ldr	r0, [pc, #204]	; (8004104 <MX_GPIO_Init+0x190>)
 8004036:	f7fd fd21 	bl	8001a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1 
                           PC2 PC3 PC4 PC5 
                           PC6 PC7 PC8 PC9 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 800403a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800403e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004040:	2303      	movs	r3, #3
 8004042:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004044:	2300      	movs	r3, #0
 8004046:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004048:	f107 0314 	add.w	r3, r7, #20
 800404c:	4619      	mov	r1, r3
 800404e:	482d      	ldr	r0, [pc, #180]	; (8004104 <MX_GPIO_Init+0x190>)
 8004050:	f7fd fd14 	bl	8001a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004054:	2303      	movs	r3, #3
 8004056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004058:	2303      	movs	r3, #3
 800405a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800405c:	2300      	movs	r3, #0
 800405e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004060:	f107 0314 	add.w	r3, r7, #20
 8004064:	4619      	mov	r1, r3
 8004066:	4828      	ldr	r0, [pc, #160]	; (8004108 <MX_GPIO_Init+0x194>)
 8004068:	f7fd fd08 	bl	8001a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6 
                           PA7 PA8 PA9 PA11 
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 800406c:	f649 33d3 	movw	r3, #39891	; 0x9bd3
 8004070:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004072:	2303      	movs	r3, #3
 8004074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004076:	2300      	movs	r3, #0
 8004078:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800407a:	f107 0314 	add.w	r3, r7, #20
 800407e:	4619      	mov	r1, r3
 8004080:	481e      	ldr	r0, [pc, #120]	; (80040fc <MX_GPIO_Init+0x188>)
 8004082:	f7fd fcfb 	bl	8001a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004086:	2320      	movs	r3, #32
 8004088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800408a:	2301      	movs	r3, #1
 800408c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408e:	2300      	movs	r3, #0
 8004090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004092:	2300      	movs	r3, #0
 8004094:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004096:	f107 0314 	add.w	r3, r7, #20
 800409a:	4619      	mov	r1, r3
 800409c:	4817      	ldr	r0, [pc, #92]	; (80040fc <MX_GPIO_Init+0x188>)
 800409e:	f7fd fced 	bl	8001a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB12 PB13 PB14 PB15 
                           PB3 PB4 PB5 PB6 
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 80040a2:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 80040a6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040a8:	2303      	movs	r3, #3
 80040aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ac:	2300      	movs	r3, #0
 80040ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040b0:	f107 0314 	add.w	r3, r7, #20
 80040b4:	4619      	mov	r1, r3
 80040b6:	4815      	ldr	r0, [pc, #84]	; (800410c <MX_GPIO_Init+0x198>)
 80040b8:	f7fd fce0 	bl	8001a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Boot_Pin;
 80040bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040c2:	2300      	movs	r3, #0
 80040c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040c6:	2301      	movs	r3, #1
 80040c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Boot_GPIO_Port, &GPIO_InitStruct);
 80040ca:	f107 0314 	add.w	r3, r7, #20
 80040ce:	4619      	mov	r1, r3
 80040d0:	480a      	ldr	r0, [pc, #40]	; (80040fc <MX_GPIO_Init+0x188>)
 80040d2:	f7fd fcd3 	bl	8001a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80040d6:	2304      	movs	r3, #4
 80040d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040da:	2303      	movs	r3, #3
 80040dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040de:	2300      	movs	r3, #0
 80040e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040e2:	f107 0314 	add.w	r3, r7, #20
 80040e6:	4619      	mov	r1, r3
 80040e8:	4809      	ldr	r0, [pc, #36]	; (8004110 <MX_GPIO_Init+0x19c>)
 80040ea:	f7fd fcc7 	bl	8001a7c <HAL_GPIO_Init>

}
 80040ee:	bf00      	nop
 80040f0:	3728      	adds	r7, #40	; 0x28
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	40023800 	.word	0x40023800
 80040fc:	40020000 	.word	0x40020000
 8004100:	10210000 	.word	0x10210000
 8004104:	40020800 	.word	0x40020800
 8004108:	40021c00 	.word	0x40021c00
 800410c:	40020400 	.word	0x40020400
 8004110:	40020c00 	.word	0x40020c00

08004114 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004118:	f7fc fe7a 	bl	8000e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800411c:	f000 f80a 	bl	8004134 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004120:	f7ff ff28 	bl	8003f74 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004124:	f000 f944 	bl	80043b0 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8004128:	f7ff feee 	bl	8003f08 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  BL_Main_Loop();
 800412c:	f7ff fee0 	bl	8003ef0 <BL_Main_Loop>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004130:	e7fe      	b.n	8004130 <main+0x1c>
	...

08004134 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b094      	sub	sp, #80	; 0x50
 8004138:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800413a:	f107 0320 	add.w	r3, r7, #32
 800413e:	2230      	movs	r2, #48	; 0x30
 8004140:	2100      	movs	r1, #0
 8004142:	4618      	mov	r0, r3
 8004144:	f000 f9e0 	bl	8004508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004148:	f107 030c 	add.w	r3, r7, #12
 800414c:	2200      	movs	r2, #0
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	605a      	str	r2, [r3, #4]
 8004152:	609a      	str	r2, [r3, #8]
 8004154:	60da      	str	r2, [r3, #12]
 8004156:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004158:	2300      	movs	r3, #0
 800415a:	60bb      	str	r3, [r7, #8]
 800415c:	4b28      	ldr	r3, [pc, #160]	; (8004200 <SystemClock_Config+0xcc>)
 800415e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004160:	4a27      	ldr	r2, [pc, #156]	; (8004200 <SystemClock_Config+0xcc>)
 8004162:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004166:	6413      	str	r3, [r2, #64]	; 0x40
 8004168:	4b25      	ldr	r3, [pc, #148]	; (8004200 <SystemClock_Config+0xcc>)
 800416a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004170:	60bb      	str	r3, [r7, #8]
 8004172:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8004174:	2300      	movs	r3, #0
 8004176:	607b      	str	r3, [r7, #4]
 8004178:	4b22      	ldr	r3, [pc, #136]	; (8004204 <SystemClock_Config+0xd0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004180:	4a20      	ldr	r2, [pc, #128]	; (8004204 <SystemClock_Config+0xd0>)
 8004182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	4b1e      	ldr	r3, [pc, #120]	; (8004204 <SystemClock_Config+0xd0>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004190:	607b      	str	r3, [r7, #4]
 8004192:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004194:	2302      	movs	r3, #2
 8004196:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004198:	2301      	movs	r3, #1
 800419a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800419c:	2310      	movs	r3, #16
 800419e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041a0:	2302      	movs	r3, #2
 80041a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80041a4:	2300      	movs	r3, #0
 80041a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80041a8:	2308      	movs	r3, #8
 80041aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80041ac:	2354      	movs	r3, #84	; 0x54
 80041ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80041b0:	2302      	movs	r3, #2
 80041b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80041b4:	2307      	movs	r3, #7
 80041b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041b8:	f107 0320 	add.w	r3, r7, #32
 80041bc:	4618      	mov	r0, r3
 80041be:	f7fd ff21 	bl	8002004 <HAL_RCC_OscConfig>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80041c8:	f000 f81e 	bl	8004208 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041cc:	230f      	movs	r3, #15
 80041ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041d0:	2302      	movs	r3, #2
 80041d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041d4:	2300      	movs	r3, #0
 80041d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80041d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041de:	2300      	movs	r3, #0
 80041e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80041e2:	f107 030c 	add.w	r3, r7, #12
 80041e6:	2102      	movs	r1, #2
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7fe fa2b 	bl	8002644 <HAL_RCC_ClockConfig>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80041f4:	f000 f808 	bl	8004208 <Error_Handler>
  }
}
 80041f8:	bf00      	nop
 80041fa:	3750      	adds	r7, #80	; 0x50
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	40023800 	.word	0x40023800
 8004204:	40007000 	.word	0x40007000

08004208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004208:	b480      	push	{r7}
 800420a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800420c:	bf00      	nop
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8004216:	b480      	push	{r7}
 8004218:	b083      	sub	sp, #12
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
 800421e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004232:	2300      	movs	r3, #0
 8004234:	607b      	str	r3, [r7, #4]
 8004236:	4b10      	ldr	r3, [pc, #64]	; (8004278 <HAL_MspInit+0x4c>)
 8004238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800423a:	4a0f      	ldr	r2, [pc, #60]	; (8004278 <HAL_MspInit+0x4c>)
 800423c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004240:	6453      	str	r3, [r2, #68]	; 0x44
 8004242:	4b0d      	ldr	r3, [pc, #52]	; (8004278 <HAL_MspInit+0x4c>)
 8004244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004246:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800424a:	607b      	str	r3, [r7, #4]
 800424c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800424e:	2300      	movs	r3, #0
 8004250:	603b      	str	r3, [r7, #0]
 8004252:	4b09      	ldr	r3, [pc, #36]	; (8004278 <HAL_MspInit+0x4c>)
 8004254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004256:	4a08      	ldr	r2, [pc, #32]	; (8004278 <HAL_MspInit+0x4c>)
 8004258:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800425c:	6413      	str	r3, [r2, #64]	; 0x40
 800425e:	4b06      	ldr	r3, [pc, #24]	; (8004278 <HAL_MspInit+0x4c>)
 8004260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004266:	603b      	str	r3, [r7, #0]
 8004268:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800426a:	bf00      	nop
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	40023800 	.word	0x40023800

0800427c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004280:	bf00      	nop
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr

0800428a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800428a:	b480      	push	{r7}
 800428c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800428e:	e7fe      	b.n	800428e <HardFault_Handler+0x4>

08004290 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004294:	e7fe      	b.n	8004294 <MemManage_Handler+0x4>

08004296 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004296:	b480      	push	{r7}
 8004298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800429a:	e7fe      	b.n	800429a <BusFault_Handler+0x4>

0800429c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800429c:	b480      	push	{r7}
 800429e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042a0:	e7fe      	b.n	80042a0 <UsageFault_Handler+0x4>

080042a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80042a2:	b480      	push	{r7}
 80042a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80042a6:	bf00      	nop
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042b4:	bf00      	nop
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042be:	b480      	push	{r7}
 80042c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042c2:	bf00      	nop
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042d0:	f7fc fe24 	bl	8000f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042d4:	bf00      	nop
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80042dc:	4802      	ldr	r0, [pc, #8]	; (80042e8 <USART2_IRQHandler+0x10>)
 80042de:	f7fe fda7 	bl	8002e30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80042e2:	bf00      	nop
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	200004c4 	.word	0x200004c4

080042ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80042f4:	4b11      	ldr	r3, [pc, #68]	; (800433c <_sbrk+0x50>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d102      	bne.n	8004302 <_sbrk+0x16>
		heap_end = &end;
 80042fc:	4b0f      	ldr	r3, [pc, #60]	; (800433c <_sbrk+0x50>)
 80042fe:	4a10      	ldr	r2, [pc, #64]	; (8004340 <_sbrk+0x54>)
 8004300:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004302:	4b0e      	ldr	r3, [pc, #56]	; (800433c <_sbrk+0x50>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004308:	4b0c      	ldr	r3, [pc, #48]	; (800433c <_sbrk+0x50>)
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4413      	add	r3, r2
 8004310:	466a      	mov	r2, sp
 8004312:	4293      	cmp	r3, r2
 8004314:	d907      	bls.n	8004326 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004316:	f000 f8cd 	bl	80044b4 <__errno>
 800431a:	4602      	mov	r2, r0
 800431c:	230c      	movs	r3, #12
 800431e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004320:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004324:	e006      	b.n	8004334 <_sbrk+0x48>
	}

	heap_end += incr;
 8004326:	4b05      	ldr	r3, [pc, #20]	; (800433c <_sbrk+0x50>)
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4413      	add	r3, r2
 800432e:	4a03      	ldr	r2, [pc, #12]	; (800433c <_sbrk+0x50>)
 8004330:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004332:	68fb      	ldr	r3, [r7, #12]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	200002fc 	.word	0x200002fc
 8004340:	20000508 	.word	0x20000508

08004344 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004344:	b480      	push	{r7}
 8004346:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004348:	4b16      	ldr	r3, [pc, #88]	; (80043a4 <SystemInit+0x60>)
 800434a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800434e:	4a15      	ldr	r2, [pc, #84]	; (80043a4 <SystemInit+0x60>)
 8004350:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004354:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004358:	4b13      	ldr	r3, [pc, #76]	; (80043a8 <SystemInit+0x64>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a12      	ldr	r2, [pc, #72]	; (80043a8 <SystemInit+0x64>)
 800435e:	f043 0301 	orr.w	r3, r3, #1
 8004362:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004364:	4b10      	ldr	r3, [pc, #64]	; (80043a8 <SystemInit+0x64>)
 8004366:	2200      	movs	r2, #0
 8004368:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800436a:	4b0f      	ldr	r3, [pc, #60]	; (80043a8 <SystemInit+0x64>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a0e      	ldr	r2, [pc, #56]	; (80043a8 <SystemInit+0x64>)
 8004370:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004374:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004378:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800437a:	4b0b      	ldr	r3, [pc, #44]	; (80043a8 <SystemInit+0x64>)
 800437c:	4a0b      	ldr	r2, [pc, #44]	; (80043ac <SystemInit+0x68>)
 800437e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004380:	4b09      	ldr	r3, [pc, #36]	; (80043a8 <SystemInit+0x64>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a08      	ldr	r2, [pc, #32]	; (80043a8 <SystemInit+0x64>)
 8004386:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800438a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800438c:	4b06      	ldr	r3, [pc, #24]	; (80043a8 <SystemInit+0x64>)
 800438e:	2200      	movs	r2, #0
 8004390:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004392:	4b04      	ldr	r3, [pc, #16]	; (80043a4 <SystemInit+0x60>)
 8004394:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004398:	609a      	str	r2, [r3, #8]
#endif
}
 800439a:	bf00      	nop
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr
 80043a4:	e000ed00 	.word	0xe000ed00
 80043a8:	40023800 	.word	0x40023800
 80043ac:	24003010 	.word	0x24003010

080043b0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 80043b0:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <MX_USART2_UART_Init+0x30>)
 80043b2:	4a0c      	ldr	r2, [pc, #48]	; (80043e4 <MX_USART2_UART_Init+0x34>)
{
 80043b4:	b510      	push	{r4, lr}
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80043b6:	210c      	movs	r1, #12
  huart2.Instance = USART2;
 80043b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80043ba:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80043be:	2200      	movs	r2, #0
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80043c0:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 80043c2:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80043c4:	6159      	str	r1, [r3, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80043c6:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 80043ca:	611a      	str	r2, [r3, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80043cc:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80043d0:	f7fe fbd2 	bl	8002b78 <HAL_UART_Init>
 80043d4:	b900      	cbnz	r0, 80043d8 <MX_USART2_UART_Init+0x28>
  {
    Error_Handler();
  }

}
 80043d6:	bd10      	pop	{r4, pc}
 80043d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80043dc:	f7ff bf14 	b.w	8004208 <Error_Handler>
 80043e0:	200004c4 	.word	0x200004c4
 80043e4:	40004400 	.word	0x40004400

080043e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80043e8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART2)
 80043ea:	6802      	ldr	r2, [r0, #0]
 80043ec:	4b1a      	ldr	r3, [pc, #104]	; (8004458 <HAL_UART_MspInit+0x70>)
{
 80043ee:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043f0:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART2)
 80043f2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043f4:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80043f8:	e9cd 4405 	strd	r4, r4, [sp, #20]
 80043fc:	9407      	str	r4, [sp, #28]
  if(uartHandle->Instance==USART2)
 80043fe:	d001      	beq.n	8004404 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004400:	b008      	add	sp, #32
 8004402:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8004404:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8004408:	9401      	str	r4, [sp, #4]
 800440a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800440c:	4813      	ldr	r0, [pc, #76]	; (800445c <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800440e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004412:	641a      	str	r2, [r3, #64]	; 0x40
 8004414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004416:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800441a:	9201      	str	r2, [sp, #4]
 800441c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800441e:	9402      	str	r4, [sp, #8]
 8004420:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004422:	f042 0201 	orr.w	r2, r2, #1
 8004426:	631a      	str	r2, [r3, #48]	; 0x30
 8004428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004430:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004432:	2307      	movs	r3, #7
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004434:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004436:	250c      	movs	r5, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004438:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800443a:	e9cd 5203 	strd	r5, r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800443e:	9e02      	ldr	r6, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004440:	f7fd fb1c 	bl	8001a7c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004444:	4622      	mov	r2, r4
 8004446:	4621      	mov	r1, r4
 8004448:	2026      	movs	r0, #38	; 0x26
 800444a:	f7fc fead 	bl	80011a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800444e:	2026      	movs	r0, #38	; 0x26
 8004450:	f7fc fed6 	bl	8001200 <HAL_NVIC_EnableIRQ>
}
 8004454:	b008      	add	sp, #32
 8004456:	bd70      	pop	{r4, r5, r6, pc}
 8004458:	40004400 	.word	0x40004400
 800445c:	40020000 	.word	0x40020000

08004460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004460:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004498 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004464:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004466:	e003      	b.n	8004470 <LoopCopyDataInit>

08004468 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004468:	4b0c      	ldr	r3, [pc, #48]	; (800449c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800446a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800446c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800446e:	3104      	adds	r1, #4

08004470 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004470:	480b      	ldr	r0, [pc, #44]	; (80044a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004472:	4b0c      	ldr	r3, [pc, #48]	; (80044a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004474:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004476:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004478:	d3f6      	bcc.n	8004468 <CopyDataInit>
  ldr  r2, =_sbss
 800447a:	4a0b      	ldr	r2, [pc, #44]	; (80044a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800447c:	e002      	b.n	8004484 <LoopFillZerobss>

0800447e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800447e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004480:	f842 3b04 	str.w	r3, [r2], #4

08004484 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004484:	4b09      	ldr	r3, [pc, #36]	; (80044ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004486:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004488:	d3f9      	bcc.n	800447e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800448a:	f7ff ff5b 	bl	8004344 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800448e:	f000 f817 	bl	80044c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004492:	f7ff fe3f 	bl	8004114 <main>
  bx  lr    
 8004496:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004498:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 800449c:	08006370 	.word	0x08006370
  ldr  r0, =_sdata
 80044a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80044a4:	200002e0 	.word	0x200002e0
  ldr  r2, =_sbss
 80044a8:	200002e0 	.word	0x200002e0
  ldr  r3, = _ebss
 80044ac:	20000508 	.word	0x20000508

080044b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044b0:	e7fe      	b.n	80044b0 <ADC_IRQHandler>
	...

080044b4 <__errno>:
 80044b4:	4b01      	ldr	r3, [pc, #4]	; (80044bc <__errno+0x8>)
 80044b6:	6818      	ldr	r0, [r3, #0]
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	20000110 	.word	0x20000110

080044c0 <__libc_init_array>:
 80044c0:	b570      	push	{r4, r5, r6, lr}
 80044c2:	4e0d      	ldr	r6, [pc, #52]	; (80044f8 <__libc_init_array+0x38>)
 80044c4:	4c0d      	ldr	r4, [pc, #52]	; (80044fc <__libc_init_array+0x3c>)
 80044c6:	1ba4      	subs	r4, r4, r6
 80044c8:	10a4      	asrs	r4, r4, #2
 80044ca:	2500      	movs	r5, #0
 80044cc:	42a5      	cmp	r5, r4
 80044ce:	d109      	bne.n	80044e4 <__libc_init_array+0x24>
 80044d0:	4e0b      	ldr	r6, [pc, #44]	; (8004500 <__libc_init_array+0x40>)
 80044d2:	4c0c      	ldr	r4, [pc, #48]	; (8004504 <__libc_init_array+0x44>)
 80044d4:	f001 fd46 	bl	8005f64 <_init>
 80044d8:	1ba4      	subs	r4, r4, r6
 80044da:	10a4      	asrs	r4, r4, #2
 80044dc:	2500      	movs	r5, #0
 80044de:	42a5      	cmp	r5, r4
 80044e0:	d105      	bne.n	80044ee <__libc_init_array+0x2e>
 80044e2:	bd70      	pop	{r4, r5, r6, pc}
 80044e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044e8:	4798      	blx	r3
 80044ea:	3501      	adds	r5, #1
 80044ec:	e7ee      	b.n	80044cc <__libc_init_array+0xc>
 80044ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044f2:	4798      	blx	r3
 80044f4:	3501      	adds	r5, #1
 80044f6:	e7f2      	b.n	80044de <__libc_init_array+0x1e>
 80044f8:	08006368 	.word	0x08006368
 80044fc:	08006368 	.word	0x08006368
 8004500:	08006368 	.word	0x08006368
 8004504:	0800636c 	.word	0x0800636c

08004508 <memset>:
 8004508:	4402      	add	r2, r0
 800450a:	4603      	mov	r3, r0
 800450c:	4293      	cmp	r3, r2
 800450e:	d100      	bne.n	8004512 <memset+0xa>
 8004510:	4770      	bx	lr
 8004512:	f803 1b01 	strb.w	r1, [r3], #1
 8004516:	e7f9      	b.n	800450c <memset+0x4>

08004518 <__cvt>:
 8004518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800451c:	ec55 4b10 	vmov	r4, r5, d0
 8004520:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004522:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004526:	2d00      	cmp	r5, #0
 8004528:	460e      	mov	r6, r1
 800452a:	4691      	mov	r9, r2
 800452c:	4619      	mov	r1, r3
 800452e:	bfb8      	it	lt
 8004530:	4622      	movlt	r2, r4
 8004532:	462b      	mov	r3, r5
 8004534:	f027 0720 	bic.w	r7, r7, #32
 8004538:	bfbb      	ittet	lt
 800453a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800453e:	461d      	movlt	r5, r3
 8004540:	2300      	movge	r3, #0
 8004542:	232d      	movlt	r3, #45	; 0x2d
 8004544:	bfb8      	it	lt
 8004546:	4614      	movlt	r4, r2
 8004548:	2f46      	cmp	r7, #70	; 0x46
 800454a:	700b      	strb	r3, [r1, #0]
 800454c:	d004      	beq.n	8004558 <__cvt+0x40>
 800454e:	2f45      	cmp	r7, #69	; 0x45
 8004550:	d100      	bne.n	8004554 <__cvt+0x3c>
 8004552:	3601      	adds	r6, #1
 8004554:	2102      	movs	r1, #2
 8004556:	e000      	b.n	800455a <__cvt+0x42>
 8004558:	2103      	movs	r1, #3
 800455a:	ab03      	add	r3, sp, #12
 800455c:	9301      	str	r3, [sp, #4]
 800455e:	ab02      	add	r3, sp, #8
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	4632      	mov	r2, r6
 8004564:	4653      	mov	r3, sl
 8004566:	ec45 4b10 	vmov	d0, r4, r5
 800456a:	f000 fbad 	bl	8004cc8 <_dtoa_r>
 800456e:	2f47      	cmp	r7, #71	; 0x47
 8004570:	4680      	mov	r8, r0
 8004572:	d102      	bne.n	800457a <__cvt+0x62>
 8004574:	f019 0f01 	tst.w	r9, #1
 8004578:	d026      	beq.n	80045c8 <__cvt+0xb0>
 800457a:	2f46      	cmp	r7, #70	; 0x46
 800457c:	eb08 0906 	add.w	r9, r8, r6
 8004580:	d111      	bne.n	80045a6 <__cvt+0x8e>
 8004582:	f898 3000 	ldrb.w	r3, [r8]
 8004586:	2b30      	cmp	r3, #48	; 0x30
 8004588:	d10a      	bne.n	80045a0 <__cvt+0x88>
 800458a:	2200      	movs	r2, #0
 800458c:	2300      	movs	r3, #0
 800458e:	4620      	mov	r0, r4
 8004590:	4629      	mov	r1, r5
 8004592:	f7fc fa4d 	bl	8000a30 <__aeabi_dcmpeq>
 8004596:	b918      	cbnz	r0, 80045a0 <__cvt+0x88>
 8004598:	f1c6 0601 	rsb	r6, r6, #1
 800459c:	f8ca 6000 	str.w	r6, [sl]
 80045a0:	f8da 3000 	ldr.w	r3, [sl]
 80045a4:	4499      	add	r9, r3
 80045a6:	2200      	movs	r2, #0
 80045a8:	2300      	movs	r3, #0
 80045aa:	4620      	mov	r0, r4
 80045ac:	4629      	mov	r1, r5
 80045ae:	f7fc fa3f 	bl	8000a30 <__aeabi_dcmpeq>
 80045b2:	b938      	cbnz	r0, 80045c4 <__cvt+0xac>
 80045b4:	2230      	movs	r2, #48	; 0x30
 80045b6:	9b03      	ldr	r3, [sp, #12]
 80045b8:	454b      	cmp	r3, r9
 80045ba:	d205      	bcs.n	80045c8 <__cvt+0xb0>
 80045bc:	1c59      	adds	r1, r3, #1
 80045be:	9103      	str	r1, [sp, #12]
 80045c0:	701a      	strb	r2, [r3, #0]
 80045c2:	e7f8      	b.n	80045b6 <__cvt+0x9e>
 80045c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80045c8:	9b03      	ldr	r3, [sp, #12]
 80045ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045cc:	eba3 0308 	sub.w	r3, r3, r8
 80045d0:	4640      	mov	r0, r8
 80045d2:	6013      	str	r3, [r2, #0]
 80045d4:	b004      	add	sp, #16
 80045d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080045da <__exponent>:
 80045da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045dc:	2900      	cmp	r1, #0
 80045de:	4604      	mov	r4, r0
 80045e0:	bfba      	itte	lt
 80045e2:	4249      	neglt	r1, r1
 80045e4:	232d      	movlt	r3, #45	; 0x2d
 80045e6:	232b      	movge	r3, #43	; 0x2b
 80045e8:	2909      	cmp	r1, #9
 80045ea:	f804 2b02 	strb.w	r2, [r4], #2
 80045ee:	7043      	strb	r3, [r0, #1]
 80045f0:	dd20      	ble.n	8004634 <__exponent+0x5a>
 80045f2:	f10d 0307 	add.w	r3, sp, #7
 80045f6:	461f      	mov	r7, r3
 80045f8:	260a      	movs	r6, #10
 80045fa:	fb91 f5f6 	sdiv	r5, r1, r6
 80045fe:	fb06 1115 	mls	r1, r6, r5, r1
 8004602:	3130      	adds	r1, #48	; 0x30
 8004604:	2d09      	cmp	r5, #9
 8004606:	f803 1c01 	strb.w	r1, [r3, #-1]
 800460a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800460e:	4629      	mov	r1, r5
 8004610:	dc09      	bgt.n	8004626 <__exponent+0x4c>
 8004612:	3130      	adds	r1, #48	; 0x30
 8004614:	3b02      	subs	r3, #2
 8004616:	f802 1c01 	strb.w	r1, [r2, #-1]
 800461a:	42bb      	cmp	r3, r7
 800461c:	4622      	mov	r2, r4
 800461e:	d304      	bcc.n	800462a <__exponent+0x50>
 8004620:	1a10      	subs	r0, r2, r0
 8004622:	b003      	add	sp, #12
 8004624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004626:	4613      	mov	r3, r2
 8004628:	e7e7      	b.n	80045fa <__exponent+0x20>
 800462a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800462e:	f804 2b01 	strb.w	r2, [r4], #1
 8004632:	e7f2      	b.n	800461a <__exponent+0x40>
 8004634:	2330      	movs	r3, #48	; 0x30
 8004636:	4419      	add	r1, r3
 8004638:	7083      	strb	r3, [r0, #2]
 800463a:	1d02      	adds	r2, r0, #4
 800463c:	70c1      	strb	r1, [r0, #3]
 800463e:	e7ef      	b.n	8004620 <__exponent+0x46>

08004640 <_printf_float>:
 8004640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004644:	b08d      	sub	sp, #52	; 0x34
 8004646:	460c      	mov	r4, r1
 8004648:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800464c:	4616      	mov	r6, r2
 800464e:	461f      	mov	r7, r3
 8004650:	4605      	mov	r5, r0
 8004652:	f001 f8f1 	bl	8005838 <_localeconv_r>
 8004656:	6803      	ldr	r3, [r0, #0]
 8004658:	9304      	str	r3, [sp, #16]
 800465a:	4618      	mov	r0, r3
 800465c:	f7fb fdbc 	bl	80001d8 <strlen>
 8004660:	2300      	movs	r3, #0
 8004662:	930a      	str	r3, [sp, #40]	; 0x28
 8004664:	f8d8 3000 	ldr.w	r3, [r8]
 8004668:	9005      	str	r0, [sp, #20]
 800466a:	3307      	adds	r3, #7
 800466c:	f023 0307 	bic.w	r3, r3, #7
 8004670:	f103 0208 	add.w	r2, r3, #8
 8004674:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004678:	f8d4 b000 	ldr.w	fp, [r4]
 800467c:	f8c8 2000 	str.w	r2, [r8]
 8004680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004684:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004688:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800468c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004690:	9307      	str	r3, [sp, #28]
 8004692:	f8cd 8018 	str.w	r8, [sp, #24]
 8004696:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800469a:	4ba7      	ldr	r3, [pc, #668]	; (8004938 <_printf_float+0x2f8>)
 800469c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80046a0:	f7fc f9f8 	bl	8000a94 <__aeabi_dcmpun>
 80046a4:	bb70      	cbnz	r0, 8004704 <_printf_float+0xc4>
 80046a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046aa:	4ba3      	ldr	r3, [pc, #652]	; (8004938 <_printf_float+0x2f8>)
 80046ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80046b0:	f7fc f9d2 	bl	8000a58 <__aeabi_dcmple>
 80046b4:	bb30      	cbnz	r0, 8004704 <_printf_float+0xc4>
 80046b6:	2200      	movs	r2, #0
 80046b8:	2300      	movs	r3, #0
 80046ba:	4640      	mov	r0, r8
 80046bc:	4649      	mov	r1, r9
 80046be:	f7fc f9c1 	bl	8000a44 <__aeabi_dcmplt>
 80046c2:	b110      	cbz	r0, 80046ca <_printf_float+0x8a>
 80046c4:	232d      	movs	r3, #45	; 0x2d
 80046c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046ca:	4a9c      	ldr	r2, [pc, #624]	; (800493c <_printf_float+0x2fc>)
 80046cc:	4b9c      	ldr	r3, [pc, #624]	; (8004940 <_printf_float+0x300>)
 80046ce:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80046d2:	bf8c      	ite	hi
 80046d4:	4690      	movhi	r8, r2
 80046d6:	4698      	movls	r8, r3
 80046d8:	2303      	movs	r3, #3
 80046da:	f02b 0204 	bic.w	r2, fp, #4
 80046de:	6123      	str	r3, [r4, #16]
 80046e0:	6022      	str	r2, [r4, #0]
 80046e2:	f04f 0900 	mov.w	r9, #0
 80046e6:	9700      	str	r7, [sp, #0]
 80046e8:	4633      	mov	r3, r6
 80046ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80046ec:	4621      	mov	r1, r4
 80046ee:	4628      	mov	r0, r5
 80046f0:	f000 f9e6 	bl	8004ac0 <_printf_common>
 80046f4:	3001      	adds	r0, #1
 80046f6:	f040 808d 	bne.w	8004814 <_printf_float+0x1d4>
 80046fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046fe:	b00d      	add	sp, #52	; 0x34
 8004700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004704:	4642      	mov	r2, r8
 8004706:	464b      	mov	r3, r9
 8004708:	4640      	mov	r0, r8
 800470a:	4649      	mov	r1, r9
 800470c:	f7fc f9c2 	bl	8000a94 <__aeabi_dcmpun>
 8004710:	b110      	cbz	r0, 8004718 <_printf_float+0xd8>
 8004712:	4a8c      	ldr	r2, [pc, #560]	; (8004944 <_printf_float+0x304>)
 8004714:	4b8c      	ldr	r3, [pc, #560]	; (8004948 <_printf_float+0x308>)
 8004716:	e7da      	b.n	80046ce <_printf_float+0x8e>
 8004718:	6861      	ldr	r1, [r4, #4]
 800471a:	1c4b      	adds	r3, r1, #1
 800471c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004720:	a80a      	add	r0, sp, #40	; 0x28
 8004722:	d13e      	bne.n	80047a2 <_printf_float+0x162>
 8004724:	2306      	movs	r3, #6
 8004726:	6063      	str	r3, [r4, #4]
 8004728:	2300      	movs	r3, #0
 800472a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800472e:	ab09      	add	r3, sp, #36	; 0x24
 8004730:	9300      	str	r3, [sp, #0]
 8004732:	ec49 8b10 	vmov	d0, r8, r9
 8004736:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800473a:	6022      	str	r2, [r4, #0]
 800473c:	f8cd a004 	str.w	sl, [sp, #4]
 8004740:	6861      	ldr	r1, [r4, #4]
 8004742:	4628      	mov	r0, r5
 8004744:	f7ff fee8 	bl	8004518 <__cvt>
 8004748:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800474c:	2b47      	cmp	r3, #71	; 0x47
 800474e:	4680      	mov	r8, r0
 8004750:	d109      	bne.n	8004766 <_printf_float+0x126>
 8004752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004754:	1cd8      	adds	r0, r3, #3
 8004756:	db02      	blt.n	800475e <_printf_float+0x11e>
 8004758:	6862      	ldr	r2, [r4, #4]
 800475a:	4293      	cmp	r3, r2
 800475c:	dd47      	ble.n	80047ee <_printf_float+0x1ae>
 800475e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004762:	fa5f fa8a 	uxtb.w	sl, sl
 8004766:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800476a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800476c:	d824      	bhi.n	80047b8 <_printf_float+0x178>
 800476e:	3901      	subs	r1, #1
 8004770:	4652      	mov	r2, sl
 8004772:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004776:	9109      	str	r1, [sp, #36]	; 0x24
 8004778:	f7ff ff2f 	bl	80045da <__exponent>
 800477c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800477e:	1813      	adds	r3, r2, r0
 8004780:	2a01      	cmp	r2, #1
 8004782:	4681      	mov	r9, r0
 8004784:	6123      	str	r3, [r4, #16]
 8004786:	dc02      	bgt.n	800478e <_printf_float+0x14e>
 8004788:	6822      	ldr	r2, [r4, #0]
 800478a:	07d1      	lsls	r1, r2, #31
 800478c:	d501      	bpl.n	8004792 <_printf_float+0x152>
 800478e:	3301      	adds	r3, #1
 8004790:	6123      	str	r3, [r4, #16]
 8004792:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0a5      	beq.n	80046e6 <_printf_float+0xa6>
 800479a:	232d      	movs	r3, #45	; 0x2d
 800479c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047a0:	e7a1      	b.n	80046e6 <_printf_float+0xa6>
 80047a2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80047a6:	f000 8177 	beq.w	8004a98 <_printf_float+0x458>
 80047aa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80047ae:	d1bb      	bne.n	8004728 <_printf_float+0xe8>
 80047b0:	2900      	cmp	r1, #0
 80047b2:	d1b9      	bne.n	8004728 <_printf_float+0xe8>
 80047b4:	2301      	movs	r3, #1
 80047b6:	e7b6      	b.n	8004726 <_printf_float+0xe6>
 80047b8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80047bc:	d119      	bne.n	80047f2 <_printf_float+0x1b2>
 80047be:	2900      	cmp	r1, #0
 80047c0:	6863      	ldr	r3, [r4, #4]
 80047c2:	dd0c      	ble.n	80047de <_printf_float+0x19e>
 80047c4:	6121      	str	r1, [r4, #16]
 80047c6:	b913      	cbnz	r3, 80047ce <_printf_float+0x18e>
 80047c8:	6822      	ldr	r2, [r4, #0]
 80047ca:	07d2      	lsls	r2, r2, #31
 80047cc:	d502      	bpl.n	80047d4 <_printf_float+0x194>
 80047ce:	3301      	adds	r3, #1
 80047d0:	440b      	add	r3, r1
 80047d2:	6123      	str	r3, [r4, #16]
 80047d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047d6:	65a3      	str	r3, [r4, #88]	; 0x58
 80047d8:	f04f 0900 	mov.w	r9, #0
 80047dc:	e7d9      	b.n	8004792 <_printf_float+0x152>
 80047de:	b913      	cbnz	r3, 80047e6 <_printf_float+0x1a6>
 80047e0:	6822      	ldr	r2, [r4, #0]
 80047e2:	07d0      	lsls	r0, r2, #31
 80047e4:	d501      	bpl.n	80047ea <_printf_float+0x1aa>
 80047e6:	3302      	adds	r3, #2
 80047e8:	e7f3      	b.n	80047d2 <_printf_float+0x192>
 80047ea:	2301      	movs	r3, #1
 80047ec:	e7f1      	b.n	80047d2 <_printf_float+0x192>
 80047ee:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80047f2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80047f6:	4293      	cmp	r3, r2
 80047f8:	db05      	blt.n	8004806 <_printf_float+0x1c6>
 80047fa:	6822      	ldr	r2, [r4, #0]
 80047fc:	6123      	str	r3, [r4, #16]
 80047fe:	07d1      	lsls	r1, r2, #31
 8004800:	d5e8      	bpl.n	80047d4 <_printf_float+0x194>
 8004802:	3301      	adds	r3, #1
 8004804:	e7e5      	b.n	80047d2 <_printf_float+0x192>
 8004806:	2b00      	cmp	r3, #0
 8004808:	bfd4      	ite	le
 800480a:	f1c3 0302 	rsble	r3, r3, #2
 800480e:	2301      	movgt	r3, #1
 8004810:	4413      	add	r3, r2
 8004812:	e7de      	b.n	80047d2 <_printf_float+0x192>
 8004814:	6823      	ldr	r3, [r4, #0]
 8004816:	055a      	lsls	r2, r3, #21
 8004818:	d407      	bmi.n	800482a <_printf_float+0x1ea>
 800481a:	6923      	ldr	r3, [r4, #16]
 800481c:	4642      	mov	r2, r8
 800481e:	4631      	mov	r1, r6
 8004820:	4628      	mov	r0, r5
 8004822:	47b8      	blx	r7
 8004824:	3001      	adds	r0, #1
 8004826:	d12b      	bne.n	8004880 <_printf_float+0x240>
 8004828:	e767      	b.n	80046fa <_printf_float+0xba>
 800482a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800482e:	f240 80dc 	bls.w	80049ea <_printf_float+0x3aa>
 8004832:	2200      	movs	r2, #0
 8004834:	2300      	movs	r3, #0
 8004836:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800483a:	f7fc f8f9 	bl	8000a30 <__aeabi_dcmpeq>
 800483e:	2800      	cmp	r0, #0
 8004840:	d033      	beq.n	80048aa <_printf_float+0x26a>
 8004842:	2301      	movs	r3, #1
 8004844:	4a41      	ldr	r2, [pc, #260]	; (800494c <_printf_float+0x30c>)
 8004846:	4631      	mov	r1, r6
 8004848:	4628      	mov	r0, r5
 800484a:	47b8      	blx	r7
 800484c:	3001      	adds	r0, #1
 800484e:	f43f af54 	beq.w	80046fa <_printf_float+0xba>
 8004852:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004856:	429a      	cmp	r2, r3
 8004858:	db02      	blt.n	8004860 <_printf_float+0x220>
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	07d8      	lsls	r0, r3, #31
 800485e:	d50f      	bpl.n	8004880 <_printf_float+0x240>
 8004860:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004864:	4631      	mov	r1, r6
 8004866:	4628      	mov	r0, r5
 8004868:	47b8      	blx	r7
 800486a:	3001      	adds	r0, #1
 800486c:	f43f af45 	beq.w	80046fa <_printf_float+0xba>
 8004870:	f04f 0800 	mov.w	r8, #0
 8004874:	f104 091a 	add.w	r9, r4, #26
 8004878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800487a:	3b01      	subs	r3, #1
 800487c:	4543      	cmp	r3, r8
 800487e:	dc09      	bgt.n	8004894 <_printf_float+0x254>
 8004880:	6823      	ldr	r3, [r4, #0]
 8004882:	079b      	lsls	r3, r3, #30
 8004884:	f100 8103 	bmi.w	8004a8e <_printf_float+0x44e>
 8004888:	68e0      	ldr	r0, [r4, #12]
 800488a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800488c:	4298      	cmp	r0, r3
 800488e:	bfb8      	it	lt
 8004890:	4618      	movlt	r0, r3
 8004892:	e734      	b.n	80046fe <_printf_float+0xbe>
 8004894:	2301      	movs	r3, #1
 8004896:	464a      	mov	r2, r9
 8004898:	4631      	mov	r1, r6
 800489a:	4628      	mov	r0, r5
 800489c:	47b8      	blx	r7
 800489e:	3001      	adds	r0, #1
 80048a0:	f43f af2b 	beq.w	80046fa <_printf_float+0xba>
 80048a4:	f108 0801 	add.w	r8, r8, #1
 80048a8:	e7e6      	b.n	8004878 <_printf_float+0x238>
 80048aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	dc2b      	bgt.n	8004908 <_printf_float+0x2c8>
 80048b0:	2301      	movs	r3, #1
 80048b2:	4a26      	ldr	r2, [pc, #152]	; (800494c <_printf_float+0x30c>)
 80048b4:	4631      	mov	r1, r6
 80048b6:	4628      	mov	r0, r5
 80048b8:	47b8      	blx	r7
 80048ba:	3001      	adds	r0, #1
 80048bc:	f43f af1d 	beq.w	80046fa <_printf_float+0xba>
 80048c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048c2:	b923      	cbnz	r3, 80048ce <_printf_float+0x28e>
 80048c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048c6:	b913      	cbnz	r3, 80048ce <_printf_float+0x28e>
 80048c8:	6823      	ldr	r3, [r4, #0]
 80048ca:	07d9      	lsls	r1, r3, #31
 80048cc:	d5d8      	bpl.n	8004880 <_printf_float+0x240>
 80048ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048d2:	4631      	mov	r1, r6
 80048d4:	4628      	mov	r0, r5
 80048d6:	47b8      	blx	r7
 80048d8:	3001      	adds	r0, #1
 80048da:	f43f af0e 	beq.w	80046fa <_printf_float+0xba>
 80048de:	f04f 0900 	mov.w	r9, #0
 80048e2:	f104 0a1a 	add.w	sl, r4, #26
 80048e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048e8:	425b      	negs	r3, r3
 80048ea:	454b      	cmp	r3, r9
 80048ec:	dc01      	bgt.n	80048f2 <_printf_float+0x2b2>
 80048ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048f0:	e794      	b.n	800481c <_printf_float+0x1dc>
 80048f2:	2301      	movs	r3, #1
 80048f4:	4652      	mov	r2, sl
 80048f6:	4631      	mov	r1, r6
 80048f8:	4628      	mov	r0, r5
 80048fa:	47b8      	blx	r7
 80048fc:	3001      	adds	r0, #1
 80048fe:	f43f aefc 	beq.w	80046fa <_printf_float+0xba>
 8004902:	f109 0901 	add.w	r9, r9, #1
 8004906:	e7ee      	b.n	80048e6 <_printf_float+0x2a6>
 8004908:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800490a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800490c:	429a      	cmp	r2, r3
 800490e:	bfa8      	it	ge
 8004910:	461a      	movge	r2, r3
 8004912:	2a00      	cmp	r2, #0
 8004914:	4691      	mov	r9, r2
 8004916:	dd07      	ble.n	8004928 <_printf_float+0x2e8>
 8004918:	4613      	mov	r3, r2
 800491a:	4631      	mov	r1, r6
 800491c:	4642      	mov	r2, r8
 800491e:	4628      	mov	r0, r5
 8004920:	47b8      	blx	r7
 8004922:	3001      	adds	r0, #1
 8004924:	f43f aee9 	beq.w	80046fa <_printf_float+0xba>
 8004928:	f104 031a 	add.w	r3, r4, #26
 800492c:	f04f 0b00 	mov.w	fp, #0
 8004930:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004934:	9306      	str	r3, [sp, #24]
 8004936:	e015      	b.n	8004964 <_printf_float+0x324>
 8004938:	7fefffff 	.word	0x7fefffff
 800493c:	0800613c 	.word	0x0800613c
 8004940:	08006138 	.word	0x08006138
 8004944:	08006144 	.word	0x08006144
 8004948:	08006140 	.word	0x08006140
 800494c:	08006148 	.word	0x08006148
 8004950:	2301      	movs	r3, #1
 8004952:	9a06      	ldr	r2, [sp, #24]
 8004954:	4631      	mov	r1, r6
 8004956:	4628      	mov	r0, r5
 8004958:	47b8      	blx	r7
 800495a:	3001      	adds	r0, #1
 800495c:	f43f aecd 	beq.w	80046fa <_printf_float+0xba>
 8004960:	f10b 0b01 	add.w	fp, fp, #1
 8004964:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004968:	ebaa 0309 	sub.w	r3, sl, r9
 800496c:	455b      	cmp	r3, fp
 800496e:	dcef      	bgt.n	8004950 <_printf_float+0x310>
 8004970:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004974:	429a      	cmp	r2, r3
 8004976:	44d0      	add	r8, sl
 8004978:	db15      	blt.n	80049a6 <_printf_float+0x366>
 800497a:	6823      	ldr	r3, [r4, #0]
 800497c:	07da      	lsls	r2, r3, #31
 800497e:	d412      	bmi.n	80049a6 <_printf_float+0x366>
 8004980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004982:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004984:	eba3 020a 	sub.w	r2, r3, sl
 8004988:	eba3 0a01 	sub.w	sl, r3, r1
 800498c:	4592      	cmp	sl, r2
 800498e:	bfa8      	it	ge
 8004990:	4692      	movge	sl, r2
 8004992:	f1ba 0f00 	cmp.w	sl, #0
 8004996:	dc0e      	bgt.n	80049b6 <_printf_float+0x376>
 8004998:	f04f 0800 	mov.w	r8, #0
 800499c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80049a0:	f104 091a 	add.w	r9, r4, #26
 80049a4:	e019      	b.n	80049da <_printf_float+0x39a>
 80049a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049aa:	4631      	mov	r1, r6
 80049ac:	4628      	mov	r0, r5
 80049ae:	47b8      	blx	r7
 80049b0:	3001      	adds	r0, #1
 80049b2:	d1e5      	bne.n	8004980 <_printf_float+0x340>
 80049b4:	e6a1      	b.n	80046fa <_printf_float+0xba>
 80049b6:	4653      	mov	r3, sl
 80049b8:	4642      	mov	r2, r8
 80049ba:	4631      	mov	r1, r6
 80049bc:	4628      	mov	r0, r5
 80049be:	47b8      	blx	r7
 80049c0:	3001      	adds	r0, #1
 80049c2:	d1e9      	bne.n	8004998 <_printf_float+0x358>
 80049c4:	e699      	b.n	80046fa <_printf_float+0xba>
 80049c6:	2301      	movs	r3, #1
 80049c8:	464a      	mov	r2, r9
 80049ca:	4631      	mov	r1, r6
 80049cc:	4628      	mov	r0, r5
 80049ce:	47b8      	blx	r7
 80049d0:	3001      	adds	r0, #1
 80049d2:	f43f ae92 	beq.w	80046fa <_printf_float+0xba>
 80049d6:	f108 0801 	add.w	r8, r8, #1
 80049da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049de:	1a9b      	subs	r3, r3, r2
 80049e0:	eba3 030a 	sub.w	r3, r3, sl
 80049e4:	4543      	cmp	r3, r8
 80049e6:	dcee      	bgt.n	80049c6 <_printf_float+0x386>
 80049e8:	e74a      	b.n	8004880 <_printf_float+0x240>
 80049ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049ec:	2a01      	cmp	r2, #1
 80049ee:	dc01      	bgt.n	80049f4 <_printf_float+0x3b4>
 80049f0:	07db      	lsls	r3, r3, #31
 80049f2:	d53a      	bpl.n	8004a6a <_printf_float+0x42a>
 80049f4:	2301      	movs	r3, #1
 80049f6:	4642      	mov	r2, r8
 80049f8:	4631      	mov	r1, r6
 80049fa:	4628      	mov	r0, r5
 80049fc:	47b8      	blx	r7
 80049fe:	3001      	adds	r0, #1
 8004a00:	f43f ae7b 	beq.w	80046fa <_printf_float+0xba>
 8004a04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a08:	4631      	mov	r1, r6
 8004a0a:	4628      	mov	r0, r5
 8004a0c:	47b8      	blx	r7
 8004a0e:	3001      	adds	r0, #1
 8004a10:	f108 0801 	add.w	r8, r8, #1
 8004a14:	f43f ae71 	beq.w	80046fa <_printf_float+0xba>
 8004a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8004a20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a24:	2300      	movs	r3, #0
 8004a26:	f7fc f803 	bl	8000a30 <__aeabi_dcmpeq>
 8004a2a:	b9c8      	cbnz	r0, 8004a60 <_printf_float+0x420>
 8004a2c:	4653      	mov	r3, sl
 8004a2e:	4642      	mov	r2, r8
 8004a30:	4631      	mov	r1, r6
 8004a32:	4628      	mov	r0, r5
 8004a34:	47b8      	blx	r7
 8004a36:	3001      	adds	r0, #1
 8004a38:	d10e      	bne.n	8004a58 <_printf_float+0x418>
 8004a3a:	e65e      	b.n	80046fa <_printf_float+0xba>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	4652      	mov	r2, sl
 8004a40:	4631      	mov	r1, r6
 8004a42:	4628      	mov	r0, r5
 8004a44:	47b8      	blx	r7
 8004a46:	3001      	adds	r0, #1
 8004a48:	f43f ae57 	beq.w	80046fa <_printf_float+0xba>
 8004a4c:	f108 0801 	add.w	r8, r8, #1
 8004a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a52:	3b01      	subs	r3, #1
 8004a54:	4543      	cmp	r3, r8
 8004a56:	dcf1      	bgt.n	8004a3c <_printf_float+0x3fc>
 8004a58:	464b      	mov	r3, r9
 8004a5a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a5e:	e6de      	b.n	800481e <_printf_float+0x1de>
 8004a60:	f04f 0800 	mov.w	r8, #0
 8004a64:	f104 0a1a 	add.w	sl, r4, #26
 8004a68:	e7f2      	b.n	8004a50 <_printf_float+0x410>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e7df      	b.n	8004a2e <_printf_float+0x3ee>
 8004a6e:	2301      	movs	r3, #1
 8004a70:	464a      	mov	r2, r9
 8004a72:	4631      	mov	r1, r6
 8004a74:	4628      	mov	r0, r5
 8004a76:	47b8      	blx	r7
 8004a78:	3001      	adds	r0, #1
 8004a7a:	f43f ae3e 	beq.w	80046fa <_printf_float+0xba>
 8004a7e:	f108 0801 	add.w	r8, r8, #1
 8004a82:	68e3      	ldr	r3, [r4, #12]
 8004a84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004a86:	1a9b      	subs	r3, r3, r2
 8004a88:	4543      	cmp	r3, r8
 8004a8a:	dcf0      	bgt.n	8004a6e <_printf_float+0x42e>
 8004a8c:	e6fc      	b.n	8004888 <_printf_float+0x248>
 8004a8e:	f04f 0800 	mov.w	r8, #0
 8004a92:	f104 0919 	add.w	r9, r4, #25
 8004a96:	e7f4      	b.n	8004a82 <_printf_float+0x442>
 8004a98:	2900      	cmp	r1, #0
 8004a9a:	f43f ae8b 	beq.w	80047b4 <_printf_float+0x174>
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004aa4:	ab09      	add	r3, sp, #36	; 0x24
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	ec49 8b10 	vmov	d0, r8, r9
 8004aac:	6022      	str	r2, [r4, #0]
 8004aae:	f8cd a004 	str.w	sl, [sp, #4]
 8004ab2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	f7ff fd2e 	bl	8004518 <__cvt>
 8004abc:	4680      	mov	r8, r0
 8004abe:	e648      	b.n	8004752 <_printf_float+0x112>

08004ac0 <_printf_common>:
 8004ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ac4:	4691      	mov	r9, r2
 8004ac6:	461f      	mov	r7, r3
 8004ac8:	688a      	ldr	r2, [r1, #8]
 8004aca:	690b      	ldr	r3, [r1, #16]
 8004acc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	bfb8      	it	lt
 8004ad4:	4613      	movlt	r3, r2
 8004ad6:	f8c9 3000 	str.w	r3, [r9]
 8004ada:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ade:	4606      	mov	r6, r0
 8004ae0:	460c      	mov	r4, r1
 8004ae2:	b112      	cbz	r2, 8004aea <_printf_common+0x2a>
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	f8c9 3000 	str.w	r3, [r9]
 8004aea:	6823      	ldr	r3, [r4, #0]
 8004aec:	0699      	lsls	r1, r3, #26
 8004aee:	bf42      	ittt	mi
 8004af0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004af4:	3302      	addmi	r3, #2
 8004af6:	f8c9 3000 	strmi.w	r3, [r9]
 8004afa:	6825      	ldr	r5, [r4, #0]
 8004afc:	f015 0506 	ands.w	r5, r5, #6
 8004b00:	d107      	bne.n	8004b12 <_printf_common+0x52>
 8004b02:	f104 0a19 	add.w	sl, r4, #25
 8004b06:	68e3      	ldr	r3, [r4, #12]
 8004b08:	f8d9 2000 	ldr.w	r2, [r9]
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	42ab      	cmp	r3, r5
 8004b10:	dc28      	bgt.n	8004b64 <_printf_common+0xa4>
 8004b12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004b16:	6822      	ldr	r2, [r4, #0]
 8004b18:	3300      	adds	r3, #0
 8004b1a:	bf18      	it	ne
 8004b1c:	2301      	movne	r3, #1
 8004b1e:	0692      	lsls	r2, r2, #26
 8004b20:	d42d      	bmi.n	8004b7e <_printf_common+0xbe>
 8004b22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b26:	4639      	mov	r1, r7
 8004b28:	4630      	mov	r0, r6
 8004b2a:	47c0      	blx	r8
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	d020      	beq.n	8004b72 <_printf_common+0xb2>
 8004b30:	6823      	ldr	r3, [r4, #0]
 8004b32:	68e5      	ldr	r5, [r4, #12]
 8004b34:	f8d9 2000 	ldr.w	r2, [r9]
 8004b38:	f003 0306 	and.w	r3, r3, #6
 8004b3c:	2b04      	cmp	r3, #4
 8004b3e:	bf08      	it	eq
 8004b40:	1aad      	subeq	r5, r5, r2
 8004b42:	68a3      	ldr	r3, [r4, #8]
 8004b44:	6922      	ldr	r2, [r4, #16]
 8004b46:	bf0c      	ite	eq
 8004b48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b4c:	2500      	movne	r5, #0
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	bfc4      	itt	gt
 8004b52:	1a9b      	subgt	r3, r3, r2
 8004b54:	18ed      	addgt	r5, r5, r3
 8004b56:	f04f 0900 	mov.w	r9, #0
 8004b5a:	341a      	adds	r4, #26
 8004b5c:	454d      	cmp	r5, r9
 8004b5e:	d11a      	bne.n	8004b96 <_printf_common+0xd6>
 8004b60:	2000      	movs	r0, #0
 8004b62:	e008      	b.n	8004b76 <_printf_common+0xb6>
 8004b64:	2301      	movs	r3, #1
 8004b66:	4652      	mov	r2, sl
 8004b68:	4639      	mov	r1, r7
 8004b6a:	4630      	mov	r0, r6
 8004b6c:	47c0      	blx	r8
 8004b6e:	3001      	adds	r0, #1
 8004b70:	d103      	bne.n	8004b7a <_printf_common+0xba>
 8004b72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b7a:	3501      	adds	r5, #1
 8004b7c:	e7c3      	b.n	8004b06 <_printf_common+0x46>
 8004b7e:	18e1      	adds	r1, r4, r3
 8004b80:	1c5a      	adds	r2, r3, #1
 8004b82:	2030      	movs	r0, #48	; 0x30
 8004b84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b88:	4422      	add	r2, r4
 8004b8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b92:	3302      	adds	r3, #2
 8004b94:	e7c5      	b.n	8004b22 <_printf_common+0x62>
 8004b96:	2301      	movs	r3, #1
 8004b98:	4622      	mov	r2, r4
 8004b9a:	4639      	mov	r1, r7
 8004b9c:	4630      	mov	r0, r6
 8004b9e:	47c0      	blx	r8
 8004ba0:	3001      	adds	r0, #1
 8004ba2:	d0e6      	beq.n	8004b72 <_printf_common+0xb2>
 8004ba4:	f109 0901 	add.w	r9, r9, #1
 8004ba8:	e7d8      	b.n	8004b5c <_printf_common+0x9c>

08004baa <quorem>:
 8004baa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bae:	6903      	ldr	r3, [r0, #16]
 8004bb0:	690c      	ldr	r4, [r1, #16]
 8004bb2:	42a3      	cmp	r3, r4
 8004bb4:	4680      	mov	r8, r0
 8004bb6:	f2c0 8082 	blt.w	8004cbe <quorem+0x114>
 8004bba:	3c01      	subs	r4, #1
 8004bbc:	f101 0714 	add.w	r7, r1, #20
 8004bc0:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004bc4:	f100 0614 	add.w	r6, r0, #20
 8004bc8:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004bcc:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004bd0:	eb06 030c 	add.w	r3, r6, ip
 8004bd4:	3501      	adds	r5, #1
 8004bd6:	eb07 090c 	add.w	r9, r7, ip
 8004bda:	9301      	str	r3, [sp, #4]
 8004bdc:	fbb0 f5f5 	udiv	r5, r0, r5
 8004be0:	b395      	cbz	r5, 8004c48 <quorem+0x9e>
 8004be2:	f04f 0a00 	mov.w	sl, #0
 8004be6:	4638      	mov	r0, r7
 8004be8:	46b6      	mov	lr, r6
 8004bea:	46d3      	mov	fp, sl
 8004bec:	f850 2b04 	ldr.w	r2, [r0], #4
 8004bf0:	b293      	uxth	r3, r2
 8004bf2:	fb05 a303 	mla	r3, r5, r3, sl
 8004bf6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	ebab 0303 	sub.w	r3, fp, r3
 8004c00:	0c12      	lsrs	r2, r2, #16
 8004c02:	f8de b000 	ldr.w	fp, [lr]
 8004c06:	fb05 a202 	mla	r2, r5, r2, sl
 8004c0a:	fa13 f38b 	uxtah	r3, r3, fp
 8004c0e:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004c12:	fa1f fb82 	uxth.w	fp, r2
 8004c16:	f8de 2000 	ldr.w	r2, [lr]
 8004c1a:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004c1e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c28:	4581      	cmp	r9, r0
 8004c2a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004c2e:	f84e 3b04 	str.w	r3, [lr], #4
 8004c32:	d2db      	bcs.n	8004bec <quorem+0x42>
 8004c34:	f856 300c 	ldr.w	r3, [r6, ip]
 8004c38:	b933      	cbnz	r3, 8004c48 <quorem+0x9e>
 8004c3a:	9b01      	ldr	r3, [sp, #4]
 8004c3c:	3b04      	subs	r3, #4
 8004c3e:	429e      	cmp	r6, r3
 8004c40:	461a      	mov	r2, r3
 8004c42:	d330      	bcc.n	8004ca6 <quorem+0xfc>
 8004c44:	f8c8 4010 	str.w	r4, [r8, #16]
 8004c48:	4640      	mov	r0, r8
 8004c4a:	f001 f82b 	bl	8005ca4 <__mcmp>
 8004c4e:	2800      	cmp	r0, #0
 8004c50:	db25      	blt.n	8004c9e <quorem+0xf4>
 8004c52:	3501      	adds	r5, #1
 8004c54:	4630      	mov	r0, r6
 8004c56:	f04f 0c00 	mov.w	ip, #0
 8004c5a:	f857 2b04 	ldr.w	r2, [r7], #4
 8004c5e:	f8d0 e000 	ldr.w	lr, [r0]
 8004c62:	b293      	uxth	r3, r2
 8004c64:	ebac 0303 	sub.w	r3, ip, r3
 8004c68:	0c12      	lsrs	r2, r2, #16
 8004c6a:	fa13 f38e 	uxtah	r3, r3, lr
 8004c6e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004c72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c7c:	45b9      	cmp	r9, r7
 8004c7e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004c82:	f840 3b04 	str.w	r3, [r0], #4
 8004c86:	d2e8      	bcs.n	8004c5a <quorem+0xb0>
 8004c88:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004c8c:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004c90:	b92a      	cbnz	r2, 8004c9e <quorem+0xf4>
 8004c92:	3b04      	subs	r3, #4
 8004c94:	429e      	cmp	r6, r3
 8004c96:	461a      	mov	r2, r3
 8004c98:	d30b      	bcc.n	8004cb2 <quorem+0x108>
 8004c9a:	f8c8 4010 	str.w	r4, [r8, #16]
 8004c9e:	4628      	mov	r0, r5
 8004ca0:	b003      	add	sp, #12
 8004ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	3b04      	subs	r3, #4
 8004caa:	2a00      	cmp	r2, #0
 8004cac:	d1ca      	bne.n	8004c44 <quorem+0x9a>
 8004cae:	3c01      	subs	r4, #1
 8004cb0:	e7c5      	b.n	8004c3e <quorem+0x94>
 8004cb2:	6812      	ldr	r2, [r2, #0]
 8004cb4:	3b04      	subs	r3, #4
 8004cb6:	2a00      	cmp	r2, #0
 8004cb8:	d1ef      	bne.n	8004c9a <quorem+0xf0>
 8004cba:	3c01      	subs	r4, #1
 8004cbc:	e7ea      	b.n	8004c94 <quorem+0xea>
 8004cbe:	2000      	movs	r0, #0
 8004cc0:	e7ee      	b.n	8004ca0 <quorem+0xf6>
 8004cc2:	0000      	movs	r0, r0
 8004cc4:	0000      	movs	r0, r0
	...

08004cc8 <_dtoa_r>:
 8004cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ccc:	ec57 6b10 	vmov	r6, r7, d0
 8004cd0:	b097      	sub	sp, #92	; 0x5c
 8004cd2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004cd4:	9106      	str	r1, [sp, #24]
 8004cd6:	4604      	mov	r4, r0
 8004cd8:	920b      	str	r2, [sp, #44]	; 0x2c
 8004cda:	9312      	str	r3, [sp, #72]	; 0x48
 8004cdc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004ce0:	e9cd 6700 	strd	r6, r7, [sp]
 8004ce4:	b93d      	cbnz	r5, 8004cf6 <_dtoa_r+0x2e>
 8004ce6:	2010      	movs	r0, #16
 8004ce8:	f000 fdb4 	bl	8005854 <malloc>
 8004cec:	6260      	str	r0, [r4, #36]	; 0x24
 8004cee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004cf2:	6005      	str	r5, [r0, #0]
 8004cf4:	60c5      	str	r5, [r0, #12]
 8004cf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cf8:	6819      	ldr	r1, [r3, #0]
 8004cfa:	b151      	cbz	r1, 8004d12 <_dtoa_r+0x4a>
 8004cfc:	685a      	ldr	r2, [r3, #4]
 8004cfe:	604a      	str	r2, [r1, #4]
 8004d00:	2301      	movs	r3, #1
 8004d02:	4093      	lsls	r3, r2
 8004d04:	608b      	str	r3, [r1, #8]
 8004d06:	4620      	mov	r0, r4
 8004d08:	f000 fdeb 	bl	80058e2 <_Bfree>
 8004d0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d0e:	2200      	movs	r2, #0
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	1e3b      	subs	r3, r7, #0
 8004d14:	bfbb      	ittet	lt
 8004d16:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004d1a:	9301      	strlt	r3, [sp, #4]
 8004d1c:	2300      	movge	r3, #0
 8004d1e:	2201      	movlt	r2, #1
 8004d20:	bfac      	ite	ge
 8004d22:	f8c8 3000 	strge.w	r3, [r8]
 8004d26:	f8c8 2000 	strlt.w	r2, [r8]
 8004d2a:	4baf      	ldr	r3, [pc, #700]	; (8004fe8 <_dtoa_r+0x320>)
 8004d2c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004d30:	ea33 0308 	bics.w	r3, r3, r8
 8004d34:	d114      	bne.n	8004d60 <_dtoa_r+0x98>
 8004d36:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004d38:	f242 730f 	movw	r3, #9999	; 0x270f
 8004d3c:	6013      	str	r3, [r2, #0]
 8004d3e:	9b00      	ldr	r3, [sp, #0]
 8004d40:	b923      	cbnz	r3, 8004d4c <_dtoa_r+0x84>
 8004d42:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004d46:	2800      	cmp	r0, #0
 8004d48:	f000 8542 	beq.w	80057d0 <_dtoa_r+0xb08>
 8004d4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d4e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004ffc <_dtoa_r+0x334>
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f000 8544 	beq.w	80057e0 <_dtoa_r+0xb18>
 8004d58:	f10b 0303 	add.w	r3, fp, #3
 8004d5c:	f000 bd3e 	b.w	80057dc <_dtoa_r+0xb14>
 8004d60:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004d64:	2200      	movs	r2, #0
 8004d66:	2300      	movs	r3, #0
 8004d68:	4630      	mov	r0, r6
 8004d6a:	4639      	mov	r1, r7
 8004d6c:	f7fb fe60 	bl	8000a30 <__aeabi_dcmpeq>
 8004d70:	4681      	mov	r9, r0
 8004d72:	b168      	cbz	r0, 8004d90 <_dtoa_r+0xc8>
 8004d74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004d76:	2301      	movs	r3, #1
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 8524 	beq.w	80057ca <_dtoa_r+0xb02>
 8004d82:	4b9a      	ldr	r3, [pc, #616]	; (8004fec <_dtoa_r+0x324>)
 8004d84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004d86:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8004d8a:	6013      	str	r3, [r2, #0]
 8004d8c:	f000 bd28 	b.w	80057e0 <_dtoa_r+0xb18>
 8004d90:	aa14      	add	r2, sp, #80	; 0x50
 8004d92:	a915      	add	r1, sp, #84	; 0x54
 8004d94:	ec47 6b10 	vmov	d0, r6, r7
 8004d98:	4620      	mov	r0, r4
 8004d9a:	f000 fffa 	bl	8005d92 <__d2b>
 8004d9e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004da2:	9004      	str	r0, [sp, #16]
 8004da4:	2d00      	cmp	r5, #0
 8004da6:	d07c      	beq.n	8004ea2 <_dtoa_r+0x1da>
 8004da8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004dac:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004db0:	46b2      	mov	sl, r6
 8004db2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8004db6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004dba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	4b8b      	ldr	r3, [pc, #556]	; (8004ff0 <_dtoa_r+0x328>)
 8004dc2:	4650      	mov	r0, sl
 8004dc4:	4659      	mov	r1, fp
 8004dc6:	f7fb fa13 	bl	80001f0 <__aeabi_dsub>
 8004dca:	a381      	add	r3, pc, #516	; (adr r3, 8004fd0 <_dtoa_r+0x308>)
 8004dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd0:	f7fb fbc6 	bl	8000560 <__aeabi_dmul>
 8004dd4:	a380      	add	r3, pc, #512	; (adr r3, 8004fd8 <_dtoa_r+0x310>)
 8004dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dda:	f7fb fa0b 	bl	80001f4 <__adddf3>
 8004dde:	4606      	mov	r6, r0
 8004de0:	4628      	mov	r0, r5
 8004de2:	460f      	mov	r7, r1
 8004de4:	f7fb fb52 	bl	800048c <__aeabi_i2d>
 8004de8:	a37d      	add	r3, pc, #500	; (adr r3, 8004fe0 <_dtoa_r+0x318>)
 8004dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dee:	f7fb fbb7 	bl	8000560 <__aeabi_dmul>
 8004df2:	4602      	mov	r2, r0
 8004df4:	460b      	mov	r3, r1
 8004df6:	4630      	mov	r0, r6
 8004df8:	4639      	mov	r1, r7
 8004dfa:	f7fb f9fb 	bl	80001f4 <__adddf3>
 8004dfe:	4606      	mov	r6, r0
 8004e00:	460f      	mov	r7, r1
 8004e02:	f7fb fe5d 	bl	8000ac0 <__aeabi_d2iz>
 8004e06:	2200      	movs	r2, #0
 8004e08:	4682      	mov	sl, r0
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	4630      	mov	r0, r6
 8004e0e:	4639      	mov	r1, r7
 8004e10:	f7fb fe18 	bl	8000a44 <__aeabi_dcmplt>
 8004e14:	b148      	cbz	r0, 8004e2a <_dtoa_r+0x162>
 8004e16:	4650      	mov	r0, sl
 8004e18:	f7fb fb38 	bl	800048c <__aeabi_i2d>
 8004e1c:	4632      	mov	r2, r6
 8004e1e:	463b      	mov	r3, r7
 8004e20:	f7fb fe06 	bl	8000a30 <__aeabi_dcmpeq>
 8004e24:	b908      	cbnz	r0, 8004e2a <_dtoa_r+0x162>
 8004e26:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004e2a:	f1ba 0f16 	cmp.w	sl, #22
 8004e2e:	d859      	bhi.n	8004ee4 <_dtoa_r+0x21c>
 8004e30:	4970      	ldr	r1, [pc, #448]	; (8004ff4 <_dtoa_r+0x32c>)
 8004e32:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004e36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e3e:	f7fb fe1f 	bl	8000a80 <__aeabi_dcmpgt>
 8004e42:	2800      	cmp	r0, #0
 8004e44:	d050      	beq.n	8004ee8 <_dtoa_r+0x220>
 8004e46:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004e50:	1b5d      	subs	r5, r3, r5
 8004e52:	f1b5 0801 	subs.w	r8, r5, #1
 8004e56:	bf49      	itett	mi
 8004e58:	f1c5 0301 	rsbmi	r3, r5, #1
 8004e5c:	2300      	movpl	r3, #0
 8004e5e:	9305      	strmi	r3, [sp, #20]
 8004e60:	f04f 0800 	movmi.w	r8, #0
 8004e64:	bf58      	it	pl
 8004e66:	9305      	strpl	r3, [sp, #20]
 8004e68:	f1ba 0f00 	cmp.w	sl, #0
 8004e6c:	db3e      	blt.n	8004eec <_dtoa_r+0x224>
 8004e6e:	2300      	movs	r3, #0
 8004e70:	44d0      	add	r8, sl
 8004e72:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004e76:	9307      	str	r3, [sp, #28]
 8004e78:	9b06      	ldr	r3, [sp, #24]
 8004e7a:	2b09      	cmp	r3, #9
 8004e7c:	f200 8090 	bhi.w	8004fa0 <_dtoa_r+0x2d8>
 8004e80:	2b05      	cmp	r3, #5
 8004e82:	bfc4      	itt	gt
 8004e84:	3b04      	subgt	r3, #4
 8004e86:	9306      	strgt	r3, [sp, #24]
 8004e88:	9b06      	ldr	r3, [sp, #24]
 8004e8a:	f1a3 0302 	sub.w	r3, r3, #2
 8004e8e:	bfcc      	ite	gt
 8004e90:	2500      	movgt	r5, #0
 8004e92:	2501      	movle	r5, #1
 8004e94:	2b03      	cmp	r3, #3
 8004e96:	f200 808f 	bhi.w	8004fb8 <_dtoa_r+0x2f0>
 8004e9a:	e8df f003 	tbb	[pc, r3]
 8004e9e:	7f7d      	.short	0x7f7d
 8004ea0:	7131      	.short	0x7131
 8004ea2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8004ea6:	441d      	add	r5, r3
 8004ea8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004eac:	2820      	cmp	r0, #32
 8004eae:	dd13      	ble.n	8004ed8 <_dtoa_r+0x210>
 8004eb0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004eb4:	9b00      	ldr	r3, [sp, #0]
 8004eb6:	fa08 f800 	lsl.w	r8, r8, r0
 8004eba:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004ebe:	fa23 f000 	lsr.w	r0, r3, r0
 8004ec2:	ea48 0000 	orr.w	r0, r8, r0
 8004ec6:	f7fb fad1 	bl	800046c <__aeabi_ui2d>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	4682      	mov	sl, r0
 8004ece:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8004ed2:	3d01      	subs	r5, #1
 8004ed4:	9313      	str	r3, [sp, #76]	; 0x4c
 8004ed6:	e772      	b.n	8004dbe <_dtoa_r+0xf6>
 8004ed8:	9b00      	ldr	r3, [sp, #0]
 8004eda:	f1c0 0020 	rsb	r0, r0, #32
 8004ede:	fa03 f000 	lsl.w	r0, r3, r0
 8004ee2:	e7f0      	b.n	8004ec6 <_dtoa_r+0x1fe>
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e7b1      	b.n	8004e4c <_dtoa_r+0x184>
 8004ee8:	900f      	str	r0, [sp, #60]	; 0x3c
 8004eea:	e7b0      	b.n	8004e4e <_dtoa_r+0x186>
 8004eec:	9b05      	ldr	r3, [sp, #20]
 8004eee:	eba3 030a 	sub.w	r3, r3, sl
 8004ef2:	9305      	str	r3, [sp, #20]
 8004ef4:	f1ca 0300 	rsb	r3, sl, #0
 8004ef8:	9307      	str	r3, [sp, #28]
 8004efa:	2300      	movs	r3, #0
 8004efc:	930e      	str	r3, [sp, #56]	; 0x38
 8004efe:	e7bb      	b.n	8004e78 <_dtoa_r+0x1b0>
 8004f00:	2301      	movs	r3, #1
 8004f02:	930a      	str	r3, [sp, #40]	; 0x28
 8004f04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	dd59      	ble.n	8004fbe <_dtoa_r+0x2f6>
 8004f0a:	9302      	str	r3, [sp, #8]
 8004f0c:	4699      	mov	r9, r3
 8004f0e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004f10:	2200      	movs	r2, #0
 8004f12:	6072      	str	r2, [r6, #4]
 8004f14:	2204      	movs	r2, #4
 8004f16:	f102 0014 	add.w	r0, r2, #20
 8004f1a:	4298      	cmp	r0, r3
 8004f1c:	6871      	ldr	r1, [r6, #4]
 8004f1e:	d953      	bls.n	8004fc8 <_dtoa_r+0x300>
 8004f20:	4620      	mov	r0, r4
 8004f22:	f000 fcaa 	bl	800587a <_Balloc>
 8004f26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f28:	6030      	str	r0, [r6, #0]
 8004f2a:	f1b9 0f0e 	cmp.w	r9, #14
 8004f2e:	f8d3 b000 	ldr.w	fp, [r3]
 8004f32:	f200 80e6 	bhi.w	8005102 <_dtoa_r+0x43a>
 8004f36:	2d00      	cmp	r5, #0
 8004f38:	f000 80e3 	beq.w	8005102 <_dtoa_r+0x43a>
 8004f3c:	ed9d 7b00 	vldr	d7, [sp]
 8004f40:	f1ba 0f00 	cmp.w	sl, #0
 8004f44:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8004f48:	dd74      	ble.n	8005034 <_dtoa_r+0x36c>
 8004f4a:	4a2a      	ldr	r2, [pc, #168]	; (8004ff4 <_dtoa_r+0x32c>)
 8004f4c:	f00a 030f 	and.w	r3, sl, #15
 8004f50:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f54:	ed93 7b00 	vldr	d7, [r3]
 8004f58:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004f5c:	06f0      	lsls	r0, r6, #27
 8004f5e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004f62:	d565      	bpl.n	8005030 <_dtoa_r+0x368>
 8004f64:	4b24      	ldr	r3, [pc, #144]	; (8004ff8 <_dtoa_r+0x330>)
 8004f66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f6a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f6e:	f7fb fc21 	bl	80007b4 <__aeabi_ddiv>
 8004f72:	e9cd 0100 	strd	r0, r1, [sp]
 8004f76:	f006 060f 	and.w	r6, r6, #15
 8004f7a:	2503      	movs	r5, #3
 8004f7c:	4f1e      	ldr	r7, [pc, #120]	; (8004ff8 <_dtoa_r+0x330>)
 8004f7e:	e04c      	b.n	800501a <_dtoa_r+0x352>
 8004f80:	2301      	movs	r3, #1
 8004f82:	930a      	str	r3, [sp, #40]	; 0x28
 8004f84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f86:	4453      	add	r3, sl
 8004f88:	f103 0901 	add.w	r9, r3, #1
 8004f8c:	9302      	str	r3, [sp, #8]
 8004f8e:	464b      	mov	r3, r9
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	bfb8      	it	lt
 8004f94:	2301      	movlt	r3, #1
 8004f96:	e7ba      	b.n	8004f0e <_dtoa_r+0x246>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	e7b2      	b.n	8004f02 <_dtoa_r+0x23a>
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	e7f0      	b.n	8004f82 <_dtoa_r+0x2ba>
 8004fa0:	2501      	movs	r5, #1
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	9306      	str	r3, [sp, #24]
 8004fa6:	950a      	str	r5, [sp, #40]	; 0x28
 8004fa8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004fac:	9302      	str	r3, [sp, #8]
 8004fae:	4699      	mov	r9, r3
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	2312      	movs	r3, #18
 8004fb4:	920b      	str	r2, [sp, #44]	; 0x2c
 8004fb6:	e7aa      	b.n	8004f0e <_dtoa_r+0x246>
 8004fb8:	2301      	movs	r3, #1
 8004fba:	930a      	str	r3, [sp, #40]	; 0x28
 8004fbc:	e7f4      	b.n	8004fa8 <_dtoa_r+0x2e0>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	9302      	str	r3, [sp, #8]
 8004fc2:	4699      	mov	r9, r3
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	e7f5      	b.n	8004fb4 <_dtoa_r+0x2ec>
 8004fc8:	3101      	adds	r1, #1
 8004fca:	6071      	str	r1, [r6, #4]
 8004fcc:	0052      	lsls	r2, r2, #1
 8004fce:	e7a2      	b.n	8004f16 <_dtoa_r+0x24e>
 8004fd0:	636f4361 	.word	0x636f4361
 8004fd4:	3fd287a7 	.word	0x3fd287a7
 8004fd8:	8b60c8b3 	.word	0x8b60c8b3
 8004fdc:	3fc68a28 	.word	0x3fc68a28
 8004fe0:	509f79fb 	.word	0x509f79fb
 8004fe4:	3fd34413 	.word	0x3fd34413
 8004fe8:	7ff00000 	.word	0x7ff00000
 8004fec:	08006149 	.word	0x08006149
 8004ff0:	3ff80000 	.word	0x3ff80000
 8004ff4:	08006180 	.word	0x08006180
 8004ff8:	08006158 	.word	0x08006158
 8004ffc:	08006153 	.word	0x08006153
 8005000:	07f1      	lsls	r1, r6, #31
 8005002:	d508      	bpl.n	8005016 <_dtoa_r+0x34e>
 8005004:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005008:	e9d7 2300 	ldrd	r2, r3, [r7]
 800500c:	f7fb faa8 	bl	8000560 <__aeabi_dmul>
 8005010:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005014:	3501      	adds	r5, #1
 8005016:	1076      	asrs	r6, r6, #1
 8005018:	3708      	adds	r7, #8
 800501a:	2e00      	cmp	r6, #0
 800501c:	d1f0      	bne.n	8005000 <_dtoa_r+0x338>
 800501e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005022:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005026:	f7fb fbc5 	bl	80007b4 <__aeabi_ddiv>
 800502a:	e9cd 0100 	strd	r0, r1, [sp]
 800502e:	e01a      	b.n	8005066 <_dtoa_r+0x39e>
 8005030:	2502      	movs	r5, #2
 8005032:	e7a3      	b.n	8004f7c <_dtoa_r+0x2b4>
 8005034:	f000 80a0 	beq.w	8005178 <_dtoa_r+0x4b0>
 8005038:	f1ca 0600 	rsb	r6, sl, #0
 800503c:	4b9f      	ldr	r3, [pc, #636]	; (80052bc <_dtoa_r+0x5f4>)
 800503e:	4fa0      	ldr	r7, [pc, #640]	; (80052c0 <_dtoa_r+0x5f8>)
 8005040:	f006 020f 	and.w	r2, r6, #15
 8005044:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005050:	f7fb fa86 	bl	8000560 <__aeabi_dmul>
 8005054:	e9cd 0100 	strd	r0, r1, [sp]
 8005058:	1136      	asrs	r6, r6, #4
 800505a:	2300      	movs	r3, #0
 800505c:	2502      	movs	r5, #2
 800505e:	2e00      	cmp	r6, #0
 8005060:	d17f      	bne.n	8005162 <_dtoa_r+0x49a>
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1e1      	bne.n	800502a <_dtoa_r+0x362>
 8005066:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005068:	2b00      	cmp	r3, #0
 800506a:	f000 8087 	beq.w	800517c <_dtoa_r+0x4b4>
 800506e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005072:	2200      	movs	r2, #0
 8005074:	4b93      	ldr	r3, [pc, #588]	; (80052c4 <_dtoa_r+0x5fc>)
 8005076:	4630      	mov	r0, r6
 8005078:	4639      	mov	r1, r7
 800507a:	f7fb fce3 	bl	8000a44 <__aeabi_dcmplt>
 800507e:	2800      	cmp	r0, #0
 8005080:	d07c      	beq.n	800517c <_dtoa_r+0x4b4>
 8005082:	f1b9 0f00 	cmp.w	r9, #0
 8005086:	d079      	beq.n	800517c <_dtoa_r+0x4b4>
 8005088:	9b02      	ldr	r3, [sp, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	dd35      	ble.n	80050fa <_dtoa_r+0x432>
 800508e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005092:	9308      	str	r3, [sp, #32]
 8005094:	4639      	mov	r1, r7
 8005096:	2200      	movs	r2, #0
 8005098:	4b8b      	ldr	r3, [pc, #556]	; (80052c8 <_dtoa_r+0x600>)
 800509a:	4630      	mov	r0, r6
 800509c:	f7fb fa60 	bl	8000560 <__aeabi_dmul>
 80050a0:	e9cd 0100 	strd	r0, r1, [sp]
 80050a4:	9f02      	ldr	r7, [sp, #8]
 80050a6:	3501      	adds	r5, #1
 80050a8:	4628      	mov	r0, r5
 80050aa:	f7fb f9ef 	bl	800048c <__aeabi_i2d>
 80050ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050b2:	f7fb fa55 	bl	8000560 <__aeabi_dmul>
 80050b6:	2200      	movs	r2, #0
 80050b8:	4b84      	ldr	r3, [pc, #528]	; (80052cc <_dtoa_r+0x604>)
 80050ba:	f7fb f89b 	bl	80001f4 <__adddf3>
 80050be:	4605      	mov	r5, r0
 80050c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80050c4:	2f00      	cmp	r7, #0
 80050c6:	d15d      	bne.n	8005184 <_dtoa_r+0x4bc>
 80050c8:	2200      	movs	r2, #0
 80050ca:	4b81      	ldr	r3, [pc, #516]	; (80052d0 <_dtoa_r+0x608>)
 80050cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050d0:	f7fb f88e 	bl	80001f0 <__aeabi_dsub>
 80050d4:	462a      	mov	r2, r5
 80050d6:	4633      	mov	r3, r6
 80050d8:	e9cd 0100 	strd	r0, r1, [sp]
 80050dc:	f7fb fcd0 	bl	8000a80 <__aeabi_dcmpgt>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	f040 8288 	bne.w	80055f6 <_dtoa_r+0x92e>
 80050e6:	462a      	mov	r2, r5
 80050e8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80050ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050f0:	f7fb fca8 	bl	8000a44 <__aeabi_dcmplt>
 80050f4:	2800      	cmp	r0, #0
 80050f6:	f040 827c 	bne.w	80055f2 <_dtoa_r+0x92a>
 80050fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80050fe:	e9cd 2300 	strd	r2, r3, [sp]
 8005102:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005104:	2b00      	cmp	r3, #0
 8005106:	f2c0 8150 	blt.w	80053aa <_dtoa_r+0x6e2>
 800510a:	f1ba 0f0e 	cmp.w	sl, #14
 800510e:	f300 814c 	bgt.w	80053aa <_dtoa_r+0x6e2>
 8005112:	4b6a      	ldr	r3, [pc, #424]	; (80052bc <_dtoa_r+0x5f4>)
 8005114:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005118:	ed93 7b00 	vldr	d7, [r3]
 800511c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800511e:	2b00      	cmp	r3, #0
 8005120:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005124:	f280 80d8 	bge.w	80052d8 <_dtoa_r+0x610>
 8005128:	f1b9 0f00 	cmp.w	r9, #0
 800512c:	f300 80d4 	bgt.w	80052d8 <_dtoa_r+0x610>
 8005130:	f040 825e 	bne.w	80055f0 <_dtoa_r+0x928>
 8005134:	2200      	movs	r2, #0
 8005136:	4b66      	ldr	r3, [pc, #408]	; (80052d0 <_dtoa_r+0x608>)
 8005138:	ec51 0b17 	vmov	r0, r1, d7
 800513c:	f7fb fa10 	bl	8000560 <__aeabi_dmul>
 8005140:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005144:	f7fb fc92 	bl	8000a6c <__aeabi_dcmpge>
 8005148:	464f      	mov	r7, r9
 800514a:	464e      	mov	r6, r9
 800514c:	2800      	cmp	r0, #0
 800514e:	f040 8234 	bne.w	80055ba <_dtoa_r+0x8f2>
 8005152:	2331      	movs	r3, #49	; 0x31
 8005154:	f10b 0501 	add.w	r5, fp, #1
 8005158:	f88b 3000 	strb.w	r3, [fp]
 800515c:	f10a 0a01 	add.w	sl, sl, #1
 8005160:	e22f      	b.n	80055c2 <_dtoa_r+0x8fa>
 8005162:	07f2      	lsls	r2, r6, #31
 8005164:	d505      	bpl.n	8005172 <_dtoa_r+0x4aa>
 8005166:	e9d7 2300 	ldrd	r2, r3, [r7]
 800516a:	f7fb f9f9 	bl	8000560 <__aeabi_dmul>
 800516e:	3501      	adds	r5, #1
 8005170:	2301      	movs	r3, #1
 8005172:	1076      	asrs	r6, r6, #1
 8005174:	3708      	adds	r7, #8
 8005176:	e772      	b.n	800505e <_dtoa_r+0x396>
 8005178:	2502      	movs	r5, #2
 800517a:	e774      	b.n	8005066 <_dtoa_r+0x39e>
 800517c:	f8cd a020 	str.w	sl, [sp, #32]
 8005180:	464f      	mov	r7, r9
 8005182:	e791      	b.n	80050a8 <_dtoa_r+0x3e0>
 8005184:	4b4d      	ldr	r3, [pc, #308]	; (80052bc <_dtoa_r+0x5f4>)
 8005186:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800518a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800518e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005190:	2b00      	cmp	r3, #0
 8005192:	d047      	beq.n	8005224 <_dtoa_r+0x55c>
 8005194:	4602      	mov	r2, r0
 8005196:	460b      	mov	r3, r1
 8005198:	2000      	movs	r0, #0
 800519a:	494e      	ldr	r1, [pc, #312]	; (80052d4 <_dtoa_r+0x60c>)
 800519c:	f7fb fb0a 	bl	80007b4 <__aeabi_ddiv>
 80051a0:	462a      	mov	r2, r5
 80051a2:	4633      	mov	r3, r6
 80051a4:	f7fb f824 	bl	80001f0 <__aeabi_dsub>
 80051a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80051ac:	465d      	mov	r5, fp
 80051ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051b2:	f7fb fc85 	bl	8000ac0 <__aeabi_d2iz>
 80051b6:	4606      	mov	r6, r0
 80051b8:	f7fb f968 	bl	800048c <__aeabi_i2d>
 80051bc:	4602      	mov	r2, r0
 80051be:	460b      	mov	r3, r1
 80051c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051c4:	f7fb f814 	bl	80001f0 <__aeabi_dsub>
 80051c8:	3630      	adds	r6, #48	; 0x30
 80051ca:	f805 6b01 	strb.w	r6, [r5], #1
 80051ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80051d2:	e9cd 0100 	strd	r0, r1, [sp]
 80051d6:	f7fb fc35 	bl	8000a44 <__aeabi_dcmplt>
 80051da:	2800      	cmp	r0, #0
 80051dc:	d163      	bne.n	80052a6 <_dtoa_r+0x5de>
 80051de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051e2:	2000      	movs	r0, #0
 80051e4:	4937      	ldr	r1, [pc, #220]	; (80052c4 <_dtoa_r+0x5fc>)
 80051e6:	f7fb f803 	bl	80001f0 <__aeabi_dsub>
 80051ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80051ee:	f7fb fc29 	bl	8000a44 <__aeabi_dcmplt>
 80051f2:	2800      	cmp	r0, #0
 80051f4:	f040 80b7 	bne.w	8005366 <_dtoa_r+0x69e>
 80051f8:	eba5 030b 	sub.w	r3, r5, fp
 80051fc:	429f      	cmp	r7, r3
 80051fe:	f77f af7c 	ble.w	80050fa <_dtoa_r+0x432>
 8005202:	2200      	movs	r2, #0
 8005204:	4b30      	ldr	r3, [pc, #192]	; (80052c8 <_dtoa_r+0x600>)
 8005206:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800520a:	f7fb f9a9 	bl	8000560 <__aeabi_dmul>
 800520e:	2200      	movs	r2, #0
 8005210:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005214:	4b2c      	ldr	r3, [pc, #176]	; (80052c8 <_dtoa_r+0x600>)
 8005216:	e9dd 0100 	ldrd	r0, r1, [sp]
 800521a:	f7fb f9a1 	bl	8000560 <__aeabi_dmul>
 800521e:	e9cd 0100 	strd	r0, r1, [sp]
 8005222:	e7c4      	b.n	80051ae <_dtoa_r+0x4e6>
 8005224:	462a      	mov	r2, r5
 8005226:	4633      	mov	r3, r6
 8005228:	f7fb f99a 	bl	8000560 <__aeabi_dmul>
 800522c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005230:	eb0b 0507 	add.w	r5, fp, r7
 8005234:	465e      	mov	r6, fp
 8005236:	e9dd 0100 	ldrd	r0, r1, [sp]
 800523a:	f7fb fc41 	bl	8000ac0 <__aeabi_d2iz>
 800523e:	4607      	mov	r7, r0
 8005240:	f7fb f924 	bl	800048c <__aeabi_i2d>
 8005244:	3730      	adds	r7, #48	; 0x30
 8005246:	4602      	mov	r2, r0
 8005248:	460b      	mov	r3, r1
 800524a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800524e:	f7fa ffcf 	bl	80001f0 <__aeabi_dsub>
 8005252:	f806 7b01 	strb.w	r7, [r6], #1
 8005256:	42ae      	cmp	r6, r5
 8005258:	e9cd 0100 	strd	r0, r1, [sp]
 800525c:	f04f 0200 	mov.w	r2, #0
 8005260:	d126      	bne.n	80052b0 <_dtoa_r+0x5e8>
 8005262:	4b1c      	ldr	r3, [pc, #112]	; (80052d4 <_dtoa_r+0x60c>)
 8005264:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005268:	f7fa ffc4 	bl	80001f4 <__adddf3>
 800526c:	4602      	mov	r2, r0
 800526e:	460b      	mov	r3, r1
 8005270:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005274:	f7fb fc04 	bl	8000a80 <__aeabi_dcmpgt>
 8005278:	2800      	cmp	r0, #0
 800527a:	d174      	bne.n	8005366 <_dtoa_r+0x69e>
 800527c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005280:	2000      	movs	r0, #0
 8005282:	4914      	ldr	r1, [pc, #80]	; (80052d4 <_dtoa_r+0x60c>)
 8005284:	f7fa ffb4 	bl	80001f0 <__aeabi_dsub>
 8005288:	4602      	mov	r2, r0
 800528a:	460b      	mov	r3, r1
 800528c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005290:	f7fb fbd8 	bl	8000a44 <__aeabi_dcmplt>
 8005294:	2800      	cmp	r0, #0
 8005296:	f43f af30 	beq.w	80050fa <_dtoa_r+0x432>
 800529a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800529e:	2b30      	cmp	r3, #48	; 0x30
 80052a0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80052a4:	d002      	beq.n	80052ac <_dtoa_r+0x5e4>
 80052a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80052aa:	e04a      	b.n	8005342 <_dtoa_r+0x67a>
 80052ac:	4615      	mov	r5, r2
 80052ae:	e7f4      	b.n	800529a <_dtoa_r+0x5d2>
 80052b0:	4b05      	ldr	r3, [pc, #20]	; (80052c8 <_dtoa_r+0x600>)
 80052b2:	f7fb f955 	bl	8000560 <__aeabi_dmul>
 80052b6:	e9cd 0100 	strd	r0, r1, [sp]
 80052ba:	e7bc      	b.n	8005236 <_dtoa_r+0x56e>
 80052bc:	08006180 	.word	0x08006180
 80052c0:	08006158 	.word	0x08006158
 80052c4:	3ff00000 	.word	0x3ff00000
 80052c8:	40240000 	.word	0x40240000
 80052cc:	401c0000 	.word	0x401c0000
 80052d0:	40140000 	.word	0x40140000
 80052d4:	3fe00000 	.word	0x3fe00000
 80052d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80052dc:	465d      	mov	r5, fp
 80052de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052e2:	4630      	mov	r0, r6
 80052e4:	4639      	mov	r1, r7
 80052e6:	f7fb fa65 	bl	80007b4 <__aeabi_ddiv>
 80052ea:	f7fb fbe9 	bl	8000ac0 <__aeabi_d2iz>
 80052ee:	4680      	mov	r8, r0
 80052f0:	f7fb f8cc 	bl	800048c <__aeabi_i2d>
 80052f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052f8:	f7fb f932 	bl	8000560 <__aeabi_dmul>
 80052fc:	4602      	mov	r2, r0
 80052fe:	460b      	mov	r3, r1
 8005300:	4630      	mov	r0, r6
 8005302:	4639      	mov	r1, r7
 8005304:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005308:	f7fa ff72 	bl	80001f0 <__aeabi_dsub>
 800530c:	f805 6b01 	strb.w	r6, [r5], #1
 8005310:	eba5 060b 	sub.w	r6, r5, fp
 8005314:	45b1      	cmp	r9, r6
 8005316:	4602      	mov	r2, r0
 8005318:	460b      	mov	r3, r1
 800531a:	d139      	bne.n	8005390 <_dtoa_r+0x6c8>
 800531c:	f7fa ff6a 	bl	80001f4 <__adddf3>
 8005320:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005324:	4606      	mov	r6, r0
 8005326:	460f      	mov	r7, r1
 8005328:	f7fb fbaa 	bl	8000a80 <__aeabi_dcmpgt>
 800532c:	b9c8      	cbnz	r0, 8005362 <_dtoa_r+0x69a>
 800532e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005332:	4630      	mov	r0, r6
 8005334:	4639      	mov	r1, r7
 8005336:	f7fb fb7b 	bl	8000a30 <__aeabi_dcmpeq>
 800533a:	b110      	cbz	r0, 8005342 <_dtoa_r+0x67a>
 800533c:	f018 0f01 	tst.w	r8, #1
 8005340:	d10f      	bne.n	8005362 <_dtoa_r+0x69a>
 8005342:	9904      	ldr	r1, [sp, #16]
 8005344:	4620      	mov	r0, r4
 8005346:	f000 facc 	bl	80058e2 <_Bfree>
 800534a:	2300      	movs	r3, #0
 800534c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800534e:	702b      	strb	r3, [r5, #0]
 8005350:	f10a 0301 	add.w	r3, sl, #1
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 8241 	beq.w	80057e0 <_dtoa_r+0xb18>
 800535e:	601d      	str	r5, [r3, #0]
 8005360:	e23e      	b.n	80057e0 <_dtoa_r+0xb18>
 8005362:	f8cd a020 	str.w	sl, [sp, #32]
 8005366:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800536a:	2a39      	cmp	r2, #57	; 0x39
 800536c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8005370:	d108      	bne.n	8005384 <_dtoa_r+0x6bc>
 8005372:	459b      	cmp	fp, r3
 8005374:	d10a      	bne.n	800538c <_dtoa_r+0x6c4>
 8005376:	9b08      	ldr	r3, [sp, #32]
 8005378:	3301      	adds	r3, #1
 800537a:	9308      	str	r3, [sp, #32]
 800537c:	2330      	movs	r3, #48	; 0x30
 800537e:	f88b 3000 	strb.w	r3, [fp]
 8005382:	465b      	mov	r3, fp
 8005384:	781a      	ldrb	r2, [r3, #0]
 8005386:	3201      	adds	r2, #1
 8005388:	701a      	strb	r2, [r3, #0]
 800538a:	e78c      	b.n	80052a6 <_dtoa_r+0x5de>
 800538c:	461d      	mov	r5, r3
 800538e:	e7ea      	b.n	8005366 <_dtoa_r+0x69e>
 8005390:	2200      	movs	r2, #0
 8005392:	4b9b      	ldr	r3, [pc, #620]	; (8005600 <_dtoa_r+0x938>)
 8005394:	f7fb f8e4 	bl	8000560 <__aeabi_dmul>
 8005398:	2200      	movs	r2, #0
 800539a:	2300      	movs	r3, #0
 800539c:	4606      	mov	r6, r0
 800539e:	460f      	mov	r7, r1
 80053a0:	f7fb fb46 	bl	8000a30 <__aeabi_dcmpeq>
 80053a4:	2800      	cmp	r0, #0
 80053a6:	d09a      	beq.n	80052de <_dtoa_r+0x616>
 80053a8:	e7cb      	b.n	8005342 <_dtoa_r+0x67a>
 80053aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053ac:	2a00      	cmp	r2, #0
 80053ae:	f000 808b 	beq.w	80054c8 <_dtoa_r+0x800>
 80053b2:	9a06      	ldr	r2, [sp, #24]
 80053b4:	2a01      	cmp	r2, #1
 80053b6:	dc6e      	bgt.n	8005496 <_dtoa_r+0x7ce>
 80053b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80053ba:	2a00      	cmp	r2, #0
 80053bc:	d067      	beq.n	800548e <_dtoa_r+0x7c6>
 80053be:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80053c2:	9f07      	ldr	r7, [sp, #28]
 80053c4:	9d05      	ldr	r5, [sp, #20]
 80053c6:	9a05      	ldr	r2, [sp, #20]
 80053c8:	2101      	movs	r1, #1
 80053ca:	441a      	add	r2, r3
 80053cc:	4620      	mov	r0, r4
 80053ce:	9205      	str	r2, [sp, #20]
 80053d0:	4498      	add	r8, r3
 80053d2:	f000 fb26 	bl	8005a22 <__i2b>
 80053d6:	4606      	mov	r6, r0
 80053d8:	2d00      	cmp	r5, #0
 80053da:	dd0c      	ble.n	80053f6 <_dtoa_r+0x72e>
 80053dc:	f1b8 0f00 	cmp.w	r8, #0
 80053e0:	dd09      	ble.n	80053f6 <_dtoa_r+0x72e>
 80053e2:	4545      	cmp	r5, r8
 80053e4:	9a05      	ldr	r2, [sp, #20]
 80053e6:	462b      	mov	r3, r5
 80053e8:	bfa8      	it	ge
 80053ea:	4643      	movge	r3, r8
 80053ec:	1ad2      	subs	r2, r2, r3
 80053ee:	9205      	str	r2, [sp, #20]
 80053f0:	1aed      	subs	r5, r5, r3
 80053f2:	eba8 0803 	sub.w	r8, r8, r3
 80053f6:	9b07      	ldr	r3, [sp, #28]
 80053f8:	b1eb      	cbz	r3, 8005436 <_dtoa_r+0x76e>
 80053fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d067      	beq.n	80054d0 <_dtoa_r+0x808>
 8005400:	b18f      	cbz	r7, 8005426 <_dtoa_r+0x75e>
 8005402:	4631      	mov	r1, r6
 8005404:	463a      	mov	r2, r7
 8005406:	4620      	mov	r0, r4
 8005408:	f000 fbaa 	bl	8005b60 <__pow5mult>
 800540c:	9a04      	ldr	r2, [sp, #16]
 800540e:	4601      	mov	r1, r0
 8005410:	4606      	mov	r6, r0
 8005412:	4620      	mov	r0, r4
 8005414:	f000 fb0e 	bl	8005a34 <__multiply>
 8005418:	9904      	ldr	r1, [sp, #16]
 800541a:	9008      	str	r0, [sp, #32]
 800541c:	4620      	mov	r0, r4
 800541e:	f000 fa60 	bl	80058e2 <_Bfree>
 8005422:	9b08      	ldr	r3, [sp, #32]
 8005424:	9304      	str	r3, [sp, #16]
 8005426:	9b07      	ldr	r3, [sp, #28]
 8005428:	1bda      	subs	r2, r3, r7
 800542a:	d004      	beq.n	8005436 <_dtoa_r+0x76e>
 800542c:	9904      	ldr	r1, [sp, #16]
 800542e:	4620      	mov	r0, r4
 8005430:	f000 fb96 	bl	8005b60 <__pow5mult>
 8005434:	9004      	str	r0, [sp, #16]
 8005436:	2101      	movs	r1, #1
 8005438:	4620      	mov	r0, r4
 800543a:	f000 faf2 	bl	8005a22 <__i2b>
 800543e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005440:	4607      	mov	r7, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	f000 81d0 	beq.w	80057e8 <_dtoa_r+0xb20>
 8005448:	461a      	mov	r2, r3
 800544a:	4601      	mov	r1, r0
 800544c:	4620      	mov	r0, r4
 800544e:	f000 fb87 	bl	8005b60 <__pow5mult>
 8005452:	9b06      	ldr	r3, [sp, #24]
 8005454:	2b01      	cmp	r3, #1
 8005456:	4607      	mov	r7, r0
 8005458:	dc40      	bgt.n	80054dc <_dtoa_r+0x814>
 800545a:	9b00      	ldr	r3, [sp, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d139      	bne.n	80054d4 <_dtoa_r+0x80c>
 8005460:	9b01      	ldr	r3, [sp, #4]
 8005462:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005466:	2b00      	cmp	r3, #0
 8005468:	d136      	bne.n	80054d8 <_dtoa_r+0x810>
 800546a:	9b01      	ldr	r3, [sp, #4]
 800546c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005470:	0d1b      	lsrs	r3, r3, #20
 8005472:	051b      	lsls	r3, r3, #20
 8005474:	b12b      	cbz	r3, 8005482 <_dtoa_r+0x7ba>
 8005476:	9b05      	ldr	r3, [sp, #20]
 8005478:	3301      	adds	r3, #1
 800547a:	9305      	str	r3, [sp, #20]
 800547c:	f108 0801 	add.w	r8, r8, #1
 8005480:	2301      	movs	r3, #1
 8005482:	9307      	str	r3, [sp, #28]
 8005484:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005486:	2b00      	cmp	r3, #0
 8005488:	d12a      	bne.n	80054e0 <_dtoa_r+0x818>
 800548a:	2001      	movs	r0, #1
 800548c:	e030      	b.n	80054f0 <_dtoa_r+0x828>
 800548e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005490:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005494:	e795      	b.n	80053c2 <_dtoa_r+0x6fa>
 8005496:	9b07      	ldr	r3, [sp, #28]
 8005498:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800549c:	42bb      	cmp	r3, r7
 800549e:	bfbf      	itttt	lt
 80054a0:	9b07      	ldrlt	r3, [sp, #28]
 80054a2:	9707      	strlt	r7, [sp, #28]
 80054a4:	1afa      	sublt	r2, r7, r3
 80054a6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80054a8:	bfbb      	ittet	lt
 80054aa:	189b      	addlt	r3, r3, r2
 80054ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 80054ae:	1bdf      	subge	r7, r3, r7
 80054b0:	2700      	movlt	r7, #0
 80054b2:	f1b9 0f00 	cmp.w	r9, #0
 80054b6:	bfb5      	itete	lt
 80054b8:	9b05      	ldrlt	r3, [sp, #20]
 80054ba:	9d05      	ldrge	r5, [sp, #20]
 80054bc:	eba3 0509 	sublt.w	r5, r3, r9
 80054c0:	464b      	movge	r3, r9
 80054c2:	bfb8      	it	lt
 80054c4:	2300      	movlt	r3, #0
 80054c6:	e77e      	b.n	80053c6 <_dtoa_r+0x6fe>
 80054c8:	9f07      	ldr	r7, [sp, #28]
 80054ca:	9d05      	ldr	r5, [sp, #20]
 80054cc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80054ce:	e783      	b.n	80053d8 <_dtoa_r+0x710>
 80054d0:	9a07      	ldr	r2, [sp, #28]
 80054d2:	e7ab      	b.n	800542c <_dtoa_r+0x764>
 80054d4:	2300      	movs	r3, #0
 80054d6:	e7d4      	b.n	8005482 <_dtoa_r+0x7ba>
 80054d8:	9b00      	ldr	r3, [sp, #0]
 80054da:	e7d2      	b.n	8005482 <_dtoa_r+0x7ba>
 80054dc:	2300      	movs	r3, #0
 80054de:	9307      	str	r3, [sp, #28]
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80054e6:	6918      	ldr	r0, [r3, #16]
 80054e8:	f000 fa4d 	bl	8005986 <__hi0bits>
 80054ec:	f1c0 0020 	rsb	r0, r0, #32
 80054f0:	4440      	add	r0, r8
 80054f2:	f010 001f 	ands.w	r0, r0, #31
 80054f6:	d047      	beq.n	8005588 <_dtoa_r+0x8c0>
 80054f8:	f1c0 0320 	rsb	r3, r0, #32
 80054fc:	2b04      	cmp	r3, #4
 80054fe:	dd3b      	ble.n	8005578 <_dtoa_r+0x8b0>
 8005500:	9b05      	ldr	r3, [sp, #20]
 8005502:	f1c0 001c 	rsb	r0, r0, #28
 8005506:	4403      	add	r3, r0
 8005508:	9305      	str	r3, [sp, #20]
 800550a:	4405      	add	r5, r0
 800550c:	4480      	add	r8, r0
 800550e:	9b05      	ldr	r3, [sp, #20]
 8005510:	2b00      	cmp	r3, #0
 8005512:	dd05      	ble.n	8005520 <_dtoa_r+0x858>
 8005514:	461a      	mov	r2, r3
 8005516:	9904      	ldr	r1, [sp, #16]
 8005518:	4620      	mov	r0, r4
 800551a:	f000 fb6f 	bl	8005bfc <__lshift>
 800551e:	9004      	str	r0, [sp, #16]
 8005520:	f1b8 0f00 	cmp.w	r8, #0
 8005524:	dd05      	ble.n	8005532 <_dtoa_r+0x86a>
 8005526:	4639      	mov	r1, r7
 8005528:	4642      	mov	r2, r8
 800552a:	4620      	mov	r0, r4
 800552c:	f000 fb66 	bl	8005bfc <__lshift>
 8005530:	4607      	mov	r7, r0
 8005532:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005534:	b353      	cbz	r3, 800558c <_dtoa_r+0x8c4>
 8005536:	4639      	mov	r1, r7
 8005538:	9804      	ldr	r0, [sp, #16]
 800553a:	f000 fbb3 	bl	8005ca4 <__mcmp>
 800553e:	2800      	cmp	r0, #0
 8005540:	da24      	bge.n	800558c <_dtoa_r+0x8c4>
 8005542:	2300      	movs	r3, #0
 8005544:	220a      	movs	r2, #10
 8005546:	9904      	ldr	r1, [sp, #16]
 8005548:	4620      	mov	r0, r4
 800554a:	f000 f9e1 	bl	8005910 <__multadd>
 800554e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005550:	9004      	str	r0, [sp, #16]
 8005552:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 814d 	beq.w	80057f6 <_dtoa_r+0xb2e>
 800555c:	2300      	movs	r3, #0
 800555e:	4631      	mov	r1, r6
 8005560:	220a      	movs	r2, #10
 8005562:	4620      	mov	r0, r4
 8005564:	f000 f9d4 	bl	8005910 <__multadd>
 8005568:	9b02      	ldr	r3, [sp, #8]
 800556a:	2b00      	cmp	r3, #0
 800556c:	4606      	mov	r6, r0
 800556e:	dc4f      	bgt.n	8005610 <_dtoa_r+0x948>
 8005570:	9b06      	ldr	r3, [sp, #24]
 8005572:	2b02      	cmp	r3, #2
 8005574:	dd4c      	ble.n	8005610 <_dtoa_r+0x948>
 8005576:	e011      	b.n	800559c <_dtoa_r+0x8d4>
 8005578:	d0c9      	beq.n	800550e <_dtoa_r+0x846>
 800557a:	9a05      	ldr	r2, [sp, #20]
 800557c:	331c      	adds	r3, #28
 800557e:	441a      	add	r2, r3
 8005580:	9205      	str	r2, [sp, #20]
 8005582:	441d      	add	r5, r3
 8005584:	4498      	add	r8, r3
 8005586:	e7c2      	b.n	800550e <_dtoa_r+0x846>
 8005588:	4603      	mov	r3, r0
 800558a:	e7f6      	b.n	800557a <_dtoa_r+0x8b2>
 800558c:	f1b9 0f00 	cmp.w	r9, #0
 8005590:	dc38      	bgt.n	8005604 <_dtoa_r+0x93c>
 8005592:	9b06      	ldr	r3, [sp, #24]
 8005594:	2b02      	cmp	r3, #2
 8005596:	dd35      	ble.n	8005604 <_dtoa_r+0x93c>
 8005598:	f8cd 9008 	str.w	r9, [sp, #8]
 800559c:	9b02      	ldr	r3, [sp, #8]
 800559e:	b963      	cbnz	r3, 80055ba <_dtoa_r+0x8f2>
 80055a0:	4639      	mov	r1, r7
 80055a2:	2205      	movs	r2, #5
 80055a4:	4620      	mov	r0, r4
 80055a6:	f000 f9b3 	bl	8005910 <__multadd>
 80055aa:	4601      	mov	r1, r0
 80055ac:	4607      	mov	r7, r0
 80055ae:	9804      	ldr	r0, [sp, #16]
 80055b0:	f000 fb78 	bl	8005ca4 <__mcmp>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	f73f adcc 	bgt.w	8005152 <_dtoa_r+0x48a>
 80055ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055bc:	465d      	mov	r5, fp
 80055be:	ea6f 0a03 	mvn.w	sl, r3
 80055c2:	f04f 0900 	mov.w	r9, #0
 80055c6:	4639      	mov	r1, r7
 80055c8:	4620      	mov	r0, r4
 80055ca:	f000 f98a 	bl	80058e2 <_Bfree>
 80055ce:	2e00      	cmp	r6, #0
 80055d0:	f43f aeb7 	beq.w	8005342 <_dtoa_r+0x67a>
 80055d4:	f1b9 0f00 	cmp.w	r9, #0
 80055d8:	d005      	beq.n	80055e6 <_dtoa_r+0x91e>
 80055da:	45b1      	cmp	r9, r6
 80055dc:	d003      	beq.n	80055e6 <_dtoa_r+0x91e>
 80055de:	4649      	mov	r1, r9
 80055e0:	4620      	mov	r0, r4
 80055e2:	f000 f97e 	bl	80058e2 <_Bfree>
 80055e6:	4631      	mov	r1, r6
 80055e8:	4620      	mov	r0, r4
 80055ea:	f000 f97a 	bl	80058e2 <_Bfree>
 80055ee:	e6a8      	b.n	8005342 <_dtoa_r+0x67a>
 80055f0:	2700      	movs	r7, #0
 80055f2:	463e      	mov	r6, r7
 80055f4:	e7e1      	b.n	80055ba <_dtoa_r+0x8f2>
 80055f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80055fa:	463e      	mov	r6, r7
 80055fc:	e5a9      	b.n	8005152 <_dtoa_r+0x48a>
 80055fe:	bf00      	nop
 8005600:	40240000 	.word	0x40240000
 8005604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005606:	f8cd 9008 	str.w	r9, [sp, #8]
 800560a:	2b00      	cmp	r3, #0
 800560c:	f000 80fa 	beq.w	8005804 <_dtoa_r+0xb3c>
 8005610:	2d00      	cmp	r5, #0
 8005612:	dd05      	ble.n	8005620 <_dtoa_r+0x958>
 8005614:	4631      	mov	r1, r6
 8005616:	462a      	mov	r2, r5
 8005618:	4620      	mov	r0, r4
 800561a:	f000 faef 	bl	8005bfc <__lshift>
 800561e:	4606      	mov	r6, r0
 8005620:	9b07      	ldr	r3, [sp, #28]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d04c      	beq.n	80056c0 <_dtoa_r+0x9f8>
 8005626:	6871      	ldr	r1, [r6, #4]
 8005628:	4620      	mov	r0, r4
 800562a:	f000 f926 	bl	800587a <_Balloc>
 800562e:	6932      	ldr	r2, [r6, #16]
 8005630:	3202      	adds	r2, #2
 8005632:	4605      	mov	r5, r0
 8005634:	0092      	lsls	r2, r2, #2
 8005636:	f106 010c 	add.w	r1, r6, #12
 800563a:	300c      	adds	r0, #12
 800563c:	f000 f912 	bl	8005864 <memcpy>
 8005640:	2201      	movs	r2, #1
 8005642:	4629      	mov	r1, r5
 8005644:	4620      	mov	r0, r4
 8005646:	f000 fad9 	bl	8005bfc <__lshift>
 800564a:	9b00      	ldr	r3, [sp, #0]
 800564c:	f8cd b014 	str.w	fp, [sp, #20]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	46b1      	mov	r9, r6
 8005656:	9307      	str	r3, [sp, #28]
 8005658:	4606      	mov	r6, r0
 800565a:	4639      	mov	r1, r7
 800565c:	9804      	ldr	r0, [sp, #16]
 800565e:	f7ff faa4 	bl	8004baa <quorem>
 8005662:	4649      	mov	r1, r9
 8005664:	4605      	mov	r5, r0
 8005666:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800566a:	9804      	ldr	r0, [sp, #16]
 800566c:	f000 fb1a 	bl	8005ca4 <__mcmp>
 8005670:	4632      	mov	r2, r6
 8005672:	9000      	str	r0, [sp, #0]
 8005674:	4639      	mov	r1, r7
 8005676:	4620      	mov	r0, r4
 8005678:	f000 fb2e 	bl	8005cd8 <__mdiff>
 800567c:	68c3      	ldr	r3, [r0, #12]
 800567e:	4602      	mov	r2, r0
 8005680:	bb03      	cbnz	r3, 80056c4 <_dtoa_r+0x9fc>
 8005682:	4601      	mov	r1, r0
 8005684:	9008      	str	r0, [sp, #32]
 8005686:	9804      	ldr	r0, [sp, #16]
 8005688:	f000 fb0c 	bl	8005ca4 <__mcmp>
 800568c:	9a08      	ldr	r2, [sp, #32]
 800568e:	4603      	mov	r3, r0
 8005690:	4611      	mov	r1, r2
 8005692:	4620      	mov	r0, r4
 8005694:	9308      	str	r3, [sp, #32]
 8005696:	f000 f924 	bl	80058e2 <_Bfree>
 800569a:	9b08      	ldr	r3, [sp, #32]
 800569c:	b9a3      	cbnz	r3, 80056c8 <_dtoa_r+0xa00>
 800569e:	9a06      	ldr	r2, [sp, #24]
 80056a0:	b992      	cbnz	r2, 80056c8 <_dtoa_r+0xa00>
 80056a2:	9a07      	ldr	r2, [sp, #28]
 80056a4:	b982      	cbnz	r2, 80056c8 <_dtoa_r+0xa00>
 80056a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80056aa:	d029      	beq.n	8005700 <_dtoa_r+0xa38>
 80056ac:	9b00      	ldr	r3, [sp, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	dd01      	ble.n	80056b6 <_dtoa_r+0x9ee>
 80056b2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80056b6:	9b05      	ldr	r3, [sp, #20]
 80056b8:	1c5d      	adds	r5, r3, #1
 80056ba:	f883 8000 	strb.w	r8, [r3]
 80056be:	e782      	b.n	80055c6 <_dtoa_r+0x8fe>
 80056c0:	4630      	mov	r0, r6
 80056c2:	e7c2      	b.n	800564a <_dtoa_r+0x982>
 80056c4:	2301      	movs	r3, #1
 80056c6:	e7e3      	b.n	8005690 <_dtoa_r+0x9c8>
 80056c8:	9a00      	ldr	r2, [sp, #0]
 80056ca:	2a00      	cmp	r2, #0
 80056cc:	db04      	blt.n	80056d8 <_dtoa_r+0xa10>
 80056ce:	d125      	bne.n	800571c <_dtoa_r+0xa54>
 80056d0:	9a06      	ldr	r2, [sp, #24]
 80056d2:	bb1a      	cbnz	r2, 800571c <_dtoa_r+0xa54>
 80056d4:	9a07      	ldr	r2, [sp, #28]
 80056d6:	bb0a      	cbnz	r2, 800571c <_dtoa_r+0xa54>
 80056d8:	2b00      	cmp	r3, #0
 80056da:	ddec      	ble.n	80056b6 <_dtoa_r+0x9ee>
 80056dc:	2201      	movs	r2, #1
 80056de:	9904      	ldr	r1, [sp, #16]
 80056e0:	4620      	mov	r0, r4
 80056e2:	f000 fa8b 	bl	8005bfc <__lshift>
 80056e6:	4639      	mov	r1, r7
 80056e8:	9004      	str	r0, [sp, #16]
 80056ea:	f000 fadb 	bl	8005ca4 <__mcmp>
 80056ee:	2800      	cmp	r0, #0
 80056f0:	dc03      	bgt.n	80056fa <_dtoa_r+0xa32>
 80056f2:	d1e0      	bne.n	80056b6 <_dtoa_r+0x9ee>
 80056f4:	f018 0f01 	tst.w	r8, #1
 80056f8:	d0dd      	beq.n	80056b6 <_dtoa_r+0x9ee>
 80056fa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80056fe:	d1d8      	bne.n	80056b2 <_dtoa_r+0x9ea>
 8005700:	9b05      	ldr	r3, [sp, #20]
 8005702:	9a05      	ldr	r2, [sp, #20]
 8005704:	1c5d      	adds	r5, r3, #1
 8005706:	2339      	movs	r3, #57	; 0x39
 8005708:	7013      	strb	r3, [r2, #0]
 800570a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800570e:	2b39      	cmp	r3, #57	; 0x39
 8005710:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8005714:	d04f      	beq.n	80057b6 <_dtoa_r+0xaee>
 8005716:	3301      	adds	r3, #1
 8005718:	7013      	strb	r3, [r2, #0]
 800571a:	e754      	b.n	80055c6 <_dtoa_r+0x8fe>
 800571c:	9a05      	ldr	r2, [sp, #20]
 800571e:	2b00      	cmp	r3, #0
 8005720:	f102 0501 	add.w	r5, r2, #1
 8005724:	dd06      	ble.n	8005734 <_dtoa_r+0xa6c>
 8005726:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800572a:	d0e9      	beq.n	8005700 <_dtoa_r+0xa38>
 800572c:	f108 0801 	add.w	r8, r8, #1
 8005730:	9b05      	ldr	r3, [sp, #20]
 8005732:	e7c2      	b.n	80056ba <_dtoa_r+0x9f2>
 8005734:	9a02      	ldr	r2, [sp, #8]
 8005736:	f805 8c01 	strb.w	r8, [r5, #-1]
 800573a:	eba5 030b 	sub.w	r3, r5, fp
 800573e:	4293      	cmp	r3, r2
 8005740:	d021      	beq.n	8005786 <_dtoa_r+0xabe>
 8005742:	2300      	movs	r3, #0
 8005744:	220a      	movs	r2, #10
 8005746:	9904      	ldr	r1, [sp, #16]
 8005748:	4620      	mov	r0, r4
 800574a:	f000 f8e1 	bl	8005910 <__multadd>
 800574e:	45b1      	cmp	r9, r6
 8005750:	9004      	str	r0, [sp, #16]
 8005752:	f04f 0300 	mov.w	r3, #0
 8005756:	f04f 020a 	mov.w	r2, #10
 800575a:	4649      	mov	r1, r9
 800575c:	4620      	mov	r0, r4
 800575e:	d105      	bne.n	800576c <_dtoa_r+0xaa4>
 8005760:	f000 f8d6 	bl	8005910 <__multadd>
 8005764:	4681      	mov	r9, r0
 8005766:	4606      	mov	r6, r0
 8005768:	9505      	str	r5, [sp, #20]
 800576a:	e776      	b.n	800565a <_dtoa_r+0x992>
 800576c:	f000 f8d0 	bl	8005910 <__multadd>
 8005770:	4631      	mov	r1, r6
 8005772:	4681      	mov	r9, r0
 8005774:	2300      	movs	r3, #0
 8005776:	220a      	movs	r2, #10
 8005778:	4620      	mov	r0, r4
 800577a:	f000 f8c9 	bl	8005910 <__multadd>
 800577e:	4606      	mov	r6, r0
 8005780:	e7f2      	b.n	8005768 <_dtoa_r+0xaa0>
 8005782:	f04f 0900 	mov.w	r9, #0
 8005786:	2201      	movs	r2, #1
 8005788:	9904      	ldr	r1, [sp, #16]
 800578a:	4620      	mov	r0, r4
 800578c:	f000 fa36 	bl	8005bfc <__lshift>
 8005790:	4639      	mov	r1, r7
 8005792:	9004      	str	r0, [sp, #16]
 8005794:	f000 fa86 	bl	8005ca4 <__mcmp>
 8005798:	2800      	cmp	r0, #0
 800579a:	dcb6      	bgt.n	800570a <_dtoa_r+0xa42>
 800579c:	d102      	bne.n	80057a4 <_dtoa_r+0xadc>
 800579e:	f018 0f01 	tst.w	r8, #1
 80057a2:	d1b2      	bne.n	800570a <_dtoa_r+0xa42>
 80057a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80057a8:	2b30      	cmp	r3, #48	; 0x30
 80057aa:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80057ae:	f47f af0a 	bne.w	80055c6 <_dtoa_r+0x8fe>
 80057b2:	4615      	mov	r5, r2
 80057b4:	e7f6      	b.n	80057a4 <_dtoa_r+0xadc>
 80057b6:	4593      	cmp	fp, r2
 80057b8:	d105      	bne.n	80057c6 <_dtoa_r+0xafe>
 80057ba:	2331      	movs	r3, #49	; 0x31
 80057bc:	f10a 0a01 	add.w	sl, sl, #1
 80057c0:	f88b 3000 	strb.w	r3, [fp]
 80057c4:	e6ff      	b.n	80055c6 <_dtoa_r+0x8fe>
 80057c6:	4615      	mov	r5, r2
 80057c8:	e79f      	b.n	800570a <_dtoa_r+0xa42>
 80057ca:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005830 <_dtoa_r+0xb68>
 80057ce:	e007      	b.n	80057e0 <_dtoa_r+0xb18>
 80057d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057d2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005834 <_dtoa_r+0xb6c>
 80057d6:	b11b      	cbz	r3, 80057e0 <_dtoa_r+0xb18>
 80057d8:	f10b 0308 	add.w	r3, fp, #8
 80057dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80057de:	6013      	str	r3, [r2, #0]
 80057e0:	4658      	mov	r0, fp
 80057e2:	b017      	add	sp, #92	; 0x5c
 80057e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e8:	9b06      	ldr	r3, [sp, #24]
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	f77f ae35 	ble.w	800545a <_dtoa_r+0x792>
 80057f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057f2:	9307      	str	r3, [sp, #28]
 80057f4:	e649      	b.n	800548a <_dtoa_r+0x7c2>
 80057f6:	9b02      	ldr	r3, [sp, #8]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	dc03      	bgt.n	8005804 <_dtoa_r+0xb3c>
 80057fc:	9b06      	ldr	r3, [sp, #24]
 80057fe:	2b02      	cmp	r3, #2
 8005800:	f73f aecc 	bgt.w	800559c <_dtoa_r+0x8d4>
 8005804:	465d      	mov	r5, fp
 8005806:	4639      	mov	r1, r7
 8005808:	9804      	ldr	r0, [sp, #16]
 800580a:	f7ff f9ce 	bl	8004baa <quorem>
 800580e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005812:	f805 8b01 	strb.w	r8, [r5], #1
 8005816:	9a02      	ldr	r2, [sp, #8]
 8005818:	eba5 030b 	sub.w	r3, r5, fp
 800581c:	429a      	cmp	r2, r3
 800581e:	ddb0      	ble.n	8005782 <_dtoa_r+0xaba>
 8005820:	2300      	movs	r3, #0
 8005822:	220a      	movs	r2, #10
 8005824:	9904      	ldr	r1, [sp, #16]
 8005826:	4620      	mov	r0, r4
 8005828:	f000 f872 	bl	8005910 <__multadd>
 800582c:	9004      	str	r0, [sp, #16]
 800582e:	e7ea      	b.n	8005806 <_dtoa_r+0xb3e>
 8005830:	08006148 	.word	0x08006148
 8005834:	0800614a 	.word	0x0800614a

08005838 <_localeconv_r>:
 8005838:	4b04      	ldr	r3, [pc, #16]	; (800584c <_localeconv_r+0x14>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6a18      	ldr	r0, [r3, #32]
 800583e:	4b04      	ldr	r3, [pc, #16]	; (8005850 <_localeconv_r+0x18>)
 8005840:	2800      	cmp	r0, #0
 8005842:	bf08      	it	eq
 8005844:	4618      	moveq	r0, r3
 8005846:	30f0      	adds	r0, #240	; 0xf0
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	20000110 	.word	0x20000110
 8005850:	20000174 	.word	0x20000174

08005854 <malloc>:
 8005854:	4b02      	ldr	r3, [pc, #8]	; (8005860 <malloc+0xc>)
 8005856:	4601      	mov	r1, r0
 8005858:	6818      	ldr	r0, [r3, #0]
 800585a:	f000 baf7 	b.w	8005e4c <_malloc_r>
 800585e:	bf00      	nop
 8005860:	20000110 	.word	0x20000110

08005864 <memcpy>:
 8005864:	b510      	push	{r4, lr}
 8005866:	1e43      	subs	r3, r0, #1
 8005868:	440a      	add	r2, r1
 800586a:	4291      	cmp	r1, r2
 800586c:	d100      	bne.n	8005870 <memcpy+0xc>
 800586e:	bd10      	pop	{r4, pc}
 8005870:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005874:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005878:	e7f7      	b.n	800586a <memcpy+0x6>

0800587a <_Balloc>:
 800587a:	b570      	push	{r4, r5, r6, lr}
 800587c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800587e:	4604      	mov	r4, r0
 8005880:	460e      	mov	r6, r1
 8005882:	b93d      	cbnz	r5, 8005894 <_Balloc+0x1a>
 8005884:	2010      	movs	r0, #16
 8005886:	f7ff ffe5 	bl	8005854 <malloc>
 800588a:	6260      	str	r0, [r4, #36]	; 0x24
 800588c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005890:	6005      	str	r5, [r0, #0]
 8005892:	60c5      	str	r5, [r0, #12]
 8005894:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005896:	68eb      	ldr	r3, [r5, #12]
 8005898:	b183      	cbz	r3, 80058bc <_Balloc+0x42>
 800589a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80058a2:	b9b8      	cbnz	r0, 80058d4 <_Balloc+0x5a>
 80058a4:	2101      	movs	r1, #1
 80058a6:	fa01 f506 	lsl.w	r5, r1, r6
 80058aa:	1d6a      	adds	r2, r5, #5
 80058ac:	0092      	lsls	r2, r2, #2
 80058ae:	4620      	mov	r0, r4
 80058b0:	f000 fabe 	bl	8005e30 <_calloc_r>
 80058b4:	b160      	cbz	r0, 80058d0 <_Balloc+0x56>
 80058b6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80058ba:	e00e      	b.n	80058da <_Balloc+0x60>
 80058bc:	2221      	movs	r2, #33	; 0x21
 80058be:	2104      	movs	r1, #4
 80058c0:	4620      	mov	r0, r4
 80058c2:	f000 fab5 	bl	8005e30 <_calloc_r>
 80058c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058c8:	60e8      	str	r0, [r5, #12]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1e4      	bne.n	800589a <_Balloc+0x20>
 80058d0:	2000      	movs	r0, #0
 80058d2:	bd70      	pop	{r4, r5, r6, pc}
 80058d4:	6802      	ldr	r2, [r0, #0]
 80058d6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80058da:	2300      	movs	r3, #0
 80058dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80058e0:	e7f7      	b.n	80058d2 <_Balloc+0x58>

080058e2 <_Bfree>:
 80058e2:	b570      	push	{r4, r5, r6, lr}
 80058e4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80058e6:	4606      	mov	r6, r0
 80058e8:	460d      	mov	r5, r1
 80058ea:	b93c      	cbnz	r4, 80058fc <_Bfree+0x1a>
 80058ec:	2010      	movs	r0, #16
 80058ee:	f7ff ffb1 	bl	8005854 <malloc>
 80058f2:	6270      	str	r0, [r6, #36]	; 0x24
 80058f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80058f8:	6004      	str	r4, [r0, #0]
 80058fa:	60c4      	str	r4, [r0, #12]
 80058fc:	b13d      	cbz	r5, 800590e <_Bfree+0x2c>
 80058fe:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005900:	686a      	ldr	r2, [r5, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005908:	6029      	str	r1, [r5, #0]
 800590a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800590e:	bd70      	pop	{r4, r5, r6, pc}

08005910 <__multadd>:
 8005910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005914:	690d      	ldr	r5, [r1, #16]
 8005916:	461f      	mov	r7, r3
 8005918:	4606      	mov	r6, r0
 800591a:	460c      	mov	r4, r1
 800591c:	f101 0c14 	add.w	ip, r1, #20
 8005920:	2300      	movs	r3, #0
 8005922:	f8dc 0000 	ldr.w	r0, [ip]
 8005926:	b281      	uxth	r1, r0
 8005928:	fb02 7101 	mla	r1, r2, r1, r7
 800592c:	0c0f      	lsrs	r7, r1, #16
 800592e:	0c00      	lsrs	r0, r0, #16
 8005930:	fb02 7000 	mla	r0, r2, r0, r7
 8005934:	b289      	uxth	r1, r1
 8005936:	3301      	adds	r3, #1
 8005938:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800593c:	429d      	cmp	r5, r3
 800593e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005942:	f84c 1b04 	str.w	r1, [ip], #4
 8005946:	dcec      	bgt.n	8005922 <__multadd+0x12>
 8005948:	b1d7      	cbz	r7, 8005980 <__multadd+0x70>
 800594a:	68a3      	ldr	r3, [r4, #8]
 800594c:	42ab      	cmp	r3, r5
 800594e:	dc12      	bgt.n	8005976 <__multadd+0x66>
 8005950:	6861      	ldr	r1, [r4, #4]
 8005952:	4630      	mov	r0, r6
 8005954:	3101      	adds	r1, #1
 8005956:	f7ff ff90 	bl	800587a <_Balloc>
 800595a:	6922      	ldr	r2, [r4, #16]
 800595c:	3202      	adds	r2, #2
 800595e:	f104 010c 	add.w	r1, r4, #12
 8005962:	4680      	mov	r8, r0
 8005964:	0092      	lsls	r2, r2, #2
 8005966:	300c      	adds	r0, #12
 8005968:	f7ff ff7c 	bl	8005864 <memcpy>
 800596c:	4621      	mov	r1, r4
 800596e:	4630      	mov	r0, r6
 8005970:	f7ff ffb7 	bl	80058e2 <_Bfree>
 8005974:	4644      	mov	r4, r8
 8005976:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800597a:	3501      	adds	r5, #1
 800597c:	615f      	str	r7, [r3, #20]
 800597e:	6125      	str	r5, [r4, #16]
 8005980:	4620      	mov	r0, r4
 8005982:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005986 <__hi0bits>:
 8005986:	0c02      	lsrs	r2, r0, #16
 8005988:	0412      	lsls	r2, r2, #16
 800598a:	4603      	mov	r3, r0
 800598c:	b9b2      	cbnz	r2, 80059bc <__hi0bits+0x36>
 800598e:	0403      	lsls	r3, r0, #16
 8005990:	2010      	movs	r0, #16
 8005992:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005996:	bf04      	itt	eq
 8005998:	021b      	lsleq	r3, r3, #8
 800599a:	3008      	addeq	r0, #8
 800599c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80059a0:	bf04      	itt	eq
 80059a2:	011b      	lsleq	r3, r3, #4
 80059a4:	3004      	addeq	r0, #4
 80059a6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80059aa:	bf04      	itt	eq
 80059ac:	009b      	lsleq	r3, r3, #2
 80059ae:	3002      	addeq	r0, #2
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	db06      	blt.n	80059c2 <__hi0bits+0x3c>
 80059b4:	005b      	lsls	r3, r3, #1
 80059b6:	d503      	bpl.n	80059c0 <__hi0bits+0x3a>
 80059b8:	3001      	adds	r0, #1
 80059ba:	4770      	bx	lr
 80059bc:	2000      	movs	r0, #0
 80059be:	e7e8      	b.n	8005992 <__hi0bits+0xc>
 80059c0:	2020      	movs	r0, #32
 80059c2:	4770      	bx	lr

080059c4 <__lo0bits>:
 80059c4:	6803      	ldr	r3, [r0, #0]
 80059c6:	f013 0207 	ands.w	r2, r3, #7
 80059ca:	4601      	mov	r1, r0
 80059cc:	d00b      	beq.n	80059e6 <__lo0bits+0x22>
 80059ce:	07da      	lsls	r2, r3, #31
 80059d0:	d423      	bmi.n	8005a1a <__lo0bits+0x56>
 80059d2:	0798      	lsls	r0, r3, #30
 80059d4:	bf49      	itett	mi
 80059d6:	085b      	lsrmi	r3, r3, #1
 80059d8:	089b      	lsrpl	r3, r3, #2
 80059da:	2001      	movmi	r0, #1
 80059dc:	600b      	strmi	r3, [r1, #0]
 80059de:	bf5c      	itt	pl
 80059e0:	600b      	strpl	r3, [r1, #0]
 80059e2:	2002      	movpl	r0, #2
 80059e4:	4770      	bx	lr
 80059e6:	b298      	uxth	r0, r3
 80059e8:	b9a8      	cbnz	r0, 8005a16 <__lo0bits+0x52>
 80059ea:	0c1b      	lsrs	r3, r3, #16
 80059ec:	2010      	movs	r0, #16
 80059ee:	f013 0fff 	tst.w	r3, #255	; 0xff
 80059f2:	bf04      	itt	eq
 80059f4:	0a1b      	lsreq	r3, r3, #8
 80059f6:	3008      	addeq	r0, #8
 80059f8:	071a      	lsls	r2, r3, #28
 80059fa:	bf04      	itt	eq
 80059fc:	091b      	lsreq	r3, r3, #4
 80059fe:	3004      	addeq	r0, #4
 8005a00:	079a      	lsls	r2, r3, #30
 8005a02:	bf04      	itt	eq
 8005a04:	089b      	lsreq	r3, r3, #2
 8005a06:	3002      	addeq	r0, #2
 8005a08:	07da      	lsls	r2, r3, #31
 8005a0a:	d402      	bmi.n	8005a12 <__lo0bits+0x4e>
 8005a0c:	085b      	lsrs	r3, r3, #1
 8005a0e:	d006      	beq.n	8005a1e <__lo0bits+0x5a>
 8005a10:	3001      	adds	r0, #1
 8005a12:	600b      	str	r3, [r1, #0]
 8005a14:	4770      	bx	lr
 8005a16:	4610      	mov	r0, r2
 8005a18:	e7e9      	b.n	80059ee <__lo0bits+0x2a>
 8005a1a:	2000      	movs	r0, #0
 8005a1c:	4770      	bx	lr
 8005a1e:	2020      	movs	r0, #32
 8005a20:	4770      	bx	lr

08005a22 <__i2b>:
 8005a22:	b510      	push	{r4, lr}
 8005a24:	460c      	mov	r4, r1
 8005a26:	2101      	movs	r1, #1
 8005a28:	f7ff ff27 	bl	800587a <_Balloc>
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	6144      	str	r4, [r0, #20]
 8005a30:	6102      	str	r2, [r0, #16]
 8005a32:	bd10      	pop	{r4, pc}

08005a34 <__multiply>:
 8005a34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a38:	4614      	mov	r4, r2
 8005a3a:	690a      	ldr	r2, [r1, #16]
 8005a3c:	6923      	ldr	r3, [r4, #16]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	bfb8      	it	lt
 8005a42:	460b      	movlt	r3, r1
 8005a44:	4688      	mov	r8, r1
 8005a46:	bfbc      	itt	lt
 8005a48:	46a0      	movlt	r8, r4
 8005a4a:	461c      	movlt	r4, r3
 8005a4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005a50:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005a54:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005a58:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005a5c:	eb07 0609 	add.w	r6, r7, r9
 8005a60:	42b3      	cmp	r3, r6
 8005a62:	bfb8      	it	lt
 8005a64:	3101      	addlt	r1, #1
 8005a66:	f7ff ff08 	bl	800587a <_Balloc>
 8005a6a:	f100 0514 	add.w	r5, r0, #20
 8005a6e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005a72:	462b      	mov	r3, r5
 8005a74:	2200      	movs	r2, #0
 8005a76:	4573      	cmp	r3, lr
 8005a78:	d316      	bcc.n	8005aa8 <__multiply+0x74>
 8005a7a:	f104 0214 	add.w	r2, r4, #20
 8005a7e:	f108 0114 	add.w	r1, r8, #20
 8005a82:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005a86:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005a8a:	9300      	str	r3, [sp, #0]
 8005a8c:	9b00      	ldr	r3, [sp, #0]
 8005a8e:	9201      	str	r2, [sp, #4]
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d80c      	bhi.n	8005aae <__multiply+0x7a>
 8005a94:	2e00      	cmp	r6, #0
 8005a96:	dd03      	ble.n	8005aa0 <__multiply+0x6c>
 8005a98:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d05d      	beq.n	8005b5c <__multiply+0x128>
 8005aa0:	6106      	str	r6, [r0, #16]
 8005aa2:	b003      	add	sp, #12
 8005aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa8:	f843 2b04 	str.w	r2, [r3], #4
 8005aac:	e7e3      	b.n	8005a76 <__multiply+0x42>
 8005aae:	f8b2 b000 	ldrh.w	fp, [r2]
 8005ab2:	f1bb 0f00 	cmp.w	fp, #0
 8005ab6:	d023      	beq.n	8005b00 <__multiply+0xcc>
 8005ab8:	4689      	mov	r9, r1
 8005aba:	46ac      	mov	ip, r5
 8005abc:	f04f 0800 	mov.w	r8, #0
 8005ac0:	f859 4b04 	ldr.w	r4, [r9], #4
 8005ac4:	f8dc a000 	ldr.w	sl, [ip]
 8005ac8:	b2a3      	uxth	r3, r4
 8005aca:	fa1f fa8a 	uxth.w	sl, sl
 8005ace:	fb0b a303 	mla	r3, fp, r3, sl
 8005ad2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005ad6:	f8dc 4000 	ldr.w	r4, [ip]
 8005ada:	4443      	add	r3, r8
 8005adc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005ae0:	fb0b 840a 	mla	r4, fp, sl, r8
 8005ae4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005ae8:	46e2      	mov	sl, ip
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005af0:	454f      	cmp	r7, r9
 8005af2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005af6:	f84a 3b04 	str.w	r3, [sl], #4
 8005afa:	d82b      	bhi.n	8005b54 <__multiply+0x120>
 8005afc:	f8cc 8004 	str.w	r8, [ip, #4]
 8005b00:	9b01      	ldr	r3, [sp, #4]
 8005b02:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005b06:	3204      	adds	r2, #4
 8005b08:	f1ba 0f00 	cmp.w	sl, #0
 8005b0c:	d020      	beq.n	8005b50 <__multiply+0x11c>
 8005b0e:	682b      	ldr	r3, [r5, #0]
 8005b10:	4689      	mov	r9, r1
 8005b12:	46a8      	mov	r8, r5
 8005b14:	f04f 0b00 	mov.w	fp, #0
 8005b18:	f8b9 c000 	ldrh.w	ip, [r9]
 8005b1c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005b20:	fb0a 440c 	mla	r4, sl, ip, r4
 8005b24:	445c      	add	r4, fp
 8005b26:	46c4      	mov	ip, r8
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005b2e:	f84c 3b04 	str.w	r3, [ip], #4
 8005b32:	f859 3b04 	ldr.w	r3, [r9], #4
 8005b36:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005b3a:	0c1b      	lsrs	r3, r3, #16
 8005b3c:	fb0a b303 	mla	r3, sl, r3, fp
 8005b40:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005b44:	454f      	cmp	r7, r9
 8005b46:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005b4a:	d805      	bhi.n	8005b58 <__multiply+0x124>
 8005b4c:	f8c8 3004 	str.w	r3, [r8, #4]
 8005b50:	3504      	adds	r5, #4
 8005b52:	e79b      	b.n	8005a8c <__multiply+0x58>
 8005b54:	46d4      	mov	ip, sl
 8005b56:	e7b3      	b.n	8005ac0 <__multiply+0x8c>
 8005b58:	46e0      	mov	r8, ip
 8005b5a:	e7dd      	b.n	8005b18 <__multiply+0xe4>
 8005b5c:	3e01      	subs	r6, #1
 8005b5e:	e799      	b.n	8005a94 <__multiply+0x60>

08005b60 <__pow5mult>:
 8005b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b64:	4615      	mov	r5, r2
 8005b66:	f012 0203 	ands.w	r2, r2, #3
 8005b6a:	4606      	mov	r6, r0
 8005b6c:	460f      	mov	r7, r1
 8005b6e:	d007      	beq.n	8005b80 <__pow5mult+0x20>
 8005b70:	3a01      	subs	r2, #1
 8005b72:	4c21      	ldr	r4, [pc, #132]	; (8005bf8 <__pow5mult+0x98>)
 8005b74:	2300      	movs	r3, #0
 8005b76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b7a:	f7ff fec9 	bl	8005910 <__multadd>
 8005b7e:	4607      	mov	r7, r0
 8005b80:	10ad      	asrs	r5, r5, #2
 8005b82:	d035      	beq.n	8005bf0 <__pow5mult+0x90>
 8005b84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005b86:	b93c      	cbnz	r4, 8005b98 <__pow5mult+0x38>
 8005b88:	2010      	movs	r0, #16
 8005b8a:	f7ff fe63 	bl	8005854 <malloc>
 8005b8e:	6270      	str	r0, [r6, #36]	; 0x24
 8005b90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b94:	6004      	str	r4, [r0, #0]
 8005b96:	60c4      	str	r4, [r0, #12]
 8005b98:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005b9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ba0:	b94c      	cbnz	r4, 8005bb6 <__pow5mult+0x56>
 8005ba2:	f240 2171 	movw	r1, #625	; 0x271
 8005ba6:	4630      	mov	r0, r6
 8005ba8:	f7ff ff3b 	bl	8005a22 <__i2b>
 8005bac:	2300      	movs	r3, #0
 8005bae:	f8c8 0008 	str.w	r0, [r8, #8]
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	6003      	str	r3, [r0, #0]
 8005bb6:	f04f 0800 	mov.w	r8, #0
 8005bba:	07eb      	lsls	r3, r5, #31
 8005bbc:	d50a      	bpl.n	8005bd4 <__pow5mult+0x74>
 8005bbe:	4639      	mov	r1, r7
 8005bc0:	4622      	mov	r2, r4
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	f7ff ff36 	bl	8005a34 <__multiply>
 8005bc8:	4639      	mov	r1, r7
 8005bca:	4681      	mov	r9, r0
 8005bcc:	4630      	mov	r0, r6
 8005bce:	f7ff fe88 	bl	80058e2 <_Bfree>
 8005bd2:	464f      	mov	r7, r9
 8005bd4:	106d      	asrs	r5, r5, #1
 8005bd6:	d00b      	beq.n	8005bf0 <__pow5mult+0x90>
 8005bd8:	6820      	ldr	r0, [r4, #0]
 8005bda:	b938      	cbnz	r0, 8005bec <__pow5mult+0x8c>
 8005bdc:	4622      	mov	r2, r4
 8005bde:	4621      	mov	r1, r4
 8005be0:	4630      	mov	r0, r6
 8005be2:	f7ff ff27 	bl	8005a34 <__multiply>
 8005be6:	6020      	str	r0, [r4, #0]
 8005be8:	f8c0 8000 	str.w	r8, [r0]
 8005bec:	4604      	mov	r4, r0
 8005bee:	e7e4      	b.n	8005bba <__pow5mult+0x5a>
 8005bf0:	4638      	mov	r0, r7
 8005bf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bf6:	bf00      	nop
 8005bf8:	08006248 	.word	0x08006248

08005bfc <__lshift>:
 8005bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c00:	460c      	mov	r4, r1
 8005c02:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c06:	6923      	ldr	r3, [r4, #16]
 8005c08:	6849      	ldr	r1, [r1, #4]
 8005c0a:	eb0a 0903 	add.w	r9, sl, r3
 8005c0e:	68a3      	ldr	r3, [r4, #8]
 8005c10:	4607      	mov	r7, r0
 8005c12:	4616      	mov	r6, r2
 8005c14:	f109 0501 	add.w	r5, r9, #1
 8005c18:	42ab      	cmp	r3, r5
 8005c1a:	db32      	blt.n	8005c82 <__lshift+0x86>
 8005c1c:	4638      	mov	r0, r7
 8005c1e:	f7ff fe2c 	bl	800587a <_Balloc>
 8005c22:	2300      	movs	r3, #0
 8005c24:	4680      	mov	r8, r0
 8005c26:	f100 0114 	add.w	r1, r0, #20
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	4553      	cmp	r3, sl
 8005c2e:	db2b      	blt.n	8005c88 <__lshift+0x8c>
 8005c30:	6920      	ldr	r0, [r4, #16]
 8005c32:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c36:	f104 0314 	add.w	r3, r4, #20
 8005c3a:	f016 021f 	ands.w	r2, r6, #31
 8005c3e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c42:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c46:	d025      	beq.n	8005c94 <__lshift+0x98>
 8005c48:	f1c2 0e20 	rsb	lr, r2, #32
 8005c4c:	2000      	movs	r0, #0
 8005c4e:	681e      	ldr	r6, [r3, #0]
 8005c50:	468a      	mov	sl, r1
 8005c52:	4096      	lsls	r6, r2
 8005c54:	4330      	orrs	r0, r6
 8005c56:	f84a 0b04 	str.w	r0, [sl], #4
 8005c5a:	f853 0b04 	ldr.w	r0, [r3], #4
 8005c5e:	459c      	cmp	ip, r3
 8005c60:	fa20 f00e 	lsr.w	r0, r0, lr
 8005c64:	d814      	bhi.n	8005c90 <__lshift+0x94>
 8005c66:	6048      	str	r0, [r1, #4]
 8005c68:	b108      	cbz	r0, 8005c6e <__lshift+0x72>
 8005c6a:	f109 0502 	add.w	r5, r9, #2
 8005c6e:	3d01      	subs	r5, #1
 8005c70:	4638      	mov	r0, r7
 8005c72:	f8c8 5010 	str.w	r5, [r8, #16]
 8005c76:	4621      	mov	r1, r4
 8005c78:	f7ff fe33 	bl	80058e2 <_Bfree>
 8005c7c:	4640      	mov	r0, r8
 8005c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c82:	3101      	adds	r1, #1
 8005c84:	005b      	lsls	r3, r3, #1
 8005c86:	e7c7      	b.n	8005c18 <__lshift+0x1c>
 8005c88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	e7cd      	b.n	8005c2c <__lshift+0x30>
 8005c90:	4651      	mov	r1, sl
 8005c92:	e7dc      	b.n	8005c4e <__lshift+0x52>
 8005c94:	3904      	subs	r1, #4
 8005c96:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c9a:	f841 2f04 	str.w	r2, [r1, #4]!
 8005c9e:	459c      	cmp	ip, r3
 8005ca0:	d8f9      	bhi.n	8005c96 <__lshift+0x9a>
 8005ca2:	e7e4      	b.n	8005c6e <__lshift+0x72>

08005ca4 <__mcmp>:
 8005ca4:	6903      	ldr	r3, [r0, #16]
 8005ca6:	690a      	ldr	r2, [r1, #16]
 8005ca8:	1a9b      	subs	r3, r3, r2
 8005caa:	b530      	push	{r4, r5, lr}
 8005cac:	d10c      	bne.n	8005cc8 <__mcmp+0x24>
 8005cae:	0092      	lsls	r2, r2, #2
 8005cb0:	3014      	adds	r0, #20
 8005cb2:	3114      	adds	r1, #20
 8005cb4:	1884      	adds	r4, r0, r2
 8005cb6:	4411      	add	r1, r2
 8005cb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005cbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005cc0:	4295      	cmp	r5, r2
 8005cc2:	d003      	beq.n	8005ccc <__mcmp+0x28>
 8005cc4:	d305      	bcc.n	8005cd2 <__mcmp+0x2e>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	4618      	mov	r0, r3
 8005cca:	bd30      	pop	{r4, r5, pc}
 8005ccc:	42a0      	cmp	r0, r4
 8005cce:	d3f3      	bcc.n	8005cb8 <__mcmp+0x14>
 8005cd0:	e7fa      	b.n	8005cc8 <__mcmp+0x24>
 8005cd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cd6:	e7f7      	b.n	8005cc8 <__mcmp+0x24>

08005cd8 <__mdiff>:
 8005cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cdc:	460d      	mov	r5, r1
 8005cde:	4607      	mov	r7, r0
 8005ce0:	4611      	mov	r1, r2
 8005ce2:	4628      	mov	r0, r5
 8005ce4:	4614      	mov	r4, r2
 8005ce6:	f7ff ffdd 	bl	8005ca4 <__mcmp>
 8005cea:	1e06      	subs	r6, r0, #0
 8005cec:	d108      	bne.n	8005d00 <__mdiff+0x28>
 8005cee:	4631      	mov	r1, r6
 8005cf0:	4638      	mov	r0, r7
 8005cf2:	f7ff fdc2 	bl	800587a <_Balloc>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d00:	bfa4      	itt	ge
 8005d02:	4623      	movge	r3, r4
 8005d04:	462c      	movge	r4, r5
 8005d06:	4638      	mov	r0, r7
 8005d08:	6861      	ldr	r1, [r4, #4]
 8005d0a:	bfa6      	itte	ge
 8005d0c:	461d      	movge	r5, r3
 8005d0e:	2600      	movge	r6, #0
 8005d10:	2601      	movlt	r6, #1
 8005d12:	f7ff fdb2 	bl	800587a <_Balloc>
 8005d16:	692b      	ldr	r3, [r5, #16]
 8005d18:	60c6      	str	r6, [r0, #12]
 8005d1a:	6926      	ldr	r6, [r4, #16]
 8005d1c:	f105 0914 	add.w	r9, r5, #20
 8005d20:	f104 0214 	add.w	r2, r4, #20
 8005d24:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005d28:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005d2c:	f100 0514 	add.w	r5, r0, #20
 8005d30:	f04f 0e00 	mov.w	lr, #0
 8005d34:	f852 ab04 	ldr.w	sl, [r2], #4
 8005d38:	f859 4b04 	ldr.w	r4, [r9], #4
 8005d3c:	fa1e f18a 	uxtah	r1, lr, sl
 8005d40:	b2a3      	uxth	r3, r4
 8005d42:	1ac9      	subs	r1, r1, r3
 8005d44:	0c23      	lsrs	r3, r4, #16
 8005d46:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005d4a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005d4e:	b289      	uxth	r1, r1
 8005d50:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005d54:	45c8      	cmp	r8, r9
 8005d56:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005d5a:	4694      	mov	ip, r2
 8005d5c:	f845 3b04 	str.w	r3, [r5], #4
 8005d60:	d8e8      	bhi.n	8005d34 <__mdiff+0x5c>
 8005d62:	45bc      	cmp	ip, r7
 8005d64:	d304      	bcc.n	8005d70 <__mdiff+0x98>
 8005d66:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005d6a:	b183      	cbz	r3, 8005d8e <__mdiff+0xb6>
 8005d6c:	6106      	str	r6, [r0, #16]
 8005d6e:	e7c5      	b.n	8005cfc <__mdiff+0x24>
 8005d70:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005d74:	fa1e f381 	uxtah	r3, lr, r1
 8005d78:	141a      	asrs	r2, r3, #16
 8005d7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d84:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005d88:	f845 3b04 	str.w	r3, [r5], #4
 8005d8c:	e7e9      	b.n	8005d62 <__mdiff+0x8a>
 8005d8e:	3e01      	subs	r6, #1
 8005d90:	e7e9      	b.n	8005d66 <__mdiff+0x8e>

08005d92 <__d2b>:
 8005d92:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005d96:	460e      	mov	r6, r1
 8005d98:	2101      	movs	r1, #1
 8005d9a:	ec59 8b10 	vmov	r8, r9, d0
 8005d9e:	4615      	mov	r5, r2
 8005da0:	f7ff fd6b 	bl	800587a <_Balloc>
 8005da4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005da8:	4607      	mov	r7, r0
 8005daa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005dae:	bb34      	cbnz	r4, 8005dfe <__d2b+0x6c>
 8005db0:	9301      	str	r3, [sp, #4]
 8005db2:	f1b8 0300 	subs.w	r3, r8, #0
 8005db6:	d027      	beq.n	8005e08 <__d2b+0x76>
 8005db8:	a802      	add	r0, sp, #8
 8005dba:	f840 3d08 	str.w	r3, [r0, #-8]!
 8005dbe:	f7ff fe01 	bl	80059c4 <__lo0bits>
 8005dc2:	9900      	ldr	r1, [sp, #0]
 8005dc4:	b1f0      	cbz	r0, 8005e04 <__d2b+0x72>
 8005dc6:	9a01      	ldr	r2, [sp, #4]
 8005dc8:	f1c0 0320 	rsb	r3, r0, #32
 8005dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd0:	430b      	orrs	r3, r1
 8005dd2:	40c2      	lsrs	r2, r0
 8005dd4:	617b      	str	r3, [r7, #20]
 8005dd6:	9201      	str	r2, [sp, #4]
 8005dd8:	9b01      	ldr	r3, [sp, #4]
 8005dda:	61bb      	str	r3, [r7, #24]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	bf14      	ite	ne
 8005de0:	2102      	movne	r1, #2
 8005de2:	2101      	moveq	r1, #1
 8005de4:	6139      	str	r1, [r7, #16]
 8005de6:	b1c4      	cbz	r4, 8005e1a <__d2b+0x88>
 8005de8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005dec:	4404      	add	r4, r0
 8005dee:	6034      	str	r4, [r6, #0]
 8005df0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005df4:	6028      	str	r0, [r5, #0]
 8005df6:	4638      	mov	r0, r7
 8005df8:	b003      	add	sp, #12
 8005dfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005dfe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e02:	e7d5      	b.n	8005db0 <__d2b+0x1e>
 8005e04:	6179      	str	r1, [r7, #20]
 8005e06:	e7e7      	b.n	8005dd8 <__d2b+0x46>
 8005e08:	a801      	add	r0, sp, #4
 8005e0a:	f7ff fddb 	bl	80059c4 <__lo0bits>
 8005e0e:	9b01      	ldr	r3, [sp, #4]
 8005e10:	617b      	str	r3, [r7, #20]
 8005e12:	2101      	movs	r1, #1
 8005e14:	6139      	str	r1, [r7, #16]
 8005e16:	3020      	adds	r0, #32
 8005e18:	e7e5      	b.n	8005de6 <__d2b+0x54>
 8005e1a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005e1e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005e22:	6030      	str	r0, [r6, #0]
 8005e24:	6918      	ldr	r0, [r3, #16]
 8005e26:	f7ff fdae 	bl	8005986 <__hi0bits>
 8005e2a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005e2e:	e7e1      	b.n	8005df4 <__d2b+0x62>

08005e30 <_calloc_r>:
 8005e30:	b538      	push	{r3, r4, r5, lr}
 8005e32:	fb02 f401 	mul.w	r4, r2, r1
 8005e36:	4621      	mov	r1, r4
 8005e38:	f000 f808 	bl	8005e4c <_malloc_r>
 8005e3c:	4605      	mov	r5, r0
 8005e3e:	b118      	cbz	r0, 8005e48 <_calloc_r+0x18>
 8005e40:	4622      	mov	r2, r4
 8005e42:	2100      	movs	r1, #0
 8005e44:	f7fe fb60 	bl	8004508 <memset>
 8005e48:	4628      	mov	r0, r5
 8005e4a:	bd38      	pop	{r3, r4, r5, pc}

08005e4c <_malloc_r>:
 8005e4c:	b570      	push	{r4, r5, r6, lr}
 8005e4e:	1ccd      	adds	r5, r1, #3
 8005e50:	f025 0503 	bic.w	r5, r5, #3
 8005e54:	3508      	adds	r5, #8
 8005e56:	2d0c      	cmp	r5, #12
 8005e58:	bf38      	it	cc
 8005e5a:	250c      	movcc	r5, #12
 8005e5c:	2d00      	cmp	r5, #0
 8005e5e:	4606      	mov	r6, r0
 8005e60:	db01      	blt.n	8005e66 <_malloc_r+0x1a>
 8005e62:	42a9      	cmp	r1, r5
 8005e64:	d903      	bls.n	8005e6e <_malloc_r+0x22>
 8005e66:	230c      	movs	r3, #12
 8005e68:	6033      	str	r3, [r6, #0]
 8005e6a:	2000      	movs	r0, #0
 8005e6c:	bd70      	pop	{r4, r5, r6, pc}
 8005e6e:	f000 f869 	bl	8005f44 <__malloc_lock>
 8005e72:	4a21      	ldr	r2, [pc, #132]	; (8005ef8 <_malloc_r+0xac>)
 8005e74:	6814      	ldr	r4, [r2, #0]
 8005e76:	4621      	mov	r1, r4
 8005e78:	b991      	cbnz	r1, 8005ea0 <_malloc_r+0x54>
 8005e7a:	4c20      	ldr	r4, [pc, #128]	; (8005efc <_malloc_r+0xb0>)
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	b91b      	cbnz	r3, 8005e88 <_malloc_r+0x3c>
 8005e80:	4630      	mov	r0, r6
 8005e82:	f000 f83d 	bl	8005f00 <_sbrk_r>
 8005e86:	6020      	str	r0, [r4, #0]
 8005e88:	4629      	mov	r1, r5
 8005e8a:	4630      	mov	r0, r6
 8005e8c:	f000 f838 	bl	8005f00 <_sbrk_r>
 8005e90:	1c43      	adds	r3, r0, #1
 8005e92:	d124      	bne.n	8005ede <_malloc_r+0x92>
 8005e94:	230c      	movs	r3, #12
 8005e96:	6033      	str	r3, [r6, #0]
 8005e98:	4630      	mov	r0, r6
 8005e9a:	f000 f854 	bl	8005f46 <__malloc_unlock>
 8005e9e:	e7e4      	b.n	8005e6a <_malloc_r+0x1e>
 8005ea0:	680b      	ldr	r3, [r1, #0]
 8005ea2:	1b5b      	subs	r3, r3, r5
 8005ea4:	d418      	bmi.n	8005ed8 <_malloc_r+0x8c>
 8005ea6:	2b0b      	cmp	r3, #11
 8005ea8:	d90f      	bls.n	8005eca <_malloc_r+0x7e>
 8005eaa:	600b      	str	r3, [r1, #0]
 8005eac:	50cd      	str	r5, [r1, r3]
 8005eae:	18cc      	adds	r4, r1, r3
 8005eb0:	4630      	mov	r0, r6
 8005eb2:	f000 f848 	bl	8005f46 <__malloc_unlock>
 8005eb6:	f104 000b 	add.w	r0, r4, #11
 8005eba:	1d23      	adds	r3, r4, #4
 8005ebc:	f020 0007 	bic.w	r0, r0, #7
 8005ec0:	1ac3      	subs	r3, r0, r3
 8005ec2:	d0d3      	beq.n	8005e6c <_malloc_r+0x20>
 8005ec4:	425a      	negs	r2, r3
 8005ec6:	50e2      	str	r2, [r4, r3]
 8005ec8:	e7d0      	b.n	8005e6c <_malloc_r+0x20>
 8005eca:	428c      	cmp	r4, r1
 8005ecc:	684b      	ldr	r3, [r1, #4]
 8005ece:	bf16      	itet	ne
 8005ed0:	6063      	strne	r3, [r4, #4]
 8005ed2:	6013      	streq	r3, [r2, #0]
 8005ed4:	460c      	movne	r4, r1
 8005ed6:	e7eb      	b.n	8005eb0 <_malloc_r+0x64>
 8005ed8:	460c      	mov	r4, r1
 8005eda:	6849      	ldr	r1, [r1, #4]
 8005edc:	e7cc      	b.n	8005e78 <_malloc_r+0x2c>
 8005ede:	1cc4      	adds	r4, r0, #3
 8005ee0:	f024 0403 	bic.w	r4, r4, #3
 8005ee4:	42a0      	cmp	r0, r4
 8005ee6:	d005      	beq.n	8005ef4 <_malloc_r+0xa8>
 8005ee8:	1a21      	subs	r1, r4, r0
 8005eea:	4630      	mov	r0, r6
 8005eec:	f000 f808 	bl	8005f00 <_sbrk_r>
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	d0cf      	beq.n	8005e94 <_malloc_r+0x48>
 8005ef4:	6025      	str	r5, [r4, #0]
 8005ef6:	e7db      	b.n	8005eb0 <_malloc_r+0x64>
 8005ef8:	20000300 	.word	0x20000300
 8005efc:	20000304 	.word	0x20000304

08005f00 <_sbrk_r>:
 8005f00:	b538      	push	{r3, r4, r5, lr}
 8005f02:	4c06      	ldr	r4, [pc, #24]	; (8005f1c <_sbrk_r+0x1c>)
 8005f04:	2300      	movs	r3, #0
 8005f06:	4605      	mov	r5, r0
 8005f08:	4608      	mov	r0, r1
 8005f0a:	6023      	str	r3, [r4, #0]
 8005f0c:	f7fe f9ee 	bl	80042ec <_sbrk>
 8005f10:	1c43      	adds	r3, r0, #1
 8005f12:	d102      	bne.n	8005f1a <_sbrk_r+0x1a>
 8005f14:	6823      	ldr	r3, [r4, #0]
 8005f16:	b103      	cbz	r3, 8005f1a <_sbrk_r+0x1a>
 8005f18:	602b      	str	r3, [r5, #0]
 8005f1a:	bd38      	pop	{r3, r4, r5, pc}
 8005f1c:	20000504 	.word	0x20000504

08005f20 <__ascii_mbtowc>:
 8005f20:	b082      	sub	sp, #8
 8005f22:	b901      	cbnz	r1, 8005f26 <__ascii_mbtowc+0x6>
 8005f24:	a901      	add	r1, sp, #4
 8005f26:	b142      	cbz	r2, 8005f3a <__ascii_mbtowc+0x1a>
 8005f28:	b14b      	cbz	r3, 8005f3e <__ascii_mbtowc+0x1e>
 8005f2a:	7813      	ldrb	r3, [r2, #0]
 8005f2c:	600b      	str	r3, [r1, #0]
 8005f2e:	7812      	ldrb	r2, [r2, #0]
 8005f30:	1c10      	adds	r0, r2, #0
 8005f32:	bf18      	it	ne
 8005f34:	2001      	movne	r0, #1
 8005f36:	b002      	add	sp, #8
 8005f38:	4770      	bx	lr
 8005f3a:	4610      	mov	r0, r2
 8005f3c:	e7fb      	b.n	8005f36 <__ascii_mbtowc+0x16>
 8005f3e:	f06f 0001 	mvn.w	r0, #1
 8005f42:	e7f8      	b.n	8005f36 <__ascii_mbtowc+0x16>

08005f44 <__malloc_lock>:
 8005f44:	4770      	bx	lr

08005f46 <__malloc_unlock>:
 8005f46:	4770      	bx	lr

08005f48 <__ascii_wctomb>:
 8005f48:	b149      	cbz	r1, 8005f5e <__ascii_wctomb+0x16>
 8005f4a:	2aff      	cmp	r2, #255	; 0xff
 8005f4c:	bf85      	ittet	hi
 8005f4e:	238a      	movhi	r3, #138	; 0x8a
 8005f50:	6003      	strhi	r3, [r0, #0]
 8005f52:	700a      	strbls	r2, [r1, #0]
 8005f54:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005f58:	bf98      	it	ls
 8005f5a:	2001      	movls	r0, #1
 8005f5c:	4770      	bx	lr
 8005f5e:	4608      	mov	r0, r1
 8005f60:	4770      	bx	lr
	...

08005f64 <_init>:
 8005f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f66:	bf00      	nop
 8005f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6a:	bc08      	pop	{r3}
 8005f6c:	469e      	mov	lr, r3
 8005f6e:	4770      	bx	lr

08005f70 <_fini>:
 8005f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f72:	bf00      	nop
 8005f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f76:	bc08      	pop	{r3}
 8005f78:	469e      	mov	lr, r3
 8005f7a:	4770      	bx	lr
