# ============================================
# CACTI 配置檔 - 專門測試 SA (1024個 Sense Amplifier)
# 模擬 1024 個 column 的陣列
# ============================================

# 最小化行數，最大化列數以突出 SA 的影響
# 2 sets * 128 bytes = 256 bytes
-size (bytes) 256

-block size (bytes) 128
-associativity 1

-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0

-UCA bank count 1
-technology (u) 0.032

-page size (bits) 8192 
-burst length 8
-internal prefetch width 8

# 使用 SRAM
-Data array cell type - "itrs-hp"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-hp"

# 1024 bit 輸出 = 1024 個 SA
-output/input bus width 1024

-operating temperature (K) 350
-cache type "ram"
-tag size (b) "default"
-access mode (normal, sequential, fast) - "fast"

-design objective (weight delay, dynamic power, leakage power, cycle time, area) 0:0:0:0:100
-deviate (delay, dynamic power, leakage power, cycle time, area) 100:100000:100000:100000:100000

-Optimize ED or ED^2 (ED, ED^2, NONE): "NONE"
-Cache model (NUCA, UCA)  - "UCA"
-NUCA bank count 0

-Wire signalling (fullswing, lowswing, default) - "Global_10"
-Wire inside mat - "global"
-Wire outside mat - "global"

-Interconnect projection - "conservative"

-Core count 8
-Cache level (L2/L3) - "L3"
-Add ECC - "false"

-Print level (DETAILED, CONCISE) - "DETAILED"
-Print input parameters - "true"

# 強制配置: 1 row, 讓 SA 數量 = 列數
-Force cache config - "true"
-Ndwl 1
-Ndbl 1
-Nspd 1
-Ndcm 1
-Ndsam1 1
-Ndsam2 1


