
*** Running vivado
    with args -log design_1_CordicAccelerator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_CordicAccelerator_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_CordicAccelerator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ashwin/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/HDD/Vivado/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_CordicAccelerator_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29105
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2400.086 ; gain = 0.000 ; free physical = 1582 ; free virtual = 6599
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_CordicAccelerator_0_0' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ip/design_1_CordicAccelerator_0_0/synth/design_1_CordicAccelerator_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'toplevel' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/toplevel.v:23]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Accelerator' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/Accelerator.sv:3]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BusInterface' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/BusInterface.svh:28]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_LOG2_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BusInterface' (0#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/BusInterface.svh:28]
INFO: [Synth 8-6157] synthesizing module 'LutInterface' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/LutInterface.svh:6]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_LOG2_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LutInterface' (0#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/LutInterface.svh:6]
INFO: [Synth 8-6157] synthesizing module 'CordicInterface' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/CordicInterface.svh:4]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_LOG2_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CordicInterface' (0#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/CordicInterface.svh:4]
INFO: [Synth 8-6157] synthesizing module 'BusManager' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/BusManager.sv:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BusManager' (1#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/BusManager.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/Controller.sv:28]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_HALFWORD bound to: 16 - type: integer 
	Parameter p_ANGLE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter p_IDLE bound to: 2'b00 
	Parameter p_PRE_C bound to: 2'b01 
	Parameter p_CORDIC bound to: 2'b10 
	Parameter p_POST_C bound to: 2'b11 
	Parameter p_CIRCULAR bound to: 1'b1 
	Parameter p_HYPERBOLIC bound to: 1'b0 
	Parameter p_VECTOR bound to: 1'b0 
	Parameter p_ROTATION bound to: 1'b1 
	Parameter p_RIGHT_ANGLE bound to: 1073741824 - type: integer 
	Parameter p_LOW_ANGLE bound to: -2147483648 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/Controller.sv:28]
INFO: [Synth 8-6157] synthesizing module 'Cordic' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/Cordic.sv:3]
	Parameter p_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Cordic' (3#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/Cordic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Lut' [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/Lut.sv:3]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_ANGLE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Lut' (4#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/Lut.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Accelerator' (5#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/Accelerator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (6#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ipshared/bf85/src/toplevel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CordicAccelerator_0_0' (7#1) [/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.gen/sources_1/bd/design_1/ip/design_1_CordicAccelerator_0_0/synth/design_1_CordicAccelerator_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2410.766 ; gain = 10.680 ; free physical = 3069 ; free virtual = 8133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2427.609 ; gain = 27.523 ; free physical = 3178 ; free virtual = 8245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2427.609 ; gain = 27.523 ; free physical = 3178 ; free virtual = 8245
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2427.609 ; gain = 0.000 ; free physical = 3145 ; free virtual = 8213
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.391 ; gain = 0.000 ; free physical = 2905 ; free virtual = 7997
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2593.391 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 3022 ; free virtual = 8112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 3019 ; free virtual = 8109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 3019 ; free virtual = 8108
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'controllerState_reg' in module 'Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_IDLE |                               00 |                               00
                 p_PRE_C |                               01 |                               01
                p_CORDIC |                               10 |                               10
                p_POST_C |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'controllerState_reg' using encoding 'sequential' in module 'Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 3029 ; free virtual = 8129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 12    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 16    
	   4 Input   32 Bit        Muxes := 9     
	   5 Input   32 Bit        Muxes := 1     
	  33 Input   32 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2873 ; free virtual = 8011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2356 ; free virtual = 7492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2355 ; free virtual = 7491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2351 ; free virtual = 7486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2637 ; free virtual = 7787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2637 ; free virtual = 7787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2621 ; free virtual = 7772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2619 ; free virtual = 7770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2625 ; free virtual = 7775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2624 ; free virtual = 7775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    68|
|2     |LUT1   |   102|
|3     |LUT2   |    11|
|4     |LUT3   |   125|
|5     |LUT4   |    72|
|6     |LUT5   |   197|
|7     |LUT6   |   258|
|8     |MUXF7  |    32|
|9     |FDRE   |   383|
|10    |FDSE   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2624 ; free virtual = 7775
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2593.391 ; gain = 27.523 ; free physical = 2802 ; free virtual = 7953
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2593.391 ; gain = 193.305 ; free physical = 2814 ; free virtual = 7965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2593.391 ; gain = 0.000 ; free physical = 3041 ; free virtual = 8192
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.391 ; gain = 0.000 ; free physical = 2992 ; free virtual = 8140
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2593.391 ; gain = 193.625 ; free physical = 3133 ; free virtual = 8282
INFO: [Common 17-1381] The checkpoint '/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/design_1_CordicAccelerator_0_0_synth_1/design_1_CordicAccelerator_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_CordicAccelerator_0_0, cache-ID = 66edf6b913bca95f
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/design_1_CordicAccelerator_0_0_synth_1/design_1_CordicAccelerator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_CordicAccelerator_0_0_utilization_synth.rpt -pb design_1_CordicAccelerator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 27 18:44:35 2022...
