Source Block: hdl/library/ad463x_data_capture/ad463x_data_capture.v@56:66@HdlIdDef

);

reg csn_d;

wire reset;

always @(posedge clk) begin
  csn_d <= csn;
end


Diff Content:
- 61 wire reset;
+ 61   wire reset;

Clone Blocks:
