// Seed: 167712432
module module_0 (
    output wor id_0,
    output wor id_1,
    output supply1 id_2,
    output wand id_3,
    input tri id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri id_9,
    output tri1 id_10,
    input supply1 id_11
    , id_18,
    output wire id_12,
    output tri1 id_13,
    output uwire id_14,
    output wire id_15,
    input wire id_16
);
endmodule
module module_1 (
    input  logic id_0,
    output tri   id_1,
    input  wand  id_2,
    output uwire id_3,
    output tri   id_4,
    output logic id_5,
    input  wor   id_6
);
  always id_5 <= id_0;
  module_0(
      id_3,
      id_1,
      id_4,
      id_3,
      id_6,
      id_3,
      id_6,
      id_1,
      id_1,
      id_2,
      id_3,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1,
      id_2
  );
  wire id_8;
  nor (id_1, id_2, id_6, id_0);
  assign id_1 = 1;
endmodule
