Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-39206IM
Date:        Sun Apr 24 20:48:38 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch Universalus_Universalus_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srr to C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srf

hdl_info_gen completed
# Sun Apr 24 20:48:39 2022

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srr"
Running: Universalus in foreground

Running proj_1|Universalus

Running Flow: compile (Compile) on proj_1|Universalus
# Sun Apr 24 20:48:39 2022

Running Flow: compile_flow (Compile Process) on proj_1|Universalus
# Sun Apr 24 20:48:39 2022

Running: compiler (Compile Input) on proj_1|Universalus
# Sun Apr 24 20:48:39 2022
Copied C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\synwork\Universalus_Universalus_comp.srs to C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srs

compiler completed
# Sun Apr 24 20:48:44 2022

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|Universalus
# Sun Apr 24 20:48:44 2022

multi_srs_gen completed
# Sun Apr 24 20:48:44 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\synwork\Universalus_Universalus_mult.srs to C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srs
Copied C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srr to C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srf
Complete: Compile Process on proj_1|Universalus

Running: premap (Premap) on proj_1|Universalus
# Sun Apr 24 20:48:44 2022

premap completed with warnings
# Sun Apr 24 20:48:49 2022

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on proj_1|Universalus

Running Flow: map (Map) on proj_1|Universalus
# Sun Apr 24 20:48:49 2022

Running: fpga_mapper (Map & Optimize) on proj_1|Universalus
# Sun Apr 24 20:48:49 2022
Copied C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\synwork\Universalus_Universalus_m.srm to C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srm

fpga_mapper completed with warnings
# Sun Apr 24 20:48:57 2022

Return Code: 1
Run Time:00h:00m:08s
Complete: Map on proj_1|Universalus
Copied C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srr to C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\Universalus_Universalus.srf
Complete: Logic Synthesis on proj_1|Universalus
TCL script complete: "Universalus_Universalus_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Labas\Desktop\Skaitmenine logika\3 LD\Universalus\proj_1.prj
batch mode default:no
