
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.281 ; gain = 0.000
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/31930/Desktop/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36548
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.281 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/31930/Desktop/lab4/rtl/top.v:27]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [C:/Users/31930/Desktop/lab4/rtl/myCPU/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v:23]
WARNING: [Synth 8-151] case item 6'b000000 is unreachable [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v:35]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v:23]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'd' does not match port width (12) of module 'floprc' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:68]
WARNING: [Synth 8-689] width (13) of port connection 'q' does not match port width (12) of module 'floprc' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:69]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'q' does not match port width (8) of module 'flopr' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:74]
WARNING: [Synth 8-689] width (2) of port connection 'q' does not match port width (8) of module 'flopr' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [Synth 8-3848] Net equalD in module/entity controller does not have driver. [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:27]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'alucontrolE' does not match port width (8) of module 'controller' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:48]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (9#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (11#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (12#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (13#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (14#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'eqcmp' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eqcmp' (15#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (15#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (15#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (16#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (17#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v:23]
WARNING: [Synth 8-7071] port 'overflow' of module 'alu' is unconnected for instance 'alu' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:137]
WARNING: [Synth 8-7071] port 'zero' of module 'alu' is unconnected for instance 'alu' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:137]
WARNING: [Synth 8-7023] instance 'alu' of module 'alu' has 6 connections declared, but only 4 given [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:137]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (17#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (17#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (17#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
WARNING: [Synth 8-3848] Net flushD in module/entity datapath does not have driver. [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:57]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (18#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (19#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/31930/Desktop/lab4/rtl/myCPU/mycpu_top.v:52]
INFO: [Synth 8-6157] synthesizing module 'instdec' [C:/Users/31930/Desktop/lab4/rtl/myCPU/utils/instdec.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/31930/Desktop/lab4/rtl/myCPU/utils/instdec.v:116]
INFO: [Synth 8-6155] done synthesizing module 'instdec' (20#1) [C:/Users/31930/Desktop/lab4/rtl/myCPU/utils/instdec.v:27]
WARNING: [Synth 8-7071] port 'ascii' of module 'instdec' is unconnected for instance 'instdec' [C:/Users/31930/Desktop/lab4/rtl/myCPU/mycpu_top.v:52]
WARNING: [Synth 8-7023] instance 'instdec' of module 'instdec' has 2 connections declared, but only 1 given [C:/Users/31930/Desktop/lab4/rtl/myCPU/mycpu_top.v:52]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (21#1) [C:/Users/31930/Desktop/lab4/rtl/myCPU/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [C:/Users/31930/Desktop/lab4/project_1/project_1.runs/synth_1/.Xil/Vivado-34112-DESKTOP-UOKA3RC/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (22#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.runs/synth_1/.Xil/Vivado-34112-DESKTOP-UOKA3RC/realtime/inst_ram_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta' of module 'inst_ram' is unconnected for instance 'inst_ram' [C:/Users/31930/Desktop/lab4/rtl/top.v:63]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'inst_ram' is unconnected for instance 'inst_ram' [C:/Users/31930/Desktop/lab4/rtl/top.v:63]
WARNING: [Synth 8-7023] instance 'inst_ram' of module 'inst_ram' has 8 connections declared, but only 6 given [C:/Users/31930/Desktop/lab4/rtl/top.v:63]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/31930/Desktop/lab4/project_1/project_1.runs/synth_1/.Xil/Vivado-34112-DESKTOP-UOKA3RC/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (23#1) [C:/Users/31930/Desktop/lab4/project_1/project_1.runs/synth_1/.Xil/Vivado-34112-DESKTOP-UOKA3RC/realtime/data_ram_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta' of module 'data_ram' is unconnected for instance 'data_ram' [C:/Users/31930/Desktop/lab4/rtl/top.v:74]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'data_ram' is unconnected for instance 'data_ram' [C:/Users/31930/Desktop/lab4/rtl/top.v:74]
WARNING: [Synth 8-7023] instance 'data_ram' of module 'data_ram' has 8 connections declared, but only 6 given [C:/Users/31930/Desktop/lab4/rtl/top.v:74]
INFO: [Synth 8-6155] done synthesizing module 'top' (24#1) [C:/Users/31930/Desktop/lab4/rtl/top.v:27]
WARNING: [Synth 8-7129] Port a[31] in module sl2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module sl2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1252.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1252.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1252.281 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1252.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/31930/Desktop/lab4/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [c:/Users/31930/Desktop/lab4/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [c:/Users/31930/Desktop/lab4/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [c:/Users/31930/Desktop/lab4/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1273.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1273.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for data_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 5     
+---Muxes : 
	  29 Input   39 Bit        Muxes := 1     
	   5 Input   39 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 3     
	   3 Input   39 Bit        Muxes := 1     
	  26 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------+-----------+----------------------+--------------+
|top         | cpu/mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------+-----------+----------------------+--------------+
|top         | cpu/mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_ram has unconnected pin rsta
CRITICAL WARNING: [Synth 8-4442] BlackBox module data_ram has unconnected pin rsta
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_ram      |         1|
|2     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_ram |     1|
|2     |inst_ram |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    19|
|5     |LUT1     |     3|
|6     |LUT2     |    16|
|7     |LUT3     |     5|
|8     |LUT4     |    61|
|9     |LUT5     |    70|
|10    |LUT6     |   101|
|11    |RAM32M   |    10|
|12    |RAM32X1D |     4|
|13    |FDCE     |   122|
|14    |FDRE     |    74|
|15    |IBUF     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1273.777 ; gain = 21.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1273.777 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1273.777 ; gain = 21.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1273.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: e9faefe4
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 24 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:38 . Memory (MB): peak = 1275.660 ; gain = 23.379
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/31930/Desktop/lab4/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  2 10:07:16 2022...
