// SPDX-License-Identifier: GPL-2.0
//
// Copyright (c) 2020 MediaTek Inc.
// Author: Weiyi Lu <weiyi.lu@mediatek.com>

#include <linux/module.h>
#include "clkchk.h"

static const char * const off_pll_names[] = {
	"nnapll",
	"respll",
	"ethpll",
	"msdcpll",
	"tvdpll1",
	"tvdpll2",
	"mmpll",
	//"mainpll",
	"vdecpll",
	"imgpll",
	"univpll",
	"hdmipll1",
	"hdmipll2",
	"hdmirx_apll",
	"usb1pll",
	"adsppll",
	"apll1",
	"apll2",
	"apll3",
	"apll4",
	"apll5",
	"mfgpll",
	"dgipll",
	"apusys_pll_apupll",
	"apusys_pll_npupll",
	"apusys_pll_apupll1",
	"apusys_pll_apupll2",
	NULL
};

static const char * const all_clk_names[] = {
	"pll_ssusb26m",
	"axi_sel",
	"spm_sel",
	"bus_aximem_sel",
	"vpp_sel",
	"ethdr_sel",
	"ipe_sel",
	"cam_sel",
	"ccu_sel",
	"img_sel",
	"camtm_sel",
	"dsp_sel",
	"dsp1_sel",
	"dsp2_sel",
	"dsp3_sel",
	"dsp4_sel",
	"dsp5_sel",
	"dsp6_sel",
	"dsp7_sel",
	"ipu_if_sel",
	"mfg_sel",
	"camtg_sel",
	"camtg2_sel",
	"camtg3_sel",
	"camtg4_sel",
	"camtg5_sel",
	"uart_sel",
	"spi_sel",
	"spis_sel",
	"msdc50_0_h_sel",
	"msdc50_0_sel",
	"msdc30_1_sel",
	"msdc30_2_sel",
	"intdir_sel",
	"aud_intbus_sel",
	"audio_h_sel",
	"pwrap_ulposc_sel",
	"atb_sel",
	"dp_sel",
	"edp_sel",
	"dpi_sel",
	"disp_pwm0_sel",
	"disp_pwm1_sel",
	"usb_sel",
	"ssusb_xhci_sel",
	"usb_1p_sel",
	"ssusb_xhci_1p_sel",
	"usb_2p_sel",
	"ssusb_xhci_2p_sel",
	"usb_3p_sel",
	"ssusb_xhci_3p_sel",
	"i2c_sel",
	"seninf_sel",
	"seninf1_sel",
	"seninf2_sel",
	"seninf3_sel",
	"gcpu_sel",
	"dxcc_sel",
	"dpmaif_sel",
	"aes_ufsfde_sel",
	"ufs_sel",
	"ufs_tick1us_sel",
	"ufs_mp_sap_sel",
	"venc_sel",
	"vdec_sel",
	"pwm_sel",
	"spmi_p_mst_sel",
	"spmi_m_mst_sel",
	"tl_sel",
	"tl_p1_sel",
	"aes_msdcfde_sel",
	"dsi_occ_sel",
	"wpe_vpp_sel",
	"hdcp_sel",
	"hdcp_24m_sel",
	"hd20_dacr_ref_sel",
	"hd20_hdcp_c_sel",
	"hdmi_xtal_sel",
	"hdmi_apb_sel",
	"snps_eth_250m_sel",
	"snps_eth_62p4m_ptp_sel",
	"snps_eth_50m_rmii_sel",
	"dgi_out_sel",
	"nna0_sel",
	"nna1_sel",
	"adsp_sel",
	"asm_h_sel",
	"asm_m_sel",
	"asm_l_sel",
	"apll1_sel",
	"apll2_sel",
	"apll3_sel",
	"apll4_sel",
	"apll5_sel",
	"i2so1_m_sel",
	"i2so2_m_sel",
	"i2si1_m_sel",
	"i2si2_m_sel",
	"dptx_m_sel",
	"aud_iec_sel",
	"a1sys_hp_sel",
	"a2sys_sel",
	"a3sys_sel",
	"a4sys_sel",
	"spinfi_b_sel",
	"nfi1x_sel",
	"ecc_sel",
	"audio_local_bus_sel",
	"spinor_sel",
	"dvio_dgi_ref_sel",
	"srck_sel",
	"rsvd1_sel",
	"mfg_fast_sel",
	"clk26m_d2",
	"clk26m_d52",
	"in_dgi",
	"in_dgi_d2",
	"in_dgi_d4",
	"in_dgi_d6",
	"in_dgi_d8",
	"mfgpll_opp",
	"mainpll_ck",
	"mainpll_d3",
	"mainpll_d4",
	"mainpll_d4_d2",
	"mainpll_d4_d4",
	"mainpll_d4_d8",
	"mainpll_d5",
	"mainpll_d5_d2",
	"mainpll_d5_d4",
	"mainpll_d5_d8",
	"mainpll_d6",
	"mainpll_d6_d2",
	"mainpll_d6_d4",
	"mainpll_d6_d8",
	"mainpll_d7",
	"mainpll_d7_d2",
	"mainpll_d7_d4",
	"mainpll_d7_d8",
	"mainpll_d9",
	"univpll_ck",
	"univpll_d2",
	"univpll_d3",
	"univpll_d4",
	"univpll_d4_d2",
	"univpll_d4_d4",
	"univpll_d4_d8",
	"univpll_d5",
	"univpll_d5_d2",
	"univpll_d5_d4",
	"univpll_d5_d8",
	"univpll_d6",
	"univpll_d6_d2",
	"univpll_d6_d4",
	"univpll_d6_d8",
	"univpll_d6_d16",
	"univpll_d7",
	"univpll_192m",
	"univpll_192m_d4",
	"univpll_192m_d8",
	"univpll_192m_d16",
	"univpll_192m_d32",
	"imgpll_ck",
	"apll1_ck",
	"apll1_d3",
	"apll1_d4",
	"apll2_ck",
	"apll2_d3",
	"apll2_d4",
	"apll3_ck",
	"apll3_d4",
	"apll4_ck",
	"apll4_d4",
	"apll5_ck",
	"apll5_d4",
	"hdmirx_apll_ck",
	"hdmirx_apll_d3",
	"hdmirx_apll_d4",
	"hdmirx_apll_d6",
	"nnapll_ck",
	"mmpll_ck",
	"mmpll_d4",
	"mmpll_d4_d2",
	"mmpll_d4_d4",
	"mmpll_d5",
	"mmpll_d5_d2",
	"mmpll_d5_d4",
	"mmpll_d6",
	"mmpll_d6_d2",
	"mmpll_d7",
	"mmpll_d9",
	"tvdpll1_ck",
	"tvdpll1_d2",
	"tvdpll1_d4",
	"tvdpll1_d8",
	"tvdpll1_d16",
	"tvdpll2_ck",
	"tvdpll2_d2",
	"tvdpll2_d4",
	"tvdpll2_d8",
	"tvdpll2_d16",
	"msdcpll_ck",
	"msdcpll_d2",
	"msdcpll_d4",
	"msdcpll_d16",
	"ethpll_ck",
	"ethpll_d2",
	"ethpll_d8",
	"ethpll_d10",
	"dgipll_ck",
	"dgipll_d2",
	"vdecpll_ck",
	"ulposc",
	"ulposc_d2",
	"ulposc_d4",
	"ulposc_d7",
	"ulposc_d8",
	"ulposc_d10",
	"ulposc_d16",
	"ulposc2",
	"adsppll_ck",
	"adsppll_d2",
	"adsppll_d4",
	"adsppll_d8",
	"mem_466m",
	"mphone_slave_b",
	"pextp_pipe",
	"ufs_rx_symbol",
	"ufs_tx_symbol",
	"ssusb_u3phy_p1_p_p0",
	"ufs_rx_symbol1",
	"fpc",
	"hdmirx_p",
	"apll12_div0",
	"apll12_div1",
	"apll12_div2",
	"apll12_div3",
	"apll12_div4",
	"apll12_div9",
	"cfg_vpp0",
	"cfg_vpp1",
	"cfg_vdo0",
	"cfg_vdo1",
	"cfg_unipll_ses",
	"cfg_26m_vpp0",
	"cfg_26m_vpp1",
	"cfg_26m_aud",
	"cfg_axi_east",
	"cfg_axi_east_north",
	"cfg_axi_north",
	"cfg_axi_south",
	"cfg_ext_test",
	"ssusb_ref",
	"ssusb_phy_ref",
	"ssusb_p1_ref",
	"ssusb_phy_p1_ref",
	"ssusb_p2_ref",
	"ssusb_phy_p2_ref",
	"ssusb_p3_ref",
	"ssusb_phy_p3_ref",
	"infra_ao_pmic_tmr",
	"infra_ao_pmic_ap",
	"infra_ao_pmic_md",
	"infra_ao_pmic_conn",
	"infra_ao_sej",
	"infra_ao_apxgpt",
	"infra_ao_gce",
	"infra_ao_gce2",
	"infra_ao_therm",
	"infra_ao_pwm_h",
	"infra_ao_pwm1",
	"infra_ao_pwm2",
	"infra_ao_pwm3",
	"infra_ao_pwm4",
	"infra_ao_pwm",
	"infra_ao_uart0",
	"infra_ao_uart1",
	"infra_ao_uart2",
	"infra_ao_uart3",
	"infra_ao_uart4",
	"infra_ao_gce_26m",
	"infra_ao_cq_dma_fpc",
	"infra_ao_uart5",
	"infra_ao_hdmi_26m",
	"infra_ao_spi0",
	"infra_ao_msdc0",
	"infra_ao_msdc1",
	"infra_ao_cg1_msdc2",
	"infra_ao_msdc0_src",
	"infra_ao_trng",
	"infra_ao_auxadc",
	"infra_ao_cpum",
	"infra_ao_hdmi_32k",
	"infra_ao_cec_66m_h",
	"infra_ao_irrx",
	"infra_ao_pcie_tl_26m",
	"infra_ao_msdc1_src",
	"infra_ao_cec_66m_b",
	"infra_ao_pcie_tl_96m",
	"infra_ao_device_apc",
	"infra_ao_ecc_66m_h",
	"infra_ao_debugsys",
	"infra_ao_audio",
	"infra_ao_pcie_tl_32k",
	"infra_ao_dbg_trace",
	"infra_ao_dramc_f26m",
	"infra_ao_irtx",
	"infra_ao_ssusb",
	"infra_ao_disp_pwm",
	"infra_ao_cldma_b",
	"infra_ao_audio_26m_b",
	"infra_ao_spi1",
	"infra_ao_spi2",
	"infra_ao_spi3",
	"infra_ao_unipro_sys",
	"infra_ao_unipro_tick",
	"infra_ao_ufs_mp_sap_b",
	"infra_ao_apdma_b",
	"infra_ao_spi4",
	"infra_ao_spi5",
	"infra_ao_cq_dma",
	"infra_ao_aes_ufsfde",
	"infra_ao_aes",
	"infra_ao_ufs_tick",
	"infra_ao_ssusb_xhci",
	"infra_ao_msdc0_self",
	"infra_ao_msdc1_self",
	"infra_ao_msdc2_self",
	"infra_ao_i2s_dma",
	"infra_ao_ap_msdc0",
	"infra_ao_md_msdc0",
	"infra_ao_cg3_msdc2",
	"infra_ao_gcpu",
	"infra_ao_pcie_peri_26m",
	"infra_ao_gcpu_66m_b",
	"infra_ao_gcpu_133m_b",
	"infra_ao_disp_pwm1",
	"infra_ao_fbist2fpc",
	"infra_ao_device_apc_sync",
	"infra_ao_pcie_p1_peri_26m",
	"infra_ao_spis0",
	"infra_ao_spis1",
	"infra_ao_133m_m_peri",
	"infra_ao_66m_m_peri",
	"infra_ao_pcie_pl_p_250m_p0",
	"infra_ao_pcie_pl_p_250m_p1",
	"infra_ao_pcie_p1_tl_96m",
	"infra_ao_aes_msdcfde_0p",
	"infra_ao_ufs_tx_symbol",
	"infra_ao_ufs_rx_symbol",
	"infra_ao_ufs_rx_symbol1",
	"infra_ao_peri_ufs_mem_sub",
	"nna_nna0",
	"nna_nna1",
	"nna_nna0_emi",
	"nna_ckgen_mem",
	"nna_nna1_emi",
	"nna_nna0_axi",
	"nna_nna1_axi",
	"nna_f26m",
	"nna_axi",
	"scp_adsp_audiodsp",
	"aud_afe",
	"aud_lrck_cnt",
	"aud_spdifin_tuner_apll",
	"aud_spdifin_tuner_dbg",
	"aud_ul_tml",
	"aud_apll1_tuner",
	"aud_apll2_tuner",
	"aud_top0_spdf",
	"aud_apll",
	"aud_apll2",
	"aud_dac",
	"aud_dac_predis",
	"aud_tml",
	"aud_adc",
	"aud_dac_hires",
	"aud_a1sys_hp",
	"aud_afe_dmic1",
	"aud_afe_dmic2",
	"aud_afe_dmic3",
	"aud_afe_dmic4",
	"aud_afe_26m_dmic_tm",
	"aud_ul_tml_hires",
	"aud_adc_hires",
	"aud_adda6_adc",
	"aud_adda6_adc_hires",
	"aud_linein_tuner",
	"aud_earc_tuner",
	"aud_i2sin",
	"aud_tdm_in",
	"aud_i2s_out",
	"aud_tdm_out",
	"aud_hdmi_out",
	"aud_asrc11",
	"aud_asrc12",
	"aud_multi_in",
	"aud_intdir",
	"aud_a1sys",
	"aud_a2sys",
	"aud_pcmif",
	"aud_a3sys",
	"aud_a4sys",
	"aud_memif_ul1",
	"aud_memif_ul2",
	"aud_memif_ul3",
	"aud_memif_ul4",
	"aud_memif_ul5",
	"aud_memif_ul6",
	"aud_memif_ul8",
	"aud_memif_ul9",
	"aud_memif_ul10",
	"aud_memif_dl2",
	"aud_memif_dl3",
	"aud_memif_dl6",
	"aud_memif_dl7",
	"aud_memif_dl8",
	"aud_memif_dl10",
	"aud_memif_dl11",
	"aud_gasrc0",
	"aud_gasrc1",
	"aud_gasrc2",
	"aud_gasrc3",
	"aud_gasrc4",
	"aud_gasrc5",
	"aud_gasrc6",
	"aud_gasrc7",
	"aud_gasrc8",
	"aud_gasrc9",
	"aud_gasrc10",
	"aud_gasrc11",
	"aud_gasrc12",
	"aud_gasrc13",
	"aud_gasrc14",
	"aud_gasrc15",
	"aud_gasrc16",
	"aud_gasrc17",
	"aud_gasrc18",
	"aud_gasrc19",
	"aud_src_asrc0",
	"aud_src_asrc1",
	"aud_src_asrc2",
	"aud_src_asrc3",
	"aud_src_asrc4",
	"aud_src_asrc5",
	"aud_src_asrc6",
	"aud_src_asrc7",
	"aud_src_asrc8",
	"aud_src_asrc9",
	"aud_src_asrc10",
	"aud_src_asrc11",
	"peri_ao_ethernet",
	"peri_ao_ethernet_bus",
	"peri_ao_flashif_bus",
	"peri_ao_flashif_flash",
	"peri_ao_ssusb_1p_bus",
	"peri_ao_ssusb_1p_xhci",
	"peri_ao_ssusb_2p_bus",
	"peri_ao_ssusb_2p_xhci",
	"peri_ao_ssusb_3p_bus",
	"peri_ao_ssusb_3p_xhci",
	"peri_ao_spinfi",
	"peri_ao_ethernet_mac",
	"peri_ao_nfi_h",
	"peri_ao_fnfi1x",
	"peri_ao_pcie_p0_mem",
	"peri_ao_pcie_p1_mem",
	"imp_iic_wrap_s_i2c5",
	"imp_iic_wrap_s_i2c6",
	"imp_iic_wrap_s_i2c7",
	"imp_iic_wrap_w_i2c0",
	"imp_iic_wrap_w_i2c1",
	"imp_iic_wrap_w_i2c2",
	"imp_iic_wrap_w_i2c3",
	"imp_iic_wrap_w_i2c4",
	"mfg_bg3d",
	"vpp0_mdp_fg",
	"vpp0_stitch",
	"vpp0_padding",
	"vpp0_mdp_tcc",
	"vpp0_warp0_async_tx",
	"vpp0_warp1_async_tx",
	"vpp0_mutex",
	"vpp0_vpp02vpp1_relay",
	"vpp0_vpp12vpp0_async",
	"vpp0_mmsysram_top",
	"vpp0_mdp_aal",
	"vpp0_mdp_rsz",
	"vpp0_smi_common",
	"vpp0_gals_vdo0_larb0",
	"vpp0_gals_vdo0_larb1",
	"vpp0_gals_vencsys",
	"vpp0_gals_vencsys_core1",
	"vpp0_gals_infra",
	"vpp0_gals_camsys",
	"vpp0_gals_vpp1_larb5",
	"vpp0_gals_vpp1_larb6",
	"vpp0_smi_reorder",
	"vpp0_smi_iommu",
	"vpp0_gals_imgsys_camsys",
	"vpp0_mdp_rdma",
	"vpp0_mdp_wrot",
	"vpp0_gals_emi0_emi1",
	"vpp0_smi_sub_common_reorder",
	"vpp0_smi_rsi",
	"vpp0_smi_common_larb4",
	"vpp0_gals_vdec_vdec_core1",
	"vpp0_gals_vpp1_wpe",
	"vpp0_gals_vdo0_vdo1_vencsys_core1",
	"vpp0_fake_eng",
	"vpp0_mdp_hdr",
	"vpp0_mdp_tdshp",
	"vpp0_mdp_color",
	"vpp0_mdp_ovl",
	"vpp0_warp0_relay",
	"vpp0_warp0_mdp_dl_async",
	"vpp0_warp1_relay",
	"vpp0_warp1_mdp_dl_async",
	"wpe_vpp0",
	"wpe_vpp1",
	"wpe_smi_larb7",
	"wpe_smi_larb8",
	"wpe_event_tx",
	"wpe_smi_larb7_p",
	"wpe_smi_larb8_p",
	"wpe_vpp0_veci",
	"wpe_vpp0_vec2i",
	"wpe_vpp0_vec3i",
	"wpe_vpp0_wpeo",
	"wpe_vpp0_msko",
	"wpe_vpp0_vgen",
	"wpe_vpp0_ext",
	"wpe_vpp0_vfc",
	"wpe_vpp0_cach0_top",
	"wpe_vpp0_cach0_dma",
	"wpe_vpp0_cach1_top",
	"wpe_vpp0_cach1_dma",
	"wpe_vpp0_cach2_top",
	"wpe_vpp0_cach2_dma",
	"wpe_vpp0_cach3_top",
	"wpe_vpp0_cach3_dma",
	"wpe_vpp0_psp",
	"wpe_vpp0_psp2",
	"wpe_vpp0_sync",
	"wpe_vpp0_c24",
	"wpe_vpp0_mdp_crop",
	"wpe_vpp0_isp_crop",
	"wpe_vpp0_top",
	"wpe_vpp1_veci",
	"wpe_vpp1_vec2i",
	"wpe_vpp1_vec3i",
	"wpe_vpp1_wpeo",
	"wpe_vpp1_msko",
	"wpe_vpp1_vgen",
	"wpe_vpp1_ext",
	"wpe_vpp1_vfc",
	"wpe_vpp1_cach0_top",
	"wpe_vpp1_cach0_dma",
	"wpe_vpp1_cach1_top",
	"wpe_vpp1_cach1_dma",
	"wpe_vpp1_cach2_top",
	"wpe_vpp1_cach2_dma",
	"wpe_vpp1_cach3_top",
	"wpe_vpp1_cach3_dma",
	"wpe_vpp1_psp",
	"wpe_vpp1_psp2",
	"wpe_vpp1_sync",
	"wpe_vpp1_c24",
	"wpe_vpp1_mdp_crop",
	"wpe_vpp1_isp_crop",
	"wpe_vpp1_top",
	"vpp1_svpp1_mdp_ovl",
	"vpp1_svpp1_mdp_tcc",
	"vpp1_svpp1_mdp_wrot",
	"vpp1_svpp1_vpp_pad",
	"vpp1_svpp2_mdp_wrot",
	"vpp1_svpp2_vpp_pad",
	"vpp1_svpp3_mdp_wrot",
	"vpp1_svpp3_vpp_pad",
	"vpp1_svpp1_mdp_rdma",
	"vpp1_svpp1_mdp_fg",
	"vpp1_svpp2_mdp_rdma",
	"vpp1_svpp2_mdp_fg",
	"vpp1_svpp3_mdp_rdma",
	"vpp1_svpp3_mdp_fg",
	"vpp1_vpp_split",
	"vpp1_svpp2_vdo0_dl_relay",
	"vpp1_svpp1_mdp_tdshp",
	"vpp1_svpp1_mdp_color",
	"vpp1_svpp3_vdo1_dl_relay",
	"vpp1_svpp2_vpp_merge",
	"vpp1_svpp2_mdp_color",
	"vpp1_vppsys1_gals",
	"vpp1_svpp3_vpp_merge",
	"vpp1_svpp3_mdp_color",
	"vpp1_vppsys1_larb",
	"vpp1_svpp1_mdp_rsz",
	"vpp1_svpp1_mdp_hdr",
	"vpp1_svpp1_mdp_aal",
	"vpp1_svpp2_mdp_hdr",
	"vpp1_svpp2_mdp_aal",
	"vpp1_dl_async",
	"vpp1_larb5_fake_eng",
	"vpp1_svpp3_mdp_hdr",
	"vpp1_svpp3_mdp_aal",
	"vpp1_svpp2_vdo1_dl_relay",
	"vpp1_larb6_fake_eng",
	"vpp1_svpp2_mdp_rsz",
	"vpp1_svpp3_mdp_rsz",
	"vpp1_svpp3_vdo0_dl_relay",
	"vpp1_disp_mutex",
	"vpp1_svpp2_mdp_tdshp",
	"vpp1_svpp3_mdp_tdshp",
	"vpp1_vpp0_dl1_relay",
	"vpp1_hdmi_meta",
	"vpp1_vpp_split_hdmi",
	"vpp1_dgi_in",
	"vpp1_dgi_out",
	"vpp1_vpp_split_dgi",
	"vpp1_vpp0_dl_async",
	"vpp1_vpp0_dl_relay",
	"vpp1_vpp_split_26m",
	"img_larb9",
	"img_traw0",
	"img_traw1",
	"img_traw2",
	"img_traw3",
	"img_dip0",
	"img_wpe0",
	"img_ipe",
	"img_dip1",
	"img_wpe1",
	"img_gals",
	"img1_dip_top_larb10",
	"img1_dip_top_dip_top",
	"img1_dip_nr_reserve",
	"img1_dip_nr_dip_nr",
	"img1_wpe_larb11",
	"img1_wpe_wpe",
	"ipe_dpe",
	"ipe_fdvt",
	"ipe_me",
	"ipe_top",
	"ipe_smi_larb12",
	"cam_larb13",
	"cam_larb14",
	"cam_main_cam",
	"cam_main_camtg",
	"cam_seninf",
	"cam_gcamsva",
	"cam_gcamsvb",
	"cam_gcamsvc",
	"cam_scamsa",
	"cam_scamsb",
	"cam_camsv_top",
	"cam_camsv_cq",
	"cam_adl",
	"cam_asg",
	"cam_pda",
	"cam_fake_eng",
	"cam_main_mraw0",
	"cam_main_mraw1",
	"cam_main_mraw2",
	"cam_main_mraw3",
	"cam_cam2mm0_gals",
	"cam_cam2mm1_gals",
	"cam_cam2sys_gals",
	"cam_rawa_larbx",
	"cam_rawa_cam",
	"cam_rawa_camtg",
	"cam_yuva_larbx",
	"cam_yuva_cam",
	"cam_yuva_camtg",
	"cam_rawb_larbx",
	"cam_rawb_cam",
	"cam_rawb_camtg",
	"cam_yuvb_larbx",
	"cam_yuvb_cam",
	"cam_yuvb_camtg",
	"cam_mraw_larbx",
	"cam_mraw_camtg",
	"cam_mraw_mraw0",
	"cam_mraw_mraw1",
	"cam_mraw_mraw2",
	"cam_mraw_mraw3",
	"ccu_larb18",
	"ccu_ahb",
	"ccu_ccu0",
	"ccu_ccu1",
	"vdec_soc_larb1",
	"vdec_soc_lat",
	"vdec_soc_vdec",
	"vdec_larb1",
	"vdec_lat",
	"vdec_vdec",
	"vdec_core1_larb1",
	"vdec_core1_lat",
	"vdec_core1_vdec",
	"venc_larb",
	"venc_venc",
	"venc_jpgenc",
	"venc_jpgdec",
	"venc_jpgdec_c1",
	"venc_gals",
	"venc_core1_larb",
	"venc_core1_venc",
	"venc_core1_jpgenc",
	"venc_core1_jpgdec",
	"venc_core1_jpgdec_c1",
	"venc_core1_gals",
	"vdo0_disp_ovl0",
	"vdo0_disp_color0",
	"vdo0_disp_color1",
	"vdo0_disp_ccorr0",
	"vdo0_disp_ccorr1",
	"vdo0_disp_aal0",
	"vdo0_disp_aal1",
	"vdo0_disp_gamma0",
	"vdo0_disp_gamma1",
	"vdo0_disp_dither0",
	"vdo0_disp_dither1",
	"vdo0_disp_ovl1",
	"vdo0_disp_wdma0",
	"vdo0_disp_wdma1",
	"vdo0_disp_rdma0",
	"vdo0_disp_rdma1",
	"vdo0_dsi0",
	"vdo0_dsi1",
	"vdo0_dsc_wrap0",
	"vdo0_vpp_merge0",
	"vdo0_dp_intf0",
	"vdo0_disp_mutex0",
	"vdo0_disp_il_rot0",
	"vdo0_apb_bus",
	"vdo0_fake_eng0",
	"vdo0_fake_eng1",
	"vdo0_dl_async0",
	"vdo0_dl_async1",
	"vdo0_dl_async2",
	"vdo0_dl_async3",
	"vdo0_dl_async4",
	"vdo0_disp_monitor0",
	"vdo0_disp_monitor1",
	"vdo0_disp_monitor2",
	"vdo0_disp_monitor3",
	"vdo0_disp_monitor4",
	"vdo0_smi_gals",
	"vdo0_smi_common",
	"vdo0_smi_emi",
	"vdo0_smi_iommu",
	"vdo0_smi_larb",
	"vdo0_smi_rsi",
	"vdo0_dsi0_dsi",
	"vdo0_dsi1_dsi",
	"vdo0_dp_intf0_dp_intf",
	"vdo1_smi_larb2",
	"vdo1_smi_larb3",
	"vdo1_gals",
	"vdo1_fake_eng0",
	"vdo1_fake_eng",
	"vdo1_mdp_rdma0",
	"vdo1_mdp_rdma1",
	"vdo1_mdp_rdma2",
	"vdo1_mdp_rdma3",
	"vdo1_vpp_merge0",
	"vdo1_vpp_merge1",
	"vdo1_vpp_merge2",
	"vdo1_vpp_merge3",
	"vdo1_vpp_merge4",
	"vdo1_vpp2_to_vdo1_dl_async",
	"vdo1_vpp3_to_vdo1_dl_async",
	"vdo1_disp_mutex",
	"vdo1_mdp_rdma4",
	"vdo1_mdp_rdma5",
	"vdo1_mdp_rdma6",
	"vdo1_mdp_rdma7",
	"vdo1_dp_intf0_mm",
	"vdo1_dpi0_mm",
	"vdo1_dpi1_mm",
	"vdo1_disp_monitor",
	"vdo1_merge0_dl_async",
	"vdo1_merge1_dl_async",
	"vdo1_merge2_dl_async",
	"vdo1_merge3_dl_async",
	"vdo1_merge4_dl_async",
	"vdo1_vdo0_dsc_to_vdo1_dl_async",
	"vdo1_vdo0_merge_to_vdo1_dl_async",
	"vdo1_hdr_vdo_fe0",
	"vdo1_hdr_gfx_fe0",
	"vdo1_hdr_vdo_be",
	"vdo1_hdr_vdo_fe1",
	"vdo1_hdr_gfx_fe1",
	"vdo1_disp_mixer",
	"vdo1_hdr_vdo_fe0_dl_async",
	"vdo1_hdr_vdo_fe1_dl_async",
	"vdo1_hdr_gfx_fe0_dl_async",
	"vdo1_hdr_gfx_fe1_dl_async",
	"vdo1_hdr_vdo_be_dl_async",
	"vdo1_dpi0",
	"vdo1_disp_monitor_dpi0",
	"vdo1_dpi1",
	"vdo1_disp_monitor_dpi1",
	"vdo1_dpintf",
	"vdo1_disp_monitor_dpintf",
	"vdo1_26m_slow",
	/* end */
	NULL
};

static const char * const compatible[] = {"mediatek,mt8195", NULL};

static struct clkchk_cfg_t cfg = {
	.aee_excp_on_fail = false,
	.warn_on_fail = true,
	.compatible = compatible,
	.off_pll_names = off_pll_names,
	.all_clk_names = all_clk_names,
};

static int __init clkchk_platform_init(void)
{
	return clkchk_init(&cfg);
}
subsys_initcall(clkchk_platform_init);
