Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Dec  2 10:11:03 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_drc -file Zynq_I2C_CODEC_wrapper_drc_routed.rpt -pb Zynq_I2C_CODEC_wrapper_drc_routed.pb -rpx Zynq_I2C_CODEC_wrapper_drc_routed.rpx
| Design       : Zynq_I2C_CODEC_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 405
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| PDRC-153  | Warning  | Gated clock check          | 384        |
| REQP-1840 | Warning  | RAMB18 async control check | 20         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[10]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[11]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[13]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[14]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[15]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[16]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[17]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[18]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[19]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[20]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[21]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[23]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[24]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[41]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[43]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[45]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[46]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[47]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[48]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[51]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[52]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[55]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[57]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[58]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[59]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[62]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[63]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_P is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_P_0 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_P_1 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_P_2 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_P_3 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_P_4 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_P_5 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_P_6 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_P_10 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__2/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_P_11 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__3/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_P_12 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__4/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_P_13 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__5/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_P_14 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__6/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_P_7 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_P_8 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__0/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_P_9 is a gated clock net sourced by a combinational pin Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__1/O, cell Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Array_DSP_i/Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


