

================================================================
== Vitis HLS Report for 'nodalSolver'
================================================================
* Date:           Sat Feb  6 16:57:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        RLCADCungrounded_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.938 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|      128|  0.620 us|  1.280 us|   63|  129|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 63 [32/32] (0.00ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 63 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 9.80>
ST_2 : Operation 64 [31/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 64 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 9.80>
ST_3 : Operation 65 [30/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 65 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 9.80>
ST_4 : Operation 66 [29/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 66 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 9.80>
ST_5 : Operation 67 [28/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 67 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 9.80>
ST_6 : Operation 68 [27/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 68 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 9.80>
ST_7 : Operation 69 [26/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 69 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 9.80>
ST_8 : Operation 70 [25/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 70 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 9.80>
ST_9 : Operation 71 [24/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 71 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 9.80>
ST_10 : Operation 72 [23/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 72 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 9.80>
ST_11 : Operation 73 [22/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 73 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 9.80>
ST_12 : Operation 74 [21/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 74 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 9.80>
ST_13 : Operation 75 [20/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 75 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 9.80>
ST_14 : Operation 76 [19/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 76 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 9.80>
ST_15 : Operation 77 [18/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 77 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 9.80>
ST_16 : Operation 78 [17/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 78 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 9.80>
ST_17 : Operation 79 [16/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 79 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 9.80>
ST_18 : Operation 80 [15/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 80 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 9.80>
ST_19 : Operation 81 [14/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 81 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 9.80>
ST_20 : Operation 82 [13/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 82 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 9.80>
ST_21 : Operation 83 [12/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 83 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 9.80>
ST_22 : Operation 84 [11/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 84 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 9.80>
ST_23 : Operation 85 [10/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 85 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 9.80>
ST_24 : Operation 86 [9/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 86 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 9.80>
ST_25 : Operation 87 [8/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 87 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 9.80>
ST_26 : Operation 88 [7/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 88 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 9.80>
ST_27 : Operation 89 [6/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 89 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 9.80>
ST_28 : Operation 90 [5/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 90 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 9.80>
ST_29 : Operation 91 [4/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 91 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 9.80>
ST_30 : Operation 92 [3/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 92 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 9.80>
ST_31 : Operation 93 [2/32] (9.80ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 93 'call' 'call_ln112' <Predicate = true> <Delay = 9.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 94 [1/32] (0.00ns)   --->   "%call_ln112 = call void @sinGen, i32 %i_sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_0, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:112]   --->   Operation 94 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 95 [15/15] (0.00ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 95 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.44>
ST_34 : Operation 96 [14/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 96 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 8.44>
ST_35 : Operation 97 [13/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 97 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 8.44>
ST_36 : Operation 98 [12/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 98 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 8.44>
ST_37 : Operation 99 [11/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 99 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 8.44>
ST_38 : Operation 100 [10/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 100 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 8.44>
ST_39 : Operation 101 [9/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 101 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.44>
ST_40 : Operation 102 [8/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 102 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 8.44>
ST_41 : Operation 103 [7/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 103 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 8.44>
ST_42 : Operation 104 [6/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 104 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 8.44>
ST_43 : Operation 105 [5/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 105 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 8.44>
ST_44 : Operation 106 [4/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 106 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.44>
ST_45 : Operation 107 [3/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 107 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 8.44>
ST_46 : Operation 108 [2/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 108 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 109 [1/15] (0.00ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_0, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 109 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 110 [15/15] (0.00ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 110 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.87>
ST_49 : Operation 111 [14/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 111 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 8.87>
ST_50 : Operation 112 [13/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 112 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 8.87>
ST_51 : Operation 113 [12/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 113 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 8.87>
ST_52 : Operation 114 [1/1] (0.00ns)   --->   "%G_vec_V_0_load = load i32 %G_vec_V_0" [HLSfiles/main_core.cpp:115]   --->   Operation 114 'load' 'G_vec_V_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 115 [3/3] (8.44ns)   --->   "%mul = fmul i32 %G_vec_V_0_load, i32 256" [HLSfiles/main_core.cpp:115]   --->   Operation 115 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 116 [1/1] (0.00ns)   --->   "%G_vec_V_1_load = load i32 %G_vec_V_1" [HLSfiles/main_core.cpp:116]   --->   Operation 116 'load' 'G_vec_V_1_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 117 [3/3] (8.44ns)   --->   "%mul2 = fmul i32 %G_vec_V_1_load, i32 256" [HLSfiles/main_core.cpp:116]   --->   Operation 117 'fmul' 'mul2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 118 [1/1] (0.00ns)   --->   "%G_vec_V_2_load = load i32 %G_vec_V_2" [HLSfiles/main_core.cpp:117]   --->   Operation 118 'load' 'G_vec_V_2_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 119 [3/3] (8.44ns)   --->   "%mul6 = fmul i32 %G_vec_V_2_load, i32 256" [HLSfiles/main_core.cpp:117]   --->   Operation 119 'fmul' 'mul6' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 120 [11/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 120 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 8.87>
ST_53 : Operation 121 [2/3] (8.44ns)   --->   "%mul = fmul i32 %G_vec_V_0_load, i32 256" [HLSfiles/main_core.cpp:115]   --->   Operation 121 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 122 [2/3] (8.44ns)   --->   "%mul2 = fmul i32 %G_vec_V_1_load, i32 256" [HLSfiles/main_core.cpp:116]   --->   Operation 122 'fmul' 'mul2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 123 [2/3] (8.44ns)   --->   "%mul6 = fmul i32 %G_vec_V_2_load, i32 256" [HLSfiles/main_core.cpp:117]   --->   Operation 123 'fmul' 'mul6' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 124 [10/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 124 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 8.87>
ST_54 : Operation 125 [1/3] (8.44ns)   --->   "%mul = fmul i32 %G_vec_V_0_load, i32 256" [HLSfiles/main_core.cpp:115]   --->   Operation 125 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 126 [1/3] (8.44ns)   --->   "%mul2 = fmul i32 %G_vec_V_1_load, i32 256" [HLSfiles/main_core.cpp:116]   --->   Operation 126 'fmul' 'mul2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 127 [1/3] (8.44ns)   --->   "%mul6 = fmul i32 %G_vec_V_2_load, i32 256" [HLSfiles/main_core.cpp:117]   --->   Operation 127 'fmul' 'mul6' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 128 [9/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 128 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 8.87>
ST_55 : Operation 129 [4/4] (8.21ns)   --->   "%add = fadd i32 %mul, i32 32768" [HLSfiles/main_core.cpp:115]   --->   Operation 129 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 130 [4/4] (8.21ns)   --->   "%add3 = fadd i32 %mul2, i32 32768" [HLSfiles/main_core.cpp:116]   --->   Operation 130 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 131 [4/4] (8.21ns)   --->   "%add7 = fadd i32 %mul6, i32 32768" [HLSfiles/main_core.cpp:117]   --->   Operation 131 'fadd' 'add7' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 132 [8/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 132 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 8.87>
ST_56 : Operation 133 [3/4] (8.21ns)   --->   "%add = fadd i32 %mul, i32 32768" [HLSfiles/main_core.cpp:115]   --->   Operation 133 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 134 [3/4] (8.21ns)   --->   "%add3 = fadd i32 %mul2, i32 32768" [HLSfiles/main_core.cpp:116]   --->   Operation 134 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 135 [3/4] (8.21ns)   --->   "%add7 = fadd i32 %mul6, i32 32768" [HLSfiles/main_core.cpp:117]   --->   Operation 135 'fadd' 'add7' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 136 [7/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 136 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 8.87>
ST_57 : Operation 137 [2/4] (8.21ns)   --->   "%add = fadd i32 %mul, i32 32768" [HLSfiles/main_core.cpp:115]   --->   Operation 137 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 138 [2/4] (8.21ns)   --->   "%add3 = fadd i32 %mul2, i32 32768" [HLSfiles/main_core.cpp:116]   --->   Operation 138 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 139 [2/4] (8.21ns)   --->   "%add7 = fadd i32 %mul6, i32 32768" [HLSfiles/main_core.cpp:117]   --->   Operation 139 'fadd' 'add7' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 140 [6/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 140 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 8.87>
ST_58 : Operation 141 [1/4] (8.21ns)   --->   "%add = fadd i32 %mul, i32 32768" [HLSfiles/main_core.cpp:115]   --->   Operation 141 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 142 [1/4] (8.21ns)   --->   "%add3 = fadd i32 %mul2, i32 32768" [HLSfiles/main_core.cpp:116]   --->   Operation 142 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 143 [1/4] (8.21ns)   --->   "%add7 = fadd i32 %mul6, i32 32768" [HLSfiles/main_core.cpp:117]   --->   Operation 143 'fadd' 'add7' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 144 [5/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 144 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 8.87>
ST_59 : Operation 145 [2/2] (2.97ns)   --->   "%x_assign = fpext i32 %add" [HLSfiles/main_core.cpp:115]   --->   Operation 145 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 146 [2/2] (2.97ns)   --->   "%x_assign_1 = fpext i32 %add3" [HLSfiles/main_core.cpp:116]   --->   Operation 146 'fpext' 'x_assign_1' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 147 [2/2] (2.97ns)   --->   "%x_assign_2 = fpext i32 %add7" [HLSfiles/main_core.cpp:117]   --->   Operation 147 'fpext' 'x_assign_2' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 148 [4/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 148 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 8.87>
ST_60 : Operation 149 [1/2] (2.97ns)   --->   "%x_assign = fpext i32 %add" [HLSfiles/main_core.cpp:115]   --->   Operation 149 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 150 [2/2] (3.71ns)   --->   "%dc = call i64 @generic_rint<double>, i64 %x_assign, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 150 'call' 'dc' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 151 [1/2] (2.97ns)   --->   "%x_assign_1 = fpext i32 %add3" [HLSfiles/main_core.cpp:116]   --->   Operation 151 'fpext' 'x_assign_1' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 152 [2/2] (3.71ns)   --->   "%dc_1 = call i64 @generic_rint<double>, i64 %x_assign_1, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 152 'call' 'dc_1' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 153 [1/2] (2.97ns)   --->   "%x_assign_2 = fpext i32 %add7" [HLSfiles/main_core.cpp:117]   --->   Operation 153 'fpext' 'x_assign_2' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 154 [2/2] (3.71ns)   --->   "%dc_2 = call i64 @generic_rint<double>, i64 %x_assign_2, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 154 'call' 'dc_2' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 155 [3/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 155 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 8.87>
ST_61 : Operation 156 [1/2] (5.55ns)   --->   "%dc = call i64 @generic_rint<double>, i64 %x_assign, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 156 'call' 'dc' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 157 [1/2] (5.55ns)   --->   "%dc_1 = call i64 @generic_rint<double>, i64 %x_assign_1, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 157 'call' 'dc_1' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 158 [1/2] (5.55ns)   --->   "%dc_2 = call i64 @generic_rint<double>, i64 %x_assign_2, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 158 'call' 'dc_2' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 159 [2/15] (8.87ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 159 'call' 'call_ln119' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 7.33>
ST_62 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 161 [1/1] (0.00ns)   --->   "%spectopmodule_ln112 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [HLSfiles/main_core.cpp:112]   --->   Operation 161 'spectopmodule' 'spectopmodule_ln112' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 162 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 162 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 163 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 164 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %data_V"   --->   Operation 165 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 166 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_29, i1 0"   --->   Operation 166 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 167 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_28" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 168 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 169 [1/1] (1.46ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 169 'add' 'add_ln510' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 170 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 170 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 171 [1/1] (1.46ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_28"   --->   Operation 171 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 172 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 173 [1/1] (0.76ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 173 'select' 'ush' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 174 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 174 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 175 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 175 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 176 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_15 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 177 'shl' 'r_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 178 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 179 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_15, i32 53, i32 84"   --->   Operation 180 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 181 [1/1] (2.86ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_s"   --->   Operation 181 'select' 'val' <Predicate = true> <Delay = 2.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 182 [1/1] (1.63ns)   --->   "%result_V_3 = sub i32 0, i32 %val"   --->   Operation 182 'sub' 'result_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 183 [1/1] (0.61ns)   --->   "%result_V_8 = select i1 %p_Result_s, i32 %result_V_3, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 183 'select' 'result_V_8' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 184 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 184 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 185 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 185 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 186 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %data_V_1"   --->   Operation 187 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 188 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_31, i1 0"   --->   Operation 188 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 189 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_30" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 190 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 191 [1/1] (1.46ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 191 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 192 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 192 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 193 [1/1] (1.46ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_30"   --->   Operation 193 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 194 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 195 [1/1] (0.76ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 195 'select' 'ush_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 196 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i14_cast_cast_cast = sext i12 %ush_1"   --->   Operation 196 'sext' 'sh_prom_i_i_i_i_i14_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 197 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i14_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i14_cast_cast_cast"   --->   Operation 197 'zext' 'sh_prom_i_i_i_i_i14_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_16 = lshr i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast"   --->   Operation 198 'lshr' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_17 = shl i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast"   --->   Operation 199 'shl' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_16, i32 53"   --->   Operation 200 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_2 = zext i1 %tmp_21"   --->   Operation 201 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_17, i32 53, i32 84"   --->   Operation 202 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 203 [1/1] (2.86ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln662_2, i32 %tmp_2"   --->   Operation 203 'select' 'val_1' <Predicate = true> <Delay = 2.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 204 [1/1] (1.63ns)   --->   "%result_V_4 = sub i32 0, i32 %val_1"   --->   Operation 204 'sub' 'result_V_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 205 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 205 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 206 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 207 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i64 %data_V_2"   --->   Operation 208 'trunc' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 209 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_33, i1 0"   --->   Operation 209 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 210 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln510_2 = zext i11 %tmp_32" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 211 'zext' 'zext_ln510_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 212 [1/1] (1.46ns)   --->   "%add_ln510_2 = add i12 %zext_ln510_2, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 212 'add' 'add_ln510_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 213 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11"   --->   Operation 213 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 214 [1/1] (1.46ns)   --->   "%sub_ln1311_2 = sub i11 1023, i11 %tmp_32"   --->   Operation 214 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_2"   --->   Operation 215 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 216 [1/1] (0.76ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_2, i12 %add_ln510_2"   --->   Operation 216 'select' 'ush_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 217 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i35_cast_cast_cast = sext i12 %ush_2"   --->   Operation 217 'sext' 'sh_prom_i_i_i_i_i35_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 218 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i35_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i35_cast_cast_cast"   --->   Operation 218 'zext' 'sh_prom_i_i_i_i_i35_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_18 = lshr i137 %zext_ln15_2, i137 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast"   --->   Operation 219 'lshr' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_19 = shl i137 %zext_ln15_2, i137 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast"   --->   Operation 220 'shl' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_18, i32 53"   --->   Operation 221 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_3 = zext i1 %tmp_27"   --->   Operation 222 'zext' 'zext_ln662_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_19, i32 53, i32 84"   --->   Operation 223 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 224 [1/1] (2.86ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln662_3, i32 %tmp_4"   --->   Operation 224 'select' 'val_2' <Predicate = true> <Delay = 2.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 225 [1/1] (1.63ns)   --->   "%result_V_6 = sub i32 0, i32 %val_2"   --->   Operation 225 'sub' 'result_V_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 226 [1/1] (0.61ns)   --->   "%result_V = select i1 %p_Result_29, i32 %result_V_6, i32 %val_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 226 'select' 'result_V' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 227 [1/15] (0.00ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_1, i32 %G_vec_V_2, i32 %elements_Ih_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:119]   --->   Operation 227 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 228 [1/1] (0.61ns)   --->   "%select_ln59 = select i1 %p_Result_28, i32 %result_V_4, i32 %val_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 228 'select' 'select_ln59' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln121_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %result_V_8, i32 %result_V, i32 %select_ln59, i32 %result_V_8" [HLSfiles/main_core.cpp:121]   --->   Operation 229 'bitconcatenate' 'or_ln121_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 230 [1/1] (0.00ns)   --->   "%ret_ln121 = ret i128 %or_ln121_1" [HLSfiles/main_core.cpp:121]   --->   Operation 230 'ret' 'ret_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.2ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 3>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 4>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 5>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 6>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 7>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 8>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 9>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 10>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 11>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 12>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 13>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 14>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 15>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 16>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 17>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 18>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 19>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 20>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 21>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 22>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 23>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 24>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 25>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 26>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 27>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 28>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 29>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 30>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 31>: 9.8ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [29]  (9.8 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 35>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 36>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 37>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 38>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 39>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 40>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 41>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 42>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 43>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 44>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 45>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 46>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [30]  (8.44 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 50>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 51>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 52>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 53>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 54>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 55>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 56>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 57>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 58>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 59>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 60>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 61>: 8.87ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [111]  (8.87 ns)

 <State 62>: 7.34ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [43]  (1.47 ns)
	'select' operation ('ush') [47]  (0.76 ns)
	'lshr' operation ('r.V') [50]  (0 ns)
	'select' operation ('val') [55]  (2.87 ns)
	'sub' operation ('result.V') [56]  (1.63 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [57]  (0.613 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
