{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748955893885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748955893900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  3 22:04:53 2025 " "Processing started: Tue Jun  3 22:04:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748955893900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748955893900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748955893900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1748955894954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1748955894954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/FPGA/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955909368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955909368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram128kb_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file ram128kb_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM128KB_DP " "Found entity 1: RAM128KB_DP" {  } { { "RAM128KB_DP.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/FPGA/RAM128KB_DP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955909573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955909573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_top " "Found entity 1: sasc_top" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955909680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955909680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_fifo4 " "Found entity 1: sasc_fifo4" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955909788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955909788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_brg.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/sasc/trunk/rtl/verilog/sasc_brg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_brg " "Found entity 1: sasc_brg" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_brg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_brg.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955909894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955909894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/uart.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/uart/uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955909970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955909970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_spi_top " "Found entity 1: simple_spi_top" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955910196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955910196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/spi/simple_spi/trunk/rtl/verilog/fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/spi/simple_spi/trunk/rtl/verilog/fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955910277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955910277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/spi/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/spi/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/spi/spi.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/spi/spi.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955910353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955910353 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_chip.v riscv_top.v(17) " "Verilog HDL File I/O error at riscv_top.v(17): can't open Verilog Design File \"defines_chip.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 17 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955910597 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v riscv_top.v(18) " "Verilog HDL File I/O error at riscv_top.v(18): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 18 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955910609 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "HART_COUNT riscv_top.v(137) " "Verilog HDL Compiler Directive warning at riscv_top.v(137): text macro \"HART_COUNT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 137 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910609 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MASTERS riscv_top.v(193) " "Verilog HDL Compiler Directive warning at riscv_top.v(193): text macro \"MASTERS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 193 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910610 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVES riscv_top.v(207) " "Verilog HDL Compiler Directive warning at riscv_top.v(207): text macro \"SLAVES\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 207 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910611 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand riscv_top.v(225) " "Verilog HDL syntax error at riscv_top.v(225) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 225 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955910611 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand riscv_top.v(311) " "Verilog HDL syntax error at riscv_top.v(311) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 311 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955910612 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "RESET_VECTOR_BASE riscv_top.v(313) " "Verilog HDL Compiler Directive warning at riscv_top.v(313): text macro \"RESET_VECTOR_BASE\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 313 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910612 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "RESET_VECTOR_DISP riscv_top.v(313) " "Verilog HDL Compiler Directive warning at riscv_top.v(313): text macro \"RESET_VECTOR_DISP\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 313 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910613 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DEBUG_SECURE_ENBL riscv_top.v(319) " "Verilog HDL Compiler Directive warning at riscv_top.v(319): text macro \"DEBUG_SECURE_ENBL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 319 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910613 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DEBUG_SECURE_CODE_0 riscv_top.v(320) " "Verilog HDL Compiler Directive warning at riscv_top.v(320): text macro \"DEBUG_SECURE_CODE_0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 320 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910613 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DEBUG_SECURE_CODE_1 riscv_top.v(321) " "Verilog HDL Compiler Directive warning at riscv_top.v(321): text macro \"DEBUG_SECURE_CODE_1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 321 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910613 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MASTERS_BIT riscv_top.v(422) " "Verilog HDL Compiler Directive warning at riscv_top.v(422): text macro \"MASTERS_BIT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 422 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910613 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand riscv_top.v(431) " "Verilog HDL syntax error at riscv_top.v(431) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 431 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955910613 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' riscv_top.v(433) " "Verilog HDL syntax error at riscv_top.v(433) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 433 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955910614 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' riscv_top.v(434) " "Verilog HDL syntax error at riscv_top.v(434) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 434 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955910614 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' riscv_top.v(438) " "Verilog HDL syntax error at riscv_top.v(438) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 438 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955910614 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MTIME riscv_top.v(461) " "Verilog HDL Compiler Directive warning at riscv_top.v(461): text macro \"SLAVE_MTIME\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 461 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910615 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_MTIME riscv_top.v(461) " "Verilog HDL Compiler Directive warning at riscv_top.v(461): text macro \"SLAVE_BASE_MTIME\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 461 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910615 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_SDRAM riscv_top.v(462) " "Verilog HDL Compiler Directive warning at riscv_top.v(462): text macro \"SLAVE_SDRAM\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 462 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910615 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_SDRAM riscv_top.v(462) " "Verilog HDL Compiler Directive warning at riscv_top.v(462): text macro \"SLAVE_BASE_SDRAM\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 462 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910615 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_RAMD riscv_top.v(463) " "Verilog HDL Compiler Directive warning at riscv_top.v(463): text macro \"SLAVE_RAMD\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 463 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910615 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_RAMD riscv_top.v(463) " "Verilog HDL Compiler Directive warning at riscv_top.v(463): text macro \"SLAVE_BASE_RAMD\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 463 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910615 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_RAMI riscv_top.v(464) " "Verilog HDL Compiler Directive warning at riscv_top.v(464): text macro \"SLAVE_RAMI\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 464 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910615 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_RAMI riscv_top.v(464) " "Verilog HDL Compiler Directive warning at riscv_top.v(464): text macro \"SLAVE_BASE_RAMI\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 464 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910616 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_GPIO riscv_top.v(465) " "Verilog HDL Compiler Directive warning at riscv_top.v(465): text macro \"SLAVE_GPIO\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 465 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910616 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_GPIO riscv_top.v(465) " "Verilog HDL Compiler Directive warning at riscv_top.v(465): text macro \"SLAVE_BASE_GPIO\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 465 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910616 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_UART riscv_top.v(466) " "Verilog HDL Compiler Directive warning at riscv_top.v(466): text macro \"SLAVE_UART\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 466 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910616 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_UART riscv_top.v(466) " "Verilog HDL Compiler Directive warning at riscv_top.v(466): text macro \"SLAVE_BASE_UART\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 466 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910616 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_INTGEN riscv_top.v(467) " "Verilog HDL Compiler Directive warning at riscv_top.v(467): text macro \"SLAVE_INTGEN\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 467 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910617 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_INTGEN riscv_top.v(467) " "Verilog HDL Compiler Directive warning at riscv_top.v(467): text macro \"SLAVE_BASE_INTGEN\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 467 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910617 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_I2C0 riscv_top.v(468) " "Verilog HDL Compiler Directive warning at riscv_top.v(468): text macro \"SLAVE_I2C0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 468 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910617 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_I2C0 riscv_top.v(468) " "Verilog HDL Compiler Directive warning at riscv_top.v(468): text macro \"SLAVE_BASE_I2C0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 468 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910617 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_I2C1 riscv_top.v(469) " "Verilog HDL Compiler Directive warning at riscv_top.v(469): text macro \"SLAVE_I2C1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 469 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910618 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_I2C1 riscv_top.v(469) " "Verilog HDL Compiler Directive warning at riscv_top.v(469): text macro \"SLAVE_BASE_I2C1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 469 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910618 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_SPI riscv_top.v(470) " "Verilog HDL Compiler Directive warning at riscv_top.v(470): text macro \"SLAVE_SPI\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 470 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910618 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_BASE_SPI riscv_top.v(470) " "Verilog HDL Compiler Directive warning at riscv_top.v(470): text macro \"SLAVE_BASE_SPI\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 470 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910618 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_MTIME riscv_top.v(472) " "Verilog HDL Compiler Directive warning at riscv_top.v(472): text macro \"SLAVE_MASK_MTIME\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 472 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910619 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_SDRAM riscv_top.v(473) " "Verilog HDL Compiler Directive warning at riscv_top.v(473): text macro \"SLAVE_MASK_SDRAM\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 473 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910619 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_RAMD riscv_top.v(474) " "Verilog HDL Compiler Directive warning at riscv_top.v(474): text macro \"SLAVE_MASK_RAMD\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 474 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910619 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_RAMI riscv_top.v(475) " "Verilog HDL Compiler Directive warning at riscv_top.v(475): text macro \"SLAVE_MASK_RAMI\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 475 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910619 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_GPIO riscv_top.v(476) " "Verilog HDL Compiler Directive warning at riscv_top.v(476): text macro \"SLAVE_MASK_GPIO\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 476 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910619 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_UART riscv_top.v(477) " "Verilog HDL Compiler Directive warning at riscv_top.v(477): text macro \"SLAVE_MASK_UART\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 477 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910619 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_INTGEN riscv_top.v(478) " "Verilog HDL Compiler Directive warning at riscv_top.v(478): text macro \"SLAVE_MASK_INTGEN\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 478 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910620 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_I2C0 riscv_top.v(479) " "Verilog HDL Compiler Directive warning at riscv_top.v(479): text macro \"SLAVE_MASK_I2C0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 479 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910620 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_I2C1 riscv_top.v(480) " "Verilog HDL Compiler Directive warning at riscv_top.v(480): text macro \"SLAVE_MASK_I2C1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 480 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910620 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SLAVE_MASK_SPI riscv_top.v(481) " "Verilog HDL Compiler Directive warning at riscv_top.v(481): text macro \"SLAVE_MASK_SPI\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 481 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910620 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "RAMD_SIZE riscv_top.v(600) " "Verilog HDL Compiler Directive warning at riscv_top.v(600): text macro \"RAMD_SIZE\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 600 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910620 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "RAMI_SIZE riscv_top.v(650) " "Verilog HDL Compiler Directive warning at riscv_top.v(650): text macro \"RAMI_SIZE\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/riscv_top/riscv_top.v" 650 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955910620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/riscv_top/riscv_top.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/riscv_top/riscv_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955910657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ram/ram_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ram/ram_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FPGA " "Found entity 1: RAM_FPGA" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ram/ram_fpga.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ram/ram_fpga.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955910730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955910730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/port/port.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/port/port.v" { { "Info" "ISGN_ENTITY_NAME" "1 PORT " "Found entity 1: PORT" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/port/port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/port/port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955910807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955910807 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v mmRISC.v(15) " "Verilog HDL File I/O error at mmRISC.v(15): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v" 15 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955911043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STBY_ACK stby_ack mmRISC.v(30) " "Verilog HDL Declaration information at mmRISC.v(30): object \"STBY_ACK\" differs only in case from object \"stby_ack\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955911048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBG_STOP_TIMER dbg_stop_timer mmRISC.v(112) " "Verilog HDL Declaration information at mmRISC.v(112): object \"DBG_STOP_TIMER\" differs only in case from object \"dbg_stop_timer\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955911048 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mmRISC mmRISC.v(20) " "Ignored design unit \"mmRISC\" at mmRISC.v(20) due to previous errors" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/mmRISC.v" 20 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1748955911050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/mmrisc/mmrisc.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/mmrisc/mmrisc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955911084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MTIME mtime csr_mtime.v(88) " "Verilog HDL Declaration information at csr_mtime.v(88): object \"MTIME\" differs only in case from object \"mtime\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/csr_mtime.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/csr_mtime.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955911286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MTIMEH mtimeh csr_mtime.v(89) " "Verilog HDL Declaration information at csr_mtime.v(89): object \"MTIMEH\" differs only in case from object \"mtimeh\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/csr_mtime.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/csr_mtime.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955911287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/mmrisc/csr_mtime.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/mmrisc/csr_mtime.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSR_MTIME " "Found entity 1: CSR_MTIME" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/csr_mtime.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/csr_mtime.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955911309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955911309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/mmrisc/bus_m_ahb.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/mmrisc/bus_m_ahb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_M_AHB " "Found entity 1: BUS_M_AHB" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/bus_m_ahb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/mmRISC/bus_m_ahb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955911510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955911510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRQ_EXT irq_ext int_gen.v(54) " "Verilog HDL Declaration information at int_gen.v(54): object \"IRQ_EXT\" differs only in case from object \"irq_ext\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/int_gen/int_gen.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/int_gen/int_gen.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955911581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/int_gen/int_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/int_gen/int_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 INT_GEN " "Found entity 1: INT_GEN" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/int_gen/int_gen.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/int_gen/int_gen.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955911591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955911591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955911848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955911848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955911946 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199)" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748955912187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955912216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955912216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185)" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1748955912452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955912483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955912483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/i2c/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/i2c/i2c.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955912565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955912565 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v debug_top.v(90) " "Verilog HDL File I/O error at debug_top.v(90): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_top.v" 90 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955912783 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DEBUG_TOP debug_top.v(95) " "Ignored design unit \"DEBUG_TOP\" at debug_top.v(95) due to previous errors" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_top.v" 95 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1748955912787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_top.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955912811 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v debug_dtm_jtag.v(28) " "Verilog HDL File I/O error at debug_dtm_jtag.v(28): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 28 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955913018 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_TEST_LOGIC_RESET debug_dtm_jtag.v(81) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(81): text macro \"JTAG_TAP_TEST_LOGIC_RESET\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 81 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913020 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand debug_dtm_jtag.v(81) " "Verilog HDL syntax error at debug_dtm_jtag.v(81) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 81 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913020 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(89) " "Verilog HDL syntax error at debug_dtm_jtag.v(89) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913021 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_RUN_TEST_IDLE debug_dtm_jtag.v(89) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(89): text macro \"JTAG_TAP_RUN_TEST_IDLE\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 89 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913021 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand debug_dtm_jtag.v(89) " "Verilog HDL syntax error at debug_dtm_jtag.v(89) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913021 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_SELECT_DR_SCAN debug_dtm_jtag.v(90) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(90): text macro \"JTAG_TAP_SELECT_DR_SCAN\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 90 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913021 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(90) " "Verilog HDL syntax error at debug_dtm_jtag.v(90) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913022 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_SELECT_IR_SCAN debug_dtm_jtag.v(92) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(92): text macro \"JTAG_TAP_SELECT_IR_SCAN\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 92 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913023 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(92) " "Verilog HDL syntax error at debug_dtm_jtag.v(92) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913023 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_CAPTURE_DR debug_dtm_jtag.v(92) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(92): text macro \"JTAG_TAP_CAPTURE_DR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 92 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913023 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_EXIT1_DR debug_dtm_jtag.v(93) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(93): text macro \"JTAG_TAP_EXIT1_DR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 93 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(93) " "Verilog HDL syntax error at debug_dtm_jtag.v(93) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 93 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913024 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_SHIFT_DR debug_dtm_jtag.v(93) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(93): text macro \"JTAG_TAP_SHIFT_DR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 93 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(94) " "Verilog HDL syntax error at debug_dtm_jtag.v(94) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 94 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913024 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_UPDATE_DR debug_dtm_jtag.v(95) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(95): text macro \"JTAG_TAP_UPDATE_DR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 95 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913025 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(95) " "Verilog HDL syntax error at debug_dtm_jtag.v(95) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 95 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913025 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_PAUSE_DR debug_dtm_jtag.v(95) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(95): text macro \"JTAG_TAP_PAUSE_DR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 95 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913025 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_EXIT2_DR debug_dtm_jtag.v(96) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(96): text macro \"JTAG_TAP_EXIT2_DR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 96 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913025 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(96) " "Verilog HDL syntax error at debug_dtm_jtag.v(96) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913025 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(97) " "Verilog HDL syntax error at debug_dtm_jtag.v(97) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913026 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(98) " "Verilog HDL syntax error at debug_dtm_jtag.v(98) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 98 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913026 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(100) " "Verilog HDL syntax error at debug_dtm_jtag.v(100) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913026 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_CAPTURE_IR debug_dtm_jtag.v(100) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(100): text macro \"JTAG_TAP_CAPTURE_IR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 100 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913027 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_EXIT1_IR debug_dtm_jtag.v(101) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(101): text macro \"JTAG_TAP_EXIT1_IR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 101 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913027 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(101) " "Verilog HDL syntax error at debug_dtm_jtag.v(101) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913027 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_SHIFT_IR debug_dtm_jtag.v(101) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(101): text macro \"JTAG_TAP_SHIFT_IR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 101 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913027 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(102) " "Verilog HDL syntax error at debug_dtm_jtag.v(102) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 102 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913027 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_UPDATE_IR debug_dtm_jtag.v(103) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(103): text macro \"JTAG_TAP_UPDATE_IR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 103 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913028 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(103) " "Verilog HDL syntax error at debug_dtm_jtag.v(103) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 103 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913028 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_PAUSE_IR debug_dtm_jtag.v(103) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(103): text macro \"JTAG_TAP_PAUSE_IR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 103 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913028 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JTAG_TAP_EXIT2_IR debug_dtm_jtag.v(104) " "Verilog HDL Compiler Directive warning at debug_dtm_jtag.v(104): text macro \"JTAG_TAP_EXIT2_IR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 104 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913028 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(104) " "Verilog HDL syntax error at debug_dtm_jtag.v(104) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 104 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913029 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(105) " "Verilog HDL syntax error at debug_dtm_jtag.v(105) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913029 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand debug_dtm_jtag.v(106) " "Verilog HDL syntax error at debug_dtm_jtag.v(106) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 106 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_dtm_jtag.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_dtm_jtag.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955913057 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v debug_dm.v(94) " "Verilog HDL File I/O error at debug_dm.v(94): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 94 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955913305 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_CONTROL debug_dm.v(227) " "Verilog HDL Compiler Directive warning at debug_dm.v(227): text macro \"DM_CONTROL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 227 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(227) " "Verilog HDL syntax error at debug_dm.v(227) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 227 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913308 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_STATUS debug_dm.v(228) " "Verilog HDL Compiler Directive warning at debug_dm.v(228): text macro \"DM_STATUS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 228 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913308 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(228) " "Verilog HDL syntax error at debug_dm.v(228) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 228 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913308 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_HARTINFO debug_dm.v(229) " "Verilog HDL Compiler Directive warning at debug_dm.v(229): text macro \"DM_HARTINFO\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 229 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913309 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(229) " "Verilog HDL syntax error at debug_dm.v(229) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 229 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913309 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_HAWINDOWSEL debug_dm.v(230) " "Verilog HDL Compiler Directive warning at debug_dm.v(230): text macro \"DM_HAWINDOWSEL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 230 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913309 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(230) " "Verilog HDL syntax error at debug_dm.v(230) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 230 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913309 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_HAWINDOW debug_dm.v(231) " "Verilog HDL Compiler Directive warning at debug_dm.v(231): text macro \"DM_HAWINDOW\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 231 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913310 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(231) " "Verilog HDL syntax error at debug_dm.v(231) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 231 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913310 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_AUTHDATA debug_dm.v(232) " "Verilog HDL Compiler Directive warning at debug_dm.v(232): text macro \"DM_AUTHDATA\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 232 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913310 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(232) " "Verilog HDL syntax error at debug_dm.v(232) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 232 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913310 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_ABSTRACTCS debug_dm.v(233) " "Verilog HDL Compiler Directive warning at debug_dm.v(233): text macro \"DM_ABSTRACTCS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 233 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913311 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(233) " "Verilog HDL syntax error at debug_dm.v(233) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 233 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913311 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_COMMAND debug_dm.v(234) " "Verilog HDL Compiler Directive warning at debug_dm.v(234): text macro \"DM_COMMAND\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 234 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913311 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(234) " "Verilog HDL syntax error at debug_dm.v(234) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 234 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913311 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_HALTSUM0 debug_dm.v(235) " "Verilog HDL Compiler Directive warning at debug_dm.v(235): text macro \"DM_HALTSUM0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 235 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913311 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(235) " "Verilog HDL syntax error at debug_dm.v(235) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 235 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913312 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_HALTSUM1 debug_dm.v(236) " "Verilog HDL Compiler Directive warning at debug_dm.v(236): text macro \"DM_HALTSUM1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 236 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913312 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(236) " "Verilog HDL syntax error at debug_dm.v(236) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 236 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913312 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_HALTSUM2 debug_dm.v(237) " "Verilog HDL Compiler Directive warning at debug_dm.v(237): text macro \"DM_HALTSUM2\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 237 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913312 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(237) " "Verilog HDL syntax error at debug_dm.v(237) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 237 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913313 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_HALTSUM3 debug_dm.v(238) " "Verilog HDL Compiler Directive warning at debug_dm.v(238): text macro \"DM_HALTSUM3\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 238 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913313 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(238) " "Verilog HDL syntax error at debug_dm.v(238) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 238 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913313 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_SBCS debug_dm.v(239) " "Verilog HDL Compiler Directive warning at debug_dm.v(239): text macro \"DM_SBCS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 239 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913313 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(239) " "Verilog HDL syntax error at debug_dm.v(239) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 239 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913313 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_SBADDRESS_0 debug_dm.v(240) " "Verilog HDL Compiler Directive warning at debug_dm.v(240): text macro \"DM_SBADDRESS_0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 240 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913314 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(240) " "Verilog HDL syntax error at debug_dm.v(240) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 240 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913314 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DM_SBDATA_0 debug_dm.v(241) " "Verilog HDL Compiler Directive warning at debug_dm.v(241): text macro \"DM_SBDATA_0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 241 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913314 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" debug_dm.v(241) " "Verilog HDL syntax error at debug_dm.v(241) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 241 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955913314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HART_HALT_ON_RESET hart_halt_on_reset debug_dm.v(128) " "Verilog HDL Declaration information at debug_dm.v(128): object \"HART_HALT_ON_RESET\" differs only in case from object \"hart_halt_on_reset\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955913320 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DEBUG_DM debug_dm.v(99) " "Ignored design unit \"DEBUG_DM\" at debug_dm.v(99) due to previous errors" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_dm.v" 99 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1748955913321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_dm.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_dm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955913355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_cdc.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/debug/debug_cdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG_CDC " "Found entity 1: DEBUG_CDC" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_cdc.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/debug/debug_cdc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955913450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955913450 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v cpu_top.v(15) " "Verilog HDL File I/O error at cpu_top.v(15): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_top.v" 15 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955913675 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "TRG_CH_BUS cpu_top.v(319) " "Verilog HDL Compiler Directive warning at cpu_top.v(319): text macro \"TRG_CH_BUS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_top.v" 319 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955913679 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CPU_TOP cpu_top.v(20) " "Ignored design unit \"CPU_TOP\" at cpu_top.v(20) due to previous errors" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_top.v" 20 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1748955913685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_top.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955913719 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v cpu_pipeline.v(75) " "Verilog HDL File I/O error at cpu_pipeline.v(75): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 75 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955914036 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_CSR cpu_pipeline.v(666) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(666): text macro \"ALU_CSR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 666 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914039 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_FFLAGS cpu_pipeline.v(666) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(666): text macro \"CSR_FFLAGS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 666 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914040 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"(\" cpu_pipeline.v(666) " "Verilog HDL syntax error at cpu_pipeline.v(666) near text: \")\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 666 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914040 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_FRM cpu_pipeline.v(667) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(667): text macro \"CSR_FRM\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 667 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914041 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_FCSR cpu_pipeline.v(668) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(668): text macro \"CSR_FCSR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 668 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914041 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "STATE_ID_RESET cpu_pipeline.v(832) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(832): text macro \"STATE_ID_RESET\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 832 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914042 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu_pipeline.v(832) " "Verilog HDL syntax error at cpu_pipeline.v(832) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 832 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914042 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "STATE_ID_DECODE_TARGET cpu_pipeline.v(835) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(835): text macro \"STATE_ID_DECODE_TARGET\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 835 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914043 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpu_pipeline.v(836) " "Verilog HDL syntax error at cpu_pipeline.v(836) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 836 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914043 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_pipeline.v(889) " "Verilog HDL syntax error at cpu_pipeline.v(889) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 889 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914043 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "STATE_ID_DEBUG_MODE cpu_pipeline.v(894) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(894): text macro \"STATE_ID_DEBUG_MODE\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 894 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914043 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_pipeline.v(894) " "Verilog HDL syntax error at cpu_pipeline.v(894) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 894 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914043 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_pipeline.v(939) " "Verilog HDL syntax error at cpu_pipeline.v(939) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 939 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914045 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpu_pipeline.v(1023) " "Verilog HDL syntax error at cpu_pipeline.v(1023) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1023 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914045 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DBG_CAUSE_RESETHALT cpu_pipeline.v(1031) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1031): text macro \"DBG_CAUSE_RESETHALT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1031 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914045 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_pipeline.v(1031) " "Verilog HDL syntax error at cpu_pipeline.v(1031) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1031 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914046 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_pipeline.v(1032) " "Verilog HDL syntax error at cpu_pipeline.v(1032) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1032 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914046 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_pipeline.v(1045) " "Verilog HDL syntax error at cpu_pipeline.v(1045) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1045 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914046 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "STATE_ID_DECODE_NORMAL cpu_pipeline.v(1052) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1052): text macro \"STATE_ID_DECODE_NORMAL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1052 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914047 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_pipeline.v(1052) " "Verilog HDL syntax error at cpu_pipeline.v(1052) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1052 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914047 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword ) cpu_pipeline.v(1062) " "Verilog HDL syntax error at cpu_pipeline.v(1062) near text: \"begin\";  expecting an identifier (\"begin\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1062 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914048 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "STATE_ID_STBY_MODE cpu_pipeline.v(1078) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1078): text macro \"STATE_ID_STBY_MODE\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1078 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914048 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_pipeline.v(1086) " "Verilog HDL syntax error at cpu_pipeline.v(1086) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1086 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914049 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "STATE_ID_DECODE cpu_pipeline.v(1095) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1095): text macro \"STATE_ID_DECODE\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1095 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914049 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword ) cpu_pipeline.v(1096) " "Verilog HDL syntax error at cpu_pipeline.v(1096) near text: \"begin\";  expecting an identifier (\"begin\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1096 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914049 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DBG_CAUSE_HALTREQ cpu_pipeline.v(1122) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1122): text macro \"DBG_CAUSE_HALTREQ\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1122 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914049 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MCAUSE_BREAK_POINT cpu_pipeline.v(1207) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1207): text macro \"MCAUSE_BREAK_POINT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1207 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914049 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DBG_CAUSE_BREAKPOINT cpu_pipeline.v(1216) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1216): text macro \"DBG_CAUSE_BREAKPOINT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1216 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914050 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MCAUSE_INSTR_ACCESS_FAULT cpu_pipeline.v(1238) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1238): text macro \"MCAUSE_INSTR_ACCESS_FAULT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1238 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914050 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MCAUSE_ILLEGAL_INSTRUCTION cpu_pipeline.v(1255) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1255): text macro \"MCAUSE_ILLEGAL_INSTRUCTION\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1255 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914050 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MCAUSE_ENVIRONMENT_CALL cpu_pipeline.v(1272) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1272): text macro \"MCAUSE_ENVIRONMENT_CALL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1272 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914050 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DBG_CAUSE_EBRREK cpu_pipeline.v(1286) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1286): text macro \"DBG_CAUSE_EBRREK\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1286 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914050 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MCAUSE_ST_AMO_ADDR_MISALIGN cpu_pipeline.v(1355) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1355): text macro \"MCAUSE_ST_AMO_ADDR_MISALIGN\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1355 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914051 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MCAUSE_LD_ADDR_MISALIGN cpu_pipeline.v(1356) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1356): text macro \"MCAUSE_LD_ADDR_MISALIGN\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1356 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914052 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" cpu_pipeline.v(1357) " "Verilog HDL syntax error at cpu_pipeline.v(1357) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1357 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914052 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MCAUSE_ST_AMO_ACCESS_FAULT cpu_pipeline.v(1375) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1375): text macro \"MCAUSE_ST_AMO_ACCESS_FAULT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1375 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914052 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MCAUSE_LD_ACCESS_FAULT cpu_pipeline.v(1376) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1376): text macro \"MCAUSE_LD_ACCESS_FAULT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1376 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914052 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" cpu_pipeline.v(1377) " "Verilog HDL syntax error at cpu_pipeline.v(1377) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1377 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914052 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_GPR cpu_pipeline.v(1393) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1393): text macro \"ALU_GPR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1393 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914053 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_pipeline.v(1393) " "Verilog HDL syntax error at cpu_pipeline.v(1393) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1393 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914053 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_IMM cpu_pipeline.v(1394) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1394): text macro \"ALU_IMM\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1394 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914053 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_pipeline.v(1394) " "Verilog HDL syntax error at cpu_pipeline.v(1394) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1394 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914053 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_ADD cpu_pipeline.v(1397) " "Verilog HDL Compiler Directive warning at cpu_pipeline.v(1397): text macro \"ALUFUNC_ADD\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_pipeline.v" 1397 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_pipeline.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_pipeline.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955914115 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v cpu_fpu32.v(79) " "Verilog HDL File I/O error at cpu_fpu32.v(79): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fpu32.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fpu32.v" 79 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955914512 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CPU_FPU32 cpu_fpu32.v(89) " "Ignored design unit \"CPU_FPU32\" at cpu_fpu32.v(89) due to previous errors" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fpu32.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fpu32.v" 89 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1748955914526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_fpu32.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_fpu32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955914577 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v cpu_fetch.v(123) " "Verilog HDL File I/O error at cpu_fetch.v(123): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 123 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955914801 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CODE_NON cpu_fetch.v(447) " "Verilog HDL Compiler Directive warning at cpu_fetch.v(447): text macro \"CODE_NON\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 447 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914805 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu_fetch.v(447) " "Verilog HDL syntax error at cpu_fetch.v(447) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 447 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914806 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_fetch.v(452) " "Verilog HDL syntax error at cpu_fetch.v(452) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 452 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914806 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu_fetch.v(455) " "Verilog HDL syntax error at cpu_fetch.v(455) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 455 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914806 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_fetch.v(460) " "Verilog HDL syntax error at cpu_fetch.v(460) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 460 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914807 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CODE_32L cpu_fetch.v(472) " "Verilog HDL Compiler Directive warning at cpu_fetch.v(472): text macro \"CODE_32L\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 472 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914807 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpu_fetch.v(472) " "Verilog HDL syntax error at cpu_fetch.v(472) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 472 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914807 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CODE_16W cpu_fetch.v(472) " "Verilog HDL Compiler Directive warning at cpu_fetch.v(472): text macro \"CODE_16W\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 472 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914808 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpu_fetch.v(473) " "Verilog HDL syntax error at cpu_fetch.v(473) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 473 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914808 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_fetch.v(480) " "Verilog HDL syntax error at cpu_fetch.v(480) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 480 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914809 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CODE_32H cpu_fetch.v(482) " "Verilog HDL Compiler Directive warning at cpu_fetch.v(482): text macro \"CODE_32H\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 482 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955914809 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_fetch.v(483) " "Verilog HDL syntax error at cpu_fetch.v(483) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 483 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914809 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_fetch.v(493) " "Verilog HDL syntax error at cpu_fetch.v(493) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 493 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914810 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" cpu_fetch.v(494) " "Verilog HDL syntax error at cpu_fetch.v(494) near text: \"\}\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 494 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914810 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_fetch.v(494) " "Verilog HDL syntax error at cpu_fetch.v(494) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 494 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914810 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" cpu_fetch.v(498) " "Verilog HDL syntax error at cpu_fetch.v(498) near text: \"\}\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 498 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914811 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_fetch.v(498) " "Verilog HDL syntax error at cpu_fetch.v(498) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 498 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914811 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" cpu_fetch.v(499) " "Verilog HDL syntax error at cpu_fetch.v(499) near text: \"\}\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 499 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914811 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_fetch.v(499) " "Verilog HDL syntax error at cpu_fetch.v(499) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 499 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914811 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" cpu_fetch.v(504) " "Verilog HDL syntax error at cpu_fetch.v(504) near text: \"\}\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 504 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914812 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_fetch.v(504) " "Verilog HDL syntax error at cpu_fetch.v(504) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 504 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914812 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" cpu_fetch.v(505) " "Verilog HDL syntax error at cpu_fetch.v(505) near text: \"\}\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_fetch.v" 505 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955914812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_fetch.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_fetch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955914844 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v cpu_debug.v(13) " "Verilog HDL File I/O error at cpu_debug.v(13): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 13 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955915067 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "TRG_CH_BUS cpu_debug.v(68) " "Verilog HDL Compiler Directive warning at cpu_debug.v(68): text macro \"TRG_CH_BUS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 68 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915069 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_debug.v(198) " "Verilog HDL syntax error at cpu_debug.v(198) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 198 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915070 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" cpu_debug.v(198) " "Verilog HDL syntax error at cpu_debug.v(198) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 198 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915070 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_debug.v(213) " "Verilog HDL syntax error at cpu_debug.v(213) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 213 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915071 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" cpu_debug.v(213) " "Verilog HDL syntax error at cpu_debug.v(213) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 213 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915071 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_debug.v(228) " "Verilog HDL syntax error at cpu_debug.v(228) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 228 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915071 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" cpu_debug.v(228) " "Verilog HDL syntax error at cpu_debug.v(228) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 228 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915072 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_debug.v(264) " "Verilog HDL syntax error at cpu_debug.v(264) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 264 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915072 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" cpu_debug.v(264) " "Verilog HDL syntax error at cpu_debug.v(264) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 264 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915073 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_debug.v(274) " "Verilog HDL syntax error at cpu_debug.v(274) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 274 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915073 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" cpu_debug.v(274) " "Verilog HDL syntax error at cpu_debug.v(274) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 274 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915074 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_debug.v(290) " "Verilog HDL syntax error at cpu_debug.v(290) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 290 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915074 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" cpu_debug.v(290) " "Verilog HDL syntax error at cpu_debug.v(290) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 290 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915075 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_debug.v(304) " "Verilog HDL syntax error at cpu_debug.v(304) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 304 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915075 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" cpu_debug.v(304) " "Verilog HDL syntax error at cpu_debug.v(304) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 304 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915075 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_debug.v(400) " "Verilog HDL syntax error at cpu_debug.v(400) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 400 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915077 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" cpu_debug.v(400) " "Verilog HDL syntax error at cpu_debug.v(400) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 400 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915077 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_debug.v(415) " "Verilog HDL syntax error at cpu_debug.v(415) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 415 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915077 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" cpu_debug.v(415) " "Verilog HDL syntax error at cpu_debug.v(415) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_debug.v" 415 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_debug.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_debug.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955915107 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v cpu_datapath.v(13) " "Verilog HDL File I/O error at cpu_datapath.v(13): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 13 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955915330 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_MSK cpu_datapath.v(208) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(208): text macro \"ALU_MSK\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 208 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915332 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_datapath.v(208) " "Verilog HDL syntax error at cpu_datapath.v(208) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 208 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915333 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_GPR cpu_datapath.v(208) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(208): text macro \"ALU_GPR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 208 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915333 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \"<=\", or \"=\" cpu_datapath.v(208) " "Verilog HDL syntax error at cpu_datapath.v(208) near text: \"==\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 208 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915333 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_datapath.v(210) " "Verilog HDL syntax error at cpu_datapath.v(210) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 210 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915334 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_datapath.v(210) " "Verilog HDL syntax error at cpu_datapath.v(210) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 210 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915334 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \"<=\", or \"=\" cpu_datapath.v(210) " "Verilog HDL syntax error at cpu_datapath.v(210) near text: \"==\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 210 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915335 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_datapath.v(212) " "Verilog HDL syntax error at cpu_datapath.v(212) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915335 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_datapath.v(212) " "Verilog HDL syntax error at cpu_datapath.v(212) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915335 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \"<=\", or \"=\" cpu_datapath.v(212) " "Verilog HDL syntax error at cpu_datapath.v(212) near text: \"==\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915336 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_BUSX cpu_datapath.v(239) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(239): text macro \"ALUFUNC_BUSX\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 239 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915336 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpu_datapath.v(239) " "Verilog HDL syntax error at cpu_datapath.v(239) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 239 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915336 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_BUSY cpu_datapath.v(240) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(240): text macro \"ALUFUNC_BUSY\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 240 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915336 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_datapath.v(240) " "Verilog HDL syntax error at cpu_datapath.v(240) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 240 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915337 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_ADD cpu_datapath.v(241) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(241): text macro \"ALUFUNC_ADD\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 241 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915337 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_datapath.v(241) " "Verilog HDL syntax error at cpu_datapath.v(241) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 241 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915337 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_SUB cpu_datapath.v(242) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(242): text macro \"ALUFUNC_SUB\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 242 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915337 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_datapath.v(242) " "Verilog HDL syntax error at cpu_datapath.v(242) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 242 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915338 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_SLL cpu_datapath.v(243) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(243): text macro \"ALUFUNC_SLL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 243 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915338 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_datapath.v(243) " "Verilog HDL syntax error at cpu_datapath.v(243) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 243 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915338 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_SLLI cpu_datapath.v(244) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(244): text macro \"ALUFUNC_SLLI\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 244 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915338 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_datapath.v(244) " "Verilog HDL syntax error at cpu_datapath.v(244) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 244 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915338 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_SLT cpu_datapath.v(245) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(245): text macro \"ALUFUNC_SLT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 245 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915339 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_datapath.v(245) " "Verilog HDL syntax error at cpu_datapath.v(245) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 245 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915339 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_SLTU cpu_datapath.v(249) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(249): text macro \"ALUFUNC_SLTU\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 249 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915339 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_datapath.v(249) " "Verilog HDL syntax error at cpu_datapath.v(249) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 249 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915340 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_XOR cpu_datapath.v(250) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(250): text macro \"ALUFUNC_XOR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 250 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915341 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_datapath.v(250) " "Verilog HDL syntax error at cpu_datapath.v(250) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 250 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915341 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_SRL cpu_datapath.v(251) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(251): text macro \"ALUFUNC_SRL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 251 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915341 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_datapath.v(251) " "Verilog HDL syntax error at cpu_datapath.v(251) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 251 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915341 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALUFUNC_SRLI cpu_datapath.v(252) " "Verilog HDL Compiler Directive warning at cpu_datapath.v(252): text macro \"ALUFUNC_SRLI\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_datapath.v" 252 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_datapath.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_datapath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955915377 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v cpu_csr_int.v(45) " "Verilog HDL File I/O error at cpu_csr_int.v(45): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 45 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955915595 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGSENSE0 cpu_csr_int.v(121) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(121): text macro \"CSR_MINTCFGSENSE0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 121 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915597 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTPENDING0 cpu_csr_int.v(151) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(151): text macro \"CSR_MINTPENDING0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 151 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915597 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGENABLE0 cpu_csr_int.v(179) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(179): text macro \"CSR_MINTCFGENABLE0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 179 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915597 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGPRIORITY0 cpu_csr_int.v(216) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(216): text macro \"CSR_MINTCFGPRIORITY0\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 216 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915598 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCURLVL cpu_csr_int.v(526) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(526): text macro \"CSR_MINTCURLVL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 526 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_int.v(526) " "Verilog HDL syntax error at cpu_csr_int.v(526) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 526 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_csr_int.v(530) " "Verilog HDL syntax error at cpu_csr_int.v(530) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 530 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_int.v(530) " "Verilog HDL syntax error at cpu_csr_int.v(530) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 530 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_csr_int.v(534) " "Verilog HDL syntax error at cpu_csr_int.v(534) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 534 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915603 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTPRELVL cpu_csr_int.v(549) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(549): text macro \"CSR_MINTPRELVL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 549 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915603 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_int.v(549) " "Verilog HDL syntax error at cpu_csr_int.v(549) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 549 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915603 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_csr_int.v(553) " "Verilog HDL syntax error at cpu_csr_int.v(553) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 553 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_int.v(553) " "Verilog HDL syntax error at cpu_csr_int.v(553) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 553 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_csr_int.v(557) " "Verilog HDL syntax error at cpu_csr_int.v(557) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 557 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_int.v(567) " "Verilog HDL syntax error at cpu_csr_int.v(567) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 567 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915605 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGENABLE1 cpu_csr_int.v(570) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(570): text macro \"CSR_MINTCFGENABLE1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 570 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915605 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGSENSE1 cpu_csr_int.v(572) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(572): text macro \"CSR_MINTCFGSENSE1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 572 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915605 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTPENDING1 cpu_csr_int.v(574) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(574): text macro \"CSR_MINTPENDING1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 574 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915605 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGPRIORITY1 cpu_csr_int.v(576) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(576): text macro \"CSR_MINTCFGPRIORITY1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 576 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915605 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGPRIORITY2 cpu_csr_int.v(577) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(577): text macro \"CSR_MINTCFGPRIORITY2\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 577 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915606 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGPRIORITY3 cpu_csr_int.v(578) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(578): text macro \"CSR_MINTCFGPRIORITY3\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 578 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915606 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGPRIORITY4 cpu_csr_int.v(579) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(579): text macro \"CSR_MINTCFGPRIORITY4\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 579 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915606 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGPRIORITY5 cpu_csr_int.v(580) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(580): text macro \"CSR_MINTCFGPRIORITY5\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 580 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915606 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGPRIORITY6 cpu_csr_int.v(581) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(581): text macro \"CSR_MINTCFGPRIORITY6\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 581 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915606 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCFGPRIORITY7 cpu_csr_int.v(582) " "Verilog HDL Compiler Directive warning at cpu_csr_int.v(582): text macro \"CSR_MINTCFGPRIORITY7\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 582 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915606 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_int.v(585) " "Verilog HDL syntax error at cpu_csr_int.v(585) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 585 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTCTRL_REQ intctrl_req cpu_csr_int.v(67) " "Verilog HDL Declaration information at cpu_csr_int.v(67): object \"INTCTRL_REQ\" differs only in case from object \"intctrl_req\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955915607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTCTRL_NUM intctrl_num cpu_csr_int.v(68) " "Verilog HDL Declaration information at cpu_csr_int.v(68): object \"INTCTRL_NUM\" differs only in case from object \"intctrl_num\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955915607 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CPU_CSR_INT cpu_csr_int.v(50) " "Ignored design unit \"CPU_CSR_INT\" at cpu_csr_int.v(50) due to previous errors" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_int.v" 50 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1748955915608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_csr_int.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_csr_int.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955915631 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v cpu_csr_dbg.v(77) " "Verilog HDL File I/O error at cpu_csr_dbg.v(77): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 77 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955915872 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "TRG_CH_BUS cpu_csr_dbg.v(126) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(126): text macro \"TRG_CH_BUS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 126 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915875 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DBG_CAUSE_BREAKPOINT cpu_csr_dbg.v(243) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(243): text macro \"DBG_CAUSE_BREAKPOINT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 243 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915876 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpu_csr_dbg.v(243) " "Verilog HDL syntax error at cpu_csr_dbg.v(243) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 243 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915876 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DBG_CAUSE_EBRREK cpu_csr_dbg.v(244) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(244): text macro \"DBG_CAUSE_EBRREK\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 244 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915876 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_csr_dbg.v(244) " "Verilog HDL syntax error at cpu_csr_dbg.v(244) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 244 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915876 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DBG_CAUSE_RESETHALT cpu_csr_dbg.v(245) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(245): text macro \"DBG_CAUSE_RESETHALT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 245 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915877 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_csr_dbg.v(245) " "Verilog HDL syntax error at cpu_csr_dbg.v(245) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 245 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915877 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DBG_CAUSE_HALTREQ cpu_csr_dbg.v(246) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(246): text macro \"DBG_CAUSE_HALTREQ\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 246 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915877 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu_csr_dbg.v(246) " "Verilog HDL syntax error at cpu_csr_dbg.v(246) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 246 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915877 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DBG_CAUSE_STEPREQ cpu_csr_dbg.v(247) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(247): text macro \"DBG_CAUSE_STEPREQ\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 247 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915878 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpu_csr_dbg.v(247) " "Verilog HDL syntax error at cpu_csr_dbg.v(247) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 247 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915878 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_DCSR cpu_csr_dbg.v(271) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(271): text macro \"CSR_DCSR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 271 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915878 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(271) " "Verilog HDL syntax error at cpu_csr_dbg.v(271) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 271 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915878 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_DPC cpu_csr_dbg.v(272) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(272): text macro \"CSR_DPC\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 272 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915879 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(272) " "Verilog HDL syntax error at cpu_csr_dbg.v(272) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 272 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915880 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_TSELECT cpu_csr_dbg.v(273) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(273): text macro \"CSR_TSELECT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 273 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915880 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(273) " "Verilog HDL syntax error at cpu_csr_dbg.v(273) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 273 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915880 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_TDATA1 cpu_csr_dbg.v(274) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(274): text macro \"CSR_TDATA1\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 274 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915880 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(274) " "Verilog HDL syntax error at cpu_csr_dbg.v(274) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 274 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915881 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_TDATA2 cpu_csr_dbg.v(275) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(275): text macro \"CSR_TDATA2\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 275 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915881 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(275) " "Verilog HDL syntax error at cpu_csr_dbg.v(275) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 275 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915881 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(276) " "Verilog HDL syntax error at cpu_csr_dbg.v(276) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 276 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915881 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(277) " "Verilog HDL syntax error at cpu_csr_dbg.v(277) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 277 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915882 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(278) " "Verilog HDL syntax error at cpu_csr_dbg.v(278) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 278 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915882 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(279) " "Verilog HDL syntax error at cpu_csr_dbg.v(279) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 279 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915882 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(280) " "Verilog HDL syntax error at cpu_csr_dbg.v(280) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 280 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915883 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "TRG_CH_ALL_BIT cpu_csr_dbg.v(426) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(426): text macro \"TRG_CH_ALL_BIT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 426 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915884 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(432) " "Verilog HDL syntax error at cpu_csr_dbg.v(432) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 432 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915884 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "TRG_CH_ALL cpu_csr_dbg.v(436) " "Verilog HDL Compiler Directive warning at cpu_csr_dbg.v(436): text macro \"TRG_CH_ALL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 436 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955915884 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(436) " "Verilog HDL syntax error at cpu_csr_dbg.v(436) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 436 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915885 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr_dbg.v(440) " "Verilog HDL syntax error at cpu_csr_dbg.v(440) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 440 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955915885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_csr_dbg.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_csr_dbg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955915924 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v cpu_csr.v(163) " "Verilog HDL File I/O error at cpu_csr.v(163): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 163 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955916151 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MINTCURLVL cpu_csr.v(269) " "Verilog HDL Compiler Directive warning at cpu_csr.v(269): text macro \"CSR_MINTCURLVL\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 269 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916155 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(269) " "Verilog HDL syntax error at cpu_csr.v(269) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 269 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916155 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(275) " "Verilog HDL syntax error at cpu_csr.v(275) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 275 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916155 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_TSELECT cpu_csr.v(281) " "Verilog HDL Compiler Directive warning at cpu_csr.v(281): text macro \"CSR_TSELECT\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 281 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916155 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(281) " "Verilog HDL syntax error at cpu_csr.v(281) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 281 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916155 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(287) " "Verilog HDL syntax error at cpu_csr.v(287) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 287 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916156 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_FFLAGS cpu_csr.v(293) " "Verilog HDL Compiler Directive warning at cpu_csr.v(293): text macro \"CSR_FFLAGS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 293 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916156 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(293) " "Verilog HDL syntax error at cpu_csr.v(293) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 293 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916157 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_FRM cpu_csr.v(294) " "Verilog HDL Compiler Directive warning at cpu_csr.v(294): text macro \"CSR_FRM\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 294 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916158 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_FCSR cpu_csr.v(295) " "Verilog HDL Compiler Directive warning at cpu_csr.v(295): text macro \"CSR_FCSR\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 295 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916158 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_FPU32CONV cpu_csr.v(296) " "Verilog HDL Compiler Directive warning at cpu_csr.v(296): text macro \"CSR_FPU32CONV\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 296 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916158 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(302) " "Verilog HDL syntax error at cpu_csr.v(302) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 302 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916158 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MVENDORID cpu_csr.v(341) " "Verilog HDL Compiler Directive warning at cpu_csr.v(341): text macro \"MVENDORID\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 341 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916158 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_csr.v(341) " "Verilog HDL syntax error at cpu_csr.v(341) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 341 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916158 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MARCHID cpu_csr.v(347) " "Verilog HDL Compiler Directive warning at cpu_csr.v(347): text macro \"MARCHID\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 347 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916159 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_csr.v(347) " "Verilog HDL syntax error at cpu_csr.v(347) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 347 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916159 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MIMPID cpu_csr.v(353) " "Verilog HDL Compiler Directive warning at cpu_csr.v(353): text macro \"MIMPID\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 353 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916159 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu_csr.v(353) " "Verilog HDL syntax error at cpu_csr.v(353) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 353 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916159 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MSTATUS cpu_csr.v(381) " "Verilog HDL Compiler Directive warning at cpu_csr.v(381): text macro \"CSR_MSTATUS\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 381 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916160 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(381) " "Verilog HDL syntax error at cpu_csr.v(381) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 381 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916160 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_csr.v(389) " "Verilog HDL syntax error at cpu_csr.v(389) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 389 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916160 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(389) " "Verilog HDL syntax error at cpu_csr.v(389) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 389 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916161 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_csr.v(397) " "Verilog HDL syntax error at cpu_csr.v(397) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 397 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916162 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MISA_N cpu_csr.v(423) " "Verilog HDL Compiler Directive warning at cpu_csr.v(423): text macro \"MISA_N\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 423 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916162 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MISA_M cpu_csr.v(424) " "Verilog HDL Compiler Directive warning at cpu_csr.v(424): text macro \"MISA_M\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 424 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916162 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\|\";  expecting \"(\" cpu_csr.v(425) " "Verilog HDL syntax error at cpu_csr.v(425) near text: \"\|\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 425 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916162 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MISA_I cpu_csr.v(425) " "Verilog HDL Compiler Directive warning at cpu_csr.v(425): text macro \"MISA_I\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 425 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916163 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MISA_C cpu_csr.v(429) " "Verilog HDL Compiler Directive warning at cpu_csr.v(429): text macro \"MISA_C\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 429 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916163 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MISA_32 cpu_csr.v(433) " "Verilog HDL Compiler Directive warning at cpu_csr.v(433): text macro \"MISA_32\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 433 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916163 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MIE cpu_csr.v(449) " "Verilog HDL Compiler Directive warning at cpu_csr.v(449): text macro \"CSR_MIE\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 449 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916163 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(449) " "Verilog HDL syntax error at cpu_csr.v(449) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 449 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916163 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu_csr.v(453) " "Verilog HDL syntax error at cpu_csr.v(453) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 453 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916164 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(453) " "Verilog HDL syntax error at cpu_csr.v(453) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 453 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916164 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_MTVEC cpu_csr.v(474) " "Verilog HDL Compiler Directive warning at cpu_csr.v(474): text macro \"CSR_MTVEC\" is undefined" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 474 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1748955916164 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu_csr.v(474) " "Verilog HDL syntax error at cpu_csr.v(474) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/cpu/cpu_csr.v" 474 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955916165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_csr.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/cpu/cpu_csr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955916202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/chip/slaves_ahb.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/chip/slaves_ahb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLAVES_AHB " "Found entity 1: SLAVES_AHB" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/chip/slaves_ahb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/chip/slaves_ahb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955916465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955916465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_sdram/logic/ahb_lite_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_sdram/logic/ahb_lite_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_lite_sdram " "Found entity 1: ahb_lite_sdram" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955916727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955916727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSEL m_hsel ahb_top.v(27) " "Verilog HDL Declaration information at ahb_top.v(27): object \"M_HSEL\" differs only in case from object \"m_hsel\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HTRANS m_htrans ahb_top.v(28) " "Verilog HDL Declaration information at ahb_top.v(28): object \"M_HTRANS\" differs only in case from object \"m_htrans\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWRITE m_hwrite ahb_top.v(29) " "Verilog HDL Declaration information at ahb_top.v(29): object \"M_HWRITE\" differs only in case from object \"m_hwrite\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HMASTLOCK m_hmastlock ahb_top.v(30) " "Verilog HDL Declaration information at ahb_top.v(30): object \"M_HMASTLOCK\" differs only in case from object \"m_hmastlock\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSIZE m_hsize ahb_top.v(31) " "Verilog HDL Declaration information at ahb_top.v(31): object \"M_HSIZE\" differs only in case from object \"m_hsize\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HBURST m_hburst ahb_top.v(32) " "Verilog HDL Declaration information at ahb_top.v(32): object \"M_HBURST\" differs only in case from object \"m_hburst\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HPROT m_hprot ahb_top.v(33) " "Verilog HDL Declaration information at ahb_top.v(33): object \"M_HPROT\" differs only in case from object \"m_hprot\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HADDR m_haddr ahb_top.v(34) " "Verilog HDL Declaration information at ahb_top.v(34): object \"M_HADDR\" differs only in case from object \"m_haddr\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWDATA m_hwdata ahb_top.v(35) " "Verilog HDL Declaration information at ahb_top.v(35): object \"M_HWDATA\" differs only in case from object \"m_hwdata\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRDATA m_hrdata ahb_top.v(38) " "Verilog HDL Declaration information at ahb_top.v(38): object \"M_HRDATA\" differs only in case from object \"m_hrdata\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRESP m_hresp ahb_top.v(39) " "Verilog HDL Declaration information at ahb_top.v(39): object \"M_HRESP\" differs only in case from object \"m_hresp\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSEL s_hsel ahb_top.v(51) " "Verilog HDL Declaration information at ahb_top.v(51): object \"S_HSEL\" differs only in case from object \"s_hsel\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HTRANS s_htrans ahb_top.v(52) " "Verilog HDL Declaration information at ahb_top.v(52): object \"S_HTRANS\" differs only in case from object \"s_htrans\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWRITE s_hwrite ahb_top.v(53) " "Verilog HDL Declaration information at ahb_top.v(53): object \"S_HWRITE\" differs only in case from object \"s_hwrite\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HMASTLOCK s_hmastlock ahb_top.v(54) " "Verilog HDL Declaration information at ahb_top.v(54): object \"S_HMASTLOCK\" differs only in case from object \"s_hmastlock\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSIZE s_hsize ahb_top.v(55) " "Verilog HDL Declaration information at ahb_top.v(55): object \"S_HSIZE\" differs only in case from object \"s_hsize\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HBURST s_hburst ahb_top.v(56) " "Verilog HDL Declaration information at ahb_top.v(56): object \"S_HBURST\" differs only in case from object \"s_hburst\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HPROT s_hprot ahb_top.v(57) " "Verilog HDL Declaration information at ahb_top.v(57): object \"S_HPROT\" differs only in case from object \"s_hprot\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HADDR s_haddr ahb_top.v(58) " "Verilog HDL Declaration information at ahb_top.v(58): object \"S_HADDR\" differs only in case from object \"s_haddr\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWDATA s_hwdata ahb_top.v(59) " "Verilog HDL Declaration information at ahb_top.v(59): object \"S_HWDATA\" differs only in case from object \"s_hwdata\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRDATA s_hrdata ahb_top.v(62) " "Verilog HDL Declaration information at ahb_top.v(62): object \"S_HRDATA\" differs only in case from object \"s_hrdata\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRESP s_hresp ahb_top.v(63) " "Verilog HDL Declaration information at ahb_top.v(63): object \"S_HRESP\" differs only in case from object \"s_hresp\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_MATRIX " "Found entity 1: AHB_MATRIX" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955916808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955916808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSEL s_hsel ahb_slave_port.v(26) " "Verilog HDL Declaration information at ahb_slave_port.v(26): object \"S_HSEL\" differs only in case from object \"s_hsel\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HTRANS s_htrans ahb_slave_port.v(27) " "Verilog HDL Declaration information at ahb_slave_port.v(27): object \"S_HTRANS\" differs only in case from object \"s_htrans\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWRITE s_hwrite ahb_slave_port.v(28) " "Verilog HDL Declaration information at ahb_slave_port.v(28): object \"S_HWRITE\" differs only in case from object \"s_hwrite\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HMASTLOCK s_hmastlock ahb_slave_port.v(29) " "Verilog HDL Declaration information at ahb_slave_port.v(29): object \"S_HMASTLOCK\" differs only in case from object \"s_hmastlock\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSIZE s_hsize ahb_slave_port.v(30) " "Verilog HDL Declaration information at ahb_slave_port.v(30): object \"S_HSIZE\" differs only in case from object \"s_hsize\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HBURST s_hburst ahb_slave_port.v(31) " "Verilog HDL Declaration information at ahb_slave_port.v(31): object \"S_HBURST\" differs only in case from object \"s_hburst\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HPROT s_hprot ahb_slave_port.v(32) " "Verilog HDL Declaration information at ahb_slave_port.v(32): object \"S_HPROT\" differs only in case from object \"s_hprot\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HADDR s_haddr ahb_slave_port.v(33) " "Verilog HDL Declaration information at ahb_slave_port.v(33): object \"S_HADDR\" differs only in case from object \"s_haddr\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWDATA s_hwdata ahb_slave_port.v(34) " "Verilog HDL Declaration information at ahb_slave_port.v(34): object \"S_HWDATA\" differs only in case from object \"s_hwdata\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRDATA s_hrdata ahb_slave_port.v(37) " "Verilog HDL Declaration information at ahb_slave_port.v(37): object \"S_HRDATA\" differs only in case from object \"s_hrdata\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRESP s_hresp ahb_slave_port.v(38) " "Verilog HDL Declaration information at ahb_slave_port.v(38): object \"S_HRESP\" differs only in case from object \"s_hresp\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955916997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_SLAVE_PORT " "Found entity 1: AHB_SLAVE_PORT" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_slave_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955917024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955917024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSEL m_hsel ahb_master_port.v(25) " "Verilog HDL Declaration information at ahb_master_port.v(25): object \"M_HSEL\" differs only in case from object \"m_hsel\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HTRANS m_htrans ahb_master_port.v(26) " "Verilog HDL Declaration information at ahb_master_port.v(26): object \"M_HTRANS\" differs only in case from object \"m_htrans\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWRITE m_hwrite ahb_master_port.v(27) " "Verilog HDL Declaration information at ahb_master_port.v(27): object \"M_HWRITE\" differs only in case from object \"m_hwrite\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HMASTLOCK m_hmastlock ahb_master_port.v(28) " "Verilog HDL Declaration information at ahb_master_port.v(28): object \"M_HMASTLOCK\" differs only in case from object \"m_hmastlock\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSIZE m_hsize ahb_master_port.v(29) " "Verilog HDL Declaration information at ahb_master_port.v(29): object \"M_HSIZE\" differs only in case from object \"m_hsize\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HBURST m_hburst ahb_master_port.v(30) " "Verilog HDL Declaration information at ahb_master_port.v(30): object \"M_HBURST\" differs only in case from object \"m_hburst\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HPROT m_hprot ahb_master_port.v(31) " "Verilog HDL Declaration information at ahb_master_port.v(31): object \"M_HPROT\" differs only in case from object \"m_hprot\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HADDR m_haddr ahb_master_port.v(32) " "Verilog HDL Declaration information at ahb_master_port.v(32): object \"M_HADDR\" differs only in case from object \"m_haddr\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWDATA m_hwdata ahb_master_port.v(33) " "Verilog HDL Declaration information at ahb_master_port.v(33): object \"M_HWDATA\" differs only in case from object \"m_hwdata\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRDATA m_hrdata ahb_master_port.v(36) " "Verilog HDL Declaration information at ahb_master_port.v(36): object \"M_HRDATA\" differs only in case from object \"m_hrdata\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRESP m_hresp ahb_master_port.v(37) " "Verilog HDL Declaration information at ahb_master_port.v(37): object \"M_HRESP\" differs only in case from object \"m_hresp\" in the same scope" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748955917099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_MASTER_PORT " "Found entity 1: AHB_MASTER_PORT" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_master_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955917108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955917108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_INTERCONNECT " "Found entity 1: AHB_INTERCONNECT" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_interconnect.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_interconnect.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955917322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955917322 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' ahb_arb.v(71) " "Verilog HDL syntax error at ahb_arb.v(71) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917394 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" ahb_arb.v(71) " "Verilog HDL syntax error at ahb_arb.v(71) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917396 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' ahb_arb.v(91) " "Verilog HDL syntax error at ahb_arb.v(91) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917397 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \")\" ahb_arb.v(91) " "Verilog HDL syntax error at ahb_arb.v(91) near text: \"'\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917397 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' ahb_arb.v(92) " "Verilog HDL syntax error at ahb_arb.v(92) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917397 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \")\" ahb_arb.v(92) " "Verilog HDL syntax error at ahb_arb.v(92) near text: \"'\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917397 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' ahb_arb.v(97) " "Verilog HDL syntax error at ahb_arb.v(97) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917399 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" ahb_arb.v(97) " "Verilog HDL syntax error at ahb_arb.v(97) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917399 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' ahb_arb.v(101) " "Verilog HDL syntax error at ahb_arb.v(101) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917399 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" ahb_arb.v(101) " "Verilog HDL syntax error at ahb_arb.v(101) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917401 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' ahb_arb.v(142) " "Verilog HDL syntax error at ahb_arb.v(142) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 142 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917401 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" ahb_arb.v(142) " "Verilog HDL syntax error at ahb_arb.v(142) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 142 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1748955917401 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "AHB_ARB ahb_arb.v(16) " "Ignored design unit \"AHB_ARB\" at ahb_arb.v(16) due to previous errors" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1748955917404 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "AHB_ARB_RB ahb_arb.v(208) " "Ignored design unit \"AHB_ARB_RB\" at ahb_arb.v(208) due to previous errors" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/RISCV/ahb_matrix/ahb_arb.v" 208 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1748955917405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_arb.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/riscv/ahb_matrix/ahb_arb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955917415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCS4_SYS " "Found entity 1: MCS4_SYS" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_sys.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_sys.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955917490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955917490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCS4_SHIFTER " "Found entity 1: MCS4_SHIFTER" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_shifter.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_shifter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955917569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955917569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_rom_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_rom_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCS4_ROM " "Found entity 1: MCS4_ROM" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_rom_fpga.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_rom_fpga.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955917806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955917806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCS4_RAM " "Found entity 1: MCS4_RAM" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_ram.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_ram.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955917885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955917885 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mcs4_cpu_core.v(324) " "Verilog HDL information at mcs4_cpu_core.v(324): always construct contains both blocking and non-blocking assignments" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_core.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_core.v" 324 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1748955918116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_cpu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_cpu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCS4_CPU_CORE " "Found entity 1: MCS4_CPU_CORE" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_core.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_core.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955918156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955918156 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mcs4_cpu_chip.v(36) " "Verilog HDL warning at mcs4_cpu_chip.v(36): extended using \"x\" or \"z\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_chip.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_chip.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1748955918240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_cpu_chip.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/mcs4_cpu_chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCS4_CPU_CHIP " "Found entity 1: MCS4_CPU_CHIP" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_chip.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/mcs4_cpu_chip.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955918251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955918251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/key_printer.v 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/mcs4/key_printer.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_PRINTER " "Found entity 1: KEY_PRINTER" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/key_printer.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/MCS4/key_printer.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748955918490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955918490 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_chip.v fpga_top.v(254) " "Verilog HDL File I/O error at fpga_top.v(254): can't open Verilog Design File \"defines_chip.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 254 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955918714 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "defines_core.v fpga_top.v(255) " "Verilog HDL File I/O error at fpga_top.v(255): can't open Verilog Design File \"defines_core.v\"" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 255 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1748955918725 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "fpga_top.v(424) " "Verilog HDL error at fpga_top.v(424): this block requires a name" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 424 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1748955918726 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "fpga_top.v(429) " "Verilog HDL error at fpga_top.v(429): this block requires a name" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 429 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1748955918726 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "fpga_top.v(434) " "Verilog HDL error at fpga_top.v(434): this block requires a name" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 434 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1748955918726 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "fpga_top.v(440) " "Verilog HDL error at fpga_top.v(440): this block requires a name" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 440 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1748955918727 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FPGA_TOP fpga_top.v(260) " "Ignored design unit \"FPGA_TOP\" at fpga_top.v(260) due to previous errors" {  } { { "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" "" { Text "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 260 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1748955918730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/fpga_top/fpga_top.v 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/ubuntu-24.04/home/taka/tinytapeout/ttihp25b-tt_um_munetomomaruyama_cpu/mcs4_system/rtl/fpga_top/fpga_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748955918760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/FPGA/output_files/FPGA.map.smsg " "Generated suppressed messages file //wsl.localhost/Ubuntu-24.04/home/taka/TinyTapeout/ttihp25b-tt_um_munetomomaruyama_CPU/mcs4_system/FPGA/output_files/FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1748955919221 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 199 s 165 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 199 errors, 165 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748955919364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun  3 22:05:19 2025 " "Processing ended: Tue Jun  3 22:05:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748955919364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748955919364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748955919364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748955919364 ""}
