// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module LSU(
  input         clock,
                reset,
                io_ptw_req_ready,
                io_ptw_resp_valid,
                io_ptw_resp_bits_ae_final,
  input  [43:0] io_ptw_resp_bits_pte_ppn,
  input         io_ptw_resp_bits_pte_d,
                io_ptw_resp_bits_pte_a,
                io_ptw_resp_bits_pte_g,
                io_ptw_resp_bits_pte_u,
                io_ptw_resp_bits_pte_x,
                io_ptw_resp_bits_pte_w,
                io_ptw_resp_bits_pte_r,
                io_ptw_resp_bits_pte_v,
  input  [1:0]  io_ptw_resp_bits_level,
  input         io_ptw_resp_bits_homogeneous,
  input  [3:0]  io_ptw_ptbr_mode,
  input  [1:0]  io_ptw_status_dprv,
  input         io_ptw_status_mxr,
                io_ptw_status_sum,
                io_core_exe_0_req_valid,
  input  [6:0]  io_core_exe_0_req_bits_uop_uopc,
  input  [31:0] io_core_exe_0_req_bits_uop_inst,
                io_core_exe_0_req_bits_uop_debug_inst,
  input         io_core_exe_0_req_bits_uop_is_rvc,
  input  [39:0] io_core_exe_0_req_bits_uop_debug_pc,
  input  [2:0]  io_core_exe_0_req_bits_uop_iq_type,
  input  [9:0]  io_core_exe_0_req_bits_uop_fu_code,
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_br_type,
  input  [1:0]  io_core_exe_0_req_bits_uop_ctrl_op1_sel,
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_op2_sel,
                io_core_exe_0_req_bits_uop_ctrl_imm_sel,
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_op_fcn,
  input         io_core_exe_0_req_bits_uop_ctrl_fcn_dw,
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_csr_cmd,
  input         io_core_exe_0_req_bits_uop_ctrl_is_load,
                io_core_exe_0_req_bits_uop_ctrl_is_sta,
                io_core_exe_0_req_bits_uop_ctrl_is_std,
  input  [1:0]  io_core_exe_0_req_bits_uop_iw_state,
  input         io_core_exe_0_req_bits_uop_iw_p1_poisoned,
                io_core_exe_0_req_bits_uop_iw_p2_poisoned,
                io_core_exe_0_req_bits_uop_is_br,
                io_core_exe_0_req_bits_uop_is_jalr,
                io_core_exe_0_req_bits_uop_is_jal,
                io_core_exe_0_req_bits_uop_is_sfb,
  input  [7:0]  io_core_exe_0_req_bits_uop_br_mask,
  input  [2:0]  io_core_exe_0_req_bits_uop_br_tag,
  input  [3:0]  io_core_exe_0_req_bits_uop_ftq_idx,
  input         io_core_exe_0_req_bits_uop_edge_inst,
  input  [5:0]  io_core_exe_0_req_bits_uop_pc_lob,
  input         io_core_exe_0_req_bits_uop_taken,
  input  [19:0] io_core_exe_0_req_bits_uop_imm_packed,
  input  [11:0] io_core_exe_0_req_bits_uop_csr_addr,
  input  [4:0]  io_core_exe_0_req_bits_uop_rob_idx,
  input  [2:0]  io_core_exe_0_req_bits_uop_ldq_idx,
                io_core_exe_0_req_bits_uop_stq_idx,
  input  [1:0]  io_core_exe_0_req_bits_uop_rxq_idx,
  input  [5:0]  io_core_exe_0_req_bits_uop_pdst,
                io_core_exe_0_req_bits_uop_prs1,
                io_core_exe_0_req_bits_uop_prs2,
                io_core_exe_0_req_bits_uop_prs3,
  input  [3:0]  io_core_exe_0_req_bits_uop_ppred,
  input         io_core_exe_0_req_bits_uop_prs1_busy,
                io_core_exe_0_req_bits_uop_prs2_busy,
                io_core_exe_0_req_bits_uop_prs3_busy,
                io_core_exe_0_req_bits_uop_ppred_busy,
  input  [5:0]  io_core_exe_0_req_bits_uop_stale_pdst,
  input         io_core_exe_0_req_bits_uop_exception,
  input  [63:0] io_core_exe_0_req_bits_uop_exc_cause,
  input         io_core_exe_0_req_bits_uop_bypassable,
  input  [4:0]  io_core_exe_0_req_bits_uop_mem_cmd,
  input  [1:0]  io_core_exe_0_req_bits_uop_mem_size,
  input         io_core_exe_0_req_bits_uop_mem_signed,
                io_core_exe_0_req_bits_uop_is_fence,
                io_core_exe_0_req_bits_uop_is_fencei,
                io_core_exe_0_req_bits_uop_is_amo,
                io_core_exe_0_req_bits_uop_uses_ldq,
                io_core_exe_0_req_bits_uop_uses_stq,
                io_core_exe_0_req_bits_uop_is_sys_pc2epc,
                io_core_exe_0_req_bits_uop_is_unique,
                io_core_exe_0_req_bits_uop_flush_on_commit,
                io_core_exe_0_req_bits_uop_ldst_is_rs1,
  input  [5:0]  io_core_exe_0_req_bits_uop_ldst,
                io_core_exe_0_req_bits_uop_lrs1,
                io_core_exe_0_req_bits_uop_lrs2,
                io_core_exe_0_req_bits_uop_lrs3,
  input         io_core_exe_0_req_bits_uop_ldst_val,
  input  [1:0]  io_core_exe_0_req_bits_uop_dst_rtype,
                io_core_exe_0_req_bits_uop_lrs1_rtype,
                io_core_exe_0_req_bits_uop_lrs2_rtype,
  input         io_core_exe_0_req_bits_uop_frs3_en,
                io_core_exe_0_req_bits_uop_fp_val,
                io_core_exe_0_req_bits_uop_fp_single,
                io_core_exe_0_req_bits_uop_xcpt_pf_if,
                io_core_exe_0_req_bits_uop_xcpt_ae_if,
                io_core_exe_0_req_bits_uop_xcpt_ma_if,
                io_core_exe_0_req_bits_uop_bp_debug_if,
                io_core_exe_0_req_bits_uop_bp_xcpt_if,
  input  [1:0]  io_core_exe_0_req_bits_uop_debug_fsrc,
                io_core_exe_0_req_bits_uop_debug_tsrc,
  input  [63:0] io_core_exe_0_req_bits_data,
  input  [39:0] io_core_exe_0_req_bits_addr,
  input         io_core_exe_0_req_bits_mxcpt_valid,
                io_core_exe_0_req_bits_sfence_valid,
                io_core_exe_0_req_bits_sfence_bits_rs1,
                io_core_exe_0_req_bits_sfence_bits_rs2,
  input  [38:0] io_core_exe_0_req_bits_sfence_bits_addr,
  input         io_core_dis_uops_0_valid,
  input  [6:0]  io_core_dis_uops_0_bits_uopc,
  input  [31:0] io_core_dis_uops_0_bits_inst,
                io_core_dis_uops_0_bits_debug_inst,
  input         io_core_dis_uops_0_bits_is_rvc,
  input  [39:0] io_core_dis_uops_0_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_0_bits_iq_type,
  input  [9:0]  io_core_dis_uops_0_bits_fu_code,
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_0_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_op2_sel,
                io_core_dis_uops_0_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_op_fcn,
  input         io_core_dis_uops_0_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_0_bits_ctrl_is_load,
                io_core_dis_uops_0_bits_ctrl_is_sta,
                io_core_dis_uops_0_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_0_bits_iw_state,
  input         io_core_dis_uops_0_bits_iw_p1_poisoned,
                io_core_dis_uops_0_bits_iw_p2_poisoned,
                io_core_dis_uops_0_bits_is_br,
                io_core_dis_uops_0_bits_is_jalr,
                io_core_dis_uops_0_bits_is_jal,
                io_core_dis_uops_0_bits_is_sfb,
  input  [7:0]  io_core_dis_uops_0_bits_br_mask,
  input  [2:0]  io_core_dis_uops_0_bits_br_tag,
  input  [3:0]  io_core_dis_uops_0_bits_ftq_idx,
  input         io_core_dis_uops_0_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_0_bits_pc_lob,
  input         io_core_dis_uops_0_bits_taken,
  input  [19:0] io_core_dis_uops_0_bits_imm_packed,
  input  [11:0] io_core_dis_uops_0_bits_csr_addr,
  input  [4:0]  io_core_dis_uops_0_bits_rob_idx,
  input  [2:0]  io_core_dis_uops_0_bits_ldq_idx,
                io_core_dis_uops_0_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_0_bits_rxq_idx,
  input  [5:0]  io_core_dis_uops_0_bits_pdst,
                io_core_dis_uops_0_bits_prs1,
                io_core_dis_uops_0_bits_prs2,
                io_core_dis_uops_0_bits_prs3,
  input         io_core_dis_uops_0_bits_prs1_busy,
                io_core_dis_uops_0_bits_prs2_busy,
                io_core_dis_uops_0_bits_prs3_busy,
  input  [5:0]  io_core_dis_uops_0_bits_stale_pdst,
  input         io_core_dis_uops_0_bits_exception,
  input  [63:0] io_core_dis_uops_0_bits_exc_cause,
  input         io_core_dis_uops_0_bits_bypassable,
  input  [4:0]  io_core_dis_uops_0_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_0_bits_mem_size,
  input         io_core_dis_uops_0_bits_mem_signed,
                io_core_dis_uops_0_bits_is_fence,
                io_core_dis_uops_0_bits_is_fencei,
                io_core_dis_uops_0_bits_is_amo,
                io_core_dis_uops_0_bits_uses_ldq,
                io_core_dis_uops_0_bits_uses_stq,
                io_core_dis_uops_0_bits_is_sys_pc2epc,
                io_core_dis_uops_0_bits_is_unique,
                io_core_dis_uops_0_bits_flush_on_commit,
                io_core_dis_uops_0_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_0_bits_ldst,
                io_core_dis_uops_0_bits_lrs1,
                io_core_dis_uops_0_bits_lrs2,
                io_core_dis_uops_0_bits_lrs3,
  input         io_core_dis_uops_0_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_0_bits_dst_rtype,
                io_core_dis_uops_0_bits_lrs1_rtype,
                io_core_dis_uops_0_bits_lrs2_rtype,
  input         io_core_dis_uops_0_bits_frs3_en,
                io_core_dis_uops_0_bits_fp_val,
                io_core_dis_uops_0_bits_fp_single,
                io_core_dis_uops_0_bits_xcpt_pf_if,
                io_core_dis_uops_0_bits_xcpt_ae_if,
                io_core_dis_uops_0_bits_xcpt_ma_if,
                io_core_dis_uops_0_bits_bp_debug_if,
                io_core_dis_uops_0_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_0_bits_debug_fsrc,
                io_core_dis_uops_0_bits_debug_tsrc,
  input         io_core_fp_stdata_valid,
  input  [7:0]  io_core_fp_stdata_bits_uop_br_mask,
  input  [4:0]  io_core_fp_stdata_bits_uop_rob_idx,
  input  [2:0]  io_core_fp_stdata_bits_uop_stq_idx,
  input  [63:0] io_core_fp_stdata_bits_data,
  input         io_core_commit_valids_0,
                io_core_commit_uops_0_uses_ldq,
                io_core_commit_uops_0_uses_stq,
                io_core_commit_load_at_rob_head,
                io_core_fence_dmem,
  input  [7:0]  io_core_brupdate_b1_resolve_mask,
                io_core_brupdate_b1_mispredict_mask,
  input  [2:0]  io_core_brupdate_b2_uop_ldq_idx,
                io_core_brupdate_b2_uop_stq_idx,
  input         io_core_brupdate_b2_mispredict,
  input  [4:0]  io_core_rob_head_idx,
  input         io_core_exception,
                io_dmem_req_ready,
                io_dmem_resp_0_valid,
  input  [2:0]  io_dmem_resp_0_bits_uop_ldq_idx,
                io_dmem_resp_0_bits_uop_stq_idx,
  input         io_dmem_resp_0_bits_uop_is_amo,
                io_dmem_resp_0_bits_uop_uses_ldq,
                io_dmem_resp_0_bits_uop_uses_stq,
  input  [63:0] io_dmem_resp_0_bits_data,
  input         io_dmem_resp_0_bits_is_hella,
                io_dmem_nack_0_valid,
  input  [2:0]  io_dmem_nack_0_bits_uop_ldq_idx,
                io_dmem_nack_0_bits_uop_stq_idx,
  input         io_dmem_nack_0_bits_uop_uses_ldq,
                io_dmem_nack_0_bits_uop_uses_stq,
                io_dmem_nack_0_bits_is_hella,
                io_dmem_release_valid,
  input  [34:0] io_dmem_release_bits_address,
  input         io_dmem_ordered,
                io_dmem_perf_acquire,
                io_dmem_perf_release,
                io_hellacache_req_valid,
  input  [39:0] io_hellacache_req_bits_addr,
  input         io_hellacache_s1_kill,
  output        io_ptw_req_valid,
                io_ptw_req_bits_valid,
  output [26:0] io_ptw_req_bits_bits_addr,
  output        io_core_exe_0_iresp_valid,
  output [4:0]  io_core_exe_0_iresp_bits_uop_rob_idx,
  output [5:0]  io_core_exe_0_iresp_bits_uop_pdst,
  output        io_core_exe_0_iresp_bits_uop_is_amo,
                io_core_exe_0_iresp_bits_uop_uses_stq,
  output [1:0]  io_core_exe_0_iresp_bits_uop_dst_rtype,
  output [63:0] io_core_exe_0_iresp_bits_data,
  output        io_core_exe_0_fresp_valid,
  output [6:0]  io_core_exe_0_fresp_bits_uop_uopc,
  output [7:0]  io_core_exe_0_fresp_bits_uop_br_mask,
  output [4:0]  io_core_exe_0_fresp_bits_uop_rob_idx,
  output [2:0]  io_core_exe_0_fresp_bits_uop_stq_idx,
  output [5:0]  io_core_exe_0_fresp_bits_uop_pdst,
  output [1:0]  io_core_exe_0_fresp_bits_uop_mem_size,
  output        io_core_exe_0_fresp_bits_uop_is_amo,
                io_core_exe_0_fresp_bits_uop_uses_stq,
  output [1:0]  io_core_exe_0_fresp_bits_uop_dst_rtype,
  output        io_core_exe_0_fresp_bits_uop_fp_val,
  output [64:0] io_core_exe_0_fresp_bits_data,
  output [2:0]  io_core_dis_ldq_idx_0,
                io_core_dis_stq_idx_0,
  output        io_core_ldq_full_0,
                io_core_stq_full_0,
                io_core_fp_stdata_ready,
                io_core_clr_bsy_0_valid,
  output [4:0]  io_core_clr_bsy_0_bits,
  output        io_core_clr_bsy_1_valid,
  output [4:0]  io_core_clr_bsy_1_bits,
  output        io_core_spec_ld_wakeup_0_valid,
  output [5:0]  io_core_spec_ld_wakeup_0_bits,
  output        io_core_ld_miss,
                io_core_fencei_rdy,
                io_core_lxcpt_valid,
  output [7:0]  io_core_lxcpt_bits_uop_br_mask,
  output [4:0]  io_core_lxcpt_bits_uop_rob_idx,
                io_core_lxcpt_bits_cause,
  output [39:0] io_core_lxcpt_bits_badvaddr,
  output        io_core_perf_acquire,
                io_core_perf_release,
                io_core_perf_tlbMiss,
                io_dmem_req_valid,
                io_dmem_req_bits_0_valid,
  output [6:0]  io_dmem_req_bits_0_bits_uop_uopc,
  output [31:0] io_dmem_req_bits_0_bits_uop_inst,
                io_dmem_req_bits_0_bits_uop_debug_inst,
  output        io_dmem_req_bits_0_bits_uop_is_rvc,
  output [39:0] io_dmem_req_bits_0_bits_uop_debug_pc,
  output [2:0]  io_dmem_req_bits_0_bits_uop_iq_type,
  output [9:0]  io_dmem_req_bits_0_bits_uop_fu_code,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_br_type,
  output [1:0]  io_dmem_req_bits_0_bits_uop_ctrl_op1_sel,
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_op2_sel,
                io_dmem_req_bits_0_bits_uop_ctrl_imm_sel,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_op_fcn,
  output        io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd,
  output        io_dmem_req_bits_0_bits_uop_ctrl_is_load,
                io_dmem_req_bits_0_bits_uop_ctrl_is_sta,
                io_dmem_req_bits_0_bits_uop_ctrl_is_std,
  output [1:0]  io_dmem_req_bits_0_bits_uop_iw_state,
  output        io_dmem_req_bits_0_bits_uop_iw_p1_poisoned,
                io_dmem_req_bits_0_bits_uop_iw_p2_poisoned,
                io_dmem_req_bits_0_bits_uop_is_br,
                io_dmem_req_bits_0_bits_uop_is_jalr,
                io_dmem_req_bits_0_bits_uop_is_jal,
                io_dmem_req_bits_0_bits_uop_is_sfb,
  output [7:0]  io_dmem_req_bits_0_bits_uop_br_mask,
  output [2:0]  io_dmem_req_bits_0_bits_uop_br_tag,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ftq_idx,
  output        io_dmem_req_bits_0_bits_uop_edge_inst,
  output [5:0]  io_dmem_req_bits_0_bits_uop_pc_lob,
  output        io_dmem_req_bits_0_bits_uop_taken,
  output [19:0] io_dmem_req_bits_0_bits_uop_imm_packed,
  output [11:0] io_dmem_req_bits_0_bits_uop_csr_addr,
  output [4:0]  io_dmem_req_bits_0_bits_uop_rob_idx,
  output [2:0]  io_dmem_req_bits_0_bits_uop_ldq_idx,
                io_dmem_req_bits_0_bits_uop_stq_idx,
  output [1:0]  io_dmem_req_bits_0_bits_uop_rxq_idx,
  output [5:0]  io_dmem_req_bits_0_bits_uop_pdst,
                io_dmem_req_bits_0_bits_uop_prs1,
                io_dmem_req_bits_0_bits_uop_prs2,
                io_dmem_req_bits_0_bits_uop_prs3,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ppred,
  output        io_dmem_req_bits_0_bits_uop_prs1_busy,
                io_dmem_req_bits_0_bits_uop_prs2_busy,
                io_dmem_req_bits_0_bits_uop_prs3_busy,
                io_dmem_req_bits_0_bits_uop_ppred_busy,
  output [5:0]  io_dmem_req_bits_0_bits_uop_stale_pdst,
  output        io_dmem_req_bits_0_bits_uop_exception,
  output [63:0] io_dmem_req_bits_0_bits_uop_exc_cause,
  output        io_dmem_req_bits_0_bits_uop_bypassable,
  output [4:0]  io_dmem_req_bits_0_bits_uop_mem_cmd,
  output [1:0]  io_dmem_req_bits_0_bits_uop_mem_size,
  output        io_dmem_req_bits_0_bits_uop_mem_signed,
                io_dmem_req_bits_0_bits_uop_is_fence,
                io_dmem_req_bits_0_bits_uop_is_fencei,
                io_dmem_req_bits_0_bits_uop_is_amo,
                io_dmem_req_bits_0_bits_uop_uses_ldq,
                io_dmem_req_bits_0_bits_uop_uses_stq,
                io_dmem_req_bits_0_bits_uop_is_sys_pc2epc,
                io_dmem_req_bits_0_bits_uop_is_unique,
                io_dmem_req_bits_0_bits_uop_flush_on_commit,
                io_dmem_req_bits_0_bits_uop_ldst_is_rs1,
  output [5:0]  io_dmem_req_bits_0_bits_uop_ldst,
                io_dmem_req_bits_0_bits_uop_lrs1,
                io_dmem_req_bits_0_bits_uop_lrs2,
                io_dmem_req_bits_0_bits_uop_lrs3,
  output        io_dmem_req_bits_0_bits_uop_ldst_val,
  output [1:0]  io_dmem_req_bits_0_bits_uop_dst_rtype,
                io_dmem_req_bits_0_bits_uop_lrs1_rtype,
                io_dmem_req_bits_0_bits_uop_lrs2_rtype,
  output        io_dmem_req_bits_0_bits_uop_frs3_en,
                io_dmem_req_bits_0_bits_uop_fp_val,
                io_dmem_req_bits_0_bits_uop_fp_single,
                io_dmem_req_bits_0_bits_uop_xcpt_pf_if,
                io_dmem_req_bits_0_bits_uop_xcpt_ae_if,
                io_dmem_req_bits_0_bits_uop_xcpt_ma_if,
                io_dmem_req_bits_0_bits_uop_bp_debug_if,
                io_dmem_req_bits_0_bits_uop_bp_xcpt_if,
  output [1:0]  io_dmem_req_bits_0_bits_uop_debug_fsrc,
                io_dmem_req_bits_0_bits_uop_debug_tsrc,
  output [39:0] io_dmem_req_bits_0_bits_addr,
  output [63:0] io_dmem_req_bits_0_bits_data,
  output        io_dmem_req_bits_0_bits_is_hella,
                io_dmem_s1_kill_0,
  output [7:0]  io_dmem_brupdate_b1_resolve_mask,
                io_dmem_brupdate_b1_mispredict_mask,
  output        io_dmem_exception,
                io_dmem_release_ready,
                io_dmem_force_order,
                io_hellacache_req_ready,
                io_hellacache_s2_nack,
                io_hellacache_resp_valid,
  output [63:0] io_hellacache_resp_bits_data,
  output        io_hellacache_s2_xcpt_ae_ld
);

  wire             _GEN;	// @[lsu.scala:521:42, :1529:34, :1535:38, :1552:43, :1555:38, :1562:40, :1578:42]
  wire             _T_824;	// @[lsu.scala:1578:28]
  wire             _GEN_0;	// @[lsu.scala:518:42, :1529:34, :1535:38]
  wire             _T_813;	// @[lsu.scala:1535:28]
  wire             store_needs_order;	// @[lsu.scala:407:35, :1497:3, :1498:64]
  wire             nacking_loads_7;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire             nacking_loads_6;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire             nacking_loads_5;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire             nacking_loads_4;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire             nacking_loads_3;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire             nacking_loads_2;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire             nacking_loads_1;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire             nacking_loads_0;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire             block_load_wakeup;	// @[lsu.scala:1201:80, :1212:43, :1213:25]
  reg              mem_xcpt_valids_0;	// @[lsu.scala:669:32]
  wire             _will_fire_store_commit_0_T_2;	// @[lsu.scala:538:31]
  wire [2:0]       _forwarding_age_logic_0_io_forwarding_idx;	// @[lsu.scala:1180:57]
  wire             _dtlb_io_miss_rdy;	// @[lsu.scala:248:20]
  wire             _dtlb_io_resp_0_miss;	// @[lsu.scala:248:20]
  wire [34:0]      _dtlb_io_resp_0_paddr;	// @[lsu.scala:248:20]
  wire             _dtlb_io_resp_0_pf_ld;	// @[lsu.scala:248:20]
  wire             _dtlb_io_resp_0_pf_st;	// @[lsu.scala:248:20]
  wire             _dtlb_io_resp_0_ae_ld;	// @[lsu.scala:248:20]
  wire             _dtlb_io_resp_0_ae_st;	// @[lsu.scala:248:20]
  wire             _dtlb_io_resp_0_ma_ld;	// @[lsu.scala:248:20]
  wire             _dtlb_io_resp_0_ma_st;	// @[lsu.scala:248:20]
  wire             _dtlb_io_resp_0_cacheable;	// @[lsu.scala:248:20]
  wire             _dtlb_io_ptw_req_valid;	// @[lsu.scala:248:20]
  reg              ldq_0_valid;	// @[lsu.scala:209:16]
  reg  [6:0]       ldq_0_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_0_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_0_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_0_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_0_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]       ldq_0_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_0_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_0_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_0_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_0_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_0_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_0_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_0_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_0_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_0_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_0_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]      ldq_0_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]      ldq_0_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_0_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_0_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_0_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_0_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_0_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]      ldq_0_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_0_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_0_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_0_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_0_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_0_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_0_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_0_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_0_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_0_bits_addr_bits;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_executed;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_succeeded;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_order_fail;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_observed;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_0_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_0_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_0_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_0_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_1_valid;	// @[lsu.scala:209:16]
  reg  [6:0]       ldq_1_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_1_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_1_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_1_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_1_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]       ldq_1_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_1_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_1_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_1_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_1_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_1_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_1_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_1_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_1_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_1_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_1_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]      ldq_1_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]      ldq_1_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_1_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_1_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_1_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_1_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_1_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]      ldq_1_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_1_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_1_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_1_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_1_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_1_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_1_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_1_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_1_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_1_bits_addr_bits;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_executed;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_succeeded;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_order_fail;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_observed;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_1_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_1_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_1_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_1_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_2_valid;	// @[lsu.scala:209:16]
  reg  [6:0]       ldq_2_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_2_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_2_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_2_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_2_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]       ldq_2_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_2_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_2_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_2_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_2_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_2_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_2_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_2_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_2_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_2_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_2_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]      ldq_2_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]      ldq_2_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_2_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_2_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_2_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_2_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_2_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]      ldq_2_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_2_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_2_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_2_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_2_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_2_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_2_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_2_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_2_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_2_bits_addr_bits;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_executed;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_succeeded;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_order_fail;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_observed;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_2_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_2_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_2_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_2_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_3_valid;	// @[lsu.scala:209:16]
  reg  [6:0]       ldq_3_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_3_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_3_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_3_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_3_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]       ldq_3_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_3_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_3_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_3_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_3_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_3_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_3_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_3_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_3_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_3_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_3_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]      ldq_3_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]      ldq_3_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_3_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_3_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_3_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_3_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_3_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]      ldq_3_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_3_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_3_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_3_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_3_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_3_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_3_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_3_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_3_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_3_bits_addr_bits;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_executed;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_succeeded;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_order_fail;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_observed;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_3_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_3_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_3_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_3_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_4_valid;	// @[lsu.scala:209:16]
  reg  [6:0]       ldq_4_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_4_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_4_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_4_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_4_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]       ldq_4_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_4_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_4_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_4_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_4_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_4_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_4_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_4_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_4_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_4_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_4_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]      ldq_4_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]      ldq_4_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_4_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_4_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_4_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_4_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_4_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]      ldq_4_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_4_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_4_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_4_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_4_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_4_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_4_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_4_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_4_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_4_bits_addr_bits;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_executed;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_succeeded;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_order_fail;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_observed;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_4_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_4_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_4_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_4_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_5_valid;	// @[lsu.scala:209:16]
  reg  [6:0]       ldq_5_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_5_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_5_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_5_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_5_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]       ldq_5_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_5_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_5_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_5_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_5_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_5_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_5_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_5_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_5_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_5_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_5_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]      ldq_5_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]      ldq_5_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_5_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_5_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_5_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_5_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_5_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]      ldq_5_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_5_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_5_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_5_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_5_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_5_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_5_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_5_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_5_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_5_bits_addr_bits;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_executed;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_succeeded;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_order_fail;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_observed;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_5_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_5_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_5_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_5_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_6_valid;	// @[lsu.scala:209:16]
  reg  [6:0]       ldq_6_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_6_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_6_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_6_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_6_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]       ldq_6_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_6_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_6_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_6_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_6_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_6_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_6_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_6_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_6_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_6_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_6_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]      ldq_6_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]      ldq_6_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_6_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_6_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_6_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_6_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_6_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]      ldq_6_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_6_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_6_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_6_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_6_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_6_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_6_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_6_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_6_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_6_bits_addr_bits;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_executed;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_succeeded;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_order_fail;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_observed;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_6_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_6_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_6_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_6_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_7_valid;	// @[lsu.scala:209:16]
  reg  [6:0]       ldq_7_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_7_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]      ldq_7_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_7_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_7_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]       ldq_7_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_7_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_7_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_7_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_7_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_7_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_7_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_7_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_7_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_7_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_7_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]      ldq_7_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]      ldq_7_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_7_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_7_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_7_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_7_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [3:0]       ldq_7_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]      ldq_7_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]       ldq_7_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_7_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]       ldq_7_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_7_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_7_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_7_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_7_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]       ldq_7_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]      ldq_7_bits_addr_bits;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_executed;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_succeeded;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_order_fail;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_observed;	// @[lsu.scala:209:16]
  reg  [7:0]       ldq_7_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_7_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg              ldq_7_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [2:0]       ldq_7_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg              stq_0_valid;	// @[lsu.scala:210:16]
  reg  [6:0]       stq_0_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_0_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_0_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_0_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_0_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]       stq_0_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_0_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_0_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_0_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_0_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_0_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_0_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_0_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [7:0]       stq_0_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_0_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_0_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]      stq_0_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]      stq_0_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_0_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_0_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_0_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_0_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_0_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_0_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_0_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_0_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_0_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_0_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_0_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_0_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg              stq_0_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_0_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_0_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg              stq_0_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_0_bits_addr_bits;	// @[lsu.scala:210:16]
  reg              stq_0_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg              stq_0_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_0_bits_data_bits;	// @[lsu.scala:210:16]
  reg              stq_0_bits_committed;	// @[lsu.scala:210:16]
  reg              stq_0_bits_succeeded;	// @[lsu.scala:210:16]
  reg              stq_1_valid;	// @[lsu.scala:210:16]
  reg  [6:0]       stq_1_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_1_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_1_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_1_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_1_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]       stq_1_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_1_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_1_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_1_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_1_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_1_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_1_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_1_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [7:0]       stq_1_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_1_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_1_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]      stq_1_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]      stq_1_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_1_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_1_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_1_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_1_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_1_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_1_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_1_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_1_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_1_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_1_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_1_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_1_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg              stq_1_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_1_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_1_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg              stq_1_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_1_bits_addr_bits;	// @[lsu.scala:210:16]
  reg              stq_1_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg              stq_1_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_1_bits_data_bits;	// @[lsu.scala:210:16]
  reg              stq_1_bits_committed;	// @[lsu.scala:210:16]
  reg              stq_1_bits_succeeded;	// @[lsu.scala:210:16]
  reg              stq_2_valid;	// @[lsu.scala:210:16]
  reg  [6:0]       stq_2_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_2_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_2_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_2_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_2_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]       stq_2_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_2_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_2_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_2_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_2_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_2_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_2_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_2_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [7:0]       stq_2_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_2_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_2_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]      stq_2_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]      stq_2_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_2_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_2_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_2_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_2_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_2_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_2_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_2_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_2_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_2_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_2_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_2_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_2_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg              stq_2_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_2_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_2_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg              stq_2_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_2_bits_addr_bits;	// @[lsu.scala:210:16]
  reg              stq_2_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg              stq_2_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_2_bits_data_bits;	// @[lsu.scala:210:16]
  reg              stq_2_bits_committed;	// @[lsu.scala:210:16]
  reg              stq_2_bits_succeeded;	// @[lsu.scala:210:16]
  reg              stq_3_valid;	// @[lsu.scala:210:16]
  reg  [6:0]       stq_3_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_3_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_3_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_3_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_3_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]       stq_3_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_3_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_3_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_3_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_3_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_3_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_3_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_3_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [7:0]       stq_3_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_3_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_3_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]      stq_3_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]      stq_3_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_3_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_3_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_3_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_3_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_3_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_3_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_3_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_3_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_3_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_3_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_3_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_3_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg              stq_3_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_3_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_3_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg              stq_3_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_3_bits_addr_bits;	// @[lsu.scala:210:16]
  reg              stq_3_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg              stq_3_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_3_bits_data_bits;	// @[lsu.scala:210:16]
  reg              stq_3_bits_committed;	// @[lsu.scala:210:16]
  reg              stq_3_bits_succeeded;	// @[lsu.scala:210:16]
  reg              stq_4_valid;	// @[lsu.scala:210:16]
  reg  [6:0]       stq_4_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_4_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_4_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_4_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_4_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]       stq_4_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_4_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_4_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_4_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_4_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_4_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_4_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_4_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [7:0]       stq_4_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_4_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_4_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]      stq_4_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]      stq_4_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_4_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_4_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_4_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_4_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_4_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_4_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_4_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_4_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_4_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_4_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_4_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_4_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg              stq_4_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_4_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_4_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg              stq_4_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_4_bits_addr_bits;	// @[lsu.scala:210:16]
  reg              stq_4_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg              stq_4_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_4_bits_data_bits;	// @[lsu.scala:210:16]
  reg              stq_4_bits_committed;	// @[lsu.scala:210:16]
  reg              stq_4_bits_succeeded;	// @[lsu.scala:210:16]
  reg              stq_5_valid;	// @[lsu.scala:210:16]
  reg  [6:0]       stq_5_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_5_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_5_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_5_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_5_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]       stq_5_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_5_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_5_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_5_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_5_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_5_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_5_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_5_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [7:0]       stq_5_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_5_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_5_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]      stq_5_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]      stq_5_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_5_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_5_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_5_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_5_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_5_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_5_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_5_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_5_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_5_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_5_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_5_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_5_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg              stq_5_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_5_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_5_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg              stq_5_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_5_bits_addr_bits;	// @[lsu.scala:210:16]
  reg              stq_5_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg              stq_5_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_5_bits_data_bits;	// @[lsu.scala:210:16]
  reg              stq_5_bits_committed;	// @[lsu.scala:210:16]
  reg              stq_5_bits_succeeded;	// @[lsu.scala:210:16]
  reg              stq_6_valid;	// @[lsu.scala:210:16]
  reg  [6:0]       stq_6_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_6_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_6_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_6_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_6_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]       stq_6_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_6_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_6_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_6_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_6_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_6_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_6_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_6_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [7:0]       stq_6_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_6_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_6_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]      stq_6_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]      stq_6_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_6_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_6_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_6_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_6_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_6_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_6_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_6_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_6_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_6_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_6_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_6_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_6_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg              stq_6_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_6_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_6_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg              stq_6_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_6_bits_addr_bits;	// @[lsu.scala:210:16]
  reg              stq_6_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg              stq_6_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_6_bits_data_bits;	// @[lsu.scala:210:16]
  reg              stq_6_bits_committed;	// @[lsu.scala:210:16]
  reg              stq_6_bits_succeeded;	// @[lsu.scala:210:16]
  reg              stq_7_valid;	// @[lsu.scala:210:16]
  reg  [6:0]       stq_7_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_7_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]      stq_7_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_7_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_7_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]       stq_7_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_7_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_7_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_7_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_7_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_7_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_7_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_7_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [7:0]       stq_7_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_7_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_7_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]      stq_7_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]      stq_7_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_7_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_7_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [2:0]       stq_7_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_7_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [3:0]       stq_7_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_7_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]       stq_7_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_7_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]       stq_7_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_7_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_7_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_7_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg              stq_7_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_7_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]       stq_7_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg              stq_7_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]      stq_7_bits_addr_bits;	// @[lsu.scala:210:16]
  reg              stq_7_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg              stq_7_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]      stq_7_bits_data_bits;	// @[lsu.scala:210:16]
  reg              stq_7_bits_committed;	// @[lsu.scala:210:16]
  reg              stq_7_bits_succeeded;	// @[lsu.scala:210:16]
  reg  [2:0]       ldq_head;	// @[lsu.scala:214:29]
  reg  [2:0]       ldq_tail;	// @[lsu.scala:215:29]
  reg  [2:0]       stq_head;	// @[lsu.scala:216:29]
  reg  [2:0]       stq_tail;	// @[lsu.scala:217:29]
  reg  [2:0]       stq_commit_head;	// @[lsu.scala:218:29]
  reg  [2:0]       stq_execute_head;	// @[lsu.scala:219:29]
  wire [7:0]       _GEN_1 = {{stq_7_valid}, {stq_6_valid}, {stq_5_valid}, {stq_4_valid}, {stq_3_valid}, {stq_2_valid}, {stq_1_valid}, {stq_0_valid}};	// @[lsu.scala:210:16, :223:42]
  wire             _GEN_2 = _GEN_1[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [7:0][6:0]  _GEN_3 = {{stq_7_bits_uop_uopc}, {stq_6_bits_uop_uopc}, {stq_5_bits_uop_uopc}, {stq_4_bits_uop_uopc}, {stq_3_bits_uop_uopc}, {stq_2_bits_uop_uopc}, {stq_1_bits_uop_uopc}, {stq_0_bits_uop_uopc}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][31:0] _GEN_4 = {{stq_7_bits_uop_inst}, {stq_6_bits_uop_inst}, {stq_5_bits_uop_inst}, {stq_4_bits_uop_inst}, {stq_3_bits_uop_inst}, {stq_2_bits_uop_inst}, {stq_1_bits_uop_inst}, {stq_0_bits_uop_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][31:0] _GEN_5 = {{stq_7_bits_uop_debug_inst}, {stq_6_bits_uop_debug_inst}, {stq_5_bits_uop_debug_inst}, {stq_4_bits_uop_debug_inst}, {stq_3_bits_uop_debug_inst}, {stq_2_bits_uop_debug_inst}, {stq_1_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_6 = {{stq_7_bits_uop_is_rvc}, {stq_6_bits_uop_is_rvc}, {stq_5_bits_uop_is_rvc}, {stq_4_bits_uop_is_rvc}, {stq_3_bits_uop_is_rvc}, {stq_2_bits_uop_is_rvc}, {stq_1_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][39:0] _GEN_7 = {{stq_7_bits_uop_debug_pc}, {stq_6_bits_uop_debug_pc}, {stq_5_bits_uop_debug_pc}, {stq_4_bits_uop_debug_pc}, {stq_3_bits_uop_debug_pc}, {stq_2_bits_uop_debug_pc}, {stq_1_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][2:0]  _GEN_8 = {{stq_7_bits_uop_iq_type}, {stq_6_bits_uop_iq_type}, {stq_5_bits_uop_iq_type}, {stq_4_bits_uop_iq_type}, {stq_3_bits_uop_iq_type}, {stq_2_bits_uop_iq_type}, {stq_1_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][9:0]  _GEN_9 = {{stq_7_bits_uop_fu_code}, {stq_6_bits_uop_fu_code}, {stq_5_bits_uop_fu_code}, {stq_4_bits_uop_fu_code}, {stq_3_bits_uop_fu_code}, {stq_2_bits_uop_fu_code}, {stq_1_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][3:0]  _GEN_10 = {{stq_7_bits_uop_ctrl_br_type}, {stq_6_bits_uop_ctrl_br_type}, {stq_5_bits_uop_ctrl_br_type}, {stq_4_bits_uop_ctrl_br_type}, {stq_3_bits_uop_ctrl_br_type}, {stq_2_bits_uop_ctrl_br_type}, {stq_1_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][1:0]  _GEN_11 = {{stq_7_bits_uop_ctrl_op1_sel}, {stq_6_bits_uop_ctrl_op1_sel}, {stq_5_bits_uop_ctrl_op1_sel}, {stq_4_bits_uop_ctrl_op1_sel}, {stq_3_bits_uop_ctrl_op1_sel}, {stq_2_bits_uop_ctrl_op1_sel}, {stq_1_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][2:0]  _GEN_12 = {{stq_7_bits_uop_ctrl_op2_sel}, {stq_6_bits_uop_ctrl_op2_sel}, {stq_5_bits_uop_ctrl_op2_sel}, {stq_4_bits_uop_ctrl_op2_sel}, {stq_3_bits_uop_ctrl_op2_sel}, {stq_2_bits_uop_ctrl_op2_sel}, {stq_1_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][2:0]  _GEN_13 = {{stq_7_bits_uop_ctrl_imm_sel}, {stq_6_bits_uop_ctrl_imm_sel}, {stq_5_bits_uop_ctrl_imm_sel}, {stq_4_bits_uop_ctrl_imm_sel}, {stq_3_bits_uop_ctrl_imm_sel}, {stq_2_bits_uop_ctrl_imm_sel}, {stq_1_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][3:0]  _GEN_14 = {{stq_7_bits_uop_ctrl_op_fcn}, {stq_6_bits_uop_ctrl_op_fcn}, {stq_5_bits_uop_ctrl_op_fcn}, {stq_4_bits_uop_ctrl_op_fcn}, {stq_3_bits_uop_ctrl_op_fcn}, {stq_2_bits_uop_ctrl_op_fcn}, {stq_1_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_15 = {{stq_7_bits_uop_ctrl_fcn_dw}, {stq_6_bits_uop_ctrl_fcn_dw}, {stq_5_bits_uop_ctrl_fcn_dw}, {stq_4_bits_uop_ctrl_fcn_dw}, {stq_3_bits_uop_ctrl_fcn_dw}, {stq_2_bits_uop_ctrl_fcn_dw}, {stq_1_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][2:0]  _GEN_16 = {{stq_7_bits_uop_ctrl_csr_cmd}, {stq_6_bits_uop_ctrl_csr_cmd}, {stq_5_bits_uop_ctrl_csr_cmd}, {stq_4_bits_uop_ctrl_csr_cmd}, {stq_3_bits_uop_ctrl_csr_cmd}, {stq_2_bits_uop_ctrl_csr_cmd}, {stq_1_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_17 = {{stq_7_bits_uop_ctrl_is_load}, {stq_6_bits_uop_ctrl_is_load}, {stq_5_bits_uop_ctrl_is_load}, {stq_4_bits_uop_ctrl_is_load}, {stq_3_bits_uop_ctrl_is_load}, {stq_2_bits_uop_ctrl_is_load}, {stq_1_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_18 = {{stq_7_bits_uop_ctrl_is_sta}, {stq_6_bits_uop_ctrl_is_sta}, {stq_5_bits_uop_ctrl_is_sta}, {stq_4_bits_uop_ctrl_is_sta}, {stq_3_bits_uop_ctrl_is_sta}, {stq_2_bits_uop_ctrl_is_sta}, {stq_1_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_19 = {{stq_7_bits_uop_ctrl_is_std}, {stq_6_bits_uop_ctrl_is_std}, {stq_5_bits_uop_ctrl_is_std}, {stq_4_bits_uop_ctrl_is_std}, {stq_3_bits_uop_ctrl_is_std}, {stq_2_bits_uop_ctrl_is_std}, {stq_1_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][1:0]  _GEN_20 = {{stq_7_bits_uop_iw_state}, {stq_6_bits_uop_iw_state}, {stq_5_bits_uop_iw_state}, {stq_4_bits_uop_iw_state}, {stq_3_bits_uop_iw_state}, {stq_2_bits_uop_iw_state}, {stq_1_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_21 = {{stq_7_bits_uop_iw_p1_poisoned}, {stq_6_bits_uop_iw_p1_poisoned}, {stq_5_bits_uop_iw_p1_poisoned}, {stq_4_bits_uop_iw_p1_poisoned}, {stq_3_bits_uop_iw_p1_poisoned}, {stq_2_bits_uop_iw_p1_poisoned}, {stq_1_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_22 = {{stq_7_bits_uop_iw_p2_poisoned}, {stq_6_bits_uop_iw_p2_poisoned}, {stq_5_bits_uop_iw_p2_poisoned}, {stq_4_bits_uop_iw_p2_poisoned}, {stq_3_bits_uop_iw_p2_poisoned}, {stq_2_bits_uop_iw_p2_poisoned}, {stq_1_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_23 = {{stq_7_bits_uop_is_br}, {stq_6_bits_uop_is_br}, {stq_5_bits_uop_is_br}, {stq_4_bits_uop_is_br}, {stq_3_bits_uop_is_br}, {stq_2_bits_uop_is_br}, {stq_1_bits_uop_is_br}, {stq_0_bits_uop_is_br}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_24 = {{stq_7_bits_uop_is_jalr}, {stq_6_bits_uop_is_jalr}, {stq_5_bits_uop_is_jalr}, {stq_4_bits_uop_is_jalr}, {stq_3_bits_uop_is_jalr}, {stq_2_bits_uop_is_jalr}, {stq_1_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_25 = {{stq_7_bits_uop_is_jal}, {stq_6_bits_uop_is_jal}, {stq_5_bits_uop_is_jal}, {stq_4_bits_uop_is_jal}, {stq_3_bits_uop_is_jal}, {stq_2_bits_uop_is_jal}, {stq_1_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_26 = {{stq_7_bits_uop_is_sfb}, {stq_6_bits_uop_is_sfb}, {stq_5_bits_uop_is_sfb}, {stq_4_bits_uop_is_sfb}, {stq_3_bits_uop_is_sfb}, {stq_2_bits_uop_is_sfb}, {stq_1_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][7:0]  _GEN_27 = {{stq_7_bits_uop_br_mask}, {stq_6_bits_uop_br_mask}, {stq_5_bits_uop_br_mask}, {stq_4_bits_uop_br_mask}, {stq_3_bits_uop_br_mask}, {stq_2_bits_uop_br_mask}, {stq_1_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][2:0]  _GEN_28 = {{stq_7_bits_uop_br_tag}, {stq_6_bits_uop_br_tag}, {stq_5_bits_uop_br_tag}, {stq_4_bits_uop_br_tag}, {stq_3_bits_uop_br_tag}, {stq_2_bits_uop_br_tag}, {stq_1_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][3:0]  _GEN_29 = {{stq_7_bits_uop_ftq_idx}, {stq_6_bits_uop_ftq_idx}, {stq_5_bits_uop_ftq_idx}, {stq_4_bits_uop_ftq_idx}, {stq_3_bits_uop_ftq_idx}, {stq_2_bits_uop_ftq_idx}, {stq_1_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_30 = {{stq_7_bits_uop_edge_inst}, {stq_6_bits_uop_edge_inst}, {stq_5_bits_uop_edge_inst}, {stq_4_bits_uop_edge_inst}, {stq_3_bits_uop_edge_inst}, {stq_2_bits_uop_edge_inst}, {stq_1_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_31 = {{stq_7_bits_uop_pc_lob}, {stq_6_bits_uop_pc_lob}, {stq_5_bits_uop_pc_lob}, {stq_4_bits_uop_pc_lob}, {stq_3_bits_uop_pc_lob}, {stq_2_bits_uop_pc_lob}, {stq_1_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_32 = {{stq_7_bits_uop_taken}, {stq_6_bits_uop_taken}, {stq_5_bits_uop_taken}, {stq_4_bits_uop_taken}, {stq_3_bits_uop_taken}, {stq_2_bits_uop_taken}, {stq_1_bits_uop_taken}, {stq_0_bits_uop_taken}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][19:0] _GEN_33 = {{stq_7_bits_uop_imm_packed}, {stq_6_bits_uop_imm_packed}, {stq_5_bits_uop_imm_packed}, {stq_4_bits_uop_imm_packed}, {stq_3_bits_uop_imm_packed}, {stq_2_bits_uop_imm_packed}, {stq_1_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][11:0] _GEN_34 = {{stq_7_bits_uop_csr_addr}, {stq_6_bits_uop_csr_addr}, {stq_5_bits_uop_csr_addr}, {stq_4_bits_uop_csr_addr}, {stq_3_bits_uop_csr_addr}, {stq_2_bits_uop_csr_addr}, {stq_1_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][4:0]  _GEN_35 = {{stq_7_bits_uop_rob_idx}, {stq_6_bits_uop_rob_idx}, {stq_5_bits_uop_rob_idx}, {stq_4_bits_uop_rob_idx}, {stq_3_bits_uop_rob_idx}, {stq_2_bits_uop_rob_idx}, {stq_1_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][2:0]  _GEN_36 = {{stq_7_bits_uop_ldq_idx}, {stq_6_bits_uop_ldq_idx}, {stq_5_bits_uop_ldq_idx}, {stq_4_bits_uop_ldq_idx}, {stq_3_bits_uop_ldq_idx}, {stq_2_bits_uop_ldq_idx}, {stq_1_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][2:0]  _GEN_37 = {{stq_7_bits_uop_stq_idx}, {stq_6_bits_uop_stq_idx}, {stq_5_bits_uop_stq_idx}, {stq_4_bits_uop_stq_idx}, {stq_3_bits_uop_stq_idx}, {stq_2_bits_uop_stq_idx}, {stq_1_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][1:0]  _GEN_38 = {{stq_7_bits_uop_rxq_idx}, {stq_6_bits_uop_rxq_idx}, {stq_5_bits_uop_rxq_idx}, {stq_4_bits_uop_rxq_idx}, {stq_3_bits_uop_rxq_idx}, {stq_2_bits_uop_rxq_idx}, {stq_1_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_39 = {{stq_7_bits_uop_pdst}, {stq_6_bits_uop_pdst}, {stq_5_bits_uop_pdst}, {stq_4_bits_uop_pdst}, {stq_3_bits_uop_pdst}, {stq_2_bits_uop_pdst}, {stq_1_bits_uop_pdst}, {stq_0_bits_uop_pdst}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_40 = {{stq_7_bits_uop_prs1}, {stq_6_bits_uop_prs1}, {stq_5_bits_uop_prs1}, {stq_4_bits_uop_prs1}, {stq_3_bits_uop_prs1}, {stq_2_bits_uop_prs1}, {stq_1_bits_uop_prs1}, {stq_0_bits_uop_prs1}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_41 = {{stq_7_bits_uop_prs2}, {stq_6_bits_uop_prs2}, {stq_5_bits_uop_prs2}, {stq_4_bits_uop_prs2}, {stq_3_bits_uop_prs2}, {stq_2_bits_uop_prs2}, {stq_1_bits_uop_prs2}, {stq_0_bits_uop_prs2}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_42 = {{stq_7_bits_uop_prs3}, {stq_6_bits_uop_prs3}, {stq_5_bits_uop_prs3}, {stq_4_bits_uop_prs3}, {stq_3_bits_uop_prs3}, {stq_2_bits_uop_prs3}, {stq_1_bits_uop_prs3}, {stq_0_bits_uop_prs3}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][3:0]  _GEN_43 = {{stq_7_bits_uop_ppred}, {stq_6_bits_uop_ppred}, {stq_5_bits_uop_ppred}, {stq_4_bits_uop_ppred}, {stq_3_bits_uop_ppred}, {stq_2_bits_uop_ppred}, {stq_1_bits_uop_ppred}, {stq_0_bits_uop_ppred}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_44 = {{stq_7_bits_uop_prs1_busy}, {stq_6_bits_uop_prs1_busy}, {stq_5_bits_uop_prs1_busy}, {stq_4_bits_uop_prs1_busy}, {stq_3_bits_uop_prs1_busy}, {stq_2_bits_uop_prs1_busy}, {stq_1_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_45 = {{stq_7_bits_uop_prs2_busy}, {stq_6_bits_uop_prs2_busy}, {stq_5_bits_uop_prs2_busy}, {stq_4_bits_uop_prs2_busy}, {stq_3_bits_uop_prs2_busy}, {stq_2_bits_uop_prs2_busy}, {stq_1_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_46 = {{stq_7_bits_uop_prs3_busy}, {stq_6_bits_uop_prs3_busy}, {stq_5_bits_uop_prs3_busy}, {stq_4_bits_uop_prs3_busy}, {stq_3_bits_uop_prs3_busy}, {stq_2_bits_uop_prs3_busy}, {stq_1_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_47 = {{stq_7_bits_uop_ppred_busy}, {stq_6_bits_uop_ppred_busy}, {stq_5_bits_uop_ppred_busy}, {stq_4_bits_uop_ppred_busy}, {stq_3_bits_uop_ppred_busy}, {stq_2_bits_uop_ppred_busy}, {stq_1_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_48 = {{stq_7_bits_uop_stale_pdst}, {stq_6_bits_uop_stale_pdst}, {stq_5_bits_uop_stale_pdst}, {stq_4_bits_uop_stale_pdst}, {stq_3_bits_uop_stale_pdst}, {stq_2_bits_uop_stale_pdst}, {stq_1_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_49 = {{stq_7_bits_uop_exception}, {stq_6_bits_uop_exception}, {stq_5_bits_uop_exception}, {stq_4_bits_uop_exception}, {stq_3_bits_uop_exception}, {stq_2_bits_uop_exception}, {stq_1_bits_uop_exception}, {stq_0_bits_uop_exception}};	// @[lsu.scala:210:16, :223:42]
  wire             _GEN_50 = _GEN_49[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [7:0][63:0] _GEN_51 = {{stq_7_bits_uop_exc_cause}, {stq_6_bits_uop_exc_cause}, {stq_5_bits_uop_exc_cause}, {stq_4_bits_uop_exc_cause}, {stq_3_bits_uop_exc_cause}, {stq_2_bits_uop_exc_cause}, {stq_1_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_52 = {{stq_7_bits_uop_bypassable}, {stq_6_bits_uop_bypassable}, {stq_5_bits_uop_bypassable}, {stq_4_bits_uop_bypassable}, {stq_3_bits_uop_bypassable}, {stq_2_bits_uop_bypassable}, {stq_1_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][4:0]  _GEN_53 = {{stq_7_bits_uop_mem_cmd}, {stq_6_bits_uop_mem_cmd}, {stq_5_bits_uop_mem_cmd}, {stq_4_bits_uop_mem_cmd}, {stq_3_bits_uop_mem_cmd}, {stq_2_bits_uop_mem_cmd}, {stq_1_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][1:0]  _GEN_54 = {{stq_7_bits_uop_mem_size}, {stq_6_bits_uop_mem_size}, {stq_5_bits_uop_mem_size}, {stq_4_bits_uop_mem_size}, {stq_3_bits_uop_mem_size}, {stq_2_bits_uop_mem_size}, {stq_1_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}};	// @[lsu.scala:210:16, :223:42]
  wire [1:0]       _GEN_55 = _GEN_54[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [7:0]       _GEN_56 = {{stq_7_bits_uop_mem_signed}, {stq_6_bits_uop_mem_signed}, {stq_5_bits_uop_mem_signed}, {stq_4_bits_uop_mem_signed}, {stq_3_bits_uop_mem_signed}, {stq_2_bits_uop_mem_signed}, {stq_1_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_57 = {{stq_7_bits_uop_is_fence}, {stq_6_bits_uop_is_fence}, {stq_5_bits_uop_is_fence}, {stq_4_bits_uop_is_fence}, {stq_3_bits_uop_is_fence}, {stq_2_bits_uop_is_fence}, {stq_1_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}};	// @[lsu.scala:210:16, :223:42]
  wire             _GEN_58 = _GEN_57[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [7:0]       _GEN_59 = {{stq_7_bits_uop_is_fencei}, {stq_6_bits_uop_is_fencei}, {stq_5_bits_uop_is_fencei}, {stq_4_bits_uop_is_fencei}, {stq_3_bits_uop_is_fencei}, {stq_2_bits_uop_is_fencei}, {stq_1_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_60 = {{stq_7_bits_uop_is_amo}, {stq_6_bits_uop_is_amo}, {stq_5_bits_uop_is_amo}, {stq_4_bits_uop_is_amo}, {stq_3_bits_uop_is_amo}, {stq_2_bits_uop_is_amo}, {stq_1_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}};	// @[lsu.scala:210:16, :223:42]
  wire             _GEN_61 = _GEN_60[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [7:0]       _GEN_62 = {{stq_7_bits_uop_uses_ldq}, {stq_6_bits_uop_uses_ldq}, {stq_5_bits_uop_uses_ldq}, {stq_4_bits_uop_uses_ldq}, {stq_3_bits_uop_uses_ldq}, {stq_2_bits_uop_uses_ldq}, {stq_1_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_63 = {{stq_7_bits_uop_uses_stq}, {stq_6_bits_uop_uses_stq}, {stq_5_bits_uop_uses_stq}, {stq_4_bits_uop_uses_stq}, {stq_3_bits_uop_uses_stq}, {stq_2_bits_uop_uses_stq}, {stq_1_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_64 = {{stq_7_bits_uop_is_sys_pc2epc}, {stq_6_bits_uop_is_sys_pc2epc}, {stq_5_bits_uop_is_sys_pc2epc}, {stq_4_bits_uop_is_sys_pc2epc}, {stq_3_bits_uop_is_sys_pc2epc}, {stq_2_bits_uop_is_sys_pc2epc}, {stq_1_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_65 = {{stq_7_bits_uop_is_unique}, {stq_6_bits_uop_is_unique}, {stq_5_bits_uop_is_unique}, {stq_4_bits_uop_is_unique}, {stq_3_bits_uop_is_unique}, {stq_2_bits_uop_is_unique}, {stq_1_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_66 = {{stq_7_bits_uop_flush_on_commit}, {stq_6_bits_uop_flush_on_commit}, {stq_5_bits_uop_flush_on_commit}, {stq_4_bits_uop_flush_on_commit}, {stq_3_bits_uop_flush_on_commit}, {stq_2_bits_uop_flush_on_commit}, {stq_1_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_67 = {{stq_7_bits_uop_ldst_is_rs1}, {stq_6_bits_uop_ldst_is_rs1}, {stq_5_bits_uop_ldst_is_rs1}, {stq_4_bits_uop_ldst_is_rs1}, {stq_3_bits_uop_ldst_is_rs1}, {stq_2_bits_uop_ldst_is_rs1}, {stq_1_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_68 = {{stq_7_bits_uop_ldst}, {stq_6_bits_uop_ldst}, {stq_5_bits_uop_ldst}, {stq_4_bits_uop_ldst}, {stq_3_bits_uop_ldst}, {stq_2_bits_uop_ldst}, {stq_1_bits_uop_ldst}, {stq_0_bits_uop_ldst}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_69 = {{stq_7_bits_uop_lrs1}, {stq_6_bits_uop_lrs1}, {stq_5_bits_uop_lrs1}, {stq_4_bits_uop_lrs1}, {stq_3_bits_uop_lrs1}, {stq_2_bits_uop_lrs1}, {stq_1_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_70 = {{stq_7_bits_uop_lrs2}, {stq_6_bits_uop_lrs2}, {stq_5_bits_uop_lrs2}, {stq_4_bits_uop_lrs2}, {stq_3_bits_uop_lrs2}, {stq_2_bits_uop_lrs2}, {stq_1_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][5:0]  _GEN_71 = {{stq_7_bits_uop_lrs3}, {stq_6_bits_uop_lrs3}, {stq_5_bits_uop_lrs3}, {stq_4_bits_uop_lrs3}, {stq_3_bits_uop_lrs3}, {stq_2_bits_uop_lrs3}, {stq_1_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_72 = {{stq_7_bits_uop_ldst_val}, {stq_6_bits_uop_ldst_val}, {stq_5_bits_uop_ldst_val}, {stq_4_bits_uop_ldst_val}, {stq_3_bits_uop_ldst_val}, {stq_2_bits_uop_ldst_val}, {stq_1_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][1:0]  _GEN_73 = {{stq_7_bits_uop_dst_rtype}, {stq_6_bits_uop_dst_rtype}, {stq_5_bits_uop_dst_rtype}, {stq_4_bits_uop_dst_rtype}, {stq_3_bits_uop_dst_rtype}, {stq_2_bits_uop_dst_rtype}, {stq_1_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][1:0]  _GEN_74 = {{stq_7_bits_uop_lrs1_rtype}, {stq_6_bits_uop_lrs1_rtype}, {stq_5_bits_uop_lrs1_rtype}, {stq_4_bits_uop_lrs1_rtype}, {stq_3_bits_uop_lrs1_rtype}, {stq_2_bits_uop_lrs1_rtype}, {stq_1_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][1:0]  _GEN_75 = {{stq_7_bits_uop_lrs2_rtype}, {stq_6_bits_uop_lrs2_rtype}, {stq_5_bits_uop_lrs2_rtype}, {stq_4_bits_uop_lrs2_rtype}, {stq_3_bits_uop_lrs2_rtype}, {stq_2_bits_uop_lrs2_rtype}, {stq_1_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_76 = {{stq_7_bits_uop_frs3_en}, {stq_6_bits_uop_frs3_en}, {stq_5_bits_uop_frs3_en}, {stq_4_bits_uop_frs3_en}, {stq_3_bits_uop_frs3_en}, {stq_2_bits_uop_frs3_en}, {stq_1_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_77 = {{stq_7_bits_uop_fp_val}, {stq_6_bits_uop_fp_val}, {stq_5_bits_uop_fp_val}, {stq_4_bits_uop_fp_val}, {stq_3_bits_uop_fp_val}, {stq_2_bits_uop_fp_val}, {stq_1_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_78 = {{stq_7_bits_uop_fp_single}, {stq_6_bits_uop_fp_single}, {stq_5_bits_uop_fp_single}, {stq_4_bits_uop_fp_single}, {stq_3_bits_uop_fp_single}, {stq_2_bits_uop_fp_single}, {stq_1_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_79 = {{stq_7_bits_uop_xcpt_pf_if}, {stq_6_bits_uop_xcpt_pf_if}, {stq_5_bits_uop_xcpt_pf_if}, {stq_4_bits_uop_xcpt_pf_if}, {stq_3_bits_uop_xcpt_pf_if}, {stq_2_bits_uop_xcpt_pf_if}, {stq_1_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_80 = {{stq_7_bits_uop_xcpt_ae_if}, {stq_6_bits_uop_xcpt_ae_if}, {stq_5_bits_uop_xcpt_ae_if}, {stq_4_bits_uop_xcpt_ae_if}, {stq_3_bits_uop_xcpt_ae_if}, {stq_2_bits_uop_xcpt_ae_if}, {stq_1_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_81 = {{stq_7_bits_uop_xcpt_ma_if}, {stq_6_bits_uop_xcpt_ma_if}, {stq_5_bits_uop_xcpt_ma_if}, {stq_4_bits_uop_xcpt_ma_if}, {stq_3_bits_uop_xcpt_ma_if}, {stq_2_bits_uop_xcpt_ma_if}, {stq_1_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_82 = {{stq_7_bits_uop_bp_debug_if}, {stq_6_bits_uop_bp_debug_if}, {stq_5_bits_uop_bp_debug_if}, {stq_4_bits_uop_bp_debug_if}, {stq_3_bits_uop_bp_debug_if}, {stq_2_bits_uop_bp_debug_if}, {stq_1_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_83 = {{stq_7_bits_uop_bp_xcpt_if}, {stq_6_bits_uop_bp_xcpt_if}, {stq_5_bits_uop_bp_xcpt_if}, {stq_4_bits_uop_bp_xcpt_if}, {stq_3_bits_uop_bp_xcpt_if}, {stq_2_bits_uop_bp_xcpt_if}, {stq_1_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][1:0]  _GEN_84 = {{stq_7_bits_uop_debug_fsrc}, {stq_6_bits_uop_debug_fsrc}, {stq_5_bits_uop_debug_fsrc}, {stq_4_bits_uop_debug_fsrc}, {stq_3_bits_uop_debug_fsrc}, {stq_2_bits_uop_debug_fsrc}, {stq_1_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][1:0]  _GEN_85 = {{stq_7_bits_uop_debug_tsrc}, {stq_6_bits_uop_debug_tsrc}, {stq_5_bits_uop_debug_tsrc}, {stq_4_bits_uop_debug_tsrc}, {stq_3_bits_uop_debug_tsrc}, {stq_2_bits_uop_debug_tsrc}, {stq_1_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_86 = {{stq_7_bits_addr_valid}, {stq_6_bits_addr_valid}, {stq_5_bits_addr_valid}, {stq_4_bits_addr_valid}, {stq_3_bits_addr_valid}, {stq_2_bits_addr_valid}, {stq_1_bits_addr_valid}, {stq_0_bits_addr_valid}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][39:0] _GEN_87 = {{stq_7_bits_addr_bits}, {stq_6_bits_addr_bits}, {stq_5_bits_addr_bits}, {stq_4_bits_addr_bits}, {stq_3_bits_addr_bits}, {stq_2_bits_addr_bits}, {stq_1_bits_addr_bits}, {stq_0_bits_addr_bits}};	// @[lsu.scala:210:16, :223:42]
  wire [39:0]      _GEN_88 = _GEN_87[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [7:0]       _GEN_89 = {{stq_7_bits_addr_is_virtual}, {stq_6_bits_addr_is_virtual}, {stq_5_bits_addr_is_virtual}, {stq_4_bits_addr_is_virtual}, {stq_3_bits_addr_is_virtual}, {stq_2_bits_addr_is_virtual}, {stq_1_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0]       _GEN_90 = {{stq_7_bits_data_valid}, {stq_6_bits_data_valid}, {stq_5_bits_data_valid}, {stq_4_bits_data_valid}, {stq_3_bits_data_valid}, {stq_2_bits_data_valid}, {stq_1_bits_data_valid}, {stq_0_bits_data_valid}};	// @[lsu.scala:210:16, :223:42]
  wire [7:0][63:0] _GEN_91 = {{stq_7_bits_data_bits}, {stq_6_bits_data_bits}, {stq_5_bits_data_bits}, {stq_4_bits_data_bits}, {stq_3_bits_data_bits}, {stq_2_bits_data_bits}, {stq_1_bits_data_bits}, {stq_0_bits_data_bits}};	// @[lsu.scala:210:16, :223:42]
  wire [63:0]      _GEN_92 = _GEN_91[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [7:0]       _GEN_93 = {{stq_7_bits_committed}, {stq_6_bits_committed}, {stq_5_bits_committed}, {stq_4_bits_committed}, {stq_3_bits_committed}, {stq_2_bits_committed}, {stq_1_bits_committed}, {stq_0_bits_committed}};	// @[lsu.scala:210:16, :223:42]
  reg  [2:0]       hella_state;	// @[lsu.scala:241:38]
  reg  [39:0]      hella_req_addr;	// @[lsu.scala:242:34]
  reg  [4:0]       hella_req_cmd;	// @[lsu.scala:242:34]
  reg  [1:0]       hella_req_size;	// @[lsu.scala:242:34]
  reg              hella_req_signed;	// @[lsu.scala:242:34]
  reg              hella_req_phys;	// @[lsu.scala:242:34]
  reg  [63:0]      hella_data_data;	// @[lsu.scala:243:34]
  reg  [34:0]      hella_paddr;	// @[lsu.scala:244:34]
  reg              hella_xcpt_ma_ld;	// @[lsu.scala:245:34]
  reg              hella_xcpt_ma_st;	// @[lsu.scala:245:34]
  reg              hella_xcpt_pf_ld;	// @[lsu.scala:245:34]
  reg              hella_xcpt_pf_st;	// @[lsu.scala:245:34]
  reg              hella_xcpt_gf_ld;	// @[lsu.scala:245:34]
  reg              hella_xcpt_gf_st;	// @[lsu.scala:245:34]
  reg              hella_xcpt_ae_ld;	// @[lsu.scala:245:34]
  reg              hella_xcpt_ae_st;	// @[lsu.scala:245:34]
  reg  [7:0]       live_store_mask;	// @[lsu.scala:259:32]
  wire [2:0]       _T_10 = ldq_tail + 3'h1;	// @[lsu.scala:215:29, :305:44, util.scala:203:14]
  wire [2:0]       _T_13 = stq_tail + 3'h1;	// @[lsu.scala:217:29, :305:44, util.scala:203:14]
  wire             dis_ld_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_ldq & ~io_core_dis_uops_0_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire             dis_st_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_stq & ~io_core_dis_uops_0_bits_exception;	// @[lsu.scala:301:88, :302:85]
  wire [7:0]       _GEN_94 = {{ldq_7_valid}, {ldq_6_valid}, {ldq_5_valid}, {ldq_4_valid}, {ldq_3_valid}, {ldq_2_valid}, {ldq_1_valid}, {ldq_0_valid}};	// @[lsu.scala:209:16, :305:44]
  reg              p1_block_load_mask_0;	// @[lsu.scala:398:35]
  reg              p1_block_load_mask_1;	// @[lsu.scala:398:35]
  reg              p1_block_load_mask_2;	// @[lsu.scala:398:35]
  reg              p1_block_load_mask_3;	// @[lsu.scala:398:35]
  reg              p1_block_load_mask_4;	// @[lsu.scala:398:35]
  reg              p1_block_load_mask_5;	// @[lsu.scala:398:35]
  reg              p1_block_load_mask_6;	// @[lsu.scala:398:35]
  reg              p1_block_load_mask_7;	// @[lsu.scala:398:35]
  reg              p2_block_load_mask_0;	// @[lsu.scala:399:35]
  reg              p2_block_load_mask_1;	// @[lsu.scala:399:35]
  reg              p2_block_load_mask_2;	// @[lsu.scala:399:35]
  reg              p2_block_load_mask_3;	// @[lsu.scala:399:35]
  reg              p2_block_load_mask_4;	// @[lsu.scala:399:35]
  reg              p2_block_load_mask_5;	// @[lsu.scala:399:35]
  reg              p2_block_load_mask_6;	// @[lsu.scala:399:35]
  reg              p2_block_load_mask_7;	// @[lsu.scala:399:35]
  wire [7:0][7:0]  _GEN_95 = {{ldq_7_bits_uop_br_mask}, {ldq_6_bits_uop_br_mask}, {ldq_5_bits_uop_br_mask}, {ldq_4_bits_uop_br_mask}, {ldq_3_bits_uop_br_mask}, {ldq_2_bits_uop_br_mask}, {ldq_1_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}};	// @[lsu.scala:209:16, :264:49]
  wire [7:0][2:0]  _GEN_96 = {{ldq_7_bits_uop_stq_idx}, {ldq_6_bits_uop_stq_idx}, {ldq_5_bits_uop_stq_idx}, {ldq_4_bits_uop_stq_idx}, {ldq_3_bits_uop_stq_idx}, {ldq_2_bits_uop_stq_idx}, {ldq_1_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}};	// @[lsu.scala:209:16, :264:49]
  wire [7:0][1:0]  _GEN_97 = {{ldq_7_bits_uop_mem_size}, {ldq_6_bits_uop_mem_size}, {ldq_5_bits_uop_mem_size}, {ldq_4_bits_uop_mem_size}, {ldq_3_bits_uop_mem_size}, {ldq_2_bits_uop_mem_size}, {ldq_1_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}};	// @[lsu.scala:209:16, :264:49]
  wire [7:0]       _GEN_98 = {{ldq_7_bits_addr_valid}, {ldq_6_bits_addr_valid}, {ldq_5_bits_addr_valid}, {ldq_4_bits_addr_valid}, {ldq_3_bits_addr_valid}, {ldq_2_bits_addr_valid}, {ldq_1_bits_addr_valid}, {ldq_0_bits_addr_valid}};	// @[lsu.scala:209:16, :264:49]
  wire [7:0]       _GEN_99 = {{ldq_7_bits_executed}, {ldq_6_bits_executed}, {ldq_5_bits_executed}, {ldq_4_bits_executed}, {ldq_3_bits_executed}, {ldq_2_bits_executed}, {ldq_1_bits_executed}, {ldq_0_bits_executed}};	// @[lsu.scala:209:16, :264:49]
  wire [7:0][7:0]  _GEN_100 = {{ldq_7_bits_st_dep_mask}, {ldq_6_bits_st_dep_mask}, {ldq_5_bits_st_dep_mask}, {ldq_4_bits_st_dep_mask}, {ldq_3_bits_st_dep_mask}, {ldq_2_bits_st_dep_mask}, {ldq_1_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}};	// @[lsu.scala:209:16, :264:49]
  wire             _mem_stq_incoming_e_WIRE_0_bits_addr_valid = _GEN_86[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49]
  reg  [2:0]       ldq_retry_idx;	// @[lsu.scala:415:30]
  reg  [2:0]       stq_retry_idx;	// @[lsu.scala:422:30]
  reg  [2:0]       ldq_wakeup_idx;	// @[lsu.scala:430:31]
  wire             _can_fire_sta_incoming_T = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_sta;	// @[lsu.scala:444:63]
  wire [7:0][6:0]  _GEN_101 = {{ldq_7_bits_uop_uopc}, {ldq_6_bits_uop_uopc}, {ldq_5_bits_uop_uopc}, {ldq_4_bits_uop_uopc}, {ldq_3_bits_uop_uopc}, {ldq_2_bits_uop_uopc}, {ldq_1_bits_uop_uopc}, {ldq_0_bits_uop_uopc}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][31:0] _GEN_102 = {{ldq_7_bits_uop_inst}, {ldq_6_bits_uop_inst}, {ldq_5_bits_uop_inst}, {ldq_4_bits_uop_inst}, {ldq_3_bits_uop_inst}, {ldq_2_bits_uop_inst}, {ldq_1_bits_uop_inst}, {ldq_0_bits_uop_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][31:0] _GEN_103 = {{ldq_7_bits_uop_debug_inst}, {ldq_6_bits_uop_debug_inst}, {ldq_5_bits_uop_debug_inst}, {ldq_4_bits_uop_debug_inst}, {ldq_3_bits_uop_debug_inst}, {ldq_2_bits_uop_debug_inst}, {ldq_1_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_104 = {{ldq_7_bits_uop_is_rvc}, {ldq_6_bits_uop_is_rvc}, {ldq_5_bits_uop_is_rvc}, {ldq_4_bits_uop_is_rvc}, {ldq_3_bits_uop_is_rvc}, {ldq_2_bits_uop_is_rvc}, {ldq_1_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][39:0] _GEN_105 = {{ldq_7_bits_uop_debug_pc}, {ldq_6_bits_uop_debug_pc}, {ldq_5_bits_uop_debug_pc}, {ldq_4_bits_uop_debug_pc}, {ldq_3_bits_uop_debug_pc}, {ldq_2_bits_uop_debug_pc}, {ldq_1_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][2:0]  _GEN_106 = {{ldq_7_bits_uop_iq_type}, {ldq_6_bits_uop_iq_type}, {ldq_5_bits_uop_iq_type}, {ldq_4_bits_uop_iq_type}, {ldq_3_bits_uop_iq_type}, {ldq_2_bits_uop_iq_type}, {ldq_1_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][9:0]  _GEN_107 = {{ldq_7_bits_uop_fu_code}, {ldq_6_bits_uop_fu_code}, {ldq_5_bits_uop_fu_code}, {ldq_4_bits_uop_fu_code}, {ldq_3_bits_uop_fu_code}, {ldq_2_bits_uop_fu_code}, {ldq_1_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][3:0]  _GEN_108 = {{ldq_7_bits_uop_ctrl_br_type}, {ldq_6_bits_uop_ctrl_br_type}, {ldq_5_bits_uop_ctrl_br_type}, {ldq_4_bits_uop_ctrl_br_type}, {ldq_3_bits_uop_ctrl_br_type}, {ldq_2_bits_uop_ctrl_br_type}, {ldq_1_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][1:0]  _GEN_109 = {{ldq_7_bits_uop_ctrl_op1_sel}, {ldq_6_bits_uop_ctrl_op1_sel}, {ldq_5_bits_uop_ctrl_op1_sel}, {ldq_4_bits_uop_ctrl_op1_sel}, {ldq_3_bits_uop_ctrl_op1_sel}, {ldq_2_bits_uop_ctrl_op1_sel}, {ldq_1_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][2:0]  _GEN_110 = {{ldq_7_bits_uop_ctrl_op2_sel}, {ldq_6_bits_uop_ctrl_op2_sel}, {ldq_5_bits_uop_ctrl_op2_sel}, {ldq_4_bits_uop_ctrl_op2_sel}, {ldq_3_bits_uop_ctrl_op2_sel}, {ldq_2_bits_uop_ctrl_op2_sel}, {ldq_1_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][2:0]  _GEN_111 = {{ldq_7_bits_uop_ctrl_imm_sel}, {ldq_6_bits_uop_ctrl_imm_sel}, {ldq_5_bits_uop_ctrl_imm_sel}, {ldq_4_bits_uop_ctrl_imm_sel}, {ldq_3_bits_uop_ctrl_imm_sel}, {ldq_2_bits_uop_ctrl_imm_sel}, {ldq_1_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][3:0]  _GEN_112 = {{ldq_7_bits_uop_ctrl_op_fcn}, {ldq_6_bits_uop_ctrl_op_fcn}, {ldq_5_bits_uop_ctrl_op_fcn}, {ldq_4_bits_uop_ctrl_op_fcn}, {ldq_3_bits_uop_ctrl_op_fcn}, {ldq_2_bits_uop_ctrl_op_fcn}, {ldq_1_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_113 = {{ldq_7_bits_uop_ctrl_fcn_dw}, {ldq_6_bits_uop_ctrl_fcn_dw}, {ldq_5_bits_uop_ctrl_fcn_dw}, {ldq_4_bits_uop_ctrl_fcn_dw}, {ldq_3_bits_uop_ctrl_fcn_dw}, {ldq_2_bits_uop_ctrl_fcn_dw}, {ldq_1_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][2:0]  _GEN_114 = {{ldq_7_bits_uop_ctrl_csr_cmd}, {ldq_6_bits_uop_ctrl_csr_cmd}, {ldq_5_bits_uop_ctrl_csr_cmd}, {ldq_4_bits_uop_ctrl_csr_cmd}, {ldq_3_bits_uop_ctrl_csr_cmd}, {ldq_2_bits_uop_ctrl_csr_cmd}, {ldq_1_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_115 = {{ldq_7_bits_uop_ctrl_is_load}, {ldq_6_bits_uop_ctrl_is_load}, {ldq_5_bits_uop_ctrl_is_load}, {ldq_4_bits_uop_ctrl_is_load}, {ldq_3_bits_uop_ctrl_is_load}, {ldq_2_bits_uop_ctrl_is_load}, {ldq_1_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_116 = {{ldq_7_bits_uop_ctrl_is_sta}, {ldq_6_bits_uop_ctrl_is_sta}, {ldq_5_bits_uop_ctrl_is_sta}, {ldq_4_bits_uop_ctrl_is_sta}, {ldq_3_bits_uop_ctrl_is_sta}, {ldq_2_bits_uop_ctrl_is_sta}, {ldq_1_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_117 = {{ldq_7_bits_uop_ctrl_is_std}, {ldq_6_bits_uop_ctrl_is_std}, {ldq_5_bits_uop_ctrl_is_std}, {ldq_4_bits_uop_ctrl_is_std}, {ldq_3_bits_uop_ctrl_is_std}, {ldq_2_bits_uop_ctrl_is_std}, {ldq_1_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][1:0]  _GEN_118 = {{ldq_7_bits_uop_iw_state}, {ldq_6_bits_uop_iw_state}, {ldq_5_bits_uop_iw_state}, {ldq_4_bits_uop_iw_state}, {ldq_3_bits_uop_iw_state}, {ldq_2_bits_uop_iw_state}, {ldq_1_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_119 = {{ldq_7_bits_uop_iw_p1_poisoned}, {ldq_6_bits_uop_iw_p1_poisoned}, {ldq_5_bits_uop_iw_p1_poisoned}, {ldq_4_bits_uop_iw_p1_poisoned}, {ldq_3_bits_uop_iw_p1_poisoned}, {ldq_2_bits_uop_iw_p1_poisoned}, {ldq_1_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_120 = {{ldq_7_bits_uop_iw_p2_poisoned}, {ldq_6_bits_uop_iw_p2_poisoned}, {ldq_5_bits_uop_iw_p2_poisoned}, {ldq_4_bits_uop_iw_p2_poisoned}, {ldq_3_bits_uop_iw_p2_poisoned}, {ldq_2_bits_uop_iw_p2_poisoned}, {ldq_1_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_121 = {{ldq_7_bits_uop_is_br}, {ldq_6_bits_uop_is_br}, {ldq_5_bits_uop_is_br}, {ldq_4_bits_uop_is_br}, {ldq_3_bits_uop_is_br}, {ldq_2_bits_uop_is_br}, {ldq_1_bits_uop_is_br}, {ldq_0_bits_uop_is_br}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_122 = {{ldq_7_bits_uop_is_jalr}, {ldq_6_bits_uop_is_jalr}, {ldq_5_bits_uop_is_jalr}, {ldq_4_bits_uop_is_jalr}, {ldq_3_bits_uop_is_jalr}, {ldq_2_bits_uop_is_jalr}, {ldq_1_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_123 = {{ldq_7_bits_uop_is_jal}, {ldq_6_bits_uop_is_jal}, {ldq_5_bits_uop_is_jal}, {ldq_4_bits_uop_is_jal}, {ldq_3_bits_uop_is_jal}, {ldq_2_bits_uop_is_jal}, {ldq_1_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_124 = {{ldq_7_bits_uop_is_sfb}, {ldq_6_bits_uop_is_sfb}, {ldq_5_bits_uop_is_sfb}, {ldq_4_bits_uop_is_sfb}, {ldq_3_bits_uop_is_sfb}, {ldq_2_bits_uop_is_sfb}, {ldq_1_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_125 = _GEN_95[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [7:0][2:0]  _GEN_126 = {{ldq_7_bits_uop_br_tag}, {ldq_6_bits_uop_br_tag}, {ldq_5_bits_uop_br_tag}, {ldq_4_bits_uop_br_tag}, {ldq_3_bits_uop_br_tag}, {ldq_2_bits_uop_br_tag}, {ldq_1_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][3:0]  _GEN_127 = {{ldq_7_bits_uop_ftq_idx}, {ldq_6_bits_uop_ftq_idx}, {ldq_5_bits_uop_ftq_idx}, {ldq_4_bits_uop_ftq_idx}, {ldq_3_bits_uop_ftq_idx}, {ldq_2_bits_uop_ftq_idx}, {ldq_1_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_128 = {{ldq_7_bits_uop_edge_inst}, {ldq_6_bits_uop_edge_inst}, {ldq_5_bits_uop_edge_inst}, {ldq_4_bits_uop_edge_inst}, {ldq_3_bits_uop_edge_inst}, {ldq_2_bits_uop_edge_inst}, {ldq_1_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][5:0]  _GEN_129 = {{ldq_7_bits_uop_pc_lob}, {ldq_6_bits_uop_pc_lob}, {ldq_5_bits_uop_pc_lob}, {ldq_4_bits_uop_pc_lob}, {ldq_3_bits_uop_pc_lob}, {ldq_2_bits_uop_pc_lob}, {ldq_1_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_130 = {{ldq_7_bits_uop_taken}, {ldq_6_bits_uop_taken}, {ldq_5_bits_uop_taken}, {ldq_4_bits_uop_taken}, {ldq_3_bits_uop_taken}, {ldq_2_bits_uop_taken}, {ldq_1_bits_uop_taken}, {ldq_0_bits_uop_taken}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][19:0] _GEN_131 = {{ldq_7_bits_uop_imm_packed}, {ldq_6_bits_uop_imm_packed}, {ldq_5_bits_uop_imm_packed}, {ldq_4_bits_uop_imm_packed}, {ldq_3_bits_uop_imm_packed}, {ldq_2_bits_uop_imm_packed}, {ldq_1_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][11:0] _GEN_132 = {{ldq_7_bits_uop_csr_addr}, {ldq_6_bits_uop_csr_addr}, {ldq_5_bits_uop_csr_addr}, {ldq_4_bits_uop_csr_addr}, {ldq_3_bits_uop_csr_addr}, {ldq_2_bits_uop_csr_addr}, {ldq_1_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][4:0]  _GEN_133 = {{ldq_7_bits_uop_rob_idx}, {ldq_6_bits_uop_rob_idx}, {ldq_5_bits_uop_rob_idx}, {ldq_4_bits_uop_rob_idx}, {ldq_3_bits_uop_rob_idx}, {ldq_2_bits_uop_rob_idx}, {ldq_1_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [4:0]       _GEN_134 = _GEN_133[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [7:0][2:0]  _GEN_135 = {{ldq_7_bits_uop_ldq_idx}, {ldq_6_bits_uop_ldq_idx}, {ldq_5_bits_uop_ldq_idx}, {ldq_4_bits_uop_ldq_idx}, {ldq_3_bits_uop_ldq_idx}, {ldq_2_bits_uop_ldq_idx}, {ldq_1_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [2:0]       _GEN_136 = _GEN_135[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [2:0]       mem_ldq_retry_e_out_bits_uop_stq_idx = _GEN_96[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [7:0][1:0]  _GEN_137 = {{ldq_7_bits_uop_rxq_idx}, {ldq_6_bits_uop_rxq_idx}, {ldq_5_bits_uop_rxq_idx}, {ldq_4_bits_uop_rxq_idx}, {ldq_3_bits_uop_rxq_idx}, {ldq_2_bits_uop_rxq_idx}, {ldq_1_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][5:0]  _GEN_138 = {{ldq_7_bits_uop_pdst}, {ldq_6_bits_uop_pdst}, {ldq_5_bits_uop_pdst}, {ldq_4_bits_uop_pdst}, {ldq_3_bits_uop_pdst}, {ldq_2_bits_uop_pdst}, {ldq_1_bits_uop_pdst}, {ldq_0_bits_uop_pdst}};	// @[lsu.scala:209:16, :465:79]
  wire [5:0]       _GEN_139 = _GEN_138[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [7:0][5:0]  _GEN_140 = {{ldq_7_bits_uop_prs1}, {ldq_6_bits_uop_prs1}, {ldq_5_bits_uop_prs1}, {ldq_4_bits_uop_prs1}, {ldq_3_bits_uop_prs1}, {ldq_2_bits_uop_prs1}, {ldq_1_bits_uop_prs1}, {ldq_0_bits_uop_prs1}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][5:0]  _GEN_141 = {{ldq_7_bits_uop_prs2}, {ldq_6_bits_uop_prs2}, {ldq_5_bits_uop_prs2}, {ldq_4_bits_uop_prs2}, {ldq_3_bits_uop_prs2}, {ldq_2_bits_uop_prs2}, {ldq_1_bits_uop_prs2}, {ldq_0_bits_uop_prs2}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][5:0]  _GEN_142 = {{ldq_7_bits_uop_prs3}, {ldq_6_bits_uop_prs3}, {ldq_5_bits_uop_prs3}, {ldq_4_bits_uop_prs3}, {ldq_3_bits_uop_prs3}, {ldq_2_bits_uop_prs3}, {ldq_1_bits_uop_prs3}, {ldq_0_bits_uop_prs3}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][3:0]  _GEN_143 = {{ldq_7_bits_uop_ppred}, {ldq_6_bits_uop_ppred}, {ldq_5_bits_uop_ppred}, {ldq_4_bits_uop_ppred}, {ldq_3_bits_uop_ppred}, {ldq_2_bits_uop_ppred}, {ldq_1_bits_uop_ppred}, {ldq_0_bits_uop_ppred}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_144 = {{ldq_7_bits_uop_prs1_busy}, {ldq_6_bits_uop_prs1_busy}, {ldq_5_bits_uop_prs1_busy}, {ldq_4_bits_uop_prs1_busy}, {ldq_3_bits_uop_prs1_busy}, {ldq_2_bits_uop_prs1_busy}, {ldq_1_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_145 = {{ldq_7_bits_uop_prs2_busy}, {ldq_6_bits_uop_prs2_busy}, {ldq_5_bits_uop_prs2_busy}, {ldq_4_bits_uop_prs2_busy}, {ldq_3_bits_uop_prs2_busy}, {ldq_2_bits_uop_prs2_busy}, {ldq_1_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_146 = {{ldq_7_bits_uop_prs3_busy}, {ldq_6_bits_uop_prs3_busy}, {ldq_5_bits_uop_prs3_busy}, {ldq_4_bits_uop_prs3_busy}, {ldq_3_bits_uop_prs3_busy}, {ldq_2_bits_uop_prs3_busy}, {ldq_1_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_147 = {{ldq_7_bits_uop_ppred_busy}, {ldq_6_bits_uop_ppred_busy}, {ldq_5_bits_uop_ppred_busy}, {ldq_4_bits_uop_ppred_busy}, {ldq_3_bits_uop_ppred_busy}, {ldq_2_bits_uop_ppred_busy}, {ldq_1_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][5:0]  _GEN_148 = {{ldq_7_bits_uop_stale_pdst}, {ldq_6_bits_uop_stale_pdst}, {ldq_5_bits_uop_stale_pdst}, {ldq_4_bits_uop_stale_pdst}, {ldq_3_bits_uop_stale_pdst}, {ldq_2_bits_uop_stale_pdst}, {ldq_1_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_149 = {{ldq_7_bits_uop_exception}, {ldq_6_bits_uop_exception}, {ldq_5_bits_uop_exception}, {ldq_4_bits_uop_exception}, {ldq_3_bits_uop_exception}, {ldq_2_bits_uop_exception}, {ldq_1_bits_uop_exception}, {ldq_0_bits_uop_exception}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][63:0] _GEN_150 = {{ldq_7_bits_uop_exc_cause}, {ldq_6_bits_uop_exc_cause}, {ldq_5_bits_uop_exc_cause}, {ldq_4_bits_uop_exc_cause}, {ldq_3_bits_uop_exc_cause}, {ldq_2_bits_uop_exc_cause}, {ldq_1_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_151 = {{ldq_7_bits_uop_bypassable}, {ldq_6_bits_uop_bypassable}, {ldq_5_bits_uop_bypassable}, {ldq_4_bits_uop_bypassable}, {ldq_3_bits_uop_bypassable}, {ldq_2_bits_uop_bypassable}, {ldq_1_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][4:0]  _GEN_152 = {{ldq_7_bits_uop_mem_cmd}, {ldq_6_bits_uop_mem_cmd}, {ldq_5_bits_uop_mem_cmd}, {ldq_4_bits_uop_mem_cmd}, {ldq_3_bits_uop_mem_cmd}, {ldq_2_bits_uop_mem_cmd}, {ldq_1_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}};	// @[lsu.scala:209:16, :465:79]
  wire [1:0]       mem_ldq_retry_e_out_bits_uop_mem_size = _GEN_97[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [7:0]       _GEN_153 = {{ldq_7_bits_uop_mem_signed}, {ldq_6_bits_uop_mem_signed}, {ldq_5_bits_uop_mem_signed}, {ldq_4_bits_uop_mem_signed}, {ldq_3_bits_uop_mem_signed}, {ldq_2_bits_uop_mem_signed}, {ldq_1_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_154 = {{ldq_7_bits_uop_is_fence}, {ldq_6_bits_uop_is_fence}, {ldq_5_bits_uop_is_fence}, {ldq_4_bits_uop_is_fence}, {ldq_3_bits_uop_is_fence}, {ldq_2_bits_uop_is_fence}, {ldq_1_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_155 = {{ldq_7_bits_uop_is_fencei}, {ldq_6_bits_uop_is_fencei}, {ldq_5_bits_uop_is_fencei}, {ldq_4_bits_uop_is_fencei}, {ldq_3_bits_uop_is_fencei}, {ldq_2_bits_uop_is_fencei}, {ldq_1_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_156 = {{ldq_7_bits_uop_is_amo}, {ldq_6_bits_uop_is_amo}, {ldq_5_bits_uop_is_amo}, {ldq_4_bits_uop_is_amo}, {ldq_3_bits_uop_is_amo}, {ldq_2_bits_uop_is_amo}, {ldq_1_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_157 = {{ldq_7_bits_uop_uses_ldq}, {ldq_6_bits_uop_uses_ldq}, {ldq_5_bits_uop_uses_ldq}, {ldq_4_bits_uop_uses_ldq}, {ldq_3_bits_uop_uses_ldq}, {ldq_2_bits_uop_uses_ldq}, {ldq_1_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}};	// @[lsu.scala:209:16, :465:79]
  wire             _GEN_158 = _GEN_157[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [7:0]       _GEN_159 = {{ldq_7_bits_uop_uses_stq}, {ldq_6_bits_uop_uses_stq}, {ldq_5_bits_uop_uses_stq}, {ldq_4_bits_uop_uses_stq}, {ldq_3_bits_uop_uses_stq}, {ldq_2_bits_uop_uses_stq}, {ldq_1_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}};	// @[lsu.scala:209:16, :465:79]
  wire             _GEN_160 = _GEN_159[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [7:0]       _GEN_161 = {{ldq_7_bits_uop_is_sys_pc2epc}, {ldq_6_bits_uop_is_sys_pc2epc}, {ldq_5_bits_uop_is_sys_pc2epc}, {ldq_4_bits_uop_is_sys_pc2epc}, {ldq_3_bits_uop_is_sys_pc2epc}, {ldq_2_bits_uop_is_sys_pc2epc}, {ldq_1_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_162 = {{ldq_7_bits_uop_is_unique}, {ldq_6_bits_uop_is_unique}, {ldq_5_bits_uop_is_unique}, {ldq_4_bits_uop_is_unique}, {ldq_3_bits_uop_is_unique}, {ldq_2_bits_uop_is_unique}, {ldq_1_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_163 = {{ldq_7_bits_uop_flush_on_commit}, {ldq_6_bits_uop_flush_on_commit}, {ldq_5_bits_uop_flush_on_commit}, {ldq_4_bits_uop_flush_on_commit}, {ldq_3_bits_uop_flush_on_commit}, {ldq_2_bits_uop_flush_on_commit}, {ldq_1_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_164 = {{ldq_7_bits_uop_ldst_is_rs1}, {ldq_6_bits_uop_ldst_is_rs1}, {ldq_5_bits_uop_ldst_is_rs1}, {ldq_4_bits_uop_ldst_is_rs1}, {ldq_3_bits_uop_ldst_is_rs1}, {ldq_2_bits_uop_ldst_is_rs1}, {ldq_1_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][5:0]  _GEN_165 = {{ldq_7_bits_uop_ldst}, {ldq_6_bits_uop_ldst}, {ldq_5_bits_uop_ldst}, {ldq_4_bits_uop_ldst}, {ldq_3_bits_uop_ldst}, {ldq_2_bits_uop_ldst}, {ldq_1_bits_uop_ldst}, {ldq_0_bits_uop_ldst}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][5:0]  _GEN_166 = {{ldq_7_bits_uop_lrs1}, {ldq_6_bits_uop_lrs1}, {ldq_5_bits_uop_lrs1}, {ldq_4_bits_uop_lrs1}, {ldq_3_bits_uop_lrs1}, {ldq_2_bits_uop_lrs1}, {ldq_1_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][5:0]  _GEN_167 = {{ldq_7_bits_uop_lrs2}, {ldq_6_bits_uop_lrs2}, {ldq_5_bits_uop_lrs2}, {ldq_4_bits_uop_lrs2}, {ldq_3_bits_uop_lrs2}, {ldq_2_bits_uop_lrs2}, {ldq_1_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][5:0]  _GEN_168 = {{ldq_7_bits_uop_lrs3}, {ldq_6_bits_uop_lrs3}, {ldq_5_bits_uop_lrs3}, {ldq_4_bits_uop_lrs3}, {ldq_3_bits_uop_lrs3}, {ldq_2_bits_uop_lrs3}, {ldq_1_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_169 = {{ldq_7_bits_uop_ldst_val}, {ldq_6_bits_uop_ldst_val}, {ldq_5_bits_uop_ldst_val}, {ldq_4_bits_uop_ldst_val}, {ldq_3_bits_uop_ldst_val}, {ldq_2_bits_uop_ldst_val}, {ldq_1_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][1:0]  _GEN_170 = {{ldq_7_bits_uop_dst_rtype}, {ldq_6_bits_uop_dst_rtype}, {ldq_5_bits_uop_dst_rtype}, {ldq_4_bits_uop_dst_rtype}, {ldq_3_bits_uop_dst_rtype}, {ldq_2_bits_uop_dst_rtype}, {ldq_1_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][1:0]  _GEN_171 = {{ldq_7_bits_uop_lrs1_rtype}, {ldq_6_bits_uop_lrs1_rtype}, {ldq_5_bits_uop_lrs1_rtype}, {ldq_4_bits_uop_lrs1_rtype}, {ldq_3_bits_uop_lrs1_rtype}, {ldq_2_bits_uop_lrs1_rtype}, {ldq_1_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][1:0]  _GEN_172 = {{ldq_7_bits_uop_lrs2_rtype}, {ldq_6_bits_uop_lrs2_rtype}, {ldq_5_bits_uop_lrs2_rtype}, {ldq_4_bits_uop_lrs2_rtype}, {ldq_3_bits_uop_lrs2_rtype}, {ldq_2_bits_uop_lrs2_rtype}, {ldq_1_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_173 = {{ldq_7_bits_uop_frs3_en}, {ldq_6_bits_uop_frs3_en}, {ldq_5_bits_uop_frs3_en}, {ldq_4_bits_uop_frs3_en}, {ldq_3_bits_uop_frs3_en}, {ldq_2_bits_uop_frs3_en}, {ldq_1_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_174 = {{ldq_7_bits_uop_fp_val}, {ldq_6_bits_uop_fp_val}, {ldq_5_bits_uop_fp_val}, {ldq_4_bits_uop_fp_val}, {ldq_3_bits_uop_fp_val}, {ldq_2_bits_uop_fp_val}, {ldq_1_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_175 = {{ldq_7_bits_uop_fp_single}, {ldq_6_bits_uop_fp_single}, {ldq_5_bits_uop_fp_single}, {ldq_4_bits_uop_fp_single}, {ldq_3_bits_uop_fp_single}, {ldq_2_bits_uop_fp_single}, {ldq_1_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_176 = {{ldq_7_bits_uop_xcpt_pf_if}, {ldq_6_bits_uop_xcpt_pf_if}, {ldq_5_bits_uop_xcpt_pf_if}, {ldq_4_bits_uop_xcpt_pf_if}, {ldq_3_bits_uop_xcpt_pf_if}, {ldq_2_bits_uop_xcpt_pf_if}, {ldq_1_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_177 = {{ldq_7_bits_uop_xcpt_ae_if}, {ldq_6_bits_uop_xcpt_ae_if}, {ldq_5_bits_uop_xcpt_ae_if}, {ldq_4_bits_uop_xcpt_ae_if}, {ldq_3_bits_uop_xcpt_ae_if}, {ldq_2_bits_uop_xcpt_ae_if}, {ldq_1_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_178 = {{ldq_7_bits_uop_xcpt_ma_if}, {ldq_6_bits_uop_xcpt_ma_if}, {ldq_5_bits_uop_xcpt_ma_if}, {ldq_4_bits_uop_xcpt_ma_if}, {ldq_3_bits_uop_xcpt_ma_if}, {ldq_2_bits_uop_xcpt_ma_if}, {ldq_1_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_179 = {{ldq_7_bits_uop_bp_debug_if}, {ldq_6_bits_uop_bp_debug_if}, {ldq_5_bits_uop_bp_debug_if}, {ldq_4_bits_uop_bp_debug_if}, {ldq_3_bits_uop_bp_debug_if}, {ldq_2_bits_uop_bp_debug_if}, {ldq_1_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_180 = {{ldq_7_bits_uop_bp_xcpt_if}, {ldq_6_bits_uop_bp_xcpt_if}, {ldq_5_bits_uop_bp_xcpt_if}, {ldq_4_bits_uop_bp_xcpt_if}, {ldq_3_bits_uop_bp_xcpt_if}, {ldq_2_bits_uop_bp_xcpt_if}, {ldq_1_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][1:0]  _GEN_181 = {{ldq_7_bits_uop_debug_fsrc}, {ldq_6_bits_uop_debug_fsrc}, {ldq_5_bits_uop_debug_fsrc}, {ldq_4_bits_uop_debug_fsrc}, {ldq_3_bits_uop_debug_fsrc}, {ldq_2_bits_uop_debug_fsrc}, {ldq_1_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][1:0]  _GEN_182 = {{ldq_7_bits_uop_debug_tsrc}, {ldq_6_bits_uop_debug_tsrc}, {ldq_5_bits_uop_debug_tsrc}, {ldq_4_bits_uop_debug_tsrc}, {ldq_3_bits_uop_debug_tsrc}, {ldq_2_bits_uop_debug_tsrc}, {ldq_1_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0][39:0] _GEN_183 = {{ldq_7_bits_addr_bits}, {ldq_6_bits_addr_bits}, {ldq_5_bits_addr_bits}, {ldq_4_bits_addr_bits}, {ldq_3_bits_addr_bits}, {ldq_2_bits_addr_bits}, {ldq_1_bits_addr_bits}, {ldq_0_bits_addr_bits}};	// @[lsu.scala:209:16, :465:79]
  wire [39:0]      _GEN_184 = _GEN_183[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [7:0]       _GEN_185 = {{ldq_7_bits_addr_is_virtual}, {ldq_6_bits_addr_is_virtual}, {ldq_5_bits_addr_is_virtual}, {ldq_4_bits_addr_is_virtual}, {ldq_3_bits_addr_is_virtual}, {ldq_2_bits_addr_is_virtual}, {ldq_1_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_186 = {{ldq_7_bits_order_fail}, {ldq_6_bits_order_fail}, {ldq_5_bits_order_fail}, {ldq_4_bits_order_fail}, {ldq_3_bits_order_fail}, {ldq_2_bits_order_fail}, {ldq_1_bits_order_fail}, {ldq_0_bits_order_fail}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]       _GEN_187 = {{p1_block_load_mask_7}, {p1_block_load_mask_6}, {p1_block_load_mask_5}, {p1_block_load_mask_4}, {p1_block_load_mask_3}, {p1_block_load_mask_2}, {p1_block_load_mask_1}, {p1_block_load_mask_0}};	// @[lsu.scala:398:35, :468:33]
  wire [7:0]       _GEN_188 = {{p2_block_load_mask_7}, {p2_block_load_mask_6}, {p2_block_load_mask_5}, {p2_block_load_mask_4}, {p2_block_load_mask_3}, {p2_block_load_mask_2}, {p2_block_load_mask_1}, {p2_block_load_mask_0}};	// @[lsu.scala:399:35, :469:33]
  reg              can_fire_load_retry_REG;	// @[lsu.scala:470:40]
  wire             _GEN_189 = _GEN_1[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [7:0]       _GEN_190 = _GEN_27[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [4:0]       mem_stq_retry_e_out_bits_uop_rob_idx = _GEN_35[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [2:0]       _GEN_191 = _GEN_36[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [2:0]       mem_stq_retry_e_out_bits_uop_stq_idx = _GEN_37[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [5:0]       _GEN_192 = _GEN_39[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [1:0]       mem_stq_retry_e_out_bits_uop_mem_size = _GEN_54[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire             mem_stq_retry_e_out_bits_uop_is_amo = _GEN_60[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [39:0]      _GEN_193 = _GEN_87[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  reg              can_fire_sta_retry_REG;	// @[lsu.scala:482:41]
  wire             can_fire_store_commit_0 = _GEN_2 & ~_GEN_58 & ~mem_xcpt_valids_0 & ~_GEN_50 & (_GEN_93[stq_execute_head] | _GEN_61 & _GEN_86[stq_execute_head] & ~_GEN_89[stq_execute_head] & _GEN_90[stq_execute_head]);	// @[lsu.scala:219:29, :223:42, :490:33, :491:33, :492:33, :493:79, :494:62, :496:{66,101}, :669:32]
  wire [7:0]       _GEN_194 = _GEN_95[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [2:0]       mem_ldq_wakeup_e_out_bits_uop_stq_idx = _GEN_96[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [1:0]       mem_ldq_wakeup_e_out_bits_uop_mem_size = _GEN_97[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [39:0]      _GEN_195 = _GEN_183[ldq_wakeup_idx];	// @[lsu.scala:430:31, :465:79, :502:88]
  wire             _GEN_196 = _GEN_185[ldq_wakeup_idx];	// @[lsu.scala:430:31, :465:79, :502:88]
  wire [7:0]       _GEN_197 = {{ldq_7_bits_addr_is_uncacheable}, {ldq_6_bits_addr_is_uncacheable}, {ldq_5_bits_addr_is_uncacheable}, {ldq_4_bits_addr_is_uncacheable}, {ldq_3_bits_addr_is_uncacheable}, {ldq_2_bits_addr_is_uncacheable}, {ldq_1_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}};	// @[lsu.scala:209:16, :502:88]
  wire             _GEN_198 = _GEN_99[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [7:0]       _GEN_199 = {{ldq_7_bits_succeeded}, {ldq_6_bits_succeeded}, {ldq_5_bits_succeeded}, {ldq_4_bits_succeeded}, {ldq_3_bits_succeeded}, {ldq_2_bits_succeeded}, {ldq_1_bits_succeeded}, {ldq_0_bits_succeeded}};	// @[lsu.scala:209:16, :502:88]
  wire [7:0]       mem_ldq_wakeup_e_out_bits_st_dep_mask = _GEN_100[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire             will_fire_load_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_load;	// @[lsu.scala:441:63, :536:61]
  wire             will_fire_stad_incoming_0_will_fire = _can_fire_sta_incoming_T & io_core_exe_0_req_bits_uop_ctrl_is_std & ~will_fire_load_incoming_0_will_fire & ~will_fire_load_incoming_0_will_fire;	// @[lsu.scala:444:63, :534:{35,63}, :535:35, :536:61]
  wire             _will_fire_stad_incoming_0_T_2 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire             _will_fire_stad_incoming_0_T_5 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire             will_fire_sta_incoming_0_will_fire = _can_fire_sta_incoming_T & ~io_core_exe_0_req_bits_uop_ctrl_is_std & _will_fire_stad_incoming_0_T_2 & _will_fire_stad_incoming_0_T_5 & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:444:63, :449:66, :536:61, :537:35, :538:31, :539:31]
  wire             _will_fire_std_incoming_0_T_2 = _will_fire_stad_incoming_0_T_2 & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire             _will_fire_sfence_0_T_5 = _will_fire_stad_incoming_0_T_5 & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire             _will_fire_sta_incoming_0_T_11 = ~will_fire_stad_incoming_0_will_fire & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :541:{31,34}]
  wire             will_fire_std_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_std & ~io_core_exe_0_req_bits_uop_ctrl_is_sta & _will_fire_sta_incoming_0_T_11;	// @[lsu.scala:453:66, :536:61, :541:31]
  wire             _will_fire_std_incoming_0_T_11 = _will_fire_sta_incoming_0_T_11 & ~will_fire_std_incoming_0_will_fire;	// @[lsu.scala:536:61, :541:{31,34}]
  wire             will_fire_sfence_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_sfence_valid & _will_fire_std_incoming_0_T_2 & _will_fire_std_incoming_0_T_11;	// @[lsu.scala:536:61, :538:31, :541:31]
  wire             _will_fire_release_0_T_2 = _will_fire_std_incoming_0_T_2 & ~will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire             will_fire_release_0_will_fire = io_dmem_release_valid & _will_fire_sfence_0_T_5;	// @[lsu.scala:534:63, :536:61, :539:31]
  wire             _will_fire_hella_wakeup_0_T_5 = _will_fire_sfence_0_T_5 & ~will_fire_release_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire             will_fire_hella_incoming_0_will_fire = _GEN_0 & _T_813 & _will_fire_release_0_T_2 & ~will_fire_load_incoming_0_will_fire;	// @[lsu.scala:518:42, :535:65, :536:{35,61}, :538:31, :1529:34, :1535:{28,38}]
  wire             _will_fire_hella_wakeup_0_T_2 = _will_fire_release_0_T_2 & ~will_fire_hella_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire             _will_fire_hella_incoming_0_T_8 = ~will_fire_load_incoming_0_will_fire & ~will_fire_hella_incoming_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire             will_fire_hella_wakeup_0_will_fire = _GEN & _T_824 & _will_fire_hella_incoming_0_T_8;	// @[lsu.scala:521:42, :535:65, :536:61, :540:31, :1529:34, :1535:38, :1552:43, :1555:38, :1562:40, :1578:{28,42}]
  wire             _will_fire_hella_wakeup_0_T_8 = _will_fire_hella_incoming_0_T_8 & ~will_fire_hella_wakeup_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire             will_fire_load_retry_0_will_fire = _GEN_94[ldq_retry_idx] & _GEN_98[ldq_retry_idx] & _GEN_185[ldq_retry_idx] & ~_GEN_187[ldq_retry_idx] & ~_GEN_188[ldq_retry_idx] & can_fire_load_retry_REG & ~store_needs_order & ~_GEN_186[ldq_retry_idx] & _will_fire_hella_wakeup_0_T_2 & _will_fire_hella_wakeup_0_T_5 & _will_fire_hella_wakeup_0_T_8;	// @[lsu.scala:264:49, :305:44, :407:35, :415:30, :465:79, :468:33, :469:33, :470:40, :471:33, :473:33, :535:65, :536:61, :538:31, :539:31, :540:31, :1497:3, :1498:64]
  wire             _will_fire_load_retry_0_T_2 = _will_fire_hella_wakeup_0_T_2 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire             _will_fire_load_retry_0_T_5 = _will_fire_hella_wakeup_0_T_5 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire             _will_fire_sta_retry_0_T_8 = _will_fire_hella_wakeup_0_T_8 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire             will_fire_sta_retry_0_will_fire = _GEN_189 & _GEN_86[stq_retry_idx] & _GEN_89[stq_retry_idx] & can_fire_sta_retry_REG & _will_fire_load_retry_0_T_2 & _will_fire_load_retry_0_T_5 & _will_fire_std_incoming_0_T_11 & ~will_fire_sfence_0_will_fire;	// @[lsu.scala:223:42, :422:30, :478:79, :482:41, :536:61, :538:31, :539:31, :541:{31,34}]
  assign _will_fire_store_commit_0_T_2 = _will_fire_load_retry_0_T_2 & ~will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire             will_fire_load_wakeup_0_will_fire = _GEN_94[ldq_wakeup_idx] & _GEN_98[ldq_wakeup_idx] & ~_GEN_199[ldq_wakeup_idx] & ~_GEN_196 & ~_GEN_198 & ~_GEN_186[ldq_wakeup_idx] & ~_GEN_187[ldq_wakeup_idx] & ~_GEN_188[ldq_wakeup_idx] & ~store_needs_order & ~block_load_wakeup & (~_GEN_197[ldq_wakeup_idx] | io_core_commit_load_at_rob_head & ldq_head == ldq_wakeup_idx & mem_ldq_wakeup_e_out_bits_st_dep_mask == 8'h0) & _will_fire_load_retry_0_T_5 & ~will_fire_sta_retry_0_will_fire & _will_fire_sta_retry_0_T_8;	// @[lsu.scala:214:29, :264:49, :305:44, :407:35, :430:31, :465:79, :468:33, :469:33, :471:33, :502:88, :504:31, :505:31, :506:31, :507:31, :508:31, :509:31, :511:31, :513:{32,71}, :514:{84,103}, :515:112, :535:65, :536:61, :539:{31,34}, :540:31, :1201:80, :1212:43, :1213:25, :1497:3, :1498:64]
  wire             will_fire_store_commit_0_will_fire = can_fire_store_commit_0 & _will_fire_sta_retry_0_T_8 & ~will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:493:79, :535:65, :536:61, :540:{31,34}]
  wire             _T_104 = will_fire_load_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :567:63]
  wire             _GEN_200 = ldq_wakeup_idx == 3'h0;	// @[lsu.scala:430:31, :570:49]
  wire             _GEN_201 = ldq_wakeup_idx == 3'h1;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire             _GEN_202 = ldq_wakeup_idx == 3'h2;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire             _GEN_203 = ldq_wakeup_idx == 3'h3;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire             _GEN_204 = ldq_wakeup_idx == 3'h4;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire             _GEN_205 = ldq_wakeup_idx == 3'h5;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire             _GEN_206 = ldq_wakeup_idx == 3'h6;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire             _GEN_207 = io_core_exe_0_req_bits_uop_ldq_idx == 3'h0;	// @[lsu.scala:572:52]
  wire             _GEN_208 = io_core_exe_0_req_bits_uop_ldq_idx == 3'h1;	// @[lsu.scala:305:44, :572:52]
  wire             _GEN_209 = io_core_exe_0_req_bits_uop_ldq_idx == 3'h2;	// @[lsu.scala:305:44, :572:52]
  wire             _GEN_210 = io_core_exe_0_req_bits_uop_ldq_idx == 3'h3;	// @[lsu.scala:305:44, :572:52]
  wire             _GEN_211 = io_core_exe_0_req_bits_uop_ldq_idx == 3'h4;	// @[lsu.scala:305:44, :572:52]
  wire             _GEN_212 = io_core_exe_0_req_bits_uop_ldq_idx == 3'h5;	// @[lsu.scala:305:44, :572:52]
  wire             _GEN_213 = io_core_exe_0_req_bits_uop_ldq_idx == 3'h6;	// @[lsu.scala:305:44, :572:52]
  wire             _GEN_214 = ldq_retry_idx == 3'h0;	// @[lsu.scala:415:30, :574:49]
  wire             _GEN_215 = will_fire_load_retry_0_will_fire & _GEN_214;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire             _GEN_216 = ldq_retry_idx == 3'h1;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire             _GEN_217 = will_fire_load_retry_0_will_fire & _GEN_216;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire             _GEN_218 = ldq_retry_idx == 3'h2;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire             _GEN_219 = will_fire_load_retry_0_will_fire & _GEN_218;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire             _GEN_220 = ldq_retry_idx == 3'h3;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire             _GEN_221 = will_fire_load_retry_0_will_fire & _GEN_220;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire             _GEN_222 = ldq_retry_idx == 3'h4;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire             _GEN_223 = will_fire_load_retry_0_will_fire & _GEN_222;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire             _GEN_224 = ldq_retry_idx == 3'h5;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire             _GEN_225 = will_fire_load_retry_0_will_fire & _GEN_224;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire             _GEN_226 = ldq_retry_idx == 3'h6;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire             _GEN_227 = will_fire_load_retry_0_will_fire & _GEN_226;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire             _GEN_228 = will_fire_load_retry_0_will_fire & (&ldq_retry_idx);	// @[lsu.scala:397:36, :415:30, :536:61, :573:43, :574:49]
  wire             _exe_tlb_uop_T_2 = _T_104 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :567:63, :599:53]
  wire             _exe_tlb_uop_T_4_uses_ldq = will_fire_sta_retry_0_will_fire & _GEN_62[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :536:61, :602:24]
  wire             _exe_tlb_uop_T_4_uses_stq = will_fire_sta_retry_0_will_fire & _GEN_63[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :536:61, :602:24]
  wire             exe_tlb_uop_0_ctrl_is_load = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_load : will_fire_load_retry_0_will_fire ? _GEN_115[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_17[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire             exe_tlb_uop_0_ctrl_is_sta = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_sta : will_fire_load_retry_0_will_fire ? _GEN_116[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_18[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [7:0]       exe_tlb_uop_0_br_mask = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_mask : will_fire_load_retry_0_will_fire ? _GEN_125 : will_fire_sta_retry_0_will_fire ? _GEN_190 : 8'h0;	// @[lsu.scala:465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [4:0]       exe_tlb_uop_0_mem_cmd = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_cmd : will_fire_load_retry_0_will_fire ? _GEN_152[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_53[stq_retry_idx] : 5'h0;	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [1:0]       exe_tlb_uop_0_mem_size = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_size : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_mem_size : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_mem_size : 2'h0;	// @[lsu.scala:465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire             exe_tlb_uop_0_is_fence = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fence : will_fire_load_retry_0_will_fire ? _GEN_154[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_57[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire             _mem_xcpt_uops_WIRE_0_uses_ldq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_ldq : will_fire_load_retry_0_will_fire ? _GEN_158 : _exe_tlb_uop_T_4_uses_ldq;	// @[lsu.scala:465:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire             _mem_xcpt_uops_WIRE_0_uses_stq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_stq : will_fire_load_retry_0_will_fire ? _GEN_160 : _exe_tlb_uop_T_4_uses_stq;	// @[lsu.scala:465:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire             _exe_tlb_vaddr_T_1 = _T_104 | will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :567:63, :608:53]
  wire [39:0]      _GEN_229 = {1'h0, io_core_exe_0_req_bits_sfence_bits_addr};	// @[lsu.scala:610:24]
  wire [39:0]      exe_tlb_vaddr_0 = _exe_tlb_vaddr_T_1 ? io_core_exe_0_req_bits_addr : will_fire_sfence_0_will_fire ? _GEN_229 : will_fire_load_retry_0_will_fire ? _GEN_184 : will_fire_sta_retry_0_will_fire ? _GEN_193 : will_fire_hella_incoming_0_will_fire ? hella_req_addr : 40'h0;	// @[lsu.scala:242:34, :465:79, :478:79, :536:61, :607:24, :608:53, :610:24, :611:24, :612:24, :613:24]
  wire             _stq_idx_T = will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :662:56]
  reg  [7:0]       mem_xcpt_uops_0_br_mask;	// @[lsu.scala:673:32]
  reg  [4:0]       mem_xcpt_uops_0_rob_idx;	// @[lsu.scala:673:32]
  reg  [2:0]       mem_xcpt_uops_0_ldq_idx;	// @[lsu.scala:673:32]
  reg  [2:0]       mem_xcpt_uops_0_stq_idx;	// @[lsu.scala:673:32]
  reg              mem_xcpt_uops_0_uses_ldq;	// @[lsu.scala:673:32]
  reg              mem_xcpt_uops_0_uses_stq;	// @[lsu.scala:673:32]
  reg  [3:0]       mem_xcpt_causes_0;	// @[lsu.scala:674:32]
  reg  [39:0]      mem_xcpt_vaddrs_0;	// @[lsu.scala:681:32]
  wire             exe_tlb_miss_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_miss;	// @[lsu.scala:248:20, :538:31, :576:25, :710:58]
  wire [34:0]      exe_tlb_paddr_0 = {_dtlb_io_resp_0_paddr[34:12], exe_tlb_vaddr_0[11:0]};	// @[Cat.scala:33:92, lsu.scala:248:20, :607:24, :711:62, :712:57]
  reg              REG;	// @[lsu.scala:720:21]
  wire [39:0]      _GEN_230 = {5'h0, _dtlb_io_resp_0_paddr[34:12], exe_tlb_vaddr_0[11:0]};	// @[lsu.scala:248:20, :607:24, :711:62, :712:57, :770:30]
  wire [3:0][63:0] _GEN_231 = {{_GEN_92}, {{2{_GEN_92[31:0]}}}, {{2{{2{_GEN_92[15:0]}}}}}, {{2{{2{{2{_GEN_92[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, lsu.scala:223:42]
  wire             _GEN_232 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:219:29, :536:61, :768:39, :775:43, :782:45]
  wire             _GEN_233 = will_fire_store_commit_0_will_fire | will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:244:34, :536:61, :782:45, :796:44, :804:47]
  wire             _GEN_234 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire | _GEN_233;	// @[lsu.scala:244:34, :536:61, :768:39, :775:43, :782:45, :796:44, :804:47]
  wire             dmem_req_0_valid = will_fire_load_incoming_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : will_fire_load_retry_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : _GEN_233 | (will_fire_hella_incoming_0_will_fire ? ~io_hellacache_s1_kill & (~exe_tlb_miss_0 | hella_req_phys) : will_fire_hella_wakeup_0_will_fire);	// @[lsu.scala:242:34, :244:34, :248:20, :536:61, :710:58, :768:39, :769:{30,33,50}, :775:43, :776:{30,33,50}, :782:45, :783:33, :796:44, :797:30, :804:47, :807:{39,42,65,69,86}, :821:5]
  wire [39:0]      _GEN_235 = {5'h0, hella_paddr};	// @[lsu.scala:244:34, :824:39]
  wire             _GEN_236 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :768:39, :770:30, :775:43]
  wire [3:0][63:0] _GEN_237 = {{hella_data_data}, {{2{hella_data_data[31:0]}}}, {{2{{2{hella_data_data[15:0]}}}}}, {{2{{2{{2{hella_data_data[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, lsu.scala:243:34]
  wire             _GEN_238 = will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire;	// @[lsu.scala:536:61, :761:28, :804:47, :813:39, :821:5, :829:39]
  wire             _T_141 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :837:38]
  wire             _T_158 = _stq_idx_T | will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :662:56, :850:67]
  wire             _io_core_fp_stdata_ready_output = ~will_fire_std_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :868:{34,61,64}]
  wire             fp_stdata_fire = _io_core_fp_stdata_ready_output & io_core_fp_stdata_valid;	// @[Decoupled.scala:51:35, lsu.scala:868:61]
  wire             _stq_bits_data_bits_T = will_fire_std_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :870:37]
  wire             _T_173 = _stq_bits_data_bits_T | fp_stdata_fire;	// @[Decoupled.scala:51:35, lsu.scala:870:{37,67}]
  wire [2:0]       sidx = _stq_bits_data_bits_T ? io_core_exe_0_req_bits_uop_stq_idx : io_core_fp_stdata_bits_uop_stq_idx;	// @[lsu.scala:870:37, :872:21]
  reg              fired_load_incoming_REG;	// @[lsu.scala:896:51]
  reg              fired_stad_incoming_REG;	// @[lsu.scala:897:51]
  reg              fired_sta_incoming_REG;	// @[lsu.scala:898:51]
  reg              fired_std_incoming_REG;	// @[lsu.scala:899:51]
  reg              fired_stdf_incoming;	// @[lsu.scala:900:37]
  reg              fired_sfence_0;	// @[lsu.scala:901:37]
  reg              fired_release_0;	// @[lsu.scala:902:37]
  reg              fired_load_retry_REG;	// @[lsu.scala:903:51]
  reg              fired_sta_retry_REG;	// @[lsu.scala:904:51]
  reg              fired_load_wakeup_REG;	// @[lsu.scala:906:51]
  reg  [7:0]       mem_incoming_uop_0_br_mask;	// @[lsu.scala:910:37]
  reg  [4:0]       mem_incoming_uop_0_rob_idx;	// @[lsu.scala:910:37]
  reg  [2:0]       mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37]
  reg  [2:0]       mem_incoming_uop_0_stq_idx;	// @[lsu.scala:910:37]
  reg  [5:0]       mem_incoming_uop_0_pdst;	// @[lsu.scala:910:37]
  reg              mem_incoming_uop_0_fp_val;	// @[lsu.scala:910:37]
  reg  [7:0]       mem_ldq_incoming_e_0_bits_uop_br_mask;	// @[lsu.scala:911:37]
  reg  [2:0]       mem_ldq_incoming_e_0_bits_uop_stq_idx;	// @[lsu.scala:911:37]
  reg  [1:0]       mem_ldq_incoming_e_0_bits_uop_mem_size;	// @[lsu.scala:911:37]
  reg  [7:0]       mem_ldq_incoming_e_0_bits_st_dep_mask;	// @[lsu.scala:911:37]
  reg              mem_stq_incoming_e_0_valid;	// @[lsu.scala:912:37]
  reg  [7:0]       mem_stq_incoming_e_0_bits_uop_br_mask;	// @[lsu.scala:912:37]
  reg  [4:0]       mem_stq_incoming_e_0_bits_uop_rob_idx;	// @[lsu.scala:912:37]
  reg  [2:0]       mem_stq_incoming_e_0_bits_uop_stq_idx;	// @[lsu.scala:912:37]
  reg  [1:0]       mem_stq_incoming_e_0_bits_uop_mem_size;	// @[lsu.scala:912:37]
  reg              mem_stq_incoming_e_0_bits_uop_is_amo;	// @[lsu.scala:912:37]
  reg              mem_stq_incoming_e_0_bits_addr_valid;	// @[lsu.scala:912:37]
  reg              mem_stq_incoming_e_0_bits_addr_is_virtual;	// @[lsu.scala:912:37]
  reg              mem_stq_incoming_e_0_bits_data_valid;	// @[lsu.scala:912:37]
  reg  [7:0]       mem_ldq_wakeup_e_bits_uop_br_mask;	// @[lsu.scala:913:37]
  reg  [2:0]       mem_ldq_wakeup_e_bits_uop_stq_idx;	// @[lsu.scala:913:37]
  reg  [1:0]       mem_ldq_wakeup_e_bits_uop_mem_size;	// @[lsu.scala:913:37]
  reg  [7:0]       mem_ldq_wakeup_e_bits_st_dep_mask;	// @[lsu.scala:913:37]
  reg  [7:0]       mem_ldq_retry_e_bits_uop_br_mask;	// @[lsu.scala:914:37]
  reg  [2:0]       mem_ldq_retry_e_bits_uop_stq_idx;	// @[lsu.scala:914:37]
  reg  [1:0]       mem_ldq_retry_e_bits_uop_mem_size;	// @[lsu.scala:914:37]
  reg  [7:0]       mem_ldq_retry_e_bits_st_dep_mask;	// @[lsu.scala:914:37]
  reg              mem_stq_retry_e_valid;	// @[lsu.scala:915:37]
  reg  [7:0]       mem_stq_retry_e_bits_uop_br_mask;	// @[lsu.scala:915:37]
  reg  [4:0]       mem_stq_retry_e_bits_uop_rob_idx;	// @[lsu.scala:915:37]
  reg  [2:0]       mem_stq_retry_e_bits_uop_stq_idx;	// @[lsu.scala:915:37]
  reg  [1:0]       mem_stq_retry_e_bits_uop_mem_size;	// @[lsu.scala:915:37]
  reg              mem_stq_retry_e_bits_uop_is_amo;	// @[lsu.scala:915:37]
  reg              mem_stq_retry_e_bits_data_valid;	// @[lsu.scala:915:37]
  wire [7:0]       lcam_st_dep_mask_0 = fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_st_dep_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_st_dep_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_st_dep_mask : 8'h0;	// @[lsu.scala:896:51, :903:51, :906:51, :911:37, :913:37, :914:37, :917:33, :918:33, :919:33]
  wire             _lcam_stq_idx_T = fired_stad_incoming_REG | fired_sta_incoming_REG;	// @[lsu.scala:897:51, :898:51, :921:57]
  reg  [7:0]       mem_stdf_uop_br_mask;	// @[lsu.scala:924:37]
  reg  [4:0]       mem_stdf_uop_rob_idx;	// @[lsu.scala:924:37]
  reg  [2:0]       mem_stdf_uop_stq_idx;	// @[lsu.scala:924:37]
  reg              mem_tlb_miss_0;	// @[lsu.scala:927:41]
  reg              mem_tlb_uncacheable_0;	// @[lsu.scala:928:41]
  reg  [39:0]      mem_paddr_0;	// @[lsu.scala:929:41]
  reg              clr_bsy_valid_0;	// @[lsu.scala:932:32]
  reg  [4:0]       clr_bsy_rob_idx_0;	// @[lsu.scala:933:28]
  reg  [7:0]       clr_bsy_brmask_0;	// @[lsu.scala:934:28]
  reg              io_core_clr_bsy_0_valid_REG;	// @[lsu.scala:981:62]
  reg              io_core_clr_bsy_0_valid_REG_1;	// @[lsu.scala:981:101]
  reg              io_core_clr_bsy_0_valid_REG_2;	// @[lsu.scala:981:93]
  reg              stdf_clr_bsy_valid;	// @[lsu.scala:985:37]
  reg  [4:0]       stdf_clr_bsy_rob_idx;	// @[lsu.scala:986:33]
  reg  [7:0]       stdf_clr_bsy_brmask;	// @[lsu.scala:987:33]
  reg              io_core_clr_bsy_1_valid_REG;	// @[lsu.scala:1006:67]
  reg              io_core_clr_bsy_1_valid_REG_1;	// @[lsu.scala:1006:106]
  reg              io_core_clr_bsy_1_valid_REG_2;	// @[lsu.scala:1006:98]
  wire             do_st_search_0 = (_lcam_stq_idx_T | fired_sta_retry_REG) & ~mem_tlb_miss_0;	// @[lsu.scala:904:51, :921:57, :927:41, :1016:{85,108,111}]
  wire             _can_forward_T = fired_load_incoming_REG | fired_load_retry_REG;	// @[lsu.scala:896:51, :903:51, :1018:61]
  wire             do_ld_search_0 = _can_forward_T & ~mem_tlb_miss_0 | fired_load_wakeup_REG;	// @[lsu.scala:906:51, :927:41, :1016:111, :1018:{61,85,106}]
  wire             _lcam_addr_T_1 = _lcam_stq_idx_T | fired_sta_retry_REG;	// @[lsu.scala:904:51, :921:57, :1027:86]
  reg  [34:0]      lcam_addr_REG;	// @[lsu.scala:1028:45]
  reg  [34:0]      lcam_addr_REG_1;	// @[lsu.scala:1029:67]
  wire [39:0]      _GEN_239 = {5'h0, lcam_addr_REG_1};	// @[lsu.scala:1029:{41,67}]
  wire [39:0]      _GEN_240 = {5'h0, lcam_addr_REG};	// @[lsu.scala:1027:37, :1028:45]
  wire [39:0]      lcam_addr_0 = _lcam_addr_T_1 ? _GEN_240 : fired_release_0 ? _GEN_239 : mem_paddr_0;	// @[lsu.scala:902:37, :929:41, :1027:{37,86}, :1029:41]
  wire [14:0]      _lcam_mask_mask_T_2 = 15'h1 << lcam_addr_0[2:0];	// @[lsu.scala:1027:37, :1665:{48,55}]
  wire [14:0]      _lcam_mask_mask_T_6 = 15'h3 << {12'h0, lcam_addr_0[2:1], 1'h0};	// @[lsu.scala:1027:37, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_241 = {{8'hFF}, {lcam_addr_0[2] ? 8'hF0 : 8'hF}, {_lcam_mask_mask_T_6[7:0]}, {_lcam_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:1027:37, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire [7:0]       lcam_mask_0 = _GEN_241[do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_mem_size : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_mem_size : 2'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_mem_size : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_mem_size : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_mem_size : 2'h0) : 2'h0];	// @[Mux.scala:101:16, lsu.scala:896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37, :1665:26, :1666:26, :1667:26]
  reg  [2:0]       lcam_ldq_idx_REG;	// @[lsu.scala:1039:58]
  reg  [2:0]       lcam_ldq_idx_REG_1;	// @[lsu.scala:1040:58]
  wire [2:0]       lcam_ldq_idx_0 = fired_load_incoming_REG ? mem_incoming_uop_0_ldq_idx : fired_load_wakeup_REG ? lcam_ldq_idx_REG : fired_load_retry_REG ? lcam_ldq_idx_REG_1 : 3'h0;	// @[lsu.scala:896:51, :903:51, :906:51, :910:37, :1038:26, :1039:{26,58}, :1040:{26,58}]
  reg  [2:0]       lcam_stq_idx_REG;	// @[lsu.scala:1044:58]
  wire [2:0]       lcam_stq_idx_0 = _lcam_stq_idx_T ? mem_incoming_uop_0_stq_idx : fired_sta_retry_REG ? lcam_stq_idx_REG : 3'h0;	// @[lsu.scala:904:51, :910:37, :921:57, :1042:26, :1044:{26,58}]
  reg              s1_executing_loads_0;	// @[lsu.scala:1058:35]
  reg              s1_executing_loads_1;	// @[lsu.scala:1058:35]
  reg              s1_executing_loads_2;	// @[lsu.scala:1058:35]
  reg              s1_executing_loads_3;	// @[lsu.scala:1058:35]
  reg              s1_executing_loads_4;	// @[lsu.scala:1058:35]
  reg              s1_executing_loads_5;	// @[lsu.scala:1058:35]
  reg              s1_executing_loads_6;	// @[lsu.scala:1058:35]
  reg              s1_executing_loads_7;	// @[lsu.scala:1058:35]
  reg              wb_forward_valid_0;	// @[lsu.scala:1066:36]
  reg  [2:0]       wb_forward_ldq_idx_0;	// @[lsu.scala:1067:36]
  reg  [39:0]      wb_forward_ld_addr_0;	// @[lsu.scala:1068:36]
  reg  [2:0]       wb_forward_stq_idx_0;	// @[lsu.scala:1069:36]
  wire [14:0]      _l_mask_mask_T_2 = 15'h1 << ldq_0_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]      _l_mask_mask_T_6 = 15'h3 << {12'h0, ldq_0_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_242 = {{8'hFF}, {ldq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_6[7:0]}, {_l_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             l_forwarders_0 = wb_forward_valid_0 & ~(|wb_forward_ldq_idx_0);	// @[lsu.scala:1066:36, :1067:36, :1077:{63,88}]
  wire             block_addr_matches_0 = lcam_addr_0[39:6] == ldq_0_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire             dword_addr_matches_0 = block_addr_matches_0 & lcam_addr_0[5:3] == ldq_0_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]       _mask_overlap_T = _GEN_242[ldq_0_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire             _T_180 = fired_release_0 & ldq_0_valid & ldq_0_bits_addr_valid & block_addr_matches_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire             _T_209 = ldq_0_bits_executed | ldq_0_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [7:0]       _GEN_243 = {5'h0, lcam_stq_idx_0};	// @[lsu.scala:1042:26, :1102:38]
  wire [7:0]       _T_188 = ldq_0_bits_st_dep_mask >> _GEN_243;	// @[lsu.scala:209:16, :1102:38]
  wire             _T_192 = do_st_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & (_T_209 | l_forwarders_0) & ~ldq_0_bits_addr_is_virtual & _T_188[0] & dword_addr_matches_0 & (|_mask_overlap_T);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire             _T_202 = do_ld_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & ~ldq_0_bits_addr_is_virtual & dword_addr_matches_0 & (|_mask_overlap_T);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire             searcher_is_older = lcam_ldq_idx_0 < ldq_head ^ (|ldq_head);	// @[lsu.scala:214:29, :1038:26, util.scala:363:{64,72,78}]
  reg              older_nacked_REG;	// @[lsu.scala:1130:57]
  wire             _T_211 = ~_T_209 | nacking_loads_0 | older_nacked_REG;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire             _GEN_244 = _T_180 | _T_192;	// @[lsu.scala:1059:36, :1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg              io_dmem_s1_kill_0_REG;	// @[lsu.scala:1133:58]
  wire             _GEN_245 = (|lcam_ldq_idx_0) & _T_211;	// @[lsu.scala:766:24, :1038:26, :1127:{38,47}, :1131:{56,73}, :1133:48]
  wire [14:0]      _l_mask_mask_T_17 = 15'h1 << ldq_1_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]      _l_mask_mask_T_21 = 15'h3 << {12'h0, ldq_1_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_246 = {{8'hFF}, {ldq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_21[7:0]}, {_l_mask_mask_T_17[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             l_forwarders_1_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 3'h1;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire             block_addr_matches_1_0 = lcam_addr_0[39:6] == ldq_1_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire             dword_addr_matches_1_0 = block_addr_matches_1_0 & lcam_addr_0[5:3] == ldq_1_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]       _mask_overlap_T_2 = _GEN_246[ldq_1_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire             _T_216 = fired_release_0 & ldq_1_valid & ldq_1_bits_addr_valid & block_addr_matches_1_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire             _T_245 = ldq_1_bits_executed | ldq_1_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [7:0]       _T_224 = ldq_1_bits_st_dep_mask >> _GEN_243;	// @[lsu.scala:209:16, :1102:38]
  wire             _T_228 = do_st_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & (_T_245 | l_forwarders_1_0) & ~ldq_1_bits_addr_is_virtual & _T_224[0] & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire             _T_238 = do_ld_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & ~ldq_1_bits_addr_is_virtual & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire             searcher_is_older_1 = lcam_ldq_idx_0 == 3'h0 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[2:1]));	// @[lsu.scala:214:29, :1038:26, util.scala:351:72, :363:{52,64,72,78}]
  wire             _T_244 = lcam_ldq_idx_0 != 3'h1;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg              older_nacked_REG_1;	// @[lsu.scala:1130:57]
  wire             _T_247 = ~_T_245 | nacking_loads_1 | older_nacked_REG_1;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire             _GEN_247 = _T_216 | _T_228;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg              io_dmem_s1_kill_0_REG_1;	// @[lsu.scala:1133:58]
  wire             _GEN_248 = _GEN_247 | ~_T_238 | searcher_is_older_1 | ~(_T_244 & _T_247);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]      _l_mask_mask_T_32 = 15'h1 << ldq_2_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]      _l_mask_mask_T_36 = 15'h3 << {12'h0, ldq_2_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_249 = {{8'hFF}, {ldq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_36[7:0]}, {_l_mask_mask_T_32[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             l_forwarders_2_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 3'h2;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire             block_addr_matches_2_0 = lcam_addr_0[39:6] == ldq_2_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire             dword_addr_matches_2_0 = block_addr_matches_2_0 & lcam_addr_0[5:3] == ldq_2_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]       _mask_overlap_T_4 = _GEN_249[ldq_2_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire             _T_252 = fired_release_0 & ldq_2_valid & ldq_2_bits_addr_valid & block_addr_matches_2_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire             _T_281 = ldq_2_bits_executed | ldq_2_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [7:0]       _T_260 = ldq_2_bits_st_dep_mask >> _GEN_243;	// @[lsu.scala:209:16, :1102:38]
  wire             _T_264 = do_st_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & (_T_281 | l_forwarders_2_0) & ~ldq_2_bits_addr_is_virtual & _T_260[0] & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire             _T_274 = do_ld_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & ~ldq_2_bits_addr_is_virtual & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire             searcher_is_older_2 = lcam_ldq_idx_0 < 3'h2 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 3'h2;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire             _T_280 = lcam_ldq_idx_0 != 3'h2;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg              older_nacked_REG_2;	// @[lsu.scala:1130:57]
  wire             _T_283 = ~_T_281 | nacking_loads_2 | older_nacked_REG_2;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire             _GEN_250 = _T_252 | _T_264;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg              io_dmem_s1_kill_0_REG_2;	// @[lsu.scala:1133:58]
  wire             _GEN_251 = _GEN_250 | ~_T_274 | searcher_is_older_2 | ~(_T_280 & _T_283);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]      _l_mask_mask_T_47 = 15'h1 << ldq_3_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]      _l_mask_mask_T_51 = 15'h3 << {12'h0, ldq_3_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_252 = {{8'hFF}, {ldq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_51[7:0]}, {_l_mask_mask_T_47[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             l_forwarders_3_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 3'h3;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire             block_addr_matches_3_0 = lcam_addr_0[39:6] == ldq_3_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire             dword_addr_matches_3_0 = block_addr_matches_3_0 & lcam_addr_0[5:3] == ldq_3_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]       _mask_overlap_T_6 = _GEN_252[ldq_3_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire             _T_288 = fired_release_0 & ldq_3_valid & ldq_3_bits_addr_valid & block_addr_matches_3_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire             _T_317 = ldq_3_bits_executed | ldq_3_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [7:0]       _T_296 = ldq_3_bits_st_dep_mask >> _GEN_243;	// @[lsu.scala:209:16, :1102:38]
  wire             _T_300 = do_st_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & (_T_317 | l_forwarders_3_0) & ~ldq_3_bits_addr_is_virtual & _T_296[0] & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire             _T_310 = do_ld_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & ~ldq_3_bits_addr_is_virtual & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire             searcher_is_older_3 = lcam_ldq_idx_0 < 3'h3 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head[2];	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire             _T_316 = lcam_ldq_idx_0 != 3'h3;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg              older_nacked_REG_3;	// @[lsu.scala:1130:57]
  wire             _T_319 = ~_T_317 | nacking_loads_3 | older_nacked_REG_3;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire             _GEN_253 = _T_288 | _T_300;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg              io_dmem_s1_kill_0_REG_3;	// @[lsu.scala:1133:58]
  wire             _GEN_254 = _GEN_253 | ~_T_310 | searcher_is_older_3 | ~(_T_316 & _T_319);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]      _l_mask_mask_T_62 = 15'h1 << ldq_4_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]      _l_mask_mask_T_66 = 15'h3 << {12'h0, ldq_4_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_255 = {{8'hFF}, {ldq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_66[7:0]}, {_l_mask_mask_T_62[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             l_forwarders_4_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 3'h4;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire             block_addr_matches_4_0 = lcam_addr_0[39:6] == ldq_4_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire             dword_addr_matches_4_0 = block_addr_matches_4_0 & lcam_addr_0[5:3] == ldq_4_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]       _mask_overlap_T_8 = _GEN_255[ldq_4_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire             _T_324 = fired_release_0 & ldq_4_valid & ldq_4_bits_addr_valid & block_addr_matches_4_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire             _T_353 = ldq_4_bits_executed | ldq_4_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [7:0]       _T_332 = ldq_4_bits_st_dep_mask >> _GEN_243;	// @[lsu.scala:209:16, :1102:38]
  wire             _T_336 = do_st_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & (_T_353 | l_forwarders_4_0) & ~ldq_4_bits_addr_is_virtual & _T_332[0] & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire             _T_346 = do_ld_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & ~ldq_4_bits_addr_is_virtual & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire             searcher_is_older_4 = lcam_ldq_idx_0[2] ^ lcam_ldq_idx_0 >= ldq_head ^ ldq_head > 3'h4;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire             _T_352 = lcam_ldq_idx_0 != 3'h4;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg              older_nacked_REG_4;	// @[lsu.scala:1130:57]
  wire             _T_355 = ~_T_353 | nacking_loads_4 | older_nacked_REG_4;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire             _GEN_256 = _T_324 | _T_336;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg              io_dmem_s1_kill_0_REG_4;	// @[lsu.scala:1133:58]
  wire             _GEN_257 = _GEN_256 | ~_T_346 | searcher_is_older_4 | ~(_T_352 & _T_355);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]      _l_mask_mask_T_77 = 15'h1 << ldq_5_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]      _l_mask_mask_T_81 = 15'h3 << {12'h0, ldq_5_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_258 = {{8'hFF}, {ldq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_81[7:0]}, {_l_mask_mask_T_77[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             l_forwarders_5_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 3'h5;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire             block_addr_matches_5_0 = lcam_addr_0[39:6] == ldq_5_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire             dword_addr_matches_5_0 = block_addr_matches_5_0 & lcam_addr_0[5:3] == ldq_5_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]       _mask_overlap_T_10 = _GEN_258[ldq_5_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire             _T_360 = fired_release_0 & ldq_5_valid & ldq_5_bits_addr_valid & block_addr_matches_5_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire             _T_389 = ldq_5_bits_executed | ldq_5_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [7:0]       _T_368 = ldq_5_bits_st_dep_mask >> _GEN_243;	// @[lsu.scala:209:16, :1102:38]
  wire             _T_372 = do_st_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & (_T_389 | l_forwarders_5_0) & ~ldq_5_bits_addr_is_virtual & _T_368[0] & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire             _T_382 = do_ld_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & ~ldq_5_bits_addr_is_virtual & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire             searcher_is_older_5 = lcam_ldq_idx_0 < 3'h5 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 3'h5;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire             _T_388 = lcam_ldq_idx_0 != 3'h5;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg              older_nacked_REG_5;	// @[lsu.scala:1130:57]
  wire             _T_391 = ~_T_389 | nacking_loads_5 | older_nacked_REG_5;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire             _GEN_259 = _T_360 | _T_372;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg              io_dmem_s1_kill_0_REG_5;	// @[lsu.scala:1133:58]
  wire             _GEN_260 = _GEN_259 | ~_T_382 | searcher_is_older_5 | ~(_T_388 & _T_391);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]      _l_mask_mask_T_92 = 15'h1 << ldq_6_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]      _l_mask_mask_T_96 = 15'h3 << {12'h0, ldq_6_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_261 = {{8'hFF}, {ldq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_96[7:0]}, {_l_mask_mask_T_92[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             l_forwarders_6_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 3'h6;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire             block_addr_matches_6_0 = lcam_addr_0[39:6] == ldq_6_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire             dword_addr_matches_6_0 = block_addr_matches_6_0 & lcam_addr_0[5:3] == ldq_6_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]       _mask_overlap_T_12 = _GEN_261[ldq_6_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire             _T_396 = fired_release_0 & ldq_6_valid & ldq_6_bits_addr_valid & block_addr_matches_6_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire             _T_425 = ldq_6_bits_executed | ldq_6_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [7:0]       _T_404 = ldq_6_bits_st_dep_mask >> _GEN_243;	// @[lsu.scala:209:16, :1102:38]
  wire             _T_408 = do_st_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & (_T_425 | l_forwarders_6_0) & ~ldq_6_bits_addr_is_virtual & _T_404[0] & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire             _T_418 = do_ld_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & ~ldq_6_bits_addr_is_virtual & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire             searcher_is_older_6 = lcam_ldq_idx_0[2:1] != 2'h3 ^ lcam_ldq_idx_0 < ldq_head ^ (&ldq_head);	// @[lsu.scala:214:29, :1038:26, util.scala:363:{52,64,72,78}]
  wire             _T_424 = lcam_ldq_idx_0 != 3'h6;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg              older_nacked_REG_6;	// @[lsu.scala:1130:57]
  wire             _T_427 = ~_T_425 | nacking_loads_6 | older_nacked_REG_6;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire             _GEN_262 = _T_396 | _T_408;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg              io_dmem_s1_kill_0_REG_6;	// @[lsu.scala:1133:58]
  wire             _GEN_263 = _GEN_262 | ~_T_418 | searcher_is_older_6 | ~(_T_424 & _T_427);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]      _l_mask_mask_T_107 = 15'h1 << ldq_7_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]      _l_mask_mask_T_111 = 15'h3 << {12'h0, ldq_7_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_264 = {{8'hFF}, {ldq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_111[7:0]}, {_l_mask_mask_T_107[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             l_forwarders_7_0 = wb_forward_valid_0 & (&wb_forward_ldq_idx_0);	// @[lsu.scala:1066:36, :1067:36, :1077:{63,88}]
  wire             block_addr_matches_7_0 = lcam_addr_0[39:6] == ldq_7_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire             dword_addr_matches_7_0 = block_addr_matches_7_0 & lcam_addr_0[5:3] == ldq_7_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]       _mask_overlap_T_14 = _GEN_264[ldq_7_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire             _T_432 = fired_release_0 & ldq_7_valid & ldq_7_bits_addr_valid & block_addr_matches_7_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire             _T_461 = ldq_7_bits_executed | ldq_7_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [7:0]       _T_440 = ldq_7_bits_st_dep_mask >> _GEN_243;	// @[lsu.scala:209:16, :1102:38]
  wire             _T_444 = do_st_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & (_T_461 | l_forwarders_7_0) & ~ldq_7_bits_addr_is_virtual & _T_440[0] & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire             _T_454 = do_ld_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & ~ldq_7_bits_addr_is_virtual & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire             searcher_is_older_7 = lcam_ldq_idx_0 != 3'h7 ^ lcam_ldq_idx_0 < ldq_head;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,58,64}]
  reg              older_nacked_REG_7;	// @[lsu.scala:1130:57]
  wire             _T_463 = ~_T_461 | nacking_loads_7 | older_nacked_REG_7;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire             _GEN_265 = _T_432 | _T_444;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg              io_dmem_s1_kill_0_REG_7;	// @[lsu.scala:1133:58]
  wire             _GEN_266 = _GEN_265 | ~_T_454 | searcher_is_older_7 | ~(~(&lcam_ldq_idx_0) & _T_463);	// @[lsu.scala:1038:26, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, :1133:48, util.scala:363:58]
  wire             _GEN_267 = _GEN_266 ? (_GEN_263 ? (_GEN_260 ? (_GEN_257 ? (_GEN_254 ? (_GEN_251 ? (_GEN_248 ? ~_GEN_244 & _T_202 & ~searcher_is_older & _GEN_245 & io_dmem_s1_kill_0_REG : io_dmem_s1_kill_0_REG_1) : io_dmem_s1_kill_0_REG_2) : io_dmem_s1_kill_0_REG_3) : io_dmem_s1_kill_0_REG_4) : io_dmem_s1_kill_0_REG_5) : io_dmem_s1_kill_0_REG_6) : io_dmem_s1_kill_0_REG_7;	// @[lsu.scala:766:24, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:47, :1131:73, :1133:{48,58}, util.scala:363:72]
  wire             can_forward_0 = _GEN_266 & _GEN_263 & _GEN_260 & _GEN_257 & _GEN_254 & _GEN_251 & _GEN_248 & (_GEN_244 | ~_T_202 | searcher_is_older | ~_GEN_245) & (_can_forward_T ? ~mem_tlb_uncacheable_0 : ~_GEN_197[lcam_ldq_idx_0]);	// @[lsu.scala:502:88, :766:24, :928:41, :1018:61, :1038:26, :1046:29, :1047:{8,56}, :1048:7, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:47, :1131:73, :1133:48, :1134:48, util.scala:363:72]
  wire             dword_addr_matches_8_0 = stq_0_bits_addr_valid & ~stq_0_bits_addr_is_virtual & stq_0_bits_addr_bits[34:3] == lcam_addr_0[34:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]      _write_mask_mask_T_2 = 15'h1 << stq_0_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]      _write_mask_mask_T_6 = 15'h3 << {12'h0, stq_0_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_268 = {{8'hFF}, {stq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_6[7:0]}, {_write_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             _T_468 = do_ld_search_0 & stq_0_valid & lcam_st_dep_mask_0[0];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]       _T_477 = lcam_mask_0 & _GEN_268[stq_0_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire             _T_474 = _T_477 == lcam_mask_0 & ~stq_0_bits_uop_is_fence & dword_addr_matches_8_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg              io_dmem_s1_kill_0_REG_8;	// @[lsu.scala:1155:56]
  wire             _T_479 = (|_T_477) & dword_addr_matches_8_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg              io_dmem_s1_kill_0_REG_9;	// @[lsu.scala:1161:56]
  wire             _T_482 = stq_0_bits_uop_is_fence | stq_0_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire             ldst_addr_matches_0_0 = _T_468 & (_T_474 | _T_479 | _T_482);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg              io_dmem_s1_kill_0_REG_10;	// @[lsu.scala:1167:56]
  wire             _GEN_269 = _T_468 ? (_T_474 ? io_dmem_s1_kill_0_REG_8 : _T_479 ? io_dmem_s1_kill_0_REG_9 : _T_482 ? io_dmem_s1_kill_0_REG_10 : _GEN_267) : _GEN_267;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire             dword_addr_matches_9_0 = stq_1_bits_addr_valid & ~stq_1_bits_addr_is_virtual & stq_1_bits_addr_bits[34:3] == lcam_addr_0[34:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]      _write_mask_mask_T_17 = 15'h1 << stq_1_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]      _write_mask_mask_T_21 = 15'h3 << {12'h0, stq_1_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_270 = {{8'hFF}, {stq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_21[7:0]}, {_write_mask_mask_T_17[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             _T_487 = do_ld_search_0 & stq_1_valid & lcam_st_dep_mask_0[1];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]       _T_496 = lcam_mask_0 & _GEN_270[stq_1_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire             _T_493 = _T_496 == lcam_mask_0 & ~stq_1_bits_uop_is_fence & dword_addr_matches_9_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg              io_dmem_s1_kill_0_REG_11;	// @[lsu.scala:1155:56]
  wire             _T_498 = (|_T_496) & dword_addr_matches_9_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg              io_dmem_s1_kill_0_REG_12;	// @[lsu.scala:1161:56]
  wire             _T_501 = stq_1_bits_uop_is_fence | stq_1_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire             ldst_addr_matches_0_1 = _T_487 & (_T_493 | _T_498 | _T_501);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg              io_dmem_s1_kill_0_REG_13;	// @[lsu.scala:1167:56]
  wire             _GEN_271 = _T_487 ? (_T_493 ? io_dmem_s1_kill_0_REG_11 : _T_498 ? io_dmem_s1_kill_0_REG_12 : _T_501 ? io_dmem_s1_kill_0_REG_13 : _GEN_269) : _GEN_269;	// @[lsu.scala:1093:36, :1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire             dword_addr_matches_10_0 = stq_2_bits_addr_valid & ~stq_2_bits_addr_is_virtual & stq_2_bits_addr_bits[34:3] == lcam_addr_0[34:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]      _write_mask_mask_T_32 = 15'h1 << stq_2_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]      _write_mask_mask_T_36 = 15'h3 << {12'h0, stq_2_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_272 = {{8'hFF}, {stq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_36[7:0]}, {_write_mask_mask_T_32[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             _T_506 = do_ld_search_0 & stq_2_valid & lcam_st_dep_mask_0[2];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]       _T_515 = lcam_mask_0 & _GEN_272[stq_2_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire             _T_512 = _T_515 == lcam_mask_0 & ~stq_2_bits_uop_is_fence & dword_addr_matches_10_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg              io_dmem_s1_kill_0_REG_14;	// @[lsu.scala:1155:56]
  wire             _T_517 = (|_T_515) & dword_addr_matches_10_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg              io_dmem_s1_kill_0_REG_15;	// @[lsu.scala:1161:56]
  wire             _T_520 = stq_2_bits_uop_is_fence | stq_2_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire             ldst_addr_matches_0_2 = _T_506 & (_T_512 | _T_517 | _T_520);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg              io_dmem_s1_kill_0_REG_16;	// @[lsu.scala:1167:56]
  wire             _GEN_273 = _T_506 ? (_T_512 ? io_dmem_s1_kill_0_REG_14 : _T_517 ? io_dmem_s1_kill_0_REG_15 : _T_520 ? io_dmem_s1_kill_0_REG_16 : _GEN_271) : _GEN_271;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire             dword_addr_matches_11_0 = stq_3_bits_addr_valid & ~stq_3_bits_addr_is_virtual & stq_3_bits_addr_bits[34:3] == lcam_addr_0[34:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]      _write_mask_mask_T_47 = 15'h1 << stq_3_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]      _write_mask_mask_T_51 = 15'h3 << {12'h0, stq_3_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_274 = {{8'hFF}, {stq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_51[7:0]}, {_write_mask_mask_T_47[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             _T_525 = do_ld_search_0 & stq_3_valid & lcam_st_dep_mask_0[3];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]       _T_534 = lcam_mask_0 & _GEN_274[stq_3_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire             _T_531 = _T_534 == lcam_mask_0 & ~stq_3_bits_uop_is_fence & dword_addr_matches_11_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg              io_dmem_s1_kill_0_REG_17;	// @[lsu.scala:1155:56]
  wire             _T_536 = (|_T_534) & dword_addr_matches_11_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg              io_dmem_s1_kill_0_REG_18;	// @[lsu.scala:1161:56]
  wire             _T_539 = stq_3_bits_uop_is_fence | stq_3_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire             ldst_addr_matches_0_3 = _T_525 & (_T_531 | _T_536 | _T_539);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg              io_dmem_s1_kill_0_REG_19;	// @[lsu.scala:1167:56]
  wire             _GEN_275 = _T_525 ? (_T_531 ? io_dmem_s1_kill_0_REG_17 : _T_536 ? io_dmem_s1_kill_0_REG_18 : _T_539 ? io_dmem_s1_kill_0_REG_19 : _GEN_273) : _GEN_273;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire             dword_addr_matches_12_0 = stq_4_bits_addr_valid & ~stq_4_bits_addr_is_virtual & stq_4_bits_addr_bits[34:3] == lcam_addr_0[34:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]      _write_mask_mask_T_62 = 15'h1 << stq_4_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]      _write_mask_mask_T_66 = 15'h3 << {12'h0, stq_4_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_276 = {{8'hFF}, {stq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_66[7:0]}, {_write_mask_mask_T_62[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             _T_544 = do_ld_search_0 & stq_4_valid & lcam_st_dep_mask_0[4];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]       _T_553 = lcam_mask_0 & _GEN_276[stq_4_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire             _T_550 = _T_553 == lcam_mask_0 & ~stq_4_bits_uop_is_fence & dword_addr_matches_12_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg              io_dmem_s1_kill_0_REG_20;	// @[lsu.scala:1155:56]
  wire             _T_555 = (|_T_553) & dword_addr_matches_12_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg              io_dmem_s1_kill_0_REG_21;	// @[lsu.scala:1161:56]
  wire             _T_558 = stq_4_bits_uop_is_fence | stq_4_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire             ldst_addr_matches_0_4 = _T_544 & (_T_550 | _T_555 | _T_558);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg              io_dmem_s1_kill_0_REG_22;	// @[lsu.scala:1167:56]
  wire             _GEN_277 = _T_544 ? (_T_550 ? io_dmem_s1_kill_0_REG_20 : _T_555 ? io_dmem_s1_kill_0_REG_21 : _T_558 ? io_dmem_s1_kill_0_REG_22 : _GEN_275) : _GEN_275;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire             dword_addr_matches_13_0 = stq_5_bits_addr_valid & ~stq_5_bits_addr_is_virtual & stq_5_bits_addr_bits[34:3] == lcam_addr_0[34:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]      _write_mask_mask_T_77 = 15'h1 << stq_5_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]      _write_mask_mask_T_81 = 15'h3 << {12'h0, stq_5_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_278 = {{8'hFF}, {stq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_81[7:0]}, {_write_mask_mask_T_77[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             _T_563 = do_ld_search_0 & stq_5_valid & lcam_st_dep_mask_0[5];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]       _T_572 = lcam_mask_0 & _GEN_278[stq_5_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire             _T_569 = _T_572 == lcam_mask_0 & ~stq_5_bits_uop_is_fence & dword_addr_matches_13_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg              io_dmem_s1_kill_0_REG_23;	// @[lsu.scala:1155:56]
  wire             _T_574 = (|_T_572) & dword_addr_matches_13_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg              io_dmem_s1_kill_0_REG_24;	// @[lsu.scala:1161:56]
  wire             _T_577 = stq_5_bits_uop_is_fence | stq_5_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire             ldst_addr_matches_0_5 = _T_563 & (_T_569 | _T_574 | _T_577);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg              io_dmem_s1_kill_0_REG_25;	// @[lsu.scala:1167:56]
  wire             _GEN_279 = _T_563 ? (_T_569 ? io_dmem_s1_kill_0_REG_23 : _T_574 ? io_dmem_s1_kill_0_REG_24 : _T_577 ? io_dmem_s1_kill_0_REG_25 : _GEN_277) : _GEN_277;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire             dword_addr_matches_14_0 = stq_6_bits_addr_valid & ~stq_6_bits_addr_is_virtual & stq_6_bits_addr_bits[34:3] == lcam_addr_0[34:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]      _write_mask_mask_T_92 = 15'h1 << stq_6_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]      _write_mask_mask_T_96 = 15'h3 << {12'h0, stq_6_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_280 = {{8'hFF}, {stq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_96[7:0]}, {_write_mask_mask_T_92[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             _T_582 = do_ld_search_0 & stq_6_valid & lcam_st_dep_mask_0[6];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]       _T_591 = lcam_mask_0 & _GEN_280[stq_6_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire             _T_588 = _T_591 == lcam_mask_0 & ~stq_6_bits_uop_is_fence & dword_addr_matches_14_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg              io_dmem_s1_kill_0_REG_26;	// @[lsu.scala:1155:56]
  wire             _T_593 = (|_T_591) & dword_addr_matches_14_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg              io_dmem_s1_kill_0_REG_27;	// @[lsu.scala:1161:56]
  wire             _T_596 = stq_6_bits_uop_is_fence | stq_6_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire             ldst_addr_matches_0_6 = _T_582 & (_T_588 | _T_593 | _T_596);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg              io_dmem_s1_kill_0_REG_28;	// @[lsu.scala:1167:56]
  wire             _GEN_281 = _T_582 ? (_T_588 ? io_dmem_s1_kill_0_REG_26 : _T_593 ? io_dmem_s1_kill_0_REG_27 : _T_596 ? io_dmem_s1_kill_0_REG_28 : _GEN_279) : _GEN_279;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire             dword_addr_matches_15_0 = stq_7_bits_addr_valid & ~stq_7_bits_addr_is_virtual & stq_7_bits_addr_bits[34:3] == lcam_addr_0[34:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]      _write_mask_mask_T_107 = 15'h1 << stq_7_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]      _write_mask_mask_T_111 = 15'h3 << {12'h0, stq_7_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]  _GEN_282 = {{8'hFF}, {stq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_111[7:0]}, {_write_mask_mask_T_107[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire             _T_601 = do_ld_search_0 & stq_7_valid & lcam_st_dep_mask_0[7];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]       _T_610 = lcam_mask_0 & _GEN_282[stq_7_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire             _T_607 = _T_610 == lcam_mask_0 & ~stq_7_bits_uop_is_fence & dword_addr_matches_15_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg              io_dmem_s1_kill_0_REG_29;	// @[lsu.scala:1155:56]
  wire             _T_612 = (|_T_610) & dword_addr_matches_15_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg              io_dmem_s1_kill_0_REG_30;	// @[lsu.scala:1161:56]
  wire             _T_615 = stq_7_bits_uop_is_fence | stq_7_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire             ldst_addr_matches_0_7 = _T_601 & (_T_607 | _T_612 | _T_615);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg              io_dmem_s1_kill_0_REG_31;	// @[lsu.scala:1167:56]
  reg              REG_1;	// @[lsu.scala:1191:64]
  reg              REG_2;	// @[lsu.scala:1201:18]
  reg  [3:0]       store_blocked_counter;	// @[lsu.scala:1206:36]
  assign block_load_wakeup = (&store_blocked_counter) | REG_2;	// @[lsu.scala:1201:{18,80}, :1206:36, :1212:{33,43}, :1213:25]
  reg              r_xcpt_valid;	// @[lsu.scala:1237:29]
  reg  [7:0]       r_xcpt_uop_br_mask;	// @[lsu.scala:1238:25]
  reg  [4:0]       r_xcpt_uop_rob_idx;	// @[lsu.scala:1238:25]
  reg  [4:0]       r_xcpt_cause;	// @[lsu.scala:1238:25]
  reg  [39:0]      r_xcpt_badvaddr;	// @[lsu.scala:1238:25]
  wire             _io_core_spec_ld_wakeup_0_valid_output = fired_load_incoming_REG & ~mem_incoming_uop_0_fp_val & (|mem_incoming_uop_0_pdst);	// @[lsu.scala:896:51, :910:37, :1262:{40,69}, :1263:65]
  wire             _GEN_283 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella;	// @[lsu.scala:1289:7]
  wire             _GEN_284 = _GEN_283 & io_dmem_nack_0_bits_uop_uses_ldq & ~reset;	// @[lsu.scala:1289:7, :1294:15]
  wire             _GEN_285 = _GEN_99[io_dmem_nack_0_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :1294:15]
  wire             _GEN_286 = io_dmem_nack_0_bits_uop_ldq_idx == 3'h0;	// @[lsu.scala:1295:62]
  wire             _GEN_287 = io_dmem_nack_0_bits_uop_ldq_idx == 3'h1;	// @[lsu.scala:305:44, :1295:62]
  wire             _GEN_288 = io_dmem_nack_0_bits_uop_ldq_idx == 3'h2;	// @[lsu.scala:305:44, :1295:62]
  wire             _GEN_289 = io_dmem_nack_0_bits_uop_ldq_idx == 3'h3;	// @[lsu.scala:305:44, :1295:62]
  wire             _GEN_290 = io_dmem_nack_0_bits_uop_ldq_idx == 3'h4;	// @[lsu.scala:305:44, :1295:62]
  wire             _GEN_291 = io_dmem_nack_0_bits_uop_ldq_idx == 3'h5;	// @[lsu.scala:305:44, :1295:62]
  wire             _GEN_292 = io_dmem_nack_0_bits_uop_ldq_idx == 3'h6;	// @[lsu.scala:305:44, :1295:62]
  assign nacking_loads_0 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_286;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_1 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_287;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_2 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_288;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_3 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_289;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_4 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_290;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_5 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_291;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_6 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_292;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_7 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & (&io_dmem_nack_0_bits_uop_ldq_idx);	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  wire             _GEN_293 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq;	// @[lsu.scala:1310:7]
  wire [4:0]       _GEN_294 = _GEN_133[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire [5:0]       _GEN_295 = _GEN_138[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire             _GEN_296 = _GEN_156[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire             _GEN_297 = _GEN_159[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire [1:0]       _GEN_298 = _GEN_170[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire             send_iresp = _GEN_298 == 2'h0;	// @[lsu.scala:1313:58]
  wire             send_fresp = _GEN_298 == 2'h1;	// @[lsu.scala:1313:58, :1314:58]
  wire             _GEN_299 = io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_is_amo;	// @[lsu.scala:1281:33, :1330:7, :1333:48]
  wire             dmem_resp_fired_0 = io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq | _GEN_299);	// @[lsu.scala:1281:33, :1308:5, :1310:7, :1324:28, :1330:7, :1333:48]
  wire             _T_669 = dmem_resp_fired_0 & wb_forward_valid_0;	// @[lsu.scala:1066:36, :1281:33, :1308:5, :1310:7, :1345:30]
  wire             _T_671 = ~dmem_resp_fired_0 & wb_forward_valid_0;	// @[lsu.scala:1066:36, :1281:33, :1308:5, :1310:7, :1349:{18,38}]
  wire [7:0]       _GEN_300 = _GEN_95[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, util.scala:118:51]
  wire [4:0]       _GEN_301 = _GEN_133[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [5:0]       _GEN_302 = _GEN_138[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [1:0]       _GEN_303 = _GEN_97[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, util.scala:118:51]
  wire             _GEN_304 = _GEN_153[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire             _GEN_305 = _GEN_156[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire             _GEN_306 = _GEN_159[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [1:0]       _GEN_307 = _GEN_170[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire             live = (io_core_brupdate_b1_mispredict_mask & _GEN_300) == 8'h0;	// @[util.scala:118:{51,59}]
  wire             _GEN_308 = _GEN_90[wb_forward_stq_idx_0];	// @[AMOALU.scala:11:17, lsu.scala:223:42, :1069:36]
  wire [63:0]      _GEN_309 = _GEN_91[wb_forward_stq_idx_0];	// @[AMOALU.scala:11:17, lsu.scala:223:42, :1069:36]
  wire [3:0][63:0] _GEN_310 = {{_GEN_309}, {{2{_GEN_309[31:0]}}}, {{2{{2{_GEN_309[15:0]}}}}}, {{2{{2{{2{_GEN_309[7:0]}}}}}}}};	// @[AMOALU.scala:11:17, :27:{13,19,62}, Cat.scala:33:92]
  wire [63:0]      _T_686 = _GEN_310[_GEN_54[wb_forward_stq_idx_0]];	// @[AMOALU.scala:11:17, :27:{13,19}, lsu.scala:223:42, :1069:36]
  wire             _GEN_311 = _T_669 | ~_T_671;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1349:38, :1350:5]
  wire             _io_core_exe_0_iresp_valid_output = _GEN_311 ? io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq ? send_iresp : _GEN_299) : _GEN_307 == 2'h0 & _GEN_308 & live;	// @[AMOALU.scala:11:17, lsu.scala:1277:32, :1281:33, :1308:5, :1310:7, :1313:58, :1318:40, :1330:7, :1333:48, :1346:5, :1350:5, :1364:{60,86}, util.scala:118:{51,59}]
  wire             _io_core_exe_0_fresp_valid_output = _GEN_311 ? _GEN_293 & send_fresp : _GEN_307 == 2'h1 & _GEN_308 & live;	// @[AMOALU.scala:11:17, lsu.scala:1278:32, :1308:5, :1310:7, :1314:58, :1320:40, :1346:5, :1350:5, :1365:{60,86}, util.scala:118:{51,59}]
  wire [31:0]      io_core_exe_0_iresp_bits_data_shifted = wb_forward_ld_addr_0[2] ? _T_686[63:32] : _T_686[31:0];	// @[AMOALU.scala:27:13, :40:{24,29,37,55}, lsu.scala:1068:36]
  wire             _ldq_bits_debug_wb_data_T_1 = _GEN_303 == 2'h2;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [15:0]      io_core_exe_0_iresp_bits_data_shifted_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_iresp_bits_data_shifted[31:16] : io_core_exe_0_iresp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire             _ldq_bits_debug_wb_data_T_10 = _GEN_303 == 2'h1;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [7:0]       io_core_exe_0_iresp_bits_data_shifted_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_iresp_bits_data_shifted_1[15:8] : io_core_exe_0_iresp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire             _ldq_bits_debug_wb_data_T_19 = _GEN_303 == 2'h0;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [31:0]      io_core_exe_0_fresp_bits_data_shifted = wb_forward_ld_addr_0[2] ? _T_686[63:32] : _T_686[31:0];	// @[AMOALU.scala:27:13, :40:{24,29,37,55}, lsu.scala:1068:36]
  wire [15:0]      io_core_exe_0_fresp_bits_data_shifted_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_fresp_bits_data_shifted[31:16] : io_core_exe_0_fresp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire [7:0]       io_core_exe_0_fresp_bits_data_shifted_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_fresp_bits_data_shifted_1[15:8] : io_core_exe_0_fresp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  reg              io_core_ld_miss_REG;	// @[lsu.scala:1382:37]
  reg              spec_ld_succeed_REG;	// @[lsu.scala:1384:13]
  reg  [2:0]       spec_ld_succeed_REG_1;	// @[lsu.scala:1386:56]
  wire             commit_store = io_core_commit_valids_0 & io_core_commit_uops_0_uses_stq;	// @[lsu.scala:1453:49]
  wire             commit_load = io_core_commit_valids_0 & io_core_commit_uops_0_uses_ldq;	// @[lsu.scala:1454:49]
  wire [2:0]       idx = commit_store ? stq_commit_head : ldq_head;	// @[lsu.scala:214:29, :218:29, :1453:49, :1455:18]
  wire             _GEN_312 = ~commit_store & commit_load;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire             _GEN_313 = _GEN_312 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire             _GEN_314 = _GEN_94[idx];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire             _GEN_315 = _GEN_57[stq_head];	// @[lsu.scala:216:29, :223:42, :1496:29]
  wire [7:0]       _GEN_316 = {{stq_7_bits_succeeded}, {stq_6_bits_succeeded}, {stq_5_bits_succeeded}, {stq_4_bits_succeeded}, {stq_3_bits_succeeded}, {stq_2_bits_succeeded}, {stq_1_bits_succeeded}, {stq_0_bits_succeeded}};	// @[lsu.scala:210:16, :1496:29]
  wire             _T_808 = _GEN_1[stq_head] & _GEN_93[stq_head];	// @[lsu.scala:216:29, :223:42, :1496:29]
  wire             _T_810 = _GEN_315 & ~io_dmem_ordered;	// @[lsu.scala:1496:29, :1498:{43,46}]
  assign store_needs_order = _T_808 & _T_810;	// @[lsu.scala:407:35, :1496:29, :1497:3, :1498:{43,64}]
  wire             clear_store = _T_808 & (_GEN_315 ? io_dmem_ordered : _GEN_316[stq_head]);	// @[lsu.scala:216:29, :258:33, :1496:29, :1497:3, :1502:{17,23}]
  wire             _io_hellacache_req_ready_output = hella_state == 3'h0;	// @[lsu.scala:241:38, :1529:21]
  assign _T_813 = hella_state == 3'h1;	// @[lsu.scala:241:38, :305:44, :1535:28]
  assign _GEN_0 = ~_io_hellacache_req_ready_output;	// @[lsu.scala:518:42, :1529:{21,34}, :1535:38]
  wire             _T_816 = hella_state == 3'h3;	// @[lsu.scala:241:38, :305:44, :1552:28]
  wire             _T_817 = hella_state == 3'h2;	// @[lsu.scala:241:38, :305:44, :1555:28]
  wire             _T_821 = hella_state == 3'h4;	// @[lsu.scala:241:38, :305:44, :1562:28]
  wire             _T_822 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_is_hella;	// @[lsu.scala:1564:35]
  assign _T_824 = hella_state == 3'h5;	// @[lsu.scala:241:38, :305:44, :1578:28]
  assign _GEN = ~(_io_hellacache_req_ready_output | _T_813 | _T_816 | _T_817 | _T_821);	// @[lsu.scala:521:42, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}, :1562:{28,40}, :1578:42]
  wire [2:0]       _GEN_317 = hella_state == 3'h6 & io_dmem_resp_0_valid & io_dmem_resp_0_bits_is_hella ? 3'h0 : hella_state;	// @[lsu.scala:241:38, :305:44, :1584:{28,40}, :1586:69, :1587:21]
  wire [7:0]       _ldq_7_bits_st_dep_mask_T = 8'h1 << stq_head;	// @[lsu.scala:216:29, :260:71]
  wire [7:0]       _GEN_318 = {8{~clear_store}};	// @[lsu.scala:258:33, :260:33, :1497:3, :1502:17]
  wire [7:0]       next_live_store_mask = (_GEN_318 | ~_ldq_7_bits_st_dep_mask_T) & live_store_mask;	// @[lsu.scala:259:32, :260:{33,65,71}]
  wire             _GEN_319 = dis_ld_val & ldq_tail == 3'h0;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire             _GEN_320 = _GEN_319 | ldq_0_valid;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire             _GEN_321 = dis_ld_val & ldq_tail == 3'h1;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire             _GEN_322 = _GEN_321 | ldq_1_valid;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire             _GEN_323 = dis_ld_val & ldq_tail == 3'h2;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire             _GEN_324 = _GEN_323 | ldq_2_valid;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire             _GEN_325 = dis_ld_val & ldq_tail == 3'h3;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire             _GEN_326 = _GEN_325 | ldq_3_valid;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire             _GEN_327 = dis_ld_val & ldq_tail == 3'h4;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire             _GEN_328 = _GEN_327 | ldq_4_valid;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire             _GEN_329 = dis_ld_val & ldq_tail == 3'h5;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire             _GEN_330 = _GEN_329 | ldq_5_valid;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire             _GEN_331 = dis_ld_val & ldq_tail == 3'h6;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire             _GEN_332 = _GEN_331 | ldq_6_valid;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire             _GEN_333 = dis_ld_val & (&ldq_tail);	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire             _GEN_334 = _GEN_333 | ldq_7_valid;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire             _GEN_335 = ~_GEN_319 & ldq_0_bits_order_fail;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :313:44]
  wire             _GEN_336 = ~_GEN_321 & ldq_1_bits_order_fail;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :313:44]
  wire             _GEN_337 = ~_GEN_323 & ldq_2_bits_order_fail;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :313:44]
  wire             _GEN_338 = ~_GEN_325 & ldq_3_bits_order_fail;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :313:44]
  wire             _GEN_339 = ~_GEN_327 & ldq_4_bits_order_fail;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :313:44]
  wire             _GEN_340 = ~_GEN_329 & ldq_5_bits_order_fail;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :313:44]
  wire             _GEN_341 = ~_GEN_331 & ldq_6_bits_order_fail;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :313:44]
  wire             _GEN_342 = ~_GEN_333 & ldq_7_bits_order_fail;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :313:44]
  wire             _GEN_343 = dis_st_val & stq_tail == 3'h0;	// @[lsu.scala:210:16, :217:29, :302:85, :321:5, :322:39]
  wire             _GEN_344 = ~dis_ld_val & _GEN_343 | stq_0_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_345 = dis_st_val & stq_tail == 3'h1;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire             _GEN_346 = ~dis_ld_val & _GEN_345 | stq_1_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_347 = dis_st_val & stq_tail == 3'h2;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire             _GEN_348 = ~dis_ld_val & _GEN_347 | stq_2_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_349 = dis_st_val & stq_tail == 3'h3;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire             _GEN_350 = ~dis_ld_val & _GEN_349 | stq_3_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_351 = dis_st_val & stq_tail == 3'h4;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire             _GEN_352 = ~dis_ld_val & _GEN_351 | stq_4_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_353 = dis_st_val & stq_tail == 3'h5;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire             _GEN_354 = ~dis_ld_val & _GEN_353 | stq_5_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_355 = dis_st_val & stq_tail == 3'h6;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire             _GEN_356 = ~dis_ld_val & _GEN_355 | stq_6_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_357 = dis_st_val & (&stq_tail);	// @[lsu.scala:210:16, :217:29, :302:85, :321:5, :322:39]
  wire             _GEN_358 = ~dis_ld_val & _GEN_357 | stq_7_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_359 = dis_ld_val | ~_GEN_343;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_360 = dis_ld_val | ~_GEN_345;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_361 = dis_ld_val | ~_GEN_347;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_362 = dis_ld_val | ~_GEN_349;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_363 = dis_ld_val | ~_GEN_351;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_364 = dis_ld_val | ~_GEN_353;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_365 = dis_ld_val | ~_GEN_355;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire             _GEN_366 = dis_ld_val | ~_GEN_357;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire [7:0]       stq_incoming_e_0_bits_uop_br_mask = _GEN_27[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49]
  wire             ldq_retry_idx_block = (will_fire_load_wakeup_0_will_fire ? _GEN_200 : will_fire_load_incoming_0_will_fire ? _GEN_207 : _GEN_215) | p1_block_load_mask_0;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire             _ldq_retry_idx_T_2 = ldq_0_bits_addr_valid & ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire             ldq_retry_idx_block_1 = (will_fire_load_wakeup_0_will_fire ? _GEN_201 : will_fire_load_incoming_0_will_fire ? _GEN_208 : _GEN_217) | p1_block_load_mask_1;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire             _ldq_retry_idx_T_5 = ldq_1_bits_addr_valid & ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire             ldq_retry_idx_block_2 = (will_fire_load_wakeup_0_will_fire ? _GEN_202 : will_fire_load_incoming_0_will_fire ? _GEN_209 : _GEN_219) | p1_block_load_mask_2;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire             _ldq_retry_idx_T_8 = ldq_2_bits_addr_valid & ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire             ldq_retry_idx_block_3 = (will_fire_load_wakeup_0_will_fire ? _GEN_203 : will_fire_load_incoming_0_will_fire ? _GEN_210 : _GEN_221) | p1_block_load_mask_3;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire             _ldq_retry_idx_T_11 = ldq_3_bits_addr_valid & ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire             ldq_retry_idx_block_4 = (will_fire_load_wakeup_0_will_fire ? _GEN_204 : will_fire_load_incoming_0_will_fire ? _GEN_211 : _GEN_223) | p1_block_load_mask_4;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire             _ldq_retry_idx_T_14 = ldq_4_bits_addr_valid & ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire             ldq_retry_idx_block_5 = (will_fire_load_wakeup_0_will_fire ? _GEN_205 : will_fire_load_incoming_0_will_fire ? _GEN_212 : _GEN_225) | p1_block_load_mask_5;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire             _ldq_retry_idx_T_17 = ldq_5_bits_addr_valid & ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire             ldq_retry_idx_block_6 = (will_fire_load_wakeup_0_will_fire ? _GEN_206 : will_fire_load_incoming_0_will_fire ? _GEN_213 : _GEN_227) | p1_block_load_mask_6;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire             _ldq_retry_idx_T_20 = ldq_6_bits_addr_valid & ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire             ldq_retry_idx_block_7 = (will_fire_load_wakeup_0_will_fire ? (&ldq_wakeup_idx) : will_fire_load_incoming_0_will_fire ? (&io_core_exe_0_req_bits_uop_ldq_idx) : _GEN_228) | p1_block_load_mask_7;	// @[lsu.scala:397:36, :398:35, :417:36, :430:31, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire             _temp_bits_T = ldq_head == 3'h0;	// @[lsu.scala:214:29, util.scala:351:72]
  wire             _temp_bits_T_2 = ldq_head < 3'h2;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire             _temp_bits_T_4 = ldq_head < 3'h3;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire             _temp_bits_T_8 = ldq_head < 3'h5;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire             _temp_bits_T_10 = ldq_head[2:1] != 2'h3;	// @[lsu.scala:214:29, util.scala:351:72]
  wire             _temp_bits_T_12 = ldq_head != 3'h7;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire             _stq_retry_idx_T = stq_0_bits_addr_valid & stq_0_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire             _stq_retry_idx_T_1 = stq_1_bits_addr_valid & stq_1_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire             _stq_retry_idx_T_2 = stq_2_bits_addr_valid & stq_2_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire             _stq_retry_idx_T_3 = stq_3_bits_addr_valid & stq_3_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire             _stq_retry_idx_T_4 = stq_4_bits_addr_valid & stq_4_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire             _stq_retry_idx_T_5 = stq_5_bits_addr_valid & stq_5_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire             _stq_retry_idx_T_6 = stq_6_bits_addr_valid & stq_6_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire             _ldq_wakeup_idx_T_7 = ldq_0_bits_addr_valid & ~ldq_0_bits_executed & ~ldq_0_bits_succeeded & ~ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire             _ldq_wakeup_idx_T_15 = ldq_1_bits_addr_valid & ~ldq_1_bits_executed & ~ldq_1_bits_succeeded & ~ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire             _ldq_wakeup_idx_T_23 = ldq_2_bits_addr_valid & ~ldq_2_bits_executed & ~ldq_2_bits_succeeded & ~ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire             _ldq_wakeup_idx_T_31 = ldq_3_bits_addr_valid & ~ldq_3_bits_executed & ~ldq_3_bits_succeeded & ~ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire             _ldq_wakeup_idx_T_39 = ldq_4_bits_addr_valid & ~ldq_4_bits_executed & ~ldq_4_bits_succeeded & ~ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire             _ldq_wakeup_idx_T_47 = ldq_5_bits_addr_valid & ~ldq_5_bits_executed & ~ldq_5_bits_succeeded & ~ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire             _ldq_wakeup_idx_T_55 = ldq_6_bits_addr_valid & ~ldq_6_bits_executed & ~ldq_6_bits_succeeded & ~ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire             ma_ld_0 = will_fire_load_incoming_0_will_fire & io_core_exe_0_req_bits_mxcpt_valid;	// @[lsu.scala:536:61, :661:56]
  wire             ma_st_0 = _stq_idx_T & io_core_exe_0_req_bits_mxcpt_valid;	// @[lsu.scala:662:{56,87}]
  wire             pf_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :663:75]
  wire             pf_st_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_st & _mem_xcpt_uops_WIRE_0_uses_stq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :664:75]
  wire             ae_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :665:75]
  wire             dmem_req_fire_0 = dmem_req_0_valid & io_dmem_req_ready;	// @[lsu.scala:754:55, :768:39, :769:30, :775:43]
  wire [2:0]       ldq_idx = will_fire_load_incoming_0_will_fire ? io_core_exe_0_req_bits_uop_ldq_idx : ldq_retry_idx;	// @[lsu.scala:415:30, :536:61, :839:24]
  wire             _GEN_367 = _T_141 & ldq_idx == 3'h0;	// @[lsu.scala:304:5, :837:38, :838:5, :839:24, :840:45]
  wire             _GEN_368 = _GEN_367 | ~_GEN_319 & ldq_0_bits_addr_valid;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :310:44, :838:5, :840:45]
  wire             _GEN_369 = _T_141 & ldq_idx == 3'h1;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire             _GEN_370 = _GEN_369 | ~_GEN_321 & ldq_1_bits_addr_valid;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :310:44, :838:5, :840:45]
  wire             _GEN_371 = _T_141 & ldq_idx == 3'h2;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire             _GEN_372 = _GEN_371 | ~_GEN_323 & ldq_2_bits_addr_valid;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :310:44, :838:5, :840:45]
  wire             _GEN_373 = _T_141 & ldq_idx == 3'h3;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire             _GEN_374 = _GEN_373 | ~_GEN_325 & ldq_3_bits_addr_valid;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :310:44, :838:5, :840:45]
  wire             _GEN_375 = _T_141 & ldq_idx == 3'h4;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire             _GEN_376 = _GEN_375 | ~_GEN_327 & ldq_4_bits_addr_valid;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :310:44, :838:5, :840:45]
  wire             _GEN_377 = _T_141 & ldq_idx == 3'h5;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire             _GEN_378 = _GEN_377 | ~_GEN_329 & ldq_5_bits_addr_valid;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :310:44, :838:5, :840:45]
  wire             _GEN_379 = _T_141 & ldq_idx == 3'h6;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire             _GEN_380 = _GEN_379 | ~_GEN_331 & ldq_6_bits_addr_valid;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :310:44, :838:5, :840:45]
  wire             _GEN_381 = _T_141 & (&ldq_idx);	// @[lsu.scala:304:5, :837:38, :838:5, :839:24, :840:45]
  wire             _GEN_382 = _GEN_381 | ~_GEN_333 & ldq_7_bits_addr_valid;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :310:44, :838:5, :840:45]
  wire             _ldq_bits_addr_is_uncacheable_T_1 = ~_dtlb_io_resp_0_cacheable & ~exe_tlb_miss_0;	// @[lsu.scala:248:20, :710:58, :713:43, :844:{71,74}]
  wire [2:0]       stq_idx = _stq_idx_T ? io_core_exe_0_req_bits_uop_stq_idx : stq_retry_idx;	// @[lsu.scala:422:30, :662:56, :852:24]
  wire             _GEN_383 = _T_158 & stq_idx == 3'h0;	// @[lsu.scala:304:5, :850:67, :851:5, :852:24, :855:36]
  wire             _GEN_384 = _GEN_383 ? ~pf_st_0 : _GEN_359 & stq_0_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire             _GEN_385 = _T_158 & stq_idx == 3'h1;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire             _GEN_386 = _GEN_385 ? ~pf_st_0 : _GEN_360 & stq_1_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire             _GEN_387 = _T_158 & stq_idx == 3'h2;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire             _GEN_388 = _GEN_387 ? ~pf_st_0 : _GEN_361 & stq_2_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire             _GEN_389 = _T_158 & stq_idx == 3'h3;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire             _GEN_390 = _GEN_389 ? ~pf_st_0 : _GEN_362 & stq_3_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire             _GEN_391 = _T_158 & stq_idx == 3'h4;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire             _GEN_392 = _GEN_391 ? ~pf_st_0 : _GEN_363 & stq_4_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire             _GEN_393 = _T_158 & stq_idx == 3'h5;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire             _GEN_394 = _GEN_393 ? ~pf_st_0 : _GEN_364 & stq_5_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire             _GEN_395 = _T_158 & stq_idx == 3'h6;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire             _GEN_396 = _GEN_395 ? ~pf_st_0 : _GEN_365 & stq_6_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire             _GEN_397 = _T_158 & (&stq_idx);	// @[lsu.scala:304:5, :850:67, :851:5, :852:24, :855:36]
  wire             _GEN_398 = _GEN_397 ? ~pf_st_0 : _GEN_366 & stq_7_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire             _GEN_399 = _T_173 & sidx == 3'h0;	// @[lsu.scala:304:5, :870:67, :871:5, :872:21, :875:33]
  wire             _GEN_400 = _GEN_399 | _GEN_359 & stq_0_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire             _GEN_401 = _T_173 & sidx == 3'h1;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire             _GEN_402 = _GEN_401 | _GEN_360 & stq_1_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire             _GEN_403 = _T_173 & sidx == 3'h2;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire             _GEN_404 = _GEN_403 | _GEN_361 & stq_2_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire             _GEN_405 = _T_173 & sidx == 3'h3;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire             _GEN_406 = _GEN_405 | _GEN_362 & stq_3_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire             _GEN_407 = _T_173 & sidx == 3'h4;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire             _GEN_408 = _GEN_407 | _GEN_363 & stq_4_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire             _GEN_409 = _T_173 & sidx == 3'h5;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire             _GEN_410 = _GEN_409 | _GEN_364 & stq_5_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire             _GEN_411 = _T_173 & sidx == 3'h6;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire             _GEN_412 = _GEN_411 | _GEN_365 & stq_6_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire             _GEN_413 = _T_173 & (&sidx);	// @[lsu.scala:304:5, :870:67, :871:5, :872:21, :875:33]
  wire             _GEN_414 = _GEN_413 | _GEN_366 & stq_7_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire             _fired_std_incoming_T = (io_core_brupdate_b1_mispredict_mask & io_core_exe_0_req_bits_uop_br_mask) == 8'h0;	// @[util.scala:118:{51,59}]
  wire [7:0]       _mem_stq_retry_e_out_valid_T = io_core_brupdate_b1_mispredict_mask & _GEN_190;	// @[lsu.scala:478:79, util.scala:118:51]
  wire [2:0]       l_forward_stq_idx = l_forwarders_0 ? wb_forward_stq_idx_0 : ldq_0_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire             _T_196 = ~ldq_0_bits_forward_std_val | l_forward_stq_idx != lcam_stq_idx_0 & (l_forward_stq_idx < lcam_stq_idx_0 ^ l_forward_stq_idx < ldq_0_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_0_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire             _GEN_415 = _T_202 & searcher_is_older & (_T_209 | l_forwarders_0) & ~s1_executing_loads_0 & ldq_0_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire             _temp_bits_WIRE_1_8 = ~_T_180 & (_T_192 ? _T_196 : _GEN_415);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire             _GEN_416 = lcam_ldq_idx_0 == 3'h0;	// @[lsu.scala:1038:26, :1132:48]
  wire             _GEN_417 = lcam_ldq_idx_0 == 3'h1;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire             _GEN_418 = lcam_ldq_idx_0 == 3'h2;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire             _GEN_419 = lcam_ldq_idx_0 == 3'h3;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire             _GEN_420 = lcam_ldq_idx_0 == 3'h4;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire             _GEN_421 = lcam_ldq_idx_0 == 3'h5;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire             _GEN_422 = lcam_ldq_idx_0 == 3'h6;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire [2:0]       l_forward_stq_idx_1 = l_forwarders_1_0 ? wb_forward_stq_idx_0 : ldq_1_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire             _T_232 = ~ldq_1_bits_forward_std_val | l_forward_stq_idx_1 != lcam_stq_idx_0 & (l_forward_stq_idx_1 < lcam_stq_idx_0 ^ l_forward_stq_idx_1 < ldq_1_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_1_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire             _GEN_423 = _T_238 & searcher_is_older_1 & (_T_245 | l_forwarders_1_0) & ~s1_executing_loads_1 & ldq_1_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire             _temp_bits_WIRE_1_9 = ~_T_216 & (_T_228 ? _T_232 : _GEN_423);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [2:0]       l_forward_stq_idx_2 = l_forwarders_2_0 ? wb_forward_stq_idx_0 : ldq_2_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire             _T_268 = ~ldq_2_bits_forward_std_val | l_forward_stq_idx_2 != lcam_stq_idx_0 & (l_forward_stq_idx_2 < lcam_stq_idx_0 ^ l_forward_stq_idx_2 < ldq_2_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_2_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire             _GEN_424 = _T_274 & searcher_is_older_2 & (_T_281 | l_forwarders_2_0) & ~s1_executing_loads_2 & ldq_2_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire             _temp_bits_WIRE_1_10 = ~_T_252 & (_T_264 ? _T_268 : _GEN_424);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [2:0]       l_forward_stq_idx_3 = l_forwarders_3_0 ? wb_forward_stq_idx_0 : ldq_3_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire             _T_304 = ~ldq_3_bits_forward_std_val | l_forward_stq_idx_3 != lcam_stq_idx_0 & (l_forward_stq_idx_3 < lcam_stq_idx_0 ^ l_forward_stq_idx_3 < ldq_3_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_3_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire             _GEN_425 = _T_310 & searcher_is_older_3 & (_T_317 | l_forwarders_3_0) & ~s1_executing_loads_3 & ldq_3_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire             _temp_bits_WIRE_1_11 = ~_T_288 & (_T_300 ? _T_304 : _GEN_425);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [2:0]       l_forward_stq_idx_4 = l_forwarders_4_0 ? wb_forward_stq_idx_0 : ldq_4_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire             _T_340 = ~ldq_4_bits_forward_std_val | l_forward_stq_idx_4 != lcam_stq_idx_0 & (l_forward_stq_idx_4 < lcam_stq_idx_0 ^ l_forward_stq_idx_4 < ldq_4_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_4_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire             _GEN_426 = _T_346 & searcher_is_older_4 & (_T_353 | l_forwarders_4_0) & ~s1_executing_loads_4 & ldq_4_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire             _temp_bits_WIRE_1_12 = ~_T_324 & (_T_336 ? _T_340 : _GEN_426);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [2:0]       l_forward_stq_idx_5 = l_forwarders_5_0 ? wb_forward_stq_idx_0 : ldq_5_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire             _T_376 = ~ldq_5_bits_forward_std_val | l_forward_stq_idx_5 != lcam_stq_idx_0 & (l_forward_stq_idx_5 < lcam_stq_idx_0 ^ l_forward_stq_idx_5 < ldq_5_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_5_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire             _GEN_427 = _T_382 & searcher_is_older_5 & (_T_389 | l_forwarders_5_0) & ~s1_executing_loads_5 & ldq_5_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire             _temp_bits_WIRE_1_13 = ~_T_360 & (_T_372 ? _T_376 : _GEN_427);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [2:0]       l_forward_stq_idx_6 = l_forwarders_6_0 ? wb_forward_stq_idx_0 : ldq_6_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire             _T_412 = ~ldq_6_bits_forward_std_val | l_forward_stq_idx_6 != lcam_stq_idx_0 & (l_forward_stq_idx_6 < lcam_stq_idx_0 ^ l_forward_stq_idx_6 < ldq_6_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_6_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire             _GEN_428 = _T_418 & searcher_is_older_6 & (_T_425 | l_forwarders_6_0) & ~s1_executing_loads_6 & ldq_6_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire             _temp_bits_WIRE_1_14 = ~_T_396 & (_T_408 ? _T_412 : _GEN_428);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire             _GEN_429 = (_GEN_262 | ~_T_418 | searcher_is_older_6 | ~(_T_424 & _T_427 & (&lcam_ldq_idx_0))) & (_GEN_259 | ~_T_382 | searcher_is_older_5 | ~(_T_388 & _T_391 & (&lcam_ldq_idx_0))) & (_GEN_256 | ~_T_346 | searcher_is_older_4 | ~(_T_352 & _T_355 & (&lcam_ldq_idx_0))) & (_GEN_253 | ~_T_310 | searcher_is_older_3 | ~(_T_316 & _T_319 & (&lcam_ldq_idx_0))) & (_GEN_250 | ~_T_274 | searcher_is_older_2 | ~(_T_280 & _T_283 & (&lcam_ldq_idx_0))) & (_GEN_247 | ~_T_238 | searcher_is_older_1 | ~(_T_244 & _T_247 & (&lcam_ldq_idx_0))) & (_GEN_244 | ~_T_202 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_211 & (&lcam_ldq_idx_0))) & s1_executing_loads_7;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire [2:0]       l_forward_stq_idx_7 = l_forwarders_7_0 ? wb_forward_stq_idx_0 : ldq_7_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire             _T_448 = ~ldq_7_bits_forward_std_val | l_forward_stq_idx_7 != lcam_stq_idx_0 & (l_forward_stq_idx_7 < lcam_stq_idx_0 ^ l_forward_stq_idx_7 < ldq_7_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_7_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire             _GEN_430 = _T_454 & searcher_is_older_7 & (_T_461 | l_forwarders_7_0) & ~s1_executing_loads_7 & ldq_7_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:58]
  wire             _temp_bits_WIRE_1_15 = ~_T_432 & (_T_444 ? _T_448 : _GEN_430);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire             _GEN_431 = (_GEN_265 | ~_T_454 | searcher_is_older_7 | ~(~(&lcam_ldq_idx_0) & _T_463 & _GEN_416)) & (_GEN_262 | ~_T_418 | searcher_is_older_6 | ~(_T_424 & _T_427 & _GEN_416)) & (_GEN_259 | ~_T_382 | searcher_is_older_5 | ~(_T_388 & _T_391 & _GEN_416)) & (_GEN_256 | ~_T_346 | searcher_is_older_4 | ~(_T_352 & _T_355 & _GEN_416)) & (_GEN_253 | ~_T_310 | searcher_is_older_3 | ~(_T_316 & _T_319 & _GEN_416)) & (_GEN_250 | ~_T_274 | searcher_is_older_2 | ~(_T_280 & _T_283 & _GEN_416)) & (_GEN_247 | ~_T_238 | searcher_is_older_1 | ~(_T_244 & _T_247 & _GEN_416)) & (_GEN_244 | ~_T_202 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_211 & _GEN_416)) & s1_executing_loads_0;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire             _GEN_432 = (_GEN_265 | ~_T_454 | searcher_is_older_7 | ~(~(&lcam_ldq_idx_0) & _T_463 & _GEN_417)) & (_GEN_262 | ~_T_418 | searcher_is_older_6 | ~(_T_424 & _T_427 & _GEN_417)) & (_GEN_259 | ~_T_382 | searcher_is_older_5 | ~(_T_388 & _T_391 & _GEN_417)) & (_GEN_256 | ~_T_346 | searcher_is_older_4 | ~(_T_352 & _T_355 & _GEN_417)) & (_GEN_253 | ~_T_310 | searcher_is_older_3 | ~(_T_316 & _T_319 & _GEN_417)) & (_GEN_250 | ~_T_274 | searcher_is_older_2 | ~(_T_280 & _T_283 & _GEN_417)) & (_GEN_247 | ~_T_238 | searcher_is_older_1 | ~(_T_244 & _T_247 & _GEN_417)) & (_GEN_244 | ~_T_202 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_211 & _GEN_417)) & s1_executing_loads_1;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire             _GEN_433 = (_GEN_265 | ~_T_454 | searcher_is_older_7 | ~(~(&lcam_ldq_idx_0) & _T_463 & _GEN_418)) & (_GEN_262 | ~_T_418 | searcher_is_older_6 | ~(_T_424 & _T_427 & _GEN_418)) & (_GEN_259 | ~_T_382 | searcher_is_older_5 | ~(_T_388 & _T_391 & _GEN_418)) & (_GEN_256 | ~_T_346 | searcher_is_older_4 | ~(_T_352 & _T_355 & _GEN_418)) & (_GEN_253 | ~_T_310 | searcher_is_older_3 | ~(_T_316 & _T_319 & _GEN_418)) & (_GEN_250 | ~_T_274 | searcher_is_older_2 | ~(_T_280 & _T_283 & _GEN_418)) & (_GEN_247 | ~_T_238 | searcher_is_older_1 | ~(_T_244 & _T_247 & _GEN_418)) & (_GEN_244 | ~_T_202 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_211 & _GEN_418)) & s1_executing_loads_2;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire             _GEN_434 = (_GEN_265 | ~_T_454 | searcher_is_older_7 | ~(~(&lcam_ldq_idx_0) & _T_463 & _GEN_419)) & (_GEN_262 | ~_T_418 | searcher_is_older_6 | ~(_T_424 & _T_427 & _GEN_419)) & (_GEN_259 | ~_T_382 | searcher_is_older_5 | ~(_T_388 & _T_391 & _GEN_419)) & (_GEN_256 | ~_T_346 | searcher_is_older_4 | ~(_T_352 & _T_355 & _GEN_419)) & (_GEN_253 | ~_T_310 | searcher_is_older_3 | ~(_T_316 & _T_319 & _GEN_419)) & (_GEN_250 | ~_T_274 | searcher_is_older_2 | ~(_T_280 & _T_283 & _GEN_419)) & (_GEN_247 | ~_T_238 | searcher_is_older_1 | ~(_T_244 & _T_247 & _GEN_419)) & (_GEN_244 | ~_T_202 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_211 & _GEN_419)) & s1_executing_loads_3;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire             _GEN_435 = (_GEN_265 | ~_T_454 | searcher_is_older_7 | ~(~(&lcam_ldq_idx_0) & _T_463 & _GEN_420)) & (_GEN_262 | ~_T_418 | searcher_is_older_6 | ~(_T_424 & _T_427 & _GEN_420)) & (_GEN_259 | ~_T_382 | searcher_is_older_5 | ~(_T_388 & _T_391 & _GEN_420)) & (_GEN_256 | ~_T_346 | searcher_is_older_4 | ~(_T_352 & _T_355 & _GEN_420)) & (_GEN_253 | ~_T_310 | searcher_is_older_3 | ~(_T_316 & _T_319 & _GEN_420)) & (_GEN_250 | ~_T_274 | searcher_is_older_2 | ~(_T_280 & _T_283 & _GEN_420)) & (_GEN_247 | ~_T_238 | searcher_is_older_1 | ~(_T_244 & _T_247 & _GEN_420)) & (_GEN_244 | ~_T_202 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_211 & _GEN_420)) & s1_executing_loads_4;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire             _GEN_436 = (_GEN_265 | ~_T_454 | searcher_is_older_7 | ~(~(&lcam_ldq_idx_0) & _T_463 & _GEN_421)) & (_GEN_262 | ~_T_418 | searcher_is_older_6 | ~(_T_424 & _T_427 & _GEN_421)) & (_GEN_259 | ~_T_382 | searcher_is_older_5 | ~(_T_388 & _T_391 & _GEN_421)) & (_GEN_256 | ~_T_346 | searcher_is_older_4 | ~(_T_352 & _T_355 & _GEN_421)) & (_GEN_253 | ~_T_310 | searcher_is_older_3 | ~(_T_316 & _T_319 & _GEN_421)) & (_GEN_250 | ~_T_274 | searcher_is_older_2 | ~(_T_280 & _T_283 & _GEN_421)) & (_GEN_247 | ~_T_238 | searcher_is_older_1 | ~(_T_244 & _T_247 & _GEN_421)) & (_GEN_244 | ~_T_202 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_211 & _GEN_421)) & s1_executing_loads_5;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire             _GEN_437 = (_GEN_265 | ~_T_454 | searcher_is_older_7 | ~(~(&lcam_ldq_idx_0) & _T_463 & _GEN_422)) & (_GEN_262 | ~_T_418 | searcher_is_older_6 | ~(_T_424 & _T_427 & _GEN_422)) & (_GEN_259 | ~_T_382 | searcher_is_older_5 | ~(_T_388 & _T_391 & _GEN_422)) & (_GEN_256 | ~_T_346 | searcher_is_older_4 | ~(_T_352 & _T_355 & _GEN_422)) & (_GEN_253 | ~_T_310 | searcher_is_older_3 | ~(_T_316 & _T_319 & _GEN_422)) & (_GEN_250 | ~_T_274 | searcher_is_older_2 | ~(_T_280 & _T_283 & _GEN_422)) & (_GEN_247 | ~_T_238 | searcher_is_older_1 | ~(_T_244 & _T_247 & _GEN_422)) & (_GEN_244 | ~_T_202 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_211 & _GEN_422)) & s1_executing_loads_6;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire             _GEN_438 = _T_474 | _T_479;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire             _GEN_439 = _T_468 ? (_GEN_438 ? ~_GEN_416 & _GEN_431 : ~(_T_482 & _GEN_416) & _GEN_431) : _GEN_431;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_440 = _T_468 ? (_GEN_438 ? ~_GEN_417 & _GEN_432 : ~(_T_482 & _GEN_417) & _GEN_432) : _GEN_432;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_441 = _T_468 ? (_GEN_438 ? ~_GEN_418 & _GEN_433 : ~(_T_482 & _GEN_418) & _GEN_433) : _GEN_433;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_442 = _T_468 ? (_GEN_438 ? ~_GEN_419 & _GEN_434 : ~(_T_482 & _GEN_419) & _GEN_434) : _GEN_434;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_443 = _T_468 ? (_GEN_438 ? ~_GEN_420 & _GEN_435 : ~(_T_482 & _GEN_420) & _GEN_435) : _GEN_435;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_444 = _T_468 ? (_GEN_438 ? ~_GEN_421 & _GEN_436 : ~(_T_482 & _GEN_421) & _GEN_436) : _GEN_436;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_445 = _T_468 ? (_GEN_438 ? ~_GEN_422 & _GEN_437 : ~(_T_482 & _GEN_422) & _GEN_437) : _GEN_437;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_446 = _T_468 ? (_GEN_438 ? ~(&lcam_ldq_idx_0) & _GEN_429 : ~(_T_482 & (&lcam_ldq_idx_0)) & _GEN_429) : _GEN_429;	// @[lsu.scala:1038:26, :1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_447 = _T_493 | _T_498;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire             _GEN_448 = _T_487 ? (_GEN_447 ? ~_GEN_416 & _GEN_439 : ~(_T_501 & _GEN_416) & _GEN_439) : _GEN_439;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_449 = _T_487 ? (_GEN_447 ? ~_GEN_417 & _GEN_440 : ~(_T_501 & _GEN_417) & _GEN_440) : _GEN_440;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_450 = _T_487 ? (_GEN_447 ? ~_GEN_418 & _GEN_441 : ~(_T_501 & _GEN_418) & _GEN_441) : _GEN_441;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_451 = _T_487 ? (_GEN_447 ? ~_GEN_419 & _GEN_442 : ~(_T_501 & _GEN_419) & _GEN_442) : _GEN_442;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_452 = _T_487 ? (_GEN_447 ? ~_GEN_420 & _GEN_443 : ~(_T_501 & _GEN_420) & _GEN_443) : _GEN_443;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_453 = _T_487 ? (_GEN_447 ? ~_GEN_421 & _GEN_444 : ~(_T_501 & _GEN_421) & _GEN_444) : _GEN_444;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_454 = _T_487 ? (_GEN_447 ? ~_GEN_422 & _GEN_445 : ~(_T_501 & _GEN_422) & _GEN_445) : _GEN_445;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_455 = _T_487 ? (_GEN_447 ? ~(&lcam_ldq_idx_0) & _GEN_446 : ~(_T_501 & (&lcam_ldq_idx_0)) & _GEN_446) : _GEN_446;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_456 = _T_512 | _T_517;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire             _GEN_457 = _T_506 ? (_GEN_456 ? ~_GEN_416 & _GEN_448 : ~(_T_520 & _GEN_416) & _GEN_448) : _GEN_448;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_458 = _T_506 ? (_GEN_456 ? ~_GEN_417 & _GEN_449 : ~(_T_520 & _GEN_417) & _GEN_449) : _GEN_449;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_459 = _T_506 ? (_GEN_456 ? ~_GEN_418 & _GEN_450 : ~(_T_520 & _GEN_418) & _GEN_450) : _GEN_450;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_460 = _T_506 ? (_GEN_456 ? ~_GEN_419 & _GEN_451 : ~(_T_520 & _GEN_419) & _GEN_451) : _GEN_451;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_461 = _T_506 ? (_GEN_456 ? ~_GEN_420 & _GEN_452 : ~(_T_520 & _GEN_420) & _GEN_452) : _GEN_452;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_462 = _T_506 ? (_GEN_456 ? ~_GEN_421 & _GEN_453 : ~(_T_520 & _GEN_421) & _GEN_453) : _GEN_453;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_463 = _T_506 ? (_GEN_456 ? ~_GEN_422 & _GEN_454 : ~(_T_520 & _GEN_422) & _GEN_454) : _GEN_454;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_464 = _T_506 ? (_GEN_456 ? ~(&lcam_ldq_idx_0) & _GEN_455 : ~(_T_520 & (&lcam_ldq_idx_0)) & _GEN_455) : _GEN_455;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_465 = _T_531 | _T_536;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire             _GEN_466 = _T_525 ? (_GEN_465 ? ~_GEN_416 & _GEN_457 : ~(_T_539 & _GEN_416) & _GEN_457) : _GEN_457;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_467 = _T_525 ? (_GEN_465 ? ~_GEN_417 & _GEN_458 : ~(_T_539 & _GEN_417) & _GEN_458) : _GEN_458;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_468 = _T_525 ? (_GEN_465 ? ~_GEN_418 & _GEN_459 : ~(_T_539 & _GEN_418) & _GEN_459) : _GEN_459;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_469 = _T_525 ? (_GEN_465 ? ~_GEN_419 & _GEN_460 : ~(_T_539 & _GEN_419) & _GEN_460) : _GEN_460;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_470 = _T_525 ? (_GEN_465 ? ~_GEN_420 & _GEN_461 : ~(_T_539 & _GEN_420) & _GEN_461) : _GEN_461;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_471 = _T_525 ? (_GEN_465 ? ~_GEN_421 & _GEN_462 : ~(_T_539 & _GEN_421) & _GEN_462) : _GEN_462;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_472 = _T_525 ? (_GEN_465 ? ~_GEN_422 & _GEN_463 : ~(_T_539 & _GEN_422) & _GEN_463) : _GEN_463;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_473 = _T_525 ? (_GEN_465 ? ~(&lcam_ldq_idx_0) & _GEN_464 : ~(_T_539 & (&lcam_ldq_idx_0)) & _GEN_464) : _GEN_464;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_474 = _T_550 | _T_555;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire             _GEN_475 = _T_544 ? (_GEN_474 ? ~_GEN_416 & _GEN_466 : ~(_T_558 & _GEN_416) & _GEN_466) : _GEN_466;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_476 = _T_544 ? (_GEN_474 ? ~_GEN_417 & _GEN_467 : ~(_T_558 & _GEN_417) & _GEN_467) : _GEN_467;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_477 = _T_544 ? (_GEN_474 ? ~_GEN_418 & _GEN_468 : ~(_T_558 & _GEN_418) & _GEN_468) : _GEN_468;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_478 = _T_544 ? (_GEN_474 ? ~_GEN_419 & _GEN_469 : ~(_T_558 & _GEN_419) & _GEN_469) : _GEN_469;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_479 = _T_544 ? (_GEN_474 ? ~_GEN_420 & _GEN_470 : ~(_T_558 & _GEN_420) & _GEN_470) : _GEN_470;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_480 = _T_544 ? (_GEN_474 ? ~_GEN_421 & _GEN_471 : ~(_T_558 & _GEN_421) & _GEN_471) : _GEN_471;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_481 = _T_544 ? (_GEN_474 ? ~_GEN_422 & _GEN_472 : ~(_T_558 & _GEN_422) & _GEN_472) : _GEN_472;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_482 = _T_544 ? (_GEN_474 ? ~(&lcam_ldq_idx_0) & _GEN_473 : ~(_T_558 & (&lcam_ldq_idx_0)) & _GEN_473) : _GEN_473;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_483 = _T_569 | _T_574;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire             _GEN_484 = _T_563 ? (_GEN_483 ? ~_GEN_416 & _GEN_475 : ~(_T_577 & _GEN_416) & _GEN_475) : _GEN_475;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_485 = _T_563 ? (_GEN_483 ? ~_GEN_417 & _GEN_476 : ~(_T_577 & _GEN_417) & _GEN_476) : _GEN_476;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_486 = _T_563 ? (_GEN_483 ? ~_GEN_418 & _GEN_477 : ~(_T_577 & _GEN_418) & _GEN_477) : _GEN_477;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_487 = _T_563 ? (_GEN_483 ? ~_GEN_419 & _GEN_478 : ~(_T_577 & _GEN_419) & _GEN_478) : _GEN_478;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_488 = _T_563 ? (_GEN_483 ? ~_GEN_420 & _GEN_479 : ~(_T_577 & _GEN_420) & _GEN_479) : _GEN_479;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_489 = _T_563 ? (_GEN_483 ? ~_GEN_421 & _GEN_480 : ~(_T_577 & _GEN_421) & _GEN_480) : _GEN_480;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_490 = _T_563 ? (_GEN_483 ? ~_GEN_422 & _GEN_481 : ~(_T_577 & _GEN_422) & _GEN_481) : _GEN_481;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_491 = _T_563 ? (_GEN_483 ? ~(&lcam_ldq_idx_0) & _GEN_482 : ~(_T_577 & (&lcam_ldq_idx_0)) & _GEN_482) : _GEN_482;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_492 = _T_588 | _T_593;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire             _GEN_493 = _T_582 ? (_GEN_492 ? ~_GEN_416 & _GEN_484 : ~(_T_596 & _GEN_416) & _GEN_484) : _GEN_484;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_494 = _T_582 ? (_GEN_492 ? ~_GEN_417 & _GEN_485 : ~(_T_596 & _GEN_417) & _GEN_485) : _GEN_485;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_495 = _T_582 ? (_GEN_492 ? ~_GEN_418 & _GEN_486 : ~(_T_596 & _GEN_418) & _GEN_486) : _GEN_486;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_496 = _T_582 ? (_GEN_492 ? ~_GEN_419 & _GEN_487 : ~(_T_596 & _GEN_419) & _GEN_487) : _GEN_487;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_497 = _T_582 ? (_GEN_492 ? ~_GEN_420 & _GEN_488 : ~(_T_596 & _GEN_420) & _GEN_488) : _GEN_488;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_498 = _T_582 ? (_GEN_492 ? ~_GEN_421 & _GEN_489 : ~(_T_596 & _GEN_421) & _GEN_489) : _GEN_489;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_499 = _T_582 ? (_GEN_492 ? ~_GEN_422 & _GEN_490 : ~(_T_596 & _GEN_422) & _GEN_490) : _GEN_490;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_500 = _T_582 ? (_GEN_492 ? ~(&lcam_ldq_idx_0) & _GEN_491 : ~(_T_596 & (&lcam_ldq_idx_0)) & _GEN_491) : _GEN_491;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire             _GEN_501 = _T_607 | _T_612;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire [7:0]       _GEN_502 = {{_T_601 & _T_607}, {_T_582 & _T_588}, {_T_563 & _T_569}, {_T_544 & _T_550}, {_T_525 & _T_531}, {_T_506 & _T_512}, {_T_487 & _T_493}, {_T_468 & _T_474}};	// @[lsu.scala:1053:38, :1150:{45,72}, :1151:106, :1152:9, :1189:86]
  wire             _WIRE_1_0 = _GEN_502[_forwarding_age_logic_0_io_forwarding_idx] & (io_core_brupdate_b1_mispredict_mask & (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_br_mask : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_br_mask : 8'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_br_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_br_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_br_mask : 8'h0) : 8'h0)) == 8'h0 & ~io_core_exception & ~REG_1;	// @[lsu.scala:671:22, :896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37, :1180:57, :1189:86, :1191:{53,56,64}, util.scala:118:{51,59}]
  wire [3:0]       _l_idx_T_21 = _temp_bits_WIRE_1_9 ? 4'h9 : _temp_bits_WIRE_1_10 ? 4'hA : _temp_bits_WIRE_1_11 ? 4'hB : _temp_bits_WIRE_1_12 ? 4'hC : _temp_bits_WIRE_1_13 ? 4'hD : {3'h7, ~_temp_bits_WIRE_1_14};	// @[Mux.scala:47:70, lsu.scala:305:44, :1055:34, :1093:36, :1104:37]
  wire [2:0]       _GEN_503 = _temp_bits_WIRE_1_8 & _temp_bits_T ? 3'h0 : _temp_bits_WIRE_1_9 & _temp_bits_T_2 ? 3'h1 : _temp_bits_WIRE_1_10 & _temp_bits_T_4 ? 3'h2 : _temp_bits_WIRE_1_11 & ~(ldq_head[2]) ? 3'h3 : _temp_bits_WIRE_1_12 & _temp_bits_T_8 ? 3'h4 : _temp_bits_WIRE_1_13 & _temp_bits_T_10 ? 3'h5 : _temp_bits_WIRE_1_14 & _temp_bits_T_12 ? 3'h6 : _temp_bits_WIRE_1_15 ? 3'h7 : _temp_bits_WIRE_1_8 ? 3'h0 : _l_idx_T_21[2:0];	// @[Mux.scala:47:70, lsu.scala:214:29, :305:44, :1055:34, :1093:36, :1104:37, :1231:21, util.scala:351:72]
  wire             ld_xcpt_valid = _temp_bits_WIRE_1_8 | _temp_bits_WIRE_1_9 | _temp_bits_WIRE_1_10 | _temp_bits_WIRE_1_11 | _temp_bits_WIRE_1_12 | _temp_bits_WIRE_1_13 | _temp_bits_WIRE_1_14 | _temp_bits_WIRE_1_15;	// @[lsu.scala:1055:34, :1093:36, :1104:37, :1240:44]
  wire [4:0]       _GEN_504 = _GEN_133[_GEN_503];	// @[Mux.scala:47:70, lsu.scala:465:79, util.scala:363:52]
  wire             use_mem_xcpt = mem_xcpt_valids_0 & (mem_xcpt_uops_0_rob_idx < _GEN_504 ^ mem_xcpt_uops_0_rob_idx < io_core_rob_head_idx ^ _GEN_504 < io_core_rob_head_idx) | ~ld_xcpt_valid;	// @[lsu.scala:669:32, :673:32, :1240:44, :1243:{38,115,118}, util.scala:363:{52,64,72,78}]
  wire [7:0]       xcpt_uop_br_mask = use_mem_xcpt ? mem_xcpt_uops_0_br_mask : _GEN_95[_GEN_503];	// @[Mux.scala:47:70, lsu.scala:264:49, :673:32, :1243:115, :1245:21, util.scala:363:52]
  wire             _ldq_bits_succeeded_T = _io_core_exe_0_iresp_valid_output | _io_core_exe_0_fresp_valid_output;	// @[lsu.scala:1308:5, :1326:72, :1346:5, :1350:5]
  wire             _T_687 = _GEN_308 & live;	// @[AMOALU.scala:11:17, lsu.scala:1371:24, util.scala:118:59]
  wire             _GEN_505 = _T_671 & _T_687 & ~(|wb_forward_ldq_idx_0);	// @[lsu.scala:1067:36, :1077:88, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire             _GEN_506 = _T_669 | ~_GEN_505;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire             _GEN_507 = _T_671 & _T_687 & wb_forward_ldq_idx_0 == 3'h1;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire             _GEN_508 = _T_669 | ~_GEN_507;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire             _GEN_509 = _T_671 & _T_687 & wb_forward_ldq_idx_0 == 3'h2;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire             _GEN_510 = _T_669 | ~_GEN_509;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire             _GEN_511 = _T_671 & _T_687 & wb_forward_ldq_idx_0 == 3'h3;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire             _GEN_512 = _T_669 | ~_GEN_511;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire             _GEN_513 = _T_671 & _T_687 & wb_forward_ldq_idx_0 == 3'h4;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire             _GEN_514 = _T_669 | ~_GEN_513;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire             _GEN_515 = _T_671 & _T_687 & wb_forward_ldq_idx_0 == 3'h5;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire             _GEN_516 = _T_669 | ~_GEN_515;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire             _GEN_517 = _T_671 & _T_687 & wb_forward_ldq_idx_0 == 3'h6;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire             _GEN_518 = _T_669 | ~_GEN_517;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire             _GEN_519 = _T_671 & _T_687 & (&wb_forward_ldq_idx_0);	// @[lsu.scala:1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire             _GEN_520 = _T_669 | ~_GEN_519;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire [7:0]       _T_696 = io_core_brupdate_b1_mispredict_mask & stq_0_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire             _GEN_521 = stq_0_valid & (|_T_696);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [7:0]       _T_706 = io_core_brupdate_b1_mispredict_mask & stq_1_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire             _GEN_522 = stq_1_valid & (|_T_706);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [7:0]       _T_716 = io_core_brupdate_b1_mispredict_mask & stq_2_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire             _GEN_523 = stq_2_valid & (|_T_716);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [7:0]       _T_726 = io_core_brupdate_b1_mispredict_mask & stq_3_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire             _GEN_524 = stq_3_valid & (|_T_726);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [7:0]       _T_736 = io_core_brupdate_b1_mispredict_mask & stq_4_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire             _GEN_525 = stq_4_valid & (|_T_736);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [7:0]       _T_746 = io_core_brupdate_b1_mispredict_mask & stq_5_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire             _GEN_526 = stq_5_valid & (|_T_746);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [7:0]       _T_756 = io_core_brupdate_b1_mispredict_mask & stq_6_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire             _GEN_527 = stq_6_valid & (|_T_756);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [7:0]       _T_766 = io_core_brupdate_b1_mispredict_mask & stq_7_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire             _GEN_528 = stq_7_valid & (|_T_766);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire             _GEN_529 = ldq_0_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_0_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire             _GEN_530 = ldq_1_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_1_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire             _GEN_531 = ldq_2_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_2_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire             _GEN_532 = ldq_3_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_3_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire             _GEN_533 = ldq_4_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_4_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire             _GEN_534 = ldq_5_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_5_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire             _GEN_535 = ldq_6_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_6_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire             _GEN_536 = ldq_7_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_7_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire             _GEN_537 = idx == 3'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire             _GEN_538 = idx == 3'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire             _GEN_539 = idx == 3'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire             _GEN_540 = idx == 3'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire             _GEN_541 = idx == 3'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire             _GEN_542 = idx == 3'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire             _GEN_543 = idx == 3'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire             _GEN_544 = _GEN_537 | _GEN_529;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire             _GEN_545 = commit_store | ~commit_load;	// @[lsu.scala:1426:5, :1453:49, :1454:49, :1457:5, :1459:31]
  wire             _GEN_546 = _GEN_538 | _GEN_530;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire             _GEN_547 = _GEN_539 | _GEN_531;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire             _GEN_548 = _GEN_540 | _GEN_532;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire             _GEN_549 = _GEN_541 | _GEN_533;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire             _GEN_550 = _GEN_542 | _GEN_534;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire             _GEN_551 = _GEN_543 | _GEN_535;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire             _GEN_552 = (&idx) | _GEN_536;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1455:18, :1458:31, :1464:38]
  wire             _GEN_553 = commit_store | ~(commit_load & _GEN_537);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire             _GEN_554 = commit_store | ~(commit_load & _GEN_538);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire             _GEN_555 = commit_store | ~(commit_load & _GEN_539);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire             _GEN_556 = commit_store | ~(commit_load & _GEN_540);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire             _GEN_557 = commit_store | ~(commit_load & _GEN_541);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire             _GEN_558 = commit_store | ~(commit_load & _GEN_542);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire             _GEN_559 = commit_store | ~(commit_load & _GEN_543);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire             _GEN_560 = commit_store | ~(commit_load & (&idx));	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1455:18, :1457:5, :1458:31, :1459:31, :1466:38]
  wire             _GEN_561 = stq_head == 3'h0;	// @[lsu.scala:216:29, :1508:35]
  wire             _GEN_562 = _GEN_561 | _GEN_521;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire             _GEN_563 = stq_head == 3'h1;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire             _GEN_564 = _GEN_563 | _GEN_522;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire             _GEN_565 = stq_head == 3'h2;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire             _GEN_566 = _GEN_565 | _GEN_523;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire             _GEN_567 = stq_head == 3'h3;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire             _GEN_568 = _GEN_567 | _GEN_524;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire             _GEN_569 = stq_head == 3'h4;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire             _GEN_570 = _GEN_569 | _GEN_525;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire             _GEN_571 = stq_head == 3'h5;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire             _GEN_572 = _GEN_571 | _GEN_526;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire             _GEN_573 = stq_head == 3'h6;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire             _GEN_574 = _GEN_573 | _GEN_527;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire             _GEN_575 = (&stq_head) | _GEN_528;	// @[lsu.scala:216:29, :304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire             _GEN_576 = clear_store & _GEN_561;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire             _GEN_577 = clear_store & _GEN_563;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire             _GEN_578 = clear_store & _GEN_565;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire             _GEN_579 = clear_store & _GEN_567;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire             _GEN_580 = clear_store & _GEN_569;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire             _GEN_581 = clear_store & _GEN_571;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire             _GEN_582 = clear_store & _GEN_573;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire             _GEN_583 = clear_store & (&stq_head);	// @[lsu.scala:216:29, :258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire             _T_812 = _io_hellacache_req_ready_output & io_hellacache_req_valid;	// @[Decoupled.scala:51:35, lsu.scala:1529:21]
  wire             _GEN_584 = _io_hellacache_req_ready_output & _T_812;	// @[Decoupled.scala:51:35, lsu.scala:242:34, :1529:{21,34}, :1531:35, :1532:19]
  wire             _GEN_585 = _io_hellacache_req_ready_output | ~_T_813;	// @[lsu.scala:243:34, :1529:{21,34}, :1535:{28,38}]
  wire             _T_829 = reset | io_core_exception;	// @[lsu.scala:1598:22]
  wire             _GEN_586 = _T_829 & reset;	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1605:16]
  wire             _T_833 = ~stq_0_bits_committed & ~stq_0_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire             _GEN_587 = _T_829 & (reset | _T_833);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire             _T_836 = ~stq_1_bits_committed & ~stq_1_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire             _GEN_588 = _T_829 & (reset | _T_836);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire             _T_839 = ~stq_2_bits_committed & ~stq_2_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire             _GEN_589 = _T_829 & (reset | _T_839);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire             _T_842 = ~stq_3_bits_committed & ~stq_3_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire             _GEN_590 = _T_829 & (reset | _T_842);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire             _T_845 = ~stq_4_bits_committed & ~stq_4_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire             _GEN_591 = _T_829 & (reset | _T_845);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire             _T_848 = ~stq_5_bits_committed & ~stq_5_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire             _GEN_592 = _T_829 & (reset | _T_848);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire             _T_851 = ~stq_6_bits_committed & ~stq_6_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire             _GEN_593 = _T_829 & (reset | _T_851);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire             _T_854 = ~stq_7_bits_committed & ~stq_7_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire             _GEN_594 = _T_829 & (reset | _T_854);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire [7:0][2:0]  _GEN_595 = {{_GEN_317}, {_GEN_317}, {will_fire_hella_wakeup_0_will_fire & dmem_req_fire_0 ? 3'h4 : hella_state}, {_T_822 ? 3'h0 : io_dmem_nack_0_valid & io_dmem_nack_0_bits_is_hella ? 3'h5 : hella_state}, {3'h0}, {{1'h1, |{hella_xcpt_ma_ld, hella_xcpt_ma_st, hella_xcpt_pf_ld, hella_xcpt_pf_st, hella_xcpt_gf_ld, hella_xcpt_gf_st, hella_xcpt_ae_ld, hella_xcpt_ae_st}, 1'h0}}, {io_hellacache_s1_kill ? (will_fire_hella_incoming_0_will_fire & dmem_req_fire_0 ? 3'h6 : 3'h0) : {2'h1, ~(will_fire_hella_incoming_0_will_fire & dmem_req_fire_0)}}, {_T_812 ? 3'h1 : hella_state}};	// @[Decoupled.scala:51:35, lsu.scala:241:38, :245:34, :305:44, :536:61, :754:55, :1529:{21,34}, :1531:35, :1533:19, :1535:{28,38}, :1541:34, :1542:{50,80}, :1543:21, :1545:21, :1547:{55,85}, :1548:19, :1550:19, :1552:{28,43}, :1554:17, :1555:{28,38}, :1557:{47,54,63}, :1558:19, :1560:19, :1562:{28,40}, :1564:{35,69}, :1565:21, :1574:{42,76}, :1575:21, :1578:{28,42}, :1581:{46,76}, :1582:19, :1584:40, :1586:69, :1587:21]
  always @(posedge clock) begin
    if (_GEN_284)	// @[lsu.scala:1294:15]
      assert__assert_23: assert(_GEN_285);	// @[lsu.scala:1294:15]
    if (_GEN_313)	// @[lsu.scala:1460:14]
      assert__assert_36: assert(_GEN_314);	// @[lsu.scala:1460:14]
    ldq_0_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_529 & _GEN_320 : ~_GEN_544 & _GEN_320);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_319) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ppred <= 4'h0;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_st_dep_mask <= (_GEN_318 | ~_ldq_7_bits_st_dep_mask_T) & ldq_0_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_0_valid)	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_mask <= ldq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_319)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_367) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_229;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_0_bits_addr_bits <= _GEN_230;	// @[lsu.scala:209:16, :770:30]
      ldq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_0_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_319)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    ldq_0_bits_uop_ppred_busy <= ~_GEN_319 & ldq_0_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
    ldq_0_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 3'h0 | (_GEN_319 ? io_core_dis_uops_0_bits_exception : ldq_0_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_0_bits_addr_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_529 & _GEN_368 : ~_GEN_544 & _GEN_368);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_0_bits_executed <= ~_T_829 & _GEN_553 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_286)) & ((_T_601 ? (_GEN_501 ? ~_GEN_416 & _GEN_493 : ~(_T_615 & _GEN_416) & _GEN_493) : _GEN_493) | ~_GEN_319 & ldq_0_bits_executed);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_0_bits_succeeded <= _GEN_553 & (_GEN_506 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 3'h0 ? _ldq_bits_succeeded_T : ~_GEN_319 & ldq_0_bits_succeeded) : _GEN_308);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :304:5, :305:44, :306:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_0_bits_order_fail <= _GEN_553 & (_T_180 ? _GEN_335 : _T_192 ? _T_196 | _GEN_335 : _GEN_415 | _GEN_335);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_0_bits_observed <= _T_180 | ~_GEN_319 & ldq_0_bits_observed;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_0_bits_forward_std_val <= _GEN_553 & (~_T_669 & _GEN_505 | ~_GEN_319 & ldq_0_bits_forward_std_val);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_506) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_0_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_1_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_530 & _GEN_322 : ~_GEN_546 & _GEN_322);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_321) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ppred <= 4'h0;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_st_dep_mask <= (_GEN_318 | ~_ldq_7_bits_st_dep_mask_T) & ldq_1_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_1_valid)	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_mask <= ldq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_321)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_369) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_229;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_1_bits_addr_bits <= _GEN_230;	// @[lsu.scala:209:16, :770:30]
      ldq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_1_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_321)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    ldq_1_bits_uop_ppred_busy <= ~_GEN_321 & ldq_1_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
    ldq_1_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 3'h1 | (_GEN_321 ? io_core_dis_uops_0_bits_exception : ldq_1_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_1_bits_addr_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_530 & _GEN_370 : ~_GEN_546 & _GEN_370);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_1_bits_executed <= ~_T_829 & _GEN_554 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_287)) & ((_T_601 ? (_GEN_501 ? ~_GEN_417 & _GEN_494 : ~(_T_615 & _GEN_417) & _GEN_494) : _GEN_494) | ~_GEN_321 & ldq_1_bits_executed);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_1_bits_succeeded <= _GEN_554 & (_GEN_508 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 3'h1 ? _ldq_bits_succeeded_T : ~_GEN_321 & ldq_1_bits_succeeded) : _GEN_308);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :304:5, :305:44, :306:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_1_bits_order_fail <= _GEN_554 & (_T_216 ? _GEN_336 : _T_228 ? _T_232 | _GEN_336 : _GEN_423 | _GEN_336);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_1_bits_observed <= _T_216 | ~_GEN_321 & ldq_1_bits_observed;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_1_bits_forward_std_val <= _GEN_554 & (~_T_669 & _GEN_507 | ~_GEN_321 & ldq_1_bits_forward_std_val);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_508) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_1_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_2_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_531 & _GEN_324 : ~_GEN_547 & _GEN_324);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_323) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ppred <= 4'h0;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_st_dep_mask <= (_GEN_318 | ~_ldq_7_bits_st_dep_mask_T) & ldq_2_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_2_valid)	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_mask <= ldq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_323)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_371) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_229;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_2_bits_addr_bits <= _GEN_230;	// @[lsu.scala:209:16, :770:30]
      ldq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_2_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_323)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    ldq_2_bits_uop_ppred_busy <= ~_GEN_323 & ldq_2_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
    ldq_2_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 3'h2 | (_GEN_323 ? io_core_dis_uops_0_bits_exception : ldq_2_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_2_bits_addr_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_531 & _GEN_372 : ~_GEN_547 & _GEN_372);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_2_bits_executed <= ~_T_829 & _GEN_555 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_288)) & ((_T_601 ? (_GEN_501 ? ~_GEN_418 & _GEN_495 : ~(_T_615 & _GEN_418) & _GEN_495) : _GEN_495) | ~_GEN_323 & ldq_2_bits_executed);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_2_bits_succeeded <= _GEN_555 & (_GEN_510 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 3'h2 ? _ldq_bits_succeeded_T : ~_GEN_323 & ldq_2_bits_succeeded) : _GEN_308);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :304:5, :305:44, :306:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_2_bits_order_fail <= _GEN_555 & (_T_252 ? _GEN_337 : _T_264 ? _T_268 | _GEN_337 : _GEN_424 | _GEN_337);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_2_bits_observed <= _T_252 | ~_GEN_323 & ldq_2_bits_observed;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_2_bits_forward_std_val <= _GEN_555 & (~_T_669 & _GEN_509 | ~_GEN_323 & ldq_2_bits_forward_std_val);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_510) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_2_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_3_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_532 & _GEN_326 : ~_GEN_548 & _GEN_326);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_325) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ppred <= 4'h0;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_st_dep_mask <= (_GEN_318 | ~_ldq_7_bits_st_dep_mask_T) & ldq_3_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_3_valid)	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_mask <= ldq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_325)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_373) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_229;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_3_bits_addr_bits <= _GEN_230;	// @[lsu.scala:209:16, :770:30]
      ldq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_3_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_325)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    ldq_3_bits_uop_ppred_busy <= ~_GEN_325 & ldq_3_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
    ldq_3_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 3'h3 | (_GEN_325 ? io_core_dis_uops_0_bits_exception : ldq_3_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_3_bits_addr_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_532 & _GEN_374 : ~_GEN_548 & _GEN_374);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_3_bits_executed <= ~_T_829 & _GEN_556 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_289)) & ((_T_601 ? (_GEN_501 ? ~_GEN_419 & _GEN_496 : ~(_T_615 & _GEN_419) & _GEN_496) : _GEN_496) | ~_GEN_325 & ldq_3_bits_executed);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_3_bits_succeeded <= _GEN_556 & (_GEN_512 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 3'h3 ? _ldq_bits_succeeded_T : ~_GEN_325 & ldq_3_bits_succeeded) : _GEN_308);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :304:5, :305:44, :306:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_3_bits_order_fail <= _GEN_556 & (_T_288 ? _GEN_338 : _T_300 ? _T_304 | _GEN_338 : _GEN_425 | _GEN_338);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_3_bits_observed <= _T_288 | ~_GEN_325 & ldq_3_bits_observed;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_3_bits_forward_std_val <= _GEN_556 & (~_T_669 & _GEN_511 | ~_GEN_325 & ldq_3_bits_forward_std_val);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_512) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_3_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_4_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_533 & _GEN_328 : ~_GEN_549 & _GEN_328);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_327) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ppred <= 4'h0;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_st_dep_mask <= (_GEN_318 | ~_ldq_7_bits_st_dep_mask_T) & ldq_4_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_4_valid)	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_mask <= ldq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_327)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_375) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_229;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_4_bits_addr_bits <= _GEN_230;	// @[lsu.scala:209:16, :770:30]
      ldq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_4_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_327)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    ldq_4_bits_uop_ppred_busy <= ~_GEN_327 & ldq_4_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
    ldq_4_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 3'h4 | (_GEN_327 ? io_core_dis_uops_0_bits_exception : ldq_4_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_4_bits_addr_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_533 & _GEN_376 : ~_GEN_549 & _GEN_376);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_4_bits_executed <= ~_T_829 & _GEN_557 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_290)) & ((_T_601 ? (_GEN_501 ? ~_GEN_420 & _GEN_497 : ~(_T_615 & _GEN_420) & _GEN_497) : _GEN_497) | ~_GEN_327 & ldq_4_bits_executed);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_4_bits_succeeded <= _GEN_557 & (_GEN_514 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 3'h4 ? _ldq_bits_succeeded_T : ~_GEN_327 & ldq_4_bits_succeeded) : _GEN_308);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :304:5, :305:44, :306:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_4_bits_order_fail <= _GEN_557 & (_T_324 ? _GEN_339 : _T_336 ? _T_340 | _GEN_339 : _GEN_426 | _GEN_339);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_4_bits_observed <= _T_324 | ~_GEN_327 & ldq_4_bits_observed;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_4_bits_forward_std_val <= _GEN_557 & (~_T_669 & _GEN_513 | ~_GEN_327 & ldq_4_bits_forward_std_val);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_514) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_4_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_5_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_534 & _GEN_330 : ~_GEN_550 & _GEN_330);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_329) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ppred <= 4'h0;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_st_dep_mask <= (_GEN_318 | ~_ldq_7_bits_st_dep_mask_T) & ldq_5_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_5_valid)	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_mask <= ldq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_329)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_377) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_229;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_5_bits_addr_bits <= _GEN_230;	// @[lsu.scala:209:16, :770:30]
      ldq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_5_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_329)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    ldq_5_bits_uop_ppred_busy <= ~_GEN_329 & ldq_5_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
    ldq_5_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 3'h5 | (_GEN_329 ? io_core_dis_uops_0_bits_exception : ldq_5_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_5_bits_addr_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_534 & _GEN_378 : ~_GEN_550 & _GEN_378);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_5_bits_executed <= ~_T_829 & _GEN_558 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_291)) & ((_T_601 ? (_GEN_501 ? ~_GEN_421 & _GEN_498 : ~(_T_615 & _GEN_421) & _GEN_498) : _GEN_498) | ~_GEN_329 & ldq_5_bits_executed);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_5_bits_succeeded <= _GEN_558 & (_GEN_516 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 3'h5 ? _ldq_bits_succeeded_T : ~_GEN_329 & ldq_5_bits_succeeded) : _GEN_308);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :304:5, :305:44, :306:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_5_bits_order_fail <= _GEN_558 & (_T_360 ? _GEN_340 : _T_372 ? _T_376 | _GEN_340 : _GEN_427 | _GEN_340);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_5_bits_observed <= _T_360 | ~_GEN_329 & ldq_5_bits_observed;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_5_bits_forward_std_val <= _GEN_558 & (~_T_669 & _GEN_515 | ~_GEN_329 & ldq_5_bits_forward_std_val);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_516) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_5_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_6_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_535 & _GEN_332 : ~_GEN_551 & _GEN_332);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_331) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ppred <= 4'h0;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_st_dep_mask <= (_GEN_318 | ~_ldq_7_bits_st_dep_mask_T) & ldq_6_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_6_valid)	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_mask <= ldq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_331)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_379) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_229;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_6_bits_addr_bits <= _GEN_230;	// @[lsu.scala:209:16, :770:30]
      ldq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_6_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_331)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    ldq_6_bits_uop_ppred_busy <= ~_GEN_331 & ldq_6_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
    ldq_6_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 3'h6 | (_GEN_331 ? io_core_dis_uops_0_bits_exception : ldq_6_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_6_bits_addr_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_535 & _GEN_380 : ~_GEN_551 & _GEN_380);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_6_bits_executed <= ~_T_829 & _GEN_559 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_292)) & ((_T_601 ? (_GEN_501 ? ~_GEN_422 & _GEN_499 : ~(_T_615 & _GEN_422) & _GEN_499) : _GEN_499) | ~_GEN_331 & ldq_6_bits_executed);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_6_bits_succeeded <= _GEN_559 & (_GEN_518 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 3'h6 ? _ldq_bits_succeeded_T : ~_GEN_331 & ldq_6_bits_succeeded) : _GEN_308);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :304:5, :305:44, :306:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_6_bits_order_fail <= _GEN_559 & (_T_396 ? _GEN_341 : _T_408 ? _T_412 | _GEN_341 : _GEN_428 | _GEN_341);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_6_bits_observed <= _T_396 | ~_GEN_331 & ldq_6_bits_observed;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_6_bits_forward_std_val <= _GEN_559 & (~_T_669 & _GEN_517 | ~_GEN_331 & ldq_6_bits_forward_std_val);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_518) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_6_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_7_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_536 & _GEN_334 : ~_GEN_552 & _GEN_334);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_333) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ppred <= 4'h0;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_st_dep_mask <= (_GEN_318 | ~_ldq_7_bits_st_dep_mask_T) & ldq_7_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_7_valid)	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_mask <= ldq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_333)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_381) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_229;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_7_bits_addr_bits <= _GEN_230;	// @[lsu.scala:209:16, :770:30]
      ldq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_7_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_333)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    ldq_7_bits_uop_ppred_busy <= ~_GEN_333 & ldq_7_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
    ldq_7_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & (&mem_xcpt_uops_0_ldq_idx) | (_GEN_333 ? io_core_dis_uops_0_bits_exception : ldq_7_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_7_bits_addr_valid <= ~_T_829 & (_GEN_545 ? ~_GEN_536 & _GEN_382 : ~_GEN_552 & _GEN_382);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_7_bits_executed <= ~_T_829 & _GEN_560 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & (&io_dmem_nack_0_bits_uop_ldq_idx))) & ((_T_601 ? (_GEN_501 ? ~(&lcam_ldq_idx_0) & _GEN_500 : ~(_T_615 & (&lcam_ldq_idx_0)) & _GEN_500) : _GEN_500) | ~_GEN_333 & ldq_7_bits_executed);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :311:44, :1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_7_bits_succeeded <= _GEN_560 & (_GEN_520 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & (&io_dmem_resp_0_bits_uop_ldq_idx) ? _ldq_bits_succeeded_T : ~_GEN_333 & ldq_7_bits_succeeded) : _GEN_308);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :304:5, :305:44, :306:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_7_bits_order_fail <= _GEN_560 & (_T_432 ? _GEN_342 : _T_444 ? _T_448 | _GEN_342 : _GEN_430 | _GEN_342);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_7_bits_observed <= _T_432 | ~_GEN_333 & ldq_7_bits_observed;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_7_bits_forward_std_val <= _GEN_560 & (~_T_669 & _GEN_519 | ~_GEN_333 & ldq_7_bits_forward_std_val);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_520) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_7_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    stq_0_valid <= ~_GEN_587 & (clear_store ? ~_GEN_562 & _GEN_344 : ~_GEN_521 & _GEN_344);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    if (_GEN_586) begin	// @[lsu.scala:1507:3, :1599:3, :1604:5, :1605:16]
      stq_0_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_br_mask <= 8'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_br_tag <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ftq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_rob_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ldq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_stq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_br_mask <= 8'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_br_tag <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ftq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_rob_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ldq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_stq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_br_mask <= 8'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_br_tag <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ftq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_rob_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ldq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_stq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_br_mask <= 8'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_br_tag <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ftq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_rob_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ldq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_stq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_br_mask <= 8'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_br_tag <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ftq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_rob_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ldq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_stq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_br_mask <= 8'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_br_tag <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ftq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_rob_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ldq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_stq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_br_mask <= 8'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_br_tag <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ftq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_rob_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ldq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_stq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_br_mask <= 8'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_br_tag <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ftq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_rob_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ldq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_stq_idx <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_head <= 3'h0;	// @[lsu.scala:216:29]
      stq_commit_head <= 3'h0;	// @[lsu.scala:218:29]
      stq_execute_head <= 3'h0;	// @[lsu.scala:219:29]
    end
    else begin	// @[lsu.scala:1507:3, :1599:3, :1604:5, :1605:16]
      if (_GEN_359) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else begin	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
        stq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
        stq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
        stq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_0_valid)	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_mask <= stq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_359) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_383) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_359) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_360) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else begin	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
        stq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
        stq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
        stq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_1_valid)	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_mask <= stq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_360) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_385) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_360) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_361) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else begin	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
        stq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
        stq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
        stq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_2_valid)	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_mask <= stq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_361) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_387) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_361) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_362) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else begin	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
        stq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
        stq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
        stq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_3_valid)	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_mask <= stq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_362) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_389) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_362) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_363) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else begin	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
        stq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
        stq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
        stq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_4_valid)	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_mask <= stq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_363) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_391) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_363) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_364) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else begin	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
        stq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
        stq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
        stq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_5_valid)	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_mask <= stq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_364) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_393) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_364) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_365) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else begin	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
        stq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
        stq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
        stq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_6_valid)	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_mask <= stq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_365) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_395) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_365) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_366) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else begin	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
        stq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
        stq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
        stq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_7_valid)	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_mask <= stq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_366) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_397) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_366) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      if (clear_store)	// @[lsu.scala:258:33, :1497:3, :1502:17]
        stq_head <= stq_head + 3'h1;	// @[lsu.scala:216:29, :305:44, util.scala:203:14]
      if (commit_store)	// @[lsu.scala:1453:49]
        stq_commit_head <= stq_commit_head + 3'h1;	// @[lsu.scala:218:29, :305:44, util.scala:203:14]
      if (clear_store & _GEN_315)	// @[lsu.scala:258:33, :1286:5, :1496:29, :1497:3, :1502:17, :1507:3, :1516:5, :1517:24]
        stq_execute_head <= stq_execute_head + 3'h1;	// @[lsu.scala:219:29, :305:44, util.scala:203:14]
      else if (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | io_dmem_nack_0_bits_uop_uses_ldq | io_dmem_nack_0_bits_uop_stq_idx < stq_head ^ stq_execute_head < stq_head ^ io_dmem_nack_0_bits_uop_stq_idx >= stq_execute_head) begin	// @[lsu.scala:216:29, :219:29, :768:39, :1176:30, :1286:5, :1289:7, :1293:7, :1301:86, util.scala:363:{52,64,78}]
        if (_GEN_232 | ~(will_fire_store_commit_0_will_fire & dmem_req_fire_0)) begin	// @[lsu.scala:219:29, :536:61, :754:55, :768:39, :775:43, :782:45, :791:{44,50}]
        end
        else	// @[lsu.scala:219:29, :768:39, :775:43, :782:45]
          stq_execute_head <= stq_execute_head + 3'h1;	// @[lsu.scala:219:29, :305:44, util.scala:203:14]
      end
      else	// @[lsu.scala:768:39, :1286:5, :1289:7]
        stq_execute_head <= io_dmem_nack_0_bits_uop_stq_idx;	// @[lsu.scala:219:29]
    end
    stq_0_bits_uop_is_rvc <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_fcn_dw <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_load <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_sta <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_std <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_iw_p1_poisoned <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_iw_p2_poisoned <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_br <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_br : io_core_dis_uops_0_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_jalr <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_jal <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_sfb <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_edge_inst <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_taken <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_taken : io_core_dis_uops_0_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_586 | ~_GEN_359)	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_0_bits_uop_ppred <= 4'h0;	// @[lsu.scala:210:16]
    stq_0_bits_uop_prs1_busy <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_prs2_busy <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_prs3_busy <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ppred_busy <= ~_GEN_586 & _GEN_359 & stq_0_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_exception <= ~_GEN_586 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 3'h0 | (_GEN_359 ? stq_0_bits_uop_exception : io_core_dis_uops_0_bits_exception));	// @[lsu.scala:210:16, :304:5, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bypassable <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_mem_signed <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_fence <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_fencei <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_amo <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_uses_ldq <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_uses_stq <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_sys_pc2epc <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_unique <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_flush_on_commit <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ldst_is_rs1 <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ldst_val <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_frs3_en <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_fp_val <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_fp_single <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_pf_if <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_ae_if <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_ma_if <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bp_debug_if <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bp_xcpt_if <= ~_GEN_586 & (_GEN_359 ? stq_0_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_addr_valid <= ~_GEN_587 & (clear_store ? ~_GEN_562 & _GEN_384 : ~_GEN_521 & _GEN_384);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_383) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_229;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_0_bits_addr_bits <= _GEN_230;	// @[lsu.scala:210:16, :770:30]
      stq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_0_bits_data_valid <= ~_GEN_587 & (clear_store ? ~_GEN_562 & _GEN_400 : ~_GEN_521 & _GEN_400);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_399) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_0_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_0_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_0_bits_committed <= ~_GEN_576 & (commit_store & _GEN_537 | _GEN_359 & stq_0_bits_committed);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_0_bits_succeeded <= ~_GEN_576 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 3'h0 | (_GEN_232 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 3'h0)) & _GEN_359 & stq_0_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_1_valid <= ~_GEN_588 & (clear_store ? ~_GEN_564 & _GEN_346 : ~_GEN_522 & _GEN_346);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_1_bits_uop_is_rvc <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_fcn_dw <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_load <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_sta <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_std <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_iw_p1_poisoned <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_iw_p2_poisoned <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_br <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_br : io_core_dis_uops_0_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_jalr <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_jal <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_sfb <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_edge_inst <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_taken <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_taken : io_core_dis_uops_0_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_586 | ~_GEN_360)	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_1_bits_uop_ppred <= 4'h0;	// @[lsu.scala:210:16]
    stq_1_bits_uop_prs1_busy <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_prs2_busy <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_prs3_busy <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ppred_busy <= ~_GEN_586 & _GEN_360 & stq_1_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_exception <= ~_GEN_586 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 3'h1 | (_GEN_360 ? stq_1_bits_uop_exception : io_core_dis_uops_0_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bypassable <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_mem_signed <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_fence <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_fencei <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_amo <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_uses_ldq <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_uses_stq <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_sys_pc2epc <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_unique <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_flush_on_commit <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ldst_is_rs1 <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ldst_val <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_frs3_en <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_fp_val <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_fp_single <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_pf_if <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_ae_if <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_ma_if <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bp_debug_if <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bp_xcpt_if <= ~_GEN_586 & (_GEN_360 ? stq_1_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_addr_valid <= ~_GEN_588 & (clear_store ? ~_GEN_564 & _GEN_386 : ~_GEN_522 & _GEN_386);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_385) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_229;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_1_bits_addr_bits <= _GEN_230;	// @[lsu.scala:210:16, :770:30]
      stq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_1_bits_data_valid <= ~_GEN_588 & (clear_store ? ~_GEN_564 & _GEN_402 : ~_GEN_522 & _GEN_402);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_401) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_1_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_1_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_1_bits_committed <= ~_GEN_577 & (commit_store & _GEN_538 | _GEN_360 & stq_1_bits_committed);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_1_bits_succeeded <= ~_GEN_577 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 3'h1 | (_GEN_232 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 3'h1)) & _GEN_360 & stq_1_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_2_valid <= ~_GEN_589 & (clear_store ? ~_GEN_566 & _GEN_348 : ~_GEN_523 & _GEN_348);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_2_bits_uop_is_rvc <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_fcn_dw <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_load <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_sta <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_std <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_iw_p1_poisoned <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_iw_p2_poisoned <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_br <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_br : io_core_dis_uops_0_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_jalr <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_jal <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_sfb <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_edge_inst <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_taken <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_taken : io_core_dis_uops_0_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_586 | ~_GEN_361)	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_2_bits_uop_ppred <= 4'h0;	// @[lsu.scala:210:16]
    stq_2_bits_uop_prs1_busy <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_prs2_busy <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_prs3_busy <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ppred_busy <= ~_GEN_586 & _GEN_361 & stq_2_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_exception <= ~_GEN_586 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 3'h2 | (_GEN_361 ? stq_2_bits_uop_exception : io_core_dis_uops_0_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bypassable <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_mem_signed <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_fence <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_fencei <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_amo <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_uses_ldq <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_uses_stq <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_sys_pc2epc <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_unique <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_flush_on_commit <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ldst_is_rs1 <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ldst_val <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_frs3_en <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_fp_val <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_fp_single <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_pf_if <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_ae_if <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_ma_if <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bp_debug_if <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bp_xcpt_if <= ~_GEN_586 & (_GEN_361 ? stq_2_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_addr_valid <= ~_GEN_589 & (clear_store ? ~_GEN_566 & _GEN_388 : ~_GEN_523 & _GEN_388);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_387) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_229;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_2_bits_addr_bits <= _GEN_230;	// @[lsu.scala:210:16, :770:30]
      stq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_2_bits_data_valid <= ~_GEN_589 & (clear_store ? ~_GEN_566 & _GEN_404 : ~_GEN_523 & _GEN_404);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_403) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_2_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_2_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_2_bits_committed <= ~_GEN_578 & (commit_store & _GEN_539 | _GEN_361 & stq_2_bits_committed);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_2_bits_succeeded <= ~_GEN_578 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 3'h2 | (_GEN_232 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 3'h2)) & _GEN_361 & stq_2_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_3_valid <= ~_GEN_590 & (clear_store ? ~_GEN_568 & _GEN_350 : ~_GEN_524 & _GEN_350);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_3_bits_uop_is_rvc <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_fcn_dw <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_load <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_sta <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_std <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_iw_p1_poisoned <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_iw_p2_poisoned <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_br <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_br : io_core_dis_uops_0_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_jalr <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_jal <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_sfb <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_edge_inst <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_taken <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_taken : io_core_dis_uops_0_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_586 | ~_GEN_362)	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_3_bits_uop_ppred <= 4'h0;	// @[lsu.scala:210:16]
    stq_3_bits_uop_prs1_busy <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_prs2_busy <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_prs3_busy <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ppred_busy <= ~_GEN_586 & _GEN_362 & stq_3_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_exception <= ~_GEN_586 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 3'h3 | (_GEN_362 ? stq_3_bits_uop_exception : io_core_dis_uops_0_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bypassable <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_mem_signed <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_fence <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_fencei <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_amo <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_uses_ldq <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_uses_stq <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_sys_pc2epc <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_unique <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_flush_on_commit <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ldst_is_rs1 <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ldst_val <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_frs3_en <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_fp_val <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_fp_single <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_pf_if <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_ae_if <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_ma_if <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bp_debug_if <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bp_xcpt_if <= ~_GEN_586 & (_GEN_362 ? stq_3_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_addr_valid <= ~_GEN_590 & (clear_store ? ~_GEN_568 & _GEN_390 : ~_GEN_524 & _GEN_390);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_389) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_229;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_3_bits_addr_bits <= _GEN_230;	// @[lsu.scala:210:16, :770:30]
      stq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_3_bits_data_valid <= ~_GEN_590 & (clear_store ? ~_GEN_568 & _GEN_406 : ~_GEN_524 & _GEN_406);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_405) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_3_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_3_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_3_bits_committed <= ~_GEN_579 & (commit_store & _GEN_540 | _GEN_362 & stq_3_bits_committed);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_3_bits_succeeded <= ~_GEN_579 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 3'h3 | (_GEN_232 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 3'h3)) & _GEN_362 & stq_3_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_4_valid <= ~_GEN_591 & (clear_store ? ~_GEN_570 & _GEN_352 : ~_GEN_525 & _GEN_352);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_4_bits_uop_is_rvc <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_fcn_dw <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_load <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_sta <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_std <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_iw_p1_poisoned <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_iw_p2_poisoned <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_br <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_br : io_core_dis_uops_0_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_jalr <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_jal <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_sfb <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_edge_inst <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_taken <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_taken : io_core_dis_uops_0_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_586 | ~_GEN_363)	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_4_bits_uop_ppred <= 4'h0;	// @[lsu.scala:210:16]
    stq_4_bits_uop_prs1_busy <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_prs2_busy <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_prs3_busy <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ppred_busy <= ~_GEN_586 & _GEN_363 & stq_4_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_exception <= ~_GEN_586 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 3'h4 | (_GEN_363 ? stq_4_bits_uop_exception : io_core_dis_uops_0_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bypassable <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_mem_signed <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_fence <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_fencei <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_amo <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_uses_ldq <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_uses_stq <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_sys_pc2epc <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_unique <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_flush_on_commit <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ldst_is_rs1 <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ldst_val <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_frs3_en <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_fp_val <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_fp_single <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_pf_if <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_ae_if <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_ma_if <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bp_debug_if <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bp_xcpt_if <= ~_GEN_586 & (_GEN_363 ? stq_4_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_addr_valid <= ~_GEN_591 & (clear_store ? ~_GEN_570 & _GEN_392 : ~_GEN_525 & _GEN_392);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_391) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_229;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_4_bits_addr_bits <= _GEN_230;	// @[lsu.scala:210:16, :770:30]
      stq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_4_bits_data_valid <= ~_GEN_591 & (clear_store ? ~_GEN_570 & _GEN_408 : ~_GEN_525 & _GEN_408);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_407) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_4_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_4_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_4_bits_committed <= ~_GEN_580 & (commit_store & _GEN_541 | _GEN_363 & stq_4_bits_committed);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_4_bits_succeeded <= ~_GEN_580 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 3'h4 | (_GEN_232 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 3'h4)) & _GEN_363 & stq_4_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_5_valid <= ~_GEN_592 & (clear_store ? ~_GEN_572 & _GEN_354 : ~_GEN_526 & _GEN_354);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_5_bits_uop_is_rvc <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_fcn_dw <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_load <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_sta <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_std <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_iw_p1_poisoned <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_iw_p2_poisoned <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_br <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_br : io_core_dis_uops_0_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_jalr <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_jal <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_sfb <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_edge_inst <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_taken <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_taken : io_core_dis_uops_0_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_586 | ~_GEN_364)	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_5_bits_uop_ppred <= 4'h0;	// @[lsu.scala:210:16]
    stq_5_bits_uop_prs1_busy <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_prs2_busy <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_prs3_busy <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ppred_busy <= ~_GEN_586 & _GEN_364 & stq_5_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_exception <= ~_GEN_586 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 3'h5 | (_GEN_364 ? stq_5_bits_uop_exception : io_core_dis_uops_0_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bypassable <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_mem_signed <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_fence <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_fencei <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_amo <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_uses_ldq <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_uses_stq <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_sys_pc2epc <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_unique <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_flush_on_commit <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ldst_is_rs1 <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ldst_val <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_frs3_en <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_fp_val <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_fp_single <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_pf_if <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_ae_if <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_ma_if <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bp_debug_if <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bp_xcpt_if <= ~_GEN_586 & (_GEN_364 ? stq_5_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_addr_valid <= ~_GEN_592 & (clear_store ? ~_GEN_572 & _GEN_394 : ~_GEN_526 & _GEN_394);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_393) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_229;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_5_bits_addr_bits <= _GEN_230;	// @[lsu.scala:210:16, :770:30]
      stq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_5_bits_data_valid <= ~_GEN_592 & (clear_store ? ~_GEN_572 & _GEN_410 : ~_GEN_526 & _GEN_410);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_409) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_5_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_5_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_5_bits_committed <= ~_GEN_581 & (commit_store & _GEN_542 | _GEN_364 & stq_5_bits_committed);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_5_bits_succeeded <= ~_GEN_581 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 3'h5 | (_GEN_232 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 3'h5)) & _GEN_364 & stq_5_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_6_valid <= ~_GEN_593 & (clear_store ? ~_GEN_574 & _GEN_356 : ~_GEN_527 & _GEN_356);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_6_bits_uop_is_rvc <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_fcn_dw <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_load <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_sta <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_std <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_iw_p1_poisoned <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_iw_p2_poisoned <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_br <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_br : io_core_dis_uops_0_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_jalr <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_jal <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_sfb <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_edge_inst <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_taken <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_taken : io_core_dis_uops_0_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_586 | ~_GEN_365)	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_6_bits_uop_ppred <= 4'h0;	// @[lsu.scala:210:16]
    stq_6_bits_uop_prs1_busy <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_prs2_busy <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_prs3_busy <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ppred_busy <= ~_GEN_586 & _GEN_365 & stq_6_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_exception <= ~_GEN_586 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 3'h6 | (_GEN_365 ? stq_6_bits_uop_exception : io_core_dis_uops_0_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bypassable <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_mem_signed <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_fence <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_fencei <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_amo <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_uses_ldq <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_uses_stq <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_sys_pc2epc <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_unique <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_flush_on_commit <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ldst_is_rs1 <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ldst_val <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_frs3_en <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_fp_val <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_fp_single <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_pf_if <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_ae_if <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_ma_if <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bp_debug_if <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bp_xcpt_if <= ~_GEN_586 & (_GEN_365 ? stq_6_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_addr_valid <= ~_GEN_593 & (clear_store ? ~_GEN_574 & _GEN_396 : ~_GEN_527 & _GEN_396);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_395) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_229;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_6_bits_addr_bits <= _GEN_230;	// @[lsu.scala:210:16, :770:30]
      stq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_6_bits_data_valid <= ~_GEN_593 & (clear_store ? ~_GEN_574 & _GEN_412 : ~_GEN_527 & _GEN_412);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_411) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_6_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_6_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_6_bits_committed <= ~_GEN_582 & (commit_store & _GEN_543 | _GEN_365 & stq_6_bits_committed);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_6_bits_succeeded <= ~_GEN_582 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 3'h6 | (_GEN_232 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 3'h6)) & _GEN_365 & stq_6_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_7_valid <= ~_GEN_594 & (clear_store ? ~_GEN_575 & _GEN_358 : ~_GEN_528 & _GEN_358);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_7_bits_uop_is_rvc <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_fcn_dw <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_load <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_sta <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_std <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_iw_p1_poisoned <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_iw_p2_poisoned <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_br <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_br : io_core_dis_uops_0_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_jalr <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_jal <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_sfb <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_edge_inst <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_taken <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_taken : io_core_dis_uops_0_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_586 | ~_GEN_366)	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_7_bits_uop_ppred <= 4'h0;	// @[lsu.scala:210:16]
    stq_7_bits_uop_prs1_busy <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_prs2_busy <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_prs3_busy <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ppred_busy <= ~_GEN_586 & _GEN_366 & stq_7_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_exception <= ~_GEN_586 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & (&mem_xcpt_uops_0_stq_idx) | (_GEN_366 ? stq_7_bits_uop_exception : io_core_dis_uops_0_bits_exception));	// @[lsu.scala:210:16, :304:5, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bypassable <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_mem_signed <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_fence <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_fencei <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_amo <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_uses_ldq <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_uses_stq <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_sys_pc2epc <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_unique <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_flush_on_commit <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ldst_is_rs1 <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ldst_val <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_frs3_en <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_fp_val <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_fp_single <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_pf_if <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_ae_if <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_ma_if <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bp_debug_if <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bp_xcpt_if <= ~_GEN_586 & (_GEN_366 ? stq_7_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_addr_valid <= ~_GEN_594 & (clear_store ? ~_GEN_575 & _GEN_398 : ~_GEN_528 & _GEN_398);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_397) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_229;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_7_bits_addr_bits <= _GEN_230;	// @[lsu.scala:210:16, :770:30]
      stq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_7_bits_data_valid <= ~_GEN_594 & (clear_store ? ~_GEN_575 & _GEN_414 : ~_GEN_528 & _GEN_414);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_413) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_7_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_7_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_7_bits_committed <= ~_GEN_583 & (commit_store & (&idx) | _GEN_366 & stq_7_bits_committed);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1455:18, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_7_bits_succeeded <= ~_GEN_583 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & (&io_dmem_resp_0_bits_uop_stq_idx) | (_GEN_232 | ~(will_fire_store_commit_0_will_fire & (&stq_execute_head))) & _GEN_366 & stq_7_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    if (_T_829) begin	// @[lsu.scala:1598:22]
      ldq_head <= 3'h0;	// @[lsu.scala:214:29]
      ldq_tail <= 3'h0;	// @[lsu.scala:215:29]
      if (reset)
        stq_tail <= 3'h0;	// @[lsu.scala:217:29]
      else
        stq_tail <= stq_commit_head;	// @[lsu.scala:217:29, :218:29]
    end
    else begin	// @[lsu.scala:1598:22]
      if (commit_load)	// @[lsu.scala:1454:49]
        ldq_head <= ldq_head + 3'h1;	// @[lsu.scala:214:29, :305:44, util.scala:203:14]
      if (io_core_brupdate_b2_mispredict & ~io_core_exception) begin	// @[lsu.scala:671:22, :1437:40]
        ldq_tail <= io_core_brupdate_b2_uop_ldq_idx;	// @[lsu.scala:215:29]
        stq_tail <= io_core_brupdate_b2_uop_stq_idx;	// @[lsu.scala:217:29]
      end
      else begin	// @[lsu.scala:1437:40]
        if (dis_ld_val)	// @[lsu.scala:301:85]
          ldq_tail <= _T_10;	// @[lsu.scala:215:29, util.scala:203:14]
        if (dis_st_val)	// @[lsu.scala:302:85]
          stq_tail <= _T_13;	// @[lsu.scala:217:29, util.scala:203:14]
      end
    end
    if (_GEN_584) begin	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
      hella_req_addr <= io_hellacache_req_bits_addr;	// @[lsu.scala:242:34]
      hella_req_cmd <= 5'h0;	// @[lsu.scala:242:34]
      hella_req_size <= 2'h3;	// @[lsu.scala:242:34]
    end
    hella_req_signed <= ~_GEN_584 & hella_req_signed;	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
    hella_req_phys <= _GEN_584 | hella_req_phys;	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
    if (_GEN_585) begin	// @[lsu.scala:243:34, :1529:34, :1535:38]
    end
    else begin	// @[lsu.scala:243:34, :1529:34, :1535:38]
      hella_data_data <= 64'h0;	// @[lsu.scala:243:34]
      hella_xcpt_ma_ld <= _dtlb_io_resp_0_ma_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ma_st <= _dtlb_io_resp_0_ma_st;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_pf_ld <= _dtlb_io_resp_0_pf_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_pf_st <= _dtlb_io_resp_0_pf_st;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ae_ld <= _dtlb_io_resp_0_ae_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ae_st <= _dtlb_io_resp_0_ae_st;	// @[lsu.scala:245:34, :248:20]
    end
    if (_GEN_234 | ~will_fire_hella_incoming_0_will_fire) begin	// @[lsu.scala:244:34, :536:61, :768:39, :775:43, :782:45, :796:44, :804:47]
    end
    else	// @[lsu.scala:244:34, :768:39, :775:43, :782:45, :796:44, :804:47]
      hella_paddr <= exe_tlb_paddr_0;	// @[Cat.scala:33:92, lsu.scala:244:34]
    hella_xcpt_gf_ld <= _GEN_585 & hella_xcpt_gf_ld;	// @[lsu.scala:243:34, :245:34, :1529:34, :1535:38]
    hella_xcpt_gf_st <= _GEN_585 & hella_xcpt_gf_st;	// @[lsu.scala:243:34, :245:34, :1529:34, :1535:38]
    if (will_fire_load_wakeup_0_will_fire) begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_200;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_1 <= _GEN_201;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_2 <= _GEN_202;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_3 <= _GEN_203;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_4 <= _GEN_204;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_5 <= _GEN_205;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_6 <= _GEN_206;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_7 <= &ldq_wakeup_idx;	// @[lsu.scala:398:35, :430:31, :570:49]
    end
    else if (will_fire_load_incoming_0_will_fire) begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_207;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_1 <= _GEN_208;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_2 <= _GEN_209;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_3 <= _GEN_210;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_4 <= _GEN_211;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_5 <= _GEN_212;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_6 <= _GEN_213;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_7 <= &io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:398:35, :572:52]
    end
    else begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_215;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_1 <= _GEN_217;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_2 <= _GEN_219;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_3 <= _GEN_221;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_4 <= _GEN_223;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_5 <= _GEN_225;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_6 <= _GEN_227;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_7 <= _GEN_228;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
    end
    p2_block_load_mask_0 <= p1_block_load_mask_0;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_1 <= p1_block_load_mask_1;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_2 <= p1_block_load_mask_2;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_3 <= p1_block_load_mask_3;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_4 <= p1_block_load_mask_4;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_5 <= p1_block_load_mask_5;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_6 <= p1_block_load_mask_6;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_7 <= p1_block_load_mask_7;	// @[lsu.scala:398:35, :399:35]
    ldq_retry_idx <= _ldq_retry_idx_T_2 & _temp_bits_T ? 3'h0 : _ldq_retry_idx_T_5 & _temp_bits_T_2 ? 3'h1 : _ldq_retry_idx_T_8 & _temp_bits_T_4 ? 3'h2 : _ldq_retry_idx_T_11 & ~(ldq_head[2]) ? 3'h3 : _ldq_retry_idx_T_14 & _temp_bits_T_8 ? 3'h4 : _ldq_retry_idx_T_17 & _temp_bits_T_10 ? 3'h5 : _ldq_retry_idx_T_20 & _temp_bits_T_12 ? 3'h6 : ldq_7_bits_addr_valid & ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7 ? 3'h7 : _ldq_retry_idx_T_2 ? 3'h0 : _ldq_retry_idx_T_5 ? 3'h1 : _ldq_retry_idx_T_8 ? 3'h2 : _ldq_retry_idx_T_11 ? 3'h3 : _ldq_retry_idx_T_14 ? 3'h4 : _ldq_retry_idx_T_17 ? 3'h5 : {2'h3, ~_ldq_retry_idx_T_20};	// @[Mux.scala:47:70, lsu.scala:209:16, :214:29, :305:44, :415:30, :417:36, :418:{39,42}, util.scala:351:{65,72}]
    stq_retry_idx <= _stq_retry_idx_T & stq_commit_head == 3'h0 ? 3'h0 : _stq_retry_idx_T_1 & stq_commit_head < 3'h2 ? 3'h1 : _stq_retry_idx_T_2 & stq_commit_head < 3'h3 ? 3'h2 : _stq_retry_idx_T_3 & ~(stq_commit_head[2]) ? 3'h3 : _stq_retry_idx_T_4 & stq_commit_head < 3'h5 ? 3'h4 : _stq_retry_idx_T_5 & stq_commit_head[2:1] != 2'h3 ? 3'h5 : _stq_retry_idx_T_6 & stq_commit_head != 3'h7 ? 3'h6 : stq_7_bits_addr_valid & stq_7_bits_addr_is_virtual ? 3'h7 : _stq_retry_idx_T ? 3'h0 : _stq_retry_idx_T_1 ? 3'h1 : _stq_retry_idx_T_2 ? 3'h2 : _stq_retry_idx_T_3 ? 3'h3 : _stq_retry_idx_T_4 ? 3'h4 : _stq_retry_idx_T_5 ? 3'h5 : {2'h3, ~_stq_retry_idx_T_6};	// @[Mux.scala:47:70, lsu.scala:210:16, :218:29, :305:44, :422:30, :424:18, util.scala:351:{65,72}]
    ldq_wakeup_idx <= _ldq_wakeup_idx_T_7 & _temp_bits_T ? 3'h0 : _ldq_wakeup_idx_T_15 & _temp_bits_T_2 ? 3'h1 : _ldq_wakeup_idx_T_23 & _temp_bits_T_4 ? 3'h2 : _ldq_wakeup_idx_T_31 & ~(ldq_head[2]) ? 3'h3 : _ldq_wakeup_idx_T_39 & _temp_bits_T_8 ? 3'h4 : _ldq_wakeup_idx_T_47 & _temp_bits_T_10 ? 3'h5 : _ldq_wakeup_idx_T_55 & _temp_bits_T_12 ? 3'h6 : ldq_7_bits_addr_valid & ~ldq_7_bits_executed & ~ldq_7_bits_succeeded & ~ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7 ? 3'h7 : _ldq_wakeup_idx_T_7 ? 3'h0 : _ldq_wakeup_idx_T_15 ? 3'h1 : _ldq_wakeup_idx_T_23 ? 3'h2 : _ldq_wakeup_idx_T_31 ? 3'h3 : _ldq_wakeup_idx_T_39 ? 3'h4 : _ldq_wakeup_idx_T_47 ? 3'h5 : {2'h3, ~_ldq_wakeup_idx_T_55};	// @[Mux.scala:47:70, lsu.scala:209:16, :214:29, :305:44, :417:36, :430:31, :433:{21,36,52,71,74}, util.scala:351:{65,72}]
    can_fire_load_retry_REG <= _dtlb_io_miss_rdy;	// @[lsu.scala:248:20, :470:40]
    can_fire_sta_retry_REG <= _dtlb_io_miss_rdy;	// @[lsu.scala:248:20, :482:41]
    mem_xcpt_valids_0 <= (pf_ld_0 | pf_st_0 | ae_ld_0 | ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_st & _mem_xcpt_uops_WIRE_0_uses_stq | ma_ld_0 | ma_st_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & exe_tlb_uop_0_br_mask) == 8'h0;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :661:56, :662:87, :663:75, :664:75, :665:75, :666:75, :669:32, :670:80, :671:{22,41}, util.scala:118:{51,59}]
    mem_xcpt_uops_0_br_mask <= exe_tlb_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:597:24, :673:32, util.scala:85:{25,27}]
    if (_exe_tlb_uop_T_2) begin	// @[lsu.scala:599:53]
      mem_xcpt_uops_0_rob_idx <= io_core_exe_0_req_bits_uop_rob_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_ldq_idx <= io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_stq_idx <= io_core_exe_0_req_bits_uop_stq_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_uses_ldq <= io_core_exe_0_req_bits_uop_uses_ldq;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_uses_stq <= io_core_exe_0_req_bits_uop_uses_stq;	// @[lsu.scala:673:32]
    end
    else if (will_fire_load_retry_0_will_fire) begin	// @[lsu.scala:536:61]
      mem_xcpt_uops_0_rob_idx <= _GEN_134;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_ldq_idx <= _GEN_136;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_stq_idx <= mem_ldq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_uses_ldq <= _GEN_158;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_uses_stq <= _GEN_160;	// @[lsu.scala:465:79, :673:32]
    end
    else begin	// @[lsu.scala:536:61]
      if (will_fire_sta_retry_0_will_fire) begin	// @[lsu.scala:536:61]
        mem_xcpt_uops_0_rob_idx <= mem_stq_retry_e_out_bits_uop_rob_idx;	// @[lsu.scala:478:79, :673:32]
        mem_xcpt_uops_0_ldq_idx <= _GEN_191;	// @[lsu.scala:478:79, :673:32]
        mem_xcpt_uops_0_stq_idx <= mem_stq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:478:79, :673:32]
      end
      else begin	// @[lsu.scala:536:61]
        mem_xcpt_uops_0_rob_idx <= 5'h0;	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_ldq_idx <= 3'h0;	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_stq_idx <= 3'h0;	// @[lsu.scala:673:32]
      end
      mem_xcpt_uops_0_uses_ldq <= _exe_tlb_uop_T_4_uses_ldq;	// @[lsu.scala:602:24, :673:32]
      mem_xcpt_uops_0_uses_stq <= _exe_tlb_uop_T_4_uses_stq;	// @[lsu.scala:602:24, :673:32]
    end
    if (ma_ld_0)	// @[lsu.scala:661:56]
      mem_xcpt_causes_0 <= 4'h4;	// @[Mux.scala:47:70, lsu.scala:674:32]
    else if (ma_st_0)	// @[lsu.scala:662:87]
      mem_xcpt_causes_0 <= 4'h6;	// @[Mux.scala:47:70, lsu.scala:674:32]
    else if (pf_ld_0)	// @[lsu.scala:663:75]
      mem_xcpt_causes_0 <= 4'hD;	// @[Mux.scala:47:70, lsu.scala:674:32]
    else if (pf_st_0)	// @[lsu.scala:664:75]
      mem_xcpt_causes_0 <= 4'hF;	// @[Mux.scala:47:70, lsu.scala:674:32]
    else	// @[lsu.scala:664:75]
      mem_xcpt_causes_0 <= {2'h1, ~ae_ld_0, 1'h1};	// @[lsu.scala:665:75, :674:32, :678:8, :679:8]
    if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
      mem_xcpt_vaddrs_0 <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:681:32]
    else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_229;	// @[lsu.scala:610:24, :681:32]
    else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_184;	// @[lsu.scala:465:79, :681:32]
    else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_193;	// @[lsu.scala:478:79, :681:32]
    else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= hella_req_addr;	// @[lsu.scala:242:34, :681:32]
    else	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= 40'h0;	// @[lsu.scala:681:32]
    REG <= _T_104 | will_fire_sta_incoming_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :567:63, :720:21, :721:33]
    fired_load_incoming_REG <= will_fire_load_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :896:{51,79}, util.scala:118:59]
    fired_stad_incoming_REG <= will_fire_stad_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :897:{51,79}, util.scala:118:59]
    fired_sta_incoming_REG <= will_fire_sta_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :898:{51,79}, util.scala:118:59]
    fired_std_incoming_REG <= will_fire_std_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :899:{51,79}, util.scala:118:59]
    fired_stdf_incoming <= fp_stdata_fire & (io_core_brupdate_b1_mispredict_mask & io_core_fp_stdata_bits_uop_br_mask) == 8'h0;	// @[Decoupled.scala:51:35, lsu.scala:900:{37,62}, util.scala:118:{51,59}]
    fired_sfence_0 <= will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :901:37]
    fired_release_0 <= will_fire_release_0_will_fire;	// @[lsu.scala:536:61, :902:37]
    fired_load_retry_REG <= will_fire_load_retry_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_125) == 8'h0;	// @[lsu.scala:465:79, :536:61, :903:{51,79}, util.scala:118:{51,59}]
    fired_sta_retry_REG <= will_fire_sta_retry_0_will_fire & _mem_stq_retry_e_out_valid_T == 8'h0;	// @[lsu.scala:536:61, :904:{51,79}, util.scala:118:{51,59}]
    fired_load_wakeup_REG <= will_fire_load_wakeup_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_194) == 8'h0;	// @[lsu.scala:502:88, :536:61, :906:{51,79}, util.scala:118:{51,59}]
    mem_incoming_uop_0_br_mask <= io_core_exe_0_req_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:910:37, util.scala:85:{25,27}]
    mem_incoming_uop_0_rob_idx <= io_core_exe_0_req_bits_uop_rob_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_ldq_idx <= io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_stq_idx <= io_core_exe_0_req_bits_uop_stq_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_fp_val <= io_core_exe_0_req_bits_uop_fp_val;	// @[lsu.scala:910:37]
    mem_ldq_incoming_e_0_bits_uop_br_mask <= _GEN_95[io_core_exe_0_req_bits_uop_ldq_idx] & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:264:49, :911:37, util.scala:85:27, :89:21]
    mem_ldq_incoming_e_0_bits_uop_stq_idx <= _GEN_96[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_ldq_incoming_e_0_bits_uop_mem_size <= _GEN_97[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_ldq_incoming_e_0_bits_st_dep_mask <= _GEN_100[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_stq_incoming_e_0_valid <= _GEN_1[io_core_exe_0_req_bits_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & stq_incoming_e_0_bits_uop_br_mask) == 8'h0;	// @[lsu.scala:223:42, :264:49, :912:37, util.scala:108:31, :118:{51,59}]
    mem_stq_incoming_e_0_bits_uop_br_mask <= stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:264:49, :912:37, util.scala:85:27, :89:21]
    mem_stq_incoming_e_0_bits_uop_rob_idx <= _GEN_35[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_stq_idx <= _GEN_37[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_mem_size <= _GEN_54[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_is_amo <= _GEN_60[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_addr_valid <= _mem_stq_incoming_e_WIRE_0_bits_addr_valid;	// @[lsu.scala:264:49, :912:37]
    mem_stq_incoming_e_0_bits_addr_is_virtual <= _GEN_89[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_data_valid <= _GEN_90[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_ldq_wakeup_e_bits_uop_br_mask <= _GEN_194 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:502:88, :913:37, util.scala:85:27, :89:21]
    mem_ldq_wakeup_e_bits_uop_stq_idx <= mem_ldq_wakeup_e_out_bits_uop_stq_idx;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_wakeup_e_bits_uop_mem_size <= mem_ldq_wakeup_e_out_bits_uop_mem_size;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_wakeup_e_bits_st_dep_mask <= mem_ldq_wakeup_e_out_bits_st_dep_mask;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_retry_e_bits_uop_br_mask <= _GEN_125 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:465:79, :914:37, util.scala:85:27, :89:21]
    mem_ldq_retry_e_bits_uop_stq_idx <= mem_ldq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:465:79, :914:37]
    mem_ldq_retry_e_bits_uop_mem_size <= mem_ldq_retry_e_out_bits_uop_mem_size;	// @[lsu.scala:465:79, :914:37]
    mem_ldq_retry_e_bits_st_dep_mask <= _GEN_100[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79, :914:37]
    mem_stq_retry_e_valid <= _GEN_189 & _mem_stq_retry_e_out_valid_T == 8'h0;	// @[lsu.scala:478:79, :915:37, util.scala:108:31, :118:{51,59}]
    mem_stq_retry_e_bits_uop_br_mask <= _GEN_190 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:478:79, :915:37, util.scala:85:27, :89:21]
    mem_stq_retry_e_bits_uop_rob_idx <= mem_stq_retry_e_out_bits_uop_rob_idx;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_stq_idx <= mem_stq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_mem_size <= mem_stq_retry_e_out_bits_uop_mem_size;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_is_amo <= mem_stq_retry_e_out_bits_uop_is_amo;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_data_valid <= _GEN_90[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :915:37]
    mem_stdf_uop_br_mask <= io_core_fp_stdata_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:924:37, util.scala:85:{25,27}]
    mem_stdf_uop_rob_idx <= io_core_fp_stdata_bits_uop_rob_idx;	// @[lsu.scala:924:37]
    mem_stdf_uop_stq_idx <= io_core_fp_stdata_bits_uop_stq_idx;	// @[lsu.scala:924:37]
    mem_tlb_miss_0 <= exe_tlb_miss_0;	// @[lsu.scala:710:58, :927:41]
    mem_tlb_uncacheable_0 <= ~_dtlb_io_resp_0_cacheable;	// @[lsu.scala:248:20, :713:43, :928:41]
    if (_GEN_236)	// @[lsu.scala:768:39, :770:30, :775:43]
      mem_paddr_0 <= _GEN_230;	// @[lsu.scala:770:30, :929:41]
    else if (will_fire_store_commit_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_88;	// @[lsu.scala:223:42, :929:41]
    else if (will_fire_load_wakeup_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_195;	// @[lsu.scala:502:88, :929:41]
    else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_230;	// @[lsu.scala:770:30, :929:41]
    else if (will_fire_hella_wakeup_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_235;	// @[lsu.scala:824:39, :929:41]
    else	// @[lsu.scala:536:61]
      mem_paddr_0 <= 40'h0;	// @[lsu.scala:929:41]
    if (fired_stad_incoming_REG | fired_sta_incoming_REG | fired_std_incoming_REG)	// @[lsu.scala:897:51, :898:51, :899:51, :942:35, :947:27, :949:41, :955:27, :957:41, :963:27, :965:35]
      clr_bsy_rob_idx_0 <= mem_stq_incoming_e_0_bits_uop_rob_idx;	// @[lsu.scala:912:37, :933:28]
    else if (fired_sfence_0)	// @[lsu.scala:901:37]
      clr_bsy_rob_idx_0 <= mem_incoming_uop_0_rob_idx;	// @[lsu.scala:910:37, :933:28]
    else if (fired_sta_retry_REG)	// @[lsu.scala:904:51]
      clr_bsy_rob_idx_0 <= mem_stq_retry_e_bits_uop_rob_idx;	// @[lsu.scala:915:37, :933:28]
    else	// @[lsu.scala:904:51]
      clr_bsy_rob_idx_0 <= 5'h0;	// @[lsu.scala:933:28]
    if (fired_stad_incoming_REG)	// @[lsu.scala:897:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sta_incoming_REG)	// @[lsu.scala:898:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_std_incoming_REG)	// @[lsu.scala:899:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sfence_0)	// @[lsu.scala:901:37]
      clr_bsy_brmask_0 <= mem_incoming_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:910:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sta_retry_REG)	// @[lsu.scala:904:51]
      clr_bsy_brmask_0 <= mem_stq_retry_e_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:915:37, :934:28, util.scala:85:{25,27}]
    else	// @[lsu.scala:904:51]
      clr_bsy_brmask_0 <= 8'h0;	// @[lsu.scala:934:28]
    io_core_clr_bsy_0_valid_REG <= io_core_exception;	// @[lsu.scala:981:62]
    io_core_clr_bsy_0_valid_REG_1 <= io_core_exception;	// @[lsu.scala:981:101]
    io_core_clr_bsy_0_valid_REG_2 <= io_core_clr_bsy_0_valid_REG_1;	// @[lsu.scala:981:{93,101}]
    if (fired_stdf_incoming) begin	// @[lsu.scala:900:37]
      stdf_clr_bsy_rob_idx <= mem_stdf_uop_rob_idx;	// @[lsu.scala:924:37, :986:33]
      stdf_clr_bsy_brmask <= mem_stdf_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:924:37, :987:33, util.scala:85:{25,27}]
    end
    else begin	// @[lsu.scala:900:37]
      stdf_clr_bsy_rob_idx <= 5'h0;	// @[lsu.scala:986:33]
      stdf_clr_bsy_brmask <= 8'h0;	// @[lsu.scala:987:33]
    end
    io_core_clr_bsy_1_valid_REG <= io_core_exception;	// @[lsu.scala:1006:67]
    io_core_clr_bsy_1_valid_REG_1 <= io_core_exception;	// @[lsu.scala:1006:106]
    io_core_clr_bsy_1_valid_REG_2 <= io_core_clr_bsy_1_valid_REG_1;	// @[lsu.scala:1006:{98,106}]
    lcam_addr_REG <= exe_tlb_paddr_0;	// @[Cat.scala:33:92, lsu.scala:1028:45]
    lcam_addr_REG_1 <= io_dmem_release_bits_address;	// @[lsu.scala:1029:67]
    lcam_ldq_idx_REG <= ldq_wakeup_idx;	// @[lsu.scala:430:31, :1039:58]
    lcam_ldq_idx_REG_1 <= ldq_retry_idx;	// @[lsu.scala:415:30, :1040:58]
    lcam_stq_idx_REG <= stq_retry_idx;	// @[lsu.scala:422:30, :1044:58]
    if (will_fire_load_incoming_0_will_fire) begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= _GEN_207 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_1 <= _GEN_208 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_2 <= _GEN_209 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_3 <= _GEN_210 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_4 <= _GEN_211 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_5 <= _GEN_212 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_6 <= _GEN_213 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_7 <= (&io_core_exe_0_req_bits_uop_ldq_idx) & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
    end
    else if (will_fire_load_retry_0_will_fire) begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= _GEN_214 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_1 <= _GEN_216 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_2 <= _GEN_218 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_3 <= _GEN_220 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_4 <= _GEN_222 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_5 <= _GEN_224 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_6 <= _GEN_226 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_7 <= (&ldq_retry_idx) & dmem_req_fire_0;	// @[lsu.scala:415:30, :574:49, :754:55, :756:36, :780:41, :1058:35]
    end
    else begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_200 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_1 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_201 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_2 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_202 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_3 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_203 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_4 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_204 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_5 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_205 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_6 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_206 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_7 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & (&ldq_wakeup_idx) & dmem_req_fire_0;	// @[lsu.scala:430:31, :536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
    end
    wb_forward_valid_0 <= _WIRE_1_0;	// @[lsu.scala:1066:36, :1191:53]
    if (fired_load_incoming_REG)	// @[lsu.scala:896:51]
      wb_forward_ldq_idx_0 <= mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37, :1067:36]
    else if (fired_load_wakeup_REG)	// @[lsu.scala:906:51]
      wb_forward_ldq_idx_0 <= lcam_ldq_idx_REG;	// @[lsu.scala:1039:58, :1067:36]
    else if (fired_load_retry_REG)	// @[lsu.scala:903:51]
      wb_forward_ldq_idx_0 <= lcam_ldq_idx_REG_1;	// @[lsu.scala:1040:58, :1067:36]
    else	// @[lsu.scala:903:51]
      wb_forward_ldq_idx_0 <= 3'h0;	// @[lsu.scala:1067:36]
    if (_lcam_addr_T_1)	// @[lsu.scala:1027:86]
      wb_forward_ld_addr_0 <= _GEN_240;	// @[lsu.scala:1027:37, :1068:36]
    else if (fired_release_0)	// @[lsu.scala:902:37]
      wb_forward_ld_addr_0 <= _GEN_239;	// @[lsu.scala:1029:41, :1068:36]
    else	// @[lsu.scala:902:37]
      wb_forward_ld_addr_0 <= mem_paddr_0;	// @[lsu.scala:929:41, :1068:36]
    wb_forward_stq_idx_0 <= _forwarding_age_logic_0_io_forwarding_idx;	// @[lsu.scala:1069:36, :1180:57]
    older_nacked_REG <= nacking_loads_0;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_1 <= nacking_loads_1;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_1 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_2 <= nacking_loads_2;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_2 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_3 <= nacking_loads_3;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_3 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_4 <= nacking_loads_4;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_4 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_5 <= nacking_loads_5;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_5 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_6 <= nacking_loads_6;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_6 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_7 <= nacking_loads_7;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_7 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    io_dmem_s1_kill_0_REG_8 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_9 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_10 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_11 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_12 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_13 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_14 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_15 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_16 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_17 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_18 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_19 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_20 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_21 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_22 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_23 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_24 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_25 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_26 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_27 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_28 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_29 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_30 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_31 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    REG_1 <= io_core_exception;	// @[lsu.scala:1191:64]
    REG_2 <= (ldst_addr_matches_0_0 | ldst_addr_matches_0_1 | ldst_addr_matches_0_2 | ldst_addr_matches_0_3 | ldst_addr_matches_0_4 | ldst_addr_matches_0_5 | ldst_addr_matches_0_6 | ldst_addr_matches_0_7) & ~_WIRE_1_0;	// @[lsu.scala:1051:38, :1150:72, :1152:9, :1191:53, :1201:{18,48,53,56}]
    if (will_fire_store_commit_0_will_fire | ~can_fire_store_commit_0)	// @[lsu.scala:493:79, :536:61, :1207:{37,40}]
      store_blocked_counter <= 4'h0;	// @[lsu.scala:1206:36]
    else if (can_fire_store_commit_0 & ~will_fire_store_commit_0_will_fire) begin	// @[lsu.scala:493:79, :536:61, :584:6, :1209:43]
      if (&store_blocked_counter)	// @[lsu.scala:1206:36, :1210:58]
        store_blocked_counter <= 4'hF;	// @[Mux.scala:47:70, lsu.scala:1206:36]
      else	// @[lsu.scala:1210:58]
        store_blocked_counter <= store_blocked_counter + 4'h1;	// @[Mux.scala:47:70, lsu.scala:1206:36, :1210:96]
    end
    r_xcpt_uop_br_mask <= xcpt_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:1238:25, :1245:21, util.scala:85:{25,27}]
    if (use_mem_xcpt) begin	// @[lsu.scala:1243:115]
      r_xcpt_uop_rob_idx <= mem_xcpt_uops_0_rob_idx;	// @[lsu.scala:673:32, :1238:25]
      r_xcpt_cause <= {1'h0, mem_xcpt_causes_0};	// @[lsu.scala:674:32, :1238:25, :1252:28]
    end
    else begin	// @[lsu.scala:1243:115]
      r_xcpt_uop_rob_idx <= _GEN_504;	// @[lsu.scala:1238:25, util.scala:363:52]
      r_xcpt_cause <= 5'h10;	// @[lsu.scala:1238:25, :1252:28]
    end
    r_xcpt_badvaddr <= mem_xcpt_vaddrs_0;	// @[lsu.scala:681:32, :1238:25]
    io_core_ld_miss_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69, :1382:37]
    spec_ld_succeed_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69, :1384:13]
    spec_ld_succeed_REG_1 <= mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37, :1386:56]
    if (reset) begin
      hella_state <= 3'h0;	// @[lsu.scala:241:38]
      live_store_mask <= 8'h0;	// @[lsu.scala:259:32]
      clr_bsy_valid_0 <= 1'h0;	// @[lsu.scala:932:32]
      stdf_clr_bsy_valid <= 1'h0;	// @[lsu.scala:985:37]
      r_xcpt_valid <= 1'h0;	// @[lsu.scala:1237:29]
    end
    else begin
      hella_state <= _GEN_595[hella_state];	// @[lsu.scala:241:38, :1529:{21,34}, :1531:35, :1535:{28,38}, :1541:34, :1552:{28,43}, :1554:17, :1555:{28,38}, :1557:63, :1562:{28,40}, :1564:69, :1578:{28,42}, :1581:76, :1584:40]
      live_store_mask <= ({8{dis_st_val}} & 8'h1 << stq_tail | next_live_store_mask) & ~{stq_7_valid & (|_T_766), stq_6_valid & (|_T_756), stq_5_valid & (|_T_746), stq_4_valid & (|_T_736), stq_3_valid & (|_T_726), stq_2_valid & (|_T_716), stq_1_valid & (|_T_706), stq_0_valid & (|_T_696)} & ~{_T_829 & ~reset & _T_854, _T_829 & ~reset & _T_851, _T_829 & ~reset & _T_848, _T_829 & ~reset & _T_845, _T_829 & ~reset & _T_842, _T_829 & ~reset & _T_839, _T_829 & ~reset & _T_836, _T_829 & ~reset & _T_833};	// @[lsu.scala:210:16, :217:29, :259:32, :260:{33,71}, :302:85, :336:{31,72}, :1403:25, :1406:5, :1410:7, :1596:36, :1598:22, :1599:3, :1604:5, :1624:38, :1625:9, :1649:{21,40,48}, :1650:{21,42}, util.scala:118:{51,59}]
      if (fired_stad_incoming_REG)	// @[lsu.scala:897:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 8'h0;	// @[lsu.scala:912:37, :927:41, :932:32, :944:29, :945:{29,68}, util.scala:118:{51,59}]
      else if (fired_sta_incoming_REG)	// @[lsu.scala:898:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 8'h0;	// @[lsu.scala:912:37, :927:41, :932:32, :952:29, :953:{29,69}, util.scala:118:{51,59}]
      else if (fired_std_incoming_REG)	// @[lsu.scala:899:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_addr_valid & ~mem_stq_incoming_e_0_bits_addr_is_virtual & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 8'h0;	// @[lsu.scala:912:37, :932:32, :960:29, :961:{29,74}, util.scala:118:{51,59}]
      else	// @[lsu.scala:899:51]
        clr_bsy_valid_0 <= fired_sfence_0 | fired_sta_retry_REG & mem_stq_retry_e_valid & mem_stq_retry_e_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_retry_e_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_retry_e_bits_uop_br_mask) == 8'h0;	// @[lsu.scala:901:37, :904:51, :915:37, :927:41, :932:32, :937:25, :965:35, :966:27, :969:38, :970:27, :972:29, :973:29, util.scala:118:{51,59}]
      stdf_clr_bsy_valid <= fired_stdf_incoming & _GEN_1[mem_stdf_uop_stq_idx] & _GEN_86[mem_stdf_uop_stq_idx] & ~_GEN_89[mem_stdf_uop_stq_idx] & ~_GEN_60[mem_stdf_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & mem_stdf_uop_br_mask) == 8'h0;	// @[lsu.scala:223:42, :900:37, :924:37, :985:37, :988:24, :991:30, :993:{26,62}, :995:29, :996:29, util.scala:118:{51,59}]
      r_xcpt_valid <= (ld_xcpt_valid | mem_xcpt_valids_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & xcpt_uop_br_mask) == 8'h0;	// @[lsu.scala:669:32, :671:22, :1237:29, :1240:44, :1245:21, :1247:34, :1248:39, util.scala:118:{51,59}]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         _GEN_596 = ~dis_ld_val & dis_st_val;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_597 = ~will_fire_load_incoming_0_will_fire & ~will_fire_load_retry_0_will_fire & ~will_fire_store_commit_0_will_fire;	// @[lsu.scala:536:61, :768:39, :775:43, :782:45]
    wire         _GEN_598 = _GEN_597 & ~will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:536:61, :782:45, :796:44]
    wire  [7:0]  _GEN_599 = {{ldq_7_bits_forward_std_val}, {ldq_6_bits_forward_std_val}, {ldq_5_bits_forward_std_val}, {ldq_4_bits_forward_std_val}, {ldq_3_bits_forward_std_val}, {ldq_2_bits_forward_std_val}, {ldq_1_bits_forward_std_val}, {ldq_0_bits_forward_std_val}};	// @[lsu.scala:209:16, :1461:39]
    always @(posedge clock) begin	// @[lsu.scala:223:10]
      if (~reset & ~(io_core_brupdate_b2_mispredict | _GEN_2 | stq_head == stq_execute_head | stq_tail == stq_execute_head)) begin	// @[lsu.scala:216:29, :217:29, :219:29, :223:{10,42}, :225:{20,41}, :226:20]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:223:10]
          $error("Assertion failed: stq_execute_head got off track.\n    at lsu.scala:223 assert (io.core.brupdate.b2.mispredict ||\n");	// @[lsu.scala:223:10]
        if (`STOP_COND_)	// @[lsu.scala:223:10]
          $fatal;	// @[lsu.scala:223:10]
      end
      if (dis_ld_val & ~reset & ldq_tail != io_core_dis_uops_0_bits_ldq_idx) begin	// @[lsu.scala:215:29, :301:85, :317:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val & ~reset & _GEN_94[ldq_tail]) begin	// @[lsu.scala:215:29, :301:85, :305:44, :318:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_596 & ~reset & stq_tail != io_core_dis_uops_0_bits_stq_idx) begin	// @[lsu.scala:217:29, :321:5, :329:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_596 & ~reset & _GEN_1[stq_tail]) begin	// @[lsu.scala:217:29, :223:42, :321:5, :322:39, :330:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val & dis_st_val) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (~reset & io_core_exe_0_req_valid & ~(_T_104 | will_fire_sta_incoming_0_will_fire | will_fire_std_incoming_0_will_fire | will_fire_sfence_0_will_fire)) begin	// @[lsu.scala:536:61, :567:{11,34,63,151}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:567:11]
          $error("Assertion failed\n    at lsu.scala:567 assert(!(exe_req(w).valid && !(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) || will_fire_std_incoming(w) || will_fire_sfence(w))))\n");	// @[lsu.scala:567:11]
        if (`STOP_COND_)	// @[lsu.scala:567:11]
          $fatal;	// @[lsu.scala:567:11]
      end
      if (~reset & (|hella_state) & hella_req_cmd == 5'h14) begin	// @[lsu.scala:241:38, :242:34, :593:{9,24,53}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:593:9]
          $error("Assertion failed: SFENCE through hella interface not supported\n    at lsu.scala:593 assert(!(hella_state =/= h_ready && hella_req.cmd === rocket.M_SFENCE),\n");	// @[lsu.scala:593:9]
        if (`STOP_COND_)	// @[lsu.scala:593:9]
          $fatal;	// @[lsu.scala:593:9]
      end
      if (~reset & ~_will_fire_store_commit_0_T_2 & exe_tlb_uop_0_is_fence) begin	// @[lsu.scala:538:31, :576:25, :597:24, :684:12]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:684:12]
          $error("Assertion failed: Fence is pretending to talk to the TLB\n    at lsu.scala:684 assert (!(dtlb.io.req(w).valid && exe_tlb_uop(w).is_fence), \"Fence is pretending to talk to the TLB\")\n");	// @[lsu.scala:684:12]
        if (`STOP_COND_)	// @[lsu.scala:684:12]
          $fatal;	// @[lsu.scala:684:12]
      end
      if (~reset & (will_fire_load_incoming_0_will_fire | will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire) & io_core_exe_0_req_bits_mxcpt_valid & ~_will_fire_store_commit_0_T_2 & ~(exe_tlb_uop_0_ctrl_is_load | exe_tlb_uop_0_ctrl_is_sta)) begin	// @[lsu.scala:536:61, :538:31, :576:25, :597:24, :685:{12,72}, :687:{5,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:685:12]
          $error("Assertion failed: A uop that's not a load or store-address is throwing a memory exception.\n    at lsu.scala:685 assert (!((will_fire_load_incoming(w) || will_fire_sta_incoming(w) || will_fire_stad_incoming(w)) &&\n");	// @[lsu.scala:685:12]
        if (`STOP_COND_)	// @[lsu.scala:685:12]
          $fatal;	// @[lsu.scala:685:12]
      end
      if (~reset & ~(exe_tlb_paddr_0 == _dtlb_io_resp_0_paddr | io_core_exe_0_req_bits_sfence_valid)) begin	// @[Cat.scala:33:92, lsu.scala:248:20, :716:{12,30,56}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:716:12]
          $error("Assertion failed: [lsu] paddrs should match.\n    at lsu.scala:716 assert (exe_tlb_paddr(w) === dtlb.io.resp(w).paddr || exe_req(w).bits.sfence.valid, \"[lsu] paddrs should match.\")\n");	// @[lsu.scala:716:12]
        if (`STOP_COND_)	// @[lsu.scala:716:12]
          $fatal;	// @[lsu.scala:716:12]
      end
      if (mem_xcpt_valids_0 & ~reset & ~REG) begin	// @[lsu.scala:669:32, :720:{13,21}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:720:13]
          $error("Assertion failed\n    at lsu.scala:720 assert(RegNext(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) ||\n");	// @[lsu.scala:720:13]
        if (`STOP_COND_)	// @[lsu.scala:720:13]
          $fatal;	// @[lsu.scala:720:13]
      end
      if (mem_xcpt_valids_0 & ~reset & (mem_xcpt_uops_0_uses_ldq ^ ~mem_xcpt_uops_0_uses_stq)) begin	// @[lsu.scala:669:32, :673:32, :723:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:723:13]
          $error("Assertion failed\n    at lsu.scala:723 assert(mem_xcpt_uops(w).uses_ldq ^ mem_xcpt_uops(w).uses_stq)\n");	// @[lsu.scala:723:13]
        if (`STOP_COND_)	// @[lsu.scala:723:13]
          $fatal;	// @[lsu.scala:723:13]
      end
      if (will_fire_load_incoming_0_will_fire & ~reset & _GEN_99[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[lsu.scala:264:49, :536:61, :774:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:774:13]
          $error("Assertion failed\n    at lsu.scala:774 assert(!ldq_incoming_e(w).bits.executed)\n");	// @[lsu.scala:774:13]
        if (`STOP_COND_)	// @[lsu.scala:774:13]
          $fatal;	// @[lsu.scala:774:13]
      end
      if (~will_fire_load_incoming_0_will_fire & will_fire_load_retry_0_will_fire & ~reset & _GEN_99[ldq_retry_idx]) begin	// @[lsu.scala:264:49, :415:30, :465:79, :536:61, :768:39, :781:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:781:13]
          $error("Assertion failed\n    at lsu.scala:781 assert(!ldq_retry_e.bits.executed)\n");	// @[lsu.scala:781:13]
        if (`STOP_COND_)	// @[lsu.scala:781:13]
          $fatal;	// @[lsu.scala:781:13]
      end
      if (_GEN_597 & will_fire_load_wakeup_0_will_fire & ~reset & ~(~_GEN_198 & ~_GEN_196)) begin	// @[lsu.scala:502:88, :505:31, :506:31, :536:61, :782:45, :803:{13,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:803:13]
          $error("Assertion failed\n    at lsu.scala:803 assert(!ldq_wakeup_e.bits.executed && !ldq_wakeup_e.bits.addr_is_virtual)\n");	// @[lsu.scala:803:13]
        if (`STOP_COND_)	// @[lsu.scala:803:13]
          $fatal;	// @[lsu.scala:803:13]
      end
      if (_GEN_598 & will_fire_hella_incoming_0_will_fire & ~reset & hella_state != 3'h1) begin	// @[lsu.scala:241:38, :305:44, :536:61, :796:44, :805:{13,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:805:13]
          $error("Assertion failed\n    at lsu.scala:805 assert(hella_state === h_s1)\n");	// @[lsu.scala:805:13]
        if (`STOP_COND_)	// @[lsu.scala:805:13]
          $fatal;	// @[lsu.scala:805:13]
      end
      if (_GEN_598 & ~will_fire_hella_incoming_0_will_fire & will_fire_hella_wakeup_0_will_fire & ~reset & hella_state != 3'h5) begin	// @[lsu.scala:241:38, :305:44, :536:61, :796:44, :804:47, :822:{13,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:822:13]
          $error("Assertion failed\n    at lsu.scala:822 assert(hella_state === h_replay)\n");	// @[lsu.scala:822:13]
        if (`STOP_COND_)	// @[lsu.scala:822:13]
          $fatal;	// @[lsu.scala:822:13]
      end
      if (_T_141 & ~reset & will_fire_load_incoming_0_will_fire & _GEN_98[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[lsu.scala:264:49, :536:61, :837:38, :846:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:846:13]
          $error("Assertion failed: [lsu] Incoming load is overwriting a valid address\n    at lsu.scala:846 assert(!(will_fire_load_incoming(w) && ldq_incoming_e(w).bits.addr.valid),\n");	// @[lsu.scala:846:13]
        if (`STOP_COND_)	// @[lsu.scala:846:13]
          $fatal;	// @[lsu.scala:846:13]
      end
      if (_T_158 & ~reset & will_fire_sta_incoming_0_will_fire & _mem_stq_incoming_e_WIRE_0_bits_addr_valid) begin	// @[lsu.scala:264:49, :536:61, :850:67, :860:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:860:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid address\n    at lsu.scala:860 assert(!(will_fire_sta_incoming(w) && stq_incoming_e(w).bits.addr.valid),\n");	// @[lsu.scala:860:13]
        if (`STOP_COND_)	// @[lsu.scala:860:13]
          $fatal;	// @[lsu.scala:860:13]
      end
      if (_T_173 & ~reset & _GEN_90[sidx]) begin	// @[lsu.scala:223:42, :870:67, :872:21, :875:33, :879:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:879:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid data entry\n    at lsu.scala:879 assert(!(stq(sidx).bits.data.valid),\n");	// @[lsu.scala:879:13]
        if (`STOP_COND_)	// @[lsu.scala:879:13]
          $fatal;	// @[lsu.scala:879:13]
      end
      if (io_dmem_nack_0_valid & io_dmem_nack_0_bits_is_hella & ~reset & ~(hella_state == 3'h4 | hella_state == 3'h6)) begin	// @[lsu.scala:241:38, :305:44, :1290:{15,28,39,54}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1290:15]
          $error("Assertion failed\n    at lsu.scala:1290 assert(hella_state === h_wait || hella_state === h_dead)\n");	// @[lsu.scala:1290:15]
        if (`STOP_COND_)	// @[lsu.scala:1290:15]
          $fatal;	// @[lsu.scala:1290:15]
      end
      if (_GEN_284 & ~_GEN_285) begin	// @[lsu.scala:1294:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1294:15]
          $error("Assertion failed\n    at lsu.scala:1294 assert(ldq(io.dmem.nack(w).bits.uop.ldq_idx).bits.executed)\n");	// @[lsu.scala:1294:15]
        if (`STOP_COND_)	// @[lsu.scala:1294:15]
          $fatal;	// @[lsu.scala:1294:15]
      end
      if (_GEN_283 & ~io_dmem_nack_0_bits_uop_uses_ldq & ~reset & ~io_dmem_nack_0_bits_uop_uses_stq) begin	// @[lsu.scala:1289:7, :1293:7, :1300:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1300:15]
          $error("Assertion failed\n    at lsu.scala:1300 assert(io.dmem.nack(w).bits.uop.uses_stq)\n");	// @[lsu.scala:1300:15]
        if (`STOP_COND_)	// @[lsu.scala:1300:15]
          $fatal;	// @[lsu.scala:1300:15]
      end
      if (_GEN_293 & ~reset & io_dmem_resp_0_bits_is_hella) begin	// @[lsu.scala:1310:7, :1311:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1311:15]
          $error("Assertion failed\n    at lsu.scala:1311 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[lsu.scala:1311:15]
        if (`STOP_COND_)	// @[lsu.scala:1311:15]
          $fatal;	// @[lsu.scala:1311:15]
      end
      if (_GEN_293 & ~reset & (send_iresp ^ ~send_fresp)) begin	// @[lsu.scala:1310:7, :1313:58, :1314:58, :1323:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1323:15]
          $error("Assertion failed\n    at lsu.scala:1323 assert(send_iresp ^ send_fresp)\n");	// @[lsu.scala:1323:15]
        if (`STOP_COND_)	// @[lsu.scala:1323:15]
          $fatal;	// @[lsu.scala:1323:15]
      end
      if (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & ~reset & io_dmem_resp_0_bits_is_hella) begin	// @[lsu.scala:1310:7, :1331:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1331:15]
          $error("Assertion failed\n    at lsu.scala:1331 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[lsu.scala:1331:15]
        if (`STOP_COND_)	// @[lsu.scala:1331:15]
          $fatal;	// @[lsu.scala:1331:15]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_0_bits_uop_br_mask)) & stq_0_valid & stq_0_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_1_bits_uop_br_mask)) & stq_1_valid & stq_1_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_2_bits_uop_br_mask)) & stq_2_valid & stq_2_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_3_bits_uop_br_mask)) & stq_3_valid & stq_3_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_4_bits_uop_br_mask)) & stq_4_valid & stq_4_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_5_bits_uop_br_mask)) & stq_5_valid & stq_5_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_6_bits_uop_br_mask)) & stq_6_valid & stq_6_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_7_bits_uop_br_mask)) & stq_7_valid & stq_7_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (_GEN_313 & ~_GEN_314) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_312 & ~reset & ~((_GEN_99[idx] | _GEN_599[idx]) & _GEN_199[idx])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    logic [31:0] _RANDOM_95;
    logic [31:0] _RANDOM_96;
    logic [31:0] _RANDOM_97;
    logic [31:0] _RANDOM_98;
    logic [31:0] _RANDOM_99;
    logic [31:0] _RANDOM_100;
    logic [31:0] _RANDOM_101;
    logic [31:0] _RANDOM_102;
    logic [31:0] _RANDOM_103;
    logic [31:0] _RANDOM_104;
    logic [31:0] _RANDOM_105;
    logic [31:0] _RANDOM_106;
    logic [31:0] _RANDOM_107;
    logic [31:0] _RANDOM_108;
    logic [31:0] _RANDOM_109;
    logic [31:0] _RANDOM_110;
    logic [31:0] _RANDOM_111;
    logic [31:0] _RANDOM_112;
    logic [31:0] _RANDOM_113;
    logic [31:0] _RANDOM_114;
    logic [31:0] _RANDOM_115;
    logic [31:0] _RANDOM_116;
    logic [31:0] _RANDOM_117;
    logic [31:0] _RANDOM_118;
    logic [31:0] _RANDOM_119;
    logic [31:0] _RANDOM_120;
    logic [31:0] _RANDOM_121;
    logic [31:0] _RANDOM_122;
    logic [31:0] _RANDOM_123;
    logic [31:0] _RANDOM_124;
    logic [31:0] _RANDOM_125;
    logic [31:0] _RANDOM_126;
    logic [31:0] _RANDOM_127;
    logic [31:0] _RANDOM_128;
    logic [31:0] _RANDOM_129;
    logic [31:0] _RANDOM_130;
    logic [31:0] _RANDOM_131;
    logic [31:0] _RANDOM_132;
    logic [31:0] _RANDOM_133;
    logic [31:0] _RANDOM_134;
    logic [31:0] _RANDOM_135;
    logic [31:0] _RANDOM_136;
    logic [31:0] _RANDOM_137;
    logic [31:0] _RANDOM_138;
    logic [31:0] _RANDOM_139;
    logic [31:0] _RANDOM_140;
    logic [31:0] _RANDOM_141;
    logic [31:0] _RANDOM_142;
    logic [31:0] _RANDOM_143;
    logic [31:0] _RANDOM_144;
    logic [31:0] _RANDOM_145;
    logic [31:0] _RANDOM_146;
    logic [31:0] _RANDOM_147;
    logic [31:0] _RANDOM_148;
    logic [31:0] _RANDOM_149;
    logic [31:0] _RANDOM_150;
    logic [31:0] _RANDOM_151;
    logic [31:0] _RANDOM_152;
    logic [31:0] _RANDOM_153;
    logic [31:0] _RANDOM_154;
    logic [31:0] _RANDOM_155;
    logic [31:0] _RANDOM_156;
    logic [31:0] _RANDOM_157;
    logic [31:0] _RANDOM_158;
    logic [31:0] _RANDOM_159;
    logic [31:0] _RANDOM_160;
    logic [31:0] _RANDOM_161;
    logic [31:0] _RANDOM_162;
    logic [31:0] _RANDOM_163;
    logic [31:0] _RANDOM_164;
    logic [31:0] _RANDOM_165;
    logic [31:0] _RANDOM_166;
    logic [31:0] _RANDOM_167;
    logic [31:0] _RANDOM_168;
    logic [31:0] _RANDOM_169;
    logic [31:0] _RANDOM_170;
    logic [31:0] _RANDOM_171;
    logic [31:0] _RANDOM_172;
    logic [31:0] _RANDOM_173;
    logic [31:0] _RANDOM_174;
    logic [31:0] _RANDOM_175;
    logic [31:0] _RANDOM_176;
    logic [31:0] _RANDOM_177;
    logic [31:0] _RANDOM_178;
    logic [31:0] _RANDOM_179;
    logic [31:0] _RANDOM_180;
    logic [31:0] _RANDOM_181;
    logic [31:0] _RANDOM_182;
    logic [31:0] _RANDOM_183;
    logic [31:0] _RANDOM_184;
    logic [31:0] _RANDOM_185;
    logic [31:0] _RANDOM_186;
    logic [31:0] _RANDOM_187;
    logic [31:0] _RANDOM_188;
    logic [31:0] _RANDOM_189;
    logic [31:0] _RANDOM_190;
    logic [31:0] _RANDOM_191;
    logic [31:0] _RANDOM_192;
    logic [31:0] _RANDOM_193;
    logic [31:0] _RANDOM_194;
    logic [31:0] _RANDOM_195;
    logic [31:0] _RANDOM_196;
    logic [31:0] _RANDOM_197;
    logic [31:0] _RANDOM_198;
    logic [31:0] _RANDOM_199;
    logic [31:0] _RANDOM_200;
    logic [31:0] _RANDOM_201;
    logic [31:0] _RANDOM_202;
    logic [31:0] _RANDOM_203;
    logic [31:0] _RANDOM_204;
    logic [31:0] _RANDOM_205;
    logic [31:0] _RANDOM_206;
    logic [31:0] _RANDOM_207;
    logic [31:0] _RANDOM_208;
    logic [31:0] _RANDOM_209;
    logic [31:0] _RANDOM_210;
    logic [31:0] _RANDOM_211;
    logic [31:0] _RANDOM_212;
    logic [31:0] _RANDOM_213;
    logic [31:0] _RANDOM_214;
    logic [31:0] _RANDOM_215;
    logic [31:0] _RANDOM_216;
    logic [31:0] _RANDOM_217;
    logic [31:0] _RANDOM_218;
    logic [31:0] _RANDOM_219;
    logic [31:0] _RANDOM_220;
    logic [31:0] _RANDOM_221;
    logic [31:0] _RANDOM_222;
    logic [31:0] _RANDOM_223;
    logic [31:0] _RANDOM_224;
    logic [31:0] _RANDOM_225;
    logic [31:0] _RANDOM_226;
    logic [31:0] _RANDOM_227;
    logic [31:0] _RANDOM_228;
    logic [31:0] _RANDOM_229;
    logic [31:0] _RANDOM_230;
    logic [31:0] _RANDOM_231;
    logic [31:0] _RANDOM_232;
    logic [31:0] _RANDOM_233;
    logic [31:0] _RANDOM_234;
    logic [31:0] _RANDOM_235;
    logic [31:0] _RANDOM_236;
    logic [31:0] _RANDOM_237;
    logic [31:0] _RANDOM_238;
    logic [31:0] _RANDOM_239;
    logic [31:0] _RANDOM_240;
    logic [31:0] _RANDOM_241;
    logic [31:0] _RANDOM_242;
    logic [31:0] _RANDOM_243;
    logic [31:0] _RANDOM_244;
    logic [31:0] _RANDOM_245;
    logic [31:0] _RANDOM_246;
    logic [31:0] _RANDOM_247;
    logic [31:0] _RANDOM_248;
    logic [31:0] _RANDOM_249;
    logic [31:0] _RANDOM_250;
    logic [31:0] _RANDOM_251;
    logic [31:0] _RANDOM_252;
    logic [31:0] _RANDOM_253;
    logic [31:0] _RANDOM_254;
    logic [31:0] _RANDOM_255;
    logic [31:0] _RANDOM_256;
    logic [31:0] _RANDOM_257;
    logic [31:0] _RANDOM_258;
    logic [31:0] _RANDOM_259;
    logic [31:0] _RANDOM_260;
    logic [31:0] _RANDOM_261;
    logic [31:0] _RANDOM_262;
    logic [31:0] _RANDOM_263;
    logic [31:0] _RANDOM_264;
    logic [31:0] _RANDOM_265;
    logic [31:0] _RANDOM_266;
    logic [31:0] _RANDOM_267;
    logic [31:0] _RANDOM_268;
    logic [31:0] _RANDOM_269;
    logic [31:0] _RANDOM_270;
    logic [31:0] _RANDOM_271;
    logic [31:0] _RANDOM_272;
    logic [31:0] _RANDOM_273;
    logic [31:0] _RANDOM_274;
    logic [31:0] _RANDOM_275;
    logic [31:0] _RANDOM_276;
    logic [31:0] _RANDOM_277;
    logic [31:0] _RANDOM_278;
    logic [31:0] _RANDOM_279;
    logic [31:0] _RANDOM_280;
    logic [31:0] _RANDOM_281;
    logic [31:0] _RANDOM_282;
    logic [31:0] _RANDOM_283;
    logic [31:0] _RANDOM_284;
    logic [31:0] _RANDOM_285;
    logic [31:0] _RANDOM_286;
    logic [31:0] _RANDOM_287;
    logic [31:0] _RANDOM_288;
    logic [31:0] _RANDOM_289;
    logic [31:0] _RANDOM_290;
    logic [31:0] _RANDOM_291;
    logic [31:0] _RANDOM_292;
    logic [31:0] _RANDOM_293;
    logic [31:0] _RANDOM_294;
    logic [31:0] _RANDOM_295;
    logic [31:0] _RANDOM_296;
    logic [31:0] _RANDOM_297;
    logic [31:0] _RANDOM_298;
    logic [31:0] _RANDOM_299;
    logic [31:0] _RANDOM_300;
    logic [31:0] _RANDOM_301;
    logic [31:0] _RANDOM_302;
    logic [31:0] _RANDOM_303;
    logic [31:0] _RANDOM_304;
    logic [31:0] _RANDOM_305;
    logic [31:0] _RANDOM_306;
    logic [31:0] _RANDOM_307;
    logic [31:0] _RANDOM_308;
    logic [31:0] _RANDOM_309;
    logic [31:0] _RANDOM_310;
    logic [31:0] _RANDOM_311;
    logic [31:0] _RANDOM_312;
    logic [31:0] _RANDOM_313;
    logic [31:0] _RANDOM_314;
    logic [31:0] _RANDOM_315;
    logic [31:0] _RANDOM_316;
    logic [31:0] _RANDOM_317;
    logic [31:0] _RANDOM_318;
    logic [31:0] _RANDOM_319;
    logic [31:0] _RANDOM_320;
    logic [31:0] _RANDOM_321;
    logic [31:0] _RANDOM_322;
    logic [31:0] _RANDOM_323;
    logic [31:0] _RANDOM_324;
    logic [31:0] _RANDOM_325;
    logic [31:0] _RANDOM_326;
    logic [31:0] _RANDOM_327;
    logic [31:0] _RANDOM_328;
    logic [31:0] _RANDOM_329;
    logic [31:0] _RANDOM_330;
    logic [31:0] _RANDOM_331;
    logic [31:0] _RANDOM_332;
    logic [31:0] _RANDOM_333;
    logic [31:0] _RANDOM_334;
    logic [31:0] _RANDOM_335;
    logic [31:0] _RANDOM_336;
    logic [31:0] _RANDOM_337;
    logic [31:0] _RANDOM_338;
    logic [31:0] _RANDOM_339;
    logic [31:0] _RANDOM_340;
    logic [31:0] _RANDOM_341;
    logic [31:0] _RANDOM_342;
    logic [31:0] _RANDOM_343;
    logic [31:0] _RANDOM_344;
    logic [31:0] _RANDOM_345;
    logic [31:0] _RANDOM_346;
    logic [31:0] _RANDOM_347;
    logic [31:0] _RANDOM_348;
    logic [31:0] _RANDOM_349;
    logic [31:0] _RANDOM_350;
    logic [31:0] _RANDOM_351;
    logic [31:0] _RANDOM_352;
    logic [31:0] _RANDOM_353;
    logic [31:0] _RANDOM_354;
    logic [31:0] _RANDOM_355;
    logic [31:0] _RANDOM_356;
    logic [31:0] _RANDOM_357;
    logic [31:0] _RANDOM_358;
    logic [31:0] _RANDOM_359;
    logic [31:0] _RANDOM_360;
    logic [31:0] _RANDOM_361;
    logic [31:0] _RANDOM_362;
    logic [31:0] _RANDOM_363;
    logic [31:0] _RANDOM_364;
    logic [31:0] _RANDOM_365;
    logic [31:0] _RANDOM_366;
    logic [31:0] _RANDOM_367;
    logic [31:0] _RANDOM_368;
    logic [31:0] _RANDOM_369;
    logic [31:0] _RANDOM_370;
    logic [31:0] _RANDOM_371;
    logic [31:0] _RANDOM_372;
    logic [31:0] _RANDOM_373;
    logic [31:0] _RANDOM_374;
    logic [31:0] _RANDOM_375;
    logic [31:0] _RANDOM_376;
    logic [31:0] _RANDOM_377;
    logic [31:0] _RANDOM_378;
    logic [31:0] _RANDOM_379;
    logic [31:0] _RANDOM_380;
    logic [31:0] _RANDOM_381;
    logic [31:0] _RANDOM_382;
    logic [31:0] _RANDOM_383;
    logic [31:0] _RANDOM_384;
    logic [31:0] _RANDOM_385;
    logic [31:0] _RANDOM_386;
    logic [31:0] _RANDOM_387;
    logic [31:0] _RANDOM_388;
    logic [31:0] _RANDOM_389;
    logic [31:0] _RANDOM_390;
    logic [31:0] _RANDOM_391;
    logic [31:0] _RANDOM_392;
    logic [31:0] _RANDOM_393;
    logic [31:0] _RANDOM_394;
    logic [31:0] _RANDOM_395;
    logic [31:0] _RANDOM_396;
    logic [31:0] _RANDOM_397;
    logic [31:0] _RANDOM_398;
    logic [31:0] _RANDOM_399;
    logic [31:0] _RANDOM_400;
    logic [31:0] _RANDOM_401;
    logic [31:0] _RANDOM_402;
    logic [31:0] _RANDOM_403;
    logic [31:0] _RANDOM_404;
    logic [31:0] _RANDOM_405;
    logic [31:0] _RANDOM_406;
    logic [31:0] _RANDOM_407;
    logic [31:0] _RANDOM_408;
    logic [31:0] _RANDOM_409;
    logic [31:0] _RANDOM_410;
    logic [31:0] _RANDOM_411;
    logic [31:0] _RANDOM_412;
    logic [31:0] _RANDOM_413;
    logic [31:0] _RANDOM_414;
    logic [31:0] _RANDOM_415;
    logic [31:0] _RANDOM_416;
    logic [31:0] _RANDOM_417;
    logic [31:0] _RANDOM_418;
    logic [31:0] _RANDOM_419;
    logic [31:0] _RANDOM_420;
    logic [31:0] _RANDOM_421;
    logic [31:0] _RANDOM_422;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        _RANDOM_95 = `RANDOM;
        _RANDOM_96 = `RANDOM;
        _RANDOM_97 = `RANDOM;
        _RANDOM_98 = `RANDOM;
        _RANDOM_99 = `RANDOM;
        _RANDOM_100 = `RANDOM;
        _RANDOM_101 = `RANDOM;
        _RANDOM_102 = `RANDOM;
        _RANDOM_103 = `RANDOM;
        _RANDOM_104 = `RANDOM;
        _RANDOM_105 = `RANDOM;
        _RANDOM_106 = `RANDOM;
        _RANDOM_107 = `RANDOM;
        _RANDOM_108 = `RANDOM;
        _RANDOM_109 = `RANDOM;
        _RANDOM_110 = `RANDOM;
        _RANDOM_111 = `RANDOM;
        _RANDOM_112 = `RANDOM;
        _RANDOM_113 = `RANDOM;
        _RANDOM_114 = `RANDOM;
        _RANDOM_115 = `RANDOM;
        _RANDOM_116 = `RANDOM;
        _RANDOM_117 = `RANDOM;
        _RANDOM_118 = `RANDOM;
        _RANDOM_119 = `RANDOM;
        _RANDOM_120 = `RANDOM;
        _RANDOM_121 = `RANDOM;
        _RANDOM_122 = `RANDOM;
        _RANDOM_123 = `RANDOM;
        _RANDOM_124 = `RANDOM;
        _RANDOM_125 = `RANDOM;
        _RANDOM_126 = `RANDOM;
        _RANDOM_127 = `RANDOM;
        _RANDOM_128 = `RANDOM;
        _RANDOM_129 = `RANDOM;
        _RANDOM_130 = `RANDOM;
        _RANDOM_131 = `RANDOM;
        _RANDOM_132 = `RANDOM;
        _RANDOM_133 = `RANDOM;
        _RANDOM_134 = `RANDOM;
        _RANDOM_135 = `RANDOM;
        _RANDOM_136 = `RANDOM;
        _RANDOM_137 = `RANDOM;
        _RANDOM_138 = `RANDOM;
        _RANDOM_139 = `RANDOM;
        _RANDOM_140 = `RANDOM;
        _RANDOM_141 = `RANDOM;
        _RANDOM_142 = `RANDOM;
        _RANDOM_143 = `RANDOM;
        _RANDOM_144 = `RANDOM;
        _RANDOM_145 = `RANDOM;
        _RANDOM_146 = `RANDOM;
        _RANDOM_147 = `RANDOM;
        _RANDOM_148 = `RANDOM;
        _RANDOM_149 = `RANDOM;
        _RANDOM_150 = `RANDOM;
        _RANDOM_151 = `RANDOM;
        _RANDOM_152 = `RANDOM;
        _RANDOM_153 = `RANDOM;
        _RANDOM_154 = `RANDOM;
        _RANDOM_155 = `RANDOM;
        _RANDOM_156 = `RANDOM;
        _RANDOM_157 = `RANDOM;
        _RANDOM_158 = `RANDOM;
        _RANDOM_159 = `RANDOM;
        _RANDOM_160 = `RANDOM;
        _RANDOM_161 = `RANDOM;
        _RANDOM_162 = `RANDOM;
        _RANDOM_163 = `RANDOM;
        _RANDOM_164 = `RANDOM;
        _RANDOM_165 = `RANDOM;
        _RANDOM_166 = `RANDOM;
        _RANDOM_167 = `RANDOM;
        _RANDOM_168 = `RANDOM;
        _RANDOM_169 = `RANDOM;
        _RANDOM_170 = `RANDOM;
        _RANDOM_171 = `RANDOM;
        _RANDOM_172 = `RANDOM;
        _RANDOM_173 = `RANDOM;
        _RANDOM_174 = `RANDOM;
        _RANDOM_175 = `RANDOM;
        _RANDOM_176 = `RANDOM;
        _RANDOM_177 = `RANDOM;
        _RANDOM_178 = `RANDOM;
        _RANDOM_179 = `RANDOM;
        _RANDOM_180 = `RANDOM;
        _RANDOM_181 = `RANDOM;
        _RANDOM_182 = `RANDOM;
        _RANDOM_183 = `RANDOM;
        _RANDOM_184 = `RANDOM;
        _RANDOM_185 = `RANDOM;
        _RANDOM_186 = `RANDOM;
        _RANDOM_187 = `RANDOM;
        _RANDOM_188 = `RANDOM;
        _RANDOM_189 = `RANDOM;
        _RANDOM_190 = `RANDOM;
        _RANDOM_191 = `RANDOM;
        _RANDOM_192 = `RANDOM;
        _RANDOM_193 = `RANDOM;
        _RANDOM_194 = `RANDOM;
        _RANDOM_195 = `RANDOM;
        _RANDOM_196 = `RANDOM;
        _RANDOM_197 = `RANDOM;
        _RANDOM_198 = `RANDOM;
        _RANDOM_199 = `RANDOM;
        _RANDOM_200 = `RANDOM;
        _RANDOM_201 = `RANDOM;
        _RANDOM_202 = `RANDOM;
        _RANDOM_203 = `RANDOM;
        _RANDOM_204 = `RANDOM;
        _RANDOM_205 = `RANDOM;
        _RANDOM_206 = `RANDOM;
        _RANDOM_207 = `RANDOM;
        _RANDOM_208 = `RANDOM;
        _RANDOM_209 = `RANDOM;
        _RANDOM_210 = `RANDOM;
        _RANDOM_211 = `RANDOM;
        _RANDOM_212 = `RANDOM;
        _RANDOM_213 = `RANDOM;
        _RANDOM_214 = `RANDOM;
        _RANDOM_215 = `RANDOM;
        _RANDOM_216 = `RANDOM;
        _RANDOM_217 = `RANDOM;
        _RANDOM_218 = `RANDOM;
        _RANDOM_219 = `RANDOM;
        _RANDOM_220 = `RANDOM;
        _RANDOM_221 = `RANDOM;
        _RANDOM_222 = `RANDOM;
        _RANDOM_223 = `RANDOM;
        _RANDOM_224 = `RANDOM;
        _RANDOM_225 = `RANDOM;
        _RANDOM_226 = `RANDOM;
        _RANDOM_227 = `RANDOM;
        _RANDOM_228 = `RANDOM;
        _RANDOM_229 = `RANDOM;
        _RANDOM_230 = `RANDOM;
        _RANDOM_231 = `RANDOM;
        _RANDOM_232 = `RANDOM;
        _RANDOM_233 = `RANDOM;
        _RANDOM_234 = `RANDOM;
        _RANDOM_235 = `RANDOM;
        _RANDOM_236 = `RANDOM;
        _RANDOM_237 = `RANDOM;
        _RANDOM_238 = `RANDOM;
        _RANDOM_239 = `RANDOM;
        _RANDOM_240 = `RANDOM;
        _RANDOM_241 = `RANDOM;
        _RANDOM_242 = `RANDOM;
        _RANDOM_243 = `RANDOM;
        _RANDOM_244 = `RANDOM;
        _RANDOM_245 = `RANDOM;
        _RANDOM_246 = `RANDOM;
        _RANDOM_247 = `RANDOM;
        _RANDOM_248 = `RANDOM;
        _RANDOM_249 = `RANDOM;
        _RANDOM_250 = `RANDOM;
        _RANDOM_251 = `RANDOM;
        _RANDOM_252 = `RANDOM;
        _RANDOM_253 = `RANDOM;
        _RANDOM_254 = `RANDOM;
        _RANDOM_255 = `RANDOM;
        _RANDOM_256 = `RANDOM;
        _RANDOM_257 = `RANDOM;
        _RANDOM_258 = `RANDOM;
        _RANDOM_259 = `RANDOM;
        _RANDOM_260 = `RANDOM;
        _RANDOM_261 = `RANDOM;
        _RANDOM_262 = `RANDOM;
        _RANDOM_263 = `RANDOM;
        _RANDOM_264 = `RANDOM;
        _RANDOM_265 = `RANDOM;
        _RANDOM_266 = `RANDOM;
        _RANDOM_267 = `RANDOM;
        _RANDOM_268 = `RANDOM;
        _RANDOM_269 = `RANDOM;
        _RANDOM_270 = `RANDOM;
        _RANDOM_271 = `RANDOM;
        _RANDOM_272 = `RANDOM;
        _RANDOM_273 = `RANDOM;
        _RANDOM_274 = `RANDOM;
        _RANDOM_275 = `RANDOM;
        _RANDOM_276 = `RANDOM;
        _RANDOM_277 = `RANDOM;
        _RANDOM_278 = `RANDOM;
        _RANDOM_279 = `RANDOM;
        _RANDOM_280 = `RANDOM;
        _RANDOM_281 = `RANDOM;
        _RANDOM_282 = `RANDOM;
        _RANDOM_283 = `RANDOM;
        _RANDOM_284 = `RANDOM;
        _RANDOM_285 = `RANDOM;
        _RANDOM_286 = `RANDOM;
        _RANDOM_287 = `RANDOM;
        _RANDOM_288 = `RANDOM;
        _RANDOM_289 = `RANDOM;
        _RANDOM_290 = `RANDOM;
        _RANDOM_291 = `RANDOM;
        _RANDOM_292 = `RANDOM;
        _RANDOM_293 = `RANDOM;
        _RANDOM_294 = `RANDOM;
        _RANDOM_295 = `RANDOM;
        _RANDOM_296 = `RANDOM;
        _RANDOM_297 = `RANDOM;
        _RANDOM_298 = `RANDOM;
        _RANDOM_299 = `RANDOM;
        _RANDOM_300 = `RANDOM;
        _RANDOM_301 = `RANDOM;
        _RANDOM_302 = `RANDOM;
        _RANDOM_303 = `RANDOM;
        _RANDOM_304 = `RANDOM;
        _RANDOM_305 = `RANDOM;
        _RANDOM_306 = `RANDOM;
        _RANDOM_307 = `RANDOM;
        _RANDOM_308 = `RANDOM;
        _RANDOM_309 = `RANDOM;
        _RANDOM_310 = `RANDOM;
        _RANDOM_311 = `RANDOM;
        _RANDOM_312 = `RANDOM;
        _RANDOM_313 = `RANDOM;
        _RANDOM_314 = `RANDOM;
        _RANDOM_315 = `RANDOM;
        _RANDOM_316 = `RANDOM;
        _RANDOM_317 = `RANDOM;
        _RANDOM_318 = `RANDOM;
        _RANDOM_319 = `RANDOM;
        _RANDOM_320 = `RANDOM;
        _RANDOM_321 = `RANDOM;
        _RANDOM_322 = `RANDOM;
        _RANDOM_323 = `RANDOM;
        _RANDOM_324 = `RANDOM;
        _RANDOM_325 = `RANDOM;
        _RANDOM_326 = `RANDOM;
        _RANDOM_327 = `RANDOM;
        _RANDOM_328 = `RANDOM;
        _RANDOM_329 = `RANDOM;
        _RANDOM_330 = `RANDOM;
        _RANDOM_331 = `RANDOM;
        _RANDOM_332 = `RANDOM;
        _RANDOM_333 = `RANDOM;
        _RANDOM_334 = `RANDOM;
        _RANDOM_335 = `RANDOM;
        _RANDOM_336 = `RANDOM;
        _RANDOM_337 = `RANDOM;
        _RANDOM_338 = `RANDOM;
        _RANDOM_339 = `RANDOM;
        _RANDOM_340 = `RANDOM;
        _RANDOM_341 = `RANDOM;
        _RANDOM_342 = `RANDOM;
        _RANDOM_343 = `RANDOM;
        _RANDOM_344 = `RANDOM;
        _RANDOM_345 = `RANDOM;
        _RANDOM_346 = `RANDOM;
        _RANDOM_347 = `RANDOM;
        _RANDOM_348 = `RANDOM;
        _RANDOM_349 = `RANDOM;
        _RANDOM_350 = `RANDOM;
        _RANDOM_351 = `RANDOM;
        _RANDOM_352 = `RANDOM;
        _RANDOM_353 = `RANDOM;
        _RANDOM_354 = `RANDOM;
        _RANDOM_355 = `RANDOM;
        _RANDOM_356 = `RANDOM;
        _RANDOM_357 = `RANDOM;
        _RANDOM_358 = `RANDOM;
        _RANDOM_359 = `RANDOM;
        _RANDOM_360 = `RANDOM;
        _RANDOM_361 = `RANDOM;
        _RANDOM_362 = `RANDOM;
        _RANDOM_363 = `RANDOM;
        _RANDOM_364 = `RANDOM;
        _RANDOM_365 = `RANDOM;
        _RANDOM_366 = `RANDOM;
        _RANDOM_367 = `RANDOM;
        _RANDOM_368 = `RANDOM;
        _RANDOM_369 = `RANDOM;
        _RANDOM_370 = `RANDOM;
        _RANDOM_371 = `RANDOM;
        _RANDOM_372 = `RANDOM;
        _RANDOM_373 = `RANDOM;
        _RANDOM_374 = `RANDOM;
        _RANDOM_375 = `RANDOM;
        _RANDOM_376 = `RANDOM;
        _RANDOM_377 = `RANDOM;
        _RANDOM_378 = `RANDOM;
        _RANDOM_379 = `RANDOM;
        _RANDOM_380 = `RANDOM;
        _RANDOM_381 = `RANDOM;
        _RANDOM_382 = `RANDOM;
        _RANDOM_383 = `RANDOM;
        _RANDOM_384 = `RANDOM;
        _RANDOM_385 = `RANDOM;
        _RANDOM_386 = `RANDOM;
        _RANDOM_387 = `RANDOM;
        _RANDOM_388 = `RANDOM;
        _RANDOM_389 = `RANDOM;
        _RANDOM_390 = `RANDOM;
        _RANDOM_391 = `RANDOM;
        _RANDOM_392 = `RANDOM;
        _RANDOM_393 = `RANDOM;
        _RANDOM_394 = `RANDOM;
        _RANDOM_395 = `RANDOM;
        _RANDOM_396 = `RANDOM;
        _RANDOM_397 = `RANDOM;
        _RANDOM_398 = `RANDOM;
        _RANDOM_399 = `RANDOM;
        _RANDOM_400 = `RANDOM;
        _RANDOM_401 = `RANDOM;
        _RANDOM_402 = `RANDOM;
        _RANDOM_403 = `RANDOM;
        _RANDOM_404 = `RANDOM;
        _RANDOM_405 = `RANDOM;
        _RANDOM_406 = `RANDOM;
        _RANDOM_407 = `RANDOM;
        _RANDOM_408 = `RANDOM;
        _RANDOM_409 = `RANDOM;
        _RANDOM_410 = `RANDOM;
        _RANDOM_411 = `RANDOM;
        _RANDOM_412 = `RANDOM;
        _RANDOM_413 = `RANDOM;
        _RANDOM_414 = `RANDOM;
        _RANDOM_415 = `RANDOM;
        _RANDOM_416 = `RANDOM;
        _RANDOM_417 = `RANDOM;
        _RANDOM_418 = `RANDOM;
        _RANDOM_419 = `RANDOM;
        _RANDOM_420 = `RANDOM;
        _RANDOM_421 = `RANDOM;
        _RANDOM_422 = `RANDOM;
        ldq_0_valid = _RANDOM_0[0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uopc = _RANDOM_0[7:1];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_inst = {_RANDOM_0[31:8], _RANDOM_1[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_inst = {_RANDOM_1[31:8], _RANDOM_2[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_rvc = _RANDOM_2[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_pc = {_RANDOM_2[31:9], _RANDOM_3[16:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iq_type = _RANDOM_3[19:17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fu_code = _RANDOM_3[29:20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_br_type = {_RANDOM_3[31:30], _RANDOM_4[1:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op1_sel = _RANDOM_4[3:2];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op2_sel = _RANDOM_4[6:4];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_imm_sel = _RANDOM_4[9:7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op_fcn = _RANDOM_4[13:10];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_fcn_dw = _RANDOM_4[14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_csr_cmd = _RANDOM_4[17:15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_load = _RANDOM_4[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_sta = _RANDOM_4[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_std = _RANDOM_4[20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_state = _RANDOM_4[22:21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_p1_poisoned = _RANDOM_4[23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_p2_poisoned = _RANDOM_4[24];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_br = _RANDOM_4[25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_jalr = _RANDOM_4[26];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_jal = _RANDOM_4[27];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_sfb = _RANDOM_4[28];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_br_mask = {_RANDOM_4[31:29], _RANDOM_5[4:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_br_tag = _RANDOM_5[7:5];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ftq_idx = _RANDOM_5[11:8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_edge_inst = _RANDOM_5[12];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_pc_lob = _RANDOM_5[18:13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_taken = _RANDOM_5[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_imm_packed = {_RANDOM_5[31:20], _RANDOM_6[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_csr_addr = _RANDOM_6[19:8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_rob_idx = _RANDOM_6[24:20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldq_idx = _RANDOM_6[27:25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_stq_idx = _RANDOM_6[30:28];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_rxq_idx = {_RANDOM_6[31], _RANDOM_7[0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_pdst = _RANDOM_7[6:1];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs1 = _RANDOM_7[12:7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs2 = _RANDOM_7[18:13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs3 = _RANDOM_7[24:19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ppred = _RANDOM_7[28:25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs1_busy = _RANDOM_7[29];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs2_busy = _RANDOM_7[30];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs3_busy = _RANDOM_7[31];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ppred_busy = _RANDOM_8[0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_stale_pdst = _RANDOM_8[6:1];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_exception = _RANDOM_8[7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_exc_cause = {_RANDOM_8[31:8], _RANDOM_9, _RANDOM_10[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bypassable = _RANDOM_10[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_cmd = _RANDOM_10[13:9];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_size = _RANDOM_10[15:14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_signed = _RANDOM_10[16];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_fence = _RANDOM_10[17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_fencei = _RANDOM_10[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_amo = _RANDOM_10[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uses_ldq = _RANDOM_10[20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uses_stq = _RANDOM_10[21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_sys_pc2epc = _RANDOM_10[22];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_unique = _RANDOM_10[23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_flush_on_commit = _RANDOM_10[24];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst_is_rs1 = _RANDOM_10[25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst = _RANDOM_10[31:26];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs1 = _RANDOM_11[5:0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs2 = _RANDOM_11[11:6];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs3 = _RANDOM_11[17:12];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst_val = _RANDOM_11[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_dst_rtype = _RANDOM_11[20:19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs1_rtype = _RANDOM_11[22:21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs2_rtype = _RANDOM_11[24:23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_frs3_en = _RANDOM_11[25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fp_val = _RANDOM_11[26];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fp_single = _RANDOM_11[27];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_pf_if = _RANDOM_11[28];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_ae_if = _RANDOM_11[29];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_ma_if = _RANDOM_11[30];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bp_debug_if = _RANDOM_11[31];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bp_xcpt_if = _RANDOM_12[0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_fsrc = _RANDOM_12[2:1];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_tsrc = _RANDOM_12[4:3];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_valid = _RANDOM_12[5];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_bits = {_RANDOM_12[31:6], _RANDOM_13[13:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_addr_is_virtual = _RANDOM_13[14];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_is_uncacheable = _RANDOM_13[15];	// @[lsu.scala:209:16]
        ldq_0_bits_executed = _RANDOM_13[16];	// @[lsu.scala:209:16]
        ldq_0_bits_succeeded = _RANDOM_13[17];	// @[lsu.scala:209:16]
        ldq_0_bits_order_fail = _RANDOM_13[18];	// @[lsu.scala:209:16]
        ldq_0_bits_observed = _RANDOM_13[19];	// @[lsu.scala:209:16]
        ldq_0_bits_st_dep_mask = _RANDOM_13[27:20];	// @[lsu.scala:209:16]
        ldq_0_bits_youngest_stq_idx = _RANDOM_13[30:28];	// @[lsu.scala:209:16]
        ldq_0_bits_forward_std_val = _RANDOM_13[31];	// @[lsu.scala:209:16]
        ldq_0_bits_forward_stq_idx = _RANDOM_14[2:0];	// @[lsu.scala:209:16]
        ldq_1_valid = _RANDOM_16[3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uopc = _RANDOM_16[10:4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_inst = {_RANDOM_16[31:11], _RANDOM_17[10:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_inst = {_RANDOM_17[31:11], _RANDOM_18[10:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_rvc = _RANDOM_18[11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_pc = {_RANDOM_18[31:12], _RANDOM_19[19:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iq_type = _RANDOM_19[22:20];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fu_code = {_RANDOM_19[31:23], _RANDOM_20[0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_br_type = _RANDOM_20[4:1];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op1_sel = _RANDOM_20[6:5];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op2_sel = _RANDOM_20[9:7];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_imm_sel = _RANDOM_20[12:10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op_fcn = _RANDOM_20[16:13];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_fcn_dw = _RANDOM_20[17];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_csr_cmd = _RANDOM_20[20:18];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_load = _RANDOM_20[21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_sta = _RANDOM_20[22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_std = _RANDOM_20[23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_state = _RANDOM_20[25:24];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_p1_poisoned = _RANDOM_20[26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_p2_poisoned = _RANDOM_20[27];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_br = _RANDOM_20[28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_jalr = _RANDOM_20[29];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_jal = _RANDOM_20[30];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_sfb = _RANDOM_20[31];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_br_mask = _RANDOM_21[7:0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_br_tag = _RANDOM_21[10:8];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ftq_idx = _RANDOM_21[14:11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_edge_inst = _RANDOM_21[15];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_pc_lob = _RANDOM_21[21:16];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_taken = _RANDOM_21[22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_imm_packed = {_RANDOM_21[31:23], _RANDOM_22[10:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_csr_addr = _RANDOM_22[22:11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_rob_idx = _RANDOM_22[27:23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldq_idx = _RANDOM_22[30:28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_stq_idx = {_RANDOM_22[31], _RANDOM_23[1:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_rxq_idx = _RANDOM_23[3:2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_pdst = _RANDOM_23[9:4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs1 = _RANDOM_23[15:10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs2 = _RANDOM_23[21:16];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs3 = _RANDOM_23[27:22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ppred = _RANDOM_23[31:28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs1_busy = _RANDOM_24[0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs2_busy = _RANDOM_24[1];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs3_busy = _RANDOM_24[2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ppred_busy = _RANDOM_24[3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_stale_pdst = _RANDOM_24[9:4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_exception = _RANDOM_24[10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_exc_cause = {_RANDOM_24[31:11], _RANDOM_25, _RANDOM_26[10:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bypassable = _RANDOM_26[11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_cmd = _RANDOM_26[16:12];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_size = _RANDOM_26[18:17];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_signed = _RANDOM_26[19];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_fence = _RANDOM_26[20];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_fencei = _RANDOM_26[21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_amo = _RANDOM_26[22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uses_ldq = _RANDOM_26[23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uses_stq = _RANDOM_26[24];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_sys_pc2epc = _RANDOM_26[25];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_unique = _RANDOM_26[26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_flush_on_commit = _RANDOM_26[27];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst_is_rs1 = _RANDOM_26[28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst = {_RANDOM_26[31:29], _RANDOM_27[2:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs1 = _RANDOM_27[8:3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs2 = _RANDOM_27[14:9];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs3 = _RANDOM_27[20:15];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst_val = _RANDOM_27[21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_dst_rtype = _RANDOM_27[23:22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs1_rtype = _RANDOM_27[25:24];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs2_rtype = _RANDOM_27[27:26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_frs3_en = _RANDOM_27[28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fp_val = _RANDOM_27[29];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fp_single = _RANDOM_27[30];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_pf_if = _RANDOM_27[31];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_ae_if = _RANDOM_28[0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_ma_if = _RANDOM_28[1];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bp_debug_if = _RANDOM_28[2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bp_xcpt_if = _RANDOM_28[3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_fsrc = _RANDOM_28[5:4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_tsrc = _RANDOM_28[7:6];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_valid = _RANDOM_28[8];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_bits = {_RANDOM_28[31:9], _RANDOM_29[16:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_addr_is_virtual = _RANDOM_29[17];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_is_uncacheable = _RANDOM_29[18];	// @[lsu.scala:209:16]
        ldq_1_bits_executed = _RANDOM_29[19];	// @[lsu.scala:209:16]
        ldq_1_bits_succeeded = _RANDOM_29[20];	// @[lsu.scala:209:16]
        ldq_1_bits_order_fail = _RANDOM_29[21];	// @[lsu.scala:209:16]
        ldq_1_bits_observed = _RANDOM_29[22];	// @[lsu.scala:209:16]
        ldq_1_bits_st_dep_mask = _RANDOM_29[30:23];	// @[lsu.scala:209:16]
        ldq_1_bits_youngest_stq_idx = {_RANDOM_29[31], _RANDOM_30[1:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_forward_std_val = _RANDOM_30[2];	// @[lsu.scala:209:16]
        ldq_1_bits_forward_stq_idx = _RANDOM_30[5:3];	// @[lsu.scala:209:16]
        ldq_2_valid = _RANDOM_32[6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uopc = _RANDOM_32[13:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_inst = {_RANDOM_32[31:14], _RANDOM_33[13:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_inst = {_RANDOM_33[31:14], _RANDOM_34[13:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_rvc = _RANDOM_34[14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_pc = {_RANDOM_34[31:15], _RANDOM_35[22:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iq_type = _RANDOM_35[25:23];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fu_code = {_RANDOM_35[31:26], _RANDOM_36[3:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_br_type = _RANDOM_36[7:4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op1_sel = _RANDOM_36[9:8];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op2_sel = _RANDOM_36[12:10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_imm_sel = _RANDOM_36[15:13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op_fcn = _RANDOM_36[19:16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_fcn_dw = _RANDOM_36[20];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_csr_cmd = _RANDOM_36[23:21];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_load = _RANDOM_36[24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_sta = _RANDOM_36[25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_std = _RANDOM_36[26];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_state = _RANDOM_36[28:27];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_p1_poisoned = _RANDOM_36[29];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_p2_poisoned = _RANDOM_36[30];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_br = _RANDOM_36[31];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_jalr = _RANDOM_37[0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_jal = _RANDOM_37[1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_sfb = _RANDOM_37[2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_br_mask = _RANDOM_37[10:3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_br_tag = _RANDOM_37[13:11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ftq_idx = _RANDOM_37[17:14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_edge_inst = _RANDOM_37[18];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_pc_lob = _RANDOM_37[24:19];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_taken = _RANDOM_37[25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_imm_packed = {_RANDOM_37[31:26], _RANDOM_38[13:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_csr_addr = _RANDOM_38[25:14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_rob_idx = _RANDOM_38[30:26];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldq_idx = {_RANDOM_38[31], _RANDOM_39[1:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_stq_idx = _RANDOM_39[4:2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_rxq_idx = _RANDOM_39[6:5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_pdst = _RANDOM_39[12:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs1 = _RANDOM_39[18:13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs2 = _RANDOM_39[24:19];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs3 = _RANDOM_39[30:25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ppred = {_RANDOM_39[31], _RANDOM_40[2:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs1_busy = _RANDOM_40[3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs2_busy = _RANDOM_40[4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs3_busy = _RANDOM_40[5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ppred_busy = _RANDOM_40[6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_stale_pdst = _RANDOM_40[12:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_exception = _RANDOM_40[13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_exc_cause = {_RANDOM_40[31:14], _RANDOM_41, _RANDOM_42[13:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bypassable = _RANDOM_42[14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_cmd = _RANDOM_42[19:15];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_size = _RANDOM_42[21:20];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_signed = _RANDOM_42[22];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_fence = _RANDOM_42[23];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_fencei = _RANDOM_42[24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_amo = _RANDOM_42[25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uses_ldq = _RANDOM_42[26];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uses_stq = _RANDOM_42[27];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_sys_pc2epc = _RANDOM_42[28];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_unique = _RANDOM_42[29];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_flush_on_commit = _RANDOM_42[30];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst_is_rs1 = _RANDOM_42[31];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst = _RANDOM_43[5:0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs1 = _RANDOM_43[11:6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs2 = _RANDOM_43[17:12];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs3 = _RANDOM_43[23:18];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst_val = _RANDOM_43[24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_dst_rtype = _RANDOM_43[26:25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs1_rtype = _RANDOM_43[28:27];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs2_rtype = _RANDOM_43[30:29];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_frs3_en = _RANDOM_43[31];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fp_val = _RANDOM_44[0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fp_single = _RANDOM_44[1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_pf_if = _RANDOM_44[2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_ae_if = _RANDOM_44[3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_ma_if = _RANDOM_44[4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bp_debug_if = _RANDOM_44[5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bp_xcpt_if = _RANDOM_44[6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_fsrc = _RANDOM_44[8:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_tsrc = _RANDOM_44[10:9];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_valid = _RANDOM_44[11];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_bits = {_RANDOM_44[31:12], _RANDOM_45[19:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_addr_is_virtual = _RANDOM_45[20];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_is_uncacheable = _RANDOM_45[21];	// @[lsu.scala:209:16]
        ldq_2_bits_executed = _RANDOM_45[22];	// @[lsu.scala:209:16]
        ldq_2_bits_succeeded = _RANDOM_45[23];	// @[lsu.scala:209:16]
        ldq_2_bits_order_fail = _RANDOM_45[24];	// @[lsu.scala:209:16]
        ldq_2_bits_observed = _RANDOM_45[25];	// @[lsu.scala:209:16]
        ldq_2_bits_st_dep_mask = {_RANDOM_45[31:26], _RANDOM_46[1:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_youngest_stq_idx = _RANDOM_46[4:2];	// @[lsu.scala:209:16]
        ldq_2_bits_forward_std_val = _RANDOM_46[5];	// @[lsu.scala:209:16]
        ldq_2_bits_forward_stq_idx = _RANDOM_46[8:6];	// @[lsu.scala:209:16]
        ldq_3_valid = _RANDOM_48[9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uopc = _RANDOM_48[16:10];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_inst = {_RANDOM_48[31:17], _RANDOM_49[16:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_inst = {_RANDOM_49[31:17], _RANDOM_50[16:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_rvc = _RANDOM_50[17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_pc = {_RANDOM_50[31:18], _RANDOM_51[25:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iq_type = _RANDOM_51[28:26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fu_code = {_RANDOM_51[31:29], _RANDOM_52[6:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_br_type = _RANDOM_52[10:7];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op1_sel = _RANDOM_52[12:11];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op2_sel = _RANDOM_52[15:13];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_imm_sel = _RANDOM_52[18:16];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op_fcn = _RANDOM_52[22:19];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_fcn_dw = _RANDOM_52[23];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_csr_cmd = _RANDOM_52[26:24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_load = _RANDOM_52[27];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_sta = _RANDOM_52[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_std = _RANDOM_52[29];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_state = _RANDOM_52[31:30];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_p1_poisoned = _RANDOM_53[0];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_p2_poisoned = _RANDOM_53[1];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_br = _RANDOM_53[2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_jalr = _RANDOM_53[3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_jal = _RANDOM_53[4];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_sfb = _RANDOM_53[5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_br_mask = _RANDOM_53[13:6];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_br_tag = _RANDOM_53[16:14];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ftq_idx = _RANDOM_53[20:17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_edge_inst = _RANDOM_53[21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_pc_lob = _RANDOM_53[27:22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_taken = _RANDOM_53[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_imm_packed = {_RANDOM_53[31:29], _RANDOM_54[16:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_csr_addr = _RANDOM_54[28:17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_rob_idx = {_RANDOM_54[31:29], _RANDOM_55[1:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldq_idx = _RANDOM_55[4:2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_stq_idx = _RANDOM_55[7:5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_rxq_idx = _RANDOM_55[9:8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_pdst = _RANDOM_55[15:10];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs1 = _RANDOM_55[21:16];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs2 = _RANDOM_55[27:22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs3 = {_RANDOM_55[31:28], _RANDOM_56[1:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ppred = _RANDOM_56[5:2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs1_busy = _RANDOM_56[6];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs2_busy = _RANDOM_56[7];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs3_busy = _RANDOM_56[8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ppred_busy = _RANDOM_56[9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_stale_pdst = _RANDOM_56[15:10];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_exception = _RANDOM_56[16];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_exc_cause = {_RANDOM_56[31:17], _RANDOM_57, _RANDOM_58[16:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bypassable = _RANDOM_58[17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_cmd = _RANDOM_58[22:18];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_size = _RANDOM_58[24:23];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_signed = _RANDOM_58[25];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_fence = _RANDOM_58[26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_fencei = _RANDOM_58[27];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_amo = _RANDOM_58[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uses_ldq = _RANDOM_58[29];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uses_stq = _RANDOM_58[30];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_sys_pc2epc = _RANDOM_58[31];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_unique = _RANDOM_59[0];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_flush_on_commit = _RANDOM_59[1];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst_is_rs1 = _RANDOM_59[2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst = _RANDOM_59[8:3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs1 = _RANDOM_59[14:9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs2 = _RANDOM_59[20:15];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs3 = _RANDOM_59[26:21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst_val = _RANDOM_59[27];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_dst_rtype = _RANDOM_59[29:28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs1_rtype = _RANDOM_59[31:30];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs2_rtype = _RANDOM_60[1:0];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_frs3_en = _RANDOM_60[2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fp_val = _RANDOM_60[3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fp_single = _RANDOM_60[4];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_pf_if = _RANDOM_60[5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_ae_if = _RANDOM_60[6];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_ma_if = _RANDOM_60[7];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bp_debug_if = _RANDOM_60[8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bp_xcpt_if = _RANDOM_60[9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_fsrc = _RANDOM_60[11:10];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_tsrc = _RANDOM_60[13:12];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_valid = _RANDOM_60[14];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_bits = {_RANDOM_60[31:15], _RANDOM_61[22:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_addr_is_virtual = _RANDOM_61[23];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_is_uncacheable = _RANDOM_61[24];	// @[lsu.scala:209:16]
        ldq_3_bits_executed = _RANDOM_61[25];	// @[lsu.scala:209:16]
        ldq_3_bits_succeeded = _RANDOM_61[26];	// @[lsu.scala:209:16]
        ldq_3_bits_order_fail = _RANDOM_61[27];	// @[lsu.scala:209:16]
        ldq_3_bits_observed = _RANDOM_61[28];	// @[lsu.scala:209:16]
        ldq_3_bits_st_dep_mask = {_RANDOM_61[31:29], _RANDOM_62[4:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_youngest_stq_idx = _RANDOM_62[7:5];	// @[lsu.scala:209:16]
        ldq_3_bits_forward_std_val = _RANDOM_62[8];	// @[lsu.scala:209:16]
        ldq_3_bits_forward_stq_idx = _RANDOM_62[11:9];	// @[lsu.scala:209:16]
        ldq_4_valid = _RANDOM_64[12];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uopc = _RANDOM_64[19:13];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_inst = {_RANDOM_64[31:20], _RANDOM_65[19:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_inst = {_RANDOM_65[31:20], _RANDOM_66[19:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_rvc = _RANDOM_66[20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_pc = {_RANDOM_66[31:21], _RANDOM_67[28:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iq_type = _RANDOM_67[31:29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fu_code = _RANDOM_68[9:0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_br_type = _RANDOM_68[13:10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op1_sel = _RANDOM_68[15:14];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op2_sel = _RANDOM_68[18:16];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_imm_sel = _RANDOM_68[21:19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op_fcn = _RANDOM_68[25:22];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_fcn_dw = _RANDOM_68[26];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_csr_cmd = _RANDOM_68[29:27];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_load = _RANDOM_68[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_sta = _RANDOM_68[31];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_std = _RANDOM_69[0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_state = _RANDOM_69[2:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_p1_poisoned = _RANDOM_69[3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_p2_poisoned = _RANDOM_69[4];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_br = _RANDOM_69[5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_jalr = _RANDOM_69[6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_jal = _RANDOM_69[7];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_sfb = _RANDOM_69[8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_br_mask = _RANDOM_69[16:9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_br_tag = _RANDOM_69[19:17];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ftq_idx = _RANDOM_69[23:20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_edge_inst = _RANDOM_69[24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_pc_lob = _RANDOM_69[30:25];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_taken = _RANDOM_69[31];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_imm_packed = _RANDOM_70[19:0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_csr_addr = _RANDOM_70[31:20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_rob_idx = _RANDOM_71[4:0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldq_idx = _RANDOM_71[7:5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_stq_idx = _RANDOM_71[10:8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_rxq_idx = _RANDOM_71[12:11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_pdst = _RANDOM_71[18:13];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs1 = _RANDOM_71[24:19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs2 = _RANDOM_71[30:25];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs3 = {_RANDOM_71[31], _RANDOM_72[4:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ppred = _RANDOM_72[8:5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs1_busy = _RANDOM_72[9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs2_busy = _RANDOM_72[10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs3_busy = _RANDOM_72[11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ppred_busy = _RANDOM_72[12];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_stale_pdst = _RANDOM_72[18:13];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_exception = _RANDOM_72[19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_exc_cause = {_RANDOM_72[31:20], _RANDOM_73, _RANDOM_74[19:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bypassable = _RANDOM_74[20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_cmd = _RANDOM_74[25:21];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_size = _RANDOM_74[27:26];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_signed = _RANDOM_74[28];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_fence = _RANDOM_74[29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_fencei = _RANDOM_74[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_amo = _RANDOM_74[31];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uses_ldq = _RANDOM_75[0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uses_stq = _RANDOM_75[1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_sys_pc2epc = _RANDOM_75[2];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_unique = _RANDOM_75[3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_flush_on_commit = _RANDOM_75[4];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst_is_rs1 = _RANDOM_75[5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst = _RANDOM_75[11:6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs1 = _RANDOM_75[17:12];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs2 = _RANDOM_75[23:18];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs3 = _RANDOM_75[29:24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst_val = _RANDOM_75[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_dst_rtype = {_RANDOM_75[31], _RANDOM_76[0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs1_rtype = _RANDOM_76[2:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs2_rtype = _RANDOM_76[4:3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_frs3_en = _RANDOM_76[5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fp_val = _RANDOM_76[6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fp_single = _RANDOM_76[7];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_pf_if = _RANDOM_76[8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_ae_if = _RANDOM_76[9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_ma_if = _RANDOM_76[10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bp_debug_if = _RANDOM_76[11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bp_xcpt_if = _RANDOM_76[12];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_fsrc = _RANDOM_76[14:13];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_tsrc = _RANDOM_76[16:15];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_valid = _RANDOM_76[17];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_bits = {_RANDOM_76[31:18], _RANDOM_77[25:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_addr_is_virtual = _RANDOM_77[26];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_is_uncacheable = _RANDOM_77[27];	// @[lsu.scala:209:16]
        ldq_4_bits_executed = _RANDOM_77[28];	// @[lsu.scala:209:16]
        ldq_4_bits_succeeded = _RANDOM_77[29];	// @[lsu.scala:209:16]
        ldq_4_bits_order_fail = _RANDOM_77[30];	// @[lsu.scala:209:16]
        ldq_4_bits_observed = _RANDOM_77[31];	// @[lsu.scala:209:16]
        ldq_4_bits_st_dep_mask = _RANDOM_78[7:0];	// @[lsu.scala:209:16]
        ldq_4_bits_youngest_stq_idx = _RANDOM_78[10:8];	// @[lsu.scala:209:16]
        ldq_4_bits_forward_std_val = _RANDOM_78[11];	// @[lsu.scala:209:16]
        ldq_4_bits_forward_stq_idx = _RANDOM_78[14:12];	// @[lsu.scala:209:16]
        ldq_5_valid = _RANDOM_80[15];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uopc = _RANDOM_80[22:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_inst = {_RANDOM_80[31:23], _RANDOM_81[22:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_inst = {_RANDOM_81[31:23], _RANDOM_82[22:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_rvc = _RANDOM_82[23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_pc = {_RANDOM_82[31:24], _RANDOM_83};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iq_type = _RANDOM_84[2:0];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fu_code = _RANDOM_84[12:3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_br_type = _RANDOM_84[16:13];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op1_sel = _RANDOM_84[18:17];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op2_sel = _RANDOM_84[21:19];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_imm_sel = _RANDOM_84[24:22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op_fcn = _RANDOM_84[28:25];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_fcn_dw = _RANDOM_84[29];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_csr_cmd = {_RANDOM_84[31:30], _RANDOM_85[0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_load = _RANDOM_85[1];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_sta = _RANDOM_85[2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_std = _RANDOM_85[3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_state = _RANDOM_85[5:4];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_p1_poisoned = _RANDOM_85[6];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_p2_poisoned = _RANDOM_85[7];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_br = _RANDOM_85[8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_jalr = _RANDOM_85[9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_jal = _RANDOM_85[10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_sfb = _RANDOM_85[11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_br_mask = _RANDOM_85[19:12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_br_tag = _RANDOM_85[22:20];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ftq_idx = _RANDOM_85[26:23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_edge_inst = _RANDOM_85[27];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_pc_lob = {_RANDOM_85[31:28], _RANDOM_86[1:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_taken = _RANDOM_86[2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_imm_packed = _RANDOM_86[22:3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_csr_addr = {_RANDOM_86[31:23], _RANDOM_87[2:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_rob_idx = _RANDOM_87[7:3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldq_idx = _RANDOM_87[10:8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_stq_idx = _RANDOM_87[13:11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_rxq_idx = _RANDOM_87[15:14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_pdst = _RANDOM_87[21:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs1 = _RANDOM_87[27:22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs2 = {_RANDOM_87[31:28], _RANDOM_88[1:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs3 = _RANDOM_88[7:2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ppred = _RANDOM_88[11:8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs1_busy = _RANDOM_88[12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs2_busy = _RANDOM_88[13];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs3_busy = _RANDOM_88[14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ppred_busy = _RANDOM_88[15];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_stale_pdst = _RANDOM_88[21:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_exception = _RANDOM_88[22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_exc_cause = {_RANDOM_88[31:23], _RANDOM_89, _RANDOM_90[22:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bypassable = _RANDOM_90[23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_cmd = _RANDOM_90[28:24];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_size = _RANDOM_90[30:29];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_signed = _RANDOM_90[31];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_fence = _RANDOM_91[0];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_fencei = _RANDOM_91[1];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_amo = _RANDOM_91[2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uses_ldq = _RANDOM_91[3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uses_stq = _RANDOM_91[4];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_sys_pc2epc = _RANDOM_91[5];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_unique = _RANDOM_91[6];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_flush_on_commit = _RANDOM_91[7];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst_is_rs1 = _RANDOM_91[8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst = _RANDOM_91[14:9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs1 = _RANDOM_91[20:15];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs2 = _RANDOM_91[26:21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs3 = {_RANDOM_91[31:27], _RANDOM_92[0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst_val = _RANDOM_92[1];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_dst_rtype = _RANDOM_92[3:2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs1_rtype = _RANDOM_92[5:4];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs2_rtype = _RANDOM_92[7:6];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_frs3_en = _RANDOM_92[8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fp_val = _RANDOM_92[9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fp_single = _RANDOM_92[10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_pf_if = _RANDOM_92[11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_ae_if = _RANDOM_92[12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_ma_if = _RANDOM_92[13];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bp_debug_if = _RANDOM_92[14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bp_xcpt_if = _RANDOM_92[15];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_fsrc = _RANDOM_92[17:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_tsrc = _RANDOM_92[19:18];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_valid = _RANDOM_92[20];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_bits = {_RANDOM_92[31:21], _RANDOM_93[28:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_addr_is_virtual = _RANDOM_93[29];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_is_uncacheable = _RANDOM_93[30];	// @[lsu.scala:209:16]
        ldq_5_bits_executed = _RANDOM_93[31];	// @[lsu.scala:209:16]
        ldq_5_bits_succeeded = _RANDOM_94[0];	// @[lsu.scala:209:16]
        ldq_5_bits_order_fail = _RANDOM_94[1];	// @[lsu.scala:209:16]
        ldq_5_bits_observed = _RANDOM_94[2];	// @[lsu.scala:209:16]
        ldq_5_bits_st_dep_mask = _RANDOM_94[10:3];	// @[lsu.scala:209:16]
        ldq_5_bits_youngest_stq_idx = _RANDOM_94[13:11];	// @[lsu.scala:209:16]
        ldq_5_bits_forward_std_val = _RANDOM_94[14];	// @[lsu.scala:209:16]
        ldq_5_bits_forward_stq_idx = _RANDOM_94[17:15];	// @[lsu.scala:209:16]
        ldq_6_valid = _RANDOM_96[18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uopc = _RANDOM_96[25:19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_inst = {_RANDOM_96[31:26], _RANDOM_97[25:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_inst = {_RANDOM_97[31:26], _RANDOM_98[25:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_rvc = _RANDOM_98[26];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_pc = {_RANDOM_98[31:27], _RANDOM_99, _RANDOM_100[2:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iq_type = _RANDOM_100[5:3];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fu_code = _RANDOM_100[15:6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_br_type = _RANDOM_100[19:16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op1_sel = _RANDOM_100[21:20];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op2_sel = _RANDOM_100[24:22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_imm_sel = _RANDOM_100[27:25];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op_fcn = _RANDOM_100[31:28];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_fcn_dw = _RANDOM_101[0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_csr_cmd = _RANDOM_101[3:1];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_load = _RANDOM_101[4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_sta = _RANDOM_101[5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_std = _RANDOM_101[6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_state = _RANDOM_101[8:7];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_p1_poisoned = _RANDOM_101[9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_p2_poisoned = _RANDOM_101[10];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_br = _RANDOM_101[11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_jalr = _RANDOM_101[12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_jal = _RANDOM_101[13];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_sfb = _RANDOM_101[14];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_br_mask = _RANDOM_101[22:15];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_br_tag = _RANDOM_101[25:23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ftq_idx = _RANDOM_101[29:26];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_edge_inst = _RANDOM_101[30];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_pc_lob = {_RANDOM_101[31], _RANDOM_102[4:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_taken = _RANDOM_102[5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_imm_packed = _RANDOM_102[25:6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_csr_addr = {_RANDOM_102[31:26], _RANDOM_103[5:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_rob_idx = _RANDOM_103[10:6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldq_idx = _RANDOM_103[13:11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_stq_idx = _RANDOM_103[16:14];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_rxq_idx = _RANDOM_103[18:17];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_pdst = _RANDOM_103[24:19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs1 = _RANDOM_103[30:25];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs2 = {_RANDOM_103[31], _RANDOM_104[4:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs3 = _RANDOM_104[10:5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ppred = _RANDOM_104[14:11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs1_busy = _RANDOM_104[15];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs2_busy = _RANDOM_104[16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs3_busy = _RANDOM_104[17];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ppred_busy = _RANDOM_104[18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_stale_pdst = _RANDOM_104[24:19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_exception = _RANDOM_104[25];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_exc_cause = {_RANDOM_104[31:26], _RANDOM_105, _RANDOM_106[25:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bypassable = _RANDOM_106[26];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_cmd = _RANDOM_106[31:27];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_size = _RANDOM_107[1:0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_signed = _RANDOM_107[2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_fence = _RANDOM_107[3];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_fencei = _RANDOM_107[4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_amo = _RANDOM_107[5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uses_ldq = _RANDOM_107[6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uses_stq = _RANDOM_107[7];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_sys_pc2epc = _RANDOM_107[8];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_unique = _RANDOM_107[9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_flush_on_commit = _RANDOM_107[10];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst_is_rs1 = _RANDOM_107[11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst = _RANDOM_107[17:12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs1 = _RANDOM_107[23:18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs2 = _RANDOM_107[29:24];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs3 = {_RANDOM_107[31:30], _RANDOM_108[3:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst_val = _RANDOM_108[4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_dst_rtype = _RANDOM_108[6:5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs1_rtype = _RANDOM_108[8:7];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs2_rtype = _RANDOM_108[10:9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_frs3_en = _RANDOM_108[11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fp_val = _RANDOM_108[12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fp_single = _RANDOM_108[13];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_pf_if = _RANDOM_108[14];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_ae_if = _RANDOM_108[15];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_ma_if = _RANDOM_108[16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bp_debug_if = _RANDOM_108[17];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bp_xcpt_if = _RANDOM_108[18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_fsrc = _RANDOM_108[20:19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_tsrc = _RANDOM_108[22:21];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_valid = _RANDOM_108[23];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_bits = {_RANDOM_108[31:24], _RANDOM_109};	// @[lsu.scala:209:16]
        ldq_6_bits_addr_is_virtual = _RANDOM_110[0];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_is_uncacheable = _RANDOM_110[1];	// @[lsu.scala:209:16]
        ldq_6_bits_executed = _RANDOM_110[2];	// @[lsu.scala:209:16]
        ldq_6_bits_succeeded = _RANDOM_110[3];	// @[lsu.scala:209:16]
        ldq_6_bits_order_fail = _RANDOM_110[4];	// @[lsu.scala:209:16]
        ldq_6_bits_observed = _RANDOM_110[5];	// @[lsu.scala:209:16]
        ldq_6_bits_st_dep_mask = _RANDOM_110[13:6];	// @[lsu.scala:209:16]
        ldq_6_bits_youngest_stq_idx = _RANDOM_110[16:14];	// @[lsu.scala:209:16]
        ldq_6_bits_forward_std_val = _RANDOM_110[17];	// @[lsu.scala:209:16]
        ldq_6_bits_forward_stq_idx = _RANDOM_110[20:18];	// @[lsu.scala:209:16]
        ldq_7_valid = _RANDOM_112[21];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uopc = _RANDOM_112[28:22];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_inst = {_RANDOM_112[31:29], _RANDOM_113[28:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_inst = {_RANDOM_113[31:29], _RANDOM_114[28:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_rvc = _RANDOM_114[29];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_pc = {_RANDOM_114[31:30], _RANDOM_115, _RANDOM_116[5:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iq_type = _RANDOM_116[8:6];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fu_code = _RANDOM_116[18:9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_br_type = _RANDOM_116[22:19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op1_sel = _RANDOM_116[24:23];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op2_sel = _RANDOM_116[27:25];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_imm_sel = _RANDOM_116[30:28];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op_fcn = {_RANDOM_116[31], _RANDOM_117[2:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_fcn_dw = _RANDOM_117[3];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_csr_cmd = _RANDOM_117[6:4];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_load = _RANDOM_117[7];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_sta = _RANDOM_117[8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_std = _RANDOM_117[9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_state = _RANDOM_117[11:10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_p1_poisoned = _RANDOM_117[12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_p2_poisoned = _RANDOM_117[13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_br = _RANDOM_117[14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_jalr = _RANDOM_117[15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_jal = _RANDOM_117[16];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_sfb = _RANDOM_117[17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_br_mask = _RANDOM_117[25:18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_br_tag = _RANDOM_117[28:26];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ftq_idx = {_RANDOM_117[31:29], _RANDOM_118[0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_edge_inst = _RANDOM_118[1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_pc_lob = _RANDOM_118[7:2];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_taken = _RANDOM_118[8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_imm_packed = _RANDOM_118[28:9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_csr_addr = {_RANDOM_118[31:29], _RANDOM_119[8:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_rob_idx = _RANDOM_119[13:9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldq_idx = _RANDOM_119[16:14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_stq_idx = _RANDOM_119[19:17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_rxq_idx = _RANDOM_119[21:20];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_pdst = _RANDOM_119[27:22];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs1 = {_RANDOM_119[31:28], _RANDOM_120[1:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs2 = _RANDOM_120[7:2];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs3 = _RANDOM_120[13:8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ppred = _RANDOM_120[17:14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs1_busy = _RANDOM_120[18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs2_busy = _RANDOM_120[19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs3_busy = _RANDOM_120[20];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ppred_busy = _RANDOM_120[21];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_stale_pdst = _RANDOM_120[27:22];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_exception = _RANDOM_120[28];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_exc_cause = {_RANDOM_120[31:29], _RANDOM_121, _RANDOM_122[28:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bypassable = _RANDOM_122[29];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_cmd = {_RANDOM_122[31:30], _RANDOM_123[2:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_size = _RANDOM_123[4:3];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_signed = _RANDOM_123[5];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_fence = _RANDOM_123[6];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_fencei = _RANDOM_123[7];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_amo = _RANDOM_123[8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uses_ldq = _RANDOM_123[9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uses_stq = _RANDOM_123[10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_sys_pc2epc = _RANDOM_123[11];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_unique = _RANDOM_123[12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_flush_on_commit = _RANDOM_123[13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst_is_rs1 = _RANDOM_123[14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst = _RANDOM_123[20:15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs1 = _RANDOM_123[26:21];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs2 = {_RANDOM_123[31:27], _RANDOM_124[0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs3 = _RANDOM_124[6:1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst_val = _RANDOM_124[7];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_dst_rtype = _RANDOM_124[9:8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs1_rtype = _RANDOM_124[11:10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs2_rtype = _RANDOM_124[13:12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_frs3_en = _RANDOM_124[14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fp_val = _RANDOM_124[15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fp_single = _RANDOM_124[16];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_pf_if = _RANDOM_124[17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_ae_if = _RANDOM_124[18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_ma_if = _RANDOM_124[19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bp_debug_if = _RANDOM_124[20];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bp_xcpt_if = _RANDOM_124[21];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_fsrc = _RANDOM_124[23:22];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_tsrc = _RANDOM_124[25:24];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_valid = _RANDOM_124[26];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_bits = {_RANDOM_124[31:27], _RANDOM_125, _RANDOM_126[2:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_addr_is_virtual = _RANDOM_126[3];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_is_uncacheable = _RANDOM_126[4];	// @[lsu.scala:209:16]
        ldq_7_bits_executed = _RANDOM_126[5];	// @[lsu.scala:209:16]
        ldq_7_bits_succeeded = _RANDOM_126[6];	// @[lsu.scala:209:16]
        ldq_7_bits_order_fail = _RANDOM_126[7];	// @[lsu.scala:209:16]
        ldq_7_bits_observed = _RANDOM_126[8];	// @[lsu.scala:209:16]
        ldq_7_bits_st_dep_mask = _RANDOM_126[16:9];	// @[lsu.scala:209:16]
        ldq_7_bits_youngest_stq_idx = _RANDOM_126[19:17];	// @[lsu.scala:209:16]
        ldq_7_bits_forward_std_val = _RANDOM_126[20];	// @[lsu.scala:209:16]
        ldq_7_bits_forward_stq_idx = _RANDOM_126[23:21];	// @[lsu.scala:209:16]
        stq_0_valid = _RANDOM_128[24];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uopc = _RANDOM_128[31:25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_inst = _RANDOM_129;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_inst = _RANDOM_130;	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_rvc = _RANDOM_131[0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_pc = {_RANDOM_131[31:1], _RANDOM_132[8:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_iq_type = _RANDOM_132[11:9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fu_code = _RANDOM_132[21:12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_br_type = _RANDOM_132[25:22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op1_sel = _RANDOM_132[27:26];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op2_sel = _RANDOM_132[30:28];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_imm_sel = {_RANDOM_132[31], _RANDOM_133[1:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op_fcn = _RANDOM_133[5:2];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_fcn_dw = _RANDOM_133[6];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_csr_cmd = _RANDOM_133[9:7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_load = _RANDOM_133[10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_sta = _RANDOM_133[11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_std = _RANDOM_133[12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_state = _RANDOM_133[14:13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_p1_poisoned = _RANDOM_133[15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_p2_poisoned = _RANDOM_133[16];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_br = _RANDOM_133[17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_jalr = _RANDOM_133[18];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_jal = _RANDOM_133[19];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_sfb = _RANDOM_133[20];	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_mask = _RANDOM_133[28:21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_tag = _RANDOM_133[31:29];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ftq_idx = _RANDOM_134[3:0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_edge_inst = _RANDOM_134[4];	// @[lsu.scala:210:16]
        stq_0_bits_uop_pc_lob = _RANDOM_134[10:5];	// @[lsu.scala:210:16]
        stq_0_bits_uop_taken = _RANDOM_134[11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_imm_packed = _RANDOM_134[31:12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_csr_addr = _RANDOM_135[11:0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_rob_idx = _RANDOM_135[16:12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldq_idx = _RANDOM_135[19:17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_stq_idx = _RANDOM_135[22:20];	// @[lsu.scala:210:16]
        stq_0_bits_uop_rxq_idx = _RANDOM_135[24:23];	// @[lsu.scala:210:16]
        stq_0_bits_uop_pdst = _RANDOM_135[30:25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1 = {_RANDOM_135[31], _RANDOM_136[4:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2 = _RANDOM_136[10:5];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3 = _RANDOM_136[16:11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ppred = _RANDOM_136[20:17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1_busy = _RANDOM_136[21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2_busy = _RANDOM_136[22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3_busy = _RANDOM_136[23];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ppred_busy = _RANDOM_136[24];	// @[lsu.scala:210:16]
        stq_0_bits_uop_stale_pdst = _RANDOM_136[30:25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_exception = _RANDOM_136[31];	// @[lsu.scala:210:16]
        stq_0_bits_uop_exc_cause = {_RANDOM_137, _RANDOM_138};	// @[lsu.scala:210:16]
        stq_0_bits_uop_bypassable = _RANDOM_139[0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_cmd = _RANDOM_139[5:1];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_size = _RANDOM_139[7:6];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_signed = _RANDOM_139[8];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_fence = _RANDOM_139[9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_fencei = _RANDOM_139[10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_amo = _RANDOM_139[11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uses_ldq = _RANDOM_139[12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uses_stq = _RANDOM_139[13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_sys_pc2epc = _RANDOM_139[14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_unique = _RANDOM_139[15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_flush_on_commit = _RANDOM_139[16];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst_is_rs1 = _RANDOM_139[17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst = _RANDOM_139[23:18];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1 = _RANDOM_139[29:24];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2 = {_RANDOM_139[31:30], _RANDOM_140[3:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs3 = _RANDOM_140[9:4];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst_val = _RANDOM_140[10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_dst_rtype = _RANDOM_140[12:11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1_rtype = _RANDOM_140[14:13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2_rtype = _RANDOM_140[16:15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_frs3_en = _RANDOM_140[17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fp_val = _RANDOM_140[18];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fp_single = _RANDOM_140[19];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_pf_if = _RANDOM_140[20];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_ae_if = _RANDOM_140[21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_ma_if = _RANDOM_140[22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_bp_debug_if = _RANDOM_140[23];	// @[lsu.scala:210:16]
        stq_0_bits_uop_bp_xcpt_if = _RANDOM_140[24];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_fsrc = _RANDOM_140[26:25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_tsrc = _RANDOM_140[28:27];	// @[lsu.scala:210:16]
        stq_0_bits_addr_valid = _RANDOM_140[29];	// @[lsu.scala:210:16]
        stq_0_bits_addr_bits = {_RANDOM_140[31:30], _RANDOM_141, _RANDOM_142[5:0]};	// @[lsu.scala:210:16]
        stq_0_bits_addr_is_virtual = _RANDOM_142[6];	// @[lsu.scala:210:16]
        stq_0_bits_data_valid = _RANDOM_142[7];	// @[lsu.scala:210:16]
        stq_0_bits_data_bits = {_RANDOM_142[31:8], _RANDOM_143, _RANDOM_144[7:0]};	// @[lsu.scala:210:16]
        stq_0_bits_committed = _RANDOM_144[8];	// @[lsu.scala:210:16]
        stq_0_bits_succeeded = _RANDOM_144[9];	// @[lsu.scala:210:16]
        stq_1_valid = _RANDOM_146[10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uopc = _RANDOM_146[17:11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_inst = {_RANDOM_146[31:18], _RANDOM_147[17:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_inst = {_RANDOM_147[31:18], _RANDOM_148[17:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_rvc = _RANDOM_148[18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_pc = {_RANDOM_148[31:19], _RANDOM_149[26:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_iq_type = _RANDOM_149[29:27];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fu_code = {_RANDOM_149[31:30], _RANDOM_150[7:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_br_type = _RANDOM_150[11:8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op1_sel = _RANDOM_150[13:12];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op2_sel = _RANDOM_150[16:14];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_imm_sel = _RANDOM_150[19:17];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op_fcn = _RANDOM_150[23:20];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_fcn_dw = _RANDOM_150[24];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_csr_cmd = _RANDOM_150[27:25];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_load = _RANDOM_150[28];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_sta = _RANDOM_150[29];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_std = _RANDOM_150[30];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_state = {_RANDOM_150[31], _RANDOM_151[0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_p1_poisoned = _RANDOM_151[1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_p2_poisoned = _RANDOM_151[2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_br = _RANDOM_151[3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_jalr = _RANDOM_151[4];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_jal = _RANDOM_151[5];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_sfb = _RANDOM_151[6];	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_mask = _RANDOM_151[14:7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_tag = _RANDOM_151[17:15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ftq_idx = _RANDOM_151[21:18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_edge_inst = _RANDOM_151[22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_pc_lob = _RANDOM_151[28:23];	// @[lsu.scala:210:16]
        stq_1_bits_uop_taken = _RANDOM_151[29];	// @[lsu.scala:210:16]
        stq_1_bits_uop_imm_packed = {_RANDOM_151[31:30], _RANDOM_152[17:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_csr_addr = _RANDOM_152[29:18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_rob_idx = {_RANDOM_152[31:30], _RANDOM_153[2:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldq_idx = _RANDOM_153[5:3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_stq_idx = _RANDOM_153[8:6];	// @[lsu.scala:210:16]
        stq_1_bits_uop_rxq_idx = _RANDOM_153[10:9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_pdst = _RANDOM_153[16:11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1 = _RANDOM_153[22:17];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2 = _RANDOM_153[28:23];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3 = {_RANDOM_153[31:29], _RANDOM_154[2:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_ppred = _RANDOM_154[6:3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1_busy = _RANDOM_154[7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2_busy = _RANDOM_154[8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3_busy = _RANDOM_154[9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ppred_busy = _RANDOM_154[10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_stale_pdst = _RANDOM_154[16:11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_exception = _RANDOM_154[17];	// @[lsu.scala:210:16]
        stq_1_bits_uop_exc_cause = {_RANDOM_154[31:18], _RANDOM_155, _RANDOM_156[17:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_bypassable = _RANDOM_156[18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_cmd = _RANDOM_156[23:19];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_size = _RANDOM_156[25:24];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_signed = _RANDOM_156[26];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_fence = _RANDOM_156[27];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_fencei = _RANDOM_156[28];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_amo = _RANDOM_156[29];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uses_ldq = _RANDOM_156[30];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uses_stq = _RANDOM_156[31];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_sys_pc2epc = _RANDOM_157[0];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_unique = _RANDOM_157[1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_flush_on_commit = _RANDOM_157[2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst_is_rs1 = _RANDOM_157[3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst = _RANDOM_157[9:4];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1 = _RANDOM_157[15:10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2 = _RANDOM_157[21:16];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs3 = _RANDOM_157[27:22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst_val = _RANDOM_157[28];	// @[lsu.scala:210:16]
        stq_1_bits_uop_dst_rtype = _RANDOM_157[30:29];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1_rtype = {_RANDOM_157[31], _RANDOM_158[0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2_rtype = _RANDOM_158[2:1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_frs3_en = _RANDOM_158[3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fp_val = _RANDOM_158[4];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fp_single = _RANDOM_158[5];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_pf_if = _RANDOM_158[6];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_ae_if = _RANDOM_158[7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_ma_if = _RANDOM_158[8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_bp_debug_if = _RANDOM_158[9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_bp_xcpt_if = _RANDOM_158[10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_fsrc = _RANDOM_158[12:11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_tsrc = _RANDOM_158[14:13];	// @[lsu.scala:210:16]
        stq_1_bits_addr_valid = _RANDOM_158[15];	// @[lsu.scala:210:16]
        stq_1_bits_addr_bits = {_RANDOM_158[31:16], _RANDOM_159[23:0]};	// @[lsu.scala:210:16]
        stq_1_bits_addr_is_virtual = _RANDOM_159[24];	// @[lsu.scala:210:16]
        stq_1_bits_data_valid = _RANDOM_159[25];	// @[lsu.scala:210:16]
        stq_1_bits_data_bits = {_RANDOM_159[31:26], _RANDOM_160, _RANDOM_161[25:0]};	// @[lsu.scala:210:16]
        stq_1_bits_committed = _RANDOM_161[26];	// @[lsu.scala:210:16]
        stq_1_bits_succeeded = _RANDOM_161[27];	// @[lsu.scala:210:16]
        stq_2_valid = _RANDOM_163[28];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uopc = {_RANDOM_163[31:29], _RANDOM_164[3:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_inst = {_RANDOM_164[31:4], _RANDOM_165[3:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_inst = {_RANDOM_165[31:4], _RANDOM_166[3:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_rvc = _RANDOM_166[4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_pc = {_RANDOM_166[31:5], _RANDOM_167[12:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_iq_type = _RANDOM_167[15:13];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fu_code = _RANDOM_167[25:16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_br_type = _RANDOM_167[29:26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op1_sel = _RANDOM_167[31:30];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op2_sel = _RANDOM_168[2:0];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_imm_sel = _RANDOM_168[5:3];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op_fcn = _RANDOM_168[9:6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_fcn_dw = _RANDOM_168[10];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_csr_cmd = _RANDOM_168[13:11];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_load = _RANDOM_168[14];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_sta = _RANDOM_168[15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_std = _RANDOM_168[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_state = _RANDOM_168[18:17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_p1_poisoned = _RANDOM_168[19];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_p2_poisoned = _RANDOM_168[20];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_br = _RANDOM_168[21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_jalr = _RANDOM_168[22];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_jal = _RANDOM_168[23];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_sfb = _RANDOM_168[24];	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_mask = {_RANDOM_168[31:25], _RANDOM_169[0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_tag = _RANDOM_169[3:1];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ftq_idx = _RANDOM_169[7:4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_edge_inst = _RANDOM_169[8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_pc_lob = _RANDOM_169[14:9];	// @[lsu.scala:210:16]
        stq_2_bits_uop_taken = _RANDOM_169[15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_imm_packed = {_RANDOM_169[31:16], _RANDOM_170[3:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_csr_addr = _RANDOM_170[15:4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_rob_idx = _RANDOM_170[20:16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldq_idx = _RANDOM_170[23:21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_stq_idx = _RANDOM_170[26:24];	// @[lsu.scala:210:16]
        stq_2_bits_uop_rxq_idx = _RANDOM_170[28:27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_pdst = {_RANDOM_170[31:29], _RANDOM_171[2:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1 = _RANDOM_171[8:3];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2 = _RANDOM_171[14:9];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3 = _RANDOM_171[20:15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ppred = _RANDOM_171[24:21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1_busy = _RANDOM_171[25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2_busy = _RANDOM_171[26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3_busy = _RANDOM_171[27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ppred_busy = _RANDOM_171[28];	// @[lsu.scala:210:16]
        stq_2_bits_uop_stale_pdst = {_RANDOM_171[31:29], _RANDOM_172[2:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_exception = _RANDOM_172[3];	// @[lsu.scala:210:16]
        stq_2_bits_uop_exc_cause = {_RANDOM_172[31:4], _RANDOM_173, _RANDOM_174[3:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_bypassable = _RANDOM_174[4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_cmd = _RANDOM_174[9:5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_size = _RANDOM_174[11:10];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_signed = _RANDOM_174[12];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_fence = _RANDOM_174[13];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_fencei = _RANDOM_174[14];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_amo = _RANDOM_174[15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uses_ldq = _RANDOM_174[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uses_stq = _RANDOM_174[17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_sys_pc2epc = _RANDOM_174[18];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_unique = _RANDOM_174[19];	// @[lsu.scala:210:16]
        stq_2_bits_uop_flush_on_commit = _RANDOM_174[20];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst_is_rs1 = _RANDOM_174[21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst = _RANDOM_174[27:22];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1 = {_RANDOM_174[31:28], _RANDOM_175[1:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2 = _RANDOM_175[7:2];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs3 = _RANDOM_175[13:8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst_val = _RANDOM_175[14];	// @[lsu.scala:210:16]
        stq_2_bits_uop_dst_rtype = _RANDOM_175[16:15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1_rtype = _RANDOM_175[18:17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2_rtype = _RANDOM_175[20:19];	// @[lsu.scala:210:16]
        stq_2_bits_uop_frs3_en = _RANDOM_175[21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fp_val = _RANDOM_175[22];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fp_single = _RANDOM_175[23];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_pf_if = _RANDOM_175[24];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_ae_if = _RANDOM_175[25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_ma_if = _RANDOM_175[26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_bp_debug_if = _RANDOM_175[27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_bp_xcpt_if = _RANDOM_175[28];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_fsrc = _RANDOM_175[30:29];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_tsrc = {_RANDOM_175[31], _RANDOM_176[0]};	// @[lsu.scala:210:16]
        stq_2_bits_addr_valid = _RANDOM_176[1];	// @[lsu.scala:210:16]
        stq_2_bits_addr_bits = {_RANDOM_176[31:2], _RANDOM_177[9:0]};	// @[lsu.scala:210:16]
        stq_2_bits_addr_is_virtual = _RANDOM_177[10];	// @[lsu.scala:210:16]
        stq_2_bits_data_valid = _RANDOM_177[11];	// @[lsu.scala:210:16]
        stq_2_bits_data_bits = {_RANDOM_177[31:12], _RANDOM_178, _RANDOM_179[11:0]};	// @[lsu.scala:210:16]
        stq_2_bits_committed = _RANDOM_179[12];	// @[lsu.scala:210:16]
        stq_2_bits_succeeded = _RANDOM_179[13];	// @[lsu.scala:210:16]
        stq_3_valid = _RANDOM_181[14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uopc = _RANDOM_181[21:15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_inst = {_RANDOM_181[31:22], _RANDOM_182[21:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_inst = {_RANDOM_182[31:22], _RANDOM_183[21:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_rvc = _RANDOM_183[22];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_pc = {_RANDOM_183[31:23], _RANDOM_184[30:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_iq_type = {_RANDOM_184[31], _RANDOM_185[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_fu_code = _RANDOM_185[11:2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_br_type = _RANDOM_185[15:12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op1_sel = _RANDOM_185[17:16];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op2_sel = _RANDOM_185[20:18];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_imm_sel = _RANDOM_185[23:21];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op_fcn = _RANDOM_185[27:24];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_fcn_dw = _RANDOM_185[28];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_csr_cmd = _RANDOM_185[31:29];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_load = _RANDOM_186[0];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_sta = _RANDOM_186[1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_std = _RANDOM_186[2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_state = _RANDOM_186[4:3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_p1_poisoned = _RANDOM_186[5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_p2_poisoned = _RANDOM_186[6];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_br = _RANDOM_186[7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_jalr = _RANDOM_186[8];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_jal = _RANDOM_186[9];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_sfb = _RANDOM_186[10];	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_mask = _RANDOM_186[18:11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_tag = _RANDOM_186[21:19];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ftq_idx = _RANDOM_186[25:22];	// @[lsu.scala:210:16]
        stq_3_bits_uop_edge_inst = _RANDOM_186[26];	// @[lsu.scala:210:16]
        stq_3_bits_uop_pc_lob = {_RANDOM_186[31:27], _RANDOM_187[0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_taken = _RANDOM_187[1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_imm_packed = _RANDOM_187[21:2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_csr_addr = {_RANDOM_187[31:22], _RANDOM_188[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_rob_idx = _RANDOM_188[6:2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldq_idx = _RANDOM_188[9:7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_stq_idx = _RANDOM_188[12:10];	// @[lsu.scala:210:16]
        stq_3_bits_uop_rxq_idx = _RANDOM_188[14:13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_pdst = _RANDOM_188[20:15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1 = _RANDOM_188[26:21];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2 = {_RANDOM_188[31:27], _RANDOM_189[0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3 = _RANDOM_189[6:1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ppred = _RANDOM_189[10:7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1_busy = _RANDOM_189[11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2_busy = _RANDOM_189[12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3_busy = _RANDOM_189[13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ppred_busy = _RANDOM_189[14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_stale_pdst = _RANDOM_189[20:15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_exception = _RANDOM_189[21];	// @[lsu.scala:210:16]
        stq_3_bits_uop_exc_cause = {_RANDOM_189[31:22], _RANDOM_190, _RANDOM_191[21:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_bypassable = _RANDOM_191[22];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_cmd = _RANDOM_191[27:23];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_size = _RANDOM_191[29:28];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_signed = _RANDOM_191[30];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_fence = _RANDOM_191[31];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_fencei = _RANDOM_192[0];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_amo = _RANDOM_192[1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uses_ldq = _RANDOM_192[2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uses_stq = _RANDOM_192[3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_sys_pc2epc = _RANDOM_192[4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_unique = _RANDOM_192[5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_flush_on_commit = _RANDOM_192[6];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst_is_rs1 = _RANDOM_192[7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst = _RANDOM_192[13:8];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1 = _RANDOM_192[19:14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2 = _RANDOM_192[25:20];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs3 = _RANDOM_192[31:26];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst_val = _RANDOM_193[0];	// @[lsu.scala:210:16]
        stq_3_bits_uop_dst_rtype = _RANDOM_193[2:1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1_rtype = _RANDOM_193[4:3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2_rtype = _RANDOM_193[6:5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_frs3_en = _RANDOM_193[7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fp_val = _RANDOM_193[8];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fp_single = _RANDOM_193[9];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_pf_if = _RANDOM_193[10];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_ae_if = _RANDOM_193[11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_ma_if = _RANDOM_193[12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_bp_debug_if = _RANDOM_193[13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_bp_xcpt_if = _RANDOM_193[14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_fsrc = _RANDOM_193[16:15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_tsrc = _RANDOM_193[18:17];	// @[lsu.scala:210:16]
        stq_3_bits_addr_valid = _RANDOM_193[19];	// @[lsu.scala:210:16]
        stq_3_bits_addr_bits = {_RANDOM_193[31:20], _RANDOM_194[27:0]};	// @[lsu.scala:210:16]
        stq_3_bits_addr_is_virtual = _RANDOM_194[28];	// @[lsu.scala:210:16]
        stq_3_bits_data_valid = _RANDOM_194[29];	// @[lsu.scala:210:16]
        stq_3_bits_data_bits = {_RANDOM_194[31:30], _RANDOM_195, _RANDOM_196[29:0]};	// @[lsu.scala:210:16]
        stq_3_bits_committed = _RANDOM_196[30];	// @[lsu.scala:210:16]
        stq_3_bits_succeeded = _RANDOM_196[31];	// @[lsu.scala:210:16]
        stq_4_valid = _RANDOM_199[0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uopc = _RANDOM_199[7:1];	// @[lsu.scala:210:16]
        stq_4_bits_uop_inst = {_RANDOM_199[31:8], _RANDOM_200[7:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_inst = {_RANDOM_200[31:8], _RANDOM_201[7:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_rvc = _RANDOM_201[8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_pc = {_RANDOM_201[31:9], _RANDOM_202[16:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_iq_type = _RANDOM_202[19:17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fu_code = _RANDOM_202[29:20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_br_type = {_RANDOM_202[31:30], _RANDOM_203[1:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op1_sel = _RANDOM_203[3:2];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op2_sel = _RANDOM_203[6:4];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_imm_sel = _RANDOM_203[9:7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op_fcn = _RANDOM_203[13:10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_fcn_dw = _RANDOM_203[14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_csr_cmd = _RANDOM_203[17:15];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_load = _RANDOM_203[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_sta = _RANDOM_203[19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_std = _RANDOM_203[20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_state = _RANDOM_203[22:21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_p1_poisoned = _RANDOM_203[23];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_p2_poisoned = _RANDOM_203[24];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_br = _RANDOM_203[25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_jalr = _RANDOM_203[26];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_jal = _RANDOM_203[27];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_sfb = _RANDOM_203[28];	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_mask = {_RANDOM_203[31:29], _RANDOM_204[4:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_tag = _RANDOM_204[7:5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ftq_idx = _RANDOM_204[11:8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_edge_inst = _RANDOM_204[12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_pc_lob = _RANDOM_204[18:13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_taken = _RANDOM_204[19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_imm_packed = {_RANDOM_204[31:20], _RANDOM_205[7:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_csr_addr = _RANDOM_205[19:8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_rob_idx = _RANDOM_205[24:20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldq_idx = _RANDOM_205[27:25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_stq_idx = _RANDOM_205[30:28];	// @[lsu.scala:210:16]
        stq_4_bits_uop_rxq_idx = {_RANDOM_205[31], _RANDOM_206[0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_pdst = _RANDOM_206[6:1];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1 = _RANDOM_206[12:7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2 = _RANDOM_206[18:13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3 = _RANDOM_206[24:19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ppred = _RANDOM_206[28:25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1_busy = _RANDOM_206[29];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2_busy = _RANDOM_206[30];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3_busy = _RANDOM_206[31];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ppred_busy = _RANDOM_207[0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_stale_pdst = _RANDOM_207[6:1];	// @[lsu.scala:210:16]
        stq_4_bits_uop_exception = _RANDOM_207[7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_exc_cause = {_RANDOM_207[31:8], _RANDOM_208, _RANDOM_209[7:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_bypassable = _RANDOM_209[8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_cmd = _RANDOM_209[13:9];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_size = _RANDOM_209[15:14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_signed = _RANDOM_209[16];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_fence = _RANDOM_209[17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_fencei = _RANDOM_209[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_amo = _RANDOM_209[19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uses_ldq = _RANDOM_209[20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uses_stq = _RANDOM_209[21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_sys_pc2epc = _RANDOM_209[22];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_unique = _RANDOM_209[23];	// @[lsu.scala:210:16]
        stq_4_bits_uop_flush_on_commit = _RANDOM_209[24];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst_is_rs1 = _RANDOM_209[25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst = _RANDOM_209[31:26];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1 = _RANDOM_210[5:0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2 = _RANDOM_210[11:6];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs3 = _RANDOM_210[17:12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst_val = _RANDOM_210[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_dst_rtype = _RANDOM_210[20:19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1_rtype = _RANDOM_210[22:21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2_rtype = _RANDOM_210[24:23];	// @[lsu.scala:210:16]
        stq_4_bits_uop_frs3_en = _RANDOM_210[25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fp_val = _RANDOM_210[26];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fp_single = _RANDOM_210[27];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_pf_if = _RANDOM_210[28];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_ae_if = _RANDOM_210[29];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_ma_if = _RANDOM_210[30];	// @[lsu.scala:210:16]
        stq_4_bits_uop_bp_debug_if = _RANDOM_210[31];	// @[lsu.scala:210:16]
        stq_4_bits_uop_bp_xcpt_if = _RANDOM_211[0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_fsrc = _RANDOM_211[2:1];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_tsrc = _RANDOM_211[4:3];	// @[lsu.scala:210:16]
        stq_4_bits_addr_valid = _RANDOM_211[5];	// @[lsu.scala:210:16]
        stq_4_bits_addr_bits = {_RANDOM_211[31:6], _RANDOM_212[13:0]};	// @[lsu.scala:210:16]
        stq_4_bits_addr_is_virtual = _RANDOM_212[14];	// @[lsu.scala:210:16]
        stq_4_bits_data_valid = _RANDOM_212[15];	// @[lsu.scala:210:16]
        stq_4_bits_data_bits = {_RANDOM_212[31:16], _RANDOM_213, _RANDOM_214[15:0]};	// @[lsu.scala:210:16]
        stq_4_bits_committed = _RANDOM_214[16];	// @[lsu.scala:210:16]
        stq_4_bits_succeeded = _RANDOM_214[17];	// @[lsu.scala:210:16]
        stq_5_valid = _RANDOM_216[18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uopc = _RANDOM_216[25:19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_inst = {_RANDOM_216[31:26], _RANDOM_217[25:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_inst = {_RANDOM_217[31:26], _RANDOM_218[25:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_rvc = _RANDOM_218[26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_pc = {_RANDOM_218[31:27], _RANDOM_219, _RANDOM_220[2:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_iq_type = _RANDOM_220[5:3];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fu_code = _RANDOM_220[15:6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_br_type = _RANDOM_220[19:16];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op1_sel = _RANDOM_220[21:20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op2_sel = _RANDOM_220[24:22];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_imm_sel = _RANDOM_220[27:25];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op_fcn = _RANDOM_220[31:28];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_fcn_dw = _RANDOM_221[0];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_csr_cmd = _RANDOM_221[3:1];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_load = _RANDOM_221[4];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_sta = _RANDOM_221[5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_std = _RANDOM_221[6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_state = _RANDOM_221[8:7];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_p1_poisoned = _RANDOM_221[9];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_p2_poisoned = _RANDOM_221[10];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_br = _RANDOM_221[11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_jalr = _RANDOM_221[12];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_jal = _RANDOM_221[13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_sfb = _RANDOM_221[14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_mask = _RANDOM_221[22:15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_tag = _RANDOM_221[25:23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ftq_idx = _RANDOM_221[29:26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_edge_inst = _RANDOM_221[30];	// @[lsu.scala:210:16]
        stq_5_bits_uop_pc_lob = {_RANDOM_221[31], _RANDOM_222[4:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_taken = _RANDOM_222[5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_imm_packed = _RANDOM_222[25:6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_csr_addr = {_RANDOM_222[31:26], _RANDOM_223[5:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_rob_idx = _RANDOM_223[10:6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldq_idx = _RANDOM_223[13:11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_stq_idx = _RANDOM_223[16:14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_rxq_idx = _RANDOM_223[18:17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_pdst = _RANDOM_223[24:19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1 = _RANDOM_223[30:25];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2 = {_RANDOM_223[31], _RANDOM_224[4:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3 = _RANDOM_224[10:5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ppred = _RANDOM_224[14:11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1_busy = _RANDOM_224[15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2_busy = _RANDOM_224[16];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3_busy = _RANDOM_224[17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ppred_busy = _RANDOM_224[18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_stale_pdst = _RANDOM_224[24:19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_exception = _RANDOM_224[25];	// @[lsu.scala:210:16]
        stq_5_bits_uop_exc_cause = {_RANDOM_224[31:26], _RANDOM_225, _RANDOM_226[25:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_bypassable = _RANDOM_226[26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_cmd = _RANDOM_226[31:27];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_size = _RANDOM_227[1:0];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_signed = _RANDOM_227[2];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_fence = _RANDOM_227[3];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_fencei = _RANDOM_227[4];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_amo = _RANDOM_227[5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uses_ldq = _RANDOM_227[6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uses_stq = _RANDOM_227[7];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_sys_pc2epc = _RANDOM_227[8];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_unique = _RANDOM_227[9];	// @[lsu.scala:210:16]
        stq_5_bits_uop_flush_on_commit = _RANDOM_227[10];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst_is_rs1 = _RANDOM_227[11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst = _RANDOM_227[17:12];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1 = _RANDOM_227[23:18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2 = _RANDOM_227[29:24];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs3 = {_RANDOM_227[31:30], _RANDOM_228[3:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst_val = _RANDOM_228[4];	// @[lsu.scala:210:16]
        stq_5_bits_uop_dst_rtype = _RANDOM_228[6:5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1_rtype = _RANDOM_228[8:7];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2_rtype = _RANDOM_228[10:9];	// @[lsu.scala:210:16]
        stq_5_bits_uop_frs3_en = _RANDOM_228[11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fp_val = _RANDOM_228[12];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fp_single = _RANDOM_228[13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_pf_if = _RANDOM_228[14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_ae_if = _RANDOM_228[15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_ma_if = _RANDOM_228[16];	// @[lsu.scala:210:16]
        stq_5_bits_uop_bp_debug_if = _RANDOM_228[17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_bp_xcpt_if = _RANDOM_228[18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_fsrc = _RANDOM_228[20:19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_tsrc = _RANDOM_228[22:21];	// @[lsu.scala:210:16]
        stq_5_bits_addr_valid = _RANDOM_228[23];	// @[lsu.scala:210:16]
        stq_5_bits_addr_bits = {_RANDOM_228[31:24], _RANDOM_229};	// @[lsu.scala:210:16]
        stq_5_bits_addr_is_virtual = _RANDOM_230[0];	// @[lsu.scala:210:16]
        stq_5_bits_data_valid = _RANDOM_230[1];	// @[lsu.scala:210:16]
        stq_5_bits_data_bits = {_RANDOM_230[31:2], _RANDOM_231, _RANDOM_232[1:0]};	// @[lsu.scala:210:16]
        stq_5_bits_committed = _RANDOM_232[2];	// @[lsu.scala:210:16]
        stq_5_bits_succeeded = _RANDOM_232[3];	// @[lsu.scala:210:16]
        stq_6_valid = _RANDOM_234[4];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uopc = _RANDOM_234[11:5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_inst = {_RANDOM_234[31:12], _RANDOM_235[11:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_inst = {_RANDOM_235[31:12], _RANDOM_236[11:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_rvc = _RANDOM_236[12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_pc = {_RANDOM_236[31:13], _RANDOM_237[20:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_iq_type = _RANDOM_237[23:21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fu_code = {_RANDOM_237[31:24], _RANDOM_238[1:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_br_type = _RANDOM_238[5:2];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op1_sel = _RANDOM_238[7:6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op2_sel = _RANDOM_238[10:8];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_imm_sel = _RANDOM_238[13:11];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op_fcn = _RANDOM_238[17:14];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_fcn_dw = _RANDOM_238[18];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_csr_cmd = _RANDOM_238[21:19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_load = _RANDOM_238[22];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_sta = _RANDOM_238[23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_std = _RANDOM_238[24];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_state = _RANDOM_238[26:25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_p1_poisoned = _RANDOM_238[27];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_p2_poisoned = _RANDOM_238[28];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_br = _RANDOM_238[29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_jalr = _RANDOM_238[30];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_jal = _RANDOM_238[31];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_sfb = _RANDOM_239[0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_mask = _RANDOM_239[8:1];	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_tag = _RANDOM_239[11:9];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ftq_idx = _RANDOM_239[15:12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_edge_inst = _RANDOM_239[16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_pc_lob = _RANDOM_239[22:17];	// @[lsu.scala:210:16]
        stq_6_bits_uop_taken = _RANDOM_239[23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_imm_packed = {_RANDOM_239[31:24], _RANDOM_240[11:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_csr_addr = _RANDOM_240[23:12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_rob_idx = _RANDOM_240[28:24];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldq_idx = _RANDOM_240[31:29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_stq_idx = _RANDOM_241[2:0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_rxq_idx = _RANDOM_241[4:3];	// @[lsu.scala:210:16]
        stq_6_bits_uop_pdst = _RANDOM_241[10:5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1 = _RANDOM_241[16:11];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2 = _RANDOM_241[22:17];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3 = _RANDOM_241[28:23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ppred = {_RANDOM_241[31:29], _RANDOM_242[0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1_busy = _RANDOM_242[1];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2_busy = _RANDOM_242[2];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3_busy = _RANDOM_242[3];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ppred_busy = _RANDOM_242[4];	// @[lsu.scala:210:16]
        stq_6_bits_uop_stale_pdst = _RANDOM_242[10:5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_exception = _RANDOM_242[11];	// @[lsu.scala:210:16]
        stq_6_bits_uop_exc_cause = {_RANDOM_242[31:12], _RANDOM_243, _RANDOM_244[11:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_bypassable = _RANDOM_244[12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_cmd = _RANDOM_244[17:13];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_size = _RANDOM_244[19:18];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_signed = _RANDOM_244[20];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_fence = _RANDOM_244[21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_fencei = _RANDOM_244[22];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_amo = _RANDOM_244[23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uses_ldq = _RANDOM_244[24];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uses_stq = _RANDOM_244[25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_sys_pc2epc = _RANDOM_244[26];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_unique = _RANDOM_244[27];	// @[lsu.scala:210:16]
        stq_6_bits_uop_flush_on_commit = _RANDOM_244[28];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst_is_rs1 = _RANDOM_244[29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst = {_RANDOM_244[31:30], _RANDOM_245[3:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1 = _RANDOM_245[9:4];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2 = _RANDOM_245[15:10];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs3 = _RANDOM_245[21:16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst_val = _RANDOM_245[22];	// @[lsu.scala:210:16]
        stq_6_bits_uop_dst_rtype = _RANDOM_245[24:23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1_rtype = _RANDOM_245[26:25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2_rtype = _RANDOM_245[28:27];	// @[lsu.scala:210:16]
        stq_6_bits_uop_frs3_en = _RANDOM_245[29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fp_val = _RANDOM_245[30];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fp_single = _RANDOM_245[31];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_pf_if = _RANDOM_246[0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_ae_if = _RANDOM_246[1];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_ma_if = _RANDOM_246[2];	// @[lsu.scala:210:16]
        stq_6_bits_uop_bp_debug_if = _RANDOM_246[3];	// @[lsu.scala:210:16]
        stq_6_bits_uop_bp_xcpt_if = _RANDOM_246[4];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_fsrc = _RANDOM_246[6:5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_tsrc = _RANDOM_246[8:7];	// @[lsu.scala:210:16]
        stq_6_bits_addr_valid = _RANDOM_246[9];	// @[lsu.scala:210:16]
        stq_6_bits_addr_bits = {_RANDOM_246[31:10], _RANDOM_247[17:0]};	// @[lsu.scala:210:16]
        stq_6_bits_addr_is_virtual = _RANDOM_247[18];	// @[lsu.scala:210:16]
        stq_6_bits_data_valid = _RANDOM_247[19];	// @[lsu.scala:210:16]
        stq_6_bits_data_bits = {_RANDOM_247[31:20], _RANDOM_248, _RANDOM_249[19:0]};	// @[lsu.scala:210:16]
        stq_6_bits_committed = _RANDOM_249[20];	// @[lsu.scala:210:16]
        stq_6_bits_succeeded = _RANDOM_249[21];	// @[lsu.scala:210:16]
        stq_7_valid = _RANDOM_251[22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uopc = _RANDOM_251[29:23];	// @[lsu.scala:210:16]
        stq_7_bits_uop_inst = {_RANDOM_251[31:30], _RANDOM_252[29:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_inst = {_RANDOM_252[31:30], _RANDOM_253[29:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_rvc = _RANDOM_253[30];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_pc = {_RANDOM_253[31], _RANDOM_254, _RANDOM_255[6:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_iq_type = _RANDOM_255[9:7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fu_code = _RANDOM_255[19:10];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_br_type = _RANDOM_255[23:20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op1_sel = _RANDOM_255[25:24];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op2_sel = _RANDOM_255[28:26];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_imm_sel = _RANDOM_255[31:29];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op_fcn = _RANDOM_256[3:0];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_fcn_dw = _RANDOM_256[4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_csr_cmd = _RANDOM_256[7:5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_load = _RANDOM_256[8];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_sta = _RANDOM_256[9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_std = _RANDOM_256[10];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_state = _RANDOM_256[12:11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_p1_poisoned = _RANDOM_256[13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_p2_poisoned = _RANDOM_256[14];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_br = _RANDOM_256[15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_jalr = _RANDOM_256[16];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_jal = _RANDOM_256[17];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_sfb = _RANDOM_256[18];	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_mask = _RANDOM_256[26:19];	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_tag = _RANDOM_256[29:27];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ftq_idx = {_RANDOM_256[31:30], _RANDOM_257[1:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_edge_inst = _RANDOM_257[2];	// @[lsu.scala:210:16]
        stq_7_bits_uop_pc_lob = _RANDOM_257[8:3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_taken = _RANDOM_257[9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_imm_packed = _RANDOM_257[29:10];	// @[lsu.scala:210:16]
        stq_7_bits_uop_csr_addr = {_RANDOM_257[31:30], _RANDOM_258[9:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_rob_idx = _RANDOM_258[14:10];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldq_idx = _RANDOM_258[17:15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_stq_idx = _RANDOM_258[20:18];	// @[lsu.scala:210:16]
        stq_7_bits_uop_rxq_idx = _RANDOM_258[22:21];	// @[lsu.scala:210:16]
        stq_7_bits_uop_pdst = _RANDOM_258[28:23];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1 = {_RANDOM_258[31:29], _RANDOM_259[2:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2 = _RANDOM_259[8:3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3 = _RANDOM_259[14:9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ppred = _RANDOM_259[18:15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1_busy = _RANDOM_259[19];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2_busy = _RANDOM_259[20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3_busy = _RANDOM_259[21];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ppred_busy = _RANDOM_259[22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_stale_pdst = _RANDOM_259[28:23];	// @[lsu.scala:210:16]
        stq_7_bits_uop_exception = _RANDOM_259[29];	// @[lsu.scala:210:16]
        stq_7_bits_uop_exc_cause = {_RANDOM_259[31:30], _RANDOM_260, _RANDOM_261[29:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_bypassable = _RANDOM_261[30];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_cmd = {_RANDOM_261[31], _RANDOM_262[3:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_size = _RANDOM_262[5:4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_signed = _RANDOM_262[6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_fence = _RANDOM_262[7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_fencei = _RANDOM_262[8];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_amo = _RANDOM_262[9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uses_ldq = _RANDOM_262[10];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uses_stq = _RANDOM_262[11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_sys_pc2epc = _RANDOM_262[12];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_unique = _RANDOM_262[13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_flush_on_commit = _RANDOM_262[14];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst_is_rs1 = _RANDOM_262[15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst = _RANDOM_262[21:16];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1 = _RANDOM_262[27:22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2 = {_RANDOM_262[31:28], _RANDOM_263[1:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs3 = _RANDOM_263[7:2];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst_val = _RANDOM_263[8];	// @[lsu.scala:210:16]
        stq_7_bits_uop_dst_rtype = _RANDOM_263[10:9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1_rtype = _RANDOM_263[12:11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2_rtype = _RANDOM_263[14:13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_frs3_en = _RANDOM_263[15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fp_val = _RANDOM_263[16];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fp_single = _RANDOM_263[17];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_pf_if = _RANDOM_263[18];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_ae_if = _RANDOM_263[19];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_ma_if = _RANDOM_263[20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_bp_debug_if = _RANDOM_263[21];	// @[lsu.scala:210:16]
        stq_7_bits_uop_bp_xcpt_if = _RANDOM_263[22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_fsrc = _RANDOM_263[24:23];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_tsrc = _RANDOM_263[26:25];	// @[lsu.scala:210:16]
        stq_7_bits_addr_valid = _RANDOM_263[27];	// @[lsu.scala:210:16]
        stq_7_bits_addr_bits = {_RANDOM_263[31:28], _RANDOM_264, _RANDOM_265[3:0]};	// @[lsu.scala:210:16]
        stq_7_bits_addr_is_virtual = _RANDOM_265[4];	// @[lsu.scala:210:16]
        stq_7_bits_data_valid = _RANDOM_265[5];	// @[lsu.scala:210:16]
        stq_7_bits_data_bits = {_RANDOM_265[31:6], _RANDOM_266, _RANDOM_267[5:0]};	// @[lsu.scala:210:16]
        stq_7_bits_committed = _RANDOM_267[6];	// @[lsu.scala:210:16]
        stq_7_bits_succeeded = _RANDOM_267[7];	// @[lsu.scala:210:16]
        ldq_head = _RANDOM_269[10:8];	// @[lsu.scala:214:29]
        ldq_tail = _RANDOM_269[13:11];	// @[lsu.scala:214:29, :215:29]
        stq_head = _RANDOM_269[16:14];	// @[lsu.scala:214:29, :216:29]
        stq_tail = _RANDOM_269[19:17];	// @[lsu.scala:214:29, :217:29]
        stq_commit_head = _RANDOM_269[22:20];	// @[lsu.scala:214:29, :218:29]
        stq_execute_head = _RANDOM_269[25:23];	// @[lsu.scala:214:29, :219:29]
        hella_state = _RANDOM_269[28:26];	// @[lsu.scala:214:29, :241:38]
        hella_req_addr = {_RANDOM_269[31:29], _RANDOM_270, _RANDOM_271[4:0]};	// @[lsu.scala:214:29, :242:34]
        hella_req_cmd = _RANDOM_271[16:12];	// @[lsu.scala:242:34]
        hella_req_size = _RANDOM_271[18:17];	// @[lsu.scala:242:34]
        hella_req_signed = _RANDOM_271[19];	// @[lsu.scala:242:34]
        hella_req_phys = _RANDOM_271[23];	// @[lsu.scala:242:34]
        hella_data_data = {_RANDOM_274[31:2], _RANDOM_275, _RANDOM_276[1:0]};	// @[lsu.scala:243:34]
        hella_paddr = {_RANDOM_276[31:10], _RANDOM_277[12:0]};	// @[lsu.scala:243:34, :244:34]
        hella_xcpt_ma_ld = _RANDOM_277[13];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ma_st = _RANDOM_277[14];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_pf_ld = _RANDOM_277[15];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_pf_st = _RANDOM_277[16];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_gf_ld = _RANDOM_277[17];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_gf_st = _RANDOM_277[18];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ae_ld = _RANDOM_277[19];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ae_st = _RANDOM_277[20];	// @[lsu.scala:244:34, :245:34]
        live_store_mask = _RANDOM_277[28:21];	// @[lsu.scala:244:34, :259:32]
        p1_block_load_mask_0 = _RANDOM_277[29];	// @[lsu.scala:244:34, :398:35]
        p1_block_load_mask_1 = _RANDOM_277[30];	// @[lsu.scala:244:34, :398:35]
        p1_block_load_mask_2 = _RANDOM_277[31];	// @[lsu.scala:244:34, :398:35]
        p1_block_load_mask_3 = _RANDOM_278[0];	// @[lsu.scala:398:35]
        p1_block_load_mask_4 = _RANDOM_278[1];	// @[lsu.scala:398:35]
        p1_block_load_mask_5 = _RANDOM_278[2];	// @[lsu.scala:398:35]
        p1_block_load_mask_6 = _RANDOM_278[3];	// @[lsu.scala:398:35]
        p1_block_load_mask_7 = _RANDOM_278[4];	// @[lsu.scala:398:35]
        p2_block_load_mask_0 = _RANDOM_278[5];	// @[lsu.scala:398:35, :399:35]
        p2_block_load_mask_1 = _RANDOM_278[6];	// @[lsu.scala:398:35, :399:35]
        p2_block_load_mask_2 = _RANDOM_278[7];	// @[lsu.scala:398:35, :399:35]
        p2_block_load_mask_3 = _RANDOM_278[8];	// @[lsu.scala:398:35, :399:35]
        p2_block_load_mask_4 = _RANDOM_278[9];	// @[lsu.scala:398:35, :399:35]
        p2_block_load_mask_5 = _RANDOM_278[10];	// @[lsu.scala:398:35, :399:35]
        p2_block_load_mask_6 = _RANDOM_278[11];	// @[lsu.scala:398:35, :399:35]
        p2_block_load_mask_7 = _RANDOM_278[12];	// @[lsu.scala:398:35, :399:35]
        ldq_retry_idx = _RANDOM_278[16:14];	// @[lsu.scala:398:35, :415:30]
        stq_retry_idx = _RANDOM_278[19:17];	// @[lsu.scala:398:35, :422:30]
        ldq_wakeup_idx = _RANDOM_278[22:20];	// @[lsu.scala:398:35, :430:31]
        can_fire_load_retry_REG = _RANDOM_278[23];	// @[lsu.scala:398:35, :470:40]
        can_fire_sta_retry_REG = _RANDOM_278[24];	// @[lsu.scala:398:35, :482:41]
        mem_xcpt_valids_0 = _RANDOM_278[25];	// @[lsu.scala:398:35, :669:32]
        mem_xcpt_uops_0_br_mask = _RANDOM_283[29:22];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_rob_idx = _RANDOM_285[17:13];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_ldq_idx = _RANDOM_285[20:18];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_stq_idx = _RANDOM_285[23:21];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_uses_ldq = _RANDOM_289[13];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_uses_stq = _RANDOM_289[14];	// @[lsu.scala:673:32]
        mem_xcpt_causes_0 = {_RANDOM_290[31:30], _RANDOM_291[1:0]};	// @[lsu.scala:674:32]
        mem_xcpt_vaddrs_0 = {_RANDOM_291[31:2], _RANDOM_292[9:0]};	// @[lsu.scala:674:32, :681:32]
        REG = _RANDOM_292[10];	// @[lsu.scala:681:32, :720:21]
        fired_load_incoming_REG = _RANDOM_292[11];	// @[lsu.scala:681:32, :896:51]
        fired_stad_incoming_REG = _RANDOM_292[12];	// @[lsu.scala:681:32, :897:51]
        fired_sta_incoming_REG = _RANDOM_292[13];	// @[lsu.scala:681:32, :898:51]
        fired_std_incoming_REG = _RANDOM_292[14];	// @[lsu.scala:681:32, :899:51]
        fired_stdf_incoming = _RANDOM_292[15];	// @[lsu.scala:681:32, :900:37]
        fired_sfence_0 = _RANDOM_292[16];	// @[lsu.scala:681:32, :901:37]
        fired_release_0 = _RANDOM_292[17];	// @[lsu.scala:681:32, :902:37]
        fired_load_retry_REG = _RANDOM_292[18];	// @[lsu.scala:681:32, :903:51]
        fired_sta_retry_REG = _RANDOM_292[19];	// @[lsu.scala:681:32, :904:51]
        fired_load_wakeup_REG = _RANDOM_292[21];	// @[lsu.scala:681:32, :906:51]
        mem_incoming_uop_0_br_mask = _RANDOM_297[27:20];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_rob_idx = _RANDOM_299[15:11];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_ldq_idx = _RANDOM_299[18:16];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_stq_idx = _RANDOM_299[21:19];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_pdst = _RANDOM_299[29:24];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_fp_val = _RANDOM_304[17];	// @[lsu.scala:910:37]
        mem_ldq_incoming_e_0_bits_uop_br_mask = {_RANDOM_309[31:25], _RANDOM_310[0]};	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_uop_stq_idx = _RANDOM_311[26:24];	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_uop_mem_size = _RANDOM_315[11:10];	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_st_dep_mask = _RANDOM_318[23:16];	// @[lsu.scala:911:37]
        mem_stq_incoming_e_0_valid = _RANDOM_320[31];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_br_mask = {_RANDOM_325[31:28], _RANDOM_326[3:0]};	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_rob_idx = _RANDOM_327[23:19];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_stq_idx = _RANDOM_327[29:27];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_mem_size = _RANDOM_331[14:13];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_is_amo = _RANDOM_331[18];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_addr_valid = _RANDOM_333[4];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_addr_is_virtual = _RANDOM_334[13];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_data_valid = _RANDOM_334[14];	// @[lsu.scala:912:37]
        mem_ldq_wakeup_e_bits_uop_br_mask = _RANDOM_343[21:14];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_uop_stq_idx = _RANDOM_345[15:13];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_uop_mem_size = {_RANDOM_348[31], _RANDOM_349[0]};	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_st_dep_mask = _RANDOM_352[12:5];	// @[lsu.scala:913:37]
        mem_ldq_retry_e_bits_uop_br_mask = _RANDOM_359[24:17];	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_uop_stq_idx = _RANDOM_361[18:16];	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_uop_mem_size = _RANDOM_365[3:2];	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_st_dep_mask = _RANDOM_368[15:8];	// @[lsu.scala:914:37]
        mem_stq_retry_e_valid = _RANDOM_370[23];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_br_mask = _RANDOM_375[27:20];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_rob_idx = _RANDOM_377[15:11];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_stq_idx = _RANDOM_377[21:19];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_mem_size = _RANDOM_381[6:5];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_is_amo = _RANDOM_381[10];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_data_valid = _RANDOM_384[6];	// @[lsu.scala:915:37]
        mem_stdf_uop_br_mask = _RANDOM_393[12:5];	// @[lsu.scala:924:37]
        mem_stdf_uop_rob_idx = {_RANDOM_394[31:28], _RANDOM_395[0]};	// @[lsu.scala:924:37]
        mem_stdf_uop_stq_idx = _RANDOM_395[6:4];	// @[lsu.scala:924:37]
        mem_tlb_miss_0 = _RANDOM_400[13];	// @[lsu.scala:927:41]
        mem_tlb_uncacheable_0 = _RANDOM_400[14];	// @[lsu.scala:927:41, :928:41]
        mem_paddr_0 = {_RANDOM_400[31:15], _RANDOM_401[22:0]};	// @[lsu.scala:927:41, :929:41]
        clr_bsy_valid_0 = _RANDOM_401[23];	// @[lsu.scala:929:41, :932:32]
        clr_bsy_rob_idx_0 = _RANDOM_401[28:24];	// @[lsu.scala:929:41, :933:28]
        clr_bsy_brmask_0 = {_RANDOM_401[31:29], _RANDOM_402[4:0]};	// @[lsu.scala:929:41, :934:28]
        io_core_clr_bsy_0_valid_REG = _RANDOM_402[5];	// @[lsu.scala:934:28, :981:62]
        io_core_clr_bsy_0_valid_REG_1 = _RANDOM_402[6];	// @[lsu.scala:934:28, :981:101]
        io_core_clr_bsy_0_valid_REG_2 = _RANDOM_402[7];	// @[lsu.scala:934:28, :981:93]
        stdf_clr_bsy_valid = _RANDOM_402[8];	// @[lsu.scala:934:28, :985:37]
        stdf_clr_bsy_rob_idx = _RANDOM_402[13:9];	// @[lsu.scala:934:28, :986:33]
        stdf_clr_bsy_brmask = _RANDOM_402[21:14];	// @[lsu.scala:934:28, :987:33]
        io_core_clr_bsy_1_valid_REG = _RANDOM_402[22];	// @[lsu.scala:934:28, :1006:67]
        io_core_clr_bsy_1_valid_REG_1 = _RANDOM_402[23];	// @[lsu.scala:934:28, :1006:106]
        io_core_clr_bsy_1_valid_REG_2 = _RANDOM_402[24];	// @[lsu.scala:934:28, :1006:98]
        lcam_addr_REG = {_RANDOM_402[31:25], _RANDOM_403[27:0]};	// @[lsu.scala:934:28, :1028:45]
        lcam_addr_REG_1 = {_RANDOM_403[31:28], _RANDOM_404[30:0]};	// @[lsu.scala:1028:45, :1029:67]
        lcam_ldq_idx_REG = {_RANDOM_404[31], _RANDOM_405[1:0]};	// @[lsu.scala:1029:67, :1039:58]
        lcam_ldq_idx_REG_1 = _RANDOM_405[4:2];	// @[lsu.scala:1039:58, :1040:58]
        lcam_stq_idx_REG = _RANDOM_405[7:5];	// @[lsu.scala:1039:58, :1044:58]
        s1_executing_loads_0 = _RANDOM_405[8];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_1 = _RANDOM_405[9];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_2 = _RANDOM_405[10];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_3 = _RANDOM_405[11];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_4 = _RANDOM_405[12];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_5 = _RANDOM_405[13];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_6 = _RANDOM_405[14];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_7 = _RANDOM_405[15];	// @[lsu.scala:1039:58, :1058:35]
        wb_forward_valid_0 = _RANDOM_405[16];	// @[lsu.scala:1039:58, :1066:36]
        wb_forward_ldq_idx_0 = _RANDOM_405[19:17];	// @[lsu.scala:1039:58, :1067:36]
        wb_forward_ld_addr_0 = {_RANDOM_405[31:20], _RANDOM_406[27:0]};	// @[lsu.scala:1039:58, :1068:36]
        wb_forward_stq_idx_0 = _RANDOM_406[30:28];	// @[lsu.scala:1068:36, :1069:36]
        older_nacked_REG = _RANDOM_406[31];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG = _RANDOM_407[0];	// @[lsu.scala:1133:58]
        older_nacked_REG_1 = _RANDOM_407[1];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_1 = _RANDOM_407[2];	// @[lsu.scala:1133:58]
        older_nacked_REG_2 = _RANDOM_407[3];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_2 = _RANDOM_407[4];	// @[lsu.scala:1133:58]
        older_nacked_REG_3 = _RANDOM_407[5];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_3 = _RANDOM_407[6];	// @[lsu.scala:1133:58]
        older_nacked_REG_4 = _RANDOM_407[7];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_4 = _RANDOM_407[8];	// @[lsu.scala:1133:58]
        older_nacked_REG_5 = _RANDOM_407[9];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_5 = _RANDOM_407[10];	// @[lsu.scala:1133:58]
        older_nacked_REG_6 = _RANDOM_407[11];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_6 = _RANDOM_407[12];	// @[lsu.scala:1133:58]
        older_nacked_REG_7 = _RANDOM_407[13];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_7 = _RANDOM_407[14];	// @[lsu.scala:1133:58]
        io_dmem_s1_kill_0_REG_8 = _RANDOM_407[15];	// @[lsu.scala:1133:58, :1155:56]
        io_dmem_s1_kill_0_REG_9 = _RANDOM_407[16];	// @[lsu.scala:1133:58, :1161:56]
        io_dmem_s1_kill_0_REG_10 = _RANDOM_407[17];	// @[lsu.scala:1133:58, :1167:56]
        io_dmem_s1_kill_0_REG_11 = _RANDOM_407[18];	// @[lsu.scala:1133:58, :1155:56]
        io_dmem_s1_kill_0_REG_12 = _RANDOM_407[19];	// @[lsu.scala:1133:58, :1161:56]
        io_dmem_s1_kill_0_REG_13 = _RANDOM_407[20];	// @[lsu.scala:1133:58, :1167:56]
        io_dmem_s1_kill_0_REG_14 = _RANDOM_407[21];	// @[lsu.scala:1133:58, :1155:56]
        io_dmem_s1_kill_0_REG_15 = _RANDOM_407[22];	// @[lsu.scala:1133:58, :1161:56]
        io_dmem_s1_kill_0_REG_16 = _RANDOM_407[23];	// @[lsu.scala:1133:58, :1167:56]
        io_dmem_s1_kill_0_REG_17 = _RANDOM_407[24];	// @[lsu.scala:1133:58, :1155:56]
        io_dmem_s1_kill_0_REG_18 = _RANDOM_407[25];	// @[lsu.scala:1133:58, :1161:56]
        io_dmem_s1_kill_0_REG_19 = _RANDOM_407[26];	// @[lsu.scala:1133:58, :1167:56]
        io_dmem_s1_kill_0_REG_20 = _RANDOM_407[27];	// @[lsu.scala:1133:58, :1155:56]
        io_dmem_s1_kill_0_REG_21 = _RANDOM_407[28];	// @[lsu.scala:1133:58, :1161:56]
        io_dmem_s1_kill_0_REG_22 = _RANDOM_407[29];	// @[lsu.scala:1133:58, :1167:56]
        io_dmem_s1_kill_0_REG_23 = _RANDOM_407[30];	// @[lsu.scala:1133:58, :1155:56]
        io_dmem_s1_kill_0_REG_24 = _RANDOM_407[31];	// @[lsu.scala:1133:58, :1161:56]
        io_dmem_s1_kill_0_REG_25 = _RANDOM_408[0];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_26 = _RANDOM_408[1];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_27 = _RANDOM_408[2];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_28 = _RANDOM_408[3];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_29 = _RANDOM_408[4];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_30 = _RANDOM_408[5];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_31 = _RANDOM_408[6];	// @[lsu.scala:1167:56]
        REG_1 = _RANDOM_408[7];	// @[lsu.scala:1167:56, :1191:64]
        REG_2 = _RANDOM_408[8];	// @[lsu.scala:1167:56, :1201:18]
        store_blocked_counter = _RANDOM_408[12:9];	// @[lsu.scala:1167:56, :1206:36]
        r_xcpt_valid = _RANDOM_408[19];	// @[lsu.scala:1167:56, :1237:29]
        r_xcpt_uop_br_mask = _RANDOM_413[23:16];	// @[lsu.scala:1238:25]
        r_xcpt_uop_rob_idx = _RANDOM_415[11:7];	// @[lsu.scala:1238:25]
        r_xcpt_cause = _RANDOM_420[28:24];	// @[lsu.scala:1238:25]
        r_xcpt_badvaddr = {_RANDOM_420[31:29], _RANDOM_421, _RANDOM_422[4:0]};	// @[lsu.scala:1238:25]
        io_core_ld_miss_REG = _RANDOM_422[5];	// @[lsu.scala:1238:25, :1382:37]
        spec_ld_succeed_REG = _RANDOM_422[6];	// @[lsu.scala:1238:25, :1384:13]
        spec_ld_succeed_REG_1 = _RANDOM_422[9:7];	// @[lsu.scala:1238:25, :1386:56]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  NBDTLB dtlb (	// @[lsu.scala:248:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_req_0_valid               (~_will_fire_store_commit_0_T_2),	// @[lsu.scala:538:31, :576:25]
    .io_req_0_bits_vaddr          (exe_tlb_vaddr_0),	// @[lsu.scala:607:24]
    .io_req_0_bits_passthrough    (will_fire_hella_incoming_0_will_fire & hella_req_phys),	// @[lsu.scala:242:34, :536:61, :643:23]
    .io_req_0_bits_size           (_T_104 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_size : will_fire_hella_incoming_0_will_fire ? hella_req_size : 2'h0),	// @[lsu.scala:242:34, :536:61, :567:63, :597:24, :624:23, :628:52, :630:23]
    .io_req_0_bits_cmd            (_T_104 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_cmd : will_fire_hella_incoming_0_will_fire ? hella_req_cmd : 5'h0),	// @[lsu.scala:242:34, :536:61, :567:63, :597:24, :633:23, :637:52, :639:23]
    .io_sfence_valid              (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_valid),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_rs1           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs1),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_rs2           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs2),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_addr          (will_fire_sfence_0_will_fire ? io_core_exe_0_req_bits_sfence_bits_addr : 39'h0),	// @[lsu.scala:536:61, :616:{28,43}, :618:32, :619:18]
    .io_ptw_req_ready             (io_ptw_req_ready),
    .io_ptw_resp_valid            (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_final    (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pte_ppn     (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d       (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a       (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g       (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u       (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x       (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w       (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r       (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v       (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level       (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_homogeneous (io_ptw_resp_bits_homogeneous),
    .io_ptw_ptbr_mode             (io_ptw_ptbr_mode),
    .io_ptw_status_dprv           (io_ptw_status_dprv),
    .io_ptw_status_mxr            (io_ptw_status_mxr),
    .io_ptw_status_sum            (io_ptw_status_sum),
    .io_kill                      (will_fire_hella_incoming_0_will_fire & io_hellacache_s1_kill),	// @[lsu.scala:536:61, :646:23]
    .io_miss_rdy                  (_dtlb_io_miss_rdy),
    .io_resp_0_miss               (_dtlb_io_resp_0_miss),
    .io_resp_0_paddr              (_dtlb_io_resp_0_paddr),
    .io_resp_0_pf_ld              (_dtlb_io_resp_0_pf_ld),
    .io_resp_0_pf_st              (_dtlb_io_resp_0_pf_st),
    .io_resp_0_ae_ld              (_dtlb_io_resp_0_ae_ld),
    .io_resp_0_ae_st              (_dtlb_io_resp_0_ae_st),
    .io_resp_0_ma_ld              (_dtlb_io_resp_0_ma_ld),
    .io_resp_0_ma_st              (_dtlb_io_resp_0_ma_st),
    .io_resp_0_cacheable          (_dtlb_io_resp_0_cacheable),
    .io_ptw_req_valid             (_dtlb_io_ptw_req_valid),
    .io_ptw_req_bits_valid        (io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr    (io_ptw_req_bits_bits_addr)
  );
  ForwardingAgeLogic forwarding_age_logic_0 (	// @[lsu.scala:1180:57]
    .io_addr_matches    ({ldst_addr_matches_0_7, ldst_addr_matches_0_6, ldst_addr_matches_0_5, ldst_addr_matches_0_4, ldst_addr_matches_0_3, ldst_addr_matches_0_2, ldst_addr_matches_0_1, ldst_addr_matches_0_0}),	// @[lsu.scala:1051:38, :1150:72, :1152:9, :1182:72]
    .io_youngest_st_idx (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_stq_idx : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_stq_idx : 3'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_stq_idx : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_stq_idx : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_stq_idx : 3'h0) : 3'h0),	// @[lsu.scala:896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37]
    .io_forwarding_idx  (_forwarding_age_logic_0_io_forwarding_idx)
  );
  assign io_ptw_req_valid = _dtlb_io_ptw_req_valid;	// @[lsu.scala:248:20]
  assign io_core_exe_0_iresp_valid = _io_core_exe_0_iresp_valid_output;	// @[lsu.scala:1308:5, :1346:5, :1350:5]
  assign io_core_exe_0_iresp_bits_uop_rob_idx = _GEN_311 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_294 : _GEN_35[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_301;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_pdst = _GEN_311 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_295 : _GEN_39[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_302;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_is_amo = _GEN_311 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_296 : _GEN_60[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_305;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_uses_stq = _GEN_311 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_297 : _GEN_63[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_306;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_dst_rtype = _GEN_311 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_298 : _GEN_73[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_307;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_data = _GEN_311 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_304 & io_core_exe_0_iresp_bits_data_shifted_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_304 & io_core_exe_0_iresp_bits_data_shifted_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_304 & io_core_exe_0_iresp_bits_data_shifted[31]}} : _T_686[63:32], io_core_exe_0_iresp_bits_data_shifted[31:16]}, io_core_exe_0_iresp_bits_data_shifted_1[15:8]}, io_core_exe_0_iresp_bits_data_shifted_2};	// @[AMOALU.scala:27:13, :40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, Cat.scala:33:92, lsu.scala:1308:5, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_valid = _io_core_exe_0_fresp_valid_output;	// @[lsu.scala:1308:5, :1346:5, :1350:5]
  assign io_core_exe_0_fresp_bits_uop_uopc = _GEN_311 ? _GEN_101[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_101[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_br_mask = _GEN_311 ? _GEN_95[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_300;	// @[lsu.scala:264:49, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_rob_idx = _GEN_311 ? _GEN_294 : _GEN_301;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_stq_idx = _GEN_311 ? _GEN_96[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_96[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_pdst = _GEN_311 ? _GEN_295 : _GEN_302;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_mem_size = _GEN_311 ? _GEN_97[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_303;	// @[lsu.scala:264:49, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_is_amo = _GEN_311 ? _GEN_296 : _GEN_305;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_uses_stq = _GEN_311 ? _GEN_297 : _GEN_306;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_dst_rtype = _GEN_311 ? _GEN_298 : _GEN_307;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_fp_val = _GEN_311 ? _GEN_174[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_174[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_data = {1'h0, _GEN_311 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_304 & io_core_exe_0_fresp_bits_data_shifted_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_304 & io_core_exe_0_fresp_bits_data_shifted_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_304 & io_core_exe_0_fresp_bits_data_shifted[31]}} : _T_686[63:32], io_core_exe_0_fresp_bits_data_shifted[31:16]}, io_core_exe_0_fresp_bits_data_shifted_1[15:8]}, io_core_exe_0_fresp_bits_data_shifted_2}};	// @[AMOALU.scala:27:13, :40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, lsu.scala:1308:5, :1346:5, :1350:5, :1369:38, util.scala:118:51]
  assign io_core_dis_ldq_idx_0 = ldq_tail;	// @[lsu.scala:215:29]
  assign io_core_dis_stq_idx_0 = stq_tail;	// @[lsu.scala:217:29]
  assign io_core_ldq_full_0 = _T_10 == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:203:14]
  assign io_core_stq_full_0 = _T_13 == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:203:14]
  assign io_core_fp_stdata_ready = _io_core_fp_stdata_ready_output;	// @[lsu.scala:868:61]
  assign io_core_clr_bsy_0_valid = clr_bsy_valid_0 & (io_core_brupdate_b1_mispredict_mask & clr_bsy_brmask_0) == 8'h0 & ~io_core_exception & ~io_core_clr_bsy_0_valid_REG & ~io_core_clr_bsy_0_valid_REG_2;	// @[lsu.scala:671:22, :932:32, :934:28, :981:{54,62,82,85,93}, util.scala:118:{51,59}]
  assign io_core_clr_bsy_0_bits = clr_bsy_rob_idx_0;	// @[lsu.scala:933:28]
  assign io_core_clr_bsy_1_valid = stdf_clr_bsy_valid & (io_core_brupdate_b1_mispredict_mask & stdf_clr_bsy_brmask) == 8'h0 & ~io_core_exception & ~io_core_clr_bsy_1_valid_REG & ~io_core_clr_bsy_1_valid_REG_2;	// @[lsu.scala:671:22, :985:37, :987:33, :1006:{59,67,87,90,98}, util.scala:118:{51,59}]
  assign io_core_clr_bsy_1_bits = stdf_clr_bsy_rob_idx;	// @[lsu.scala:986:33]
  assign io_core_spec_ld_wakeup_0_valid = _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69]
  assign io_core_spec_ld_wakeup_0_bits = mem_incoming_uop_0_pdst;	// @[lsu.scala:910:37]
  assign io_core_ld_miss = ~(~spec_ld_succeed_REG | _io_core_exe_0_iresp_valid_output & (_GEN_311 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_135[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_36[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_135[wb_forward_ldq_idx_0]) == spec_ld_succeed_REG_1) & io_core_ld_miss_REG;	// @[lsu.scala:223:42, :465:79, :1067:36, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, :1382:{27,37}, :1384:{5,13,47}, :1385:33, :1386:{45,56}, :1389:26, :1390:21, util.scala:118:51]
  assign io_core_fencei_rdy = ~(stq_0_valid | stq_1_valid | stq_2_valid | stq_3_valid | stq_4_valid | stq_5_valid | stq_6_valid | stq_7_valid) & io_dmem_ordered;	// @[lsu.scala:210:16, :286:79, :348:{28,42}]
  assign io_core_lxcpt_valid = r_xcpt_valid & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & r_xcpt_uop_br_mask) == 8'h0;	// @[lsu.scala:671:22, :1237:29, :1238:25, :1255:61, util.scala:118:{51,59}]
  assign io_core_lxcpt_bits_uop_br_mask = r_xcpt_uop_br_mask;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_uop_rob_idx = r_xcpt_uop_rob_idx;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_cause = r_xcpt_cause;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_badvaddr = r_xcpt_badvaddr;	// @[lsu.scala:1238:25]
  assign io_core_perf_acquire = io_dmem_perf_acquire;
  assign io_core_perf_release = io_dmem_perf_release;
  assign io_core_perf_tlbMiss = io_ptw_req_ready & _dtlb_io_ptw_req_valid;	// @[Decoupled.scala:51:35, lsu.scala:248:20]
  assign io_dmem_req_valid = dmem_req_0_valid;	// @[lsu.scala:768:39, :769:30, :775:43]
  assign io_dmem_req_bits_0_valid = dmem_req_0_valid;	// @[lsu.scala:768:39, :769:30, :775:43]
  assign io_dmem_req_bits_0_bits_uop_uopc = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uopc : will_fire_load_retry_0_will_fire ? _GEN_101[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_3[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_3[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_101[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_inst = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_inst : will_fire_load_retry_0_will_fire ? _GEN_102[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_4[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_4[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_102[ldq_wakeup_idx] : 32'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_inst = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_inst : will_fire_load_retry_0_will_fire ? _GEN_103[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_5[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_5[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_103[ldq_wakeup_idx] : 32'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_rvc = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_rvc : will_fire_load_retry_0_will_fire ? _GEN_104[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_6[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_6[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_104[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_pc = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_pc : will_fire_load_retry_0_will_fire ? _GEN_105[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_7[stq_retry_idx] : 40'h0) : will_fire_store_commit_0_will_fire ? _GEN_7[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_105[ldq_wakeup_idx] : 40'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iq_type = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iq_type : will_fire_load_retry_0_will_fire ? _GEN_106[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_8[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_8[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_106[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fu_code = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fu_code : will_fire_load_retry_0_will_fire ? _GEN_107[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_9[stq_retry_idx] : 10'h0) : will_fire_store_commit_0_will_fire ? _GEN_9[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_107[ldq_wakeup_idx] : 10'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_br_type = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_br_type : will_fire_load_retry_0_will_fire ? _GEN_108[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_10[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_10[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_108[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op1_sel = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op1_sel : will_fire_load_retry_0_will_fire ? _GEN_109[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_11[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_11[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_109[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op2_sel = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op2_sel : will_fire_load_retry_0_will_fire ? _GEN_110[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_12[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_12[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_110[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_imm_sel = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_imm_sel : will_fire_load_retry_0_will_fire ? _GEN_111[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_13[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_13[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_111[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op_fcn = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op_fcn : will_fire_load_retry_0_will_fire ? _GEN_112[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_14[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_14[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_112[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_fcn_dw : will_fire_load_retry_0_will_fire ? _GEN_113[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_15[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_15[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_113[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_csr_cmd : will_fire_load_retry_0_will_fire ? _GEN_114[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_16[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_16[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_114[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_load = _GEN_232 ? exe_tlb_uop_0_ctrl_is_load : will_fire_store_commit_0_will_fire ? _GEN_17[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_115[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_sta = _GEN_232 ? exe_tlb_uop_0_ctrl_is_sta : will_fire_store_commit_0_will_fire ? _GEN_18[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_116[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_std = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_std : will_fire_load_retry_0_will_fire ? _GEN_117[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_19[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_19[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_117[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_state = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_state : will_fire_load_retry_0_will_fire ? _GEN_118[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_20[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_20[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_118[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p1_poisoned = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_p1_poisoned : will_fire_load_retry_0_will_fire ? _GEN_119[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_21[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_21[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_119[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p2_poisoned = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_p2_poisoned : will_fire_load_retry_0_will_fire ? _GEN_120[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_22[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_22[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_120[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_br = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_br : will_fire_load_retry_0_will_fire ? _GEN_121[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_23[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_23[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_121[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_jalr = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jalr : will_fire_load_retry_0_will_fire ? _GEN_122[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_24[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_24[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_122[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_jal = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jal : will_fire_load_retry_0_will_fire ? _GEN_123[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_25[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_25[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_123[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_sfb = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sfb : will_fire_load_retry_0_will_fire ? _GEN_124[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_26[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_26[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_124[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_br_mask = _GEN_232 ? exe_tlb_uop_0_br_mask : will_fire_store_commit_0_will_fire ? _GEN_27[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_194 : 8'h0;	// @[lsu.scala:219:29, :223:42, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_br_tag = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_tag : will_fire_load_retry_0_will_fire ? _GEN_126[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_28[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_28[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_126[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ftq_idx = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ftq_idx : will_fire_load_retry_0_will_fire ? _GEN_127[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_29[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_29[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_127[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_edge_inst = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_edge_inst : will_fire_load_retry_0_will_fire ? _GEN_128[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_30[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_30[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_128[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_pc_lob = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pc_lob : will_fire_load_retry_0_will_fire ? _GEN_129[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_31[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_31[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_129[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_taken = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_taken : will_fire_load_retry_0_will_fire ? _GEN_130[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_32[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_32[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_130[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_imm_packed = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_imm_packed : will_fire_load_retry_0_will_fire ? _GEN_131[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_33[stq_retry_idx] : 20'h0) : will_fire_store_commit_0_will_fire ? _GEN_33[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_131[ldq_wakeup_idx] : 20'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_csr_addr = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_csr_addr : will_fire_load_retry_0_will_fire ? _GEN_132[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_34[stq_retry_idx] : 12'h0) : will_fire_store_commit_0_will_fire ? _GEN_34[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_132[ldq_wakeup_idx] : 12'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_rob_idx = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rob_idx : will_fire_load_retry_0_will_fire ? _GEN_134 : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_rob_idx : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_35[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_133[ldq_wakeup_idx] : 5'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldq_idx = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldq_idx : will_fire_load_retry_0_will_fire ? _GEN_136 : will_fire_sta_retry_0_will_fire ? _GEN_191 : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_36[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_135[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_stq_idx = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stq_idx : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_stq_idx : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_stq_idx : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_37[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_stq_idx : 3'h0;	// @[lsu.scala:219:29, :223:42, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_rxq_idx = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rxq_idx : will_fire_load_retry_0_will_fire ? _GEN_137[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_38[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_38[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_137[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_pdst = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pdst : will_fire_load_retry_0_will_fire ? _GEN_139 : will_fire_sta_retry_0_will_fire ? _GEN_192 : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_39[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_138[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs1 = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1 : will_fire_load_retry_0_will_fire ? _GEN_140[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_40[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_40[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_140[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs2 = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2 : will_fire_load_retry_0_will_fire ? _GEN_141[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_41[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_41[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_141[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs3 = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3 : will_fire_load_retry_0_will_fire ? _GEN_142[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_42[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_42[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_142[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ppred = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred : will_fire_load_retry_0_will_fire ? _GEN_143[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_43[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_43[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_143[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs1_busy = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1_busy : will_fire_load_retry_0_will_fire ? _GEN_144[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_44[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_44[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_144[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs2_busy = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2_busy : will_fire_load_retry_0_will_fire ? _GEN_145[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_45[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_45[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_145[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs3_busy = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3_busy : will_fire_load_retry_0_will_fire ? _GEN_146[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_46[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_46[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_146[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ppred_busy = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred_busy : will_fire_load_retry_0_will_fire ? _GEN_147[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_47[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_47[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_147[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_stale_pdst = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stale_pdst : will_fire_load_retry_0_will_fire ? _GEN_148[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_48[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_48[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_148[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_exception = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exception : will_fire_load_retry_0_will_fire ? _GEN_149[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_49[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_50 : will_fire_load_wakeup_0_will_fire & _GEN_149[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_exc_cause = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exc_cause : will_fire_load_retry_0_will_fire ? _GEN_150[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_51[stq_retry_idx] : 64'h0) : will_fire_store_commit_0_will_fire ? _GEN_51[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_150[ldq_wakeup_idx] : 64'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bypassable = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bypassable : will_fire_load_retry_0_will_fire ? _GEN_151[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_52[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_52[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_151[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_mem_cmd = _GEN_232 ? exe_tlb_uop_0_mem_cmd : will_fire_store_commit_0_will_fire ? _GEN_53[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_152[ldq_wakeup_idx] : _GEN_238 ? hella_req_cmd : 5'h0;	// @[lsu.scala:219:29, :223:42, :242:34, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :821:5, :829:39]
  assign io_dmem_req_bits_0_bits_uop_mem_size = _GEN_232 ? exe_tlb_uop_0_mem_size : will_fire_store_commit_0_will_fire ? _GEN_55 : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_mem_size : _GEN_238 ? hella_req_size : 2'h0;	// @[lsu.scala:219:29, :223:42, :242:34, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :814:39, :821:5, :829:39, :830:39]
  assign io_dmem_req_bits_0_bits_uop_mem_signed = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_signed : will_fire_load_retry_0_will_fire ? _GEN_153[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_56[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_56[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_153[ldq_wakeup_idx] : _GEN_238 & hella_req_signed;	// @[lsu.scala:219:29, :223:42, :242:34, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :815:39, :821:5, :829:39, :831:39]
  assign io_dmem_req_bits_0_bits_uop_is_fence = _GEN_232 ? exe_tlb_uop_0_is_fence : will_fire_store_commit_0_will_fire ? _GEN_58 : will_fire_load_wakeup_0_will_fire & _GEN_154[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_fencei = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fencei : will_fire_load_retry_0_will_fire ? _GEN_155[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_59[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_59[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_155[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_amo = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_amo : will_fire_load_retry_0_will_fire ? _GEN_156[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & mem_stq_retry_e_out_bits_uop_is_amo) : will_fire_store_commit_0_will_fire ? _GEN_61 : will_fire_load_wakeup_0_will_fire & _GEN_156[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_uses_ldq = _GEN_232 ? _mem_xcpt_uops_WIRE_0_uses_ldq : will_fire_store_commit_0_will_fire ? _GEN_62[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_157[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_uses_stq = _GEN_232 ? _mem_xcpt_uops_WIRE_0_uses_stq : will_fire_store_commit_0_will_fire ? _GEN_63[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_159[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_sys_pc2epc = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sys_pc2epc : will_fire_load_retry_0_will_fire ? _GEN_161[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_64[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_64[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_161[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_unique = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_unique : will_fire_load_retry_0_will_fire ? _GEN_162[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_65[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_65[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_162[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_flush_on_commit = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_flush_on_commit : will_fire_load_retry_0_will_fire ? _GEN_163[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_66[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_66[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_163[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_is_rs1 = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_is_rs1 : will_fire_load_retry_0_will_fire ? _GEN_164[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_67[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_67[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_164[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst : will_fire_load_retry_0_will_fire ? _GEN_165[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_68[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_68[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_165[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs1 = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1 : will_fire_load_retry_0_will_fire ? _GEN_166[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_69[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_69[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_166[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2 = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2 : will_fire_load_retry_0_will_fire ? _GEN_167[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_70[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_70[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_167[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs3 = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs3 : will_fire_load_retry_0_will_fire ? _GEN_168[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_71[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_71[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_168[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_val = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_val : will_fire_load_retry_0_will_fire ? _GEN_169[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_72[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_72[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_169[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_dst_rtype = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_dst_rtype : will_fire_load_retry_0_will_fire ? _GEN_170[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_73[stq_retry_idx] : 2'h2) : will_fire_store_commit_0_will_fire ? _GEN_73[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_170[ldq_wakeup_idx] : 2'h2;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs1_rtype = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1_rtype : will_fire_load_retry_0_will_fire ? _GEN_171[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_74[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_74[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_171[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2_rtype = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2_rtype : will_fire_load_retry_0_will_fire ? _GEN_172[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_75[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_75[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_172[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_frs3_en = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_frs3_en : will_fire_load_retry_0_will_fire ? _GEN_173[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_76[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_76[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_173[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fp_val = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_val : will_fire_load_retry_0_will_fire ? _GEN_174[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_77[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_77[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_174[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fp_single = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_single : will_fire_load_retry_0_will_fire ? _GEN_175[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_78[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_78[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_175[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_pf_if = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_pf_if : will_fire_load_retry_0_will_fire ? _GEN_176[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_79[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_79[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_176[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ae_if = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ae_if : will_fire_load_retry_0_will_fire ? _GEN_177[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_80[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_80[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_177[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ma_if = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ma_if : will_fire_load_retry_0_will_fire ? _GEN_178[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_81[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_81[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_178[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bp_debug_if = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_debug_if : will_fire_load_retry_0_will_fire ? _GEN_179[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_82[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_82[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_179[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bp_xcpt_if = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_xcpt_if : will_fire_load_retry_0_will_fire ? _GEN_180[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_83[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_83[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_180[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_fsrc = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_fsrc : will_fire_load_retry_0_will_fire ? _GEN_181[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_84[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_84[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_181[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_tsrc = _GEN_232 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_tsrc : will_fire_load_retry_0_will_fire ? _GEN_182[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_85[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_85[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_182[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_addr = _GEN_236 ? _GEN_230 : will_fire_store_commit_0_will_fire ? _GEN_88 : will_fire_load_wakeup_0_will_fire ? _GEN_195 : will_fire_hella_incoming_0_will_fire ? _GEN_230 : will_fire_hella_wakeup_0_will_fire ? _GEN_235 : 40'h0;	// @[lsu.scala:223:42, :502:88, :536:61, :762:28, :768:39, :770:30, :775:43, :782:45, :784:33, :796:44, :798:30, :804:47, :808:39, :821:5, :824:39]
  assign io_dmem_req_bits_0_bits_data = _GEN_232 ? 64'h0 : will_fire_store_commit_0_will_fire ? _GEN_231[_GEN_55] : will_fire_load_wakeup_0_will_fire | will_fire_hella_incoming_0_will_fire | ~will_fire_hella_wakeup_0_will_fire ? 64'h0 : _GEN_237[hella_req_size];	// @[AMOALU.scala:27:{13,19}, lsu.scala:219:29, :223:42, :242:34, :536:61, :763:28, :768:39, :775:43, :782:45, :785:33, :796:44, :804:47, :809:39, :821:5]
  assign io_dmem_req_bits_0_bits_is_hella = ~_GEN_234 & (will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire);	// @[lsu.scala:244:34, :536:61, :764:31, :768:39, :775:43, :782:45, :796:44, :804:47, :816:39, :821:5]
  assign io_dmem_s1_kill_0 = _T_601 ? (_T_607 ? io_dmem_s1_kill_0_REG_29 : _T_612 ? io_dmem_s1_kill_0_REG_30 : _T_615 ? io_dmem_s1_kill_0_REG_31 : _GEN_281) : _GEN_281;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  assign io_dmem_brupdate_b1_resolve_mask = io_core_brupdate_b1_resolve_mask;
  assign io_dmem_brupdate_b1_mispredict_mask = io_core_brupdate_b1_mispredict_mask;
  assign io_dmem_exception = io_core_exception;
  assign io_dmem_release_ready = will_fire_release_0_will_fire;	// @[lsu.scala:536:61]
  assign io_dmem_force_order = _T_808 & _T_810 | io_core_fence_dmem;	// @[lsu.scala:347:25, :1496:29, :1497:3, :1498:{43,64}, :1499:27]
  assign io_hellacache_req_ready = _io_hellacache_req_ready_output;	// @[lsu.scala:1529:21]
  assign io_hellacache_s2_nack = ~(_io_hellacache_req_ready_output | _T_813) & _T_816;	// @[lsu.scala:1526:27, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}]
  assign io_hellacache_resp_valid = ~(_io_hellacache_req_ready_output | _T_813 | _T_816 | _T_817) & _T_821 & _T_822;	// @[lsu.scala:1528:28, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}, :1562:{28,40}, :1564:35]
  assign io_hellacache_resp_bits_data = io_dmem_resp_0_bits_data;
  assign io_hellacache_s2_xcpt_ae_ld = ~(_io_hellacache_req_ready_output | _T_813 | _T_816) & _T_817 & hella_xcpt_ae_ld;	// @[lsu.scala:245:34, :1527:27, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}]
endmodule

