

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_find_max_blocks'
================================================================
* Date:           Sun Oct 12 10:39:59 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1041|     1041|  10.410 us|  10.410 us|  1041|  1041|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- find_max_blocks  |     1039|     1039|        17|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 20 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%res_9 = alloca i32 1"   --->   Operation 21 'alloca' 'res_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%res_10 = alloca i32 1"   --->   Operation 22 'alloca' 'res_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%res_11 = alloca i32 1"   --->   Operation 23 'alloca' 'res_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%res_12 = alloca i32 1"   --->   Operation 24 'alloca' 'res_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%res_13 = alloca i32 1"   --->   Operation 25 'alloca' 'res_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%res_14 = alloca i32 1"   --->   Operation 26 'alloca' 'res_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%res_15 = alloca i32 1"   --->   Operation 27 'alloca' 'res_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%res_16 = alloca i32 1"   --->   Operation 28 'alloca' 'res_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%res_17 = alloca i32 1"   --->   Operation 29 'alloca' 'res_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%res_18 = alloca i32 1"   --->   Operation 30 'alloca' 'res_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%res_19 = alloca i32 1"   --->   Operation 31 'alloca' 'res_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%res_20 = alloca i32 1"   --->   Operation 32 'alloca' 'res_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%res_21 = alloca i32 1"   --->   Operation 33 'alloca' 'res_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%res_22 = alloca i32 1"   --->   Operation 34 'alloca' 'res_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%res_23 = alloca i32 1"   --->   Operation 35 'alloca' 'res_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%res_24 = alloca i32 1"   --->   Operation 36 'alloca' 'res_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%res_25 = alloca i32 1"   --->   Operation 37 'alloca' 'res_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%res_26 = alloca i32 1"   --->   Operation 38 'alloca' 'res_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%res_27 = alloca i32 1"   --->   Operation 39 'alloca' 'res_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%res_28 = alloca i32 1"   --->   Operation 40 'alloca' 'res_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%res_29 = alloca i32 1"   --->   Operation 41 'alloca' 'res_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%res_30 = alloca i32 1"   --->   Operation 42 'alloca' 'res_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%res_31 = alloca i32 1"   --->   Operation 43 'alloca' 'res_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%res_32 = alloca i32 1"   --->   Operation 44 'alloca' 'res_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%res_33 = alloca i32 1"   --->   Operation 45 'alloca' 'res_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%res_34 = alloca i32 1"   --->   Operation 46 'alloca' 'res_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%res_35 = alloca i32 1"   --->   Operation 47 'alloca' 'res_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%res_36 = alloca i32 1"   --->   Operation 48 'alloca' 'res_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%res_37 = alloca i32 1"   --->   Operation 49 'alloca' 'res_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%res_38 = alloca i32 1"   --->   Operation 50 'alloca' 'res_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%res_39 = alloca i32 1"   --->   Operation 51 'alloca' 'res_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%res_40 = alloca i32 1"   --->   Operation 52 'alloca' 'res_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_40"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_39"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_38"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_37"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_36"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_35"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_34"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_33"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_32"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_31"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_30"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_29"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_28"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_27"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_26"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_25"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_24"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_23"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_22"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_21"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_20"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_19"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_18"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_17"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_16"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_15"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_14"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_13"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_12"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_11"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_10"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %res_9"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %idx"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:259]   --->   Operation 87 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i, i32 15" [activation_accelerator.cpp:259]   --->   Operation 88 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %tmp, void %for.inc28.split_ifconv, void %for.end38.exitStub" [activation_accelerator.cpp:259]   --->   Operation 90 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i, i32 4, i32 14" [activation_accelerator.cpp:268]   --->   Operation 91 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i11 %lshr_ln" [activation_accelerator.cpp:268]   --->   Operation 92 'zext' 'zext_ln268' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 93 'getelementptr' 'x_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%local_max = load i11 %x_0_addr" [activation_accelerator.cpp:268]   --->   Operation 94 'load' 'local_max' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 95 'getelementptr' 'x_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%x_1_load = load i11 %x_1_addr" [activation_accelerator.cpp:268]   --->   Operation 96 'load' 'x_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 97 'getelementptr' 'x_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:268]   --->   Operation 98 'load' 'x_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %i, i32 5, i32 9" [activation_accelerator.cpp:282]   --->   Operation 99 'partselect' 'trunc_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.44ns)   --->   "%switch_ln282 = switch i5 %trunc_ln1, void %arrayidx32.case.31, i5 0, void %for.inc28.split_ifconv.arrayidx32.exit_crit_edge39, i5 1, void %arrayidx32.case.1, i5 2, void %arrayidx32.case.2, i5 3, void %arrayidx32.case.3, i5 4, void %arrayidx32.case.4, i5 5, void %arrayidx32.case.5, i5 6, void %arrayidx32.case.6, i5 7, void %arrayidx32.case.7, i5 8, void %arrayidx32.case.8, i5 9, void %arrayidx32.case.9, i5 10, void %arrayidx32.case.10, i5 11, void %arrayidx32.case.11, i5 12, void %arrayidx32.case.12, i5 13, void %arrayidx32.case.13, i5 14, void %arrayidx32.case.14, i5 15, void %arrayidx32.case.15, i5 16, void %arrayidx32.case.16, i5 17, void %arrayidx32.case.17, i5 18, void %arrayidx32.case.18, i5 19, void %arrayidx32.case.19, i5 20, void %arrayidx32.case.20, i5 21, void %arrayidx32.case.21, i5 22, void %arrayidx32.case.22, i5 23, void %arrayidx32.case.23, i5 24, void %arrayidx32.case.24, i5 25, void %arrayidx32.case.25, i5 26, void %arrayidx32.case.26, i5 27, void %arrayidx32.case.27, i5 28, void %arrayidx32.case.28, i5 29, void %arrayidx32.case.29, i5 30, void %for.inc28.split_ifconv.arrayidx32.exit_crit_edge" [activation_accelerator.cpp:282]   --->   Operation 100 'switch' 'switch_ln282' <Predicate = (!tmp)> <Delay = 0.44>
ST_1 : Operation 101 [1/1] (0.85ns)   --->   "%add_ln259 = add i16 %i, i16 32" [activation_accelerator.cpp:259]   --->   Operation 101 'add' 'add_ln259' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln259 = store i16 %add_ln259, i16 %idx" [activation_accelerator.cpp:259]   --->   Operation 102 'store' 'store_ln259' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.inc28" [activation_accelerator.cpp:259]   --->   Operation 103 'br' 'br_ln259' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%local_max = load i11 %x_0_addr" [activation_accelerator.cpp:268]   --->   Operation 104 'load' 'local_max' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 105 [1/2] (1.23ns)   --->   "%x_1_load = load i11 %x_1_addr" [activation_accelerator.cpp:268]   --->   Operation 105 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 106 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:268]   --->   Operation 106 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 107 'getelementptr' 'x_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (1.23ns)   --->   "%x_3_load = load i11 %x_3_addr" [activation_accelerator.cpp:268]   --->   Operation 108 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 109 'getelementptr' 'x_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:268]   --->   Operation 110 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 111 [1/1] (2.97ns)   --->   "%local_max_1 = call i32 @fmaxf, i32 %local_max, i32 %x_1_load" [activation_accelerator.cpp:277]   --->   Operation 111 'call' 'local_max_1' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 112 [1/1] (2.97ns)   --->   "%local_max_2 = call i32 @fmaxf, i32 %local_max_1, i32 %x_2_load" [activation_accelerator.cpp:277]   --->   Operation 112 'call' 'local_max_2' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 113 [1/2] (1.23ns)   --->   "%x_3_load = load i11 %x_3_addr" [activation_accelerator.cpp:268]   --->   Operation 113 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:268]   --->   Operation 114 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 115 'getelementptr' 'x_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (1.23ns)   --->   "%x_5_load = load i11 %x_5_addr" [activation_accelerator.cpp:268]   --->   Operation 116 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 117 'getelementptr' 'x_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:268]   --->   Operation 118 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 119 [1/1] (2.97ns)   --->   "%local_max_3 = call i32 @fmaxf, i32 %local_max_2, i32 %x_3_load" [activation_accelerator.cpp:277]   --->   Operation 119 'call' 'local_max_3' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 120 [1/1] (2.97ns)   --->   "%local_max_4 = call i32 @fmaxf, i32 %local_max_3, i32 %x_4_load" [activation_accelerator.cpp:277]   --->   Operation 120 'call' 'local_max_4' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.18>
ST_4 : Operation 121 [1/2] (1.23ns)   --->   "%x_5_load = load i11 %x_5_addr" [activation_accelerator.cpp:268]   --->   Operation 121 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 122 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:268]   --->   Operation 122 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 123 'getelementptr' 'x_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (1.23ns)   --->   "%x_7_load = load i11 %x_7_addr" [activation_accelerator.cpp:268]   --->   Operation 124 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 125 'getelementptr' 'x_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:268]   --->   Operation 126 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 127 [1/1] (2.97ns)   --->   "%local_max_5 = call i32 @fmaxf, i32 %local_max_4, i32 %x_5_load" [activation_accelerator.cpp:277]   --->   Operation 127 'call' 'local_max_5' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [1/1] (2.97ns)   --->   "%local_max_6 = call i32 @fmaxf, i32 %local_max_5, i32 %x_6_load" [activation_accelerator.cpp:277]   --->   Operation 128 'call' 'local_max_6' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 129 [1/2] (1.23ns)   --->   "%x_7_load = load i11 %x_7_addr" [activation_accelerator.cpp:268]   --->   Operation 129 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 130 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:268]   --->   Operation 130 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 131 'getelementptr' 'x_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (1.23ns)   --->   "%x_9_load = load i11 %x_9_addr" [activation_accelerator.cpp:268]   --->   Operation 132 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 133 'getelementptr' 'x_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:268]   --->   Operation 134 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 135 [1/1] (2.97ns)   --->   "%local_max_7 = call i32 @fmaxf, i32 %local_max_6, i32 %x_7_load" [activation_accelerator.cpp:277]   --->   Operation 135 'call' 'local_max_7' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [1/1] (2.97ns)   --->   "%local_max_8 = call i32 @fmaxf, i32 %local_max_7, i32 %x_8_load" [activation_accelerator.cpp:277]   --->   Operation 136 'call' 'local_max_8' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 137 [1/2] (1.23ns)   --->   "%x_9_load = load i11 %x_9_addr" [activation_accelerator.cpp:268]   --->   Operation 137 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 138 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:268]   --->   Operation 138 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 139 'getelementptr' 'x_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (1.23ns)   --->   "%x_11_load = load i11 %x_11_addr" [activation_accelerator.cpp:268]   --->   Operation 140 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 141 'getelementptr' 'x_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:268]   --->   Operation 142 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 143 [1/1] (2.97ns)   --->   "%local_max_9 = call i32 @fmaxf, i32 %local_max_8, i32 %x_9_load" [activation_accelerator.cpp:277]   --->   Operation 143 'call' 'local_max_9' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 144 [1/1] (2.97ns)   --->   "%local_max_10 = call i32 @fmaxf, i32 %local_max_9, i32 %x_10_load" [activation_accelerator.cpp:277]   --->   Operation 144 'call' 'local_max_10' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.18>
ST_7 : Operation 145 [1/2] (1.23ns)   --->   "%x_11_load = load i11 %x_11_addr" [activation_accelerator.cpp:268]   --->   Operation 145 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 146 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:268]   --->   Operation 146 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 147 'getelementptr' 'x_13_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [2/2] (1.23ns)   --->   "%x_13_load = load i11 %x_13_addr" [activation_accelerator.cpp:268]   --->   Operation 148 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 149 'getelementptr' 'x_14_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:268]   --->   Operation 150 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 151 [1/1] (2.97ns)   --->   "%local_max_11 = call i32 @fmaxf, i32 %local_max_10, i32 %x_11_load" [activation_accelerator.cpp:277]   --->   Operation 151 'call' 'local_max_11' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 152 [1/1] (2.97ns)   --->   "%local_max_12 = call i32 @fmaxf, i32 %local_max_11, i32 %x_12_load" [activation_accelerator.cpp:277]   --->   Operation 152 'call' 'local_max_12' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.18>
ST_8 : Operation 153 [1/2] (1.23ns)   --->   "%x_13_load = load i11 %x_13_addr" [activation_accelerator.cpp:268]   --->   Operation 153 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 154 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:268]   --->   Operation 154 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln268" [activation_accelerator.cpp:268]   --->   Operation 155 'getelementptr' 'x_15_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [2/2] (1.23ns)   --->   "%x_15_load = load i11 %x_15_addr" [activation_accelerator.cpp:268]   --->   Operation 156 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln268 = or i11 %lshr_ln, i11 1" [activation_accelerator.cpp:268]   --->   Operation 157 'or' 'or_ln268' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i11 %or_ln268" [activation_accelerator.cpp:268]   --->   Operation 158 'zext' 'zext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%x_0_addr_1 = getelementptr i32 %x_0, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 159 'getelementptr' 'x_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [2/2] (1.23ns)   --->   "%x_0_load_1 = load i11 %x_0_addr_1" [activation_accelerator.cpp:268]   --->   Operation 160 'load' 'x_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 161 [1/1] (2.97ns)   --->   "%local_max_13 = call i32 @fmaxf, i32 %local_max_12, i32 %x_13_load" [activation_accelerator.cpp:277]   --->   Operation 161 'call' 'local_max_13' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 162 [1/1] (2.97ns)   --->   "%local_max_14 = call i32 @fmaxf, i32 %local_max_13, i32 %x_14_load" [activation_accelerator.cpp:277]   --->   Operation 162 'call' 'local_max_14' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.18>
ST_9 : Operation 163 [1/2] (1.23ns)   --->   "%x_15_load = load i11 %x_15_addr" [activation_accelerator.cpp:268]   --->   Operation 163 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 164 [1/2] (1.23ns)   --->   "%x_0_load_1 = load i11 %x_0_addr_1" [activation_accelerator.cpp:268]   --->   Operation 164 'load' 'x_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%x_1_addr_1 = getelementptr i32 %x_1, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 165 'getelementptr' 'x_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [2/2] (1.23ns)   --->   "%x_1_load_1 = load i11 %x_1_addr_1" [activation_accelerator.cpp:268]   --->   Operation 166 'load' 'x_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%x_2_addr_1 = getelementptr i32 %x_2, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 167 'getelementptr' 'x_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [2/2] (1.23ns)   --->   "%x_2_load_1 = load i11 %x_2_addr_1" [activation_accelerator.cpp:268]   --->   Operation 168 'load' 'x_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 169 [1/1] (2.97ns)   --->   "%local_max_15 = call i32 @fmaxf, i32 %local_max_14, i32 %x_15_load" [activation_accelerator.cpp:277]   --->   Operation 169 'call' 'local_max_15' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 170 [1/1] (2.97ns)   --->   "%local_max_16 = call i32 @fmaxf, i32 %local_max_15, i32 %x_0_load_1" [activation_accelerator.cpp:277]   --->   Operation 170 'call' 'local_max_16' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.18>
ST_10 : Operation 171 [1/2] (1.23ns)   --->   "%x_1_load_1 = load i11 %x_1_addr_1" [activation_accelerator.cpp:268]   --->   Operation 171 'load' 'x_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 172 [1/2] (1.23ns)   --->   "%x_2_load_1 = load i11 %x_2_addr_1" [activation_accelerator.cpp:268]   --->   Operation 172 'load' 'x_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%x_3_addr_1 = getelementptr i32 %x_3, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 173 'getelementptr' 'x_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [2/2] (1.23ns)   --->   "%x_3_load_1 = load i11 %x_3_addr_1" [activation_accelerator.cpp:268]   --->   Operation 174 'load' 'x_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%x_4_addr_1 = getelementptr i32 %x_4, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 175 'getelementptr' 'x_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [2/2] (1.23ns)   --->   "%x_4_load_1 = load i11 %x_4_addr_1" [activation_accelerator.cpp:268]   --->   Operation 176 'load' 'x_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 177 [1/1] (2.97ns)   --->   "%local_max_17 = call i32 @fmaxf, i32 %local_max_16, i32 %x_1_load_1" [activation_accelerator.cpp:277]   --->   Operation 177 'call' 'local_max_17' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 178 [1/1] (2.97ns)   --->   "%local_max_18 = call i32 @fmaxf, i32 %local_max_17, i32 %x_2_load_1" [activation_accelerator.cpp:277]   --->   Operation 178 'call' 'local_max_18' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.18>
ST_11 : Operation 179 [1/2] (1.23ns)   --->   "%x_3_load_1 = load i11 %x_3_addr_1" [activation_accelerator.cpp:268]   --->   Operation 179 'load' 'x_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 180 [1/2] (1.23ns)   --->   "%x_4_load_1 = load i11 %x_4_addr_1" [activation_accelerator.cpp:268]   --->   Operation 180 'load' 'x_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%x_5_addr_1 = getelementptr i32 %x_5, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 181 'getelementptr' 'x_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [2/2] (1.23ns)   --->   "%x_5_load_1 = load i11 %x_5_addr_1" [activation_accelerator.cpp:268]   --->   Operation 182 'load' 'x_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%x_6_addr_1 = getelementptr i32 %x_6, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 183 'getelementptr' 'x_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [2/2] (1.23ns)   --->   "%x_6_load_1 = load i11 %x_6_addr_1" [activation_accelerator.cpp:268]   --->   Operation 184 'load' 'x_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 185 [1/1] (2.97ns)   --->   "%local_max_19 = call i32 @fmaxf, i32 %local_max_18, i32 %x_3_load_1" [activation_accelerator.cpp:277]   --->   Operation 185 'call' 'local_max_19' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 186 [1/1] (2.97ns)   --->   "%local_max_20 = call i32 @fmaxf, i32 %local_max_19, i32 %x_4_load_1" [activation_accelerator.cpp:277]   --->   Operation 186 'call' 'local_max_20' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.18>
ST_12 : Operation 187 [1/2] (1.23ns)   --->   "%x_5_load_1 = load i11 %x_5_addr_1" [activation_accelerator.cpp:268]   --->   Operation 187 'load' 'x_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 188 [1/2] (1.23ns)   --->   "%x_6_load_1 = load i11 %x_6_addr_1" [activation_accelerator.cpp:268]   --->   Operation 188 'load' 'x_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%x_7_addr_1 = getelementptr i32 %x_7, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 189 'getelementptr' 'x_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [2/2] (1.23ns)   --->   "%x_7_load_1 = load i11 %x_7_addr_1" [activation_accelerator.cpp:268]   --->   Operation 190 'load' 'x_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%x_8_addr_1 = getelementptr i32 %x_8, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 191 'getelementptr' 'x_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [2/2] (1.23ns)   --->   "%x_8_load_1 = load i11 %x_8_addr_1" [activation_accelerator.cpp:268]   --->   Operation 192 'load' 'x_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 193 [1/1] (2.97ns)   --->   "%local_max_21 = call i32 @fmaxf, i32 %local_max_20, i32 %x_5_load_1" [activation_accelerator.cpp:277]   --->   Operation 193 'call' 'local_max_21' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 194 [1/1] (2.97ns)   --->   "%local_max_22 = call i32 @fmaxf, i32 %local_max_21, i32 %x_6_load_1" [activation_accelerator.cpp:277]   --->   Operation 194 'call' 'local_max_22' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.18>
ST_13 : Operation 195 [1/2] (1.23ns)   --->   "%x_7_load_1 = load i11 %x_7_addr_1" [activation_accelerator.cpp:268]   --->   Operation 195 'load' 'x_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 196 [1/2] (1.23ns)   --->   "%x_8_load_1 = load i11 %x_8_addr_1" [activation_accelerator.cpp:268]   --->   Operation 196 'load' 'x_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%x_9_addr_1 = getelementptr i32 %x_9, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 197 'getelementptr' 'x_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [2/2] (1.23ns)   --->   "%x_9_load_1 = load i11 %x_9_addr_1" [activation_accelerator.cpp:268]   --->   Operation 198 'load' 'x_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%x_10_addr_1 = getelementptr i32 %x_10, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 199 'getelementptr' 'x_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [2/2] (1.23ns)   --->   "%x_10_load_1 = load i11 %x_10_addr_1" [activation_accelerator.cpp:268]   --->   Operation 200 'load' 'x_10_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 201 [1/1] (2.97ns)   --->   "%local_max_23 = call i32 @fmaxf, i32 %local_max_22, i32 %x_7_load_1" [activation_accelerator.cpp:277]   --->   Operation 201 'call' 'local_max_23' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 202 [1/1] (2.97ns)   --->   "%local_max_24 = call i32 @fmaxf, i32 %local_max_23, i32 %x_8_load_1" [activation_accelerator.cpp:277]   --->   Operation 202 'call' 'local_max_24' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.18>
ST_14 : Operation 203 [1/2] (1.23ns)   --->   "%x_9_load_1 = load i11 %x_9_addr_1" [activation_accelerator.cpp:268]   --->   Operation 203 'load' 'x_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 204 [1/2] (1.23ns)   --->   "%x_10_load_1 = load i11 %x_10_addr_1" [activation_accelerator.cpp:268]   --->   Operation 204 'load' 'x_10_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%x_11_addr_1 = getelementptr i32 %x_11, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 205 'getelementptr' 'x_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [2/2] (1.23ns)   --->   "%x_11_load_1 = load i11 %x_11_addr_1" [activation_accelerator.cpp:268]   --->   Operation 206 'load' 'x_11_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%x_12_addr_1 = getelementptr i32 %x_12, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 207 'getelementptr' 'x_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [2/2] (1.23ns)   --->   "%x_12_load_1 = load i11 %x_12_addr_1" [activation_accelerator.cpp:268]   --->   Operation 208 'load' 'x_12_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 209 [1/1] (2.97ns)   --->   "%local_max_25 = call i32 @fmaxf, i32 %local_max_24, i32 %x_9_load_1" [activation_accelerator.cpp:277]   --->   Operation 209 'call' 'local_max_25' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 210 [1/1] (2.97ns)   --->   "%local_max_26 = call i32 @fmaxf, i32 %local_max_25, i32 %x_10_load_1" [activation_accelerator.cpp:277]   --->   Operation 210 'call' 'local_max_26' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.18>
ST_15 : Operation 211 [1/2] (1.23ns)   --->   "%x_11_load_1 = load i11 %x_11_addr_1" [activation_accelerator.cpp:268]   --->   Operation 211 'load' 'x_11_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 212 [1/2] (1.23ns)   --->   "%x_12_load_1 = load i11 %x_12_addr_1" [activation_accelerator.cpp:268]   --->   Operation 212 'load' 'x_12_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%x_13_addr_1 = getelementptr i32 %x_13, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 213 'getelementptr' 'x_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [2/2] (1.23ns)   --->   "%x_13_load_1 = load i11 %x_13_addr_1" [activation_accelerator.cpp:268]   --->   Operation 214 'load' 'x_13_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%x_14_addr_1 = getelementptr i32 %x_14, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 215 'getelementptr' 'x_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [2/2] (1.23ns)   --->   "%x_14_load_1 = load i11 %x_14_addr_1" [activation_accelerator.cpp:268]   --->   Operation 216 'load' 'x_14_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%x_15_addr_1 = getelementptr i32 %x_15, i64 0, i64 %zext_ln268_1" [activation_accelerator.cpp:268]   --->   Operation 217 'getelementptr' 'x_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [2/2] (1.23ns)   --->   "%x_15_load_1 = load i11 %x_15_addr_1" [activation_accelerator.cpp:268]   --->   Operation 218 'load' 'x_15_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 219 [1/1] (2.97ns)   --->   "%local_max_27 = call i32 @fmaxf, i32 %local_max_26, i32 %x_11_load_1" [activation_accelerator.cpp:277]   --->   Operation 219 'call' 'local_max_27' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 220 [1/1] (2.97ns)   --->   "%local_max_28 = call i32 @fmaxf, i32 %local_max_27, i32 %x_12_load_1" [activation_accelerator.cpp:277]   --->   Operation 220 'call' 'local_max_28' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.18>
ST_16 : Operation 221 [1/2] (1.23ns)   --->   "%x_13_load_1 = load i11 %x_13_addr_1" [activation_accelerator.cpp:268]   --->   Operation 221 'load' 'x_13_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 222 [1/2] (1.23ns)   --->   "%x_14_load_1 = load i11 %x_14_addr_1" [activation_accelerator.cpp:268]   --->   Operation 222 'load' 'x_14_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 223 [1/2] (1.23ns)   --->   "%x_15_load_1 = load i11 %x_15_addr_1" [activation_accelerator.cpp:268]   --->   Operation 223 'load' 'x_15_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 224 [1/1] (2.97ns)   --->   "%local_max_29 = call i32 @fmaxf, i32 %local_max_28, i32 %x_13_load_1" [activation_accelerator.cpp:277]   --->   Operation 224 'call' 'local_max_29' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 225 [1/1] (2.97ns)   --->   "%local_max_30 = call i32 @fmaxf, i32 %local_max_29, i32 %x_14_load_1" [activation_accelerator.cpp:277]   --->   Operation 225 'call' 'local_max_30' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%res_9_load = load i32 %res_9"   --->   Operation 367 'load' 'res_9_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%res_10_load = load i32 %res_10"   --->   Operation 368 'load' 'res_10_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%res_11_load = load i32 %res_11"   --->   Operation 369 'load' 'res_11_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%res_12_load = load i32 %res_12"   --->   Operation 370 'load' 'res_12_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%res_13_load = load i32 %res_13"   --->   Operation 371 'load' 'res_13_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%res_14_load = load i32 %res_14"   --->   Operation 372 'load' 'res_14_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%res_15_load = load i32 %res_15"   --->   Operation 373 'load' 'res_15_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%res_16_load = load i32 %res_16"   --->   Operation 374 'load' 'res_16_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%res_17_load = load i32 %res_17"   --->   Operation 375 'load' 'res_17_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%res_18_load = load i32 %res_18"   --->   Operation 376 'load' 'res_18_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%res_19_load = load i32 %res_19"   --->   Operation 377 'load' 'res_19_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 378 [1/1] (0.00ns)   --->   "%res_20_load = load i32 %res_20"   --->   Operation 378 'load' 'res_20_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%res_21_load = load i32 %res_21"   --->   Operation 379 'load' 'res_21_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%res_22_load = load i32 %res_22"   --->   Operation 380 'load' 'res_22_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%res_23_load = load i32 %res_23"   --->   Operation 381 'load' 'res_23_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (0.00ns)   --->   "%res_24_load = load i32 %res_24"   --->   Operation 382 'load' 'res_24_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%res_25_load = load i32 %res_25"   --->   Operation 383 'load' 'res_25_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%res_26_load = load i32 %res_26"   --->   Operation 384 'load' 'res_26_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%res_27_load = load i32 %res_27"   --->   Operation 385 'load' 'res_27_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%res_28_load = load i32 %res_28"   --->   Operation 386 'load' 'res_28_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 387 [1/1] (0.00ns)   --->   "%res_29_load = load i32 %res_29"   --->   Operation 387 'load' 'res_29_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%res_30_load = load i32 %res_30"   --->   Operation 388 'load' 'res_30_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%res_31_load = load i32 %res_31"   --->   Operation 389 'load' 'res_31_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%res_32_load = load i32 %res_32"   --->   Operation 390 'load' 'res_32_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%res_33_load = load i32 %res_33"   --->   Operation 391 'load' 'res_33_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%res_34_load = load i32 %res_34"   --->   Operation 392 'load' 'res_34_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%res_35_load = load i32 %res_35"   --->   Operation 393 'load' 'res_35_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (0.00ns)   --->   "%res_36_load = load i32 %res_36"   --->   Operation 394 'load' 'res_36_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 395 [1/1] (0.00ns)   --->   "%res_37_load = load i32 %res_37"   --->   Operation 395 'load' 'res_37_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 396 [1/1] (0.00ns)   --->   "%res_38_load = load i32 %res_38"   --->   Operation 396 'load' 'res_38_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%res_39_load = load i32 %res_39"   --->   Operation 397 'load' 'res_39_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (0.00ns)   --->   "%res_40_load = load i32 %res_40"   --->   Operation 398 'load' 'res_40_load' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_31_out, i32 %res_40_load"   --->   Operation 399 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_30_out, i32 %res_39_load"   --->   Operation 400 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_29_out, i32 %res_38_load"   --->   Operation 401 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_28_out, i32 %res_37_load"   --->   Operation 402 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_27_out, i32 %res_36_load"   --->   Operation 403 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_26_out, i32 %res_35_load"   --->   Operation 404 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_25_out, i32 %res_34_load"   --->   Operation 405 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_24_out, i32 %res_33_load"   --->   Operation 406 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_23_out, i32 %res_32_load"   --->   Operation 407 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_22_out, i32 %res_31_load"   --->   Operation 408 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_21_out, i32 %res_30_load"   --->   Operation 409 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_20_out, i32 %res_29_load"   --->   Operation 410 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 411 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_19_out, i32 %res_28_load"   --->   Operation 411 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_18_out, i32 %res_27_load"   --->   Operation 412 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_17_out, i32 %res_26_load"   --->   Operation 413 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_16_out, i32 %res_25_load"   --->   Operation 414 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_15_out, i32 %res_24_load"   --->   Operation 415 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_14_out, i32 %res_23_load"   --->   Operation 416 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_13_out, i32 %res_22_load"   --->   Operation 417 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_12_out, i32 %res_21_load"   --->   Operation 418 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_11_out, i32 %res_20_load"   --->   Operation 419 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_10_out, i32 %res_19_load"   --->   Operation 420 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_9_out, i32 %res_18_load"   --->   Operation 421 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_8_out, i32 %res_17_load"   --->   Operation 422 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_7_out, i32 %res_16_load"   --->   Operation 423 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_6_out, i32 %res_15_load"   --->   Operation 424 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 425 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_5_out, i32 %res_14_load"   --->   Operation 425 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 426 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_4_out, i32 %res_13_load"   --->   Operation 426 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_3_out, i32 %res_12_load"   --->   Operation 427 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2_out, i32 %res_11_load"   --->   Operation 428 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 429 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1_out, i32 %res_10_load"   --->   Operation 429 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 430 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_0_out, i32 %res_9_load"   --->   Operation 430 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 431 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.37>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%res_9_load_1 = load i32 %res_9" [activation_accelerator.cpp:282]   --->   Operation 226 'load' 'res_9_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%res_10_load_1 = load i32 %res_10" [activation_accelerator.cpp:282]   --->   Operation 227 'load' 'res_10_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%res_11_load_1 = load i32 %res_11" [activation_accelerator.cpp:282]   --->   Operation 228 'load' 'res_11_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%res_12_load_1 = load i32 %res_12" [activation_accelerator.cpp:282]   --->   Operation 229 'load' 'res_12_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%res_13_load_1 = load i32 %res_13" [activation_accelerator.cpp:282]   --->   Operation 230 'load' 'res_13_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%res_14_load_1 = load i32 %res_14" [activation_accelerator.cpp:282]   --->   Operation 231 'load' 'res_14_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%res_15_load_1 = load i32 %res_15" [activation_accelerator.cpp:282]   --->   Operation 232 'load' 'res_15_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%res_16_load_1 = load i32 %res_16" [activation_accelerator.cpp:282]   --->   Operation 233 'load' 'res_16_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%res_17_load_1 = load i32 %res_17" [activation_accelerator.cpp:282]   --->   Operation 234 'load' 'res_17_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%res_18_load_1 = load i32 %res_18" [activation_accelerator.cpp:282]   --->   Operation 235 'load' 'res_18_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%res_19_load_1 = load i32 %res_19" [activation_accelerator.cpp:282]   --->   Operation 236 'load' 'res_19_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%res_20_load_1 = load i32 %res_20" [activation_accelerator.cpp:282]   --->   Operation 237 'load' 'res_20_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%res_21_load_1 = load i32 %res_21" [activation_accelerator.cpp:282]   --->   Operation 238 'load' 'res_21_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%res_22_load_1 = load i32 %res_22" [activation_accelerator.cpp:282]   --->   Operation 239 'load' 'res_22_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%res_23_load_1 = load i32 %res_23" [activation_accelerator.cpp:282]   --->   Operation 240 'load' 'res_23_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%res_24_load_1 = load i32 %res_24" [activation_accelerator.cpp:282]   --->   Operation 241 'load' 'res_24_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%res_25_load_1 = load i32 %res_25" [activation_accelerator.cpp:282]   --->   Operation 242 'load' 'res_25_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%res_26_load_1 = load i32 %res_26" [activation_accelerator.cpp:282]   --->   Operation 243 'load' 'res_26_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%res_27_load_1 = load i32 %res_27" [activation_accelerator.cpp:282]   --->   Operation 244 'load' 'res_27_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%res_28_load_1 = load i32 %res_28" [activation_accelerator.cpp:282]   --->   Operation 245 'load' 'res_28_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%res_29_load_1 = load i32 %res_29" [activation_accelerator.cpp:282]   --->   Operation 246 'load' 'res_29_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%res_30_load_1 = load i32 %res_30" [activation_accelerator.cpp:282]   --->   Operation 247 'load' 'res_30_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%res_31_load_1 = load i32 %res_31" [activation_accelerator.cpp:282]   --->   Operation 248 'load' 'res_31_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%res_32_load_1 = load i32 %res_32" [activation_accelerator.cpp:282]   --->   Operation 249 'load' 'res_32_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%res_33_load_1 = load i32 %res_33" [activation_accelerator.cpp:282]   --->   Operation 250 'load' 'res_33_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%res_34_load_1 = load i32 %res_34" [activation_accelerator.cpp:282]   --->   Operation 251 'load' 'res_34_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%res_35_load_1 = load i32 %res_35" [activation_accelerator.cpp:282]   --->   Operation 252 'load' 'res_35_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%res_36_load_1 = load i32 %res_36" [activation_accelerator.cpp:282]   --->   Operation 253 'load' 'res_36_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%res_37_load_1 = load i32 %res_37" [activation_accelerator.cpp:282]   --->   Operation 254 'load' 'res_37_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%res_38_load_1 = load i32 %res_38" [activation_accelerator.cpp:282]   --->   Operation 255 'load' 'res_38_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%res_39_load_1 = load i32 %res_39" [activation_accelerator.cpp:282]   --->   Operation 256 'load' 'res_39_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%res_40_load_1 = load i32 %res_40" [activation_accelerator.cpp:282]   --->   Operation 257 'load' 'res_40_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%specpipeline_ln260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [activation_accelerator.cpp:260]   --->   Operation 258 'specpipeline' 'specpipeline_ln260' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [activation_accelerator.cpp:259]   --->   Operation 259 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (2.97ns)   --->   "%local_max_32 = call i32 @fmaxf, i32 %local_max_30, i32 %x_15_load_1" [activation_accelerator.cpp:277]   --->   Operation 260 'call' 'local_max_32' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 261 [1/1] (0.78ns)   --->   "%dc = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %res_9_load_1, i32 %res_10_load_1, i32 %res_11_load_1, i32 %res_12_load_1, i32 %res_13_load_1, i32 %res_14_load_1, i32 %res_15_load_1, i32 %res_16_load_1, i32 %res_17_load_1, i32 %res_18_load_1, i32 %res_19_load_1, i32 %res_20_load_1, i32 %res_21_load_1, i32 %res_22_load_1, i32 %res_23_load_1, i32 %res_24_load_1, i32 %res_25_load_1, i32 %res_26_load_1, i32 %res_27_load_1, i32 %res_28_load_1, i32 %res_29_load_1, i32 %res_30_load_1, i32 %res_31_load_1, i32 %res_32_load_1, i32 %res_33_load_1, i32 %res_34_load_1, i32 %res_35_load_1, i32 %res_36_load_1, i32 %res_37_load_1, i32 %res_38_load_1, i32 %res_39_load_1, i32 %res_40_load_1, i5 %trunc_ln1" [activation_accelerator.cpp:282]   --->   Operation 261 'mux' 'dc' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 262 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 263 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%x_fp_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 264 'partselect' 'x_fp_exp_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%x_fp_sig_V = trunc i32 %data_V"   --->   Operation 265 'trunc' 'x_fp_sig_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %local_max_32" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 266 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_2)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 267 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%y_fp_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 268 'partselect' 'y_fp_exp_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%y_fp_sig_V = trunc i32 %data_V_2"   --->   Operation 269 'trunc' 'y_fp_sig_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25)   --->   "%or_ln25 = or i8 %y_fp_exp_V, i8 %x_fp_exp_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 270 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln25 = icmp_eq  i8 %or_ln25, i8 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 271 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25_2)   --->   "%or_ln25_2 = or i23 %y_fp_sig_V, i23 %x_fp_sig_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 272 'or' 'or_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln25_2 = icmp_eq  i23 %or_ln25_2, i23 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 273 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [1/1] (0.28ns)   --->   "%and_ln25 = and i1 %icmp_ln25_2, i1 %icmp_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 274 'and' 'and_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [1/1] (0.84ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %x_fp_exp_V, i8 255"   --->   Operation 275 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (0.84ns)   --->   "%icmp_ln1019_2 = icmp_eq  i8 %y_fp_exp_V, i8 255"   --->   Operation 276 'icmp' 'icmp_ln1019_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (1.05ns)   --->   "%icmp_ln1023 = icmp_ne  i23 %x_fp_sig_V, i23 0"   --->   Operation 277 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (0.28ns)   --->   "%and_ln18 = and i1 %icmp_ln1019, i1 %icmp_ln1023" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 278 'and' 'and_ln18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 279 [1/1] (1.05ns)   --->   "%icmp_ln1023_2 = icmp_ne  i23 %y_fp_sig_V, i23 0"   --->   Operation 279 'icmp' 'icmp_ln1023_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.28ns)   --->   "%and_ln18_2 = and i1 %icmp_ln1019_2, i1 %icmp_ln1023_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 280 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node res_42)   --->   "%p_Result_5 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %x_fp_sig_V, i32 22, i1 1"   --->   Operation 281 'bitset' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node res_42)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %p_Result_s, i8 255, i23 %p_Result_5"   --->   Operation 282 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node res_42)   --->   "%res = bitcast i32 %p_Result_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356]   --->   Operation 283 'bitcast' 'res' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (0.99ns)   --->   "%ymaggreater = icmp_slt  i32 %data_V, i32 %data_V_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38]   --->   Operation 284 'icmp' 'ymaggreater' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_2)   --->   "%xor_ln39 = xor i1 %ymaggreater, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39]   --->   Operation 285 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_2)   --->   "%select_ln39 = select i1 %p_Result_s, i1 %xor_ln39, i1 %ymaggreater" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39]   --->   Operation 286 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 287 [1/1] (0.28ns) (out node of the LUT)   --->   "%ymaggreater_2 = select i1 %p_Result_4, i1 %select_ln39, i1 %ymaggreater" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39]   --->   Operation 287 'select' 'ymaggreater_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node res_42)   --->   "%res_41 = select i1 %ymaggreater_2, i32 %local_max_32, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40]   --->   Operation 288 'select' 'res_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_8)   --->   "%and_ln25_2 = and i1 %icmp_ln25_2, i1 %icmp_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 289 'and' 'and_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_8)   --->   "%xor_ln25 = xor i1 %and_ln25_2, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 290 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_8)   --->   "%and_ln18_7 = and i1 %and_ln18, i1 %and_ln18_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 291 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_8 = and i1 %and_ln18_7, i1 %xor_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 292 'and' 'and_ln18_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 293 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_42 = select i1 %and_ln18_8, i32 %res, i32 %res_41" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 293 'select' 'res_42' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_9 = and i1 %icmp_ln1019_2, i1 %icmp_ln1023_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 294 'and' 'and_ln18_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%xor_ln18 = xor i1 %and_ln18_9, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 295 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_10 = and i1 %and_ln18, i1 %xor_ln18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 296 'and' 'and_ln18_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln18 = or i1 %and_ln25, i1 %and_ln18_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 297 'or' 'or_ln18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_43 = select i1 %or_ln18, i32 %local_max_32, i32 %res_42" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 298 'select' 'res_43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node res_44)   --->   "%or_ln18_2 = or i1 %and_ln25, i1 %and_ln18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 299 'or' 'or_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node res_44)   --->   "%xor_ln18_2 = xor i1 %or_ln18_2, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 300 'xor' 'xor_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node res_44)   --->   "%and_ln18_11 = and i1 %and_ln18_2, i1 %xor_ln18_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 301 'and' 'and_ln18_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_44 = select i1 %and_ln18_11, i32 %dc, i32 %res_43" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 302 'select' 'res_44' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 303 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_39" [activation_accelerator.cpp:282]   --->   Operation 303 'store' 'store_ln282' <Predicate = (trunc_ln1 == 30)> <Delay = 0.42>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 304 'br' 'br_ln282' <Predicate = (trunc_ln1 == 30)> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_38" [activation_accelerator.cpp:282]   --->   Operation 305 'store' 'store_ln282' <Predicate = (trunc_ln1 == 29)> <Delay = 0.42>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 306 'br' 'br_ln282' <Predicate = (trunc_ln1 == 29)> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_37" [activation_accelerator.cpp:282]   --->   Operation 307 'store' 'store_ln282' <Predicate = (trunc_ln1 == 28)> <Delay = 0.42>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 308 'br' 'br_ln282' <Predicate = (trunc_ln1 == 28)> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_36" [activation_accelerator.cpp:282]   --->   Operation 309 'store' 'store_ln282' <Predicate = (trunc_ln1 == 27)> <Delay = 0.42>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 310 'br' 'br_ln282' <Predicate = (trunc_ln1 == 27)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_35" [activation_accelerator.cpp:282]   --->   Operation 311 'store' 'store_ln282' <Predicate = (trunc_ln1 == 26)> <Delay = 0.42>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 312 'br' 'br_ln282' <Predicate = (trunc_ln1 == 26)> <Delay = 0.00>
ST_17 : Operation 313 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_34" [activation_accelerator.cpp:282]   --->   Operation 313 'store' 'store_ln282' <Predicate = (trunc_ln1 == 25)> <Delay = 0.42>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 314 'br' 'br_ln282' <Predicate = (trunc_ln1 == 25)> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_33" [activation_accelerator.cpp:282]   --->   Operation 315 'store' 'store_ln282' <Predicate = (trunc_ln1 == 24)> <Delay = 0.42>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 316 'br' 'br_ln282' <Predicate = (trunc_ln1 == 24)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_32" [activation_accelerator.cpp:282]   --->   Operation 317 'store' 'store_ln282' <Predicate = (trunc_ln1 == 23)> <Delay = 0.42>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 318 'br' 'br_ln282' <Predicate = (trunc_ln1 == 23)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_31" [activation_accelerator.cpp:282]   --->   Operation 319 'store' 'store_ln282' <Predicate = (trunc_ln1 == 22)> <Delay = 0.42>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 320 'br' 'br_ln282' <Predicate = (trunc_ln1 == 22)> <Delay = 0.00>
ST_17 : Operation 321 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_30" [activation_accelerator.cpp:282]   --->   Operation 321 'store' 'store_ln282' <Predicate = (trunc_ln1 == 21)> <Delay = 0.42>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 322 'br' 'br_ln282' <Predicate = (trunc_ln1 == 21)> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_29" [activation_accelerator.cpp:282]   --->   Operation 323 'store' 'store_ln282' <Predicate = (trunc_ln1 == 20)> <Delay = 0.42>
ST_17 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 324 'br' 'br_ln282' <Predicate = (trunc_ln1 == 20)> <Delay = 0.00>
ST_17 : Operation 325 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_28" [activation_accelerator.cpp:282]   --->   Operation 325 'store' 'store_ln282' <Predicate = (trunc_ln1 == 19)> <Delay = 0.42>
ST_17 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 326 'br' 'br_ln282' <Predicate = (trunc_ln1 == 19)> <Delay = 0.00>
ST_17 : Operation 327 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_27" [activation_accelerator.cpp:282]   --->   Operation 327 'store' 'store_ln282' <Predicate = (trunc_ln1 == 18)> <Delay = 0.42>
ST_17 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 328 'br' 'br_ln282' <Predicate = (trunc_ln1 == 18)> <Delay = 0.00>
ST_17 : Operation 329 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_26" [activation_accelerator.cpp:282]   --->   Operation 329 'store' 'store_ln282' <Predicate = (trunc_ln1 == 17)> <Delay = 0.42>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 330 'br' 'br_ln282' <Predicate = (trunc_ln1 == 17)> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_25" [activation_accelerator.cpp:282]   --->   Operation 331 'store' 'store_ln282' <Predicate = (trunc_ln1 == 16)> <Delay = 0.42>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 332 'br' 'br_ln282' <Predicate = (trunc_ln1 == 16)> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_24" [activation_accelerator.cpp:282]   --->   Operation 333 'store' 'store_ln282' <Predicate = (trunc_ln1 == 15)> <Delay = 0.42>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 334 'br' 'br_ln282' <Predicate = (trunc_ln1 == 15)> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_23" [activation_accelerator.cpp:282]   --->   Operation 335 'store' 'store_ln282' <Predicate = (trunc_ln1 == 14)> <Delay = 0.42>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 336 'br' 'br_ln282' <Predicate = (trunc_ln1 == 14)> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_22" [activation_accelerator.cpp:282]   --->   Operation 337 'store' 'store_ln282' <Predicate = (trunc_ln1 == 13)> <Delay = 0.42>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 338 'br' 'br_ln282' <Predicate = (trunc_ln1 == 13)> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_21" [activation_accelerator.cpp:282]   --->   Operation 339 'store' 'store_ln282' <Predicate = (trunc_ln1 == 12)> <Delay = 0.42>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 340 'br' 'br_ln282' <Predicate = (trunc_ln1 == 12)> <Delay = 0.00>
ST_17 : Operation 341 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_20" [activation_accelerator.cpp:282]   --->   Operation 341 'store' 'store_ln282' <Predicate = (trunc_ln1 == 11)> <Delay = 0.42>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 342 'br' 'br_ln282' <Predicate = (trunc_ln1 == 11)> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_19" [activation_accelerator.cpp:282]   --->   Operation 343 'store' 'store_ln282' <Predicate = (trunc_ln1 == 10)> <Delay = 0.42>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 344 'br' 'br_ln282' <Predicate = (trunc_ln1 == 10)> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_18" [activation_accelerator.cpp:282]   --->   Operation 345 'store' 'store_ln282' <Predicate = (trunc_ln1 == 9)> <Delay = 0.42>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 346 'br' 'br_ln282' <Predicate = (trunc_ln1 == 9)> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_17" [activation_accelerator.cpp:282]   --->   Operation 347 'store' 'store_ln282' <Predicate = (trunc_ln1 == 8)> <Delay = 0.42>
ST_17 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 348 'br' 'br_ln282' <Predicate = (trunc_ln1 == 8)> <Delay = 0.00>
ST_17 : Operation 349 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_16" [activation_accelerator.cpp:282]   --->   Operation 349 'store' 'store_ln282' <Predicate = (trunc_ln1 == 7)> <Delay = 0.42>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 350 'br' 'br_ln282' <Predicate = (trunc_ln1 == 7)> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_15" [activation_accelerator.cpp:282]   --->   Operation 351 'store' 'store_ln282' <Predicate = (trunc_ln1 == 6)> <Delay = 0.42>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 352 'br' 'br_ln282' <Predicate = (trunc_ln1 == 6)> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_14" [activation_accelerator.cpp:282]   --->   Operation 353 'store' 'store_ln282' <Predicate = (trunc_ln1 == 5)> <Delay = 0.42>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 354 'br' 'br_ln282' <Predicate = (trunc_ln1 == 5)> <Delay = 0.00>
ST_17 : Operation 355 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_13" [activation_accelerator.cpp:282]   --->   Operation 355 'store' 'store_ln282' <Predicate = (trunc_ln1 == 4)> <Delay = 0.42>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 356 'br' 'br_ln282' <Predicate = (trunc_ln1 == 4)> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_12" [activation_accelerator.cpp:282]   --->   Operation 357 'store' 'store_ln282' <Predicate = (trunc_ln1 == 3)> <Delay = 0.42>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 358 'br' 'br_ln282' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_17 : Operation 359 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_11" [activation_accelerator.cpp:282]   --->   Operation 359 'store' 'store_ln282' <Predicate = (trunc_ln1 == 2)> <Delay = 0.42>
ST_17 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 360 'br' 'br_ln282' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_17 : Operation 361 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_10" [activation_accelerator.cpp:282]   --->   Operation 361 'store' 'store_ln282' <Predicate = (trunc_ln1 == 1)> <Delay = 0.42>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 362 'br' 'br_ln282' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_9" [activation_accelerator.cpp:282]   --->   Operation 363 'store' 'store_ln282' <Predicate = (trunc_ln1 == 0)> <Delay = 0.42>
ST_17 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 364 'br' 'br_ln282' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_17 : Operation 365 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %res_44, i32 %res_40" [activation_accelerator.cpp:282]   --->   Operation 365 'store' 'store_ln282' <Predicate = (trunc_ln1 == 31)> <Delay = 0.42>
ST_17 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln282 = br void %arrayidx32.exit" [activation_accelerator.cpp:282]   --->   Operation 366 'br' 'br_ln282' <Predicate = (trunc_ln1 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.28ns
The critical path consists of the following:
	'alloca' operation ('idx') [49]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:259) on local variable 'idx' [117]  (0 ns)
	'add' operation ('add_ln259', activation_accelerator.cpp:259) [396]  (0.853 ns)
	'store' operation ('store_ln259', activation_accelerator.cpp:259) of variable 'add_ln259', activation_accelerator.cpp:259 on local variable 'idx' [397]  (0.427 ns)

 <State 2>: 7.19ns
The critical path consists of the following:
	'load' operation ('local_max', activation_accelerator.cpp:268) on array 'x_0' [159]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [224]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [225]  (2.97 ns)

 <State 3>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_3_load', activation_accelerator.cpp:268) on array 'x_3' [165]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [226]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [227]  (2.97 ns)

 <State 4>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_5_load', activation_accelerator.cpp:268) on array 'x_5' [169]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [228]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [229]  (2.97 ns)

 <State 5>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_7_load', activation_accelerator.cpp:268) on array 'x_7' [173]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [230]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [231]  (2.97 ns)

 <State 6>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_9_load', activation_accelerator.cpp:268) on array 'x_9' [177]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [232]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [233]  (2.97 ns)

 <State 7>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_11_load', activation_accelerator.cpp:268) on array 'x_11' [181]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [234]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [235]  (2.97 ns)

 <State 8>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_13_load', activation_accelerator.cpp:268) on array 'x_13' [185]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [236]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [237]  (2.97 ns)

 <State 9>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_15_load', activation_accelerator.cpp:268) on array 'x_15' [189]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [238]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [239]  (2.97 ns)

 <State 10>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_1_load_1', activation_accelerator.cpp:268) on array 'x_1' [195]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [240]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [241]  (2.97 ns)

 <State 11>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_3_load_1', activation_accelerator.cpp:268) on array 'x_3' [199]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [242]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [243]  (2.97 ns)

 <State 12>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_5_load_1', activation_accelerator.cpp:268) on array 'x_5' [203]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [244]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [245]  (2.97 ns)

 <State 13>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_7_load_1', activation_accelerator.cpp:268) on array 'x_7' [207]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [246]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [247]  (2.97 ns)

 <State 14>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_9_load_1', activation_accelerator.cpp:268) on array 'x_9' [211]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [248]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [249]  (2.97 ns)

 <State 15>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_11_load_1', activation_accelerator.cpp:268) on array 'x_11' [215]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [250]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [251]  (2.97 ns)

 <State 16>: 7.19ns
The critical path consists of the following:
	'load' operation ('x_13_load_1', activation_accelerator.cpp:268) on array 'x_13' [219]  (1.24 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [252]  (2.97 ns)
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [253]  (2.97 ns)

 <State 17>: 6.38ns
The critical path consists of the following:
	'call' operation ('local_max', activation_accelerator.cpp:277) to 'fmaxf' [254]  (2.97 ns)
	'icmp' operation ('icmp_ln1023_2') [274]  (1.05 ns)
	'and' operation ('and_ln18_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [275]  (0.287 ns)
	'and' operation ('and_ln18_7', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [286]  (0 ns)
	'and' operation ('and_ln18_8', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [287]  (0.287 ns)
	'select' operation ('res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [288]  (0.449 ns)
	'select' operation ('res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [293]  (0.449 ns)
	'select' operation ('res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [297]  (0.449 ns)
	'store' operation ('store_ln282', activation_accelerator.cpp:282) of variable 'res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 on local variable 'res' [321]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
