INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3Detect11001fall2021
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3detectUnitTB
WARNING: [VRFC 10-3248] data object 'x' is already declared [/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v:9]
WARNING: [VRFC 10-3703] second declaration of 'x' ignored [/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v:9]
