Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id 6LKpGvq+wmmjlQQAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Tue, 24 Mar 2026 17:42:34 +0100
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 716123193FE
	for <lists+amd-gfx@lfdr.de>; Tue, 24 Mar 2026 17:42:33 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id E734610E76F;
	Tue, 24 Mar 2026 16:42:31 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="mV4U+UUX";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from BN1PR04CU002.outbound.protection.outlook.com
 (mail-eastus2azon11010034.outbound.protection.outlook.com [52.101.56.34])
 by gabe.freedesktop.org (Postfix) with ESMTPS id E21FE10E675;
 Tue, 24 Mar 2026 16:42:29 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=UXw5iehuPU3UQ57I2oLjEUQ7hG5hBfniK3v4LkGk8h0APOi+BM1Hp/59dZz7GUIuYjp31DkuYXM0TGM9uH8I0a5AFNu7dcl2UWzeqj0WPvW91LTIFz0yJy8jKb+PD6ykMLsMbQZqGm70Q7J6RuJh8I7lYfuvBzPo68jqC2SCFsOhA5RnCppY4Rds4ryRVbb5vOGFi/IKo+ULXm2sIFmpT57GcQGWfxrup9X1dzTRgw8zvwjMdzBTP+oCJbagXCN80rJl0WUy9Gv1aY99Yqptt20MA3jyO43KuoLtcOCTKuYe7hNVmJRcxMsPaTpFEChYlTX5UyowDbHt7gshJ3TkUg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=aSoRfcX4FcBpuAuNyPFemZ7/1Yeb0Eaw1D8N5ntp4Ms=;
 b=O9+lb2OdOGbJbN+9yJlmLkEgKQ1UwJ0xxNh1kTODZHtk6bgLTFmLwDAAmtdSEMtJE4rFBHVrKR7toq2YZTz7wdOM0kT8MkcofZrYe0E1xRg6YZaEBEp9mMxMYFMU1rCIp61xjIe+w977d4IBzqqrlQXDZzjrEDMk739Vy7C4JnGfUH2PLpomTprodZw+batNOpsz7wHLio7WfxwMiuOND9CzFg5/2qgtjfppHBcfF94EWRssCn6igN6xUJfyfDKQ9da43qRCXCN0UmR+NPUDhQwDAA/J6zqyLaVe3yGTI+tfVE6H6RFD9zzIDQ2+NYN30B/J2rbCNcFRWXT8JVzB/A==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=aSoRfcX4FcBpuAuNyPFemZ7/1Yeb0Eaw1D8N5ntp4Ms=;
 b=mV4U+UUXO6DeyGIaw22BqhGz1HsYPevMHWvuXJn3bDrFUZ87zCrfrGq/BsKO/k/4uK5DXOGqnYtKr+IKPhI1ooDFj8HbsuqrUs50jzSMXgUzY0xiqpi5GUKjC7lM70DilNm5O/VHUOcPaA48Fbfh5/0LKmrcoDx1Lr6cZz4rf+c=
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=amd.com;
Received: from MW3PR12MB4379.namprd12.prod.outlook.com (2603:10b6:303:5e::11)
 by PH7PR12MB5951.namprd12.prod.outlook.com (2603:10b6:510:1da::16)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.15; Tue, 24 Mar
 2026 16:42:23 +0000
Received: from MW3PR12MB4379.namprd12.prod.outlook.com
 ([fe80::d592:38a6:6bcb:8df7]) by MW3PR12MB4379.namprd12.prod.outlook.com
 ([fe80::d592:38a6:6bcb:8df7%4]) with mapi id 15.20.9745.019; Tue, 24 Mar 2026
 16:42:23 +0000
Message-ID: <22eb66d8-b74a-4e0a-9851-7e39c7f950cd@amd.com>
Date: Tue, 24 Mar 2026 12:42:19 -0400
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] drm/amd/display: Wire up dcn10_dio_construct() for all
 pre-DCN401 generations
To: Alex Deucher <alexdeucher@gmail.com>,
 "Ionut Nechita (Sunlight Linux)" <sunlightlinux@gmail.com>,
 "LIPSKI, IVAN" <IVAN.LIPSKI@amd.com>
Cc: amd-gfx@lists.freedesktop.org, harry.wentland@amd.com,
 sunpeng.li@amd.com, siqueira@igalia.com, alexander.deucher@amd.com,
 christian.koenig@amd.com, airlied@gmail.com, simona@ffwll.ch,
 dri-devel@lists.freedesktop.org, Ionut Nechita <ionut_n2001@yahoo.com>
References: <20260323211343.263909-1-sunlightlinux@gmail.com>
 <CADnq5_N+CzdUtk3PXHUBvHGWMF+BkoHPp=Qc5vyODGuQsne97A@mail.gmail.com>
Content-Language: en-US
From: "LIPSKI, IVAN" <ivlipski@amd.com>
Organization: AMD Inc.
In-Reply-To: <CADnq5_N+CzdUtk3PXHUBvHGWMF+BkoHPp=Qc5vyODGuQsne97A@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: BY3PR10CA0028.namprd10.prod.outlook.com
 (2603:10b6:a03:255::33) To MW3PR12MB4379.namprd12.prod.outlook.com
 (2603:10b6:303:5e::11)
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: MW3PR12MB4379:EE_|PH7PR12MB5951:EE_
X-MS-Office365-Filtering-Correlation-Id: cdfe09ed-19cd-43e8-cd2a-08de89c452b4
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|1800799024|376014|366016|22082099003|56012099003|18002099003; 
X-Microsoft-Antispam-Message-Info: 6ahg/ED+eeb0ee+IRNRa5ncJBk3QWPy8e/DfewpPB2u2QCSvDzou7qcMIoQZybhnvZAUYMeTN6yqw5bU3DS8Sp/myq2Spd4YkAXO3KHIUoj6TmEkV6KKUll29kzADAwrrq+9s/ewkvo+XFvtUmui3ep93IzEV4f5gThaZVP4X+jHTk3YbRtoXE6aAf0o6ZeZ0oOXTHhoYcmwyvi4FWR6sYrTGJsnzXC70u7Xe6+fgSOVaL4TQJWoIeI/JepAWU7KkE9sQ5GH+YxoAZ5xQe0RnD/VUSNBMqGlwbf1P+OLqcGtBakQNqvIVF9SaQszxY6SsbPuoftFrJqKQIExFWAEL59VYBIca37RGQZPyU0qmbRvNeDyAszSwNjAOHgmQ9NNWWV0BpFWa1z0rSYhR/RrM3NOZFgZIFgnTX/BMXVUfxfZzI5OhULQLQr8gGa85aqVFDBs2uvnhuFODND80ZvAIbzxVfToU4i/IvEldokgFHxz58smW4BS654GswTTqNNsp+c/ng+YsXO7kfTZtEUbMZ4aA1p9iG5G05Tnst+QCUPkXtUzBi38JvybhtwssTFSrbJGSpcX6V0Vl1wDnfQ5lLGVHWQZ4/pmsX3LNKdcwHei+XPslHHSGO6aa4xCuG7UHp5sxFT0AN9oC5dg5Wvq7psoCzlQV8V7OFywhDZCJWo/z3HjedBRIfYG89la946HekUv1NmPrpyUYzGirTQ6SbUNWh0teYb0zwjVXbNjrc4=
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:MW3PR12MB4379.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(13230040)(1800799024)(376014)(366016)(22082099003)(56012099003)(18002099003);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?eERIelJXV2JJMkFNRmRjeWlidTNlVnZZaUdiZFBMeWxHR2QzVGx6dWdDMGFU?=
 =?utf-8?B?KzBqSVhneDBNemF4dStIMHpndGZkbnhMZzh1eVdyUDJjdEtWd0VTQ3RZSUFB?=
 =?utf-8?B?T1g3MjY0a2dXMkw2dTJKWUFPckdnL1l6QWwyOTkxVHdMQ0xXK0FBSlZNVjVB?=
 =?utf-8?B?T2lsSFlxb0pkdnAzZ251K2FFVWJkWVZqSlVjZmVmamxUUEFMN3d1c3RNZGV6?=
 =?utf-8?B?UmZDWkRXWWRPNXo3UHFQQ0hiSUxxSHl1dFRXQjlkbWlBSVYxVExUcmRrbVJm?=
 =?utf-8?B?U3VTMEpoSUkwbnlIdUtFdm9ualhiTEs1UU56RGgxU2JjYi85NWR4cDJlUE9h?=
 =?utf-8?B?OVBuNHYwUzhaSHZNZVB3Y09NcFFzMjRIcW1qMk5tZ1FoZ051bmlqbXgvQU1Z?=
 =?utf-8?B?alcvbGJFYTlKZm90RVdldTM1MW1FWU9MM2FWcUMvN3lzUUphQXlYZE1jUmMr?=
 =?utf-8?B?LzZrWllDL09BcjhaVjlFNHJ2dVI2NlNDdFFLOE84d25BUnpBd2grUkVJQjNM?=
 =?utf-8?B?MHZCWERYVGE2VFRoeEVnLzlOdnNoTThQR2UwRmdLTG84RUsyeWpTSG1zOHEz?=
 =?utf-8?B?TkFEVUJEY0did3pSL2pIaWEza0dUNFhDaXNGaTZEdVljRE10UEFsVmt4dDRr?=
 =?utf-8?B?dHpyaHQ5R1U1dmp4VDJ5VHV5OWpZZU96S1pFRUV1bE1zVThFNE1yMndwNGFo?=
 =?utf-8?B?a0dCbVZmQUd4ZTBTTERpMkIrNnYrcjVRbFdyeUc4aWhxUDBVSTlUVTlEdUtj?=
 =?utf-8?B?Z2s0eTJsWlVQWUREUW1EejFkNWd0VkRGTFBKQVdrdUN5MG5JMzQrOGhkeXNV?=
 =?utf-8?B?dytKNUR2WkJXcXgrbXlUSGpTWEhkbTduYUswZGM2Ukszazdmck5UUTFuM3FM?=
 =?utf-8?B?c2pxRGFGWXE3ZElaV2RZdk00MWxnRUxvbVoyUXB2TDI2ZUtVUTUvbGNzMWRC?=
 =?utf-8?B?VkFELzdjSVRFaXFYU2lRMEdLL2o3aGNBenJ0Wi9PRGVEenN5WTJRWDRjVW9T?=
 =?utf-8?B?emxMZURHNHdrQW94aGloRER2ekpnaExzdHVkRnA4aGh0bWJRMnpUTURiakQ0?=
 =?utf-8?B?REExaFZ0OGZYaHd4dmlTd0tWWG1HVGdZOEJyTEF1YjNwZW1OT2pVY3NSUENJ?=
 =?utf-8?B?THR3UFlnRlZRN3JTVHRlMTRvRzZjVTRxZmxrWmFqdHYvN1hQSy9pSjdBb3pi?=
 =?utf-8?B?L01qSlZQaE1RU0NjZ2NIeVFvWWZkbjVqMlk4eDJOczg1bVFYWnNnb2pjOERz?=
 =?utf-8?B?ZVRXZGNiQ0JCd1FaTEVnNW5vUm1MMnVDRlFZV0s1S1JuVW5RZlJQRVdJUWtG?=
 =?utf-8?B?Y0ZlWFhobkYyUTB0eGROdHg1RDVIM0V1cUtRc2EyL3lLaXo1bDhjbGh5czJn?=
 =?utf-8?B?d1ArcFBYbnQ1S1RDclZseGhGZGtxRGFwSXljaEFDWlp5T3FLbUFERDNJSGxY?=
 =?utf-8?B?RTQyREl2Z3VlRnVsdS9la3ZkeWhsNFJzdE1IUDlTMGJ5NlBKVkE2a2dRUTBo?=
 =?utf-8?B?NHN1b2Rqb1BGNzRySzBPTXhVKzM4ZnVNNzZic2Q2djZOOTc1TjRoYXZnUXRG?=
 =?utf-8?B?WGFGWXZuNUpXTlY3alpBbGo2SGZjNzNraEtSMTIzOEZNUDlyV1JhR1QxSUFw?=
 =?utf-8?B?clpHODZCb084NitzM3NyRTFxVnkrTHpibEsrTXQweGVxWmdOTE96NlpiUlpz?=
 =?utf-8?B?L0hZa05mQWJDdWd6bVh0ODBZM3lpa05Pa1RpN09qOWNsa3I0aHpDRER3cFRn?=
 =?utf-8?B?TUlyREQ5TXBiYzVTblpYUkNDVmJUTWQwOExjblpNdjMwVWpxTmJvR2JzVkQ5?=
 =?utf-8?B?STRiK05mODNQcHFVem9lMnFSU1JYWGMveWpxMm52cWRaSHA1b2xoL1Y0NURZ?=
 =?utf-8?B?VGxSRFpaajBXVjdjRkFhL2xQbFdQM1NtOW01TWF0UzFYT29CSzB0cis4RnNN?=
 =?utf-8?B?c3hFQWhnekpacG9vZWo1bEMyUHZqRlQxdkFmU09mSndqOTZMc2JRVTBramRs?=
 =?utf-8?B?UzR6SWNuT0QxUWl0dERENW1wa2E4NU9HcDQrWWhoaXB0b1B2T25wcGdzQlpw?=
 =?utf-8?B?MStzeVlCa3lFNGsxQlZsVzltcjlUUEpydHVIMWlDZllJL1ZpYVRvZEgwRGtZ?=
 =?utf-8?B?bkkwVVlMSTdVWDhaRnQwajRBaVVpckZBdTlNZjIwRE92K0lTa2JlQjFoWHRV?=
 =?utf-8?B?eE9wMEZxR2lkanpUMTVvbTh5QWJlNFI5NVNOeXlOL3lNMUUzdS9nam1zaUk4?=
 =?utf-8?B?bEtDcDVyV2c5Z0luSmw0cis3MTljTk51aWwyeGNVei84eXQxSkgvMEdSTHdM?=
 =?utf-8?B?Slo3NVR6S2hOWWRkRGZtamp0RnFYKzJPQkJwalJENFNYVVIwOE5Edz09?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: cdfe09ed-19cd-43e8-cd2a-08de89c452b4
X-MS-Exchange-CrossTenant-AuthSource: MW3PR12MB4379.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Mar 2026 16:42:23.0906 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Z5UEvC5VTPqX4cZUAllgoxHhOmB6SYYrQeRVLweL7TVpK/XDAJf3WdkWu6m0enDujv+8xl7EjPHVHCt6ZlfsRw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB5951
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Spamd-Result: default: False [-2.31 / 15.00];
	ARC_ALLOW(-1.00)[microsoft.com:s=arcselector10001:i=1];
	DMARC_POLICY_ALLOW(-0.50)[amd.com,quarantine];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	MAILLIST(-0.20)[mailman];
	R_DKIM_ALLOW(-0.20)[amd.com:s=selector1];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	FORGED_SENDER_MAILLIST(0.00)[];
	FREEMAIL_TO(0.00)[gmail.com,amd.com];
	MIME_TRACE(0.00)[0:+];
	HAS_ORG_HEADER(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[13];
	FREEMAIL_CC(0.00)[lists.freedesktop.org,amd.com,igalia.com,gmail.com,ffwll.ch,yahoo.com];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[ivlipski@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[amd.com:+];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[amd-gfx];
	MID_RHS_MATCH_FROM(0.00)[];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	DBL_BLOCKED_OPENRESOLVER(0.00)[amd.com:dkim,amd.com:email,amd.com:mid,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns]
X-Rspamd-Queue-Id: 716123193FE
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr



On 3/24/2026 10:37 AM, Alex Deucher wrote:
> + Ivan
> 
> On Mon, Mar 23, 2026 at 5:24 PM Ionut Nechita (Sunlight Linux)
> <sunlightlinux@gmail.com> wrote:
>>
>> From: Ionut Nechita <ionut_n2001@yahoo.com>
>>
>> Description:
>>   - Commit b82f0759346617b2 ("drm/amd/display: Migrate DIO registers access
>>     from hwseq to dio component") moved DIO_MEM_PWR_CTRL register access
>>     behind the new dio abstraction layer but only created the dio object for
>>     DCN 4.01. On all other generations (DCN 10/20/21/201/30/301/302/303/
>>     31/314/315/316/32/321/35/351/36), the dio pointer is NULL, causing the
>>     register write to be silently skipped.
>>
>>     This results in AFMT HDMI memory not being powered on during init_hw,
>>     which can cause HDMI audio failures and display issues on affected
>>     hardware including Renoir/Cezanne (DCN 2.1) APUs that use dcn10_init_hw.
>>
>>     Call dcn10_dio_construct() in each older DCN generation's resource.c
>>     to create the dio object, following the same pattern as DCN 4.01. This
>>     ensures the dio pointer is non-NULL and the mem_pwr_ctrl callback works
>>     through the dio abstraction for all DCN generations.
>>
>> Fixes: b82f0759346617b2 ("drm/amd/display: Migrate DIO registers access from hwseq to dio component.")
>> Signed-off-by: Ionut Nechita <ionut_n2001@yahoo.com>

Thank you, Ionut.

We'll test this patch in the next week's display driver promotion cycle 
before merging.

In the meantime, this patch is

Reviewed-by: Ivan Lipski <ivan.lipski@amd.com>


>> ---
>>   .../dc/resource/dcn10/dcn10_resource.c        | 41 ++++++++++++++++++
>>   .../dc/resource/dcn20/dcn20_resource.c        | 42 ++++++++++++++++++
>>   .../dc/resource/dcn201/dcn201_resource.c      | 41 ++++++++++++++++++
>>   .../dc/resource/dcn21/dcn21_resource.c        | 34 +++++++++++++++
>>   .../dc/resource/dcn30/dcn30_resource.c        | 42 ++++++++++++++++++
>>   .../dc/resource/dcn301/dcn301_resource.c      | 42 ++++++++++++++++++
>>   .../dc/resource/dcn302/dcn302_resource.c      | 41 ++++++++++++++++++
>>   .../dc/resource/dcn303/dcn303_resource.c      | 41 ++++++++++++++++++
>>   .../dc/resource/dcn31/dcn31_resource.c        | 40 +++++++++++++++++
>>   .../dc/resource/dcn314/dcn314_resource.c      | 40 +++++++++++++++++
>>   .../dc/resource/dcn315/dcn315_resource.c      | 40 +++++++++++++++++
>>   .../dc/resource/dcn316/dcn316_resource.c      | 40 +++++++++++++++++
>>   .../dc/resource/dcn32/dcn32_resource.c        | 43 +++++++++++++++++++
>>   .../dc/resource/dcn321/dcn321_resource.c      | 43 +++++++++++++++++++
>>   .../dc/resource/dcn35/dcn35_resource.c        | 43 +++++++++++++++++++
>>   .../dc/resource/dcn351/dcn351_resource.c      | 43 +++++++++++++++++++
>>   .../dc/resource/dcn36/dcn36_resource.c        | 43 +++++++++++++++++++
>>   17 files changed, 699 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn10/dcn10_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn10/dcn10_resource.c
>> index bbe185e15eb67..4663456a736a2 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn10/dcn10_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn10/dcn10_resource.c
>> @@ -71,6 +71,7 @@
>>   #include "dce/dce_dmcu.h"
>>   #include "dce/dce_aux.h"
>>   #include "dce/dce_i2c.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>
>>   #ifndef mmDP0_DP_DPHY_INTERNAL_CTRL
>>          #define mmDP0_DP_DPHY_INTERNAL_CTRL             0x210f
>> @@ -444,6 +445,33 @@ static const struct dcn_hubbub_mask hubbub_mask = {
>>                  HUBBUB_MASK_SH_LIST_DCN10(_MASK)
>>   };
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>> +static struct dio *dcn10_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static int map_transmitter_id_to_phy_instance(
>>          enum transmitter transmitter)
>>   {
>> @@ -917,6 +945,11 @@ static void dcn10_resource_destruct(struct dcn10_resource_pool *pool)
>>          kfree(pool->base.hubbub);
>>          pool->base.hubbub = NULL;
>>
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>> +
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.opps[i] != NULL)
>>                          pool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]);
>> @@ -1653,6 +1686,14 @@ static bool dcn10_resource_construct(
>>                  goto fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn10_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto fail;
>> +       }
>> +
>>          if (!resource_construct(num_virtual_links, dc, &pool->base,
>>                          &res_create_funcs))
>>                  goto fail;
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn20/dcn20_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn20/dcn20_resource.c
>> index 8b555187ac753..74e8d229c9dd3 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn20/dcn20_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn20/dcn20_resource.c
>> @@ -82,6 +82,7 @@
>>   #include "dce/dce_dmcu.h"
>>   #include "dce/dce_aux.h"
>>   #include "dce/dce_i2c.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "vm_helper.h"
>>
>>   #include "link_enc_cfg.h"
>> @@ -550,6 +551,33 @@ static const struct dcn_hubbub_mask hubbub_mask = {
>>                  HUBBUB_MASK_SH_LIST_DCN20(_MASK)
>>   };
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>> +static struct dio *dcn20_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   #define vmid_regs(id)\
>>   [id] = {\
>>                  DCN20_VMID_REG_LIST(id)\
>> @@ -1104,6 +1132,12 @@ static void dcn20_resource_destruct(struct dcn20_resource_pool *pool)
>>                  kfree(pool->base.hubbub);
>>                  pool->base.hubbub = NULL;
>>          }
>> +
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>> +
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.dpps[i] != NULL)
>>                          dcn20_dpp_destroy(&pool->base.dpps[i]);
>> @@ -2692,6 +2726,14 @@ static bool dcn20_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn20_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
>>                  pool->base.dscs[i] = dcn20_dsc_create(ctx, i);
>>                  if (pool->base.dscs[i] == NULL) {
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn201/dcn201_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn201/dcn201_resource.c
>> index 4ea76e46ab15d..e289be70efb54 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn201/dcn201_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn201/dcn201_resource.c
>> @@ -56,6 +56,7 @@
>>   #include "dce/dce_aux.h"
>>   #include "dce/dce_i2c.h"
>>   #include "dcn10/dcn10_resource.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>
>>   #include "cyan_skillfish_ip_offset.h"
>>
>> @@ -755,6 +756,33 @@ static struct hubbub *dcn201_hubbub_create(struct dc_context *ctx)
>>          return &hubbub->base;
>>   }
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>> +static struct dio *dcn201_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct timing_generator *dcn201_timing_generator_create(
>>                  struct dc_context *ctx,
>>                  uint32_t instance)
>> @@ -930,6 +958,11 @@ static void dcn201_resource_destruct(struct dcn201_resource_pool *pool)
>>                  pool->base.hubbub = NULL;
>>          }
>>
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>> +
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.dpps[i] != NULL)
>>                          dcn201_dpp_destroy(&pool->base.dpps[i]);
>> @@ -1276,6 +1309,14 @@ static bool dcn201_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn201_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          if (!resource_construct(num_virtual_links, dc, &pool->base,
>>                          &res_create_funcs))
>>                  goto create_fail;
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn21/dcn21_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn21/dcn21_resource.c
>> index 0f4307f8f3dd5..4333baac96ad7 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn21/dcn21_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn21/dcn21_resource.c
>> @@ -84,6 +84,7 @@
>>   #include "dce/dce_dmcu.h"
>>   #include "dce/dce_aux.h"
>>   #include "dce/dce_i2c.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dcn21_resource.h"
>>   #include "vm_helper.h"
>>   #include "dcn20/dcn20_vmid.h"
>> @@ -329,6 +330,25 @@ static const struct dcn_hubbub_mask hubbub_mask = {
>>                  HUBBUB_MASK_SH_LIST_DCN21(_MASK)
>>   };
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +static const struct dcn_dio_shift dio_shift = { 0 };
>> +
>> +static const struct dcn_dio_mask dio_mask = { 0 };
>> +
>> +static struct dio *dcn21_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>>
>>   #define vmid_regs(id)\
>>   [id] = {\
>> @@ -677,6 +697,12 @@ static void dcn21_resource_destruct(struct dcn21_resource_pool *pool)
>>                  kfree(pool->base.hubbub);
>>                  pool->base.hubbub = NULL;
>>          }
>> +
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>> +
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.dpps[i] != NULL)
>>                          dcn20_dpp_destroy(&pool->base.dpps[i]);
>> @@ -1654,6 +1680,14 @@ static bool dcn21_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn21_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
>>                  pool->base.dscs[i] = dcn21_dsc_create(ctx, i);
>>                  if (pool->base.dscs[i] == NULL) {
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn30/dcn30_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn30/dcn30_resource.c
>> index 2fa86b9587ed0..87b7b4ee04c64 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn30/dcn30_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn30/dcn30_resource.c
>> @@ -60,6 +60,7 @@
>>   #include "dml/display_mode_vba.h"
>>   #include "dcn30/dcn30_dccg.h"
>>   #include "dcn10/dcn10_resource.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "link_service.h"
>>   #include "dce/dce_panel_cntl.h"
>>
>> @@ -886,6 +887,33 @@ static struct hubbub *dcn30_hubbub_create(struct dc_context *ctx)
>>          return &hubbub3->base;
>>   }
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>> +static struct dio *dcn30_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct timing_generator *dcn30_timing_generator_create(
>>                  struct dc_context *ctx,
>>                  uint32_t instance)
>> @@ -1095,6 +1123,12 @@ static void dcn30_resource_destruct(struct dcn30_resource_pool *pool)
>>                  kfree(pool->base.hubbub);
>>                  pool->base.hubbub = NULL;
>>          }
>> +
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>> +
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.dpps[i] != NULL)
>>                          dcn30_dpp_destroy(&pool->base.dpps[i]);
>> @@ -2464,6 +2498,14 @@ static bool dcn30_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn30_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  pool->base.hubps[i] = dcn30_hubp_create(ctx, i);
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn301/dcn301_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn301/dcn301_resource.c
>> index 7842bee57e636..6bb1c62124bb4 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn301/dcn301_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn301/dcn301_resource.c
>> @@ -59,6 +59,7 @@
>>   #include "dml/display_mode_vba.h"
>>   #include "dcn301/dcn301_dccg.h"
>>   #include "dcn10/dcn10_resource.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dcn30/dcn30_dio_stream_encoder.h"
>>   #include "dcn301/dcn301_dio_link_encoder.h"
>>   #include "dcn301/dcn301_panel_cntl.h"
>> @@ -843,6 +844,33 @@ static struct hubbub *dcn301_hubbub_create(struct dc_context *ctx)
>>          return &hubbub3->base;
>>   }
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>> +static struct dio *dcn301_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct timing_generator *dcn301_timing_generator_create(
>>          struct dc_context *ctx, uint32_t instance)
>>   {
>> @@ -1066,6 +1094,12 @@ static void dcn301_destruct(struct dcn301_resource_pool *pool)
>>                  kfree(pool->base.hubbub);
>>                  pool->base.hubbub = NULL;
>>          }
>> +
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>> +
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.dpps[i] != NULL)
>>                          dcn301_dpp_destroy(&pool->base.dpps[i]);
>> @@ -1582,6 +1616,14 @@ static bool dcn301_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn301_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          j = 0;
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn302/dcn302_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn302/dcn302_resource.c
>> index 1874d5d6b7820..d02aafd06fd45 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn302/dcn302_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn302/dcn302_resource.c
>> @@ -46,6 +46,7 @@
>>   #include "dml/dcn30/dcn30_fpu.h"
>>
>>   #include "dcn10/dcn10_resource.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>
>>   #include "link_service.h"
>>
>> @@ -253,6 +254,33 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>> +static struct dio *dcn302_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn302_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1022,6 +1050,11 @@ static void dcn302_resource_destruct(struct resource_pool *pool)
>>                  pool->hubbub = NULL;
>>          }
>>
>> +       if (pool->dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->dio));
>> +               pool->dio = NULL;
>> +       }
>> +
>>          for (i = 0; i < pool->pipe_count; i++) {
>>                  if (pool->dpps[i] != NULL) {
>>                          kfree(TO_DCN20_DPP(pool->dpps[i]));
>> @@ -1372,6 +1405,14 @@ static bool dcn302_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->dio = dcn302_dio_create(ctx);
>> +       if (pool->dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->pipe_count; i++) {
>>                  pool->hubps[i] = dcn302_hubp_create(ctx, i);
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn303/dcn303_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn303/dcn303_resource.c
>> index d52201cb359fd..30b1403112c6c 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn303/dcn303_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn303/dcn303_resource.c
>> @@ -46,6 +46,7 @@
>>   #include "dml/dcn30/dcn30_fpu.h"
>>
>>   #include "dcn10/dcn10_resource.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>
>>   #include "link_service.h"
>>
>> @@ -249,6 +250,33 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>> +static struct dio *dcn303_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn303_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -966,6 +994,11 @@ static void dcn303_resource_destruct(struct resource_pool *pool)
>>                  pool->hubbub = NULL;
>>          }
>>
>> +       if (pool->dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->dio));
>> +               pool->dio = NULL;
>> +       }
>> +
>>          for (i = 0; i < pool->pipe_count; i++) {
>>                  if (pool->dpps[i] != NULL) {
>>                          kfree(TO_DCN20_DPP(pool->dpps[i]));
>> @@ -1304,6 +1337,14 @@ static bool dcn303_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->dio = dcn303_dio_create(ctx);
>> +       if (pool->dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->pipe_count; i++) {
>>                  pool->hubps[i] = dcn303_hubp_create(ctx, i);
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn31/dcn31_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn31/dcn31_resource.c
>> index 2055f1f8af652..4e9c041c707a6 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn31/dcn31_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn31/dcn31_resource.c
>> @@ -64,6 +64,7 @@
>>   #include "dce/dce_audio.h"
>>   #include "dce/dce_hwseq.h"
>>   #include "clk_mgr.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dio/virtual/virtual_stream_encoder.h"
>>   #include "dce110/dce110_resource.h"
>>   #include "dml/display_mode_vba.h"
>> @@ -810,6 +811,21 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>>   static const struct resource_caps res_cap_dcn31 = {
>>          .num_timing_generator = 4,
>>          .num_opp = 4,
>> @@ -1021,6 +1037,18 @@ static struct mpc *dcn31_mpc_create(
>>          return &mpc30->base;
>>   }
>>
>> +static struct dio *dcn31_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn31_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1396,6 +1424,10 @@ static void dcn31_resource_destruct(struct dcn31_resource_pool *pool)
>>                  kfree(pool->base.hubbub);
>>                  pool->base.hubbub = NULL;
>>          }
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.dpps[i] != NULL)
>>                          dcn31_dpp_destroy(&pool->base.dpps[i]);
>> @@ -2063,6 +2095,14 @@ static bool dcn31_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn31_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  pool->base.hubps[i] = dcn31_hubp_create(ctx, i);
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn314/dcn314_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn314/dcn314_resource.c
>> index 1939f720ba295..e26a6427916a0 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn314/dcn314_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn314/dcn314_resource.c
>> @@ -66,6 +66,7 @@
>>   #include "dce/dce_audio.h"
>>   #include "dce/dce_hwseq.h"
>>   #include "clk_mgr.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dio/virtual/virtual_stream_encoder.h"
>>   #include "dce110/dce110_resource.h"
>>   #include "dml/display_mode_vba.h"
>> @@ -822,6 +823,21 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>>   static const struct resource_caps res_cap_dcn314 = {
>>          .num_timing_generator = 4,
>>          .num_opp = 4,
>> @@ -1079,6 +1095,18 @@ static struct mpc *dcn31_mpc_create(
>>          return &mpc30->base;
>>   }
>>
>> +static struct dio *dcn314_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn31_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1455,6 +1483,10 @@ static void dcn314_resource_destruct(struct dcn314_resource_pool *pool)
>>                  kfree(pool->base.hubbub);
>>                  pool->base.hubbub = NULL;
>>          }
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.dpps[i] != NULL)
>>                          dcn31_dpp_destroy(&pool->base.dpps[i]);
>> @@ -1987,6 +2019,14 @@ static bool dcn314_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn314_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  pool->base.hubps[i] = dcn31_hubp_create(ctx, i);
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn315/dcn315_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn315/dcn315_resource.c
>> index e8377c190f635..131a6cd4c7352 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn315/dcn315_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn315/dcn315_resource.c
>> @@ -63,6 +63,7 @@
>>   #include "dce/dce_audio.h"
>>   #include "dce/dce_hwseq.h"
>>   #include "clk_mgr.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dio/virtual/virtual_stream_encoder.h"
>>   #include "dce110/dce110_resource.h"
>>   #include "dml/display_mode_vba.h"
>> @@ -809,6 +810,21 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>>   static const struct resource_caps res_cap_dcn31 = {
>>          .num_timing_generator = 4,
>>          .num_opp = 4,
>> @@ -1020,6 +1036,18 @@ static struct mpc *dcn31_mpc_create(
>>          return &mpc30->base;
>>   }
>>
>> +static struct dio *dcn315_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn31_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1397,6 +1425,10 @@ static void dcn315_resource_destruct(struct dcn315_resource_pool *pool)
>>                  kfree(pool->base.hubbub);
>>                  pool->base.hubbub = NULL;
>>          }
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.dpps[i] != NULL)
>>                          dcn31_dpp_destroy(&pool->base.dpps[i]);
>> @@ -2012,6 +2044,14 @@ static bool dcn315_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn315_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  pool->base.hubps[i] = dcn31_hubp_create(ctx, i);
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn316/dcn316_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn316/dcn316_resource.c
>> index 045ce01bd74eb..c8c0ce6efcfdc 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn316/dcn316_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn316/dcn316_resource.c
>> @@ -63,6 +63,7 @@
>>   #include "dce/dce_audio.h"
>>   #include "dce/dce_hwseq.h"
>>   #include "clk_mgr.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dio/virtual/virtual_stream_encoder.h"
>>   #include "dce110/dce110_resource.h"
>>   #include "dml/display_mode_vba.h"
>> @@ -804,6 +805,21 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static const struct dcn_dio_registers dio_regs = {
>> +               DIO_REG_LIST_DCN10()
>> +};
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>>   static const struct resource_caps res_cap_dcn31 = {
>>          .num_timing_generator = 4,
>>          .num_opp = 4,
>> @@ -1013,6 +1029,18 @@ static struct mpc *dcn31_mpc_create(
>>          return &mpc30->base;
>>   }
>>
>> +static struct dio *dcn316_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn31_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1392,6 +1420,10 @@ static void dcn316_resource_destruct(struct dcn316_resource_pool *pool)
>>                  kfree(pool->base.hubbub);
>>                  pool->base.hubbub = NULL;
>>          }
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  if (pool->base.dpps[i] != NULL)
>>                          dcn31_dpp_destroy(&pool->base.dpps[i]);
>> @@ -1887,6 +1919,14 @@ static bool dcn316_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn316_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  pool->base.hubps[i] = dcn31_hubp_create(ctx, i);
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn32/dcn32_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn32/dcn32_resource.c
>> index c7fd604024d64..c3a6ae14de18b 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn32/dcn32_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn32/dcn32_resource.c
>> @@ -66,6 +66,7 @@
>>   #include "dce/dce_hwseq.h"
>>   #include "clk_mgr.h"
>>   #include "dio/virtual/virtual_stream_encoder.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dml/display_mode_vba.h"
>>   #include "dcn32/dcn32_dccg.h"
>>   #include "dcn10/dcn10_resource.h"
>> @@ -643,6 +644,19 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static struct dcn_dio_registers dio_regs;
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>>   static const struct resource_caps res_cap_dcn32 = {
>>          .num_timing_generator = 4,
>>          .num_opp = 4,
>> @@ -833,6 +847,22 @@ static struct clock_source *dcn32_clock_source_create(
>>          return NULL;
>>   }
>>
>> +static struct dio *dcn32_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +#undef REG_STRUCT
>> +#define REG_STRUCT dio_regs
>> +       DIO_REG_LIST_DCN10();
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn32_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1494,6 +1524,11 @@ static void dcn32_resource_destruct(struct dcn32_resource_pool *pool)
>>          if (pool->base.dccg != NULL)
>>                  dcn_dccg_destroy(&pool->base.dccg);
>>
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>> +
>>          if (pool->base.oem_device != NULL) {
>>                  struct dc *dc = pool->base.oem_device->ctx->dc;
>>
>> @@ -2373,6 +2408,14 @@ static bool dcn32_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn32_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs, TGs, ABMs */
>>          for (i = 0, j = 0; i < pool->base.res_cap->num_timing_generator; i++) {
>>
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn321/dcn321_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn321/dcn321_resource.c
>> index c1582c27ac872..990aec7eb3d07 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn321/dcn321_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn321/dcn321_resource.c
>> @@ -69,6 +69,7 @@
>>   #include "dce/dce_hwseq.h"
>>   #include "clk_mgr.h"
>>   #include "dio/virtual/virtual_stream_encoder.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dml/display_mode_vba.h"
>>   #include "dcn32/dcn32_dccg.h"
>>   #include "dcn10/dcn10_resource.h"
>> @@ -639,6 +640,19 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static struct dcn_dio_registers dio_regs;
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>>   static const struct resource_caps res_cap_dcn321 = {
>>          .num_timing_generator = 4,
>>          .num_opp = 4,
>> @@ -827,6 +841,22 @@ static struct clock_source *dcn321_clock_source_create(
>>          return NULL;
>>   }
>>
>> +static struct dio *dcn321_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +#undef REG_STRUCT
>> +#define REG_STRUCT dio_regs
>> +       DIO_REG_LIST_DCN10();
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn321_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1474,6 +1504,11 @@ static void dcn321_resource_destruct(struct dcn321_resource_pool *pool)
>>          if (pool->base.dccg != NULL)
>>                  dcn_dccg_destroy(&pool->base.dccg);
>>
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>> +
>>          if (pool->base.oem_device != NULL) {
>>                  struct dc *dc = pool->base.oem_device->ctx->dc;
>>
>> @@ -1872,6 +1907,14 @@ static bool dcn321_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn321_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs, TGs, ABMs */
>>          for (i = 0, j = 0; i < pool->base.res_cap->num_timing_generator; i++) {
>>
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn35/dcn35_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn35/dcn35_resource.c
>> index 3494a40cea99f..598b2f25881da 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn35/dcn35_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn35/dcn35_resource.c
>> @@ -71,6 +71,7 @@
>>   #include "dce/dce_hwseq.h"
>>   #include "clk_mgr.h"
>>   #include "dio/virtual/virtual_stream_encoder.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dce110/dce110_resource.h"
>>   #include "dml/display_mode_vba.h"
>>   #include "dcn35/dcn35_dccg.h"
>> @@ -664,6 +665,19 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static struct dcn_dio_registers dio_regs;
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>>   static const struct resource_caps res_cap_dcn35 = {
>>          .num_timing_generator = 4,
>>          .num_opp = 4,
>> @@ -973,6 +987,22 @@ static struct mpc *dcn35_mpc_create(
>>          return &mpc30->base;
>>   }
>>
>> +static struct dio *dcn35_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +#undef REG_STRUCT
>> +#define REG_STRUCT dio_regs
>> +       DIO_REG_LIST_DCN10();
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn35_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1563,6 +1593,11 @@ static void dcn35_resource_destruct(struct dcn35_resource_pool *pool)
>>
>>          if (pool->base.dccg != NULL)
>>                  dcn_dccg_destroy(&pool->base.dccg);
>> +
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>>   }
>>
>>   static struct hubp *dcn35_hubp_create(
>> @@ -2033,6 +2068,14 @@ static bool dcn35_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn35_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  pool->base.hubps[i] = dcn35_hubp_create(ctx, i);
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn351/dcn351_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn351/dcn351_resource.c
>> index 080bc7f24ffaa..7e15d07df7a33 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn351/dcn351_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn351/dcn351_resource.c
>> @@ -50,6 +50,7 @@
>>   #include "dce/dce_hwseq.h"
>>   #include "clk_mgr.h"
>>   #include "dio/virtual/virtual_stream_encoder.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dce110/dce110_resource.h"
>>   #include "dml/display_mode_vba.h"
>>   #include "dcn35/dcn35_dccg.h"
>> @@ -644,6 +645,19 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static struct dcn_dio_registers dio_regs;
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>>   static const struct resource_caps res_cap_dcn351 = {
>>          .num_timing_generator = 4,
>>          .num_opp = 4,
>> @@ -953,6 +967,22 @@ static struct mpc *dcn35_mpc_create(
>>          return &mpc30->base;
>>   }
>>
>> +static struct dio *dcn351_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +#undef REG_STRUCT
>> +#define REG_STRUCT dio_regs
>> +       DIO_REG_LIST_DCN10();
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn35_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1543,6 +1573,11 @@ static void dcn351_resource_destruct(struct dcn351_resource_pool *pool)
>>
>>          if (pool->base.dccg != NULL)
>>                  dcn_dccg_destroy(&pool->base.dccg);
>> +
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>>   }
>>
>>   static struct hubp *dcn35_hubp_create(
>> @@ -2005,6 +2040,14 @@ static bool dcn351_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn351_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  pool->base.hubps[i] = dcn35_hubp_create(ctx, i);
>> diff --git a/drivers/gpu/drm/amd/display/dc/resource/dcn36/dcn36_resource.c b/drivers/gpu/drm/amd/display/dc/resource/dcn36/dcn36_resource.c
>> index af51ac4ea59e2..83fee2ca61bff 100644
>> --- a/drivers/gpu/drm/amd/display/dc/resource/dcn36/dcn36_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/resource/dcn36/dcn36_resource.c
>> @@ -50,6 +50,7 @@
>>   #include "dce/dce_hwseq.h"
>>   #include "clk_mgr.h"
>>   #include "dio/virtual/virtual_stream_encoder.h"
>> +#include "dio/dcn10/dcn10_dio.h"
>>   #include "dce110/dce110_resource.h"
>>   #include "dml/display_mode_vba.h"
>>   #include "dcn35/dcn35_dccg.h"
>> @@ -651,6 +652,19 @@ static const struct dcn20_vmid_mask vmid_masks = {
>>                  DCN20_VMID_MASK_SH_LIST(_MASK)
>>   };
>>
>> +static struct dcn_dio_registers dio_regs;
>> +
>> +#define DIO_MASK_SH_LIST(mask_sh)\
>> +               HWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh)
>> +
>> +static const struct dcn_dio_shift dio_shift = {
>> +               DIO_MASK_SH_LIST(__SHIFT)
>> +};
>> +
>> +static const struct dcn_dio_mask dio_mask = {
>> +               DIO_MASK_SH_LIST(_MASK)
>> +};
>> +
>>   static const struct resource_caps res_cap_dcn36 = {
>>          .num_timing_generator = 4,
>>          .num_opp = 4,
>> @@ -960,6 +974,22 @@ static struct mpc *dcn35_mpc_create(
>>          return &mpc30->base;
>>   }
>>
>> +static struct dio *dcn36_dio_create(struct dc_context *ctx)
>> +{
>> +       struct dcn10_dio *dio10 = kzalloc_obj(struct dcn10_dio);
>> +
>> +       if (!dio10)
>> +               return NULL;
>> +
>> +#undef REG_STRUCT
>> +#define REG_STRUCT dio_regs
>> +       DIO_REG_LIST_DCN10();
>> +
>> +       dcn10_dio_construct(dio10, ctx, &dio_regs, &dio_shift, &dio_mask);
>> +
>> +       return &dio10->base;
>> +}
>> +
>>   static struct hubbub *dcn35_hubbub_create(struct dc_context *ctx)
>>   {
>>          int i;
>> @@ -1550,6 +1580,11 @@ static void dcn36_resource_destruct(struct dcn36_resource_pool *pool)
>>
>>          if (pool->base.dccg != NULL)
>>                  dcn_dccg_destroy(&pool->base.dccg);
>> +
>> +       if (pool->base.dio != NULL) {
>> +               kfree(TO_DCN10_DIO(pool->base.dio));
>> +               pool->base.dio = NULL;
>> +       }
>>   }
>>
>>   static struct hubp *dcn35_hubp_create(
>> @@ -2012,6 +2047,14 @@ static bool dcn36_resource_construct(
>>                  goto create_fail;
>>          }
>>
>> +       /* DIO */
>> +       pool->base.dio = dcn36_dio_create(ctx);
>> +       if (pool->base.dio == NULL) {
>> +               BREAK_TO_DEBUGGER();
>> +               dm_error("DC: failed to create dio!\n");
>> +               goto create_fail;
>> +       }
>> +
>>          /* HUBPs, DPPs, OPPs and TGs */
>>          for (i = 0; i < pool->base.pipe_count; i++) {
>>                  pool->base.hubps[i] = dcn35_hubp_create(ctx, i);
>> --
>> 2.53.0
>>

-- 
Thanks,
Ivan Lipski

