Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun  8 14:51:06 2021
| Host         : LAPTOP-A067CLBD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Tetris_timing_summary_routed.rpt -pb Tetris_timing_summary_routed.pb -rpx Tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : Tetris
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (162)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk_1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (162)
--------------------------------------------------
 There are 162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -25.359    -7152.253                    488                  868        0.102        0.000                      0                  868        4.500        0.000                       0                   455  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -25.359    -7152.253                    488                  868        0.102        0.000                      0                  868        4.500        0.000                       0                   455  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          488  Failing Endpoints,  Worst Slack      -25.359ns,  Total Violation    -7152.254ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.359ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.242ns  (logic 10.267ns (29.132%)  route 24.975ns (70.867%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=12 LUT6=13)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 f  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 r  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 f  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 f  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.734    26.155    t_map[19][5]_i_9_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I1_O)        0.124    26.279 f  t_map[19][7]_i_13/O
                         net (fo=7, routed)           0.365    26.644    t_map[19][7]_i_13_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.768 r  t_map[19][6]_i_9/O
                         net (fo=6, routed)           0.815    27.583    t_map[19][6]_i_9_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    27.707 r  t_map[18][6]_i_16/O
                         net (fo=20, routed)          0.777    28.484    t_map[18][6]_i_16_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.608 r  t_map[1][9]_i_171/O
                         net (fo=2, routed)           0.804    29.412    t_map[1][9]_i_171_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.536 f  t_map[1][9]_i_98/O
                         net (fo=1, routed)           0.799    30.335    t_map[1][9]_i_98_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.459 r  t_map[1][9]_i_56/O
                         net (fo=119, routed)         1.612    32.071    t_map[1][9]_i_56_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.195 r  t_map[2][9]_i_12/O
                         net (fo=5, routed)           1.068    33.263    t_map[2][9]_i_12_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124    33.387 r  t_map[6][9]_i_10/O
                         net (fo=3, routed)           0.846    34.233    t_map[6][9]_i_10_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124    34.357 r  t_map[15][9]_i_23/O
                         net (fo=3, routed)           0.854    35.211    t_map[15][9]_i_23_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I2_O)        0.124    35.335 r  t_map[15][9]_i_18/O
                         net (fo=3, routed)           0.742    36.077    t_map[15][9]_i_18_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124    36.201 r  t_map[15][9]_i_14/O
                         net (fo=3, routed)           0.588    36.790    t_map[15][9]_i_14_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.124    36.914 r  t_map[10][9]_i_17/O
                         net (fo=3, routed)           0.738    37.652    t_map[10][9]_i_17_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.124    37.776 r  t_map[10][9]_i_10/O
                         net (fo=3, routed)           0.593    38.369    t_map[10][9]_i_10_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124    38.493 r  t_map[10][9]_i_5/O
                         net (fo=4, routed)           0.964    39.457    t_map[10][9]_i_5_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    39.581 f  t_map[9][9]_i_3/O
                         net (fo=1, routed)           0.617    40.198    t_map[9][9]_i_3_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124    40.322 r  t_map[8][9]_i_1/O
                         net (fo=1, routed)           0.000    40.322    t_map[8][9]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  t_map_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.445    14.786    clock_100_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  t_map_reg[8][9]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.032    14.963    t_map_reg[8][9]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -40.322    
  -------------------------------------------------------------------
                         slack                                -25.359    

Slack (VIOLATED) :        -25.273ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[12][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.156ns  (logic 10.267ns (29.204%)  route 24.889ns (70.796%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=10 LUT6=15)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 f  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 r  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 f  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 f  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.734    26.155    t_map[19][5]_i_9_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I1_O)        0.124    26.279 f  t_map[19][7]_i_13/O
                         net (fo=7, routed)           0.365    26.644    t_map[19][7]_i_13_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.768 r  t_map[19][6]_i_9/O
                         net (fo=6, routed)           0.815    27.583    t_map[19][6]_i_9_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    27.707 r  t_map[18][6]_i_16/O
                         net (fo=20, routed)          0.777    28.484    t_map[18][6]_i_16_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.608 r  t_map[1][9]_i_171/O
                         net (fo=2, routed)           0.804    29.412    t_map[1][9]_i_171_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.536 f  t_map[1][9]_i_98/O
                         net (fo=1, routed)           0.799    30.335    t_map[1][9]_i_98_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.459 r  t_map[1][9]_i_56/O
                         net (fo=119, routed)         1.612    32.071    t_map[1][9]_i_56_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.195 r  t_map[2][9]_i_12/O
                         net (fo=5, routed)           1.068    33.263    t_map[2][9]_i_12_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124    33.387 r  t_map[6][9]_i_10/O
                         net (fo=3, routed)           0.846    34.233    t_map[6][9]_i_10_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124    34.357 r  t_map[15][9]_i_23/O
                         net (fo=3, routed)           0.854    35.211    t_map[15][9]_i_23_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I2_O)        0.124    35.335 r  t_map[15][9]_i_18/O
                         net (fo=3, routed)           0.742    36.077    t_map[15][9]_i_18_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124    36.201 r  t_map[15][9]_i_14/O
                         net (fo=3, routed)           0.752    36.953    t_map[15][9]_i_14_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I2_O)        0.124    37.077 f  t_map[15][9]_i_11/O
                         net (fo=2, routed)           0.583    37.660    t_map[15][9]_i_11_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124    37.785 f  t_map[15][9]_i_7/O
                         net (fo=3, routed)           0.835    38.619    t_map[15][9]_i_7_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124    38.743 f  t_map[11][9]_i_4/O
                         net (fo=3, routed)           0.613    39.356    t_map[11][9]_i_4_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    39.480 f  t_map[11][9]_i_2/O
                         net (fo=2, routed)           0.632    40.112    t_map[11][9]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    40.236 r  t_map[12][9]_i_1/O
                         net (fo=1, routed)           0.000    40.236    var_t_map[12][9]
    SLICE_X47Y45         FDRE                                         r  t_map_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.448    14.789    clock_100_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  t_map_reg[12][9]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X47Y45         FDRE (Setup_fdre_C_D)        0.029    14.963    t_map_reg[12][9]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -40.236    
  -------------------------------------------------------------------
                         slack                                -25.273    

Slack (VIOLATED) :        -25.219ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[10][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.101ns  (logic 10.267ns (29.250%)  route 24.834ns (70.750%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=12 LUT6=13)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 f  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 r  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 f  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 f  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.734    26.155    t_map[19][5]_i_9_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I1_O)        0.124    26.279 f  t_map[19][7]_i_13/O
                         net (fo=7, routed)           0.365    26.644    t_map[19][7]_i_13_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.768 r  t_map[19][6]_i_9/O
                         net (fo=6, routed)           0.815    27.583    t_map[19][6]_i_9_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    27.707 r  t_map[18][6]_i_16/O
                         net (fo=20, routed)          0.777    28.484    t_map[18][6]_i_16_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.608 r  t_map[1][9]_i_171/O
                         net (fo=2, routed)           0.804    29.412    t_map[1][9]_i_171_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.536 f  t_map[1][9]_i_98/O
                         net (fo=1, routed)           0.799    30.335    t_map[1][9]_i_98_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.459 r  t_map[1][9]_i_56/O
                         net (fo=119, routed)         1.612    32.071    t_map[1][9]_i_56_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.195 r  t_map[2][9]_i_12/O
                         net (fo=5, routed)           1.068    33.263    t_map[2][9]_i_12_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124    33.387 r  t_map[6][9]_i_10/O
                         net (fo=3, routed)           0.846    34.233    t_map[6][9]_i_10_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124    34.357 r  t_map[15][9]_i_23/O
                         net (fo=3, routed)           0.854    35.211    t_map[15][9]_i_23_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I2_O)        0.124    35.335 r  t_map[15][9]_i_18/O
                         net (fo=3, routed)           0.742    36.077    t_map[15][9]_i_18_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124    36.201 r  t_map[15][9]_i_14/O
                         net (fo=3, routed)           0.588    36.790    t_map[15][9]_i_14_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.124    36.914 r  t_map[10][9]_i_17/O
                         net (fo=3, routed)           0.738    37.652    t_map[10][9]_i_17_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.124    37.776 r  t_map[10][9]_i_10/O
                         net (fo=3, routed)           0.593    38.369    t_map[10][9]_i_10_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124    38.493 r  t_map[10][9]_i_5/O
                         net (fo=4, routed)           1.002    39.495    t_map[10][9]_i_5_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.124    39.619 r  t_map[10][9]_i_2/O
                         net (fo=2, routed)           0.439    40.057    t_map[10][9]_i_2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    40.181 r  t_map[10][9]_i_1/O
                         net (fo=1, routed)           0.000    40.181    t_map[10][9]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  t_map_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.447    14.788    clock_100_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  t_map_reg[10][9]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.029    14.962    t_map_reg[10][9]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -40.181    
  -------------------------------------------------------------------
                         slack                                -25.219    

Slack (VIOLATED) :        -25.207ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[11][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.140ns  (logic 10.267ns (29.217%)  route 24.873ns (70.783%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=12 LUT6=13)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 f  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 r  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 f  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 f  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.734    26.155    t_map[19][5]_i_9_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I1_O)        0.124    26.279 f  t_map[19][7]_i_13/O
                         net (fo=7, routed)           0.365    26.644    t_map[19][7]_i_13_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.768 r  t_map[19][6]_i_9/O
                         net (fo=6, routed)           0.815    27.583    t_map[19][6]_i_9_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    27.707 r  t_map[18][6]_i_16/O
                         net (fo=20, routed)          0.777    28.484    t_map[18][6]_i_16_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.608 r  t_map[1][9]_i_171/O
                         net (fo=2, routed)           0.804    29.412    t_map[1][9]_i_171_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.536 f  t_map[1][9]_i_98/O
                         net (fo=1, routed)           0.799    30.335    t_map[1][9]_i_98_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.459 r  t_map[1][9]_i_56/O
                         net (fo=119, routed)         1.612    32.071    t_map[1][9]_i_56_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.195 r  t_map[2][9]_i_12/O
                         net (fo=5, routed)           1.068    33.263    t_map[2][9]_i_12_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124    33.387 r  t_map[6][9]_i_10/O
                         net (fo=3, routed)           0.846    34.233    t_map[6][9]_i_10_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124    34.357 r  t_map[15][9]_i_23/O
                         net (fo=3, routed)           0.854    35.211    t_map[15][9]_i_23_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I2_O)        0.124    35.335 r  t_map[15][9]_i_18/O
                         net (fo=3, routed)           0.742    36.077    t_map[15][9]_i_18_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124    36.201 r  t_map[15][9]_i_14/O
                         net (fo=3, routed)           0.588    36.790    t_map[15][9]_i_14_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I4_O)        0.124    36.914 r  t_map[10][9]_i_17/O
                         net (fo=3, routed)           0.738    37.652    t_map[10][9]_i_17_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.124    37.776 r  t_map[10][9]_i_10/O
                         net (fo=3, routed)           0.593    38.369    t_map[10][9]_i_10_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124    38.493 r  t_map[10][9]_i_5/O
                         net (fo=4, routed)           1.002    39.495    t_map[10][9]_i_5_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.124    39.619 r  t_map[10][9]_i_2/O
                         net (fo=2, routed)           0.477    40.096    t_map[10][9]_i_2_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    40.220 r  t_map[11][9]_i_1/O
                         net (fo=1, routed)           0.000    40.220    var_t_map[11][9]
    SLICE_X46Y45         FDRE                                         r  t_map_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.448    14.789    clock_100_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  t_map_reg[11][9]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)        0.079    15.013    t_map_reg[11][9]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -40.220    
  -------------------------------------------------------------------
                         slack                                -25.207    

Slack (VIOLATED) :        -25.156ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[14][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.038ns  (logic 10.267ns (29.302%)  route 24.771ns (70.698%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=11 LUT6=14)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 f  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 r  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 f  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 f  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.734    26.155    t_map[19][5]_i_9_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I1_O)        0.124    26.279 f  t_map[19][7]_i_13/O
                         net (fo=7, routed)           0.365    26.644    t_map[19][7]_i_13_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.768 r  t_map[19][6]_i_9/O
                         net (fo=6, routed)           0.815    27.583    t_map[19][6]_i_9_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    27.707 r  t_map[18][6]_i_16/O
                         net (fo=20, routed)          0.777    28.484    t_map[18][6]_i_16_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.608 r  t_map[1][9]_i_171/O
                         net (fo=2, routed)           0.804    29.412    t_map[1][9]_i_171_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.536 f  t_map[1][9]_i_98/O
                         net (fo=1, routed)           0.799    30.335    t_map[1][9]_i_98_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.459 r  t_map[1][9]_i_56/O
                         net (fo=119, routed)         1.612    32.071    t_map[1][9]_i_56_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.195 r  t_map[2][9]_i_12/O
                         net (fo=5, routed)           1.068    33.263    t_map[2][9]_i_12_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124    33.387 r  t_map[6][9]_i_10/O
                         net (fo=3, routed)           0.846    34.233    t_map[6][9]_i_10_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124    34.357 r  t_map[15][9]_i_23/O
                         net (fo=3, routed)           0.854    35.211    t_map[15][9]_i_23_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I2_O)        0.124    35.335 r  t_map[15][9]_i_18/O
                         net (fo=3, routed)           0.742    36.077    t_map[15][9]_i_18_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124    36.201 r  t_map[15][9]_i_14/O
                         net (fo=3, routed)           0.752    36.953    t_map[15][9]_i_14_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I2_O)        0.124    37.077 f  t_map[15][9]_i_11/O
                         net (fo=2, routed)           0.583    37.660    t_map[15][9]_i_11_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124    37.785 f  t_map[15][9]_i_7/O
                         net (fo=3, routed)           0.832    38.616    t_map[15][9]_i_7_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I0_O)        0.124    38.740 f  t_map[15][9]_i_4/O
                         net (fo=3, routed)           0.679    39.419    t_map[15][9]_i_4_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I2_O)        0.124    39.543 f  t_map[13][9]_i_2/O
                         net (fo=2, routed)           0.451    39.994    t_map[13][9]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    40.118 r  t_map[14][9]_i_1/O
                         net (fo=1, routed)           0.000    40.118    var_t_map[14][9]
    SLICE_X41Y45         FDRE                                         r  t_map_reg[14][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.447    14.788    clock_100_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  t_map_reg[14][9]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.029    14.962    t_map_reg[14][9]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -40.118    
  -------------------------------------------------------------------
                         slack                                -25.156    

Slack (VIOLATED) :        -25.144ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[13][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.029ns  (logic 10.267ns (29.310%)  route 24.762ns (70.690%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=11 LUT6=14)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 f  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 r  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 f  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 f  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.734    26.155    t_map[19][5]_i_9_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I1_O)        0.124    26.279 f  t_map[19][7]_i_13/O
                         net (fo=7, routed)           0.365    26.644    t_map[19][7]_i_13_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.768 r  t_map[19][6]_i_9/O
                         net (fo=6, routed)           0.815    27.583    t_map[19][6]_i_9_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    27.707 r  t_map[18][6]_i_16/O
                         net (fo=20, routed)          0.777    28.484    t_map[18][6]_i_16_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.608 r  t_map[1][9]_i_171/O
                         net (fo=2, routed)           0.804    29.412    t_map[1][9]_i_171_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.536 f  t_map[1][9]_i_98/O
                         net (fo=1, routed)           0.799    30.335    t_map[1][9]_i_98_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.459 r  t_map[1][9]_i_56/O
                         net (fo=119, routed)         1.612    32.071    t_map[1][9]_i_56_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.195 r  t_map[2][9]_i_12/O
                         net (fo=5, routed)           1.068    33.263    t_map[2][9]_i_12_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124    33.387 r  t_map[6][9]_i_10/O
                         net (fo=3, routed)           0.846    34.233    t_map[6][9]_i_10_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124    34.357 r  t_map[15][9]_i_23/O
                         net (fo=3, routed)           0.854    35.211    t_map[15][9]_i_23_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I2_O)        0.124    35.335 r  t_map[15][9]_i_18/O
                         net (fo=3, routed)           0.742    36.077    t_map[15][9]_i_18_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124    36.201 r  t_map[15][9]_i_14/O
                         net (fo=3, routed)           0.752    36.953    t_map[15][9]_i_14_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I2_O)        0.124    37.077 f  t_map[15][9]_i_11/O
                         net (fo=2, routed)           0.583    37.660    t_map[15][9]_i_11_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124    37.785 f  t_map[15][9]_i_7/O
                         net (fo=3, routed)           0.832    38.616    t_map[15][9]_i_7_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I0_O)        0.124    38.740 f  t_map[15][9]_i_4/O
                         net (fo=3, routed)           0.765    39.505    t_map[15][9]_i_4_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I4_O)        0.124    39.629 f  t_map[12][9]_i_2/O
                         net (fo=2, routed)           0.355    39.985    t_map[12][9]_i_2_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124    40.109 r  t_map[13][9]_i_1/O
                         net (fo=1, routed)           0.000    40.109    var_t_map[13][9]
    SLICE_X43Y45         FDRE                                         r  t_map_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.447    14.788    clock_100_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  t_map_reg[13][9]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.032    14.965    t_map_reg[13][9]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -40.109    
  -------------------------------------------------------------------
                         slack                                -25.144    

Slack (VIOLATED) :        -25.052ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[9][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.936ns  (logic 10.267ns (29.388%)  route 24.669ns (70.612%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 r  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 f  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 r  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 r  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.734    26.155    t_map[19][5]_i_9_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I1_O)        0.124    26.279 r  t_map[19][7]_i_13/O
                         net (fo=7, routed)           0.365    26.644    t_map[19][7]_i_13_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.768 f  t_map[19][6]_i_9/O
                         net (fo=6, routed)           0.925    27.693    t_map[19][6]_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    27.817 f  t_map[19][6]_i_4/O
                         net (fo=22, routed)          1.147    28.964    t_map[19][6]_i_4_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I2_O)        0.124    29.088 r  t_map[1][6]_i_77/O
                         net (fo=8, routed)           0.487    29.575    t_map[1][6]_i_77_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I1_O)        0.124    29.699 r  t_map[1][6]_i_27/O
                         net (fo=1, routed)           0.616    30.315    t_map[1][6]_i_27_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124    30.439 f  t_map[1][6]_i_11/O
                         net (fo=90, routed)          0.852    31.290    t_map[1][6]_i_11_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.414 r  t_map[1][9]_i_55/O
                         net (fo=5, routed)           1.582    32.996    t_map[1][9]_i_55_n_0
    SLICE_X58Y51         LUT4 (Prop_lut4_I1_O)        0.124    33.120 r  t_map[2][9]_i_9/O
                         net (fo=4, routed)           0.690    33.810    t_map[2][9]_i_9_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I2_O)        0.124    33.934 r  t_map[2][9]_i_10/O
                         net (fo=4, routed)           0.928    34.861    t_map[2][9]_i_10_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.124    34.985 r  t_map[6][9]_i_8/O
                         net (fo=6, routed)           0.806    35.791    t_map[6][9]_i_8_n_0
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.124    35.915 r  t_map[10][9]_i_20/O
                         net (fo=2, routed)           0.719    36.634    t_map[10][9]_i_20_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.124    36.758 r  t_map[10][9]_i_14/O
                         net (fo=2, routed)           0.819    37.577    t_map[10][9]_i_14_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124    37.701 r  t_map[10][9]_i_9/O
                         net (fo=3, routed)           0.610    38.311    t_map[10][9]_i_9_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.124    38.435 f  t_map[10][9]_i_8/O
                         net (fo=4, routed)           0.711    39.146    t_map[10][9]_i_8_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    39.270 r  t_map[9][9]_i_3_comp_1/O
                         net (fo=1, routed)           0.621    39.892    t_map[9][9]_i_3_n_0_repN_1
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    40.016 r  t_map[9][9]_i_1_comp/O
                         net (fo=1, routed)           0.000    40.016    t_map[9][9]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  t_map_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.447    14.788    clock_100_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  t_map_reg[9][9]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.031    14.964    t_map_reg[9][9]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -40.016    
  -------------------------------------------------------------------
                         slack                                -25.052    

Slack (VIOLATED) :        -25.044ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[15][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.972ns  (logic 10.267ns (29.358%)  route 24.705ns (70.642%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=11 LUT6=14)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 f  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 r  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 f  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 f  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.734    26.155    t_map[19][5]_i_9_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I1_O)        0.124    26.279 f  t_map[19][7]_i_13/O
                         net (fo=7, routed)           0.365    26.644    t_map[19][7]_i_13_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.768 r  t_map[19][6]_i_9/O
                         net (fo=6, routed)           0.815    27.583    t_map[19][6]_i_9_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    27.707 r  t_map[18][6]_i_16/O
                         net (fo=20, routed)          0.777    28.484    t_map[18][6]_i_16_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.608 r  t_map[1][9]_i_171/O
                         net (fo=2, routed)           0.804    29.412    t_map[1][9]_i_171_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.536 f  t_map[1][9]_i_98/O
                         net (fo=1, routed)           0.799    30.335    t_map[1][9]_i_98_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.459 r  t_map[1][9]_i_56/O
                         net (fo=119, routed)         1.612    32.071    t_map[1][9]_i_56_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.195 r  t_map[2][9]_i_12/O
                         net (fo=5, routed)           1.068    33.263    t_map[2][9]_i_12_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124    33.387 r  t_map[6][9]_i_10/O
                         net (fo=3, routed)           0.846    34.233    t_map[6][9]_i_10_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124    34.357 r  t_map[15][9]_i_23/O
                         net (fo=3, routed)           0.854    35.211    t_map[15][9]_i_23_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I2_O)        0.124    35.335 r  t_map[15][9]_i_18/O
                         net (fo=3, routed)           0.742    36.077    t_map[15][9]_i_18_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124    36.201 r  t_map[15][9]_i_14/O
                         net (fo=3, routed)           0.752    36.953    t_map[15][9]_i_14_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I2_O)        0.124    37.077 f  t_map[15][9]_i_11/O
                         net (fo=2, routed)           0.583    37.660    t_map[15][9]_i_11_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124    37.785 f  t_map[15][9]_i_7/O
                         net (fo=3, routed)           0.832    38.616    t_map[15][9]_i_7_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I0_O)        0.124    38.740 f  t_map[15][9]_i_4/O
                         net (fo=3, routed)           0.627    39.367    t_map[15][9]_i_4_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124    39.491 f  t_map[15][9]_i_3/O
                         net (fo=2, routed)           0.437    39.928    t_map[15][9]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    40.052 r  t_map[15][9]_i_1/O
                         net (fo=1, routed)           0.000    40.052    t_map[15][9]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  t_map_reg[15][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.445    14.786    clock_100_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  t_map_reg[15][9]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.077    15.008    t_map_reg[15][9]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -40.052    
  -------------------------------------------------------------------
                         slack                                -25.044    

Slack (VIOLATED) :        -25.008ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.890ns  (logic 10.267ns (29.427%)  route 24.623ns (70.573%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=10 LUT6=13)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 r  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 f  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 r  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 r  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.734    26.155    t_map[19][5]_i_9_n_0
    SLICE_X46Y64         LUT3 (Prop_lut3_I1_O)        0.124    26.279 r  t_map[19][7]_i_13/O
                         net (fo=7, routed)           0.365    26.644    t_map[19][7]_i_13_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.768 f  t_map[19][6]_i_9/O
                         net (fo=6, routed)           0.925    27.693    t_map[19][6]_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    27.817 f  t_map[19][6]_i_4/O
                         net (fo=22, routed)          1.147    28.964    t_map[19][6]_i_4_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I2_O)        0.124    29.088 r  t_map[1][6]_i_77/O
                         net (fo=8, routed)           0.487    29.575    t_map[1][6]_i_77_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I1_O)        0.124    29.699 r  t_map[1][6]_i_27/O
                         net (fo=1, routed)           0.616    30.315    t_map[1][6]_i_27_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124    30.439 f  t_map[1][6]_i_11/O
                         net (fo=90, routed)          0.852    31.290    t_map[1][6]_i_11_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.414 r  t_map[1][9]_i_55/O
                         net (fo=5, routed)           1.582    32.996    t_map[1][9]_i_55_n_0
    SLICE_X58Y51         LUT4 (Prop_lut4_I1_O)        0.124    33.120 r  t_map[2][9]_i_9/O
                         net (fo=4, routed)           0.690    33.810    t_map[2][9]_i_9_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I2_O)        0.124    33.934 r  t_map[2][9]_i_10/O
                         net (fo=4, routed)           0.928    34.861    t_map[2][9]_i_10_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.124    34.985 r  t_map[6][9]_i_8/O
                         net (fo=6, routed)           0.806    35.791    t_map[6][9]_i_8_n_0
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.124    35.915 r  t_map[10][9]_i_20/O
                         net (fo=2, routed)           0.719    36.634    t_map[10][9]_i_20_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.124    36.758 r  t_map[10][9]_i_14/O
                         net (fo=2, routed)           0.819    37.577    t_map[10][9]_i_14_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124    37.701 r  t_map[10][9]_i_9/O
                         net (fo=3, routed)           0.750    38.451    t_map[10][9]_i_9_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I2_O)        0.124    38.575 f  t_map[9][9]_i_4/O
                         net (fo=4, routed)           0.684    39.259    t_map[9][9]_i_4_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.124    39.383 f  t_map[7][9]_i_2/O
                         net (fo=2, routed)           0.463    39.846    t_map[7][9]_i_2_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124    39.970 r  t_map[6][9]_i_1/O
                         net (fo=1, routed)           0.000    39.970    t_map[6][9]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  t_map_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.447    14.788    clock_100_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  t_map_reg[6][9]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.029    14.962    t_map_reg[6][9]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -39.970    
  -------------------------------------------------------------------
                         slack                                -25.008    

Slack (VIOLATED) :        -25.004ns  (required time - arrival time)
  Source:                 RNG_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_map_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.935ns  (logic 10.267ns (29.389%)  route 24.668ns (70.611%))
  Logic Levels:           46  (CARRY4=14 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=13 LUT6=12)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.559     5.080    clock_100_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  RNG_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RNG_Value_reg[0]/Q
                         net (fo=23, routed)          0.222     5.758    RNG_Value[0]
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.882 r  Piece_id[1]_i_13/O
                         net (fo=1, routed)           0.379     6.261    RNG_Value4[0]
    SLICE_X51Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.841 r  Piece_id_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.841    Piece_id_reg[1]_i_11_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.063 r  Piece_id_reg[1]_i_112/O[0]
                         net (fo=8, routed)           0.511     7.574    var_piece_id5[5]
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.299     7.873 r  Piece_id[1]_i_55/O
                         net (fo=9, routed)           0.834     8.708    var_piece_id4[5]
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  Piece_id[1]_i_88/O
                         net (fo=6, routed)           0.773     9.605    Piece_id[1]_i_88_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  Piece_id[1]_i_241/O
                         net (fo=1, routed)           0.000     9.729    Piece_id[1]_i_241_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  Piece_id_reg[1]_i_222/CO[3]
                         net (fo=1, routed)           0.000    10.109    Piece_id_reg[1]_i_222_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  Piece_id_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.226    Piece_id_reg[1]_i_182_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.549 r  Piece_id_reg[1]_i_131/O[1]
                         net (fo=3, routed)           0.788    11.336    Piece_id_reg[1]_i_131_n_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.306    11.642 r  Piece_id[1]_i_122/O
                         net (fo=1, routed)           0.706    12.348    Piece_id[1]_i_122_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.733 r  Piece_id_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.733    Piece_id_reg[1]_i_61_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  Piece_id_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.847    Piece_id_reg[1]_i_33_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  Piece_id_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.961    Piece_id_reg[1]_i_23_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.295 r  Piece_id_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.500    13.795    Piece_id_reg[1]_i_21_n_6
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.522 r  Piece_id_reg[1]_i_12/O[1]
                         net (fo=1, routed)           1.065    15.587    Piece_id_reg[1]_i_12_n_6
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.303    15.890 r  Piece_id[1]_i_9/O
                         net (fo=1, routed)           0.000    15.890    Piece_id[1]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.530 r  Piece_id_reg[1]_i_4/O[3]
                         net (fo=4, routed)           0.684    17.214    Piece_id_reg[1]_i_4_n_4
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.306    17.520 r  Piece_id[2]_i_3/O
                         net (fo=1, routed)           0.405    17.925    Piece_id[2]_i_3_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.049 r  Piece_id[2]_i_2/O
                         net (fo=28, routed)          1.134    19.183    var_piece_id[2]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.124    19.307 r  Piece_x[31]_i_39/O
                         net (fo=1, routed)           0.151    19.458    Piece_x[31]_i_39_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    19.582 r  Piece_x[31]_i_16/O
                         net (fo=1, routed)           0.483    20.066    Piece_x[31]_i_16_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.124    20.190 r  Piece_x[31]_i_3/O
                         net (fo=101, routed)         0.421    20.610    Piece_x[31]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124    20.734 r  Piece_x[3]_i_3/O
                         net (fo=105, routed)         0.409    21.144    Piece_x[3]_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    21.268 r  Piece_x[0]_i_1/O
                         net (fo=75, routed)          0.616    21.884    Piece_x[0]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.464 r  Piece_y_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.464    Piece_y_reg[31]_i_19_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.578 r  t_map_reg[19][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.578    t_map_reg[19][5]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.891 r  t_map_reg[19][5]_i_29/O[3]
                         net (fo=3, routed)           0.751    23.642    t_map_reg[19][5]_i_29_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.306    23.948 f  t_map[19][5]_i_20/O
                         net (fo=1, routed)           0.797    24.745    t_map[19][5]_i_20_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    24.869 r  t_map[19][5]_i_12/O
                         net (fo=1, routed)           0.428    25.297    t_map[19][5]_i_12_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.421 r  t_map[19][5]_i_9/O
                         net (fo=13, routed)          0.533    25.954    t_map[19][5]_i_9_n_0
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.124    26.078 r  t_map[19][10]_i_25/O
                         net (fo=11, routed)          0.591    26.669    t_map[19][10]_i_25_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.793 f  t_map[19][9]_i_20/O
                         net (fo=7, routed)           0.506    27.299    t_map[19][9]_i_20_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124    27.423 f  t_map[19][9]_i_8/O
                         net (fo=25, routed)          0.734    28.157    t_map[19][9]_i_8_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    28.281 f  t_map[1][9]_i_92/O
                         net (fo=3, routed)           0.977    29.257    t_map[1][9]_i_92_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.124    29.381 r  t_map[1][6]_i_23/O
                         net (fo=4, routed)           1.043    30.424    t_map[1][6]_i_23_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124    30.548 f  t_map[1][6]_i_10/O
                         net (fo=62, routed)          1.175    31.724    t_map[1][6]_i_10_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.124    31.848 r  t_map[4][8]_i_23/O
                         net (fo=4, routed)           0.929    32.777    t_map[4][8]_i_23_n_0
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  t_map[4][8]_i_25/O
                         net (fo=3, routed)           0.873    33.773    t_map[4][8]_i_25_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I2_O)        0.124    33.897 r  t_map[15][8]_i_22/O
                         net (fo=3, routed)           1.021    34.918    t_map[15][8]_i_22_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.124    35.042 r  t_map[15][8]_i_18/O
                         net (fo=3, routed)           0.458    35.500    t_map[15][8]_i_18_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    35.624 r  t_map[10][8]_i_22/O
                         net (fo=3, routed)           1.070    36.694    t_map[10][8]_i_22_n_0
    SLICE_X29Y88         LUT5 (Prop_lut5_I0_O)        0.124    36.818 r  t_map[10][8]_i_17/O
                         net (fo=3, routed)           0.875    37.693    t_map[10][8]_i_17_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    37.817 r  t_map[10][8]_i_12/O
                         net (fo=3, routed)           0.634    38.451    t_map[10][8]_i_12_n_0
    SLICE_X14Y89         LUT5 (Prop_lut5_I4_O)        0.124    38.575 r  t_map[10][8]_i_7/O
                         net (fo=4, routed)           0.612    39.187    t_map[10][8]_i_7_n_0
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.124    39.311 f  t_map[12][8]_i_2/O
                         net (fo=2, routed)           0.579    39.890    t_map[12][8]_i_2_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.124    40.014 r  t_map[12][8]_i_1/O
                         net (fo=1, routed)           0.000    40.014    var_t_map[12][8]
    SLICE_X14Y88         FDRE                                         r  t_map_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.437    14.778    clock_100_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  t_map_reg[12][8]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X14Y88         FDRE (Setup_fdre_C_D)        0.081    15.010    t_map_reg[12][8]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -40.014    
  -------------------------------------------------------------------
                         slack                                -25.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 main_proc.control_clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.control_clk_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.596     1.479    clock_100_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  main_proc.control_clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  main_proc.control_clk_count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.740    control_clk_count[24]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  main_proc.control_clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    main_proc.control_clk_count_reg[24]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  main_proc.control_clk_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    main_proc.control_clk_count_reg[28]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  main_proc.control_clk_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.864     1.992    clock_100_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  main_proc.control_clk_count_reg[25]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    main_proc.control_clk_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_proc.control_clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.control_clk_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.596     1.479    clock_100_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  main_proc.control_clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  main_proc.control_clk_count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.740    control_clk_count[24]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  main_proc.control_clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    main_proc.control_clk_count_reg[24]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  main_proc.control_clk_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    main_proc.control_clk_count_reg[28]_i_1_n_5
    SLICE_X3Y50          FDRE                                         r  main_proc.control_clk_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.864     1.992    clock_100_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  main_proc.control_clk_count_reg[27]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    main_proc.control_clk_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 main_proc.control_clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.control_clk_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.596     1.479    clock_100_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  main_proc.control_clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  main_proc.control_clk_count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.740    control_clk_count[24]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  main_proc.control_clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    main_proc.control_clk_count_reg[24]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.991 r  main_proc.control_clk_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    main_proc.control_clk_count_reg[28]_i_1_n_6
    SLICE_X3Y50          FDRE                                         r  main_proc.control_clk_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.864     1.992    clock_100_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  main_proc.control_clk_count_reg[26]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    main_proc.control_clk_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 main_proc.control_clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.control_clk_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.596     1.479    clock_100_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  main_proc.control_clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  main_proc.control_clk_count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.740    control_clk_count[24]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  main_proc.control_clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    main_proc.control_clk_count_reg[24]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.991 r  main_proc.control_clk_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.991    main_proc.control_clk_count_reg[28]_i_1_n_4
    SLICE_X3Y50          FDRE                                         r  main_proc.control_clk_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.864     1.992    clock_100_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  main_proc.control_clk_count_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    main_proc.control_clk_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 main_proc.control_clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.control_clk_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.596     1.479    clock_100_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  main_proc.control_clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  main_proc.control_clk_count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.740    control_clk_count[24]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  main_proc.control_clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    main_proc.control_clk_count_reg[24]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  main_proc.control_clk_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    main_proc.control_clk_count_reg[28]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.994 r  main_proc.control_clk_count_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.994    main_proc.control_clk_count_reg[31]_i_1_n_7
    SLICE_X3Y51          FDRE                                         r  main_proc.control_clk_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.864     1.992    clock_100_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  main_proc.control_clk_count_reg[29]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    main_proc.control_clk_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 main_proc.control_clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.control_clk_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.596     1.479    clock_100_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  main_proc.control_clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  main_proc.control_clk_count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.740    control_clk_count[24]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  main_proc.control_clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    main_proc.control_clk_count_reg[24]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  main_proc.control_clk_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    main_proc.control_clk_count_reg[28]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.005 r  main_proc.control_clk_count_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.005    main_proc.control_clk_count_reg[31]_i_1_n_5
    SLICE_X3Y51          FDRE                                         r  main_proc.control_clk_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.864     1.992    clock_100_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  main_proc.control_clk_count_reg[31]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    main_proc.control_clk_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_proc.control_clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.control_clk_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.596     1.479    clock_100_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  main_proc.control_clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  main_proc.control_clk_count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.740    control_clk_count[24]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  main_proc.control_clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    main_proc.control_clk_count_reg[24]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  main_proc.control_clk_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    main_proc.control_clk_count_reg[28]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.030 r  main_proc.control_clk_count_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.030    main_proc.control_clk_count_reg[31]_i_1_n_6
    SLICE_X3Y51          FDRE                                         r  main_proc.control_clk_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.864     1.992    clock_100_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  main_proc.control_clk_count_reg[30]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    main_proc.control_clk_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Piece_rot_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Piece_rot_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.556     1.439    clock_100_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  Piece_rot_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Piece_rot_reg[18]/Q
                         net (fo=5, routed)           0.127     1.730    Piece_rot__0[18]
    SLICE_X10Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.775 r  Piece_rot[18]_i_1/O
                         net (fo=1, routed)           0.000     1.775    Piece_rot[18]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  Piece_rot_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.823     1.951    clock_100_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  Piece_rot_reg[18]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.121     1.560    Piece_rot_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Piece_rot_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Piece_rot_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.953%)  route 0.130ns (41.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.585     1.468    clock_100_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  Piece_rot_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Piece_rot_reg[23]/Q
                         net (fo=5, routed)           0.130     1.739    Piece_rot__0[23]
    SLICE_X7Y82          LUT5 (Prop_lut5_I1_O)        0.045     1.784 r  Piece_rot[23]_i_1/O
                         net (fo=1, routed)           0.000     1.784    Piece_rot[23]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  Piece_rot_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.854     1.981    clock_100_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  Piece_rot_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.091     1.559    Piece_rot_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main_proc.move_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_proc.move_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.585     1.468    clock_100_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  main_proc.move_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  main_proc.move_clk_count_reg[0]/Q
                         net (fo=5, routed)           0.079     1.688    main_proc.move_clk_count_reg[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.812 r  main_proc.move_clk_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.812    main_proc.move_clk_count_reg[0]_i_1_n_6
    SLICE_X3Y80          FDRE                                         r  main_proc.move_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.853     1.981    clock_100_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  main_proc.move_clk_count_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.573    main_proc.move_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   Piece_rot_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78    Piece_rot_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79    Piece_rot_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y78    Piece_rot_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y85    Piece_rot_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y62   Piece_x_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y61   Piece_x_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y61   Piece_x_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y63   Piece_x_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y58    Piece_y_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85    main_proc.move_clk_count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   Piece_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   Piece_x_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    Piece_y_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    Piece_y_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60    Piece_y_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60    Piece_y_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85    main_proc.move_clk_count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85    main_proc.move_clk_count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   Piece_rot_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   Piece_x_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y54   Piece_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y55   Piece_rot_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81    Piece_rot_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82    Piece_rot_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82    Piece_rot_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y65   TetrisNewPiece_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y67   TetrisNewPiece_reg_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y67   TetrisNewPiece_reg_rep/C



