Running: xsim.dir/Single_cycle_core_TB_VHDL_behav/xsimk.exe -simmode gui -wdb Single_cycle_core_TB_VHDL_behav.wdb -simrunnum 0 -socket 52450
Design successfully loaded
Design Loading Memory Usage: 6736 KB (Peak: 6736 KB)
Design Loading CPU Usage: 46 ms
Simulation completed
Simulation Memory Usage: 7600 KB (Peak: 7600 KB)
Simulation CPU Usage: 61 ms
