// Seed: 1207567420
module module_0 (
    output logic id_2
);
  logic id_3;
  logic id_4 = id_2;
  assign id_3[1] = id_1;
  assign #1 id_3 = 1 - id_1.id_2;
  logic id_5;
  assign id_3[~1'b0][1 : 1] = -id_1 - 1;
  logic id_6;
  always @(id_5) id_4 = id_5;
  type_13 id_7 (1);
  type_14 id_8 (
      id_6,
      id_4,
      id_5
  );
  initial SystemTFIdentifier(1);
endmodule
`default_nettype wire
