********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : May 29 2020
DATE   : 2020-06-04.17:08:38
COMMAND: -cd chapter-11 11.3.6--assign_in_expr_inv.sv -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l 11.3.6--assign_in_expr_inv.sv.log

[SNT:PA0207] 11.3.6--assign_in_expr_inv.sv:14:7: Syntax error: no viable alternative at input 'module top();\n\nint a;\nint b;\nint c;\n\ninitial begin\n\ta = b =',
	a = b = c = 5;	
       ^-- ./slpp_all/work/11.3.6--assign_in_expr_inv.sv:14:7:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

