// Seed: 4103158554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign module_3.id_6 = 0;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_3
  );
  id_4(
      1'h0, ""
  );
  not primCall (id_2, id_1);
  wire id_5;
endmodule
program module_2;
  assign id_1 = id_1 ^ 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endprogram
module module_3 (
    input tri id_0
    , id_12,
    input wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wor id_8,
    output wor id_9,
    input supply1 id_10
);
  assign id_7 = 1'h0;
  and primCall (id_9, id_12, id_3, id_10, id_8);
  assign id_9 = id_8;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
