Warning (10268): Verilog HDL information at buzzer_pwm_test.v(32): always construct contains both blocking and non-blocking assignments File: C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/buzzer_pwm_test.v Line: 32
