// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module morphological_filter_Loop_loop_height_proc2841 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        heightloop_1_reload_dout,
        heightloop_1_reload_empty_n,
        heightloop_1_reload_read,
        widthloop_1_reload_dout,
        widthloop_1_reload_empty_n,
        widthloop_1_reload_read,
        rows,
        p_neg392_i_i_i2_cast_reload_dout,
        p_neg392_i_i_i2_cast_reload_empty_n,
        p_neg392_i_i_i2_cast_reload_read,
        p_neg392_i_i_i2_cast27806_reload_dout,
        p_neg392_i_i_i2_cast27806_reload_empty_n,
        p_neg392_i_i_i2_cast27806_reload_read,
        p_neg392_i_i_i2_reload_dout,
        p_neg392_i_i_i2_reload_empty_n,
        p_neg392_i_i_i2_reload_read,
        tmp_41_cast_reload_dout,
        tmp_41_cast_reload_empty_n,
        tmp_41_cast_reload_read,
        tmp_41_reload_dout,
        tmp_41_reload_empty_n,
        tmp_41_reload_read,
        cols,
        img_2_data_stream_0_V_dout,
        img_2_data_stream_0_V_empty_n,
        img_2_data_stream_0_V_read,
        p_neg392_i_i_i2_cast27807_reload_dout,
        p_neg392_i_i_i2_cast27807_reload_empty_n,
        p_neg392_i_i_i2_cast27807_reload_read,
        img_3_data_stream_0_V_din,
        img_3_data_stream_0_V_full_n,
        img_3_data_stream_0_V_write,
        wdw_val_0_0_reload_dout,
        wdw_val_0_0_reload_empty_n,
        wdw_val_0_0_reload_read,
        wdw_val_0_1_reload_dout,
        wdw_val_0_1_reload_empty_n,
        wdw_val_0_1_reload_read,
        wdw_val_0_2_reload_dout,
        wdw_val_0_2_reload_empty_n,
        wdw_val_0_2_reload_read,
        wdw_val_0_3_reload_dout,
        wdw_val_0_3_reload_empty_n,
        wdw_val_0_3_reload_read,
        wdw_val_0_4_reload_dout,
        wdw_val_0_4_reload_empty_n,
        wdw_val_0_4_reload_read,
        wdw_val_0_5_reload_dout,
        wdw_val_0_5_reload_empty_n,
        wdw_val_0_5_reload_read,
        wdw_val_0_6_reload_dout,
        wdw_val_0_6_reload_empty_n,
        wdw_val_0_6_reload_read,
        wdw_val_0_7_reload_dout,
        wdw_val_0_7_reload_empty_n,
        wdw_val_0_7_reload_read,
        wdw_val_0_8_reload_dout,
        wdw_val_0_8_reload_empty_n,
        wdw_val_0_8_reload_read,
        wdw_val_0_9_reload_dout,
        wdw_val_0_9_reload_empty_n,
        wdw_val_0_9_reload_read,
        wdw_val_1_0_reload_dout,
        wdw_val_1_0_reload_empty_n,
        wdw_val_1_0_reload_read,
        wdw_val_1_1_reload_dout,
        wdw_val_1_1_reload_empty_n,
        wdw_val_1_1_reload_read,
        wdw_val_1_2_reload_dout,
        wdw_val_1_2_reload_empty_n,
        wdw_val_1_2_reload_read,
        wdw_val_1_3_reload_dout,
        wdw_val_1_3_reload_empty_n,
        wdw_val_1_3_reload_read,
        wdw_val_1_4_reload_dout,
        wdw_val_1_4_reload_empty_n,
        wdw_val_1_4_reload_read,
        wdw_val_1_5_reload_dout,
        wdw_val_1_5_reload_empty_n,
        wdw_val_1_5_reload_read,
        wdw_val_1_6_reload_dout,
        wdw_val_1_6_reload_empty_n,
        wdw_val_1_6_reload_read,
        wdw_val_1_7_reload_dout,
        wdw_val_1_7_reload_empty_n,
        wdw_val_1_7_reload_read,
        wdw_val_1_8_reload_dout,
        wdw_val_1_8_reload_empty_n,
        wdw_val_1_8_reload_read,
        wdw_val_1_9_reload_dout,
        wdw_val_1_9_reload_empty_n,
        wdw_val_1_9_reload_read,
        wdw_val_2_0_reload_dout,
        wdw_val_2_0_reload_empty_n,
        wdw_val_2_0_reload_read,
        wdw_val_2_1_reload_dout,
        wdw_val_2_1_reload_empty_n,
        wdw_val_2_1_reload_read,
        wdw_val_2_2_reload_dout,
        wdw_val_2_2_reload_empty_n,
        wdw_val_2_2_reload_read,
        wdw_val_2_3_reload_dout,
        wdw_val_2_3_reload_empty_n,
        wdw_val_2_3_reload_read,
        wdw_val_2_4_reload_dout,
        wdw_val_2_4_reload_empty_n,
        wdw_val_2_4_reload_read,
        wdw_val_2_5_reload_dout,
        wdw_val_2_5_reload_empty_n,
        wdw_val_2_5_reload_read,
        wdw_val_2_6_reload_dout,
        wdw_val_2_6_reload_empty_n,
        wdw_val_2_6_reload_read,
        wdw_val_2_7_reload_dout,
        wdw_val_2_7_reload_empty_n,
        wdw_val_2_7_reload_read,
        wdw_val_2_8_reload_dout,
        wdw_val_2_8_reload_empty_n,
        wdw_val_2_8_reload_read,
        wdw_val_2_9_reload_dout,
        wdw_val_2_9_reload_empty_n,
        wdw_val_2_9_reload_read,
        wdw_val_3_0_reload_dout,
        wdw_val_3_0_reload_empty_n,
        wdw_val_3_0_reload_read,
        wdw_val_3_1_reload_dout,
        wdw_val_3_1_reload_empty_n,
        wdw_val_3_1_reload_read,
        wdw_val_3_2_reload_dout,
        wdw_val_3_2_reload_empty_n,
        wdw_val_3_2_reload_read,
        wdw_val_3_3_reload_dout,
        wdw_val_3_3_reload_empty_n,
        wdw_val_3_3_reload_read,
        wdw_val_3_4_reload_dout,
        wdw_val_3_4_reload_empty_n,
        wdw_val_3_4_reload_read,
        wdw_val_3_5_reload_dout,
        wdw_val_3_5_reload_empty_n,
        wdw_val_3_5_reload_read,
        wdw_val_3_6_reload_dout,
        wdw_val_3_6_reload_empty_n,
        wdw_val_3_6_reload_read,
        wdw_val_3_7_reload_dout,
        wdw_val_3_7_reload_empty_n,
        wdw_val_3_7_reload_read,
        wdw_val_3_8_reload_dout,
        wdw_val_3_8_reload_empty_n,
        wdw_val_3_8_reload_read,
        wdw_val_3_9_reload_dout,
        wdw_val_3_9_reload_empty_n,
        wdw_val_3_9_reload_read,
        wdw_val_4_0_reload_dout,
        wdw_val_4_0_reload_empty_n,
        wdw_val_4_0_reload_read,
        wdw_val_4_1_reload_dout,
        wdw_val_4_1_reload_empty_n,
        wdw_val_4_1_reload_read,
        wdw_val_4_2_reload_dout,
        wdw_val_4_2_reload_empty_n,
        wdw_val_4_2_reload_read,
        wdw_val_4_3_reload_dout,
        wdw_val_4_3_reload_empty_n,
        wdw_val_4_3_reload_read,
        wdw_val_4_4_reload_dout,
        wdw_val_4_4_reload_empty_n,
        wdw_val_4_4_reload_read,
        wdw_val_4_5_reload_dout,
        wdw_val_4_5_reload_empty_n,
        wdw_val_4_5_reload_read,
        wdw_val_4_6_reload_dout,
        wdw_val_4_6_reload_empty_n,
        wdw_val_4_6_reload_read,
        wdw_val_4_7_reload_dout,
        wdw_val_4_7_reload_empty_n,
        wdw_val_4_7_reload_read,
        wdw_val_4_8_reload_dout,
        wdw_val_4_8_reload_empty_n,
        wdw_val_4_8_reload_read,
        wdw_val_4_9_reload_dout,
        wdw_val_4_9_reload_empty_n,
        wdw_val_4_9_reload_read,
        wdw_val_5_0_reload_dout,
        wdw_val_5_0_reload_empty_n,
        wdw_val_5_0_reload_read,
        wdw_val_5_1_reload_dout,
        wdw_val_5_1_reload_empty_n,
        wdw_val_5_1_reload_read,
        wdw_val_5_2_reload_dout,
        wdw_val_5_2_reload_empty_n,
        wdw_val_5_2_reload_read,
        wdw_val_5_3_reload_dout,
        wdw_val_5_3_reload_empty_n,
        wdw_val_5_3_reload_read,
        wdw_val_5_4_reload_dout,
        wdw_val_5_4_reload_empty_n,
        wdw_val_5_4_reload_read,
        wdw_val_5_5_reload_dout,
        wdw_val_5_5_reload_empty_n,
        wdw_val_5_5_reload_read,
        wdw_val_5_6_reload_dout,
        wdw_val_5_6_reload_empty_n,
        wdw_val_5_6_reload_read,
        wdw_val_5_7_reload_dout,
        wdw_val_5_7_reload_empty_n,
        wdw_val_5_7_reload_read,
        wdw_val_5_8_reload_dout,
        wdw_val_5_8_reload_empty_n,
        wdw_val_5_8_reload_read,
        wdw_val_5_9_reload_dout,
        wdw_val_5_9_reload_empty_n,
        wdw_val_5_9_reload_read,
        wdw_val_6_0_reload_dout,
        wdw_val_6_0_reload_empty_n,
        wdw_val_6_0_reload_read,
        wdw_val_6_1_reload_dout,
        wdw_val_6_1_reload_empty_n,
        wdw_val_6_1_reload_read,
        wdw_val_6_2_reload_dout,
        wdw_val_6_2_reload_empty_n,
        wdw_val_6_2_reload_read,
        wdw_val_6_3_reload_dout,
        wdw_val_6_3_reload_empty_n,
        wdw_val_6_3_reload_read,
        wdw_val_6_4_reload_dout,
        wdw_val_6_4_reload_empty_n,
        wdw_val_6_4_reload_read,
        wdw_val_6_5_reload_dout,
        wdw_val_6_5_reload_empty_n,
        wdw_val_6_5_reload_read,
        wdw_val_6_6_reload_dout,
        wdw_val_6_6_reload_empty_n,
        wdw_val_6_6_reload_read,
        wdw_val_6_7_reload_dout,
        wdw_val_6_7_reload_empty_n,
        wdw_val_6_7_reload_read,
        wdw_val_6_8_reload_dout,
        wdw_val_6_8_reload_empty_n,
        wdw_val_6_8_reload_read,
        wdw_val_6_9_reload_dout,
        wdw_val_6_9_reload_empty_n,
        wdw_val_6_9_reload_read,
        wdw_val_7_0_reload_dout,
        wdw_val_7_0_reload_empty_n,
        wdw_val_7_0_reload_read,
        wdw_val_7_1_reload_dout,
        wdw_val_7_1_reload_empty_n,
        wdw_val_7_1_reload_read,
        wdw_val_7_2_reload_dout,
        wdw_val_7_2_reload_empty_n,
        wdw_val_7_2_reload_read,
        wdw_val_7_3_reload_dout,
        wdw_val_7_3_reload_empty_n,
        wdw_val_7_3_reload_read,
        wdw_val_7_4_reload_dout,
        wdw_val_7_4_reload_empty_n,
        wdw_val_7_4_reload_read,
        wdw_val_7_5_reload_dout,
        wdw_val_7_5_reload_empty_n,
        wdw_val_7_5_reload_read,
        wdw_val_7_6_reload_dout,
        wdw_val_7_6_reload_empty_n,
        wdw_val_7_6_reload_read,
        wdw_val_7_7_reload_dout,
        wdw_val_7_7_reload_empty_n,
        wdw_val_7_7_reload_read,
        wdw_val_7_8_reload_dout,
        wdw_val_7_8_reload_empty_n,
        wdw_val_7_8_reload_read,
        wdw_val_7_9_reload_dout,
        wdw_val_7_9_reload_empty_n,
        wdw_val_7_9_reload_read,
        wdw_val_8_0_reload_dout,
        wdw_val_8_0_reload_empty_n,
        wdw_val_8_0_reload_read,
        wdw_val_8_1_reload_dout,
        wdw_val_8_1_reload_empty_n,
        wdw_val_8_1_reload_read,
        wdw_val_8_2_reload_dout,
        wdw_val_8_2_reload_empty_n,
        wdw_val_8_2_reload_read,
        wdw_val_8_3_reload_dout,
        wdw_val_8_3_reload_empty_n,
        wdw_val_8_3_reload_read,
        wdw_val_8_4_reload_dout,
        wdw_val_8_4_reload_empty_n,
        wdw_val_8_4_reload_read,
        wdw_val_8_5_reload_dout,
        wdw_val_8_5_reload_empty_n,
        wdw_val_8_5_reload_read,
        wdw_val_8_6_reload_dout,
        wdw_val_8_6_reload_empty_n,
        wdw_val_8_6_reload_read,
        wdw_val_8_7_reload_dout,
        wdw_val_8_7_reload_empty_n,
        wdw_val_8_7_reload_read,
        wdw_val_8_8_reload_dout,
        wdw_val_8_8_reload_empty_n,
        wdw_val_8_8_reload_read,
        wdw_val_8_9_reload_dout,
        wdw_val_8_9_reload_empty_n,
        wdw_val_8_9_reload_read,
        wdw_val_9_0_reload_dout,
        wdw_val_9_0_reload_empty_n,
        wdw_val_9_0_reload_read,
        wdw_val_9_1_reload_dout,
        wdw_val_9_1_reload_empty_n,
        wdw_val_9_1_reload_read,
        wdw_val_9_2_reload_dout,
        wdw_val_9_2_reload_empty_n,
        wdw_val_9_2_reload_read,
        wdw_val_9_3_reload_dout,
        wdw_val_9_3_reload_empty_n,
        wdw_val_9_3_reload_read,
        wdw_val_9_4_reload_dout,
        wdw_val_9_4_reload_empty_n,
        wdw_val_9_4_reload_read,
        wdw_val_9_5_reload_dout,
        wdw_val_9_5_reload_empty_n,
        wdw_val_9_5_reload_read,
        wdw_val_9_6_reload_dout,
        wdw_val_9_6_reload_empty_n,
        wdw_val_9_6_reload_read,
        wdw_val_9_7_reload_dout,
        wdw_val_9_7_reload_empty_n,
        wdw_val_9_7_reload_read,
        wdw_val_9_9_reload_dout,
        wdw_val_9_9_reload_empty_n,
        wdw_val_9_9_reload_read,
        wdw_val_9_8_reload_dout,
        wdw_val_9_8_reload_empty_n,
        wdw_val_9_8_reload_read,
        heightloop_1_reload_out_din,
        heightloop_1_reload_out_full_n,
        heightloop_1_reload_out_write,
        widthloop_1_reload_out_din,
        widthloop_1_reload_out_full_n,
        widthloop_1_reload_out_write,
        p_neg392_i_i_i2_cast_reload_out_din,
        p_neg392_i_i_i2_cast_reload_out_full_n,
        p_neg392_i_i_i2_cast_reload_out_write,
        p_neg392_i_i_i2_cast27806_reload_out_din,
        p_neg392_i_i_i2_cast27806_reload_out_full_n,
        p_neg392_i_i_i2_cast27806_reload_out_write,
        p_neg392_i_i_i2_reload_out_din,
        p_neg392_i_i_i2_reload_out_full_n,
        p_neg392_i_i_i2_reload_out_write,
        tmp_41_cast_reload_out_din,
        tmp_41_cast_reload_out_full_n,
        tmp_41_cast_reload_out_write,
        tmp_41_reload_out_din,
        tmp_41_reload_out_full_n,
        tmp_41_reload_out_write,
        p_neg392_i_i_i2_cast27807_reload_out_din,
        p_neg392_i_i_i2_cast27807_reload_out_full_n,
        p_neg392_i_i_i2_cast27807_reload_out_write,
        wdw_val_0_0_reload_out_din,
        wdw_val_0_0_reload_out_full_n,
        wdw_val_0_0_reload_out_write,
        wdw_val_0_1_reload_out_din,
        wdw_val_0_1_reload_out_full_n,
        wdw_val_0_1_reload_out_write,
        wdw_val_0_2_reload_out_din,
        wdw_val_0_2_reload_out_full_n,
        wdw_val_0_2_reload_out_write,
        wdw_val_0_3_reload_out_din,
        wdw_val_0_3_reload_out_full_n,
        wdw_val_0_3_reload_out_write,
        wdw_val_0_4_reload_out_din,
        wdw_val_0_4_reload_out_full_n,
        wdw_val_0_4_reload_out_write,
        wdw_val_0_5_reload_out_din,
        wdw_val_0_5_reload_out_full_n,
        wdw_val_0_5_reload_out_write,
        wdw_val_0_6_reload_out_din,
        wdw_val_0_6_reload_out_full_n,
        wdw_val_0_6_reload_out_write,
        wdw_val_0_7_reload_out_din,
        wdw_val_0_7_reload_out_full_n,
        wdw_val_0_7_reload_out_write,
        wdw_val_0_8_reload_out_din,
        wdw_val_0_8_reload_out_full_n,
        wdw_val_0_8_reload_out_write,
        wdw_val_0_9_reload_out_din,
        wdw_val_0_9_reload_out_full_n,
        wdw_val_0_9_reload_out_write,
        wdw_val_1_0_reload_out_din,
        wdw_val_1_0_reload_out_full_n,
        wdw_val_1_0_reload_out_write,
        wdw_val_1_1_reload_out_din,
        wdw_val_1_1_reload_out_full_n,
        wdw_val_1_1_reload_out_write,
        wdw_val_1_2_reload_out_din,
        wdw_val_1_2_reload_out_full_n,
        wdw_val_1_2_reload_out_write,
        wdw_val_1_3_reload_out_din,
        wdw_val_1_3_reload_out_full_n,
        wdw_val_1_3_reload_out_write,
        wdw_val_1_4_reload_out_din,
        wdw_val_1_4_reload_out_full_n,
        wdw_val_1_4_reload_out_write,
        wdw_val_1_5_reload_out_din,
        wdw_val_1_5_reload_out_full_n,
        wdw_val_1_5_reload_out_write,
        wdw_val_1_6_reload_out_din,
        wdw_val_1_6_reload_out_full_n,
        wdw_val_1_6_reload_out_write,
        wdw_val_1_7_reload_out_din,
        wdw_val_1_7_reload_out_full_n,
        wdw_val_1_7_reload_out_write,
        wdw_val_1_8_reload_out_din,
        wdw_val_1_8_reload_out_full_n,
        wdw_val_1_8_reload_out_write,
        wdw_val_1_9_reload_out_din,
        wdw_val_1_9_reload_out_full_n,
        wdw_val_1_9_reload_out_write,
        wdw_val_2_0_reload_out_din,
        wdw_val_2_0_reload_out_full_n,
        wdw_val_2_0_reload_out_write,
        wdw_val_2_1_reload_out_din,
        wdw_val_2_1_reload_out_full_n,
        wdw_val_2_1_reload_out_write,
        wdw_val_2_2_reload_out_din,
        wdw_val_2_2_reload_out_full_n,
        wdw_val_2_2_reload_out_write,
        wdw_val_2_3_reload_out_din,
        wdw_val_2_3_reload_out_full_n,
        wdw_val_2_3_reload_out_write,
        wdw_val_2_4_reload_out_din,
        wdw_val_2_4_reload_out_full_n,
        wdw_val_2_4_reload_out_write,
        wdw_val_2_5_reload_out_din,
        wdw_val_2_5_reload_out_full_n,
        wdw_val_2_5_reload_out_write,
        wdw_val_2_6_reload_out_din,
        wdw_val_2_6_reload_out_full_n,
        wdw_val_2_6_reload_out_write,
        wdw_val_2_7_reload_out_din,
        wdw_val_2_7_reload_out_full_n,
        wdw_val_2_7_reload_out_write,
        wdw_val_2_8_reload_out_din,
        wdw_val_2_8_reload_out_full_n,
        wdw_val_2_8_reload_out_write,
        wdw_val_2_9_reload_out_din,
        wdw_val_2_9_reload_out_full_n,
        wdw_val_2_9_reload_out_write,
        wdw_val_3_0_reload_out_din,
        wdw_val_3_0_reload_out_full_n,
        wdw_val_3_0_reload_out_write,
        wdw_val_3_1_reload_out_din,
        wdw_val_3_1_reload_out_full_n,
        wdw_val_3_1_reload_out_write,
        wdw_val_3_2_reload_out_din,
        wdw_val_3_2_reload_out_full_n,
        wdw_val_3_2_reload_out_write,
        wdw_val_3_3_reload_out_din,
        wdw_val_3_3_reload_out_full_n,
        wdw_val_3_3_reload_out_write,
        wdw_val_3_4_reload_out_din,
        wdw_val_3_4_reload_out_full_n,
        wdw_val_3_4_reload_out_write,
        wdw_val_3_5_reload_out_din,
        wdw_val_3_5_reload_out_full_n,
        wdw_val_3_5_reload_out_write,
        wdw_val_3_6_reload_out_din,
        wdw_val_3_6_reload_out_full_n,
        wdw_val_3_6_reload_out_write,
        wdw_val_3_7_reload_out_din,
        wdw_val_3_7_reload_out_full_n,
        wdw_val_3_7_reload_out_write,
        wdw_val_3_8_reload_out_din,
        wdw_val_3_8_reload_out_full_n,
        wdw_val_3_8_reload_out_write,
        wdw_val_3_9_reload_out_din,
        wdw_val_3_9_reload_out_full_n,
        wdw_val_3_9_reload_out_write,
        wdw_val_4_0_reload_out_din,
        wdw_val_4_0_reload_out_full_n,
        wdw_val_4_0_reload_out_write,
        wdw_val_4_1_reload_out_din,
        wdw_val_4_1_reload_out_full_n,
        wdw_val_4_1_reload_out_write,
        wdw_val_4_2_reload_out_din,
        wdw_val_4_2_reload_out_full_n,
        wdw_val_4_2_reload_out_write,
        wdw_val_4_3_reload_out_din,
        wdw_val_4_3_reload_out_full_n,
        wdw_val_4_3_reload_out_write,
        wdw_val_4_4_reload_out_din,
        wdw_val_4_4_reload_out_full_n,
        wdw_val_4_4_reload_out_write,
        wdw_val_4_5_reload_out_din,
        wdw_val_4_5_reload_out_full_n,
        wdw_val_4_5_reload_out_write,
        wdw_val_4_6_reload_out_din,
        wdw_val_4_6_reload_out_full_n,
        wdw_val_4_6_reload_out_write,
        wdw_val_4_7_reload_out_din,
        wdw_val_4_7_reload_out_full_n,
        wdw_val_4_7_reload_out_write,
        wdw_val_4_8_reload_out_din,
        wdw_val_4_8_reload_out_full_n,
        wdw_val_4_8_reload_out_write,
        wdw_val_4_9_reload_out_din,
        wdw_val_4_9_reload_out_full_n,
        wdw_val_4_9_reload_out_write,
        wdw_val_5_0_reload_out_din,
        wdw_val_5_0_reload_out_full_n,
        wdw_val_5_0_reload_out_write,
        wdw_val_5_1_reload_out_din,
        wdw_val_5_1_reload_out_full_n,
        wdw_val_5_1_reload_out_write,
        wdw_val_5_2_reload_out_din,
        wdw_val_5_2_reload_out_full_n,
        wdw_val_5_2_reload_out_write,
        wdw_val_5_3_reload_out_din,
        wdw_val_5_3_reload_out_full_n,
        wdw_val_5_3_reload_out_write,
        wdw_val_5_4_reload_out_din,
        wdw_val_5_4_reload_out_full_n,
        wdw_val_5_4_reload_out_write,
        wdw_val_5_5_reload_out_din,
        wdw_val_5_5_reload_out_full_n,
        wdw_val_5_5_reload_out_write,
        wdw_val_5_6_reload_out_din,
        wdw_val_5_6_reload_out_full_n,
        wdw_val_5_6_reload_out_write,
        wdw_val_5_7_reload_out_din,
        wdw_val_5_7_reload_out_full_n,
        wdw_val_5_7_reload_out_write,
        wdw_val_5_8_reload_out_din,
        wdw_val_5_8_reload_out_full_n,
        wdw_val_5_8_reload_out_write,
        wdw_val_5_9_reload_out_din,
        wdw_val_5_9_reload_out_full_n,
        wdw_val_5_9_reload_out_write,
        wdw_val_6_0_reload_out_din,
        wdw_val_6_0_reload_out_full_n,
        wdw_val_6_0_reload_out_write,
        wdw_val_6_1_reload_out_din,
        wdw_val_6_1_reload_out_full_n,
        wdw_val_6_1_reload_out_write,
        wdw_val_6_2_reload_out_din,
        wdw_val_6_2_reload_out_full_n,
        wdw_val_6_2_reload_out_write,
        wdw_val_6_3_reload_out_din,
        wdw_val_6_3_reload_out_full_n,
        wdw_val_6_3_reload_out_write,
        wdw_val_6_4_reload_out_din,
        wdw_val_6_4_reload_out_full_n,
        wdw_val_6_4_reload_out_write,
        wdw_val_6_5_reload_out_din,
        wdw_val_6_5_reload_out_full_n,
        wdw_val_6_5_reload_out_write,
        wdw_val_6_6_reload_out_din,
        wdw_val_6_6_reload_out_full_n,
        wdw_val_6_6_reload_out_write,
        wdw_val_6_7_reload_out_din,
        wdw_val_6_7_reload_out_full_n,
        wdw_val_6_7_reload_out_write,
        wdw_val_6_8_reload_out_din,
        wdw_val_6_8_reload_out_full_n,
        wdw_val_6_8_reload_out_write,
        wdw_val_6_9_reload_out_din,
        wdw_val_6_9_reload_out_full_n,
        wdw_val_6_9_reload_out_write,
        wdw_val_7_0_reload_out_din,
        wdw_val_7_0_reload_out_full_n,
        wdw_val_7_0_reload_out_write,
        wdw_val_7_1_reload_out_din,
        wdw_val_7_1_reload_out_full_n,
        wdw_val_7_1_reload_out_write,
        wdw_val_7_2_reload_out_din,
        wdw_val_7_2_reload_out_full_n,
        wdw_val_7_2_reload_out_write,
        wdw_val_7_3_reload_out_din,
        wdw_val_7_3_reload_out_full_n,
        wdw_val_7_3_reload_out_write,
        wdw_val_7_4_reload_out_din,
        wdw_val_7_4_reload_out_full_n,
        wdw_val_7_4_reload_out_write,
        wdw_val_7_5_reload_out_din,
        wdw_val_7_5_reload_out_full_n,
        wdw_val_7_5_reload_out_write,
        wdw_val_7_6_reload_out_din,
        wdw_val_7_6_reload_out_full_n,
        wdw_val_7_6_reload_out_write,
        wdw_val_7_7_reload_out_din,
        wdw_val_7_7_reload_out_full_n,
        wdw_val_7_7_reload_out_write,
        wdw_val_7_8_reload_out_din,
        wdw_val_7_8_reload_out_full_n,
        wdw_val_7_8_reload_out_write,
        wdw_val_7_9_reload_out_din,
        wdw_val_7_9_reload_out_full_n,
        wdw_val_7_9_reload_out_write,
        wdw_val_8_0_reload_out_din,
        wdw_val_8_0_reload_out_full_n,
        wdw_val_8_0_reload_out_write,
        wdw_val_8_1_reload_out_din,
        wdw_val_8_1_reload_out_full_n,
        wdw_val_8_1_reload_out_write,
        wdw_val_8_2_reload_out_din,
        wdw_val_8_2_reload_out_full_n,
        wdw_val_8_2_reload_out_write,
        wdw_val_8_3_reload_out_din,
        wdw_val_8_3_reload_out_full_n,
        wdw_val_8_3_reload_out_write,
        wdw_val_8_4_reload_out_din,
        wdw_val_8_4_reload_out_full_n,
        wdw_val_8_4_reload_out_write,
        wdw_val_8_5_reload_out_din,
        wdw_val_8_5_reload_out_full_n,
        wdw_val_8_5_reload_out_write,
        wdw_val_8_6_reload_out_din,
        wdw_val_8_6_reload_out_full_n,
        wdw_val_8_6_reload_out_write,
        wdw_val_8_7_reload_out_din,
        wdw_val_8_7_reload_out_full_n,
        wdw_val_8_7_reload_out_write,
        wdw_val_8_8_reload_out_din,
        wdw_val_8_8_reload_out_full_n,
        wdw_val_8_8_reload_out_write,
        wdw_val_8_9_reload_out_din,
        wdw_val_8_9_reload_out_full_n,
        wdw_val_8_9_reload_out_write,
        wdw_val_9_0_reload_out_din,
        wdw_val_9_0_reload_out_full_n,
        wdw_val_9_0_reload_out_write,
        wdw_val_9_1_reload_out_din,
        wdw_val_9_1_reload_out_full_n,
        wdw_val_9_1_reload_out_write,
        wdw_val_9_2_reload_out_din,
        wdw_val_9_2_reload_out_full_n,
        wdw_val_9_2_reload_out_write,
        wdw_val_9_3_reload_out_din,
        wdw_val_9_3_reload_out_full_n,
        wdw_val_9_3_reload_out_write,
        wdw_val_9_4_reload_out_din,
        wdw_val_9_4_reload_out_full_n,
        wdw_val_9_4_reload_out_write,
        wdw_val_9_5_reload_out_din,
        wdw_val_9_5_reload_out_full_n,
        wdw_val_9_5_reload_out_write,
        wdw_val_9_6_reload_out_din,
        wdw_val_9_6_reload_out_full_n,
        wdw_val_9_6_reload_out_write,
        wdw_val_9_7_reload_out_din,
        wdw_val_9_7_reload_out_full_n,
        wdw_val_9_7_reload_out_write,
        wdw_val_9_9_reload_out_din,
        wdw_val_9_9_reload_out_full_n,
        wdw_val_9_9_reload_out_write,
        wdw_val_9_8_reload_out_din,
        wdw_val_9_8_reload_out_full_n,
        wdw_val_9_8_reload_out_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st66_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_7FE = 11'b11111111110;
parameter    ap_const_lv12_FFD = 12'b111111111101;
parameter    ap_const_lv12_FFC = 12'b111111111100;
parameter    ap_const_lv12_FFB = 12'b111111111011;
parameter    ap_const_lv12_FFA = 12'b111111111010;
parameter    ap_const_lv12_FF9 = 12'b111111111001;
parameter    ap_const_lv12_FF8 = 12'b111111111000;
parameter    ap_const_lv12_FF7 = 12'b111111110111;
parameter    ap_const_lv12_FF6 = 12'b111111110110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [10:0] heightloop_1_reload_dout;
input   heightloop_1_reload_empty_n;
output   heightloop_1_reload_read;
input  [10:0] widthloop_1_reload_dout;
input   widthloop_1_reload_empty_n;
output   widthloop_1_reload_read;
input  [10:0] rows;
input  [3:0] p_neg392_i_i_i2_cast_reload_dout;
input   p_neg392_i_i_i2_cast_reload_empty_n;
output   p_neg392_i_i_i2_cast_reload_read;
input  [10:0] p_neg392_i_i_i2_cast27806_reload_dout;
input   p_neg392_i_i_i2_cast27806_reload_empty_n;
output   p_neg392_i_i_i2_cast27806_reload_read;
input  [10:0] p_neg392_i_i_i2_reload_dout;
input   p_neg392_i_i_i2_reload_empty_n;
output   p_neg392_i_i_i2_reload_read;
input  [10:0] tmp_41_cast_reload_dout;
input   tmp_41_cast_reload_empty_n;
output   tmp_41_cast_reload_read;
input  [10:0] tmp_41_reload_dout;
input   tmp_41_reload_empty_n;
output   tmp_41_reload_read;
input  [10:0] cols;
input  [7:0] img_2_data_stream_0_V_dout;
input   img_2_data_stream_0_V_empty_n;
output   img_2_data_stream_0_V_read;
input  [0:0] p_neg392_i_i_i2_cast27807_reload_dout;
input   p_neg392_i_i_i2_cast27807_reload_empty_n;
output   p_neg392_i_i_i2_cast27807_reload_read;
output  [7:0] img_3_data_stream_0_V_din;
input   img_3_data_stream_0_V_full_n;
output   img_3_data_stream_0_V_write;
input  [7:0] wdw_val_0_0_reload_dout;
input   wdw_val_0_0_reload_empty_n;
output   wdw_val_0_0_reload_read;
input  [7:0] wdw_val_0_1_reload_dout;
input   wdw_val_0_1_reload_empty_n;
output   wdw_val_0_1_reload_read;
input  [7:0] wdw_val_0_2_reload_dout;
input   wdw_val_0_2_reload_empty_n;
output   wdw_val_0_2_reload_read;
input  [7:0] wdw_val_0_3_reload_dout;
input   wdw_val_0_3_reload_empty_n;
output   wdw_val_0_3_reload_read;
input  [7:0] wdw_val_0_4_reload_dout;
input   wdw_val_0_4_reload_empty_n;
output   wdw_val_0_4_reload_read;
input  [7:0] wdw_val_0_5_reload_dout;
input   wdw_val_0_5_reload_empty_n;
output   wdw_val_0_5_reload_read;
input  [7:0] wdw_val_0_6_reload_dout;
input   wdw_val_0_6_reload_empty_n;
output   wdw_val_0_6_reload_read;
input  [7:0] wdw_val_0_7_reload_dout;
input   wdw_val_0_7_reload_empty_n;
output   wdw_val_0_7_reload_read;
input  [7:0] wdw_val_0_8_reload_dout;
input   wdw_val_0_8_reload_empty_n;
output   wdw_val_0_8_reload_read;
input  [7:0] wdw_val_0_9_reload_dout;
input   wdw_val_0_9_reload_empty_n;
output   wdw_val_0_9_reload_read;
input  [7:0] wdw_val_1_0_reload_dout;
input   wdw_val_1_0_reload_empty_n;
output   wdw_val_1_0_reload_read;
input  [7:0] wdw_val_1_1_reload_dout;
input   wdw_val_1_1_reload_empty_n;
output   wdw_val_1_1_reload_read;
input  [7:0] wdw_val_1_2_reload_dout;
input   wdw_val_1_2_reload_empty_n;
output   wdw_val_1_2_reload_read;
input  [7:0] wdw_val_1_3_reload_dout;
input   wdw_val_1_3_reload_empty_n;
output   wdw_val_1_3_reload_read;
input  [7:0] wdw_val_1_4_reload_dout;
input   wdw_val_1_4_reload_empty_n;
output   wdw_val_1_4_reload_read;
input  [7:0] wdw_val_1_5_reload_dout;
input   wdw_val_1_5_reload_empty_n;
output   wdw_val_1_5_reload_read;
input  [7:0] wdw_val_1_6_reload_dout;
input   wdw_val_1_6_reload_empty_n;
output   wdw_val_1_6_reload_read;
input  [7:0] wdw_val_1_7_reload_dout;
input   wdw_val_1_7_reload_empty_n;
output   wdw_val_1_7_reload_read;
input  [7:0] wdw_val_1_8_reload_dout;
input   wdw_val_1_8_reload_empty_n;
output   wdw_val_1_8_reload_read;
input  [7:0] wdw_val_1_9_reload_dout;
input   wdw_val_1_9_reload_empty_n;
output   wdw_val_1_9_reload_read;
input  [7:0] wdw_val_2_0_reload_dout;
input   wdw_val_2_0_reload_empty_n;
output   wdw_val_2_0_reload_read;
input  [7:0] wdw_val_2_1_reload_dout;
input   wdw_val_2_1_reload_empty_n;
output   wdw_val_2_1_reload_read;
input  [7:0] wdw_val_2_2_reload_dout;
input   wdw_val_2_2_reload_empty_n;
output   wdw_val_2_2_reload_read;
input  [7:0] wdw_val_2_3_reload_dout;
input   wdw_val_2_3_reload_empty_n;
output   wdw_val_2_3_reload_read;
input  [7:0] wdw_val_2_4_reload_dout;
input   wdw_val_2_4_reload_empty_n;
output   wdw_val_2_4_reload_read;
input  [7:0] wdw_val_2_5_reload_dout;
input   wdw_val_2_5_reload_empty_n;
output   wdw_val_2_5_reload_read;
input  [7:0] wdw_val_2_6_reload_dout;
input   wdw_val_2_6_reload_empty_n;
output   wdw_val_2_6_reload_read;
input  [7:0] wdw_val_2_7_reload_dout;
input   wdw_val_2_7_reload_empty_n;
output   wdw_val_2_7_reload_read;
input  [7:0] wdw_val_2_8_reload_dout;
input   wdw_val_2_8_reload_empty_n;
output   wdw_val_2_8_reload_read;
input  [7:0] wdw_val_2_9_reload_dout;
input   wdw_val_2_9_reload_empty_n;
output   wdw_val_2_9_reload_read;
input  [7:0] wdw_val_3_0_reload_dout;
input   wdw_val_3_0_reload_empty_n;
output   wdw_val_3_0_reload_read;
input  [7:0] wdw_val_3_1_reload_dout;
input   wdw_val_3_1_reload_empty_n;
output   wdw_val_3_1_reload_read;
input  [7:0] wdw_val_3_2_reload_dout;
input   wdw_val_3_2_reload_empty_n;
output   wdw_val_3_2_reload_read;
input  [7:0] wdw_val_3_3_reload_dout;
input   wdw_val_3_3_reload_empty_n;
output   wdw_val_3_3_reload_read;
input  [7:0] wdw_val_3_4_reload_dout;
input   wdw_val_3_4_reload_empty_n;
output   wdw_val_3_4_reload_read;
input  [7:0] wdw_val_3_5_reload_dout;
input   wdw_val_3_5_reload_empty_n;
output   wdw_val_3_5_reload_read;
input  [7:0] wdw_val_3_6_reload_dout;
input   wdw_val_3_6_reload_empty_n;
output   wdw_val_3_6_reload_read;
input  [7:0] wdw_val_3_7_reload_dout;
input   wdw_val_3_7_reload_empty_n;
output   wdw_val_3_7_reload_read;
input  [7:0] wdw_val_3_8_reload_dout;
input   wdw_val_3_8_reload_empty_n;
output   wdw_val_3_8_reload_read;
input  [7:0] wdw_val_3_9_reload_dout;
input   wdw_val_3_9_reload_empty_n;
output   wdw_val_3_9_reload_read;
input  [7:0] wdw_val_4_0_reload_dout;
input   wdw_val_4_0_reload_empty_n;
output   wdw_val_4_0_reload_read;
input  [7:0] wdw_val_4_1_reload_dout;
input   wdw_val_4_1_reload_empty_n;
output   wdw_val_4_1_reload_read;
input  [7:0] wdw_val_4_2_reload_dout;
input   wdw_val_4_2_reload_empty_n;
output   wdw_val_4_2_reload_read;
input  [7:0] wdw_val_4_3_reload_dout;
input   wdw_val_4_3_reload_empty_n;
output   wdw_val_4_3_reload_read;
input  [7:0] wdw_val_4_4_reload_dout;
input   wdw_val_4_4_reload_empty_n;
output   wdw_val_4_4_reload_read;
input  [7:0] wdw_val_4_5_reload_dout;
input   wdw_val_4_5_reload_empty_n;
output   wdw_val_4_5_reload_read;
input  [7:0] wdw_val_4_6_reload_dout;
input   wdw_val_4_6_reload_empty_n;
output   wdw_val_4_6_reload_read;
input  [7:0] wdw_val_4_7_reload_dout;
input   wdw_val_4_7_reload_empty_n;
output   wdw_val_4_7_reload_read;
input  [7:0] wdw_val_4_8_reload_dout;
input   wdw_val_4_8_reload_empty_n;
output   wdw_val_4_8_reload_read;
input  [7:0] wdw_val_4_9_reload_dout;
input   wdw_val_4_9_reload_empty_n;
output   wdw_val_4_9_reload_read;
input  [7:0] wdw_val_5_0_reload_dout;
input   wdw_val_5_0_reload_empty_n;
output   wdw_val_5_0_reload_read;
input  [7:0] wdw_val_5_1_reload_dout;
input   wdw_val_5_1_reload_empty_n;
output   wdw_val_5_1_reload_read;
input  [7:0] wdw_val_5_2_reload_dout;
input   wdw_val_5_2_reload_empty_n;
output   wdw_val_5_2_reload_read;
input  [7:0] wdw_val_5_3_reload_dout;
input   wdw_val_5_3_reload_empty_n;
output   wdw_val_5_3_reload_read;
input  [7:0] wdw_val_5_4_reload_dout;
input   wdw_val_5_4_reload_empty_n;
output   wdw_val_5_4_reload_read;
input  [7:0] wdw_val_5_5_reload_dout;
input   wdw_val_5_5_reload_empty_n;
output   wdw_val_5_5_reload_read;
input  [7:0] wdw_val_5_6_reload_dout;
input   wdw_val_5_6_reload_empty_n;
output   wdw_val_5_6_reload_read;
input  [7:0] wdw_val_5_7_reload_dout;
input   wdw_val_5_7_reload_empty_n;
output   wdw_val_5_7_reload_read;
input  [7:0] wdw_val_5_8_reload_dout;
input   wdw_val_5_8_reload_empty_n;
output   wdw_val_5_8_reload_read;
input  [7:0] wdw_val_5_9_reload_dout;
input   wdw_val_5_9_reload_empty_n;
output   wdw_val_5_9_reload_read;
input  [7:0] wdw_val_6_0_reload_dout;
input   wdw_val_6_0_reload_empty_n;
output   wdw_val_6_0_reload_read;
input  [7:0] wdw_val_6_1_reload_dout;
input   wdw_val_6_1_reload_empty_n;
output   wdw_val_6_1_reload_read;
input  [7:0] wdw_val_6_2_reload_dout;
input   wdw_val_6_2_reload_empty_n;
output   wdw_val_6_2_reload_read;
input  [7:0] wdw_val_6_3_reload_dout;
input   wdw_val_6_3_reload_empty_n;
output   wdw_val_6_3_reload_read;
input  [7:0] wdw_val_6_4_reload_dout;
input   wdw_val_6_4_reload_empty_n;
output   wdw_val_6_4_reload_read;
input  [7:0] wdw_val_6_5_reload_dout;
input   wdw_val_6_5_reload_empty_n;
output   wdw_val_6_5_reload_read;
input  [7:0] wdw_val_6_6_reload_dout;
input   wdw_val_6_6_reload_empty_n;
output   wdw_val_6_6_reload_read;
input  [7:0] wdw_val_6_7_reload_dout;
input   wdw_val_6_7_reload_empty_n;
output   wdw_val_6_7_reload_read;
input  [7:0] wdw_val_6_8_reload_dout;
input   wdw_val_6_8_reload_empty_n;
output   wdw_val_6_8_reload_read;
input  [7:0] wdw_val_6_9_reload_dout;
input   wdw_val_6_9_reload_empty_n;
output   wdw_val_6_9_reload_read;
input  [7:0] wdw_val_7_0_reload_dout;
input   wdw_val_7_0_reload_empty_n;
output   wdw_val_7_0_reload_read;
input  [7:0] wdw_val_7_1_reload_dout;
input   wdw_val_7_1_reload_empty_n;
output   wdw_val_7_1_reload_read;
input  [7:0] wdw_val_7_2_reload_dout;
input   wdw_val_7_2_reload_empty_n;
output   wdw_val_7_2_reload_read;
input  [7:0] wdw_val_7_3_reload_dout;
input   wdw_val_7_3_reload_empty_n;
output   wdw_val_7_3_reload_read;
input  [7:0] wdw_val_7_4_reload_dout;
input   wdw_val_7_4_reload_empty_n;
output   wdw_val_7_4_reload_read;
input  [7:0] wdw_val_7_5_reload_dout;
input   wdw_val_7_5_reload_empty_n;
output   wdw_val_7_5_reload_read;
input  [7:0] wdw_val_7_6_reload_dout;
input   wdw_val_7_6_reload_empty_n;
output   wdw_val_7_6_reload_read;
input  [7:0] wdw_val_7_7_reload_dout;
input   wdw_val_7_7_reload_empty_n;
output   wdw_val_7_7_reload_read;
input  [7:0] wdw_val_7_8_reload_dout;
input   wdw_val_7_8_reload_empty_n;
output   wdw_val_7_8_reload_read;
input  [7:0] wdw_val_7_9_reload_dout;
input   wdw_val_7_9_reload_empty_n;
output   wdw_val_7_9_reload_read;
input  [7:0] wdw_val_8_0_reload_dout;
input   wdw_val_8_0_reload_empty_n;
output   wdw_val_8_0_reload_read;
input  [7:0] wdw_val_8_1_reload_dout;
input   wdw_val_8_1_reload_empty_n;
output   wdw_val_8_1_reload_read;
input  [7:0] wdw_val_8_2_reload_dout;
input   wdw_val_8_2_reload_empty_n;
output   wdw_val_8_2_reload_read;
input  [7:0] wdw_val_8_3_reload_dout;
input   wdw_val_8_3_reload_empty_n;
output   wdw_val_8_3_reload_read;
input  [7:0] wdw_val_8_4_reload_dout;
input   wdw_val_8_4_reload_empty_n;
output   wdw_val_8_4_reload_read;
input  [7:0] wdw_val_8_5_reload_dout;
input   wdw_val_8_5_reload_empty_n;
output   wdw_val_8_5_reload_read;
input  [7:0] wdw_val_8_6_reload_dout;
input   wdw_val_8_6_reload_empty_n;
output   wdw_val_8_6_reload_read;
input  [7:0] wdw_val_8_7_reload_dout;
input   wdw_val_8_7_reload_empty_n;
output   wdw_val_8_7_reload_read;
input  [7:0] wdw_val_8_8_reload_dout;
input   wdw_val_8_8_reload_empty_n;
output   wdw_val_8_8_reload_read;
input  [7:0] wdw_val_8_9_reload_dout;
input   wdw_val_8_9_reload_empty_n;
output   wdw_val_8_9_reload_read;
input  [7:0] wdw_val_9_0_reload_dout;
input   wdw_val_9_0_reload_empty_n;
output   wdw_val_9_0_reload_read;
input  [7:0] wdw_val_9_1_reload_dout;
input   wdw_val_9_1_reload_empty_n;
output   wdw_val_9_1_reload_read;
input  [7:0] wdw_val_9_2_reload_dout;
input   wdw_val_9_2_reload_empty_n;
output   wdw_val_9_2_reload_read;
input  [7:0] wdw_val_9_3_reload_dout;
input   wdw_val_9_3_reload_empty_n;
output   wdw_val_9_3_reload_read;
input  [7:0] wdw_val_9_4_reload_dout;
input   wdw_val_9_4_reload_empty_n;
output   wdw_val_9_4_reload_read;
input  [7:0] wdw_val_9_5_reload_dout;
input   wdw_val_9_5_reload_empty_n;
output   wdw_val_9_5_reload_read;
input  [7:0] wdw_val_9_6_reload_dout;
input   wdw_val_9_6_reload_empty_n;
output   wdw_val_9_6_reload_read;
input  [7:0] wdw_val_9_7_reload_dout;
input   wdw_val_9_7_reload_empty_n;
output   wdw_val_9_7_reload_read;
input  [7:0] wdw_val_9_9_reload_dout;
input   wdw_val_9_9_reload_empty_n;
output   wdw_val_9_9_reload_read;
input  [7:0] wdw_val_9_8_reload_dout;
input   wdw_val_9_8_reload_empty_n;
output   wdw_val_9_8_reload_read;
output  [10:0] heightloop_1_reload_out_din;
input   heightloop_1_reload_out_full_n;
output   heightloop_1_reload_out_write;
output  [10:0] widthloop_1_reload_out_din;
input   widthloop_1_reload_out_full_n;
output   widthloop_1_reload_out_write;
output  [3:0] p_neg392_i_i_i2_cast_reload_out_din;
input   p_neg392_i_i_i2_cast_reload_out_full_n;
output   p_neg392_i_i_i2_cast_reload_out_write;
output  [10:0] p_neg392_i_i_i2_cast27806_reload_out_din;
input   p_neg392_i_i_i2_cast27806_reload_out_full_n;
output   p_neg392_i_i_i2_cast27806_reload_out_write;
output  [10:0] p_neg392_i_i_i2_reload_out_din;
input   p_neg392_i_i_i2_reload_out_full_n;
output   p_neg392_i_i_i2_reload_out_write;
output  [10:0] tmp_41_cast_reload_out_din;
input   tmp_41_cast_reload_out_full_n;
output   tmp_41_cast_reload_out_write;
output  [10:0] tmp_41_reload_out_din;
input   tmp_41_reload_out_full_n;
output   tmp_41_reload_out_write;
output  [0:0] p_neg392_i_i_i2_cast27807_reload_out_din;
input   p_neg392_i_i_i2_cast27807_reload_out_full_n;
output   p_neg392_i_i_i2_cast27807_reload_out_write;
output  [7:0] wdw_val_0_0_reload_out_din;
input   wdw_val_0_0_reload_out_full_n;
output   wdw_val_0_0_reload_out_write;
output  [7:0] wdw_val_0_1_reload_out_din;
input   wdw_val_0_1_reload_out_full_n;
output   wdw_val_0_1_reload_out_write;
output  [7:0] wdw_val_0_2_reload_out_din;
input   wdw_val_0_2_reload_out_full_n;
output   wdw_val_0_2_reload_out_write;
output  [7:0] wdw_val_0_3_reload_out_din;
input   wdw_val_0_3_reload_out_full_n;
output   wdw_val_0_3_reload_out_write;
output  [7:0] wdw_val_0_4_reload_out_din;
input   wdw_val_0_4_reload_out_full_n;
output   wdw_val_0_4_reload_out_write;
output  [7:0] wdw_val_0_5_reload_out_din;
input   wdw_val_0_5_reload_out_full_n;
output   wdw_val_0_5_reload_out_write;
output  [7:0] wdw_val_0_6_reload_out_din;
input   wdw_val_0_6_reload_out_full_n;
output   wdw_val_0_6_reload_out_write;
output  [7:0] wdw_val_0_7_reload_out_din;
input   wdw_val_0_7_reload_out_full_n;
output   wdw_val_0_7_reload_out_write;
output  [7:0] wdw_val_0_8_reload_out_din;
input   wdw_val_0_8_reload_out_full_n;
output   wdw_val_0_8_reload_out_write;
output  [7:0] wdw_val_0_9_reload_out_din;
input   wdw_val_0_9_reload_out_full_n;
output   wdw_val_0_9_reload_out_write;
output  [7:0] wdw_val_1_0_reload_out_din;
input   wdw_val_1_0_reload_out_full_n;
output   wdw_val_1_0_reload_out_write;
output  [7:0] wdw_val_1_1_reload_out_din;
input   wdw_val_1_1_reload_out_full_n;
output   wdw_val_1_1_reload_out_write;
output  [7:0] wdw_val_1_2_reload_out_din;
input   wdw_val_1_2_reload_out_full_n;
output   wdw_val_1_2_reload_out_write;
output  [7:0] wdw_val_1_3_reload_out_din;
input   wdw_val_1_3_reload_out_full_n;
output   wdw_val_1_3_reload_out_write;
output  [7:0] wdw_val_1_4_reload_out_din;
input   wdw_val_1_4_reload_out_full_n;
output   wdw_val_1_4_reload_out_write;
output  [7:0] wdw_val_1_5_reload_out_din;
input   wdw_val_1_5_reload_out_full_n;
output   wdw_val_1_5_reload_out_write;
output  [7:0] wdw_val_1_6_reload_out_din;
input   wdw_val_1_6_reload_out_full_n;
output   wdw_val_1_6_reload_out_write;
output  [7:0] wdw_val_1_7_reload_out_din;
input   wdw_val_1_7_reload_out_full_n;
output   wdw_val_1_7_reload_out_write;
output  [7:0] wdw_val_1_8_reload_out_din;
input   wdw_val_1_8_reload_out_full_n;
output   wdw_val_1_8_reload_out_write;
output  [7:0] wdw_val_1_9_reload_out_din;
input   wdw_val_1_9_reload_out_full_n;
output   wdw_val_1_9_reload_out_write;
output  [7:0] wdw_val_2_0_reload_out_din;
input   wdw_val_2_0_reload_out_full_n;
output   wdw_val_2_0_reload_out_write;
output  [7:0] wdw_val_2_1_reload_out_din;
input   wdw_val_2_1_reload_out_full_n;
output   wdw_val_2_1_reload_out_write;
output  [7:0] wdw_val_2_2_reload_out_din;
input   wdw_val_2_2_reload_out_full_n;
output   wdw_val_2_2_reload_out_write;
output  [7:0] wdw_val_2_3_reload_out_din;
input   wdw_val_2_3_reload_out_full_n;
output   wdw_val_2_3_reload_out_write;
output  [7:0] wdw_val_2_4_reload_out_din;
input   wdw_val_2_4_reload_out_full_n;
output   wdw_val_2_4_reload_out_write;
output  [7:0] wdw_val_2_5_reload_out_din;
input   wdw_val_2_5_reload_out_full_n;
output   wdw_val_2_5_reload_out_write;
output  [7:0] wdw_val_2_6_reload_out_din;
input   wdw_val_2_6_reload_out_full_n;
output   wdw_val_2_6_reload_out_write;
output  [7:0] wdw_val_2_7_reload_out_din;
input   wdw_val_2_7_reload_out_full_n;
output   wdw_val_2_7_reload_out_write;
output  [7:0] wdw_val_2_8_reload_out_din;
input   wdw_val_2_8_reload_out_full_n;
output   wdw_val_2_8_reload_out_write;
output  [7:0] wdw_val_2_9_reload_out_din;
input   wdw_val_2_9_reload_out_full_n;
output   wdw_val_2_9_reload_out_write;
output  [7:0] wdw_val_3_0_reload_out_din;
input   wdw_val_3_0_reload_out_full_n;
output   wdw_val_3_0_reload_out_write;
output  [7:0] wdw_val_3_1_reload_out_din;
input   wdw_val_3_1_reload_out_full_n;
output   wdw_val_3_1_reload_out_write;
output  [7:0] wdw_val_3_2_reload_out_din;
input   wdw_val_3_2_reload_out_full_n;
output   wdw_val_3_2_reload_out_write;
output  [7:0] wdw_val_3_3_reload_out_din;
input   wdw_val_3_3_reload_out_full_n;
output   wdw_val_3_3_reload_out_write;
output  [7:0] wdw_val_3_4_reload_out_din;
input   wdw_val_3_4_reload_out_full_n;
output   wdw_val_3_4_reload_out_write;
output  [7:0] wdw_val_3_5_reload_out_din;
input   wdw_val_3_5_reload_out_full_n;
output   wdw_val_3_5_reload_out_write;
output  [7:0] wdw_val_3_6_reload_out_din;
input   wdw_val_3_6_reload_out_full_n;
output   wdw_val_3_6_reload_out_write;
output  [7:0] wdw_val_3_7_reload_out_din;
input   wdw_val_3_7_reload_out_full_n;
output   wdw_val_3_7_reload_out_write;
output  [7:0] wdw_val_3_8_reload_out_din;
input   wdw_val_3_8_reload_out_full_n;
output   wdw_val_3_8_reload_out_write;
output  [7:0] wdw_val_3_9_reload_out_din;
input   wdw_val_3_9_reload_out_full_n;
output   wdw_val_3_9_reload_out_write;
output  [7:0] wdw_val_4_0_reload_out_din;
input   wdw_val_4_0_reload_out_full_n;
output   wdw_val_4_0_reload_out_write;
output  [7:0] wdw_val_4_1_reload_out_din;
input   wdw_val_4_1_reload_out_full_n;
output   wdw_val_4_1_reload_out_write;
output  [7:0] wdw_val_4_2_reload_out_din;
input   wdw_val_4_2_reload_out_full_n;
output   wdw_val_4_2_reload_out_write;
output  [7:0] wdw_val_4_3_reload_out_din;
input   wdw_val_4_3_reload_out_full_n;
output   wdw_val_4_3_reload_out_write;
output  [7:0] wdw_val_4_4_reload_out_din;
input   wdw_val_4_4_reload_out_full_n;
output   wdw_val_4_4_reload_out_write;
output  [7:0] wdw_val_4_5_reload_out_din;
input   wdw_val_4_5_reload_out_full_n;
output   wdw_val_4_5_reload_out_write;
output  [7:0] wdw_val_4_6_reload_out_din;
input   wdw_val_4_6_reload_out_full_n;
output   wdw_val_4_6_reload_out_write;
output  [7:0] wdw_val_4_7_reload_out_din;
input   wdw_val_4_7_reload_out_full_n;
output   wdw_val_4_7_reload_out_write;
output  [7:0] wdw_val_4_8_reload_out_din;
input   wdw_val_4_8_reload_out_full_n;
output   wdw_val_4_8_reload_out_write;
output  [7:0] wdw_val_4_9_reload_out_din;
input   wdw_val_4_9_reload_out_full_n;
output   wdw_val_4_9_reload_out_write;
output  [7:0] wdw_val_5_0_reload_out_din;
input   wdw_val_5_0_reload_out_full_n;
output   wdw_val_5_0_reload_out_write;
output  [7:0] wdw_val_5_1_reload_out_din;
input   wdw_val_5_1_reload_out_full_n;
output   wdw_val_5_1_reload_out_write;
output  [7:0] wdw_val_5_2_reload_out_din;
input   wdw_val_5_2_reload_out_full_n;
output   wdw_val_5_2_reload_out_write;
output  [7:0] wdw_val_5_3_reload_out_din;
input   wdw_val_5_3_reload_out_full_n;
output   wdw_val_5_3_reload_out_write;
output  [7:0] wdw_val_5_4_reload_out_din;
input   wdw_val_5_4_reload_out_full_n;
output   wdw_val_5_4_reload_out_write;
output  [7:0] wdw_val_5_5_reload_out_din;
input   wdw_val_5_5_reload_out_full_n;
output   wdw_val_5_5_reload_out_write;
output  [7:0] wdw_val_5_6_reload_out_din;
input   wdw_val_5_6_reload_out_full_n;
output   wdw_val_5_6_reload_out_write;
output  [7:0] wdw_val_5_7_reload_out_din;
input   wdw_val_5_7_reload_out_full_n;
output   wdw_val_5_7_reload_out_write;
output  [7:0] wdw_val_5_8_reload_out_din;
input   wdw_val_5_8_reload_out_full_n;
output   wdw_val_5_8_reload_out_write;
output  [7:0] wdw_val_5_9_reload_out_din;
input   wdw_val_5_9_reload_out_full_n;
output   wdw_val_5_9_reload_out_write;
output  [7:0] wdw_val_6_0_reload_out_din;
input   wdw_val_6_0_reload_out_full_n;
output   wdw_val_6_0_reload_out_write;
output  [7:0] wdw_val_6_1_reload_out_din;
input   wdw_val_6_1_reload_out_full_n;
output   wdw_val_6_1_reload_out_write;
output  [7:0] wdw_val_6_2_reload_out_din;
input   wdw_val_6_2_reload_out_full_n;
output   wdw_val_6_2_reload_out_write;
output  [7:0] wdw_val_6_3_reload_out_din;
input   wdw_val_6_3_reload_out_full_n;
output   wdw_val_6_3_reload_out_write;
output  [7:0] wdw_val_6_4_reload_out_din;
input   wdw_val_6_4_reload_out_full_n;
output   wdw_val_6_4_reload_out_write;
output  [7:0] wdw_val_6_5_reload_out_din;
input   wdw_val_6_5_reload_out_full_n;
output   wdw_val_6_5_reload_out_write;
output  [7:0] wdw_val_6_6_reload_out_din;
input   wdw_val_6_6_reload_out_full_n;
output   wdw_val_6_6_reload_out_write;
output  [7:0] wdw_val_6_7_reload_out_din;
input   wdw_val_6_7_reload_out_full_n;
output   wdw_val_6_7_reload_out_write;
output  [7:0] wdw_val_6_8_reload_out_din;
input   wdw_val_6_8_reload_out_full_n;
output   wdw_val_6_8_reload_out_write;
output  [7:0] wdw_val_6_9_reload_out_din;
input   wdw_val_6_9_reload_out_full_n;
output   wdw_val_6_9_reload_out_write;
output  [7:0] wdw_val_7_0_reload_out_din;
input   wdw_val_7_0_reload_out_full_n;
output   wdw_val_7_0_reload_out_write;
output  [7:0] wdw_val_7_1_reload_out_din;
input   wdw_val_7_1_reload_out_full_n;
output   wdw_val_7_1_reload_out_write;
output  [7:0] wdw_val_7_2_reload_out_din;
input   wdw_val_7_2_reload_out_full_n;
output   wdw_val_7_2_reload_out_write;
output  [7:0] wdw_val_7_3_reload_out_din;
input   wdw_val_7_3_reload_out_full_n;
output   wdw_val_7_3_reload_out_write;
output  [7:0] wdw_val_7_4_reload_out_din;
input   wdw_val_7_4_reload_out_full_n;
output   wdw_val_7_4_reload_out_write;
output  [7:0] wdw_val_7_5_reload_out_din;
input   wdw_val_7_5_reload_out_full_n;
output   wdw_val_7_5_reload_out_write;
output  [7:0] wdw_val_7_6_reload_out_din;
input   wdw_val_7_6_reload_out_full_n;
output   wdw_val_7_6_reload_out_write;
output  [7:0] wdw_val_7_7_reload_out_din;
input   wdw_val_7_7_reload_out_full_n;
output   wdw_val_7_7_reload_out_write;
output  [7:0] wdw_val_7_8_reload_out_din;
input   wdw_val_7_8_reload_out_full_n;
output   wdw_val_7_8_reload_out_write;
output  [7:0] wdw_val_7_9_reload_out_din;
input   wdw_val_7_9_reload_out_full_n;
output   wdw_val_7_9_reload_out_write;
output  [7:0] wdw_val_8_0_reload_out_din;
input   wdw_val_8_0_reload_out_full_n;
output   wdw_val_8_0_reload_out_write;
output  [7:0] wdw_val_8_1_reload_out_din;
input   wdw_val_8_1_reload_out_full_n;
output   wdw_val_8_1_reload_out_write;
output  [7:0] wdw_val_8_2_reload_out_din;
input   wdw_val_8_2_reload_out_full_n;
output   wdw_val_8_2_reload_out_write;
output  [7:0] wdw_val_8_3_reload_out_din;
input   wdw_val_8_3_reload_out_full_n;
output   wdw_val_8_3_reload_out_write;
output  [7:0] wdw_val_8_4_reload_out_din;
input   wdw_val_8_4_reload_out_full_n;
output   wdw_val_8_4_reload_out_write;
output  [7:0] wdw_val_8_5_reload_out_din;
input   wdw_val_8_5_reload_out_full_n;
output   wdw_val_8_5_reload_out_write;
output  [7:0] wdw_val_8_6_reload_out_din;
input   wdw_val_8_6_reload_out_full_n;
output   wdw_val_8_6_reload_out_write;
output  [7:0] wdw_val_8_7_reload_out_din;
input   wdw_val_8_7_reload_out_full_n;
output   wdw_val_8_7_reload_out_write;
output  [7:0] wdw_val_8_8_reload_out_din;
input   wdw_val_8_8_reload_out_full_n;
output   wdw_val_8_8_reload_out_write;
output  [7:0] wdw_val_8_9_reload_out_din;
input   wdw_val_8_9_reload_out_full_n;
output   wdw_val_8_9_reload_out_write;
output  [7:0] wdw_val_9_0_reload_out_din;
input   wdw_val_9_0_reload_out_full_n;
output   wdw_val_9_0_reload_out_write;
output  [7:0] wdw_val_9_1_reload_out_din;
input   wdw_val_9_1_reload_out_full_n;
output   wdw_val_9_1_reload_out_write;
output  [7:0] wdw_val_9_2_reload_out_din;
input   wdw_val_9_2_reload_out_full_n;
output   wdw_val_9_2_reload_out_write;
output  [7:0] wdw_val_9_3_reload_out_din;
input   wdw_val_9_3_reload_out_full_n;
output   wdw_val_9_3_reload_out_write;
output  [7:0] wdw_val_9_4_reload_out_din;
input   wdw_val_9_4_reload_out_full_n;
output   wdw_val_9_4_reload_out_write;
output  [7:0] wdw_val_9_5_reload_out_din;
input   wdw_val_9_5_reload_out_full_n;
output   wdw_val_9_5_reload_out_write;
output  [7:0] wdw_val_9_6_reload_out_din;
input   wdw_val_9_6_reload_out_full_n;
output   wdw_val_9_6_reload_out_write;
output  [7:0] wdw_val_9_7_reload_out_din;
input   wdw_val_9_7_reload_out_full_n;
output   wdw_val_9_7_reload_out_write;
output  [7:0] wdw_val_9_9_reload_out_din;
input   wdw_val_9_9_reload_out_full_n;
output   wdw_val_9_9_reload_out_write;
output  [7:0] wdw_val_9_8_reload_out_din;
input   wdw_val_9_8_reload_out_full_n;
output   wdw_val_9_8_reload_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg heightloop_1_reload_read;
reg widthloop_1_reload_read;
reg p_neg392_i_i_i2_cast_reload_read;
reg p_neg392_i_i_i2_cast27806_reload_read;
reg p_neg392_i_i_i2_reload_read;
reg tmp_41_cast_reload_read;
reg tmp_41_reload_read;
reg img_2_data_stream_0_V_read;
reg p_neg392_i_i_i2_cast27807_reload_read;
reg img_3_data_stream_0_V_write;
reg wdw_val_0_0_reload_read;
reg wdw_val_0_1_reload_read;
reg wdw_val_0_2_reload_read;
reg wdw_val_0_3_reload_read;
reg wdw_val_0_4_reload_read;
reg wdw_val_0_5_reload_read;
reg wdw_val_0_6_reload_read;
reg wdw_val_0_7_reload_read;
reg wdw_val_0_8_reload_read;
reg wdw_val_0_9_reload_read;
reg wdw_val_1_0_reload_read;
reg wdw_val_1_1_reload_read;
reg wdw_val_1_2_reload_read;
reg wdw_val_1_3_reload_read;
reg wdw_val_1_4_reload_read;
reg wdw_val_1_5_reload_read;
reg wdw_val_1_6_reload_read;
reg wdw_val_1_7_reload_read;
reg wdw_val_1_8_reload_read;
reg wdw_val_1_9_reload_read;
reg wdw_val_2_0_reload_read;
reg wdw_val_2_1_reload_read;
reg wdw_val_2_2_reload_read;
reg wdw_val_2_3_reload_read;
reg wdw_val_2_4_reload_read;
reg wdw_val_2_5_reload_read;
reg wdw_val_2_6_reload_read;
reg wdw_val_2_7_reload_read;
reg wdw_val_2_8_reload_read;
reg wdw_val_2_9_reload_read;
reg wdw_val_3_0_reload_read;
reg wdw_val_3_1_reload_read;
reg wdw_val_3_2_reload_read;
reg wdw_val_3_3_reload_read;
reg wdw_val_3_4_reload_read;
reg wdw_val_3_5_reload_read;
reg wdw_val_3_6_reload_read;
reg wdw_val_3_7_reload_read;
reg wdw_val_3_8_reload_read;
reg wdw_val_3_9_reload_read;
reg wdw_val_4_0_reload_read;
reg wdw_val_4_1_reload_read;
reg wdw_val_4_2_reload_read;
reg wdw_val_4_3_reload_read;
reg wdw_val_4_4_reload_read;
reg wdw_val_4_5_reload_read;
reg wdw_val_4_6_reload_read;
reg wdw_val_4_7_reload_read;
reg wdw_val_4_8_reload_read;
reg wdw_val_4_9_reload_read;
reg wdw_val_5_0_reload_read;
reg wdw_val_5_1_reload_read;
reg wdw_val_5_2_reload_read;
reg wdw_val_5_3_reload_read;
reg wdw_val_5_4_reload_read;
reg wdw_val_5_5_reload_read;
reg wdw_val_5_6_reload_read;
reg wdw_val_5_7_reload_read;
reg wdw_val_5_8_reload_read;
reg wdw_val_5_9_reload_read;
reg wdw_val_6_0_reload_read;
reg wdw_val_6_1_reload_read;
reg wdw_val_6_2_reload_read;
reg wdw_val_6_3_reload_read;
reg wdw_val_6_4_reload_read;
reg wdw_val_6_5_reload_read;
reg wdw_val_6_6_reload_read;
reg wdw_val_6_7_reload_read;
reg wdw_val_6_8_reload_read;
reg wdw_val_6_9_reload_read;
reg wdw_val_7_0_reload_read;
reg wdw_val_7_1_reload_read;
reg wdw_val_7_2_reload_read;
reg wdw_val_7_3_reload_read;
reg wdw_val_7_4_reload_read;
reg wdw_val_7_5_reload_read;
reg wdw_val_7_6_reload_read;
reg wdw_val_7_7_reload_read;
reg wdw_val_7_8_reload_read;
reg wdw_val_7_9_reload_read;
reg wdw_val_8_0_reload_read;
reg wdw_val_8_1_reload_read;
reg wdw_val_8_2_reload_read;
reg wdw_val_8_3_reload_read;
reg wdw_val_8_4_reload_read;
reg wdw_val_8_5_reload_read;
reg wdw_val_8_6_reload_read;
reg wdw_val_8_7_reload_read;
reg wdw_val_8_8_reload_read;
reg wdw_val_8_9_reload_read;
reg wdw_val_9_0_reload_read;
reg wdw_val_9_1_reload_read;
reg wdw_val_9_2_reload_read;
reg wdw_val_9_3_reload_read;
reg wdw_val_9_4_reload_read;
reg wdw_val_9_5_reload_read;
reg wdw_val_9_6_reload_read;
reg wdw_val_9_7_reload_read;
reg wdw_val_9_9_reload_read;
reg wdw_val_9_8_reload_read;
reg heightloop_1_reload_out_write;
reg widthloop_1_reload_out_write;
reg p_neg392_i_i_i2_cast_reload_out_write;
reg p_neg392_i_i_i2_cast27806_reload_out_write;
reg p_neg392_i_i_i2_reload_out_write;
reg tmp_41_cast_reload_out_write;
reg tmp_41_reload_out_write;
reg p_neg392_i_i_i2_cast27807_reload_out_write;
reg wdw_val_0_0_reload_out_write;
reg wdw_val_0_1_reload_out_write;
reg wdw_val_0_2_reload_out_write;
reg wdw_val_0_3_reload_out_write;
reg wdw_val_0_4_reload_out_write;
reg wdw_val_0_5_reload_out_write;
reg wdw_val_0_6_reload_out_write;
reg wdw_val_0_7_reload_out_write;
reg wdw_val_0_8_reload_out_write;
reg wdw_val_0_9_reload_out_write;
reg wdw_val_1_0_reload_out_write;
reg wdw_val_1_1_reload_out_write;
reg wdw_val_1_2_reload_out_write;
reg wdw_val_1_3_reload_out_write;
reg wdw_val_1_4_reload_out_write;
reg wdw_val_1_5_reload_out_write;
reg wdw_val_1_6_reload_out_write;
reg wdw_val_1_7_reload_out_write;
reg wdw_val_1_8_reload_out_write;
reg wdw_val_1_9_reload_out_write;
reg wdw_val_2_0_reload_out_write;
reg wdw_val_2_1_reload_out_write;
reg wdw_val_2_2_reload_out_write;
reg wdw_val_2_3_reload_out_write;
reg wdw_val_2_4_reload_out_write;
reg wdw_val_2_5_reload_out_write;
reg wdw_val_2_6_reload_out_write;
reg wdw_val_2_7_reload_out_write;
reg wdw_val_2_8_reload_out_write;
reg wdw_val_2_9_reload_out_write;
reg wdw_val_3_0_reload_out_write;
reg wdw_val_3_1_reload_out_write;
reg wdw_val_3_2_reload_out_write;
reg wdw_val_3_3_reload_out_write;
reg wdw_val_3_4_reload_out_write;
reg wdw_val_3_5_reload_out_write;
reg wdw_val_3_6_reload_out_write;
reg wdw_val_3_7_reload_out_write;
reg wdw_val_3_8_reload_out_write;
reg wdw_val_3_9_reload_out_write;
reg wdw_val_4_0_reload_out_write;
reg wdw_val_4_1_reload_out_write;
reg wdw_val_4_2_reload_out_write;
reg wdw_val_4_3_reload_out_write;
reg wdw_val_4_4_reload_out_write;
reg wdw_val_4_5_reload_out_write;
reg wdw_val_4_6_reload_out_write;
reg wdw_val_4_7_reload_out_write;
reg wdw_val_4_8_reload_out_write;
reg wdw_val_4_9_reload_out_write;
reg wdw_val_5_0_reload_out_write;
reg wdw_val_5_1_reload_out_write;
reg wdw_val_5_2_reload_out_write;
reg wdw_val_5_3_reload_out_write;
reg wdw_val_5_4_reload_out_write;
reg wdw_val_5_5_reload_out_write;
reg wdw_val_5_6_reload_out_write;
reg wdw_val_5_7_reload_out_write;
reg wdw_val_5_8_reload_out_write;
reg wdw_val_5_9_reload_out_write;
reg wdw_val_6_0_reload_out_write;
reg wdw_val_6_1_reload_out_write;
reg wdw_val_6_2_reload_out_write;
reg wdw_val_6_3_reload_out_write;
reg wdw_val_6_4_reload_out_write;
reg wdw_val_6_5_reload_out_write;
reg wdw_val_6_6_reload_out_write;
reg wdw_val_6_7_reload_out_write;
reg wdw_val_6_8_reload_out_write;
reg wdw_val_6_9_reload_out_write;
reg wdw_val_7_0_reload_out_write;
reg wdw_val_7_1_reload_out_write;
reg wdw_val_7_2_reload_out_write;
reg wdw_val_7_3_reload_out_write;
reg wdw_val_7_4_reload_out_write;
reg wdw_val_7_5_reload_out_write;
reg wdw_val_7_6_reload_out_write;
reg wdw_val_7_7_reload_out_write;
reg wdw_val_7_8_reload_out_write;
reg wdw_val_7_9_reload_out_write;
reg wdw_val_8_0_reload_out_write;
reg wdw_val_8_1_reload_out_write;
reg wdw_val_8_2_reload_out_write;
reg wdw_val_8_3_reload_out_write;
reg wdw_val_8_4_reload_out_write;
reg wdw_val_8_5_reload_out_write;
reg wdw_val_8_6_reload_out_write;
reg wdw_val_8_7_reload_out_write;
reg wdw_val_8_8_reload_out_write;
reg wdw_val_8_9_reload_out_write;
reg wdw_val_9_0_reload_out_write;
reg wdw_val_9_1_reload_out_write;
reg wdw_val_9_2_reload_out_write;
reg wdw_val_9_3_reload_out_write;
reg wdw_val_9_4_reload_out_write;
reg wdw_val_9_5_reload_out_write;
reg wdw_val_9_6_reload_out_write;
reg wdw_val_9_7_reload_out_write;
reg wdw_val_9_9_reload_out_write;
reg wdw_val_9_8_reload_out_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [10:0] p_027_0_i_i_i3_i_reg_2695;
reg    ap_sig_bdd_1343;
reg   [10:0] heightloop_1_reload_read_reg_7929;
reg   [10:0] widthloop_1_reload_read_reg_7934;
reg   [3:0] p_neg392_i_i_i2_cast_reload_rea_reg_7939;
reg   [10:0] tmp_41_reload_read_reg_7953;
wire   [11:0] tmp_s_fu_2706_p1;
wire   [11:0] tmp_1_fu_2710_p1;
wire   [11:0] y_4_5_cast_i_fu_2726_p1;
reg   [11:0] y_4_5_cast_i_reg_7975;
wire   [0:0] tmp_423_0_i_fu_2730_p2;
reg   [0:0] tmp_423_0_i_reg_7980;
wire   [0:0] tmp_423_0_1_i_fu_2736_p2;
reg   [0:0] tmp_423_0_1_i_reg_7985;
wire   [0:0] tmp_423_0_2_i_fu_2742_p2;
reg   [0:0] tmp_423_0_2_i_reg_7990;
wire   [0:0] tmp_423_0_3_i_fu_2748_p2;
reg   [0:0] tmp_423_0_3_i_reg_7995;
wire   [0:0] tmp_423_0_4_i_fu_2754_p2;
reg   [0:0] tmp_423_0_4_i_reg_8000;
wire   [0:0] tmp_423_0_5_i_fu_2760_p2;
reg   [0:0] tmp_423_0_5_i_reg_8005;
wire   [0:0] tmp_423_0_6_i_fu_2766_p2;
reg   [0:0] tmp_423_0_6_i_reg_8010;
wire   [0:0] tmp_423_0_7_i_fu_2772_p2;
reg   [0:0] tmp_423_0_7_i_reg_8015;
wire   [0:0] tmp_423_0_8_i_fu_2778_p2;
reg   [0:0] tmp_423_0_8_i_reg_8020;
wire   [0:0] tmp_423_0_9_i_fu_2784_p2;
reg   [0:0] tmp_423_0_9_i_reg_8025;
wire   [0:0] tmp_423_1_i_fu_2790_p2;
reg   [0:0] tmp_423_1_i_reg_8030;
wire   [0:0] tmp_423_1_1_i_fu_2796_p2;
reg   [0:0] tmp_423_1_1_i_reg_8035;
wire   [0:0] tmp_423_1_2_i_fu_2802_p2;
reg   [0:0] tmp_423_1_2_i_reg_8040;
wire   [0:0] tmp_423_1_3_i_fu_2808_p2;
reg   [0:0] tmp_423_1_3_i_reg_8045;
wire   [0:0] tmp_423_1_4_i_fu_2814_p2;
reg   [0:0] tmp_423_1_4_i_reg_8050;
wire   [0:0] tmp_423_1_5_i_fu_2820_p2;
reg   [0:0] tmp_423_1_5_i_reg_8055;
wire   [0:0] tmp_423_1_6_i_fu_2826_p2;
reg   [0:0] tmp_423_1_6_i_reg_8060;
wire   [0:0] tmp_423_1_7_i_fu_2832_p2;
reg   [0:0] tmp_423_1_7_i_reg_8065;
wire   [0:0] tmp_423_1_8_i_fu_2838_p2;
reg   [0:0] tmp_423_1_8_i_reg_8070;
wire   [0:0] tmp_423_1_9_i_fu_2844_p2;
reg   [0:0] tmp_423_1_9_i_reg_8075;
wire   [0:0] tmp_423_2_i_fu_2850_p2;
reg   [0:0] tmp_423_2_i_reg_8080;
wire   [0:0] tmp_423_2_1_i_fu_2856_p2;
reg   [0:0] tmp_423_2_1_i_reg_8085;
wire   [0:0] tmp_423_2_2_i_fu_2862_p2;
reg   [0:0] tmp_423_2_2_i_reg_8090;
wire   [0:0] tmp_423_2_3_i_fu_2868_p2;
reg   [0:0] tmp_423_2_3_i_reg_8095;
wire   [0:0] tmp_423_2_4_i_fu_2874_p2;
reg   [0:0] tmp_423_2_4_i_reg_8100;
wire   [0:0] tmp_423_2_5_i_fu_2880_p2;
reg   [0:0] tmp_423_2_5_i_reg_8105;
wire   [0:0] tmp_423_2_6_i_fu_2886_p2;
reg   [0:0] tmp_423_2_6_i_reg_8110;
wire   [0:0] tmp_423_2_7_i_fu_2892_p2;
reg   [0:0] tmp_423_2_7_i_reg_8115;
wire   [0:0] tmp_423_2_8_i_fu_2898_p2;
reg   [0:0] tmp_423_2_8_i_reg_8120;
wire   [0:0] tmp_423_2_9_i_fu_2904_p2;
reg   [0:0] tmp_423_2_9_i_reg_8125;
wire   [0:0] tmp_423_3_i_fu_2910_p2;
reg   [0:0] tmp_423_3_i_reg_8130;
wire   [0:0] tmp_423_3_1_i_fu_2916_p2;
reg   [0:0] tmp_423_3_1_i_reg_8135;
wire   [0:0] tmp_423_3_2_i_fu_2922_p2;
reg   [0:0] tmp_423_3_2_i_reg_8140;
wire   [0:0] tmp_423_3_3_i_fu_2928_p2;
reg   [0:0] tmp_423_3_3_i_reg_8145;
wire   [0:0] tmp_423_3_4_i_fu_2934_p2;
reg   [0:0] tmp_423_3_4_i_reg_8150;
wire   [0:0] tmp_423_3_5_i_fu_2940_p2;
reg   [0:0] tmp_423_3_5_i_reg_8155;
wire   [0:0] tmp_423_3_6_i_fu_2946_p2;
reg   [0:0] tmp_423_3_6_i_reg_8160;
wire   [0:0] tmp_423_3_7_i_fu_2952_p2;
reg   [0:0] tmp_423_3_7_i_reg_8165;
wire   [0:0] tmp_423_3_8_i_fu_2958_p2;
reg   [0:0] tmp_423_3_8_i_reg_8170;
wire   [0:0] tmp_423_3_9_i_fu_2964_p2;
reg   [0:0] tmp_423_3_9_i_reg_8175;
wire   [0:0] tmp_423_4_i_fu_2970_p2;
reg   [0:0] tmp_423_4_i_reg_8180;
wire   [0:0] tmp_423_4_1_i_fu_2976_p2;
reg   [0:0] tmp_423_4_1_i_reg_8185;
wire   [0:0] tmp_423_4_2_i_fu_2982_p2;
reg   [0:0] tmp_423_4_2_i_reg_8190;
wire   [0:0] tmp_423_4_3_i_fu_2988_p2;
reg   [0:0] tmp_423_4_3_i_reg_8195;
wire   [0:0] tmp_423_4_4_i_fu_2994_p2;
reg   [0:0] tmp_423_4_4_i_reg_8200;
wire   [0:0] tmp_423_4_5_i_fu_3000_p2;
reg   [0:0] tmp_423_4_5_i_reg_8205;
wire   [0:0] tmp_423_4_6_i_fu_3006_p2;
reg   [0:0] tmp_423_4_6_i_reg_8210;
wire   [0:0] tmp_423_4_7_i_fu_3012_p2;
reg   [0:0] tmp_423_4_7_i_reg_8215;
wire   [0:0] tmp_423_4_8_i_fu_3018_p2;
reg   [0:0] tmp_423_4_8_i_reg_8220;
wire   [0:0] tmp_423_4_9_i_fu_3024_p2;
reg   [0:0] tmp_423_4_9_i_reg_8225;
wire   [0:0] tmp_423_5_i_fu_3030_p2;
reg   [0:0] tmp_423_5_i_reg_8230;
wire   [0:0] tmp_423_5_1_i_fu_3036_p2;
reg   [0:0] tmp_423_5_1_i_reg_8235;
wire   [0:0] tmp_423_5_2_i_fu_3042_p2;
reg   [0:0] tmp_423_5_2_i_reg_8240;
wire   [0:0] tmp_423_5_3_i_fu_3048_p2;
reg   [0:0] tmp_423_5_3_i_reg_8245;
wire   [0:0] tmp_423_5_4_i_fu_3054_p2;
reg   [0:0] tmp_423_5_4_i_reg_8250;
wire   [0:0] tmp_423_5_5_i_fu_3060_p2;
reg   [0:0] tmp_423_5_5_i_reg_8255;
wire   [0:0] tmp_423_5_6_i_fu_3066_p2;
reg   [0:0] tmp_423_5_6_i_reg_8260;
wire   [0:0] tmp_423_5_7_i_fu_3072_p2;
reg   [0:0] tmp_423_5_7_i_reg_8265;
wire   [0:0] tmp_423_5_8_i_fu_3078_p2;
reg   [0:0] tmp_423_5_8_i_reg_8270;
wire   [0:0] tmp_423_5_9_i_fu_3084_p2;
reg   [0:0] tmp_423_5_9_i_reg_8275;
wire   [0:0] tmp_423_6_i_fu_3090_p2;
reg   [0:0] tmp_423_6_i_reg_8280;
wire   [0:0] tmp_423_6_1_i_fu_3096_p2;
reg   [0:0] tmp_423_6_1_i_reg_8285;
wire   [0:0] tmp_423_6_2_i_fu_3102_p2;
reg   [0:0] tmp_423_6_2_i_reg_8290;
wire   [0:0] tmp_423_6_3_i_fu_3108_p2;
reg   [0:0] tmp_423_6_3_i_reg_8295;
wire   [0:0] tmp_423_6_4_i_fu_3114_p2;
reg   [0:0] tmp_423_6_4_i_reg_8300;
wire   [0:0] tmp_423_6_5_i_fu_3120_p2;
reg   [0:0] tmp_423_6_5_i_reg_8305;
wire   [0:0] tmp_423_6_6_i_fu_3126_p2;
reg   [0:0] tmp_423_6_6_i_reg_8310;
wire   [0:0] tmp_423_6_7_i_fu_3132_p2;
reg   [0:0] tmp_423_6_7_i_reg_8315;
wire   [0:0] tmp_423_6_8_i_fu_3138_p2;
reg   [0:0] tmp_423_6_8_i_reg_8320;
wire   [0:0] tmp_423_6_9_i_fu_3144_p2;
reg   [0:0] tmp_423_6_9_i_reg_8325;
wire   [0:0] tmp_423_7_i_fu_3150_p2;
reg   [0:0] tmp_423_7_i_reg_8330;
wire   [0:0] tmp_423_7_1_i_fu_3156_p2;
reg   [0:0] tmp_423_7_1_i_reg_8335;
wire   [0:0] tmp_423_7_2_i_fu_3162_p2;
reg   [0:0] tmp_423_7_2_i_reg_8340;
wire   [0:0] tmp_423_7_3_i_fu_3168_p2;
reg   [0:0] tmp_423_7_3_i_reg_8345;
wire   [0:0] tmp_423_7_4_i_fu_3174_p2;
reg   [0:0] tmp_423_7_4_i_reg_8350;
wire   [0:0] tmp_423_7_5_i_fu_3180_p2;
reg   [0:0] tmp_423_7_5_i_reg_8355;
wire   [0:0] tmp_423_7_6_i_fu_3186_p2;
reg   [0:0] tmp_423_7_6_i_reg_8360;
wire   [0:0] tmp_423_7_7_i_fu_3192_p2;
reg   [0:0] tmp_423_7_7_i_reg_8365;
wire   [0:0] tmp_423_7_8_i_fu_3198_p2;
reg   [0:0] tmp_423_7_8_i_reg_8370;
wire   [0:0] tmp_423_7_9_i_fu_3204_p2;
reg   [0:0] tmp_423_7_9_i_reg_8375;
wire   [0:0] tmp_423_8_i_fu_3210_p2;
reg   [0:0] tmp_423_8_i_reg_8380;
wire   [0:0] tmp_423_8_1_i_fu_3216_p2;
reg   [0:0] tmp_423_8_1_i_reg_8385;
wire   [0:0] tmp_423_8_2_i_fu_3222_p2;
reg   [0:0] tmp_423_8_2_i_reg_8390;
wire   [0:0] tmp_423_8_3_i_fu_3228_p2;
reg   [0:0] tmp_423_8_3_i_reg_8395;
wire   [0:0] tmp_423_8_4_i_fu_3234_p2;
reg   [0:0] tmp_423_8_4_i_reg_8400;
wire   [0:0] tmp_423_8_5_i_fu_3240_p2;
reg   [0:0] tmp_423_8_5_i_reg_8405;
wire   [0:0] tmp_423_8_6_i_fu_3246_p2;
reg   [0:0] tmp_423_8_6_i_reg_8410;
wire   [0:0] tmp_423_8_7_i_fu_3252_p2;
reg   [0:0] tmp_423_8_7_i_reg_8415;
wire   [0:0] tmp_423_8_8_i_fu_3258_p2;
reg   [0:0] tmp_423_8_8_i_reg_8420;
wire   [0:0] tmp_423_8_9_i_fu_3264_p2;
reg   [0:0] tmp_423_8_9_i_reg_8425;
wire   [0:0] tmp_423_9_i_fu_3270_p2;
reg   [0:0] tmp_423_9_i_reg_8430;
wire   [0:0] tmp_423_9_1_i_fu_3276_p2;
reg   [0:0] tmp_423_9_1_i_reg_8435;
wire   [0:0] tmp_423_9_2_i_fu_3282_p2;
reg   [0:0] tmp_423_9_2_i_reg_8440;
wire   [0:0] tmp_423_9_3_i_fu_3288_p2;
reg   [0:0] tmp_423_9_3_i_reg_8445;
wire   [0:0] tmp_423_9_4_i_fu_3294_p2;
reg   [0:0] tmp_423_9_4_i_reg_8450;
wire   [0:0] tmp_423_9_5_i_fu_3300_p2;
reg   [0:0] tmp_423_9_5_i_reg_8455;
wire   [0:0] tmp_423_9_6_i_fu_3306_p2;
reg   [0:0] tmp_423_9_6_i_reg_8460;
wire   [0:0] tmp_423_9_7_i_fu_3312_p2;
reg   [0:0] tmp_423_9_7_i_reg_8465;
wire   [0:0] tmp_423_9_8_i_fu_3318_p2;
reg   [0:0] tmp_423_9_8_i_reg_8470;
wire   [0:0] tmp_423_9_9_i_fu_3324_p2;
reg   [0:0] tmp_423_9_9_i_reg_8475;
wire   [3:0] tmp_fu_3330_p1;
reg   [3:0] tmp_reg_8480;
wire   [3:0] tmp_96_fu_3334_p1;
reg   [3:0] tmp_96_reg_8491;
wire   [3:0] tmp_98_fu_3338_p1;
reg   [3:0] tmp_98_reg_8496;
wire   [0:0] exitcond1_fu_3346_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1573;
wire   [10:0] i_V_fu_3351_p2;
reg   [10:0] i_V_reg_8507;
wire   [0:0] tmp_75_i_fu_3357_p2;
reg   [0:0] tmp_75_i_reg_8512;
wire   [0:0] tmp_224_not_i_fu_3362_p2;
reg   [0:0] tmp_224_not_i_reg_8516;
wire   [0:0] tmp_252_i_fu_3368_p2;
reg   [0:0] tmp_252_i_reg_8521;
wire   [0:0] tmp_329_i_fu_3374_p2;
reg   [0:0] tmp_329_i_reg_8526;
wire   [0:0] tmp_329_5_i_fu_3380_p2;
reg   [0:0] tmp_329_5_i_reg_8530;
wire   [0:0] tmp_329_6_i_fu_3385_p2;
reg   [0:0] tmp_329_6_i_reg_8534;
wire   [0:0] tmp_329_7_i_fu_3391_p2;
reg   [0:0] tmp_329_7_i_reg_8538;
wire   [0:0] tmp_329_8_i_fu_3397_p2;
reg   [0:0] tmp_329_8_i_reg_8542;
wire   [0:0] tmp_329_9_i_fu_3403_p2;
reg   [0:0] tmp_329_9_i_reg_8546;
wire   [0:0] tmp_3881_i_fu_3409_p2;
reg   [0:0] tmp_3881_i_reg_8550;
wire   [3:0] row_assign_19_i_fu_3436_p2;
reg   [3:0] row_assign_19_i_reg_8564;
wire   [3:0] row_assign_19_1_t_i_fu_3463_p2;
reg   [3:0] row_assign_19_1_t_i_reg_8569;
wire   [3:0] row_assign_19_2_t_i_fu_3490_p2;
reg   [3:0] row_assign_19_2_t_i_reg_8574;
wire   [3:0] row_assign_19_3_t_i_fu_3517_p2;
reg   [3:0] row_assign_19_3_t_i_reg_8579;
wire   [3:0] row_assign_19_4_t_i_fu_3544_p2;
reg   [3:0] row_assign_19_4_t_i_reg_8584;
wire   [3:0] row_assign_19_5_t_i_fu_3571_p2;
reg   [3:0] row_assign_19_5_t_i_reg_8589;
wire   [3:0] row_assign_19_6_t_i_fu_3598_p2;
reg   [3:0] row_assign_19_6_t_i_reg_8594;
wire   [3:0] row_assign_19_7_t_i_fu_3625_p2;
reg   [3:0] row_assign_19_7_t_i_reg_8599;
wire   [3:0] row_assign_19_8_t_i_fu_3652_p2;
reg   [3:0] row_assign_19_8_t_i_reg_8604;
wire   [3:0] row_assign_19_9_t_i_fu_3715_p2;
reg   [3:0] row_assign_19_9_t_i_reg_8609;
wire   [0:0] exitcond_fu_3724_p2;
reg   [0:0] exitcond_reg_8614;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_1627;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it1;
reg   [0:0] or_cond_i_i_i_i3_i_reg_8628;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1;
reg    ap_sig_bdd_1651;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg    ap_reg_ppiten_pp0_it61 = 1'b0;
reg   [0:0] or_cond_i_i_i3_i_reg_8652;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it61;
reg    ap_sig_bdd_1779;
reg    ap_reg_ppiten_pp0_it62 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it35;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it36;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it37;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it38;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it39;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it40;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it41;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it42;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it43;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it44;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it45;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it46;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it47;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it48;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it49;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it50;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it51;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it52;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it53;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it54;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8614_pp0_it55;
wire   [10:0] j_V_fu_3729_p2;
wire   [10:0] tmp_137_fu_3747_p1;
reg   [10:0] tmp_137_reg_8623;
wire   [0:0] or_cond_i_i_i_i3_i_fu_3770_p2;
reg   [0:0] tmp_139_reg_8633;
wire   [0:0] brmerge6_i_fu_3784_p2;
reg   [0:0] brmerge6_i_reg_8638;
reg   [0:0] ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1;
wire   [0:0] or_cond_i_i_i3_i_fu_3789_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it32;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it33;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it34;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it35;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it36;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it38;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it39;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it40;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it41;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it42;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it44;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it45;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it46;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it47;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it48;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it50;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it51;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it52;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it53;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it54;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it56;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it57;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it58;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it59;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it60;
reg   [10:0] k_buf_0_val_10_i_addr_reg_8656;
wire   [3:0] col_assign_5_t_i_fu_3824_p2;
reg   [3:0] col_assign_5_t_i_reg_8662;
reg   [10:0] k_buf_0_val_11_i_addr_reg_8676;
reg   [10:0] k_buf_0_val_12_i_addr_reg_8682;
reg   [10:0] k_buf_0_val_13_i_addr_reg_8688;
reg   [10:0] k_buf_0_val_14_i_addr_reg_8694;
reg   [10:0] k_buf_0_val_15_i_addr_reg_8700;
reg   [10:0] k_buf_0_val_16_i_addr_reg_8706;
reg   [10:0] k_buf_0_val_17_i_addr_reg_8712;
reg   [10:0] k_buf_0_val_18_i_addr_reg_8718;
reg   [10:0] k_buf_0_val_19_i_addr_reg_8724;
reg   [7:0] src_kernel_win_0_val_9_7_3_reg_8730;
reg   [7:0] src_kernel_win_0_val_9_6_3_reg_8735;
reg   [7:0] src_kernel_win_0_val_9_5_3_reg_8741;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_5_3_reg_8741_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_4_3_reg_8747;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_4_3_reg_8747_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_3_2_reg_8753;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8753_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8753_pp0_it4;
reg   [7:0] src_kernel_win_0_val_9_2_1_reg_8759;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it5;
wire   [7:0] src_kernel_win_0_val_0_0_fu_4275_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_8765;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it60;
wire   [7:0] src_kernel_win_0_val_1_0_fu_4307_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_8772;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it54;
wire   [7:0] src_kernel_win_0_val_2_0_fu_4339_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_8779;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it48;
wire   [7:0] src_kernel_win_0_val_3_0_fu_4371_p3;
reg   [7:0] src_kernel_win_0_val_3_0_reg_8786;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it42;
wire   [7:0] src_kernel_win_0_val_4_0_fu_4403_p3;
reg   [7:0] src_kernel_win_0_val_4_0_reg_8793;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it36;
wire   [7:0] src_kernel_win_0_val_5_0_fu_4435_p3;
reg   [7:0] src_kernel_win_0_val_5_0_reg_8800;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it30;
wire   [7:0] src_kernel_win_0_val_6_0_fu_4467_p3;
reg   [7:0] src_kernel_win_0_val_6_0_reg_8807;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it24;
wire   [7:0] src_kernel_win_0_val_7_0_fu_4499_p3;
reg   [7:0] src_kernel_win_0_val_7_0_reg_8814;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it18;
wire   [7:0] src_kernel_win_0_val_8_0_fu_4531_p3;
reg   [7:0] src_kernel_win_0_val_8_0_reg_8821;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it12;
wire   [7:0] src_kernel_win_0_val_9_0_fu_4563_p3;
reg   [7:0] src_kernel_win_0_val_9_0_reg_8828;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it6;
reg   [7:0] src_kernel_win_0_val_9_1_lo_3_reg_8834;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it5;
wire   [7:0] p_059_i_i_i181_3_0_1_i_fu_4597_p3;
reg   [7:0] p_059_i_i_i181_3_0_1_i_reg_8840;
wire   [0:0] tmp_432_0_2_i_fu_4604_p2;
reg   [0:0] tmp_432_0_2_i_reg_8846;
wire   [7:0] p_059_i_i_i181_3_0_3_i_fu_4681_p3;
reg   [7:0] p_059_i_i_i181_3_0_3_i_reg_8851;
wire   [7:0] p_059_i_i_i181_3_0_4_i_fu_4698_p3;
reg   [7:0] p_059_i_i_i181_3_0_4_i_reg_8858;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_4_fu_4709_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_4_reg_8863;
wire   [7:0] p_059_i_i_i181_3_0_6_i_fu_4733_p3;
reg   [7:0] p_059_i_i_i181_3_0_6_i_reg_8868;
wire   [0:0] tmp_432_0_7_i_fu_4740_p2;
reg   [0:0] tmp_432_0_7_i_reg_8874;
wire   [7:0] p_059_i_i_i181_3_0_8_i_fu_4768_p3;
reg   [7:0] p_059_i_i_i181_3_0_8_i_reg_8879;
wire   [7:0] p_059_i_i_i181_3_0_9_i_fu_4785_p3;
reg   [7:0] p_059_i_i_i181_3_0_9_i_reg_8886;
reg   [7:0] src_kernel_win_0_val_8_1_lo_3_reg_8893;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it12;
reg   [7:0] src_kernel_win_0_val_8_2_lo_3_reg_8899;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it11;
reg   [7:0] src_kernel_win_0_val_8_3_lo_3_reg_8905;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8905_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8905_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_4_lo_3_reg_8911;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8911_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8911_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_5_lo_3_reg_8917;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_3_reg_8917_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_6_lo_3_reg_8923;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_3_reg_8923_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_7_lo_3_reg_8929;
wire   [7:0] p_059_i_i_i181_3_1_i_fu_4830_p3;
reg   [7:0] p_059_i_i_i181_3_1_i_reg_8935;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_fu_4842_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_reg_8940;
wire   [7:0] p_059_i_i_i181_3_1_2_i_fu_4935_p3;
reg   [7:0] p_059_i_i_i181_3_1_2_i_reg_8945;
wire   [0:0] tmp_432_1_3_i_fu_4942_p2;
reg   [0:0] tmp_432_1_3_i_reg_8951;
wire   [7:0] p_059_i_i_i181_3_1_4_i_fu_4970_p3;
reg   [7:0] p_059_i_i_i181_3_1_4_i_reg_8956;
wire   [7:0] p_059_i_i_i181_3_1_5_i_fu_4987_p3;
reg   [7:0] p_059_i_i_i181_3_1_5_i_reg_8963;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_14_fu_4998_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_14_reg_8968;
wire   [7:0] p_059_i_i_i181_3_1_7_i_fu_5022_p3;
reg   [7:0] p_059_i_i_i181_3_1_7_i_reg_8973;
wire   [0:0] tmp_432_1_8_i_fu_5029_p2;
reg   [0:0] tmp_432_1_8_i_reg_8979;
wire   [7:0] p_059_i_i_i181_3_1_9_i_fu_5057_p3;
reg   [7:0] p_059_i_i_i181_3_1_9_i_reg_8984;
reg   [7:0] src_kernel_win_0_val_7_1_lo_3_reg_8991;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it18;
reg   [7:0] src_kernel_win_0_val_7_2_lo_3_reg_8997;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it17;
reg   [7:0] src_kernel_win_0_val_7_3_lo_3_reg_9003;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9003_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9003_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_4_lo_3_reg_9009;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9009_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9009_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_5_lo_3_reg_9015;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_3_reg_9015_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_6_lo_3_reg_9021;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_3_reg_9021_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_7_lo_3_reg_9027;
wire   [7:0] p_059_i_i_i181_3_2_i_fu_5103_p3;
reg   [7:0] p_059_i_i_i181_3_2_i_reg_9033;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_19_fu_5115_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_19_reg_9038;
wire   [7:0] p_059_i_i_i181_3_2_2_i_fu_5208_p3;
reg   [7:0] p_059_i_i_i181_3_2_2_i_reg_9043;
wire   [0:0] tmp_432_2_3_i_fu_5215_p2;
reg   [0:0] tmp_432_2_3_i_reg_9049;
wire   [7:0] p_059_i_i_i181_3_2_4_i_fu_5243_p3;
reg   [7:0] p_059_i_i_i181_3_2_4_i_reg_9054;
wire   [7:0] p_059_i_i_i181_3_2_5_i_fu_5260_p3;
reg   [7:0] p_059_i_i_i181_3_2_5_i_reg_9061;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_24_fu_5271_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_24_reg_9066;
wire   [7:0] p_059_i_i_i181_3_2_7_i_fu_5295_p3;
reg   [7:0] p_059_i_i_i181_3_2_7_i_reg_9071;
wire   [0:0] tmp_432_2_8_i_fu_5302_p2;
reg   [0:0] tmp_432_2_8_i_reg_9077;
wire   [7:0] p_059_i_i_i181_3_2_9_i_fu_5330_p3;
reg   [7:0] p_059_i_i_i181_3_2_9_i_reg_9082;
reg   [7:0] src_kernel_win_0_val_6_1_lo_3_reg_9089;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it24;
reg   [7:0] src_kernel_win_0_val_6_2_lo_3_reg_9095;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it23;
reg   [7:0] src_kernel_win_0_val_6_3_lo_3_reg_9101;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9101_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9101_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_4_lo_3_reg_9107;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9107_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9107_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_5_lo_3_reg_9113;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_3_reg_9113_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_6_lo_3_reg_9119;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_3_reg_9119_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_7_lo_3_reg_9125;
wire   [7:0] p_059_i_i_i181_3_3_i_fu_5376_p3;
reg   [7:0] p_059_i_i_i181_3_3_i_reg_9131;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_29_fu_5388_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_29_reg_9136;
wire   [7:0] p_059_i_i_i181_3_3_2_i_fu_5481_p3;
reg   [7:0] p_059_i_i_i181_3_3_2_i_reg_9141;
wire   [0:0] tmp_432_3_3_i_fu_5488_p2;
reg   [0:0] tmp_432_3_3_i_reg_9147;
wire   [7:0] p_059_i_i_i181_3_3_4_i_fu_5516_p3;
reg   [7:0] p_059_i_i_i181_3_3_4_i_reg_9152;
wire   [7:0] p_059_i_i_i181_3_3_5_i_fu_5533_p3;
reg   [7:0] p_059_i_i_i181_3_3_5_i_reg_9159;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_34_fu_5544_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_34_reg_9164;
wire   [7:0] p_059_i_i_i181_3_3_7_i_fu_5568_p3;
reg   [7:0] p_059_i_i_i181_3_3_7_i_reg_9169;
wire   [0:0] tmp_432_3_8_i_fu_5575_p2;
reg   [0:0] tmp_432_3_8_i_reg_9175;
wire   [7:0] p_059_i_i_i181_3_3_9_i_fu_5603_p3;
reg   [7:0] p_059_i_i_i181_3_3_9_i_reg_9180;
reg   [7:0] src_kernel_win_0_val_5_1_lo_3_reg_9187;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it30;
reg   [7:0] src_kernel_win_0_val_5_2_lo_3_reg_9193;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it29;
reg   [7:0] src_kernel_win_0_val_5_3_lo_3_reg_9199;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9199_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9199_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_4_lo_3_reg_9205;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9205_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9205_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_5_lo_3_reg_9211;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_3_reg_9211_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_6_lo_3_reg_9217;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_3_reg_9217_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_7_lo_3_reg_9223;
wire   [7:0] p_059_i_i_i181_3_4_i_fu_5649_p3;
reg   [7:0] p_059_i_i_i181_3_4_i_reg_9229;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_39_fu_5661_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_39_reg_9234;
wire   [7:0] p_059_i_i_i181_3_4_2_i_fu_5754_p3;
reg   [7:0] p_059_i_i_i181_3_4_2_i_reg_9239;
wire   [0:0] tmp_432_4_3_i_fu_5761_p2;
reg   [0:0] tmp_432_4_3_i_reg_9245;
wire   [7:0] p_059_i_i_i181_3_4_4_i_fu_5789_p3;
reg   [7:0] p_059_i_i_i181_3_4_4_i_reg_9250;
wire   [7:0] p_059_i_i_i181_3_4_5_i_fu_5806_p3;
reg   [7:0] p_059_i_i_i181_3_4_5_i_reg_9257;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_44_fu_5817_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_44_reg_9262;
wire   [7:0] p_059_i_i_i181_3_4_7_i_fu_5841_p3;
reg   [7:0] p_059_i_i_i181_3_4_7_i_reg_9267;
wire   [0:0] tmp_432_4_8_i_fu_5848_p2;
reg   [0:0] tmp_432_4_8_i_reg_9273;
wire   [7:0] p_059_i_i_i181_3_4_9_i_fu_5876_p3;
reg   [7:0] p_059_i_i_i181_3_4_9_i_reg_9278;
reg   [7:0] src_kernel_win_0_val_4_1_lo_3_reg_9285;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it36;
reg   [7:0] src_kernel_win_0_val_4_2_lo_3_reg_9291;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it35;
reg   [7:0] src_kernel_win_0_val_4_3_lo_3_reg_9297;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9297_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9297_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_4_lo_3_reg_9303;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9303_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9303_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_5_lo_3_reg_9309;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_3_reg_9309_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_6_lo_3_reg_9315;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_3_reg_9315_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_7_lo_3_reg_9321;
wire   [7:0] p_059_i_i_i181_3_5_i_fu_5922_p3;
reg   [7:0] p_059_i_i_i181_3_5_i_reg_9327;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_49_fu_5934_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_49_reg_9332;
wire   [7:0] p_059_i_i_i181_3_5_2_i_fu_6027_p3;
reg   [7:0] p_059_i_i_i181_3_5_2_i_reg_9337;
wire   [0:0] tmp_432_5_3_i_fu_6034_p2;
reg   [0:0] tmp_432_5_3_i_reg_9343;
wire   [7:0] p_059_i_i_i181_3_5_4_i_fu_6062_p3;
reg   [7:0] p_059_i_i_i181_3_5_4_i_reg_9348;
wire   [7:0] p_059_i_i_i181_3_5_5_i_fu_6079_p3;
reg   [7:0] p_059_i_i_i181_3_5_5_i_reg_9355;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_54_fu_6090_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_54_reg_9360;
wire   [7:0] p_059_i_i_i181_3_5_7_i_fu_6114_p3;
reg   [7:0] p_059_i_i_i181_3_5_7_i_reg_9365;
wire   [0:0] tmp_432_5_8_i_fu_6121_p2;
reg   [0:0] tmp_432_5_8_i_reg_9371;
wire   [7:0] p_059_i_i_i181_3_5_9_i_fu_6149_p3;
reg   [7:0] p_059_i_i_i181_3_5_9_i_reg_9376;
reg   [7:0] src_kernel_win_0_val_3_1_lo_3_reg_9383;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it42;
reg   [7:0] src_kernel_win_0_val_3_2_lo_3_reg_9389;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it41;
reg   [7:0] src_kernel_win_0_val_3_3_lo_3_reg_9395;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9395_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9395_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_4_lo_3_reg_9401;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9401_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9401_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_5_lo_3_reg_9407;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_3_reg_9407_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_6_lo_3_reg_9413;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_3_reg_9413_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_7_lo_3_reg_9419;
wire   [7:0] p_059_i_i_i181_3_6_i_fu_6195_p3;
reg   [7:0] p_059_i_i_i181_3_6_i_reg_9425;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_59_fu_6207_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_59_reg_9430;
wire   [7:0] p_059_i_i_i181_3_6_2_i_fu_6300_p3;
reg   [7:0] p_059_i_i_i181_3_6_2_i_reg_9435;
wire   [0:0] tmp_432_6_3_i_fu_6307_p2;
reg   [0:0] tmp_432_6_3_i_reg_9441;
wire   [7:0] p_059_i_i_i181_3_6_4_i_fu_6335_p3;
reg   [7:0] p_059_i_i_i181_3_6_4_i_reg_9446;
wire   [7:0] p_059_i_i_i181_3_6_5_i_fu_6352_p3;
reg   [7:0] p_059_i_i_i181_3_6_5_i_reg_9453;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_64_fu_6363_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_64_reg_9458;
wire   [7:0] p_059_i_i_i181_3_6_7_i_fu_6387_p3;
reg   [7:0] p_059_i_i_i181_3_6_7_i_reg_9463;
wire   [0:0] tmp_432_6_8_i_fu_6394_p2;
reg   [0:0] tmp_432_6_8_i_reg_9469;
wire   [7:0] p_059_i_i_i181_3_6_9_i_fu_6422_p3;
reg   [7:0] p_059_i_i_i181_3_6_9_i_reg_9474;
reg   [7:0] src_kernel_win_0_val_2_1_lo_3_reg_9481;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it48;
reg   [7:0] src_kernel_win_0_val_2_2_lo_3_reg_9487;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it47;
reg   [7:0] src_kernel_win_0_val_2_3_lo_3_reg_9493;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9493_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9493_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_4_lo_3_reg_9499;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9499_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9499_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_5_lo_3_reg_9505;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_3_reg_9505_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_6_lo_3_reg_9511;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_3_reg_9511_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_7_lo_3_reg_9517;
wire   [7:0] p_059_i_i_i181_3_7_i_fu_6468_p3;
reg   [7:0] p_059_i_i_i181_3_7_i_reg_9523;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_69_fu_6480_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_69_reg_9528;
wire   [7:0] p_059_i_i_i181_3_7_2_i_fu_6573_p3;
reg   [7:0] p_059_i_i_i181_3_7_2_i_reg_9533;
wire   [0:0] tmp_432_7_3_i_fu_6580_p2;
reg   [0:0] tmp_432_7_3_i_reg_9539;
wire   [7:0] p_059_i_i_i181_3_7_4_i_fu_6608_p3;
reg   [7:0] p_059_i_i_i181_3_7_4_i_reg_9544;
wire   [7:0] p_059_i_i_i181_3_7_5_i_fu_6625_p3;
reg   [7:0] p_059_i_i_i181_3_7_5_i_reg_9551;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_74_fu_6636_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_74_reg_9556;
wire   [7:0] p_059_i_i_i181_3_7_7_i_fu_6660_p3;
reg   [7:0] p_059_i_i_i181_3_7_7_i_reg_9561;
wire   [0:0] tmp_432_7_8_i_fu_6667_p2;
reg   [0:0] tmp_432_7_8_i_reg_9567;
wire   [7:0] p_059_i_i_i181_3_7_9_i_fu_6695_p3;
reg   [7:0] p_059_i_i_i181_3_7_9_i_reg_9572;
reg   [7:0] src_kernel_win_0_val_1_1_lo_3_reg_9579;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it54;
reg   [7:0] src_kernel_win_0_val_1_2_lo_3_reg_9585;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it53;
reg   [7:0] src_kernel_win_0_val_1_3_lo_3_reg_9591;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9591_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9591_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_4_lo_3_reg_9597;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9597_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9597_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_5_lo_3_reg_9603;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_3_reg_9603_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_6_lo_3_reg_9609;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_3_reg_9609_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_7_lo_3_reg_9615;
wire   [7:0] p_059_i_i_i181_3_8_i_fu_6741_p3;
reg   [7:0] p_059_i_i_i181_3_8_i_reg_9621;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_79_fu_6753_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_79_reg_9626;
wire   [7:0] p_059_i_i_i181_3_8_2_i_fu_6846_p3;
reg   [7:0] p_059_i_i_i181_3_8_2_i_reg_9631;
wire   [0:0] tmp_432_8_3_i_fu_6853_p2;
reg   [0:0] tmp_432_8_3_i_reg_9637;
wire   [7:0] p_059_i_i_i181_3_8_4_i_fu_6881_p3;
reg   [7:0] p_059_i_i_i181_3_8_4_i_reg_9642;
wire   [7:0] p_059_i_i_i181_3_8_5_i_fu_6898_p3;
reg   [7:0] p_059_i_i_i181_3_8_5_i_reg_9649;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_84_fu_6909_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_84_reg_9654;
wire   [7:0] p_059_i_i_i181_3_8_7_i_fu_6933_p3;
reg   [7:0] p_059_i_i_i181_3_8_7_i_reg_9659;
wire   [0:0] tmp_432_8_8_i_fu_6940_p2;
reg   [0:0] tmp_432_8_8_i_reg_9665;
wire   [7:0] p_059_i_i_i181_3_8_9_i_fu_6968_p3;
reg   [7:0] p_059_i_i_i181_3_8_9_i_reg_9670;
reg   [7:0] src_kernel_win_0_val_0_1_lo_1_reg_9677;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it60;
reg   [7:0] src_kernel_win_0_val_0_2_lo_2_reg_9683;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it59;
reg   [7:0] src_kernel_win_0_val_0_3_lo_3_reg_9689;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9689_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9689_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_4_lo_3_reg_9695;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9695_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9695_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_5_lo_3_reg_9701;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_3_reg_9701_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_6_lo_3_reg_9707;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_3_reg_9707_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_7_lo_3_reg_9713;
wire   [7:0] p_059_i_i_i181_3_9_i_fu_7014_p3;
reg   [7:0] p_059_i_i_i181_3_9_i_reg_9719;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_89_fu_7026_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_89_reg_9724;
wire   [7:0] p_059_i_i_i181_3_9_2_i_fu_7119_p3;
reg   [7:0] p_059_i_i_i181_3_9_2_i_reg_9729;
wire   [0:0] tmp_432_9_3_i_fu_7126_p2;
reg   [0:0] tmp_432_9_3_i_reg_9735;
wire   [7:0] p_059_i_i_i181_3_9_4_i_fu_7154_p3;
reg   [7:0] p_059_i_i_i181_3_9_4_i_reg_9740;
wire   [7:0] p_059_i_i_i181_3_9_5_i_fu_7171_p3;
reg   [7:0] p_059_i_i_i181_3_9_5_i_reg_9747;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_94_fu_7182_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_94_reg_9752;
wire   [7:0] p_059_i_i_i181_3_9_7_i_fu_7206_p3;
reg   [7:0] p_059_i_i_i181_3_9_7_i_reg_9757;
wire   [0:0] tmp_432_9_8_i_fu_7213_p2;
reg   [0:0] tmp_432_9_8_i_reg_9763;
wire   [7:0] tmp_2_fu_7241_p3;
reg   [7:0] tmp_2_reg_9768;
wire   [10:0] k_buf_0_val_10_i_address0;
reg    k_buf_0_val_10_i_ce0;
wire   [7:0] k_buf_0_val_10_i_q0;
wire   [10:0] k_buf_0_val_10_i_address1;
reg    k_buf_0_val_10_i_ce1;
reg    k_buf_0_val_10_i_we1;
wire   [7:0] k_buf_0_val_10_i_d1;
wire   [10:0] k_buf_0_val_11_i_address0;
reg    k_buf_0_val_11_i_ce0;
wire   [7:0] k_buf_0_val_11_i_q0;
wire   [10:0] k_buf_0_val_11_i_address1;
reg    k_buf_0_val_11_i_ce1;
reg    k_buf_0_val_11_i_we1;
reg   [7:0] k_buf_0_val_11_i_d1;
wire   [10:0] k_buf_0_val_12_i_address0;
reg    k_buf_0_val_12_i_ce0;
wire   [7:0] k_buf_0_val_12_i_q0;
wire   [10:0] k_buf_0_val_12_i_address1;
reg    k_buf_0_val_12_i_ce1;
reg    k_buf_0_val_12_i_we1;
reg   [7:0] k_buf_0_val_12_i_d1;
wire   [10:0] k_buf_0_val_13_i_address0;
reg    k_buf_0_val_13_i_ce0;
wire   [7:0] k_buf_0_val_13_i_q0;
wire   [10:0] k_buf_0_val_13_i_address1;
reg    k_buf_0_val_13_i_ce1;
reg    k_buf_0_val_13_i_we1;
reg   [7:0] k_buf_0_val_13_i_d1;
wire   [10:0] k_buf_0_val_14_i_address0;
reg    k_buf_0_val_14_i_ce0;
wire   [7:0] k_buf_0_val_14_i_q0;
wire   [10:0] k_buf_0_val_14_i_address1;
reg    k_buf_0_val_14_i_ce1;
reg    k_buf_0_val_14_i_we1;
reg   [7:0] k_buf_0_val_14_i_d1;
wire   [10:0] k_buf_0_val_15_i_address0;
reg    k_buf_0_val_15_i_ce0;
wire   [7:0] k_buf_0_val_15_i_q0;
wire   [10:0] k_buf_0_val_15_i_address1;
reg    k_buf_0_val_15_i_ce1;
reg    k_buf_0_val_15_i_we1;
reg   [7:0] k_buf_0_val_15_i_d1;
wire   [10:0] k_buf_0_val_16_i_address0;
reg    k_buf_0_val_16_i_ce0;
wire   [7:0] k_buf_0_val_16_i_q0;
wire   [10:0] k_buf_0_val_16_i_address1;
reg    k_buf_0_val_16_i_ce1;
reg    k_buf_0_val_16_i_we1;
reg   [7:0] k_buf_0_val_16_i_d1;
wire   [10:0] k_buf_0_val_17_i_address0;
reg    k_buf_0_val_17_i_ce0;
wire   [7:0] k_buf_0_val_17_i_q0;
wire   [10:0] k_buf_0_val_17_i_address1;
reg    k_buf_0_val_17_i_ce1;
reg    k_buf_0_val_17_i_we1;
reg   [7:0] k_buf_0_val_17_i_d1;
wire   [10:0] k_buf_0_val_18_i_address0;
reg    k_buf_0_val_18_i_ce0;
wire   [7:0] k_buf_0_val_18_i_q0;
wire   [10:0] k_buf_0_val_18_i_address1;
reg    k_buf_0_val_18_i_ce1;
reg    k_buf_0_val_18_i_we1;
reg   [7:0] k_buf_0_val_18_i_d1;
wire   [10:0] k_buf_0_val_19_i_address0;
reg    k_buf_0_val_19_i_ce0;
wire   [7:0] k_buf_0_val_19_i_q0;
wire   [10:0] k_buf_0_val_19_i_address1;
reg    k_buf_0_val_19_i_ce1;
reg    k_buf_0_val_19_i_we1;
reg   [7:0] k_buf_0_val_19_i_d1;
reg   [10:0] p_014_0_i_i_i3_i_reg_2684;
reg    ap_sig_cseq_ST_st66_fsm_3;
reg    ap_sig_bdd_3401;
wire   [63:0] tmp_101_i_fu_3806_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_548;
reg   [7:0] src_kernel_win_0_val_0_2_fu_552;
reg   [7:0] src_kernel_win_0_val_0_3_fu_556;
reg   [7:0] src_kernel_win_0_val_0_4_fu_560;
reg   [7:0] src_kernel_win_0_val_0_5_fu_564;
reg   [7:0] src_kernel_win_0_val_0_6_fu_568;
reg   [7:0] src_kernel_win_0_val_0_7_fu_572;
reg   [7:0] src_kernel_win_0_val_0_8_fu_576;
reg   [7:0] src_kernel_win_0_val_0_9_fu_580;
reg   [7:0] src_kernel_win_0_val_1_1_fu_584;
reg   [7:0] src_kernel_win_0_val_1_2_fu_588;
reg   [7:0] src_kernel_win_0_val_1_3_fu_592;
reg   [7:0] src_kernel_win_0_val_1_4_fu_596;
reg   [7:0] src_kernel_win_0_val_1_5_fu_600;
reg   [7:0] src_kernel_win_0_val_1_6_fu_604;
reg   [7:0] src_kernel_win_0_val_1_7_fu_608;
reg   [7:0] src_kernel_win_0_val_1_8_fu_612;
reg   [7:0] src_kernel_win_0_val_1_9_fu_616;
reg   [7:0] src_kernel_win_0_val_2_1_fu_620;
reg   [7:0] src_kernel_win_0_val_2_2_fu_624;
reg   [7:0] src_kernel_win_0_val_2_3_fu_628;
reg   [7:0] src_kernel_win_0_val_2_4_fu_632;
reg   [7:0] src_kernel_win_0_val_2_5_fu_636;
reg   [7:0] src_kernel_win_0_val_2_6_fu_640;
reg   [7:0] src_kernel_win_0_val_2_7_fu_644;
reg   [7:0] src_kernel_win_0_val_2_8_fu_648;
reg   [7:0] src_kernel_win_0_val_2_9_fu_652;
reg   [7:0] src_kernel_win_0_val_9_9_fu_656;
reg   [7:0] src_kernel_win_0_val_3_1_fu_660;
reg   [7:0] src_kernel_win_0_val_3_2_fu_664;
reg   [7:0] src_kernel_win_0_val_3_3_fu_668;
reg   [7:0] src_kernel_win_0_val_3_4_fu_672;
reg   [7:0] src_kernel_win_0_val_3_5_fu_676;
reg   [7:0] src_kernel_win_0_val_3_6_fu_680;
reg   [7:0] src_kernel_win_0_val_3_7_fu_684;
reg   [7:0] src_kernel_win_0_val_3_8_fu_688;
reg   [7:0] src_kernel_win_0_val_3_9_fu_692;
reg   [7:0] src_kernel_win_0_val_9_8_fu_696;
reg   [7:0] src_kernel_win_0_val_4_1_fu_700;
reg   [7:0] src_kernel_win_0_val_4_2_fu_704;
reg   [7:0] src_kernel_win_0_val_4_3_fu_708;
reg   [7:0] src_kernel_win_0_val_4_4_fu_712;
reg   [7:0] src_kernel_win_0_val_4_5_fu_716;
reg   [7:0] src_kernel_win_0_val_4_6_fu_720;
reg   [7:0] src_kernel_win_0_val_4_7_fu_724;
reg   [7:0] src_kernel_win_0_val_4_8_fu_728;
reg   [7:0] src_kernel_win_0_val_4_9_fu_732;
reg   [7:0] src_kernel_win_0_val_9_7_fu_736;
reg   [7:0] src_kernel_win_0_val_5_1_fu_740;
reg   [7:0] src_kernel_win_0_val_5_2_fu_744;
reg   [7:0] src_kernel_win_0_val_5_3_fu_748;
reg   [7:0] src_kernel_win_0_val_5_4_fu_752;
reg   [7:0] src_kernel_win_0_val_5_5_fu_756;
reg   [7:0] src_kernel_win_0_val_5_6_fu_760;
reg   [7:0] src_kernel_win_0_val_5_7_fu_764;
reg   [7:0] src_kernel_win_0_val_5_8_fu_768;
reg   [7:0] src_kernel_win_0_val_5_9_fu_772;
reg   [7:0] src_kernel_win_0_val_9_6_fu_776;
reg   [7:0] src_kernel_win_0_val_6_1_fu_780;
reg   [7:0] src_kernel_win_0_val_6_2_fu_784;
reg   [7:0] src_kernel_win_0_val_6_3_fu_788;
reg   [7:0] src_kernel_win_0_val_6_4_fu_792;
reg   [7:0] src_kernel_win_0_val_6_5_fu_796;
reg   [7:0] src_kernel_win_0_val_6_6_fu_800;
reg   [7:0] src_kernel_win_0_val_6_7_fu_804;
reg   [7:0] src_kernel_win_0_val_6_8_fu_808;
reg   [7:0] src_kernel_win_0_val_6_9_fu_812;
reg   [7:0] src_kernel_win_0_val_9_5_fu_816;
reg   [7:0] src_kernel_win_0_val_7_1_fu_820;
reg   [7:0] src_kernel_win_0_val_7_2_fu_824;
reg   [7:0] src_kernel_win_0_val_7_3_fu_828;
reg   [7:0] src_kernel_win_0_val_7_4_fu_832;
reg   [7:0] src_kernel_win_0_val_7_5_fu_836;
reg   [7:0] src_kernel_win_0_val_7_6_fu_840;
reg   [7:0] src_kernel_win_0_val_7_7_fu_844;
reg   [7:0] src_kernel_win_0_val_7_8_fu_848;
reg   [7:0] src_kernel_win_0_val_7_9_fu_852;
reg   [7:0] src_kernel_win_0_val_9_4_fu_856;
reg   [7:0] src_kernel_win_0_val_8_1_fu_860;
reg   [7:0] src_kernel_win_0_val_8_2_fu_864;
reg   [7:0] src_kernel_win_0_val_8_3_fu_868;
reg   [7:0] src_kernel_win_0_val_8_4_fu_872;
reg   [7:0] src_kernel_win_0_val_8_5_fu_876;
reg   [7:0] src_kernel_win_0_val_8_6_fu_880;
reg   [7:0] src_kernel_win_0_val_8_7_fu_884;
reg   [7:0] src_kernel_win_0_val_8_8_fu_888;
reg   [7:0] src_kernel_win_0_val_8_9_fu_892;
reg   [7:0] src_kernel_win_0_val_9_3_fu_896;
reg   [7:0] src_kernel_win_0_val_9_1_fu_900;
reg   [7:0] src_kernel_win_0_val_9_2_fu_904;
reg   [7:0] right_border_buf_0_val_9_0_fu_908;
wire   [7:0] col_buf_0_val_9_0_fu_4193_p3;
reg   [7:0] right_border_buf_0_val_8_0_fu_912;
wire   [7:0] col_buf_0_val_8_0_fu_4161_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_916;
wire   [7:0] col_buf_0_val_0_0_fu_3905_p3;
reg   [7:0] right_border_buf_0_val_7_0_fu_920;
wire   [7:0] col_buf_0_val_7_0_fu_4129_p3;
reg   [7:0] right_border_buf_0_val_6_0_fu_924;
wire   [7:0] col_buf_0_val_6_0_fu_4097_p3;
reg   [7:0] right_border_buf_0_val_5_0_fu_928;
wire   [7:0] col_buf_0_val_5_0_fu_4065_p3;
reg   [7:0] right_border_buf_0_val_4_0_fu_932;
wire   [7:0] col_buf_0_val_4_0_fu_4033_p3;
reg   [7:0] right_border_buf_0_val_3_0_fu_936;
wire   [7:0] col_buf_0_val_3_0_fu_4001_p3;
reg   [7:0] right_border_buf_0_val_2_0_fu_940;
wire   [7:0] col_buf_0_val_2_0_fu_3969_p3;
reg   [7:0] right_border_buf_0_val_1_0_fu_944;
wire   [7:0] col_buf_0_val_1_0_fu_3937_p3;
wire   [0:0] tmp_313_5_i_fu_2714_p2;
wire   [0:0] y_4_5_i_fu_2720_p2;
wire   [11:0] tmp_71_cast27803_i_fu_3342_p1;
wire   [10:0] tmp_3921_i_fu_3414_p2;
wire   [0:0] tmp_3941_i_fu_3420_p2;
wire   [3:0] tmp_100_fu_3425_p1;
wire   [3:0] tmp_83_fu_3429_p3;
wire   [10:0] p_assign_18_1_i_fu_3441_p2;
wire   [0:0] tmp_394_1_i_fu_3447_p2;
wire   [3:0] tmp_102_fu_3452_p1;
wire   [3:0] tmp_84_fu_3456_p3;
wire   [11:0] p_assign_18_2_i_fu_3468_p2;
wire   [0:0] tmp_394_2_i_fu_3474_p2;
wire   [3:0] tmp_104_fu_3479_p1;
wire   [3:0] tmp_85_fu_3483_p3;
wire   [11:0] p_assign_18_3_i_fu_3495_p2;
wire   [0:0] tmp_394_3_i_fu_3501_p2;
wire   [3:0] tmp_106_fu_3506_p1;
wire   [3:0] tmp_86_fu_3510_p3;
wire   [11:0] p_assign_18_4_i_fu_3522_p2;
wire   [0:0] tmp_394_4_i_fu_3528_p2;
wire   [3:0] tmp_109_fu_3533_p1;
wire   [3:0] tmp_87_fu_3537_p3;
wire   [11:0] p_assign_18_5_i_fu_3549_p2;
wire   [0:0] tmp_394_5_i_fu_3555_p2;
wire   [3:0] tmp_130_fu_3560_p1;
wire   [3:0] tmp_88_fu_3564_p3;
wire   [11:0] p_assign_18_6_i_fu_3576_p2;
wire   [0:0] tmp_394_6_i_fu_3582_p2;
wire   [3:0] tmp_131_fu_3587_p1;
wire   [3:0] tmp_89_fu_3591_p3;
wire   [11:0] p_assign_18_7_i_fu_3603_p2;
wire   [0:0] tmp_394_7_i_fu_3609_p2;
wire   [3:0] tmp_132_fu_3614_p1;
wire   [3:0] tmp_90_fu_3618_p3;
wire   [11:0] p_assign_18_8_i_fu_3630_p2;
wire   [0:0] tmp_394_8_i_fu_3636_p2;
wire   [3:0] tmp_133_fu_3641_p1;
wire   [3:0] tmp_91_fu_3645_p3;
wire   [11:0] p_assign_18_9_i_fu_3657_p2;
wire   [0:0] tmp_134_fu_3663_p3;
wire   [0:0] tmp_394_9_i_fu_3677_p2;
wire   [0:0] rev_fu_3671_p2;
wire   [0:0] tmp_135_fu_3688_p3;
wire   [0:0] or_cond_i411_i_i_i3_9_i_fu_3682_p2;
wire   [3:0] tmp_136_fu_3696_p1;
wire   [3:0] tmp_92_fu_3700_p3;
wire   [3:0] tmp_93_fu_3707_p3;
wire   [11:0] tmp_80_cast27802_i_fu_3720_p1;
wire   [11:0] ImagLoc_x_fu_3741_p2;
wire   [0:0] tmp_138_fu_3751_p3;
wire   [0:0] tmp_90_i_fu_3765_p2;
wire   [0:0] rev8_fu_3759_p2;
wire   [0:0] tmp_87_i_fu_3735_p2;
wire   [10:0] p_assign_3_fu_3794_p3;
wire   [10:0] x_fu_3800_p3;
wire   [3:0] tmp_140_fu_3820_p1;
wire   [7:0] tmp_94_fu_3880_p12;
wire   [7:0] tmp_95_fu_3912_p12;
wire   [7:0] tmp_97_fu_3944_p12;
wire   [7:0] tmp_99_fu_3976_p12;
wire   [7:0] tmp_101_fu_4008_p12;
wire   [7:0] tmp_103_fu_4040_p12;
wire   [7:0] tmp_105_fu_4072_p12;
wire   [7:0] tmp_107_fu_4104_p12;
wire   [7:0] tmp_108_fu_4136_p12;
wire   [7:0] tmp_110_fu_4168_p12;
wire   [7:0] tmp_111_fu_4250_p12;
wire   [7:0] tmp_112_fu_4282_p12;
wire   [7:0] tmp_113_fu_4314_p12;
wire   [7:0] tmp_114_fu_4346_p12;
wire   [7:0] tmp_115_fu_4378_p12;
wire   [7:0] tmp_116_fu_4410_p12;
wire   [7:0] tmp_117_fu_4442_p12;
wire   [7:0] tmp_118_fu_4474_p12;
wire   [7:0] tmp_119_fu_4506_p12;
wire   [7:0] tmp_120_fu_4538_p12;
wire   [7:0] p_temp_2_0_i_fu_4576_p3;
wire   [0:0] tmp_432_0_1_i_fu_4583_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i_fu_4589_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_1_fu_4658_p3;
wire   [7:0] p_059_i_i_i181_3_0_2_i_fu_4663_p3;
wire   [0:0] tmp_432_0_3_i_fu_4669_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_2_fu_4674_p3;
wire   [0:0] tmp_432_0_4_i_fu_4688_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_3_fu_4692_p3;
wire   [0:0] tmp_432_0_5_i_fu_4704_p2;
wire   [7:0] p_059_i_i_i181_3_0_5_i_fu_4716_p3;
wire   [0:0] tmp_432_0_6_i_fu_4721_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_5_fu_4726_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_6_fu_4745_p3;
wire   [7:0] p_059_i_i_i181_3_0_7_i_fu_4750_p3;
wire   [0:0] tmp_432_0_8_i_fu_4756_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_7_fu_4761_p3;
wire   [0:0] tmp_432_0_9_i_fu_4775_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_8_fu_4779_p3;
wire   [0:0] tmp_432_1_i_fu_4818_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_9_fu_4823_p3;
wire   [0:0] tmp_432_1_1_i_fu_4836_p2;
wire   [7:0] p_059_i_i_i181_3_1_1_i_fu_4918_p3;
wire   [0:0] tmp_432_1_2_i_fu_4923_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_10_fu_4928_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_11_fu_4947_p3;
wire   [7:0] p_059_i_i_i181_3_1_3_i_fu_4952_p3;
wire   [0:0] tmp_432_1_4_i_fu_4958_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_12_fu_4963_p3;
wire   [0:0] tmp_432_1_5_i_fu_4977_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_13_fu_4981_p3;
wire   [0:0] tmp_432_1_6_i_fu_4993_p2;
wire   [7:0] p_059_i_i_i181_3_1_6_i_fu_5005_p3;
wire   [0:0] tmp_432_1_7_i_fu_5010_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_15_fu_5015_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_16_fu_5034_p3;
wire   [7:0] p_059_i_i_i181_3_1_8_i_fu_5039_p3;
wire   [0:0] tmp_432_1_9_i_fu_5045_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_17_fu_5050_p3;
wire   [0:0] tmp_432_2_i_fu_5091_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_18_fu_5096_p3;
wire   [0:0] tmp_432_2_1_i_fu_5109_p2;
wire   [7:0] p_059_i_i_i181_3_2_1_i_fu_5191_p3;
wire   [0:0] tmp_432_2_2_i_fu_5196_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_20_fu_5201_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_21_fu_5220_p3;
wire   [7:0] p_059_i_i_i181_3_2_3_i_fu_5225_p3;
wire   [0:0] tmp_432_2_4_i_fu_5231_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_22_fu_5236_p3;
wire   [0:0] tmp_432_2_5_i_fu_5250_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_23_fu_5254_p3;
wire   [0:0] tmp_432_2_6_i_fu_5266_p2;
wire   [7:0] p_059_i_i_i181_3_2_6_i_fu_5278_p3;
wire   [0:0] tmp_432_2_7_i_fu_5283_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_25_fu_5288_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_26_fu_5307_p3;
wire   [7:0] p_059_i_i_i181_3_2_8_i_fu_5312_p3;
wire   [0:0] tmp_432_2_9_i_fu_5318_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_27_fu_5323_p3;
wire   [0:0] tmp_432_3_i_fu_5364_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_28_fu_5369_p3;
wire   [0:0] tmp_432_3_1_i_fu_5382_p2;
wire   [7:0] p_059_i_i_i181_3_3_1_i_fu_5464_p3;
wire   [0:0] tmp_432_3_2_i_fu_5469_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_30_fu_5474_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_31_fu_5493_p3;
wire   [7:0] p_059_i_i_i181_3_3_3_i_fu_5498_p3;
wire   [0:0] tmp_432_3_4_i_fu_5504_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_32_fu_5509_p3;
wire   [0:0] tmp_432_3_5_i_fu_5523_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_33_fu_5527_p3;
wire   [0:0] tmp_432_3_6_i_fu_5539_p2;
wire   [7:0] p_059_i_i_i181_3_3_6_i_fu_5551_p3;
wire   [0:0] tmp_432_3_7_i_fu_5556_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_35_fu_5561_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_36_fu_5580_p3;
wire   [7:0] p_059_i_i_i181_3_3_8_i_fu_5585_p3;
wire   [0:0] tmp_432_3_9_i_fu_5591_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_37_fu_5596_p3;
wire   [0:0] tmp_432_4_i_fu_5637_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_38_fu_5642_p3;
wire   [0:0] tmp_432_4_1_i_fu_5655_p2;
wire   [7:0] p_059_i_i_i181_3_4_1_i_fu_5737_p3;
wire   [0:0] tmp_432_4_2_i_fu_5742_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_40_fu_5747_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_41_fu_5766_p3;
wire   [7:0] p_059_i_i_i181_3_4_3_i_fu_5771_p3;
wire   [0:0] tmp_432_4_4_i_fu_5777_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_42_fu_5782_p3;
wire   [0:0] tmp_432_4_5_i_fu_5796_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_43_fu_5800_p3;
wire   [0:0] tmp_432_4_6_i_fu_5812_p2;
wire   [7:0] p_059_i_i_i181_3_4_6_i_fu_5824_p3;
wire   [0:0] tmp_432_4_7_i_fu_5829_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_45_fu_5834_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_46_fu_5853_p3;
wire   [7:0] p_059_i_i_i181_3_4_8_i_fu_5858_p3;
wire   [0:0] tmp_432_4_9_i_fu_5864_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_47_fu_5869_p3;
wire   [0:0] tmp_432_5_i_fu_5910_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_48_fu_5915_p3;
wire   [0:0] tmp_432_5_1_i_fu_5928_p2;
wire   [7:0] p_059_i_i_i181_3_5_1_i_fu_6010_p3;
wire   [0:0] tmp_432_5_2_i_fu_6015_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_50_fu_6020_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_51_fu_6039_p3;
wire   [7:0] p_059_i_i_i181_3_5_3_i_fu_6044_p3;
wire   [0:0] tmp_432_5_4_i_fu_6050_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_52_fu_6055_p3;
wire   [0:0] tmp_432_5_5_i_fu_6069_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_53_fu_6073_p3;
wire   [0:0] tmp_432_5_6_i_fu_6085_p2;
wire   [7:0] p_059_i_i_i181_3_5_6_i_fu_6097_p3;
wire   [0:0] tmp_432_5_7_i_fu_6102_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_55_fu_6107_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_56_fu_6126_p3;
wire   [7:0] p_059_i_i_i181_3_5_8_i_fu_6131_p3;
wire   [0:0] tmp_432_5_9_i_fu_6137_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_57_fu_6142_p3;
wire   [0:0] tmp_432_6_i_fu_6183_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_58_fu_6188_p3;
wire   [0:0] tmp_432_6_1_i_fu_6201_p2;
wire   [7:0] p_059_i_i_i181_3_6_1_i_fu_6283_p3;
wire   [0:0] tmp_432_6_2_i_fu_6288_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_60_fu_6293_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_61_fu_6312_p3;
wire   [7:0] p_059_i_i_i181_3_6_3_i_fu_6317_p3;
wire   [0:0] tmp_432_6_4_i_fu_6323_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_62_fu_6328_p3;
wire   [0:0] tmp_432_6_5_i_fu_6342_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_63_fu_6346_p3;
wire   [0:0] tmp_432_6_6_i_fu_6358_p2;
wire   [7:0] p_059_i_i_i181_3_6_6_i_fu_6370_p3;
wire   [0:0] tmp_432_6_7_i_fu_6375_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_65_fu_6380_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_66_fu_6399_p3;
wire   [7:0] p_059_i_i_i181_3_6_8_i_fu_6404_p3;
wire   [0:0] tmp_432_6_9_i_fu_6410_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_67_fu_6415_p3;
wire   [0:0] tmp_432_7_i_fu_6456_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_68_fu_6461_p3;
wire   [0:0] tmp_432_7_1_i_fu_6474_p2;
wire   [7:0] p_059_i_i_i181_3_7_1_i_fu_6556_p3;
wire   [0:0] tmp_432_7_2_i_fu_6561_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_70_fu_6566_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_71_fu_6585_p3;
wire   [7:0] p_059_i_i_i181_3_7_3_i_fu_6590_p3;
wire   [0:0] tmp_432_7_4_i_fu_6596_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_72_fu_6601_p3;
wire   [0:0] tmp_432_7_5_i_fu_6615_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_73_fu_6619_p3;
wire   [0:0] tmp_432_7_6_i_fu_6631_p2;
wire   [7:0] p_059_i_i_i181_3_7_6_i_fu_6643_p3;
wire   [0:0] tmp_432_7_7_i_fu_6648_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_75_fu_6653_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_76_fu_6672_p3;
wire   [7:0] p_059_i_i_i181_3_7_8_i_fu_6677_p3;
wire   [0:0] tmp_432_7_9_i_fu_6683_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_77_fu_6688_p3;
wire   [0:0] tmp_432_8_i_fu_6729_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_78_fu_6734_p3;
wire   [0:0] tmp_432_8_1_i_fu_6747_p2;
wire   [7:0] p_059_i_i_i181_3_8_1_i_fu_6829_p3;
wire   [0:0] tmp_432_8_2_i_fu_6834_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_80_fu_6839_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_81_fu_6858_p3;
wire   [7:0] p_059_i_i_i181_3_8_3_i_fu_6863_p3;
wire   [0:0] tmp_432_8_4_i_fu_6869_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_82_fu_6874_p3;
wire   [0:0] tmp_432_8_5_i_fu_6888_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_83_fu_6892_p3;
wire   [0:0] tmp_432_8_6_i_fu_6904_p2;
wire   [7:0] p_059_i_i_i181_3_8_6_i_fu_6916_p3;
wire   [0:0] tmp_432_8_7_i_fu_6921_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_85_fu_6926_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_86_fu_6945_p3;
wire   [7:0] p_059_i_i_i181_3_8_8_i_fu_6950_p3;
wire   [0:0] tmp_432_8_9_i_fu_6956_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_87_fu_6961_p3;
wire   [0:0] tmp_432_9_i_fu_7002_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_88_fu_7007_p3;
wire   [0:0] tmp_432_9_1_i_fu_7020_p2;
wire   [7:0] p_059_i_i_i181_3_9_1_i_fu_7102_p3;
wire   [0:0] tmp_432_9_2_i_fu_7107_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_90_fu_7112_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_91_fu_7131_p3;
wire   [7:0] p_059_i_i_i181_3_9_3_i_fu_7136_p3;
wire   [0:0] tmp_432_9_4_i_fu_7142_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_92_fu_7147_p3;
wire   [0:0] tmp_432_9_5_i_fu_7161_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_93_fu_7165_p3;
wire   [0:0] tmp_432_9_6_i_fu_7177_p2;
wire   [7:0] p_059_i_i_i181_3_9_6_i_fu_7189_p3;
wire   [0:0] tmp_432_9_7_i_fu_7194_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_95_fu_7199_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_96_fu_7218_p3;
wire   [7:0] p_059_i_i_i181_3_9_8_i_fu_7223_p3;
wire   [0:0] tmp_432_9_9_i_fu_7229_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_97_fu_7234_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_6936;
reg    ap_sig_bdd_6938;
reg    ap_sig_bdd_6935;
reg    ap_sig_bdd_6941;
reg    ap_sig_bdd_6943;
reg    ap_sig_bdd_6945;
reg    ap_sig_bdd_6947;


morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_10_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_10_i_address0 ),
    .ce0( k_buf_0_val_10_i_ce0 ),
    .q0( k_buf_0_val_10_i_q0 ),
    .address1( k_buf_0_val_10_i_address1 ),
    .ce1( k_buf_0_val_10_i_ce1 ),
    .we1( k_buf_0_val_10_i_we1 ),
    .d1( k_buf_0_val_10_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_11_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_11_i_address0 ),
    .ce0( k_buf_0_val_11_i_ce0 ),
    .q0( k_buf_0_val_11_i_q0 ),
    .address1( k_buf_0_val_11_i_address1 ),
    .ce1( k_buf_0_val_11_i_ce1 ),
    .we1( k_buf_0_val_11_i_we1 ),
    .d1( k_buf_0_val_11_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_12_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_12_i_address0 ),
    .ce0( k_buf_0_val_12_i_ce0 ),
    .q0( k_buf_0_val_12_i_q0 ),
    .address1( k_buf_0_val_12_i_address1 ),
    .ce1( k_buf_0_val_12_i_ce1 ),
    .we1( k_buf_0_val_12_i_we1 ),
    .d1( k_buf_0_val_12_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_13_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_13_i_address0 ),
    .ce0( k_buf_0_val_13_i_ce0 ),
    .q0( k_buf_0_val_13_i_q0 ),
    .address1( k_buf_0_val_13_i_address1 ),
    .ce1( k_buf_0_val_13_i_ce1 ),
    .we1( k_buf_0_val_13_i_we1 ),
    .d1( k_buf_0_val_13_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_14_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_14_i_address0 ),
    .ce0( k_buf_0_val_14_i_ce0 ),
    .q0( k_buf_0_val_14_i_q0 ),
    .address1( k_buf_0_val_14_i_address1 ),
    .ce1( k_buf_0_val_14_i_ce1 ),
    .we1( k_buf_0_val_14_i_we1 ),
    .d1( k_buf_0_val_14_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_15_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_15_i_address0 ),
    .ce0( k_buf_0_val_15_i_ce0 ),
    .q0( k_buf_0_val_15_i_q0 ),
    .address1( k_buf_0_val_15_i_address1 ),
    .ce1( k_buf_0_val_15_i_ce1 ),
    .we1( k_buf_0_val_15_i_we1 ),
    .d1( k_buf_0_val_15_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_16_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_16_i_address0 ),
    .ce0( k_buf_0_val_16_i_ce0 ),
    .q0( k_buf_0_val_16_i_q0 ),
    .address1( k_buf_0_val_16_i_address1 ),
    .ce1( k_buf_0_val_16_i_ce1 ),
    .we1( k_buf_0_val_16_i_we1 ),
    .d1( k_buf_0_val_16_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_17_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_17_i_address0 ),
    .ce0( k_buf_0_val_17_i_ce0 ),
    .q0( k_buf_0_val_17_i_q0 ),
    .address1( k_buf_0_val_17_i_address1 ),
    .ce1( k_buf_0_val_17_i_ce1 ),
    .we1( k_buf_0_val_17_i_we1 ),
    .d1( k_buf_0_val_17_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_18_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_18_i_address0 ),
    .ce0( k_buf_0_val_18_i_ce0 ),
    .q0( k_buf_0_val_18_i_q0 ),
    .address1( k_buf_0_val_18_i_address1 ),
    .ce1( k_buf_0_val_18_i_ce1 ),
    .we1( k_buf_0_val_18_i_we1 ),
    .d1( k_buf_0_val_18_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_19_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_19_i_address0 ),
    .ce0( k_buf_0_val_19_i_ce0 ),
    .q0( k_buf_0_val_19_i_q0 ),
    .address1( k_buf_0_val_19_i_address1 ),
    .ce1( k_buf_0_val_19_i_ce1 ),
    .we1( k_buf_0_val_19_i_we1 ),
    .d1( k_buf_0_val_19_i_d1 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U590(
    .din1( right_border_buf_0_val_0_0_fu_916 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_94_fu_3880_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U591(
    .din1( right_border_buf_0_val_1_0_fu_944 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_95_fu_3912_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U592(
    .din1( right_border_buf_0_val_2_0_fu_940 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_97_fu_3944_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U593(
    .din1( right_border_buf_0_val_3_0_fu_936 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_99_fu_3976_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U594(
    .din1( right_border_buf_0_val_4_0_fu_932 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_101_fu_4008_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U595(
    .din1( right_border_buf_0_val_5_0_fu_928 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_103_fu_4040_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U596(
    .din1( right_border_buf_0_val_6_0_fu_924 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_105_fu_4072_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U597(
    .din1( right_border_buf_0_val_7_0_fu_920 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_107_fu_4104_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U598(
    .din1( right_border_buf_0_val_8_0_fu_912 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_108_fu_4136_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U599(
    .din1( right_border_buf_0_val_9_0_fu_908 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8662 ),
    .dout( tmp_110_fu_4168_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U600(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_i_reg_8564 ),
    .dout( tmp_111_fu_4250_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U601(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_1_t_i_reg_8569 ),
    .dout( tmp_112_fu_4282_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U602(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_2_t_i_reg_8574 ),
    .dout( tmp_113_fu_4314_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U603(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_3_t_i_reg_8579 ),
    .dout( tmp_114_fu_4346_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U604(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_4_t_i_reg_8584 ),
    .dout( tmp_115_fu_4378_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U605(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_5_t_i_reg_8589 ),
    .dout( tmp_116_fu_4410_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U606(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_6_t_i_reg_8594 ),
    .dout( tmp_117_fu_4442_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U607(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_7_t_i_reg_8599 ),
    .dout( tmp_118_fu_4474_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U608(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_8_t_i_reg_8604 ),
    .dout( tmp_119_fu_4506_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U609(
    .din1( col_buf_0_val_0_0_fu_3905_p3 ),
    .din2( col_buf_0_val_1_0_fu_3937_p3 ),
    .din3( col_buf_0_val_2_0_fu_3969_p3 ),
    .din4( col_buf_0_val_3_0_fu_4001_p3 ),
    .din5( col_buf_0_val_4_0_fu_4033_p3 ),
    .din6( col_buf_0_val_5_0_fu_4065_p3 ),
    .din7( col_buf_0_val_6_0_fu_4097_p3 ),
    .din8( col_buf_0_val_7_0_fu_4129_p3 ),
    .din9( col_buf_0_val_8_0_fu_4161_p3 ),
    .din10( col_buf_0_val_9_0_fu_4193_p3 ),
    .din11( row_assign_19_9_t_i_reg_8609 ),
    .dout( tmp_120_fu_4538_p12 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == exitcond_fu_3724_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it61
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it62
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_3)) begin
        p_014_0_i_i_i3_i_reg_2684 <= i_V_reg_8507;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_014_0_i_i_i3_i_reg_2684 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3724_p2))) begin
        p_027_0_i_i_i3_i_reg_2695 <= j_V_fu_3729_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
        p_027_0_i_i_i3_i_reg_2695 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1 <= brmerge6_i_reg_8638;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it1 <= exitcond_reg_8614;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it1 <= or_cond_i_i_i3_i_reg_8652;
        ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 <= or_cond_i_i_i_i3_i_reg_8628;
        exitcond_reg_8614 <= exitcond_fu_3724_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
        ap_reg_ppstg_exitcond_reg_8614_pp0_it10 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it9;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it11 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it10;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it12 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it11;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it13 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it12;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it14 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it13;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it15 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it14;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it16 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it15;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it17 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it16;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it18 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it17;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it19 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it18;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it2 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it1;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it20 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it19;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it21 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it20;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it22 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it21;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it23 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it22;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it24 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it23;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it25 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it24;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it26 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it25;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it27 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it26;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it28 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it27;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it29 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it28;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it3 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it2;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it30 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it29;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it31 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it30;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it32 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it31;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it33 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it32;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it34 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it33;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it35 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it34;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it36 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it35;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it37 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it36;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it38 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it37;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it39 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it38;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it4 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it3;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it40 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it39;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it41 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it40;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it42 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it41;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it43 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it42;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it44 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it43;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it45 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it44;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it46 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it45;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it47 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it46;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it48 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it47;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it49 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it48;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it5 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it4;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it50 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it49;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it51 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it50;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it52 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it51;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it53 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it52;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it54 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it53;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it55 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it54;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it6 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it5;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it7 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it6;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it8 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it7;
        ap_reg_ppstg_exitcond_reg_8614_pp0_it9 <= ap_reg_ppstg_exitcond_reg_8614_pp0_it8;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it10 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it9;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it11 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it10;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it12 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it11;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it12;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it14 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it15 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it14;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it16 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it15;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it17 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it16;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it18 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it17;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it18;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it1;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it20 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it21 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it20;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it22 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it21;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it23 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it22;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it24 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it23;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it24;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it26 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it27 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it26;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it28 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it27;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it29 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it28;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it30 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it29;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it30;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it32 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it33 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it32;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it34 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it33;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it35 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it34;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it36 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it35;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it36;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it38 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it39 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it38;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it40 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it39;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it41 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it40;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it42 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it41;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it42;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it44 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it45 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it44;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it46 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it45;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it47 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it46;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it48 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it47;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it48;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it5 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it4;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it50 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it51 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it50;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it52 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it51;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it53 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it52;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it54 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it53;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it54;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it56 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it57 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it56;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it58 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it57;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it59 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it58;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it6 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it5;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it60 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it59;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it61 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it60;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it6;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it8 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it9 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it3 <= src_kernel_win_0_val_0_0_reg_8765;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it57 <= src_kernel_win_0_val_0_1_lo_1_reg_9677;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it57 <= src_kernel_win_0_val_0_2_lo_2_reg_9683;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9689_pp0_it57 <= src_kernel_win_0_val_0_3_lo_3_reg_9689;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9689_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9689_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9695_pp0_it57 <= src_kernel_win_0_val_0_4_lo_3_reg_9695;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9695_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9695_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_3_reg_9701_pp0_it57 <= src_kernel_win_0_val_0_5_lo_3_reg_9701;
        ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_3_reg_9707_pp0_it57 <= src_kernel_win_0_val_0_6_lo_3_reg_9707;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it3 <= src_kernel_win_0_val_1_0_reg_8772;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it51 <= src_kernel_win_0_val_1_1_lo_3_reg_9579;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it51 <= src_kernel_win_0_val_1_2_lo_3_reg_9585;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9591_pp0_it51 <= src_kernel_win_0_val_1_3_lo_3_reg_9591;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9591_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9591_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9597_pp0_it51 <= src_kernel_win_0_val_1_4_lo_3_reg_9597;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9597_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9597_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_3_reg_9603_pp0_it51 <= src_kernel_win_0_val_1_5_lo_3_reg_9603;
        ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_3_reg_9609_pp0_it51 <= src_kernel_win_0_val_1_6_lo_3_reg_9609;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it3 <= src_kernel_win_0_val_2_0_reg_8779;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it45 <= src_kernel_win_0_val_2_1_lo_3_reg_9481;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it45 <= src_kernel_win_0_val_2_2_lo_3_reg_9487;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9493_pp0_it45 <= src_kernel_win_0_val_2_3_lo_3_reg_9493;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9493_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9493_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9499_pp0_it45 <= src_kernel_win_0_val_2_4_lo_3_reg_9499;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9499_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9499_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_3_reg_9505_pp0_it45 <= src_kernel_win_0_val_2_5_lo_3_reg_9505;
        ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_3_reg_9511_pp0_it45 <= src_kernel_win_0_val_2_6_lo_3_reg_9511;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it3 <= src_kernel_win_0_val_3_0_reg_8786;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it39 <= src_kernel_win_0_val_3_1_lo_3_reg_9383;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it39 <= src_kernel_win_0_val_3_2_lo_3_reg_9389;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9395_pp0_it39 <= src_kernel_win_0_val_3_3_lo_3_reg_9395;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9395_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9395_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9401_pp0_it39 <= src_kernel_win_0_val_3_4_lo_3_reg_9401;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9401_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9401_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_3_reg_9407_pp0_it39 <= src_kernel_win_0_val_3_5_lo_3_reg_9407;
        ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_3_reg_9413_pp0_it39 <= src_kernel_win_0_val_3_6_lo_3_reg_9413;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it3 <= src_kernel_win_0_val_4_0_reg_8793;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it33 <= src_kernel_win_0_val_4_1_lo_3_reg_9285;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it33 <= src_kernel_win_0_val_4_2_lo_3_reg_9291;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9297_pp0_it33 <= src_kernel_win_0_val_4_3_lo_3_reg_9297;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9297_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9297_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9303_pp0_it33 <= src_kernel_win_0_val_4_4_lo_3_reg_9303;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9303_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9303_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_3_reg_9309_pp0_it33 <= src_kernel_win_0_val_4_5_lo_3_reg_9309;
        ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_3_reg_9315_pp0_it33 <= src_kernel_win_0_val_4_6_lo_3_reg_9315;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it3 <= src_kernel_win_0_val_5_0_reg_8800;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it27 <= src_kernel_win_0_val_5_1_lo_3_reg_9187;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it27 <= src_kernel_win_0_val_5_2_lo_3_reg_9193;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9199_pp0_it27 <= src_kernel_win_0_val_5_3_lo_3_reg_9199;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9199_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9199_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9205_pp0_it27 <= src_kernel_win_0_val_5_4_lo_3_reg_9205;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9205_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9205_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_3_reg_9211_pp0_it27 <= src_kernel_win_0_val_5_5_lo_3_reg_9211;
        ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_3_reg_9217_pp0_it27 <= src_kernel_win_0_val_5_6_lo_3_reg_9217;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it3 <= src_kernel_win_0_val_6_0_reg_8807;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it21 <= src_kernel_win_0_val_6_1_lo_3_reg_9089;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it21 <= src_kernel_win_0_val_6_2_lo_3_reg_9095;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9101_pp0_it21 <= src_kernel_win_0_val_6_3_lo_3_reg_9101;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9101_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9101_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9107_pp0_it21 <= src_kernel_win_0_val_6_4_lo_3_reg_9107;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9107_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9107_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_3_reg_9113_pp0_it21 <= src_kernel_win_0_val_6_5_lo_3_reg_9113;
        ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_3_reg_9119_pp0_it21 <= src_kernel_win_0_val_6_6_lo_3_reg_9119;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it3 <= src_kernel_win_0_val_7_0_reg_8814;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it15 <= src_kernel_win_0_val_7_1_lo_3_reg_8991;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it15 <= src_kernel_win_0_val_7_2_lo_3_reg_8997;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9003_pp0_it15 <= src_kernel_win_0_val_7_3_lo_3_reg_9003;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9003_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9003_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9009_pp0_it15 <= src_kernel_win_0_val_7_4_lo_3_reg_9009;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9009_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9009_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_3_reg_9015_pp0_it15 <= src_kernel_win_0_val_7_5_lo_3_reg_9015;
        ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_3_reg_9021_pp0_it15 <= src_kernel_win_0_val_7_6_lo_3_reg_9021;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it3 <= src_kernel_win_0_val_8_0_reg_8821;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it9 <= src_kernel_win_0_val_8_1_lo_3_reg_8893;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it9 <= src_kernel_win_0_val_8_2_lo_3_reg_8899;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8905_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8905_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8905_pp0_it9 <= src_kernel_win_0_val_8_3_lo_3_reg_8905;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8911_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8911_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8911_pp0_it9 <= src_kernel_win_0_val_8_4_lo_3_reg_8911;
        ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_3_reg_8917_pp0_it9 <= src_kernel_win_0_val_8_5_lo_3_reg_8917;
        ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_3_reg_8923_pp0_it9 <= src_kernel_win_0_val_8_6_lo_3_reg_8923;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it3 <= src_kernel_win_0_val_9_0_reg_8828;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it3 <= src_kernel_win_0_val_9_1_lo_3_reg_8834;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it3 <= src_kernel_win_0_val_9_2_1_reg_8759;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8753_pp0_it3 <= src_kernel_win_0_val_9_3_2_reg_8753;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8753_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8753_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_4_3_reg_8747_pp0_it3 <= src_kernel_win_0_val_9_4_3_reg_8747;
        ap_reg_ppstg_src_kernel_win_0_val_9_5_3_reg_8741_pp0_it3 <= src_kernel_win_0_val_9_5_3_reg_8741;
        src_kernel_win_0_val_9_2_1_reg_8759 <= src_kernel_win_0_val_9_2_fu_904;
        src_kernel_win_0_val_9_3_2_reg_8753 <= src_kernel_win_0_val_9_3_fu_896;
        src_kernel_win_0_val_9_4_3_reg_8747 <= src_kernel_win_0_val_9_4_fu_856;
        src_kernel_win_0_val_9_5_3_reg_8741 <= src_kernel_win_0_val_9_5_fu_816;
        src_kernel_win_0_val_9_6_3_reg_8735 <= src_kernel_win_0_val_9_6_fu_776;
        src_kernel_win_0_val_9_7_3_reg_8730 <= src_kernel_win_0_val_9_7_fu_736;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3724_p2))) begin
        brmerge6_i_reg_8638 <= brmerge6_i_fu_3784_p2;
        or_cond_i_i_i3_i_reg_8652 <= or_cond_i_i_i3_i_fu_3789_p2;
        or_cond_i_i_i_i3_i_reg_8628 <= or_cond_i_i_i_i3_i_fu_3770_p2;
        tmp_137_reg_8623 <= tmp_137_fu_3747_p1;
        tmp_139_reg_8633 <= ImagLoc_x_fu_3741_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_reg_8614))) begin
        col_assign_5_t_i_reg_8662 <= col_assign_5_t_i_fu_3824_p2;
        k_buf_0_val_10_i_addr_reg_8656 <= tmp_101_i_fu_3806_p1;
        k_buf_0_val_11_i_addr_reg_8676 <= tmp_101_i_fu_3806_p1;
        k_buf_0_val_12_i_addr_reg_8682 <= tmp_101_i_fu_3806_p1;
        k_buf_0_val_13_i_addr_reg_8688 <= tmp_101_i_fu_3806_p1;
        k_buf_0_val_14_i_addr_reg_8694 <= tmp_101_i_fu_3806_p1;
        k_buf_0_val_15_i_addr_reg_8700 <= tmp_101_i_fu_3806_p1;
        k_buf_0_val_16_i_addr_reg_8706 <= tmp_101_i_fu_3806_p1;
        k_buf_0_val_17_i_addr_reg_8712 <= tmp_101_i_fu_3806_p1;
        k_buf_0_val_18_i_addr_reg_8718 <= tmp_101_i_fu_3806_p1;
        k_buf_0_val_19_i_addr_reg_8724 <= tmp_101_i_fu_3806_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_read_reg_7929 <= heightloop_1_reload_dout;
        p_neg392_i_i_i2_cast_reload_rea_reg_7939 <= p_neg392_i_i_i2_cast_reload_dout;
        tmp_41_reload_read_reg_7953 <= tmp_41_reload_dout;
        tmp_423_0_1_i_reg_7985 <= tmp_423_0_1_i_fu_2736_p2;
        tmp_423_0_2_i_reg_7990 <= tmp_423_0_2_i_fu_2742_p2;
        tmp_423_0_3_i_reg_7995 <= tmp_423_0_3_i_fu_2748_p2;
        tmp_423_0_4_i_reg_8000 <= tmp_423_0_4_i_fu_2754_p2;
        tmp_423_0_5_i_reg_8005 <= tmp_423_0_5_i_fu_2760_p2;
        tmp_423_0_6_i_reg_8010 <= tmp_423_0_6_i_fu_2766_p2;
        tmp_423_0_7_i_reg_8015 <= tmp_423_0_7_i_fu_2772_p2;
        tmp_423_0_8_i_reg_8020 <= tmp_423_0_8_i_fu_2778_p2;
        tmp_423_0_9_i_reg_8025 <= tmp_423_0_9_i_fu_2784_p2;
        tmp_423_0_i_reg_7980 <= tmp_423_0_i_fu_2730_p2;
        tmp_423_1_1_i_reg_8035 <= tmp_423_1_1_i_fu_2796_p2;
        tmp_423_1_2_i_reg_8040 <= tmp_423_1_2_i_fu_2802_p2;
        tmp_423_1_3_i_reg_8045 <= tmp_423_1_3_i_fu_2808_p2;
        tmp_423_1_4_i_reg_8050 <= tmp_423_1_4_i_fu_2814_p2;
        tmp_423_1_5_i_reg_8055 <= tmp_423_1_5_i_fu_2820_p2;
        tmp_423_1_6_i_reg_8060 <= tmp_423_1_6_i_fu_2826_p2;
        tmp_423_1_7_i_reg_8065 <= tmp_423_1_7_i_fu_2832_p2;
        tmp_423_1_8_i_reg_8070 <= tmp_423_1_8_i_fu_2838_p2;
        tmp_423_1_9_i_reg_8075 <= tmp_423_1_9_i_fu_2844_p2;
        tmp_423_1_i_reg_8030 <= tmp_423_1_i_fu_2790_p2;
        tmp_423_2_1_i_reg_8085 <= tmp_423_2_1_i_fu_2856_p2;
        tmp_423_2_2_i_reg_8090 <= tmp_423_2_2_i_fu_2862_p2;
        tmp_423_2_3_i_reg_8095 <= tmp_423_2_3_i_fu_2868_p2;
        tmp_423_2_4_i_reg_8100 <= tmp_423_2_4_i_fu_2874_p2;
        tmp_423_2_5_i_reg_8105 <= tmp_423_2_5_i_fu_2880_p2;
        tmp_423_2_6_i_reg_8110 <= tmp_423_2_6_i_fu_2886_p2;
        tmp_423_2_7_i_reg_8115 <= tmp_423_2_7_i_fu_2892_p2;
        tmp_423_2_8_i_reg_8120 <= tmp_423_2_8_i_fu_2898_p2;
        tmp_423_2_9_i_reg_8125 <= tmp_423_2_9_i_fu_2904_p2;
        tmp_423_2_i_reg_8080 <= tmp_423_2_i_fu_2850_p2;
        tmp_423_3_1_i_reg_8135 <= tmp_423_3_1_i_fu_2916_p2;
        tmp_423_3_2_i_reg_8140 <= tmp_423_3_2_i_fu_2922_p2;
        tmp_423_3_3_i_reg_8145 <= tmp_423_3_3_i_fu_2928_p2;
        tmp_423_3_4_i_reg_8150 <= tmp_423_3_4_i_fu_2934_p2;
        tmp_423_3_5_i_reg_8155 <= tmp_423_3_5_i_fu_2940_p2;
        tmp_423_3_6_i_reg_8160 <= tmp_423_3_6_i_fu_2946_p2;
        tmp_423_3_7_i_reg_8165 <= tmp_423_3_7_i_fu_2952_p2;
        tmp_423_3_8_i_reg_8170 <= tmp_423_3_8_i_fu_2958_p2;
        tmp_423_3_9_i_reg_8175 <= tmp_423_3_9_i_fu_2964_p2;
        tmp_423_3_i_reg_8130 <= tmp_423_3_i_fu_2910_p2;
        tmp_423_4_1_i_reg_8185 <= tmp_423_4_1_i_fu_2976_p2;
        tmp_423_4_2_i_reg_8190 <= tmp_423_4_2_i_fu_2982_p2;
        tmp_423_4_3_i_reg_8195 <= tmp_423_4_3_i_fu_2988_p2;
        tmp_423_4_4_i_reg_8200 <= tmp_423_4_4_i_fu_2994_p2;
        tmp_423_4_5_i_reg_8205 <= tmp_423_4_5_i_fu_3000_p2;
        tmp_423_4_6_i_reg_8210 <= tmp_423_4_6_i_fu_3006_p2;
        tmp_423_4_7_i_reg_8215 <= tmp_423_4_7_i_fu_3012_p2;
        tmp_423_4_8_i_reg_8220 <= tmp_423_4_8_i_fu_3018_p2;
        tmp_423_4_9_i_reg_8225 <= tmp_423_4_9_i_fu_3024_p2;
        tmp_423_4_i_reg_8180 <= tmp_423_4_i_fu_2970_p2;
        tmp_423_5_1_i_reg_8235 <= tmp_423_5_1_i_fu_3036_p2;
        tmp_423_5_2_i_reg_8240 <= tmp_423_5_2_i_fu_3042_p2;
        tmp_423_5_3_i_reg_8245 <= tmp_423_5_3_i_fu_3048_p2;
        tmp_423_5_4_i_reg_8250 <= tmp_423_5_4_i_fu_3054_p2;
        tmp_423_5_5_i_reg_8255 <= tmp_423_5_5_i_fu_3060_p2;
        tmp_423_5_6_i_reg_8260 <= tmp_423_5_6_i_fu_3066_p2;
        tmp_423_5_7_i_reg_8265 <= tmp_423_5_7_i_fu_3072_p2;
        tmp_423_5_8_i_reg_8270 <= tmp_423_5_8_i_fu_3078_p2;
        tmp_423_5_9_i_reg_8275 <= tmp_423_5_9_i_fu_3084_p2;
        tmp_423_5_i_reg_8230 <= tmp_423_5_i_fu_3030_p2;
        tmp_423_6_1_i_reg_8285 <= tmp_423_6_1_i_fu_3096_p2;
        tmp_423_6_2_i_reg_8290 <= tmp_423_6_2_i_fu_3102_p2;
        tmp_423_6_3_i_reg_8295 <= tmp_423_6_3_i_fu_3108_p2;
        tmp_423_6_4_i_reg_8300 <= tmp_423_6_4_i_fu_3114_p2;
        tmp_423_6_5_i_reg_8305 <= tmp_423_6_5_i_fu_3120_p2;
        tmp_423_6_6_i_reg_8310 <= tmp_423_6_6_i_fu_3126_p2;
        tmp_423_6_7_i_reg_8315 <= tmp_423_6_7_i_fu_3132_p2;
        tmp_423_6_8_i_reg_8320 <= tmp_423_6_8_i_fu_3138_p2;
        tmp_423_6_9_i_reg_8325 <= tmp_423_6_9_i_fu_3144_p2;
        tmp_423_6_i_reg_8280 <= tmp_423_6_i_fu_3090_p2;
        tmp_423_7_1_i_reg_8335 <= tmp_423_7_1_i_fu_3156_p2;
        tmp_423_7_2_i_reg_8340 <= tmp_423_7_2_i_fu_3162_p2;
        tmp_423_7_3_i_reg_8345 <= tmp_423_7_3_i_fu_3168_p2;
        tmp_423_7_4_i_reg_8350 <= tmp_423_7_4_i_fu_3174_p2;
        tmp_423_7_5_i_reg_8355 <= tmp_423_7_5_i_fu_3180_p2;
        tmp_423_7_6_i_reg_8360 <= tmp_423_7_6_i_fu_3186_p2;
        tmp_423_7_7_i_reg_8365 <= tmp_423_7_7_i_fu_3192_p2;
        tmp_423_7_8_i_reg_8370 <= tmp_423_7_8_i_fu_3198_p2;
        tmp_423_7_9_i_reg_8375 <= tmp_423_7_9_i_fu_3204_p2;
        tmp_423_7_i_reg_8330 <= tmp_423_7_i_fu_3150_p2;
        tmp_423_8_1_i_reg_8385 <= tmp_423_8_1_i_fu_3216_p2;
        tmp_423_8_2_i_reg_8390 <= tmp_423_8_2_i_fu_3222_p2;
        tmp_423_8_3_i_reg_8395 <= tmp_423_8_3_i_fu_3228_p2;
        tmp_423_8_4_i_reg_8400 <= tmp_423_8_4_i_fu_3234_p2;
        tmp_423_8_5_i_reg_8405 <= tmp_423_8_5_i_fu_3240_p2;
        tmp_423_8_6_i_reg_8410 <= tmp_423_8_6_i_fu_3246_p2;
        tmp_423_8_7_i_reg_8415 <= tmp_423_8_7_i_fu_3252_p2;
        tmp_423_8_8_i_reg_8420 <= tmp_423_8_8_i_fu_3258_p2;
        tmp_423_8_9_i_reg_8425 <= tmp_423_8_9_i_fu_3264_p2;
        tmp_423_8_i_reg_8380 <= tmp_423_8_i_fu_3210_p2;
        tmp_423_9_1_i_reg_8435 <= tmp_423_9_1_i_fu_3276_p2;
        tmp_423_9_2_i_reg_8440 <= tmp_423_9_2_i_fu_3282_p2;
        tmp_423_9_3_i_reg_8445 <= tmp_423_9_3_i_fu_3288_p2;
        tmp_423_9_4_i_reg_8450 <= tmp_423_9_4_i_fu_3294_p2;
        tmp_423_9_5_i_reg_8455 <= tmp_423_9_5_i_fu_3300_p2;
        tmp_423_9_6_i_reg_8460 <= tmp_423_9_6_i_fu_3306_p2;
        tmp_423_9_7_i_reg_8465 <= tmp_423_9_7_i_fu_3312_p2;
        tmp_423_9_8_i_reg_8470 <= tmp_423_9_8_i_fu_3318_p2;
        tmp_423_9_9_i_reg_8475 <= tmp_423_9_9_i_fu_3324_p2;
        tmp_423_9_i_reg_8430 <= tmp_423_9_i_fu_3270_p2;
        tmp_96_reg_8491 <= tmp_96_fu_3334_p1;
        tmp_98_reg_8496 <= tmp_98_fu_3338_p1;
        tmp_reg_8480 <= tmp_fu_3330_p1;
        widthloop_1_reload_read_reg_7934 <= widthloop_1_reload_dout;
        y_4_5_cast_i_reg_7975[0] <= y_4_5_cast_i_fu_2726_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_8507 <= i_V_fu_3351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it1))) begin
        p_059_i_i_i181_3_0_1_i_reg_8840 <= p_059_i_i_i181_3_0_1_i_fu_4597_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it2))) begin
        p_059_i_i_i181_3_0_3_i_reg_8851 <= p_059_i_i_i181_3_0_3_i_fu_4681_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it3))) begin
        p_059_i_i_i181_3_0_4_i_reg_8858 <= p_059_i_i_i181_3_0_4_i_fu_4698_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it4))) begin
        p_059_i_i_i181_3_0_6_i_reg_8868 <= p_059_i_i_i181_3_0_6_i_fu_4733_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it5))) begin
        p_059_i_i_i181_3_0_8_i_reg_8879 <= p_059_i_i_i181_3_0_8_i_fu_4768_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it6))) begin
        p_059_i_i_i181_3_0_9_i_reg_8886 <= p_059_i_i_i181_3_0_9_i_fu_4785_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it8))) begin
        p_059_i_i_i181_3_1_2_i_reg_8945 <= p_059_i_i_i181_3_1_2_i_fu_4935_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it9))) begin
        p_059_i_i_i181_3_1_4_i_reg_8956 <= p_059_i_i_i181_3_1_4_i_fu_4970_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it10))) begin
        p_059_i_i_i181_3_1_5_i_reg_8963 <= p_059_i_i_i181_3_1_5_i_fu_4987_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it11))) begin
        p_059_i_i_i181_3_1_7_i_reg_8973 <= p_059_i_i_i181_3_1_7_i_fu_5022_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it12))) begin
        p_059_i_i_i181_3_1_9_i_reg_8984 <= p_059_i_i_i181_3_1_9_i_fu_5057_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7))) begin
        p_059_i_i_i181_3_1_i_reg_8935 <= p_059_i_i_i181_3_1_i_fu_4830_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it14))) begin
        p_059_i_i_i181_3_2_2_i_reg_9043 <= p_059_i_i_i181_3_2_2_i_fu_5208_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it15))) begin
        p_059_i_i_i181_3_2_4_i_reg_9054 <= p_059_i_i_i181_3_2_4_i_fu_5243_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it16))) begin
        p_059_i_i_i181_3_2_5_i_reg_9061 <= p_059_i_i_i181_3_2_5_i_fu_5260_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it17))) begin
        p_059_i_i_i181_3_2_7_i_reg_9071 <= p_059_i_i_i181_3_2_7_i_fu_5295_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it18))) begin
        p_059_i_i_i181_3_2_9_i_reg_9082 <= p_059_i_i_i181_3_2_9_i_fu_5330_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13))) begin
        p_059_i_i_i181_3_2_i_reg_9033 <= p_059_i_i_i181_3_2_i_fu_5103_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it20))) begin
        p_059_i_i_i181_3_3_2_i_reg_9141 <= p_059_i_i_i181_3_3_2_i_fu_5481_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it21))) begin
        p_059_i_i_i181_3_3_4_i_reg_9152 <= p_059_i_i_i181_3_3_4_i_fu_5516_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it22))) begin
        p_059_i_i_i181_3_3_5_i_reg_9159 <= p_059_i_i_i181_3_3_5_i_fu_5533_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it23))) begin
        p_059_i_i_i181_3_3_7_i_reg_9169 <= p_059_i_i_i181_3_3_7_i_fu_5568_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it24))) begin
        p_059_i_i_i181_3_3_9_i_reg_9180 <= p_059_i_i_i181_3_3_9_i_fu_5603_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19))) begin
        p_059_i_i_i181_3_3_i_reg_9131 <= p_059_i_i_i181_3_3_i_fu_5376_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it26))) begin
        p_059_i_i_i181_3_4_2_i_reg_9239 <= p_059_i_i_i181_3_4_2_i_fu_5754_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it27))) begin
        p_059_i_i_i181_3_4_4_i_reg_9250 <= p_059_i_i_i181_3_4_4_i_fu_5789_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it28))) begin
        p_059_i_i_i181_3_4_5_i_reg_9257 <= p_059_i_i_i181_3_4_5_i_fu_5806_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it29))) begin
        p_059_i_i_i181_3_4_7_i_reg_9267 <= p_059_i_i_i181_3_4_7_i_fu_5841_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it30))) begin
        p_059_i_i_i181_3_4_9_i_reg_9278 <= p_059_i_i_i181_3_4_9_i_fu_5876_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25))) begin
        p_059_i_i_i181_3_4_i_reg_9229 <= p_059_i_i_i181_3_4_i_fu_5649_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it32))) begin
        p_059_i_i_i181_3_5_2_i_reg_9337 <= p_059_i_i_i181_3_5_2_i_fu_6027_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it33))) begin
        p_059_i_i_i181_3_5_4_i_reg_9348 <= p_059_i_i_i181_3_5_4_i_fu_6062_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it34))) begin
        p_059_i_i_i181_3_5_5_i_reg_9355 <= p_059_i_i_i181_3_5_5_i_fu_6079_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it35))) begin
        p_059_i_i_i181_3_5_7_i_reg_9365 <= p_059_i_i_i181_3_5_7_i_fu_6114_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it36))) begin
        p_059_i_i_i181_3_5_9_i_reg_9376 <= p_059_i_i_i181_3_5_9_i_fu_6149_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31))) begin
        p_059_i_i_i181_3_5_i_reg_9327 <= p_059_i_i_i181_3_5_i_fu_5922_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it38))) begin
        p_059_i_i_i181_3_6_2_i_reg_9435 <= p_059_i_i_i181_3_6_2_i_fu_6300_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it39))) begin
        p_059_i_i_i181_3_6_4_i_reg_9446 <= p_059_i_i_i181_3_6_4_i_fu_6335_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it40))) begin
        p_059_i_i_i181_3_6_5_i_reg_9453 <= p_059_i_i_i181_3_6_5_i_fu_6352_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it41))) begin
        p_059_i_i_i181_3_6_7_i_reg_9463 <= p_059_i_i_i181_3_6_7_i_fu_6387_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it42))) begin
        p_059_i_i_i181_3_6_9_i_reg_9474 <= p_059_i_i_i181_3_6_9_i_fu_6422_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37))) begin
        p_059_i_i_i181_3_6_i_reg_9425 <= p_059_i_i_i181_3_6_i_fu_6195_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it44))) begin
        p_059_i_i_i181_3_7_2_i_reg_9533 <= p_059_i_i_i181_3_7_2_i_fu_6573_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it45))) begin
        p_059_i_i_i181_3_7_4_i_reg_9544 <= p_059_i_i_i181_3_7_4_i_fu_6608_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it46))) begin
        p_059_i_i_i181_3_7_5_i_reg_9551 <= p_059_i_i_i181_3_7_5_i_fu_6625_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it47))) begin
        p_059_i_i_i181_3_7_7_i_reg_9561 <= p_059_i_i_i181_3_7_7_i_fu_6660_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it48))) begin
        p_059_i_i_i181_3_7_9_i_reg_9572 <= p_059_i_i_i181_3_7_9_i_fu_6695_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43))) begin
        p_059_i_i_i181_3_7_i_reg_9523 <= p_059_i_i_i181_3_7_i_fu_6468_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it50))) begin
        p_059_i_i_i181_3_8_2_i_reg_9631 <= p_059_i_i_i181_3_8_2_i_fu_6846_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it51))) begin
        p_059_i_i_i181_3_8_4_i_reg_9642 <= p_059_i_i_i181_3_8_4_i_fu_6881_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it52))) begin
        p_059_i_i_i181_3_8_5_i_reg_9649 <= p_059_i_i_i181_3_8_5_i_fu_6898_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it53))) begin
        p_059_i_i_i181_3_8_7_i_reg_9659 <= p_059_i_i_i181_3_8_7_i_fu_6933_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it54))) begin
        p_059_i_i_i181_3_8_9_i_reg_9670 <= p_059_i_i_i181_3_8_9_i_fu_6968_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49))) begin
        p_059_i_i_i181_3_8_i_reg_9621 <= p_059_i_i_i181_3_8_i_fu_6741_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it56))) begin
        p_059_i_i_i181_3_9_2_i_reg_9729 <= p_059_i_i_i181_3_9_2_i_fu_7119_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it57))) begin
        p_059_i_i_i181_3_9_4_i_reg_9740 <= p_059_i_i_i181_3_9_4_i_fu_7154_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it58))) begin
        p_059_i_i_i181_3_9_5_i_reg_9747 <= p_059_i_i_i181_3_9_5_i_fu_7171_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it59))) begin
        p_059_i_i_i181_3_9_7_i_reg_9757 <= p_059_i_i_i181_3_9_7_i_fu_7206_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55))) begin
        p_059_i_i_i181_3_9_i_reg_9719 <= p_059_i_i_i181_3_9_i_fu_7014_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        right_border_buf_0_val_0_0_fu_916 <= col_buf_0_val_0_0_fu_3905_p3;
        right_border_buf_0_val_1_0_fu_944 <= col_buf_0_val_1_0_fu_3937_p3;
        right_border_buf_0_val_2_0_fu_940 <= col_buf_0_val_2_0_fu_3969_p3;
        right_border_buf_0_val_3_0_fu_936 <= col_buf_0_val_3_0_fu_4001_p3;
        right_border_buf_0_val_4_0_fu_932 <= col_buf_0_val_4_0_fu_4033_p3;
        right_border_buf_0_val_5_0_fu_928 <= col_buf_0_val_5_0_fu_4065_p3;
        right_border_buf_0_val_6_0_fu_924 <= col_buf_0_val_6_0_fu_4097_p3;
        right_border_buf_0_val_7_0_fu_920 <= col_buf_0_val_7_0_fu_4129_p3;
        right_border_buf_0_val_8_0_fu_912 <= col_buf_0_val_8_0_fu_4161_p3;
        right_border_buf_0_val_9_0_fu_908 <= col_buf_0_val_9_0_fu_4193_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
        row_assign_19_1_t_i_reg_8569 <= row_assign_19_1_t_i_fu_3463_p2;
        row_assign_19_2_t_i_reg_8574 <= row_assign_19_2_t_i_fu_3490_p2;
        row_assign_19_3_t_i_reg_8579 <= row_assign_19_3_t_i_fu_3517_p2;
        row_assign_19_4_t_i_reg_8584 <= row_assign_19_4_t_i_fu_3544_p2;
        row_assign_19_5_t_i_reg_8589 <= row_assign_19_5_t_i_fu_3571_p2;
        row_assign_19_6_t_i_reg_8594 <= row_assign_19_6_t_i_fu_3598_p2;
        row_assign_19_7_t_i_reg_8599 <= row_assign_19_7_t_i_fu_3625_p2;
        row_assign_19_8_t_i_reg_8604 <= row_assign_19_8_t_i_fu_3652_p2;
        row_assign_19_9_t_i_reg_8609 <= row_assign_19_9_t_i_fu_3715_p2;
        row_assign_19_i_reg_8564 <= row_assign_19_i_fu_3436_p2;
        tmp_224_not_i_reg_8516 <= tmp_224_not_i_fu_3362_p2;
        tmp_252_i_reg_8521 <= tmp_252_i_fu_3368_p2;
        tmp_329_5_i_reg_8530 <= tmp_329_5_i_fu_3380_p2;
        tmp_329_6_i_reg_8534 <= tmp_329_6_i_fu_3385_p2;
        tmp_329_7_i_reg_8538 <= tmp_329_7_i_fu_3391_p2;
        tmp_329_8_i_reg_8542 <= tmp_329_8_i_fu_3397_p2;
        tmp_329_9_i_reg_8546 <= tmp_329_9_i_fu_3403_p2;
        tmp_329_i_reg_8526 <= tmp_329_i_fu_3374_p2;
        tmp_3881_i_reg_8550 <= tmp_3881_i_fu_3409_p2;
        tmp_75_i_reg_8512 <= tmp_75_i_fu_3357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_0_reg_8765 <= src_kernel_win_0_val_0_0_fu_4275_p3;
        src_kernel_win_0_val_1_0_reg_8772 <= src_kernel_win_0_val_1_0_fu_4307_p3;
        src_kernel_win_0_val_2_0_reg_8779 <= src_kernel_win_0_val_2_0_fu_4339_p3;
        src_kernel_win_0_val_3_0_reg_8786 <= src_kernel_win_0_val_3_0_fu_4371_p3;
        src_kernel_win_0_val_4_0_reg_8793 <= src_kernel_win_0_val_4_0_fu_4403_p3;
        src_kernel_win_0_val_5_0_reg_8800 <= src_kernel_win_0_val_5_0_fu_4435_p3;
        src_kernel_win_0_val_6_0_reg_8807 <= src_kernel_win_0_val_6_0_fu_4467_p3;
        src_kernel_win_0_val_7_0_reg_8814 <= src_kernel_win_0_val_7_0_fu_4499_p3;
        src_kernel_win_0_val_8_0_reg_8821 <= src_kernel_win_0_val_8_0_fu_4531_p3;
        src_kernel_win_0_val_9_0_reg_8828 <= src_kernel_win_0_val_9_0_fu_4563_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it55))) begin
        src_kernel_win_0_val_0_1_fu_548 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it55;
        src_kernel_win_0_val_0_2_fu_552 <= src_kernel_win_0_val_0_1_fu_548;
        src_kernel_win_0_val_0_3_fu_556 <= src_kernel_win_0_val_0_2_fu_552;
        src_kernel_win_0_val_0_4_fu_560 <= src_kernel_win_0_val_0_3_fu_556;
        src_kernel_win_0_val_0_5_fu_564 <= src_kernel_win_0_val_0_4_fu_560;
        src_kernel_win_0_val_0_6_fu_568 <= src_kernel_win_0_val_0_5_fu_564;
        src_kernel_win_0_val_0_7_fu_572 <= src_kernel_win_0_val_0_6_fu_568;
        src_kernel_win_0_val_0_8_fu_576 <= src_kernel_win_0_val_0_7_fu_572;
        src_kernel_win_0_val_0_9_fu_580 <= src_kernel_win_0_val_0_8_fu_576;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55) & (tmp_423_9_8_i_reg_8470 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_1_lo_1_reg_9677 <= src_kernel_win_0_val_0_1_fu_548;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55) & (tmp_423_9_7_i_reg_8465 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_2_lo_2_reg_9683 <= src_kernel_win_0_val_0_2_fu_552;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55) & (tmp_423_9_6_i_reg_8460 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_3_lo_3_reg_9689 <= src_kernel_win_0_val_0_3_fu_556;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55) & (tmp_423_9_5_i_reg_8455 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_4_lo_3_reg_9695 <= src_kernel_win_0_val_0_4_fu_560;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55) & (tmp_423_9_4_i_reg_8450 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_5_lo_3_reg_9701 <= src_kernel_win_0_val_0_5_fu_564;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55) & (tmp_423_9_3_i_reg_8445 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_6_lo_3_reg_9707 <= src_kernel_win_0_val_0_6_fu_568;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55) & (tmp_423_9_2_i_reg_8440 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_7_lo_3_reg_9713 <= src_kernel_win_0_val_0_7_fu_572;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it49))) begin
        src_kernel_win_0_val_1_1_fu_584 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it49;
        src_kernel_win_0_val_1_2_fu_588 <= src_kernel_win_0_val_1_1_fu_584;
        src_kernel_win_0_val_1_3_fu_592 <= src_kernel_win_0_val_1_2_fu_588;
        src_kernel_win_0_val_1_4_fu_596 <= src_kernel_win_0_val_1_3_fu_592;
        src_kernel_win_0_val_1_5_fu_600 <= src_kernel_win_0_val_1_4_fu_596;
        src_kernel_win_0_val_1_6_fu_604 <= src_kernel_win_0_val_1_5_fu_600;
        src_kernel_win_0_val_1_7_fu_608 <= src_kernel_win_0_val_1_6_fu_604;
        src_kernel_win_0_val_1_8_fu_612 <= src_kernel_win_0_val_1_7_fu_608;
        src_kernel_win_0_val_1_9_fu_616 <= src_kernel_win_0_val_1_8_fu_612;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49) & (tmp_423_8_8_i_reg_8420 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_1_lo_3_reg_9579 <= src_kernel_win_0_val_1_1_fu_584;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49) & (tmp_423_8_7_i_reg_8415 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_2_lo_3_reg_9585 <= src_kernel_win_0_val_1_2_fu_588;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49) & (tmp_423_8_6_i_reg_8410 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_3_lo_3_reg_9591 <= src_kernel_win_0_val_1_3_fu_592;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49) & (tmp_423_8_5_i_reg_8405 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_4_lo_3_reg_9597 <= src_kernel_win_0_val_1_4_fu_596;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49) & (tmp_423_8_4_i_reg_8400 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_5_lo_3_reg_9603 <= src_kernel_win_0_val_1_5_fu_600;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49) & (tmp_423_8_3_i_reg_8395 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_6_lo_3_reg_9609 <= src_kernel_win_0_val_1_6_fu_604;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49) & (tmp_423_8_2_i_reg_8390 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_7_lo_3_reg_9615 <= src_kernel_win_0_val_1_7_fu_608;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it44) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it43))) begin
        src_kernel_win_0_val_2_1_fu_620 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it43;
        src_kernel_win_0_val_2_2_fu_624 <= src_kernel_win_0_val_2_1_fu_620;
        src_kernel_win_0_val_2_3_fu_628 <= src_kernel_win_0_val_2_2_fu_624;
        src_kernel_win_0_val_2_4_fu_632 <= src_kernel_win_0_val_2_3_fu_628;
        src_kernel_win_0_val_2_5_fu_636 <= src_kernel_win_0_val_2_4_fu_632;
        src_kernel_win_0_val_2_6_fu_640 <= src_kernel_win_0_val_2_5_fu_636;
        src_kernel_win_0_val_2_7_fu_644 <= src_kernel_win_0_val_2_6_fu_640;
        src_kernel_win_0_val_2_8_fu_648 <= src_kernel_win_0_val_2_7_fu_644;
        src_kernel_win_0_val_2_9_fu_652 <= src_kernel_win_0_val_2_8_fu_648;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43) & (tmp_423_7_8_i_reg_8370 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_1_lo_3_reg_9481 <= src_kernel_win_0_val_2_1_fu_620;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43) & (tmp_423_7_7_i_reg_8365 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_2_lo_3_reg_9487 <= src_kernel_win_0_val_2_2_fu_624;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43) & (tmp_423_7_6_i_reg_8360 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_3_lo_3_reg_9493 <= src_kernel_win_0_val_2_3_fu_628;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43) & (tmp_423_7_5_i_reg_8355 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_4_lo_3_reg_9499 <= src_kernel_win_0_val_2_4_fu_632;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43) & (tmp_423_7_4_i_reg_8350 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_5_lo_3_reg_9505 <= src_kernel_win_0_val_2_5_fu_636;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43) & (tmp_423_7_3_i_reg_8345 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_6_lo_3_reg_9511 <= src_kernel_win_0_val_2_6_fu_640;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43) & (tmp_423_7_2_i_reg_8340 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_7_lo_3_reg_9517 <= src_kernel_win_0_val_2_7_fu_644;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it37))) begin
        src_kernel_win_0_val_3_1_fu_660 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it37;
        src_kernel_win_0_val_3_2_fu_664 <= src_kernel_win_0_val_3_1_fu_660;
        src_kernel_win_0_val_3_3_fu_668 <= src_kernel_win_0_val_3_2_fu_664;
        src_kernel_win_0_val_3_4_fu_672 <= src_kernel_win_0_val_3_3_fu_668;
        src_kernel_win_0_val_3_5_fu_676 <= src_kernel_win_0_val_3_4_fu_672;
        src_kernel_win_0_val_3_6_fu_680 <= src_kernel_win_0_val_3_5_fu_676;
        src_kernel_win_0_val_3_7_fu_684 <= src_kernel_win_0_val_3_6_fu_680;
        src_kernel_win_0_val_3_8_fu_688 <= src_kernel_win_0_val_3_7_fu_684;
        src_kernel_win_0_val_3_9_fu_692 <= src_kernel_win_0_val_3_8_fu_688;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37) & (tmp_423_6_8_i_reg_8320 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_1_lo_3_reg_9383 <= src_kernel_win_0_val_3_1_fu_660;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37) & (tmp_423_6_7_i_reg_8315 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_2_lo_3_reg_9389 <= src_kernel_win_0_val_3_2_fu_664;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37) & (tmp_423_6_6_i_reg_8310 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_3_lo_3_reg_9395 <= src_kernel_win_0_val_3_3_fu_668;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37) & (tmp_423_6_5_i_reg_8305 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_4_lo_3_reg_9401 <= src_kernel_win_0_val_3_4_fu_672;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37) & (tmp_423_6_4_i_reg_8300 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_5_lo_3_reg_9407 <= src_kernel_win_0_val_3_5_fu_676;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37) & (tmp_423_6_3_i_reg_8295 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_6_lo_3_reg_9413 <= src_kernel_win_0_val_3_6_fu_680;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37) & (tmp_423_6_2_i_reg_8290 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_7_lo_3_reg_9419 <= src_kernel_win_0_val_3_7_fu_684;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it31))) begin
        src_kernel_win_0_val_4_1_fu_700 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it31;
        src_kernel_win_0_val_4_2_fu_704 <= src_kernel_win_0_val_4_1_fu_700;
        src_kernel_win_0_val_4_3_fu_708 <= src_kernel_win_0_val_4_2_fu_704;
        src_kernel_win_0_val_4_4_fu_712 <= src_kernel_win_0_val_4_3_fu_708;
        src_kernel_win_0_val_4_5_fu_716 <= src_kernel_win_0_val_4_4_fu_712;
        src_kernel_win_0_val_4_6_fu_720 <= src_kernel_win_0_val_4_5_fu_716;
        src_kernel_win_0_val_4_7_fu_724 <= src_kernel_win_0_val_4_6_fu_720;
        src_kernel_win_0_val_4_8_fu_728 <= src_kernel_win_0_val_4_7_fu_724;
        src_kernel_win_0_val_4_9_fu_732 <= src_kernel_win_0_val_4_8_fu_728;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31) & (tmp_423_5_8_i_reg_8270 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_1_lo_3_reg_9285 <= src_kernel_win_0_val_4_1_fu_700;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31) & (tmp_423_5_7_i_reg_8265 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_2_lo_3_reg_9291 <= src_kernel_win_0_val_4_2_fu_704;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31) & (tmp_423_5_6_i_reg_8260 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_3_lo_3_reg_9297 <= src_kernel_win_0_val_4_3_fu_708;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31) & (tmp_423_5_5_i_reg_8255 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_4_lo_3_reg_9303 <= src_kernel_win_0_val_4_4_fu_712;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31) & (tmp_423_5_4_i_reg_8250 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_5_lo_3_reg_9309 <= src_kernel_win_0_val_4_5_fu_716;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31) & (tmp_423_5_3_i_reg_8245 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_6_lo_3_reg_9315 <= src_kernel_win_0_val_4_6_fu_720;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31) & (tmp_423_5_2_i_reg_8240 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_7_lo_3_reg_9321 <= src_kernel_win_0_val_4_7_fu_724;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it25))) begin
        src_kernel_win_0_val_5_1_fu_740 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it25;
        src_kernel_win_0_val_5_2_fu_744 <= src_kernel_win_0_val_5_1_fu_740;
        src_kernel_win_0_val_5_3_fu_748 <= src_kernel_win_0_val_5_2_fu_744;
        src_kernel_win_0_val_5_4_fu_752 <= src_kernel_win_0_val_5_3_fu_748;
        src_kernel_win_0_val_5_5_fu_756 <= src_kernel_win_0_val_5_4_fu_752;
        src_kernel_win_0_val_5_6_fu_760 <= src_kernel_win_0_val_5_5_fu_756;
        src_kernel_win_0_val_5_7_fu_764 <= src_kernel_win_0_val_5_6_fu_760;
        src_kernel_win_0_val_5_8_fu_768 <= src_kernel_win_0_val_5_7_fu_764;
        src_kernel_win_0_val_5_9_fu_772 <= src_kernel_win_0_val_5_8_fu_768;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25) & (tmp_423_4_8_i_reg_8220 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_1_lo_3_reg_9187 <= src_kernel_win_0_val_5_1_fu_740;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25) & (tmp_423_4_7_i_reg_8215 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_2_lo_3_reg_9193 <= src_kernel_win_0_val_5_2_fu_744;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25) & (tmp_423_4_6_i_reg_8210 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_3_lo_3_reg_9199 <= src_kernel_win_0_val_5_3_fu_748;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25) & (tmp_423_4_5_i_reg_8205 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_4_lo_3_reg_9205 <= src_kernel_win_0_val_5_4_fu_752;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25) & (tmp_423_4_4_i_reg_8200 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_5_lo_3_reg_9211 <= src_kernel_win_0_val_5_5_fu_756;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25) & (tmp_423_4_3_i_reg_8195 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_6_lo_3_reg_9217 <= src_kernel_win_0_val_5_6_fu_760;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25) & (tmp_423_4_2_i_reg_8190 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_7_lo_3_reg_9223 <= src_kernel_win_0_val_5_7_fu_764;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it19))) begin
        src_kernel_win_0_val_6_1_fu_780 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it19;
        src_kernel_win_0_val_6_2_fu_784 <= src_kernel_win_0_val_6_1_fu_780;
        src_kernel_win_0_val_6_3_fu_788 <= src_kernel_win_0_val_6_2_fu_784;
        src_kernel_win_0_val_6_4_fu_792 <= src_kernel_win_0_val_6_3_fu_788;
        src_kernel_win_0_val_6_5_fu_796 <= src_kernel_win_0_val_6_4_fu_792;
        src_kernel_win_0_val_6_6_fu_800 <= src_kernel_win_0_val_6_5_fu_796;
        src_kernel_win_0_val_6_7_fu_804 <= src_kernel_win_0_val_6_6_fu_800;
        src_kernel_win_0_val_6_8_fu_808 <= src_kernel_win_0_val_6_7_fu_804;
        src_kernel_win_0_val_6_9_fu_812 <= src_kernel_win_0_val_6_8_fu_808;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19) & (tmp_423_3_8_i_reg_8170 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_1_lo_3_reg_9089 <= src_kernel_win_0_val_6_1_fu_780;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19) & (tmp_423_3_7_i_reg_8165 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_2_lo_3_reg_9095 <= src_kernel_win_0_val_6_2_fu_784;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19) & (tmp_423_3_6_i_reg_8160 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_3_lo_3_reg_9101 <= src_kernel_win_0_val_6_3_fu_788;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19) & (tmp_423_3_5_i_reg_8155 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_4_lo_3_reg_9107 <= src_kernel_win_0_val_6_4_fu_792;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19) & (tmp_423_3_4_i_reg_8150 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_5_lo_3_reg_9113 <= src_kernel_win_0_val_6_5_fu_796;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19) & (tmp_423_3_3_i_reg_8145 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_6_lo_3_reg_9119 <= src_kernel_win_0_val_6_6_fu_800;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19) & (tmp_423_3_2_i_reg_8140 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_7_lo_3_reg_9125 <= src_kernel_win_0_val_6_7_fu_804;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it13))) begin
        src_kernel_win_0_val_7_1_fu_820 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it13;
        src_kernel_win_0_val_7_2_fu_824 <= src_kernel_win_0_val_7_1_fu_820;
        src_kernel_win_0_val_7_3_fu_828 <= src_kernel_win_0_val_7_2_fu_824;
        src_kernel_win_0_val_7_4_fu_832 <= src_kernel_win_0_val_7_3_fu_828;
        src_kernel_win_0_val_7_5_fu_836 <= src_kernel_win_0_val_7_4_fu_832;
        src_kernel_win_0_val_7_6_fu_840 <= src_kernel_win_0_val_7_5_fu_836;
        src_kernel_win_0_val_7_7_fu_844 <= src_kernel_win_0_val_7_6_fu_840;
        src_kernel_win_0_val_7_8_fu_848 <= src_kernel_win_0_val_7_7_fu_844;
        src_kernel_win_0_val_7_9_fu_852 <= src_kernel_win_0_val_7_8_fu_848;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13) & (tmp_423_2_8_i_reg_8120 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_1_lo_3_reg_8991 <= src_kernel_win_0_val_7_1_fu_820;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13) & (tmp_423_2_7_i_reg_8115 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_2_lo_3_reg_8997 <= src_kernel_win_0_val_7_2_fu_824;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13) & (tmp_423_2_6_i_reg_8110 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_3_lo_3_reg_9003 <= src_kernel_win_0_val_7_3_fu_828;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13) & (tmp_423_2_5_i_reg_8105 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_4_lo_3_reg_9009 <= src_kernel_win_0_val_7_4_fu_832;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13) & (tmp_423_2_4_i_reg_8100 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_5_lo_3_reg_9015 <= src_kernel_win_0_val_7_5_fu_836;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13) & (tmp_423_2_3_i_reg_8095 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_6_lo_3_reg_9021 <= src_kernel_win_0_val_7_6_fu_840;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13) & (tmp_423_2_2_i_reg_8090 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_7_lo_3_reg_9027 <= src_kernel_win_0_val_7_7_fu_844;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it7))) begin
        src_kernel_win_0_val_8_1_fu_860 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it7;
        src_kernel_win_0_val_8_2_fu_864 <= src_kernel_win_0_val_8_1_fu_860;
        src_kernel_win_0_val_8_3_fu_868 <= src_kernel_win_0_val_8_2_fu_864;
        src_kernel_win_0_val_8_4_fu_872 <= src_kernel_win_0_val_8_3_fu_868;
        src_kernel_win_0_val_8_5_fu_876 <= src_kernel_win_0_val_8_4_fu_872;
        src_kernel_win_0_val_8_6_fu_880 <= src_kernel_win_0_val_8_5_fu_876;
        src_kernel_win_0_val_8_7_fu_884 <= src_kernel_win_0_val_8_6_fu_880;
        src_kernel_win_0_val_8_8_fu_888 <= src_kernel_win_0_val_8_7_fu_884;
        src_kernel_win_0_val_8_9_fu_892 <= src_kernel_win_0_val_8_8_fu_888;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7) & (tmp_423_1_8_i_reg_8070 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_1_lo_3_reg_8893 <= src_kernel_win_0_val_8_1_fu_860;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7) & (tmp_423_1_7_i_reg_8065 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_2_lo_3_reg_8899 <= src_kernel_win_0_val_8_2_fu_864;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7) & (tmp_423_1_6_i_reg_8060 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_3_lo_3_reg_8905 <= src_kernel_win_0_val_8_3_fu_868;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7) & (tmp_423_1_5_i_reg_8055 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_4_lo_3_reg_8911 <= src_kernel_win_0_val_8_4_fu_872;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7) & (tmp_423_1_4_i_reg_8050 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_5_lo_3_reg_8917 <= src_kernel_win_0_val_8_5_fu_876;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7) & (tmp_423_1_3_i_reg_8045 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_6_lo_3_reg_8923 <= src_kernel_win_0_val_8_6_fu_880;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7) & (tmp_423_1_2_i_reg_8040 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_7_lo_3_reg_8929 <= src_kernel_win_0_val_8_7_fu_884;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_9_1_fu_900 <= src_kernel_win_0_val_9_0_fu_4563_p3;
        src_kernel_win_0_val_9_2_fu_904 <= src_kernel_win_0_val_9_1_fu_900;
        src_kernel_win_0_val_9_3_fu_896 <= src_kernel_win_0_val_9_2_fu_904;
        src_kernel_win_0_val_9_4_fu_856 <= src_kernel_win_0_val_9_3_fu_896;
        src_kernel_win_0_val_9_5_fu_816 <= src_kernel_win_0_val_9_4_fu_856;
        src_kernel_win_0_val_9_6_fu_776 <= src_kernel_win_0_val_9_5_fu_816;
        src_kernel_win_0_val_9_7_fu_736 <= src_kernel_win_0_val_9_6_fu_776;
        src_kernel_win_0_val_9_8_fu_696 <= src_kernel_win_0_val_9_7_fu_736;
        src_kernel_win_0_val_9_9_fu_656 <= src_kernel_win_0_val_9_8_fu_696;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it1) & (tmp_423_0_8_i_reg_8020 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_1_lo_3_reg_8834 <= src_kernel_win_0_val_9_1_fu_900;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_1_6_i_reg_8060 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it10))) begin
        temp_0_i_i_i_i305_059_i_i_i18_14_reg_8968 <= temp_0_i_i_i_i305_059_i_i_i18_14_fu_4998_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it13) & (tmp_423_2_1_i_reg_8085 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_19_reg_9038 <= temp_0_i_i_i_i305_059_i_i_i18_19_fu_5115_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_2_6_i_reg_8110 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it16))) begin
        temp_0_i_i_i_i305_059_i_i_i18_24_reg_9066 <= temp_0_i_i_i_i305_059_i_i_i18_24_fu_5271_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it19) & (tmp_423_3_1_i_reg_8135 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_29_reg_9136 <= temp_0_i_i_i_i305_059_i_i_i18_29_fu_5388_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_3_6_i_reg_8160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it22))) begin
        temp_0_i_i_i_i305_059_i_i_i18_34_reg_9164 <= temp_0_i_i_i_i305_059_i_i_i18_34_fu_5544_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it25) & (tmp_423_4_1_i_reg_8185 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_39_reg_9234 <= temp_0_i_i_i_i305_059_i_i_i18_39_fu_5661_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_4_6_i_reg_8210 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it28))) begin
        temp_0_i_i_i_i305_059_i_i_i18_44_reg_9262 <= temp_0_i_i_i_i305_059_i_i_i18_44_fu_5817_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it31) & (tmp_423_5_1_i_reg_8235 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_49_reg_9332 <= temp_0_i_i_i_i305_059_i_i_i18_49_fu_5934_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it3) & (tmp_423_0_5_i_reg_8005 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_4_reg_8863 <= temp_0_i_i_i_i305_059_i_i_i18_4_fu_4709_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_5_6_i_reg_8260 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it34))) begin
        temp_0_i_i_i_i305_059_i_i_i18_54_reg_9360 <= temp_0_i_i_i_i305_059_i_i_i18_54_fu_6090_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it37) & (tmp_423_6_1_i_reg_8285 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_59_reg_9430 <= temp_0_i_i_i_i305_059_i_i_i18_59_fu_6207_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_6_6_i_reg_8310 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it40))) begin
        temp_0_i_i_i_i305_059_i_i_i18_64_reg_9458 <= temp_0_i_i_i_i305_059_i_i_i18_64_fu_6363_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it43) & (tmp_423_7_1_i_reg_8335 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_69_reg_9528 <= temp_0_i_i_i_i305_059_i_i_i18_69_fu_6480_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_7_6_i_reg_8360 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it46))) begin
        temp_0_i_i_i_i305_059_i_i_i18_74_reg_9556 <= temp_0_i_i_i_i305_059_i_i_i18_74_fu_6636_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it49) & (tmp_423_8_1_i_reg_8385 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_79_reg_9626 <= temp_0_i_i_i_i305_059_i_i_i18_79_fu_6753_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_8_6_i_reg_8410 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it52))) begin
        temp_0_i_i_i_i305_059_i_i_i18_84_reg_9654 <= temp_0_i_i_i_i305_059_i_i_i18_84_fu_6909_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it55) & (tmp_423_9_1_i_reg_8435 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_89_reg_9724 <= temp_0_i_i_i_i305_059_i_i_i18_89_fu_7026_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_9_6_i_reg_8460 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it58))) begin
        temp_0_i_i_i_i305_059_i_i_i18_94_reg_9752 <= temp_0_i_i_i_i305_059_i_i_i18_94_fu_7182_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it7) & (tmp_423_1_1_i_reg_8035 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_reg_8940 <= temp_0_i_i_i_i305_059_i_i_i18_fu_4842_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it60))) begin
        tmp_2_reg_9768 <= tmp_2_fu_7241_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it1) & (tmp_423_0_2_i_reg_7990 == ap_const_lv1_0))) begin
        tmp_432_0_2_i_reg_8846 <= tmp_432_0_2_i_fu_4604_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it4) & (tmp_423_0_7_i_reg_8015 == ap_const_lv1_0))) begin
        tmp_432_0_7_i_reg_8874 <= tmp_432_0_7_i_fu_4740_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_1_3_i_reg_8045 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it8))) begin
        tmp_432_1_3_i_reg_8951 <= tmp_432_1_3_i_fu_4942_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_1_8_i_reg_8070 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it11))) begin
        tmp_432_1_8_i_reg_8979 <= tmp_432_1_8_i_fu_5029_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_2_3_i_reg_8095 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it14))) begin
        tmp_432_2_3_i_reg_9049 <= tmp_432_2_3_i_fu_5215_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_2_8_i_reg_8120 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it17))) begin
        tmp_432_2_8_i_reg_9077 <= tmp_432_2_8_i_fu_5302_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_3_3_i_reg_8145 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it20))) begin
        tmp_432_3_3_i_reg_9147 <= tmp_432_3_3_i_fu_5488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_3_8_i_reg_8170 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it23))) begin
        tmp_432_3_8_i_reg_9175 <= tmp_432_3_8_i_fu_5575_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_4_3_i_reg_8195 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it26))) begin
        tmp_432_4_3_i_reg_9245 <= tmp_432_4_3_i_fu_5761_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_4_8_i_reg_8220 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it29))) begin
        tmp_432_4_8_i_reg_9273 <= tmp_432_4_8_i_fu_5848_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_5_3_i_reg_8245 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it32))) begin
        tmp_432_5_3_i_reg_9343 <= tmp_432_5_3_i_fu_6034_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_5_8_i_reg_8270 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it35))) begin
        tmp_432_5_8_i_reg_9371 <= tmp_432_5_8_i_fu_6121_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_6_3_i_reg_8295 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it38))) begin
        tmp_432_6_3_i_reg_9441 <= tmp_432_6_3_i_fu_6307_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_6_8_i_reg_8320 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it41))) begin
        tmp_432_6_8_i_reg_9469 <= tmp_432_6_8_i_fu_6394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_7_3_i_reg_8345 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it44))) begin
        tmp_432_7_3_i_reg_9539 <= tmp_432_7_3_i_fu_6580_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_7_8_i_reg_8370 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it47))) begin
        tmp_432_7_8_i_reg_9567 <= tmp_432_7_8_i_fu_6667_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_8_3_i_reg_8395 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it50))) begin
        tmp_432_8_3_i_reg_9637 <= tmp_432_8_3_i_fu_6853_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_8_8_i_reg_8420 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it53))) begin
        tmp_432_8_8_i_reg_9665 <= tmp_432_8_8_i_fu_6940_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_9_3_i_reg_8445 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it56))) begin
        tmp_432_9_3_i_reg_9735 <= tmp_432_9_3_i_fu_7126_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_9_8_i_reg_8470 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it59))) begin
        tmp_432_9_8_i_reg_9763 <= tmp_432_9_8_i_fu_7213_p2;
    end
end

always @ (ap_done_reg or exitcond1_fu_3346_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3346_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_3346_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1627) begin
    if (ap_sig_bdd_1627) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1573) begin
    if (ap_sig_bdd_1573) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_3401) begin
    if (ap_sig_bdd_3401) begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_out_write = ap_const_logic_1;
    end else begin
        heightloop_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_read = ap_const_logic_1;
    end else begin
        heightloop_1_reload_read = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))))) begin
        img_2_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        img_2_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it61 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it61) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        img_3_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        img_3_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_10_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_9_i_reg_8546 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_9_i_reg_8546)))) begin
        k_buf_0_val_10_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_i_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_9_i_reg_8546 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_9_i_reg_8546)))) begin
        k_buf_0_val_10_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_11_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_8_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_8_i_reg_8542)))) begin
        k_buf_0_val_11_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_10_i_q0 or ap_sig_bdd_6936 or ap_sig_bdd_6938 or ap_sig_bdd_6935) begin
    if (ap_sig_bdd_6935) begin
        if (ap_sig_bdd_6938) begin
            k_buf_0_val_11_i_d1 = k_buf_0_val_10_i_q0;
        end else if (ap_sig_bdd_6936) begin
            k_buf_0_val_11_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_8_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_8_i_reg_8542)))) begin
        k_buf_0_val_11_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_12_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_7_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_7_i_reg_8538)))) begin
        k_buf_0_val_12_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_11_i_q0 or ap_sig_bdd_6938 or ap_sig_bdd_6935 or ap_sig_bdd_6941) begin
    if (ap_sig_bdd_6935) begin
        if (ap_sig_bdd_6938) begin
            k_buf_0_val_12_i_d1 = k_buf_0_val_11_i_q0;
        end else if (ap_sig_bdd_6941) begin
            k_buf_0_val_12_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_7_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_7_i_reg_8538)))) begin
        k_buf_0_val_12_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_13_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_6_i_reg_8534 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_6_i_reg_8534)))) begin
        k_buf_0_val_13_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_12_i_q0 or ap_sig_bdd_6938 or ap_sig_bdd_6935 or ap_sig_bdd_6943) begin
    if (ap_sig_bdd_6935) begin
        if (ap_sig_bdd_6938) begin
            k_buf_0_val_13_i_d1 = k_buf_0_val_12_i_q0;
        end else if (ap_sig_bdd_6943) begin
            k_buf_0_val_13_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_6_i_reg_8534 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_6_i_reg_8534)))) begin
        k_buf_0_val_13_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_14_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_5_i_reg_8530 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_5_i_reg_8530)))) begin
        k_buf_0_val_14_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_13_i_q0 or ap_sig_bdd_6938 or ap_sig_bdd_6935 or ap_sig_bdd_6945) begin
    if (ap_sig_bdd_6935) begin
        if (ap_sig_bdd_6938) begin
            k_buf_0_val_14_i_d1 = k_buf_0_val_13_i_q0;
        end else if (ap_sig_bdd_6945) begin
            k_buf_0_val_14_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_5_i_reg_8530 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_5_i_reg_8530)))) begin
        k_buf_0_val_14_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_15_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_15_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_14_i_q0 or ap_sig_bdd_6938 or ap_sig_bdd_6935 or ap_sig_bdd_6947) begin
    if (ap_sig_bdd_6935) begin
        if (ap_sig_bdd_6938) begin
            k_buf_0_val_15_i_d1 = k_buf_0_val_14_i_q0;
        end else if (ap_sig_bdd_6947) begin
            k_buf_0_val_15_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_15_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_16_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_16_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_15_i_q0 or ap_sig_bdd_6938 or ap_sig_bdd_6935 or ap_sig_bdd_6947) begin
    if (ap_sig_bdd_6935) begin
        if (ap_sig_bdd_6938) begin
            k_buf_0_val_16_i_d1 = k_buf_0_val_15_i_q0;
        end else if (ap_sig_bdd_6947) begin
            k_buf_0_val_16_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_16_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_17_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_17_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_16_i_q0 or ap_sig_bdd_6938 or ap_sig_bdd_6935 or ap_sig_bdd_6947) begin
    if (ap_sig_bdd_6935) begin
        if (ap_sig_bdd_6938) begin
            k_buf_0_val_17_i_d1 = k_buf_0_val_16_i_q0;
        end else if (ap_sig_bdd_6947) begin
            k_buf_0_val_17_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_17_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_17_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_17_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_18_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_18_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_17_i_q0 or ap_sig_bdd_6938 or ap_sig_bdd_6935 or ap_sig_bdd_6947) begin
    if (ap_sig_bdd_6935) begin
        if (ap_sig_bdd_6938) begin
            k_buf_0_val_18_i_d1 = k_buf_0_val_17_i_q0;
        end else if (ap_sig_bdd_6947) begin
            k_buf_0_val_18_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_18_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_18_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_18_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_19_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_19_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_18_i_q0 or ap_sig_bdd_6938 or ap_sig_bdd_6935 or ap_sig_bdd_6947) begin
    if (ap_sig_bdd_6935) begin
        if (ap_sig_bdd_6938) begin
            k_buf_0_val_19_i_d1 = k_buf_0_val_18_i_q0;
        end else if (ap_sig_bdd_6947) begin
            k_buf_0_val_19_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_19_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_19_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or tmp_329_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526)))) begin
        k_buf_0_val_19_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27806_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27806_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27806_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27806_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27807_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27807_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27807_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27807_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_cast_reload_out_write = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_cast_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_reload_out_write = ap_const_logic_1;
    end else begin
        tmp_41_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        widthloop_1_reload_out_write = ap_const_logic_1;
    end else begin
        widthloop_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        widthloop_1_reload_read = ap_const_logic_1;
    end else begin
        widthloop_1_reload_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_1343 or exitcond1_fu_3346_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it61 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_1343) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond1_fu_3346_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st66_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st66_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_fu_3741_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_80_cast27802_i_fu_3720_p1));


always @ (ap_start or ap_done_reg or heightloop_1_reload_empty_n or widthloop_1_reload_empty_n or p_neg392_i_i_i2_cast_reload_empty_n or p_neg392_i_i_i2_cast27806_reload_empty_n or p_neg392_i_i_i2_reload_empty_n or tmp_41_cast_reload_empty_n or tmp_41_reload_empty_n or p_neg392_i_i_i2_cast27807_reload_empty_n or wdw_val_0_0_reload_empty_n or wdw_val_0_1_reload_empty_n or wdw_val_0_2_reload_empty_n or wdw_val_0_3_reload_empty_n or wdw_val_0_4_reload_empty_n or wdw_val_0_5_reload_empty_n or wdw_val_0_6_reload_empty_n or wdw_val_0_7_reload_empty_n or wdw_val_0_8_reload_empty_n or wdw_val_0_9_reload_empty_n or wdw_val_1_0_reload_empty_n or wdw_val_1_1_reload_empty_n or wdw_val_1_2_reload_empty_n or wdw_val_1_3_reload_empty_n or wdw_val_1_4_reload_empty_n or wdw_val_1_5_reload_empty_n or wdw_val_1_6_reload_empty_n or wdw_val_1_7_reload_empty_n or wdw_val_1_8_reload_empty_n or wdw_val_1_9_reload_empty_n or wdw_val_2_0_reload_empty_n or wdw_val_2_1_reload_empty_n or wdw_val_2_2_reload_empty_n or wdw_val_2_3_reload_empty_n or wdw_val_2_4_reload_empty_n or wdw_val_2_5_reload_empty_n or wdw_val_2_6_reload_empty_n or wdw_val_2_7_reload_empty_n or wdw_val_2_8_reload_empty_n or wdw_val_2_9_reload_empty_n or wdw_val_3_0_reload_empty_n or wdw_val_3_1_reload_empty_n or wdw_val_3_2_reload_empty_n or wdw_val_3_3_reload_empty_n or wdw_val_3_4_reload_empty_n or wdw_val_3_5_reload_empty_n or wdw_val_3_6_reload_empty_n or wdw_val_3_7_reload_empty_n or wdw_val_3_8_reload_empty_n or wdw_val_3_9_reload_empty_n or wdw_val_4_0_reload_empty_n or wdw_val_4_1_reload_empty_n or wdw_val_4_2_reload_empty_n or wdw_val_4_3_reload_empty_n or wdw_val_4_4_reload_empty_n or wdw_val_4_5_reload_empty_n or wdw_val_4_6_reload_empty_n or wdw_val_4_7_reload_empty_n or wdw_val_4_8_reload_empty_n or wdw_val_4_9_reload_empty_n or wdw_val_5_0_reload_empty_n or wdw_val_5_1_reload_empty_n or wdw_val_5_2_reload_empty_n or wdw_val_5_3_reload_empty_n or wdw_val_5_4_reload_empty_n or wdw_val_5_5_reload_empty_n or wdw_val_5_6_reload_empty_n or wdw_val_5_7_reload_empty_n or wdw_val_5_8_reload_empty_n or wdw_val_5_9_reload_empty_n or wdw_val_6_0_reload_empty_n or wdw_val_6_1_reload_empty_n or wdw_val_6_2_reload_empty_n or wdw_val_6_3_reload_empty_n or wdw_val_6_4_reload_empty_n or wdw_val_6_5_reload_empty_n or wdw_val_6_6_reload_empty_n or wdw_val_6_7_reload_empty_n or wdw_val_6_8_reload_empty_n or wdw_val_6_9_reload_empty_n or wdw_val_7_0_reload_empty_n or wdw_val_7_1_reload_empty_n or wdw_val_7_2_reload_empty_n or wdw_val_7_3_reload_empty_n or wdw_val_7_4_reload_empty_n or wdw_val_7_5_reload_empty_n or wdw_val_7_6_reload_empty_n or wdw_val_7_7_reload_empty_n or wdw_val_7_8_reload_empty_n or wdw_val_7_9_reload_empty_n or wdw_val_8_0_reload_empty_n or wdw_val_8_1_reload_empty_n or wdw_val_8_2_reload_empty_n or wdw_val_8_3_reload_empty_n or wdw_val_8_4_reload_empty_n or wdw_val_8_5_reload_empty_n or wdw_val_8_6_reload_empty_n or wdw_val_8_7_reload_empty_n or wdw_val_8_8_reload_empty_n or wdw_val_8_9_reload_empty_n or wdw_val_9_0_reload_empty_n or wdw_val_9_1_reload_empty_n or wdw_val_9_2_reload_empty_n or wdw_val_9_3_reload_empty_n or wdw_val_9_4_reload_empty_n or wdw_val_9_5_reload_empty_n or wdw_val_9_6_reload_empty_n or wdw_val_9_7_reload_empty_n or wdw_val_9_9_reload_empty_n or wdw_val_9_8_reload_empty_n or heightloop_1_reload_out_full_n or widthloop_1_reload_out_full_n or p_neg392_i_i_i2_cast_reload_out_full_n or p_neg392_i_i_i2_cast27806_reload_out_full_n or p_neg392_i_i_i2_reload_out_full_n or tmp_41_cast_reload_out_full_n or tmp_41_reload_out_full_n or p_neg392_i_i_i2_cast27807_reload_out_full_n or wdw_val_0_0_reload_out_full_n or wdw_val_0_1_reload_out_full_n or wdw_val_0_2_reload_out_full_n or wdw_val_0_3_reload_out_full_n or wdw_val_0_4_reload_out_full_n or wdw_val_0_5_reload_out_full_n or wdw_val_0_6_reload_out_full_n or wdw_val_0_7_reload_out_full_n or wdw_val_0_8_reload_out_full_n or wdw_val_0_9_reload_out_full_n or wdw_val_1_0_reload_out_full_n or wdw_val_1_1_reload_out_full_n or wdw_val_1_2_reload_out_full_n or wdw_val_1_3_reload_out_full_n or wdw_val_1_4_reload_out_full_n or wdw_val_1_5_reload_out_full_n or wdw_val_1_6_reload_out_full_n or wdw_val_1_7_reload_out_full_n or wdw_val_1_8_reload_out_full_n or wdw_val_1_9_reload_out_full_n or wdw_val_2_0_reload_out_full_n or wdw_val_2_1_reload_out_full_n or wdw_val_2_2_reload_out_full_n or wdw_val_2_3_reload_out_full_n or wdw_val_2_4_reload_out_full_n or wdw_val_2_5_reload_out_full_n or wdw_val_2_6_reload_out_full_n or wdw_val_2_7_reload_out_full_n or wdw_val_2_8_reload_out_full_n or wdw_val_2_9_reload_out_full_n or wdw_val_3_0_reload_out_full_n or wdw_val_3_1_reload_out_full_n or wdw_val_3_2_reload_out_full_n or wdw_val_3_3_reload_out_full_n or wdw_val_3_4_reload_out_full_n or wdw_val_3_5_reload_out_full_n or wdw_val_3_6_reload_out_full_n or wdw_val_3_7_reload_out_full_n or wdw_val_3_8_reload_out_full_n or wdw_val_3_9_reload_out_full_n or wdw_val_4_0_reload_out_full_n or wdw_val_4_1_reload_out_full_n or wdw_val_4_2_reload_out_full_n or wdw_val_4_3_reload_out_full_n or wdw_val_4_4_reload_out_full_n or wdw_val_4_5_reload_out_full_n or wdw_val_4_6_reload_out_full_n or wdw_val_4_7_reload_out_full_n or wdw_val_4_8_reload_out_full_n or wdw_val_4_9_reload_out_full_n or wdw_val_5_0_reload_out_full_n or wdw_val_5_1_reload_out_full_n or wdw_val_5_2_reload_out_full_n or wdw_val_5_3_reload_out_full_n or wdw_val_5_4_reload_out_full_n or wdw_val_5_5_reload_out_full_n or wdw_val_5_6_reload_out_full_n or wdw_val_5_7_reload_out_full_n or wdw_val_5_8_reload_out_full_n or wdw_val_5_9_reload_out_full_n or wdw_val_6_0_reload_out_full_n or wdw_val_6_1_reload_out_full_n or wdw_val_6_2_reload_out_full_n or wdw_val_6_3_reload_out_full_n or wdw_val_6_4_reload_out_full_n or wdw_val_6_5_reload_out_full_n or wdw_val_6_6_reload_out_full_n or wdw_val_6_7_reload_out_full_n or wdw_val_6_8_reload_out_full_n or wdw_val_6_9_reload_out_full_n or wdw_val_7_0_reload_out_full_n or wdw_val_7_1_reload_out_full_n or wdw_val_7_2_reload_out_full_n or wdw_val_7_3_reload_out_full_n or wdw_val_7_4_reload_out_full_n or wdw_val_7_5_reload_out_full_n or wdw_val_7_6_reload_out_full_n or wdw_val_7_7_reload_out_full_n or wdw_val_7_8_reload_out_full_n or wdw_val_7_9_reload_out_full_n or wdw_val_8_0_reload_out_full_n or wdw_val_8_1_reload_out_full_n or wdw_val_8_2_reload_out_full_n or wdw_val_8_3_reload_out_full_n or wdw_val_8_4_reload_out_full_n or wdw_val_8_5_reload_out_full_n or wdw_val_8_6_reload_out_full_n or wdw_val_8_7_reload_out_full_n or wdw_val_8_8_reload_out_full_n or wdw_val_8_9_reload_out_full_n or wdw_val_9_0_reload_out_full_n or wdw_val_9_1_reload_out_full_n or wdw_val_9_2_reload_out_full_n or wdw_val_9_3_reload_out_full_n or wdw_val_9_4_reload_out_full_n or wdw_val_9_5_reload_out_full_n or wdw_val_9_6_reload_out_full_n or wdw_val_9_7_reload_out_full_n or wdw_val_9_9_reload_out_full_n or wdw_val_9_8_reload_out_full_n) begin
    ap_sig_bdd_1343 = ((heightloop_1_reload_empty_n == ap_const_logic_0) | (widthloop_1_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27806_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_empty_n == ap_const_logic_0) | (tmp_41_cast_reload_empty_n == ap_const_logic_0) | (tmp_41_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27807_reload_empty_n == ap_const_logic_0) | (wdw_val_0_0_reload_empty_n == ap_const_logic_0) | (wdw_val_0_1_reload_empty_n == ap_const_logic_0) | (wdw_val_0_2_reload_empty_n == ap_const_logic_0) | (wdw_val_0_3_reload_empty_n == ap_const_logic_0) | (wdw_val_0_4_reload_empty_n == ap_const_logic_0) | (wdw_val_0_5_reload_empty_n == ap_const_logic_0) | (wdw_val_0_6_reload_empty_n == ap_const_logic_0) | (wdw_val_0_7_reload_empty_n == ap_const_logic_0) | (wdw_val_0_8_reload_empty_n == ap_const_logic_0) | (wdw_val_0_9_reload_empty_n == ap_const_logic_0) | (wdw_val_1_0_reload_empty_n == ap_const_logic_0) | (wdw_val_1_1_reload_empty_n == ap_const_logic_0) | (wdw_val_1_2_reload_empty_n == ap_const_logic_0) | (wdw_val_1_3_reload_empty_n == ap_const_logic_0) | (wdw_val_1_4_reload_empty_n == ap_const_logic_0) | (wdw_val_1_5_reload_empty_n == ap_const_logic_0) | (wdw_val_1_6_reload_empty_n == ap_const_logic_0) | (wdw_val_1_7_reload_empty_n == ap_const_logic_0) | (wdw_val_1_8_reload_empty_n == ap_const_logic_0) | (wdw_val_1_9_reload_empty_n == ap_const_logic_0) | (wdw_val_2_0_reload_empty_n == ap_const_logic_0) | (wdw_val_2_1_reload_empty_n == ap_const_logic_0) | (wdw_val_2_2_reload_empty_n == ap_const_logic_0) | (wdw_val_2_3_reload_empty_n == ap_const_logic_0) | (wdw_val_2_4_reload_empty_n == ap_const_logic_0) | (wdw_val_2_5_reload_empty_n == ap_const_logic_0) | (wdw_val_2_6_reload_empty_n == ap_const_logic_0) | (wdw_val_2_7_reload_empty_n == ap_const_logic_0) | (wdw_val_2_8_reload_empty_n == ap_const_logic_0) | (wdw_val_2_9_reload_empty_n == ap_const_logic_0) | (wdw_val_3_0_reload_empty_n == ap_const_logic_0) | (wdw_val_3_1_reload_empty_n == ap_const_logic_0) | (wdw_val_3_2_reload_empty_n == ap_const_logic_0) | (wdw_val_3_3_reload_empty_n == ap_const_logic_0) | (wdw_val_3_4_reload_empty_n == ap_const_logic_0) | (wdw_val_3_5_reload_empty_n == ap_const_logic_0) | (wdw_val_3_6_reload_empty_n == ap_const_logic_0) | (wdw_val_3_7_reload_empty_n == ap_const_logic_0) | (wdw_val_3_8_reload_empty_n == ap_const_logic_0) | (wdw_val_3_9_reload_empty_n == ap_const_logic_0) | (wdw_val_4_0_reload_empty_n == ap_const_logic_0) | (wdw_val_4_1_reload_empty_n == ap_const_logic_0) | (wdw_val_4_2_reload_empty_n == ap_const_logic_0) | (wdw_val_4_3_reload_empty_n == ap_const_logic_0) | (wdw_val_4_4_reload_empty_n == ap_const_logic_0) | (wdw_val_4_5_reload_empty_n == ap_const_logic_0) | (wdw_val_4_6_reload_empty_n == ap_const_logic_0) | (wdw_val_4_7_reload_empty_n == ap_const_logic_0) | (wdw_val_4_8_reload_empty_n == ap_const_logic_0) | (wdw_val_4_9_reload_empty_n == ap_const_logic_0) | (wdw_val_5_0_reload_empty_n == ap_const_logic_0) | (wdw_val_5_1_reload_empty_n == ap_const_logic_0) | (wdw_val_5_2_reload_empty_n == ap_const_logic_0) | (wdw_val_5_3_reload_empty_n == ap_const_logic_0) | (wdw_val_5_4_reload_empty_n == ap_const_logic_0) | (wdw_val_5_5_reload_empty_n == ap_const_logic_0) | (wdw_val_5_6_reload_empty_n == ap_const_logic_0) | (wdw_val_5_7_reload_empty_n == ap_const_logic_0) | (wdw_val_5_8_reload_empty_n == ap_const_logic_0) | (wdw_val_5_9_reload_empty_n == ap_const_logic_0) | (wdw_val_6_0_reload_empty_n == ap_const_logic_0) | (wdw_val_6_1_reload_empty_n == ap_const_logic_0) | (wdw_val_6_2_reload_empty_n == ap_const_logic_0) | (wdw_val_6_3_reload_empty_n == ap_const_logic_0) | (wdw_val_6_4_reload_empty_n == ap_const_logic_0) | (wdw_val_6_5_reload_empty_n == ap_const_logic_0) | (wdw_val_6_6_reload_empty_n == ap_const_logic_0) | (wdw_val_6_7_reload_empty_n == ap_const_logic_0) | (wdw_val_6_8_reload_empty_n == ap_const_logic_0) | (wdw_val_6_9_reload_empty_n == ap_const_logic_0) | (wdw_val_7_0_reload_empty_n == ap_const_logic_0) | (wdw_val_7_1_reload_empty_n == ap_const_logic_0) | (wdw_val_7_2_reload_empty_n == ap_const_logic_0) | (wdw_val_7_3_reload_empty_n == ap_const_logic_0) | (wdw_val_7_4_reload_empty_n == ap_const_logic_0) | (wdw_val_7_5_reload_empty_n == ap_const_logic_0) | (wdw_val_7_6_reload_empty_n == ap_const_logic_0) | (wdw_val_7_7_reload_empty_n == ap_const_logic_0) | (wdw_val_7_8_reload_empty_n == ap_const_logic_0) | (wdw_val_7_9_reload_empty_n == ap_const_logic_0) | (wdw_val_8_0_reload_empty_n == ap_const_logic_0) | (wdw_val_8_1_reload_empty_n == ap_const_logic_0) | (wdw_val_8_2_reload_empty_n == ap_const_logic_0) | (wdw_val_8_3_reload_empty_n == ap_const_logic_0) | (wdw_val_8_4_reload_empty_n == ap_const_logic_0) | (wdw_val_8_5_reload_empty_n == ap_const_logic_0) | (wdw_val_8_6_reload_empty_n == ap_const_logic_0) | (wdw_val_8_7_reload_empty_n == ap_const_logic_0) | (wdw_val_8_8_reload_empty_n == ap_const_logic_0) | (wdw_val_8_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_0_reload_empty_n == ap_const_logic_0) | (wdw_val_9_1_reload_empty_n == ap_const_logic_0) | (wdw_val_9_2_reload_empty_n == ap_const_logic_0) | (wdw_val_9_3_reload_empty_n == ap_const_logic_0) | (wdw_val_9_4_reload_empty_n == ap_const_logic_0) | (wdw_val_9_5_reload_empty_n == ap_const_logic_0) | (wdw_val_9_6_reload_empty_n == ap_const_logic_0) | (wdw_val_9_7_reload_empty_n == ap_const_logic_0) | (wdw_val_9_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_8_reload_empty_n == ap_const_logic_0) | (heightloop_1_reload_out_full_n == ap_const_logic_0) | (widthloop_1_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27806_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_out_full_n == ap_const_logic_0) | (tmp_41_cast_reload_out_full_n == ap_const_logic_0) | (tmp_41_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27807_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_8_reload_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1573 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1627 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (img_2_data_stream_0_V_empty_n or tmp_75_i_reg_8512 or tmp_252_i_reg_8521 or ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) begin
    ap_sig_bdd_1651 = (((img_2_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8521)) | ((img_2_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0)));
end


always @ (img_3_data_stream_0_V_full_n or ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it61) begin
    ap_sig_bdd_1779 = ((img_3_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8652_pp0_it61));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_3401 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_reg_ppstg_exitcond_reg_8614_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_6935 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8614_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8628_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (tmp_252_i_reg_8521 or tmp_329_8_i_reg_8542) begin
    ap_sig_bdd_6936 = ((ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(ap_const_lv1_0 == tmp_329_8_i_reg_8542));
end


always @ (tmp_75_i_reg_8512 or tmp_252_i_reg_8521) begin
    ap_sig_bdd_6938 = (~(ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(tmp_75_i_reg_8512 == ap_const_lv1_0));
end


always @ (tmp_252_i_reg_8521 or tmp_329_7_i_reg_8538) begin
    ap_sig_bdd_6941 = ((ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(ap_const_lv1_0 == tmp_329_7_i_reg_8538));
end


always @ (tmp_252_i_reg_8521 or tmp_329_6_i_reg_8534) begin
    ap_sig_bdd_6943 = ((ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(ap_const_lv1_0 == tmp_329_6_i_reg_8534));
end


always @ (tmp_252_i_reg_8521 or tmp_329_5_i_reg_8530) begin
    ap_sig_bdd_6945 = ((ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(ap_const_lv1_0 == tmp_329_5_i_reg_8530));
end


always @ (tmp_252_i_reg_8521 or tmp_329_i_reg_8526) begin
    ap_sig_bdd_6947 = ((ap_const_lv1_0 == tmp_252_i_reg_8521) & ~(ap_const_lv1_0 == tmp_329_i_reg_8526));
end

assign brmerge6_i_fu_3784_p2 = (tmp_90_i_fu_3765_p2 | tmp_224_not_i_reg_8516);

assign col_assign_5_t_i_fu_3824_p2 = (tmp_96_reg_8491 - tmp_140_fu_3820_p1);

assign col_buf_0_val_0_0_fu_3905_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_10_i_q0 : tmp_94_fu_3880_p12);

assign col_buf_0_val_1_0_fu_3937_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_11_i_q0 : tmp_95_fu_3912_p12);

assign col_buf_0_val_2_0_fu_3969_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_12_i_q0 : tmp_97_fu_3944_p12);

assign col_buf_0_val_3_0_fu_4001_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_13_i_q0 : tmp_99_fu_3976_p12);

assign col_buf_0_val_4_0_fu_4033_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_14_i_q0 : tmp_101_fu_4008_p12);

assign col_buf_0_val_5_0_fu_4065_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_15_i_q0 : tmp_103_fu_4040_p12);

assign col_buf_0_val_6_0_fu_4097_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_16_i_q0 : tmp_105_fu_4072_p12);

assign col_buf_0_val_7_0_fu_4129_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_17_i_q0 : tmp_107_fu_4104_p12);

assign col_buf_0_val_8_0_fu_4161_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_18_i_q0 : tmp_108_fu_4136_p12);

assign col_buf_0_val_9_0_fu_4193_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8638_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_19_i_q0 : tmp_110_fu_4168_p12);

assign exitcond1_fu_3346_p2 = (p_014_0_i_i_i3_i_reg_2684 == heightloop_1_reload_read_reg_7929? 1'b1: 1'b0);

assign exitcond_fu_3724_p2 = (p_027_0_i_i_i3_i_reg_2695 == widthloop_1_reload_read_reg_7934? 1'b1: 1'b0);

assign heightloop_1_reload_out_din = heightloop_1_reload_dout;

assign i_V_fu_3351_p2 = (p_014_0_i_i_i3_i_reg_2684 + ap_const_lv11_1);

assign img_3_data_stream_0_V_din = tmp_2_reg_9768;

assign j_V_fu_3729_p2 = (p_027_0_i_i_i3_i_reg_2695 + ap_const_lv11_1);

assign k_buf_0_val_10_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_10_i_address1 = k_buf_0_val_10_i_addr_reg_8656;

assign k_buf_0_val_10_i_d1 = img_2_data_stream_0_V_dout;

assign k_buf_0_val_11_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_11_i_address1 = k_buf_0_val_11_i_addr_reg_8676;

assign k_buf_0_val_12_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_12_i_address1 = k_buf_0_val_12_i_addr_reg_8682;

assign k_buf_0_val_13_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_13_i_address1 = k_buf_0_val_13_i_addr_reg_8688;

assign k_buf_0_val_14_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_14_i_address1 = k_buf_0_val_14_i_addr_reg_8694;

assign k_buf_0_val_15_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_15_i_address1 = k_buf_0_val_15_i_addr_reg_8700;

assign k_buf_0_val_16_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_16_i_address1 = k_buf_0_val_16_i_addr_reg_8706;

assign k_buf_0_val_17_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_17_i_address1 = k_buf_0_val_17_i_addr_reg_8712;

assign k_buf_0_val_18_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_18_i_address1 = k_buf_0_val_18_i_addr_reg_8718;

assign k_buf_0_val_19_i_address0 = tmp_101_i_fu_3806_p1;

assign k_buf_0_val_19_i_address1 = k_buf_0_val_19_i_addr_reg_8724;

assign or_cond_i411_i_i_i3_9_i_fu_3682_p2 = (tmp_394_9_i_fu_3677_p2 & rev_fu_3671_p2);

assign or_cond_i_i_i3_i_fu_3789_p2 = (tmp_252_i_reg_8521 & tmp_87_i_fu_3735_p2);

assign or_cond_i_i_i_i3_i_fu_3770_p2 = (tmp_90_i_fu_3765_p2 & rev8_fu_3759_p2);

assign p_059_i_i_i181_3_0_1_i_fu_4597_p3 = ((tmp_423_0_1_i_reg_7985[0:0] === 1'b1) ? p_temp_2_0_i_fu_4576_p3 : temp_0_i_i_i_i305_059_i_i_i_fu_4589_p3);

assign p_059_i_i_i181_3_0_2_i_fu_4663_p3 = ((tmp_423_0_2_i_reg_7990[0:0] === 1'b1) ? p_059_i_i_i181_3_0_1_i_reg_8840 : temp_0_i_i_i_i305_059_i_i_i18_1_fu_4658_p3);

assign p_059_i_i_i181_3_0_3_i_fu_4681_p3 = ((tmp_423_0_3_i_reg_7995[0:0] === 1'b1) ? p_059_i_i_i181_3_0_2_i_fu_4663_p3 : temp_0_i_i_i_i305_059_i_i_i18_2_fu_4674_p3);

assign p_059_i_i_i181_3_0_4_i_fu_4698_p3 = ((tmp_423_0_4_i_reg_8000[0:0] === 1'b1) ? p_059_i_i_i181_3_0_3_i_reg_8851 : temp_0_i_i_i_i305_059_i_i_i18_3_fu_4692_p3);

assign p_059_i_i_i181_3_0_5_i_fu_4716_p3 = ((tmp_423_0_5_i_reg_8005[0:0] === 1'b1) ? p_059_i_i_i181_3_0_4_i_reg_8858 : temp_0_i_i_i_i305_059_i_i_i18_4_reg_8863);

assign p_059_i_i_i181_3_0_6_i_fu_4733_p3 = ((tmp_423_0_6_i_reg_8010[0:0] === 1'b1) ? p_059_i_i_i181_3_0_5_i_fu_4716_p3 : temp_0_i_i_i_i305_059_i_i_i18_5_fu_4726_p3);

assign p_059_i_i_i181_3_0_7_i_fu_4750_p3 = ((tmp_423_0_7_i_reg_8015[0:0] === 1'b1) ? p_059_i_i_i181_3_0_6_i_reg_8868 : temp_0_i_i_i_i305_059_i_i_i18_6_fu_4745_p3);

assign p_059_i_i_i181_3_0_8_i_fu_4768_p3 = ((tmp_423_0_8_i_reg_8020[0:0] === 1'b1) ? p_059_i_i_i181_3_0_7_i_fu_4750_p3 : temp_0_i_i_i_i305_059_i_i_i18_7_fu_4761_p3);

assign p_059_i_i_i181_3_0_9_i_fu_4785_p3 = ((tmp_423_0_9_i_reg_8025[0:0] === 1'b1) ? p_059_i_i_i181_3_0_8_i_reg_8879 : temp_0_i_i_i_i305_059_i_i_i18_8_fu_4779_p3);

assign p_059_i_i_i181_3_1_1_i_fu_4918_p3 = ((tmp_423_1_1_i_reg_8035[0:0] === 1'b1) ? p_059_i_i_i181_3_1_i_reg_8935 : temp_0_i_i_i_i305_059_i_i_i18_reg_8940);

assign p_059_i_i_i181_3_1_2_i_fu_4935_p3 = ((tmp_423_1_2_i_reg_8040[0:0] === 1'b1) ? p_059_i_i_i181_3_1_1_i_fu_4918_p3 : temp_0_i_i_i_i305_059_i_i_i18_10_fu_4928_p3);

assign p_059_i_i_i181_3_1_3_i_fu_4952_p3 = ((tmp_423_1_3_i_reg_8045[0:0] === 1'b1) ? p_059_i_i_i181_3_1_2_i_reg_8945 : temp_0_i_i_i_i305_059_i_i_i18_11_fu_4947_p3);

assign p_059_i_i_i181_3_1_4_i_fu_4970_p3 = ((tmp_423_1_4_i_reg_8050[0:0] === 1'b1) ? p_059_i_i_i181_3_1_3_i_fu_4952_p3 : temp_0_i_i_i_i305_059_i_i_i18_12_fu_4963_p3);

assign p_059_i_i_i181_3_1_5_i_fu_4987_p3 = ((tmp_423_1_5_i_reg_8055[0:0] === 1'b1) ? p_059_i_i_i181_3_1_4_i_reg_8956 : temp_0_i_i_i_i305_059_i_i_i18_13_fu_4981_p3);

assign p_059_i_i_i181_3_1_6_i_fu_5005_p3 = ((tmp_423_1_6_i_reg_8060[0:0] === 1'b1) ? p_059_i_i_i181_3_1_5_i_reg_8963 : temp_0_i_i_i_i305_059_i_i_i18_14_reg_8968);

assign p_059_i_i_i181_3_1_7_i_fu_5022_p3 = ((tmp_423_1_7_i_reg_8065[0:0] === 1'b1) ? p_059_i_i_i181_3_1_6_i_fu_5005_p3 : temp_0_i_i_i_i305_059_i_i_i18_15_fu_5015_p3);

assign p_059_i_i_i181_3_1_8_i_fu_5039_p3 = ((tmp_423_1_8_i_reg_8070[0:0] === 1'b1) ? p_059_i_i_i181_3_1_7_i_reg_8973 : temp_0_i_i_i_i305_059_i_i_i18_16_fu_5034_p3);

assign p_059_i_i_i181_3_1_9_i_fu_5057_p3 = ((tmp_423_1_9_i_reg_8075[0:0] === 1'b1) ? p_059_i_i_i181_3_1_8_i_fu_5039_p3 : temp_0_i_i_i_i305_059_i_i_i18_17_fu_5050_p3);

assign p_059_i_i_i181_3_1_i_fu_4830_p3 = ((tmp_423_1_i_reg_8030[0:0] === 1'b1) ? p_059_i_i_i181_3_0_9_i_reg_8886 : temp_0_i_i_i_i305_059_i_i_i18_9_fu_4823_p3);

assign p_059_i_i_i181_3_2_1_i_fu_5191_p3 = ((tmp_423_2_1_i_reg_8085[0:0] === 1'b1) ? p_059_i_i_i181_3_2_i_reg_9033 : temp_0_i_i_i_i305_059_i_i_i18_19_reg_9038);

assign p_059_i_i_i181_3_2_2_i_fu_5208_p3 = ((tmp_423_2_2_i_reg_8090[0:0] === 1'b1) ? p_059_i_i_i181_3_2_1_i_fu_5191_p3 : temp_0_i_i_i_i305_059_i_i_i18_20_fu_5201_p3);

assign p_059_i_i_i181_3_2_3_i_fu_5225_p3 = ((tmp_423_2_3_i_reg_8095[0:0] === 1'b1) ? p_059_i_i_i181_3_2_2_i_reg_9043 : temp_0_i_i_i_i305_059_i_i_i18_21_fu_5220_p3);

assign p_059_i_i_i181_3_2_4_i_fu_5243_p3 = ((tmp_423_2_4_i_reg_8100[0:0] === 1'b1) ? p_059_i_i_i181_3_2_3_i_fu_5225_p3 : temp_0_i_i_i_i305_059_i_i_i18_22_fu_5236_p3);

assign p_059_i_i_i181_3_2_5_i_fu_5260_p3 = ((tmp_423_2_5_i_reg_8105[0:0] === 1'b1) ? p_059_i_i_i181_3_2_4_i_reg_9054 : temp_0_i_i_i_i305_059_i_i_i18_23_fu_5254_p3);

assign p_059_i_i_i181_3_2_6_i_fu_5278_p3 = ((tmp_423_2_6_i_reg_8110[0:0] === 1'b1) ? p_059_i_i_i181_3_2_5_i_reg_9061 : temp_0_i_i_i_i305_059_i_i_i18_24_reg_9066);

assign p_059_i_i_i181_3_2_7_i_fu_5295_p3 = ((tmp_423_2_7_i_reg_8115[0:0] === 1'b1) ? p_059_i_i_i181_3_2_6_i_fu_5278_p3 : temp_0_i_i_i_i305_059_i_i_i18_25_fu_5288_p3);

assign p_059_i_i_i181_3_2_8_i_fu_5312_p3 = ((tmp_423_2_8_i_reg_8120[0:0] === 1'b1) ? p_059_i_i_i181_3_2_7_i_reg_9071 : temp_0_i_i_i_i305_059_i_i_i18_26_fu_5307_p3);

assign p_059_i_i_i181_3_2_9_i_fu_5330_p3 = ((tmp_423_2_9_i_reg_8125[0:0] === 1'b1) ? p_059_i_i_i181_3_2_8_i_fu_5312_p3 : temp_0_i_i_i_i305_059_i_i_i18_27_fu_5323_p3);

assign p_059_i_i_i181_3_2_i_fu_5103_p3 = ((tmp_423_2_i_reg_8080[0:0] === 1'b1) ? p_059_i_i_i181_3_1_9_i_reg_8984 : temp_0_i_i_i_i305_059_i_i_i18_18_fu_5096_p3);

assign p_059_i_i_i181_3_3_1_i_fu_5464_p3 = ((tmp_423_3_1_i_reg_8135[0:0] === 1'b1) ? p_059_i_i_i181_3_3_i_reg_9131 : temp_0_i_i_i_i305_059_i_i_i18_29_reg_9136);

assign p_059_i_i_i181_3_3_2_i_fu_5481_p3 = ((tmp_423_3_2_i_reg_8140[0:0] === 1'b1) ? p_059_i_i_i181_3_3_1_i_fu_5464_p3 : temp_0_i_i_i_i305_059_i_i_i18_30_fu_5474_p3);

assign p_059_i_i_i181_3_3_3_i_fu_5498_p3 = ((tmp_423_3_3_i_reg_8145[0:0] === 1'b1) ? p_059_i_i_i181_3_3_2_i_reg_9141 : temp_0_i_i_i_i305_059_i_i_i18_31_fu_5493_p3);

assign p_059_i_i_i181_3_3_4_i_fu_5516_p3 = ((tmp_423_3_4_i_reg_8150[0:0] === 1'b1) ? p_059_i_i_i181_3_3_3_i_fu_5498_p3 : temp_0_i_i_i_i305_059_i_i_i18_32_fu_5509_p3);

assign p_059_i_i_i181_3_3_5_i_fu_5533_p3 = ((tmp_423_3_5_i_reg_8155[0:0] === 1'b1) ? p_059_i_i_i181_3_3_4_i_reg_9152 : temp_0_i_i_i_i305_059_i_i_i18_33_fu_5527_p3);

assign p_059_i_i_i181_3_3_6_i_fu_5551_p3 = ((tmp_423_3_6_i_reg_8160[0:0] === 1'b1) ? p_059_i_i_i181_3_3_5_i_reg_9159 : temp_0_i_i_i_i305_059_i_i_i18_34_reg_9164);

assign p_059_i_i_i181_3_3_7_i_fu_5568_p3 = ((tmp_423_3_7_i_reg_8165[0:0] === 1'b1) ? p_059_i_i_i181_3_3_6_i_fu_5551_p3 : temp_0_i_i_i_i305_059_i_i_i18_35_fu_5561_p3);

assign p_059_i_i_i181_3_3_8_i_fu_5585_p3 = ((tmp_423_3_8_i_reg_8170[0:0] === 1'b1) ? p_059_i_i_i181_3_3_7_i_reg_9169 : temp_0_i_i_i_i305_059_i_i_i18_36_fu_5580_p3);

assign p_059_i_i_i181_3_3_9_i_fu_5603_p3 = ((tmp_423_3_9_i_reg_8175[0:0] === 1'b1) ? p_059_i_i_i181_3_3_8_i_fu_5585_p3 : temp_0_i_i_i_i305_059_i_i_i18_37_fu_5596_p3);

assign p_059_i_i_i181_3_3_i_fu_5376_p3 = ((tmp_423_3_i_reg_8130[0:0] === 1'b1) ? p_059_i_i_i181_3_2_9_i_reg_9082 : temp_0_i_i_i_i305_059_i_i_i18_28_fu_5369_p3);

assign p_059_i_i_i181_3_4_1_i_fu_5737_p3 = ((tmp_423_4_1_i_reg_8185[0:0] === 1'b1) ? p_059_i_i_i181_3_4_i_reg_9229 : temp_0_i_i_i_i305_059_i_i_i18_39_reg_9234);

assign p_059_i_i_i181_3_4_2_i_fu_5754_p3 = ((tmp_423_4_2_i_reg_8190[0:0] === 1'b1) ? p_059_i_i_i181_3_4_1_i_fu_5737_p3 : temp_0_i_i_i_i305_059_i_i_i18_40_fu_5747_p3);

assign p_059_i_i_i181_3_4_3_i_fu_5771_p3 = ((tmp_423_4_3_i_reg_8195[0:0] === 1'b1) ? p_059_i_i_i181_3_4_2_i_reg_9239 : temp_0_i_i_i_i305_059_i_i_i18_41_fu_5766_p3);

assign p_059_i_i_i181_3_4_4_i_fu_5789_p3 = ((tmp_423_4_4_i_reg_8200[0:0] === 1'b1) ? p_059_i_i_i181_3_4_3_i_fu_5771_p3 : temp_0_i_i_i_i305_059_i_i_i18_42_fu_5782_p3);

assign p_059_i_i_i181_3_4_5_i_fu_5806_p3 = ((tmp_423_4_5_i_reg_8205[0:0] === 1'b1) ? p_059_i_i_i181_3_4_4_i_reg_9250 : temp_0_i_i_i_i305_059_i_i_i18_43_fu_5800_p3);

assign p_059_i_i_i181_3_4_6_i_fu_5824_p3 = ((tmp_423_4_6_i_reg_8210[0:0] === 1'b1) ? p_059_i_i_i181_3_4_5_i_reg_9257 : temp_0_i_i_i_i305_059_i_i_i18_44_reg_9262);

assign p_059_i_i_i181_3_4_7_i_fu_5841_p3 = ((tmp_423_4_7_i_reg_8215[0:0] === 1'b1) ? p_059_i_i_i181_3_4_6_i_fu_5824_p3 : temp_0_i_i_i_i305_059_i_i_i18_45_fu_5834_p3);

assign p_059_i_i_i181_3_4_8_i_fu_5858_p3 = ((tmp_423_4_8_i_reg_8220[0:0] === 1'b1) ? p_059_i_i_i181_3_4_7_i_reg_9267 : temp_0_i_i_i_i305_059_i_i_i18_46_fu_5853_p3);

assign p_059_i_i_i181_3_4_9_i_fu_5876_p3 = ((tmp_423_4_9_i_reg_8225[0:0] === 1'b1) ? p_059_i_i_i181_3_4_8_i_fu_5858_p3 : temp_0_i_i_i_i305_059_i_i_i18_47_fu_5869_p3);

assign p_059_i_i_i181_3_4_i_fu_5649_p3 = ((tmp_423_4_i_reg_8180[0:0] === 1'b1) ? p_059_i_i_i181_3_3_9_i_reg_9180 : temp_0_i_i_i_i305_059_i_i_i18_38_fu_5642_p3);

assign p_059_i_i_i181_3_5_1_i_fu_6010_p3 = ((tmp_423_5_1_i_reg_8235[0:0] === 1'b1) ? p_059_i_i_i181_3_5_i_reg_9327 : temp_0_i_i_i_i305_059_i_i_i18_49_reg_9332);

assign p_059_i_i_i181_3_5_2_i_fu_6027_p3 = ((tmp_423_5_2_i_reg_8240[0:0] === 1'b1) ? p_059_i_i_i181_3_5_1_i_fu_6010_p3 : temp_0_i_i_i_i305_059_i_i_i18_50_fu_6020_p3);

assign p_059_i_i_i181_3_5_3_i_fu_6044_p3 = ((tmp_423_5_3_i_reg_8245[0:0] === 1'b1) ? p_059_i_i_i181_3_5_2_i_reg_9337 : temp_0_i_i_i_i305_059_i_i_i18_51_fu_6039_p3);

assign p_059_i_i_i181_3_5_4_i_fu_6062_p3 = ((tmp_423_5_4_i_reg_8250[0:0] === 1'b1) ? p_059_i_i_i181_3_5_3_i_fu_6044_p3 : temp_0_i_i_i_i305_059_i_i_i18_52_fu_6055_p3);

assign p_059_i_i_i181_3_5_5_i_fu_6079_p3 = ((tmp_423_5_5_i_reg_8255[0:0] === 1'b1) ? p_059_i_i_i181_3_5_4_i_reg_9348 : temp_0_i_i_i_i305_059_i_i_i18_53_fu_6073_p3);

assign p_059_i_i_i181_3_5_6_i_fu_6097_p3 = ((tmp_423_5_6_i_reg_8260[0:0] === 1'b1) ? p_059_i_i_i181_3_5_5_i_reg_9355 : temp_0_i_i_i_i305_059_i_i_i18_54_reg_9360);

assign p_059_i_i_i181_3_5_7_i_fu_6114_p3 = ((tmp_423_5_7_i_reg_8265[0:0] === 1'b1) ? p_059_i_i_i181_3_5_6_i_fu_6097_p3 : temp_0_i_i_i_i305_059_i_i_i18_55_fu_6107_p3);

assign p_059_i_i_i181_3_5_8_i_fu_6131_p3 = ((tmp_423_5_8_i_reg_8270[0:0] === 1'b1) ? p_059_i_i_i181_3_5_7_i_reg_9365 : temp_0_i_i_i_i305_059_i_i_i18_56_fu_6126_p3);

assign p_059_i_i_i181_3_5_9_i_fu_6149_p3 = ((tmp_423_5_9_i_reg_8275[0:0] === 1'b1) ? p_059_i_i_i181_3_5_8_i_fu_6131_p3 : temp_0_i_i_i_i305_059_i_i_i18_57_fu_6142_p3);

assign p_059_i_i_i181_3_5_i_fu_5922_p3 = ((tmp_423_5_i_reg_8230[0:0] === 1'b1) ? p_059_i_i_i181_3_4_9_i_reg_9278 : temp_0_i_i_i_i305_059_i_i_i18_48_fu_5915_p3);

assign p_059_i_i_i181_3_6_1_i_fu_6283_p3 = ((tmp_423_6_1_i_reg_8285[0:0] === 1'b1) ? p_059_i_i_i181_3_6_i_reg_9425 : temp_0_i_i_i_i305_059_i_i_i18_59_reg_9430);

assign p_059_i_i_i181_3_6_2_i_fu_6300_p3 = ((tmp_423_6_2_i_reg_8290[0:0] === 1'b1) ? p_059_i_i_i181_3_6_1_i_fu_6283_p3 : temp_0_i_i_i_i305_059_i_i_i18_60_fu_6293_p3);

assign p_059_i_i_i181_3_6_3_i_fu_6317_p3 = ((tmp_423_6_3_i_reg_8295[0:0] === 1'b1) ? p_059_i_i_i181_3_6_2_i_reg_9435 : temp_0_i_i_i_i305_059_i_i_i18_61_fu_6312_p3);

assign p_059_i_i_i181_3_6_4_i_fu_6335_p3 = ((tmp_423_6_4_i_reg_8300[0:0] === 1'b1) ? p_059_i_i_i181_3_6_3_i_fu_6317_p3 : temp_0_i_i_i_i305_059_i_i_i18_62_fu_6328_p3);

assign p_059_i_i_i181_3_6_5_i_fu_6352_p3 = ((tmp_423_6_5_i_reg_8305[0:0] === 1'b1) ? p_059_i_i_i181_3_6_4_i_reg_9446 : temp_0_i_i_i_i305_059_i_i_i18_63_fu_6346_p3);

assign p_059_i_i_i181_3_6_6_i_fu_6370_p3 = ((tmp_423_6_6_i_reg_8310[0:0] === 1'b1) ? p_059_i_i_i181_3_6_5_i_reg_9453 : temp_0_i_i_i_i305_059_i_i_i18_64_reg_9458);

assign p_059_i_i_i181_3_6_7_i_fu_6387_p3 = ((tmp_423_6_7_i_reg_8315[0:0] === 1'b1) ? p_059_i_i_i181_3_6_6_i_fu_6370_p3 : temp_0_i_i_i_i305_059_i_i_i18_65_fu_6380_p3);

assign p_059_i_i_i181_3_6_8_i_fu_6404_p3 = ((tmp_423_6_8_i_reg_8320[0:0] === 1'b1) ? p_059_i_i_i181_3_6_7_i_reg_9463 : temp_0_i_i_i_i305_059_i_i_i18_66_fu_6399_p3);

assign p_059_i_i_i181_3_6_9_i_fu_6422_p3 = ((tmp_423_6_9_i_reg_8325[0:0] === 1'b1) ? p_059_i_i_i181_3_6_8_i_fu_6404_p3 : temp_0_i_i_i_i305_059_i_i_i18_67_fu_6415_p3);

assign p_059_i_i_i181_3_6_i_fu_6195_p3 = ((tmp_423_6_i_reg_8280[0:0] === 1'b1) ? p_059_i_i_i181_3_5_9_i_reg_9376 : temp_0_i_i_i_i305_059_i_i_i18_58_fu_6188_p3);

assign p_059_i_i_i181_3_7_1_i_fu_6556_p3 = ((tmp_423_7_1_i_reg_8335[0:0] === 1'b1) ? p_059_i_i_i181_3_7_i_reg_9523 : temp_0_i_i_i_i305_059_i_i_i18_69_reg_9528);

assign p_059_i_i_i181_3_7_2_i_fu_6573_p3 = ((tmp_423_7_2_i_reg_8340[0:0] === 1'b1) ? p_059_i_i_i181_3_7_1_i_fu_6556_p3 : temp_0_i_i_i_i305_059_i_i_i18_70_fu_6566_p3);

assign p_059_i_i_i181_3_7_3_i_fu_6590_p3 = ((tmp_423_7_3_i_reg_8345[0:0] === 1'b1) ? p_059_i_i_i181_3_7_2_i_reg_9533 : temp_0_i_i_i_i305_059_i_i_i18_71_fu_6585_p3);

assign p_059_i_i_i181_3_7_4_i_fu_6608_p3 = ((tmp_423_7_4_i_reg_8350[0:0] === 1'b1) ? p_059_i_i_i181_3_7_3_i_fu_6590_p3 : temp_0_i_i_i_i305_059_i_i_i18_72_fu_6601_p3);

assign p_059_i_i_i181_3_7_5_i_fu_6625_p3 = ((tmp_423_7_5_i_reg_8355[0:0] === 1'b1) ? p_059_i_i_i181_3_7_4_i_reg_9544 : temp_0_i_i_i_i305_059_i_i_i18_73_fu_6619_p3);

assign p_059_i_i_i181_3_7_6_i_fu_6643_p3 = ((tmp_423_7_6_i_reg_8360[0:0] === 1'b1) ? p_059_i_i_i181_3_7_5_i_reg_9551 : temp_0_i_i_i_i305_059_i_i_i18_74_reg_9556);

assign p_059_i_i_i181_3_7_7_i_fu_6660_p3 = ((tmp_423_7_7_i_reg_8365[0:0] === 1'b1) ? p_059_i_i_i181_3_7_6_i_fu_6643_p3 : temp_0_i_i_i_i305_059_i_i_i18_75_fu_6653_p3);

assign p_059_i_i_i181_3_7_8_i_fu_6677_p3 = ((tmp_423_7_8_i_reg_8370[0:0] === 1'b1) ? p_059_i_i_i181_3_7_7_i_reg_9561 : temp_0_i_i_i_i305_059_i_i_i18_76_fu_6672_p3);

assign p_059_i_i_i181_3_7_9_i_fu_6695_p3 = ((tmp_423_7_9_i_reg_8375[0:0] === 1'b1) ? p_059_i_i_i181_3_7_8_i_fu_6677_p3 : temp_0_i_i_i_i305_059_i_i_i18_77_fu_6688_p3);

assign p_059_i_i_i181_3_7_i_fu_6468_p3 = ((tmp_423_7_i_reg_8330[0:0] === 1'b1) ? p_059_i_i_i181_3_6_9_i_reg_9474 : temp_0_i_i_i_i305_059_i_i_i18_68_fu_6461_p3);

assign p_059_i_i_i181_3_8_1_i_fu_6829_p3 = ((tmp_423_8_1_i_reg_8385[0:0] === 1'b1) ? p_059_i_i_i181_3_8_i_reg_9621 : temp_0_i_i_i_i305_059_i_i_i18_79_reg_9626);

assign p_059_i_i_i181_3_8_2_i_fu_6846_p3 = ((tmp_423_8_2_i_reg_8390[0:0] === 1'b1) ? p_059_i_i_i181_3_8_1_i_fu_6829_p3 : temp_0_i_i_i_i305_059_i_i_i18_80_fu_6839_p3);

assign p_059_i_i_i181_3_8_3_i_fu_6863_p3 = ((tmp_423_8_3_i_reg_8395[0:0] === 1'b1) ? p_059_i_i_i181_3_8_2_i_reg_9631 : temp_0_i_i_i_i305_059_i_i_i18_81_fu_6858_p3);

assign p_059_i_i_i181_3_8_4_i_fu_6881_p3 = ((tmp_423_8_4_i_reg_8400[0:0] === 1'b1) ? p_059_i_i_i181_3_8_3_i_fu_6863_p3 : temp_0_i_i_i_i305_059_i_i_i18_82_fu_6874_p3);

assign p_059_i_i_i181_3_8_5_i_fu_6898_p3 = ((tmp_423_8_5_i_reg_8405[0:0] === 1'b1) ? p_059_i_i_i181_3_8_4_i_reg_9642 : temp_0_i_i_i_i305_059_i_i_i18_83_fu_6892_p3);

assign p_059_i_i_i181_3_8_6_i_fu_6916_p3 = ((tmp_423_8_6_i_reg_8410[0:0] === 1'b1) ? p_059_i_i_i181_3_8_5_i_reg_9649 : temp_0_i_i_i_i305_059_i_i_i18_84_reg_9654);

assign p_059_i_i_i181_3_8_7_i_fu_6933_p3 = ((tmp_423_8_7_i_reg_8415[0:0] === 1'b1) ? p_059_i_i_i181_3_8_6_i_fu_6916_p3 : temp_0_i_i_i_i305_059_i_i_i18_85_fu_6926_p3);

assign p_059_i_i_i181_3_8_8_i_fu_6950_p3 = ((tmp_423_8_8_i_reg_8420[0:0] === 1'b1) ? p_059_i_i_i181_3_8_7_i_reg_9659 : temp_0_i_i_i_i305_059_i_i_i18_86_fu_6945_p3);

assign p_059_i_i_i181_3_8_9_i_fu_6968_p3 = ((tmp_423_8_9_i_reg_8425[0:0] === 1'b1) ? p_059_i_i_i181_3_8_8_i_fu_6950_p3 : temp_0_i_i_i_i305_059_i_i_i18_87_fu_6961_p3);

assign p_059_i_i_i181_3_8_i_fu_6741_p3 = ((tmp_423_8_i_reg_8380[0:0] === 1'b1) ? p_059_i_i_i181_3_7_9_i_reg_9572 : temp_0_i_i_i_i305_059_i_i_i18_78_fu_6734_p3);

assign p_059_i_i_i181_3_9_1_i_fu_7102_p3 = ((tmp_423_9_1_i_reg_8435[0:0] === 1'b1) ? p_059_i_i_i181_3_9_i_reg_9719 : temp_0_i_i_i_i305_059_i_i_i18_89_reg_9724);

assign p_059_i_i_i181_3_9_2_i_fu_7119_p3 = ((tmp_423_9_2_i_reg_8440[0:0] === 1'b1) ? p_059_i_i_i181_3_9_1_i_fu_7102_p3 : temp_0_i_i_i_i305_059_i_i_i18_90_fu_7112_p3);

assign p_059_i_i_i181_3_9_3_i_fu_7136_p3 = ((tmp_423_9_3_i_reg_8445[0:0] === 1'b1) ? p_059_i_i_i181_3_9_2_i_reg_9729 : temp_0_i_i_i_i305_059_i_i_i18_91_fu_7131_p3);

assign p_059_i_i_i181_3_9_4_i_fu_7154_p3 = ((tmp_423_9_4_i_reg_8450[0:0] === 1'b1) ? p_059_i_i_i181_3_9_3_i_fu_7136_p3 : temp_0_i_i_i_i305_059_i_i_i18_92_fu_7147_p3);

assign p_059_i_i_i181_3_9_5_i_fu_7171_p3 = ((tmp_423_9_5_i_reg_8455[0:0] === 1'b1) ? p_059_i_i_i181_3_9_4_i_reg_9740 : temp_0_i_i_i_i305_059_i_i_i18_93_fu_7165_p3);

assign p_059_i_i_i181_3_9_6_i_fu_7189_p3 = ((tmp_423_9_6_i_reg_8460[0:0] === 1'b1) ? p_059_i_i_i181_3_9_5_i_reg_9747 : temp_0_i_i_i_i305_059_i_i_i18_94_reg_9752);

assign p_059_i_i_i181_3_9_7_i_fu_7206_p3 = ((tmp_423_9_7_i_reg_8465[0:0] === 1'b1) ? p_059_i_i_i181_3_9_6_i_fu_7189_p3 : temp_0_i_i_i_i305_059_i_i_i18_95_fu_7199_p3);

assign p_059_i_i_i181_3_9_8_i_fu_7223_p3 = ((tmp_423_9_8_i_reg_8470[0:0] === 1'b1) ? p_059_i_i_i181_3_9_7_i_reg_9757 : temp_0_i_i_i_i305_059_i_i_i18_96_fu_7218_p3);

assign p_059_i_i_i181_3_9_i_fu_7014_p3 = ((tmp_423_9_i_reg_8430[0:0] === 1'b1) ? p_059_i_i_i181_3_8_9_i_reg_9670 : temp_0_i_i_i_i305_059_i_i_i18_88_fu_7007_p3);

assign p_assign_18_1_i_fu_3441_p2 = ($signed(ap_const_lv11_7FE) + $signed(p_014_0_i_i_i3_i_reg_2684));

assign p_assign_18_2_i_fu_3468_p2 = ($signed(ap_const_lv12_FFD) + $signed(tmp_71_cast27803_i_fu_3342_p1));

assign p_assign_18_3_i_fu_3495_p2 = ($signed(ap_const_lv12_FFC) + $signed(tmp_71_cast27803_i_fu_3342_p1));

assign p_assign_18_4_i_fu_3522_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_71_cast27803_i_fu_3342_p1));

assign p_assign_18_5_i_fu_3549_p2 = ($signed(ap_const_lv12_FFA) + $signed(tmp_71_cast27803_i_fu_3342_p1));

assign p_assign_18_6_i_fu_3576_p2 = ($signed(ap_const_lv12_FF9) + $signed(tmp_71_cast27803_i_fu_3342_p1));

assign p_assign_18_7_i_fu_3603_p2 = ($signed(ap_const_lv12_FF8) + $signed(tmp_71_cast27803_i_fu_3342_p1));

assign p_assign_18_8_i_fu_3630_p2 = ($signed(ap_const_lv12_FF7) + $signed(tmp_71_cast27803_i_fu_3342_p1));

assign p_assign_18_9_i_fu_3657_p2 = ($signed(ap_const_lv12_FF6) + $signed(tmp_71_cast27803_i_fu_3342_p1));

assign p_assign_3_fu_3794_p3 = ((tmp_139_reg_8633[0:0] === 1'b1) ? ap_const_lv11_0 : tmp_41_reload_read_reg_7953);

assign p_neg392_i_i_i2_cast27806_reload_out_din = p_neg392_i_i_i2_cast27806_reload_dout;

assign p_neg392_i_i_i2_cast27807_reload_out_din = p_neg392_i_i_i2_cast27807_reload_dout;

assign p_neg392_i_i_i2_cast_reload_out_din = p_neg392_i_i_i2_cast_reload_dout;

assign p_neg392_i_i_i2_reload_out_din = p_neg392_i_i_i2_reload_dout;

assign p_temp_2_0_i_fu_4576_p3 = ((tmp_423_0_i_reg_7980[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_9_9_fu_656);

assign rev8_fu_3759_p2 = (tmp_138_fu_3751_p3 ^ ap_const_lv1_1);

assign rev_fu_3671_p2 = (tmp_134_fu_3663_p3 ^ ap_const_lv1_1);

assign row_assign_19_1_t_i_fu_3463_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_84_fu_3456_p3);

assign row_assign_19_2_t_i_fu_3490_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_85_fu_3483_p3);

assign row_assign_19_3_t_i_fu_3517_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_86_fu_3510_p3);

assign row_assign_19_4_t_i_fu_3544_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_87_fu_3537_p3);

assign row_assign_19_5_t_i_fu_3571_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_88_fu_3564_p3);

assign row_assign_19_6_t_i_fu_3598_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_89_fu_3591_p3);

assign row_assign_19_7_t_i_fu_3625_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_90_fu_3618_p3);

assign row_assign_19_8_t_i_fu_3652_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_91_fu_3645_p3);

assign row_assign_19_9_t_i_fu_3715_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_93_fu_3707_p3);

assign row_assign_19_i_fu_3436_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7939 - tmp_83_fu_3429_p3);

assign src_kernel_win_0_val_0_0_fu_4275_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_111_fu_4250_p12 : col_buf_0_val_0_0_fu_3905_p3);

assign src_kernel_win_0_val_1_0_fu_4307_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_112_fu_4282_p12 : col_buf_0_val_1_0_fu_3937_p3);

assign src_kernel_win_0_val_2_0_fu_4339_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_113_fu_4314_p12 : col_buf_0_val_2_0_fu_3969_p3);

assign src_kernel_win_0_val_3_0_fu_4371_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_114_fu_4346_p12 : col_buf_0_val_3_0_fu_4001_p3);

assign src_kernel_win_0_val_4_0_fu_4403_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_115_fu_4378_p12 : col_buf_0_val_4_0_fu_4033_p3);

assign src_kernel_win_0_val_5_0_fu_4435_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_116_fu_4410_p12 : col_buf_0_val_5_0_fu_4065_p3);

assign src_kernel_win_0_val_6_0_fu_4467_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_117_fu_4442_p12 : col_buf_0_val_6_0_fu_4097_p3);

assign src_kernel_win_0_val_7_0_fu_4499_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_118_fu_4474_p12 : col_buf_0_val_7_0_fu_4129_p3);

assign src_kernel_win_0_val_8_0_fu_4531_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_119_fu_4506_p12 : col_buf_0_val_8_0_fu_4161_p3);

assign src_kernel_win_0_val_9_0_fu_4563_p3 = ((tmp_3881_i_reg_8550[0:0] === 1'b1) ? tmp_120_fu_4538_p12 : col_buf_0_val_9_0_fu_4193_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_10_fu_4928_p3 = ((tmp_432_1_2_i_fu_4923_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_7_lo_3_reg_8929 : p_059_i_i_i181_3_1_1_i_fu_4918_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_11_fu_4947_p3 = ((tmp_432_1_3_i_reg_8951[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_3_reg_8923_pp0_it9 : p_059_i_i_i181_3_1_2_i_reg_8945);

assign temp_0_i_i_i_i305_059_i_i_i18_12_fu_4963_p3 = ((tmp_432_1_4_i_fu_4958_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_3_reg_8917_pp0_it9 : p_059_i_i_i181_3_1_3_i_fu_4952_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_13_fu_4981_p3 = ((tmp_432_1_5_i_fu_4977_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8911_pp0_it10 : p_059_i_i_i181_3_1_4_i_reg_8956);

assign temp_0_i_i_i_i305_059_i_i_i18_14_fu_4998_p3 = ((tmp_432_1_6_i_fu_4993_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8905_pp0_it10 : p_059_i_i_i181_3_1_5_i_fu_4987_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_15_fu_5015_p3 = ((tmp_432_1_7_i_fu_5010_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it11 : p_059_i_i_i181_3_1_6_i_fu_5005_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_16_fu_5034_p3 = ((tmp_432_1_8_i_reg_8979[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it12 : p_059_i_i_i181_3_1_7_i_reg_8973);

assign temp_0_i_i_i_i305_059_i_i_i18_17_fu_5050_p3 = ((tmp_432_1_9_i_fu_5045_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it12 : p_059_i_i_i181_3_1_8_i_fu_5039_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_18_fu_5096_p3 = ((tmp_432_2_i_fu_5091_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_9_fu_852 : p_059_i_i_i181_3_1_9_i_reg_8984);

assign temp_0_i_i_i_i305_059_i_i_i18_19_fu_5115_p3 = ((tmp_432_2_1_i_fu_5109_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_8_fu_848 : p_059_i_i_i181_3_2_i_fu_5103_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_1_fu_4658_p3 = ((tmp_432_0_2_i_reg_8846[0:0] === 1'b1) ? src_kernel_win_0_val_9_7_3_reg_8730 : p_059_i_i_i181_3_0_1_i_reg_8840);

assign temp_0_i_i_i_i305_059_i_i_i18_20_fu_5201_p3 = ((tmp_432_2_2_i_fu_5196_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_7_lo_3_reg_9027 : p_059_i_i_i181_3_2_1_i_fu_5191_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_21_fu_5220_p3 = ((tmp_432_2_3_i_reg_9049[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_3_reg_9021_pp0_it15 : p_059_i_i_i181_3_2_2_i_reg_9043);

assign temp_0_i_i_i_i305_059_i_i_i18_22_fu_5236_p3 = ((tmp_432_2_4_i_fu_5231_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_3_reg_9015_pp0_it15 : p_059_i_i_i181_3_2_3_i_fu_5225_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_23_fu_5254_p3 = ((tmp_432_2_5_i_fu_5250_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9009_pp0_it16 : p_059_i_i_i181_3_2_4_i_reg_9054);

assign temp_0_i_i_i_i305_059_i_i_i18_24_fu_5271_p3 = ((tmp_432_2_6_i_fu_5266_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9003_pp0_it16 : p_059_i_i_i181_3_2_5_i_fu_5260_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_25_fu_5288_p3 = ((tmp_432_2_7_i_fu_5283_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it17 : p_059_i_i_i181_3_2_6_i_fu_5278_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_26_fu_5307_p3 = ((tmp_432_2_8_i_reg_9077[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it18 : p_059_i_i_i181_3_2_7_i_reg_9071);

assign temp_0_i_i_i_i305_059_i_i_i18_27_fu_5323_p3 = ((tmp_432_2_9_i_fu_5318_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it18 : p_059_i_i_i181_3_2_8_i_fu_5312_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_28_fu_5369_p3 = ((tmp_432_3_i_fu_5364_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_9_fu_812 : p_059_i_i_i181_3_2_9_i_reg_9082);

assign temp_0_i_i_i_i305_059_i_i_i18_29_fu_5388_p3 = ((tmp_432_3_1_i_fu_5382_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_8_fu_808 : p_059_i_i_i181_3_3_i_fu_5376_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_2_fu_4674_p3 = ((tmp_432_0_3_i_fu_4669_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_6_3_reg_8735 : p_059_i_i_i181_3_0_2_i_fu_4663_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_30_fu_5474_p3 = ((tmp_432_3_2_i_fu_5469_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_7_lo_3_reg_9125 : p_059_i_i_i181_3_3_1_i_fu_5464_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_31_fu_5493_p3 = ((tmp_432_3_3_i_reg_9147[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_3_reg_9119_pp0_it21 : p_059_i_i_i181_3_3_2_i_reg_9141);

assign temp_0_i_i_i_i305_059_i_i_i18_32_fu_5509_p3 = ((tmp_432_3_4_i_fu_5504_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_3_reg_9113_pp0_it21 : p_059_i_i_i181_3_3_3_i_fu_5498_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_33_fu_5527_p3 = ((tmp_432_3_5_i_fu_5523_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9107_pp0_it22 : p_059_i_i_i181_3_3_4_i_reg_9152);

assign temp_0_i_i_i_i305_059_i_i_i18_34_fu_5544_p3 = ((tmp_432_3_6_i_fu_5539_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9101_pp0_it22 : p_059_i_i_i181_3_3_5_i_fu_5533_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_35_fu_5561_p3 = ((tmp_432_3_7_i_fu_5556_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it23 : p_059_i_i_i181_3_3_6_i_fu_5551_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_36_fu_5580_p3 = ((tmp_432_3_8_i_reg_9175[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it24 : p_059_i_i_i181_3_3_7_i_reg_9169);

assign temp_0_i_i_i_i305_059_i_i_i18_37_fu_5596_p3 = ((tmp_432_3_9_i_fu_5591_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it24 : p_059_i_i_i181_3_3_8_i_fu_5585_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_38_fu_5642_p3 = ((tmp_432_4_i_fu_5637_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_9_fu_772 : p_059_i_i_i181_3_3_9_i_reg_9180);

assign temp_0_i_i_i_i305_059_i_i_i18_39_fu_5661_p3 = ((tmp_432_4_1_i_fu_5655_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_8_fu_768 : p_059_i_i_i181_3_4_i_fu_5649_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_3_fu_4692_p3 = ((tmp_432_0_4_i_fu_4688_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_5_3_reg_8741_pp0_it3 : p_059_i_i_i181_3_0_3_i_reg_8851);

assign temp_0_i_i_i_i305_059_i_i_i18_40_fu_5747_p3 = ((tmp_432_4_2_i_fu_5742_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_7_lo_3_reg_9223 : p_059_i_i_i181_3_4_1_i_fu_5737_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_41_fu_5766_p3 = ((tmp_432_4_3_i_reg_9245[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_3_reg_9217_pp0_it27 : p_059_i_i_i181_3_4_2_i_reg_9239);

assign temp_0_i_i_i_i305_059_i_i_i18_42_fu_5782_p3 = ((tmp_432_4_4_i_fu_5777_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_3_reg_9211_pp0_it27 : p_059_i_i_i181_3_4_3_i_fu_5771_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_43_fu_5800_p3 = ((tmp_432_4_5_i_fu_5796_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9205_pp0_it28 : p_059_i_i_i181_3_4_4_i_reg_9250);

assign temp_0_i_i_i_i305_059_i_i_i18_44_fu_5817_p3 = ((tmp_432_4_6_i_fu_5812_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9199_pp0_it28 : p_059_i_i_i181_3_4_5_i_fu_5806_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_45_fu_5834_p3 = ((tmp_432_4_7_i_fu_5829_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it29 : p_059_i_i_i181_3_4_6_i_fu_5824_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_46_fu_5853_p3 = ((tmp_432_4_8_i_reg_9273[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it30 : p_059_i_i_i181_3_4_7_i_reg_9267);

assign temp_0_i_i_i_i305_059_i_i_i18_47_fu_5869_p3 = ((tmp_432_4_9_i_fu_5864_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it30 : p_059_i_i_i181_3_4_8_i_fu_5858_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_48_fu_5915_p3 = ((tmp_432_5_i_fu_5910_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_9_fu_732 : p_059_i_i_i181_3_4_9_i_reg_9278);

assign temp_0_i_i_i_i305_059_i_i_i18_49_fu_5934_p3 = ((tmp_432_5_1_i_fu_5928_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_8_fu_728 : p_059_i_i_i181_3_5_i_fu_5922_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_4_fu_4709_p3 = ((tmp_432_0_5_i_fu_4704_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_4_3_reg_8747_pp0_it3 : p_059_i_i_i181_3_0_4_i_fu_4698_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_50_fu_6020_p3 = ((tmp_432_5_2_i_fu_6015_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_7_lo_3_reg_9321 : p_059_i_i_i181_3_5_1_i_fu_6010_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_51_fu_6039_p3 = ((tmp_432_5_3_i_reg_9343[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_3_reg_9315_pp0_it33 : p_059_i_i_i181_3_5_2_i_reg_9337);

assign temp_0_i_i_i_i305_059_i_i_i18_52_fu_6055_p3 = ((tmp_432_5_4_i_fu_6050_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_3_reg_9309_pp0_it33 : p_059_i_i_i181_3_5_3_i_fu_6044_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_53_fu_6073_p3 = ((tmp_432_5_5_i_fu_6069_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9303_pp0_it34 : p_059_i_i_i181_3_5_4_i_reg_9348);

assign temp_0_i_i_i_i305_059_i_i_i18_54_fu_6090_p3 = ((tmp_432_5_6_i_fu_6085_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9297_pp0_it34 : p_059_i_i_i181_3_5_5_i_fu_6079_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_55_fu_6107_p3 = ((tmp_432_5_7_i_fu_6102_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it35 : p_059_i_i_i181_3_5_6_i_fu_6097_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_56_fu_6126_p3 = ((tmp_432_5_8_i_reg_9371[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it36 : p_059_i_i_i181_3_5_7_i_reg_9365);

assign temp_0_i_i_i_i305_059_i_i_i18_57_fu_6142_p3 = ((tmp_432_5_9_i_fu_6137_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it36 : p_059_i_i_i181_3_5_8_i_fu_6131_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_58_fu_6188_p3 = ((tmp_432_6_i_fu_6183_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_9_fu_692 : p_059_i_i_i181_3_5_9_i_reg_9376);

assign temp_0_i_i_i_i305_059_i_i_i18_59_fu_6207_p3 = ((tmp_432_6_1_i_fu_6201_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_8_fu_688 : p_059_i_i_i181_3_6_i_fu_6195_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_5_fu_4726_p3 = ((tmp_432_0_6_i_fu_4721_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8753_pp0_it4 : p_059_i_i_i181_3_0_5_i_fu_4716_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_60_fu_6293_p3 = ((tmp_432_6_2_i_fu_6288_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_7_lo_3_reg_9419 : p_059_i_i_i181_3_6_1_i_fu_6283_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_61_fu_6312_p3 = ((tmp_432_6_3_i_reg_9441[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_3_reg_9413_pp0_it39 : p_059_i_i_i181_3_6_2_i_reg_9435);

assign temp_0_i_i_i_i305_059_i_i_i18_62_fu_6328_p3 = ((tmp_432_6_4_i_fu_6323_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_3_reg_9407_pp0_it39 : p_059_i_i_i181_3_6_3_i_fu_6317_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_63_fu_6346_p3 = ((tmp_432_6_5_i_fu_6342_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9401_pp0_it40 : p_059_i_i_i181_3_6_4_i_reg_9446);

assign temp_0_i_i_i_i305_059_i_i_i18_64_fu_6363_p3 = ((tmp_432_6_6_i_fu_6358_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9395_pp0_it40 : p_059_i_i_i181_3_6_5_i_fu_6352_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_65_fu_6380_p3 = ((tmp_432_6_7_i_fu_6375_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it41 : p_059_i_i_i181_3_6_6_i_fu_6370_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_66_fu_6399_p3 = ((tmp_432_6_8_i_reg_9469[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it42 : p_059_i_i_i181_3_6_7_i_reg_9463);

assign temp_0_i_i_i_i305_059_i_i_i18_67_fu_6415_p3 = ((tmp_432_6_9_i_fu_6410_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it42 : p_059_i_i_i181_3_6_8_i_fu_6404_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_68_fu_6461_p3 = ((tmp_432_7_i_fu_6456_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_9_fu_652 : p_059_i_i_i181_3_6_9_i_reg_9474);

assign temp_0_i_i_i_i305_059_i_i_i18_69_fu_6480_p3 = ((tmp_432_7_1_i_fu_6474_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_8_fu_648 : p_059_i_i_i181_3_7_i_fu_6468_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_6_fu_4745_p3 = ((tmp_432_0_7_i_reg_8874[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it5 : p_059_i_i_i181_3_0_6_i_reg_8868);

assign temp_0_i_i_i_i305_059_i_i_i18_70_fu_6566_p3 = ((tmp_432_7_2_i_fu_6561_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_7_lo_3_reg_9517 : p_059_i_i_i181_3_7_1_i_fu_6556_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_71_fu_6585_p3 = ((tmp_432_7_3_i_reg_9539[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_3_reg_9511_pp0_it45 : p_059_i_i_i181_3_7_2_i_reg_9533);

assign temp_0_i_i_i_i305_059_i_i_i18_72_fu_6601_p3 = ((tmp_432_7_4_i_fu_6596_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_3_reg_9505_pp0_it45 : p_059_i_i_i181_3_7_3_i_fu_6590_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_73_fu_6619_p3 = ((tmp_432_7_5_i_fu_6615_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9499_pp0_it46 : p_059_i_i_i181_3_7_4_i_reg_9544);

assign temp_0_i_i_i_i305_059_i_i_i18_74_fu_6636_p3 = ((tmp_432_7_6_i_fu_6631_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9493_pp0_it46 : p_059_i_i_i181_3_7_5_i_fu_6625_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_75_fu_6653_p3 = ((tmp_432_7_7_i_fu_6648_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it47 : p_059_i_i_i181_3_7_6_i_fu_6643_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_76_fu_6672_p3 = ((tmp_432_7_8_i_reg_9567[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it48 : p_059_i_i_i181_3_7_7_i_reg_9561);

assign temp_0_i_i_i_i305_059_i_i_i18_77_fu_6688_p3 = ((tmp_432_7_9_i_fu_6683_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it48 : p_059_i_i_i181_3_7_8_i_fu_6677_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_78_fu_6734_p3 = ((tmp_432_8_i_fu_6729_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_9_fu_616 : p_059_i_i_i181_3_7_9_i_reg_9572);

assign temp_0_i_i_i_i305_059_i_i_i18_79_fu_6753_p3 = ((tmp_432_8_1_i_fu_6747_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_8_fu_612 : p_059_i_i_i181_3_8_i_fu_6741_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_7_fu_4761_p3 = ((tmp_432_0_8_i_fu_4756_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it5 : p_059_i_i_i181_3_0_7_i_fu_4750_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_80_fu_6839_p3 = ((tmp_432_8_2_i_fu_6834_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_7_lo_3_reg_9615 : p_059_i_i_i181_3_8_1_i_fu_6829_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_81_fu_6858_p3 = ((tmp_432_8_3_i_reg_9637[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_3_reg_9609_pp0_it51 : p_059_i_i_i181_3_8_2_i_reg_9631);

assign temp_0_i_i_i_i305_059_i_i_i18_82_fu_6874_p3 = ((tmp_432_8_4_i_fu_6869_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_3_reg_9603_pp0_it51 : p_059_i_i_i181_3_8_3_i_fu_6863_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_83_fu_6892_p3 = ((tmp_432_8_5_i_fu_6888_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9597_pp0_it52 : p_059_i_i_i181_3_8_4_i_reg_9642);

assign temp_0_i_i_i_i305_059_i_i_i18_84_fu_6909_p3 = ((tmp_432_8_6_i_fu_6904_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9591_pp0_it52 : p_059_i_i_i181_3_8_5_i_fu_6898_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_85_fu_6926_p3 = ((tmp_432_8_7_i_fu_6921_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it53 : p_059_i_i_i181_3_8_6_i_fu_6916_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_86_fu_6945_p3 = ((tmp_432_8_8_i_reg_9665[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it54 : p_059_i_i_i181_3_8_7_i_reg_9659);

assign temp_0_i_i_i_i305_059_i_i_i18_87_fu_6961_p3 = ((tmp_432_8_9_i_fu_6956_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it54 : p_059_i_i_i181_3_8_8_i_fu_6950_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_88_fu_7007_p3 = ((tmp_432_9_i_fu_7002_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_9_fu_580 : p_059_i_i_i181_3_8_9_i_reg_9670);

assign temp_0_i_i_i_i305_059_i_i_i18_89_fu_7026_p3 = ((tmp_432_9_1_i_fu_7020_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_8_fu_576 : p_059_i_i_i181_3_9_i_fu_7014_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_8_fu_4779_p3 = ((tmp_432_0_9_i_fu_4775_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it6 : p_059_i_i_i181_3_0_8_i_reg_8879);

assign temp_0_i_i_i_i305_059_i_i_i18_90_fu_7112_p3 = ((tmp_432_9_2_i_fu_7107_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_7_lo_3_reg_9713 : p_059_i_i_i181_3_9_1_i_fu_7102_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_91_fu_7131_p3 = ((tmp_432_9_3_i_reg_9735[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_3_reg_9707_pp0_it57 : p_059_i_i_i181_3_9_2_i_reg_9729);

assign temp_0_i_i_i_i305_059_i_i_i18_92_fu_7147_p3 = ((tmp_432_9_4_i_fu_7142_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_3_reg_9701_pp0_it57 : p_059_i_i_i181_3_9_3_i_fu_7136_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_93_fu_7165_p3 = ((tmp_432_9_5_i_fu_7161_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9695_pp0_it58 : p_059_i_i_i181_3_9_4_i_reg_9740);

assign temp_0_i_i_i_i305_059_i_i_i18_94_fu_7182_p3 = ((tmp_432_9_6_i_fu_7177_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9689_pp0_it58 : p_059_i_i_i181_3_9_5_i_fu_7171_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_95_fu_7199_p3 = ((tmp_432_9_7_i_fu_7194_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it59 : p_059_i_i_i181_3_9_6_i_fu_7189_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_96_fu_7218_p3 = ((tmp_432_9_8_i_reg_9763[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it60 : p_059_i_i_i181_3_9_7_i_reg_9757);

assign temp_0_i_i_i_i305_059_i_i_i18_97_fu_7234_p3 = ((tmp_432_9_9_i_fu_7229_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it60 : p_059_i_i_i181_3_9_8_i_fu_7223_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_9_fu_4823_p3 = ((tmp_432_1_i_fu_4818_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_9_fu_892 : p_059_i_i_i181_3_0_9_i_reg_8886);

assign temp_0_i_i_i_i305_059_i_i_i18_fu_4842_p3 = ((tmp_432_1_1_i_fu_4836_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_8_fu_888 : p_059_i_i_i181_3_1_i_fu_4830_p3);

assign temp_0_i_i_i_i305_059_i_i_i_fu_4589_p3 = ((tmp_432_0_1_i_fu_4583_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_8_fu_696 : p_temp_2_0_i_fu_4576_p3);

assign tmp_100_fu_3425_p1 = tmp_3921_i_fu_3414_p2[3:0];

assign tmp_101_i_fu_3806_p1 = x_fu_3800_p3;

assign tmp_102_fu_3452_p1 = p_assign_18_1_i_fu_3441_p2[3:0];

assign tmp_104_fu_3479_p1 = p_assign_18_2_i_fu_3468_p2[3:0];

assign tmp_106_fu_3506_p1 = p_assign_18_3_i_fu_3495_p2[3:0];

assign tmp_109_fu_3533_p1 = p_assign_18_4_i_fu_3522_p2[3:0];

assign tmp_130_fu_3560_p1 = p_assign_18_5_i_fu_3549_p2[3:0];

assign tmp_131_fu_3587_p1 = p_assign_18_6_i_fu_3576_p2[3:0];

assign tmp_132_fu_3614_p1 = p_assign_18_7_i_fu_3603_p2[3:0];

assign tmp_133_fu_3641_p1 = p_assign_18_8_i_fu_3630_p2[3:0];

assign tmp_134_fu_3663_p3 = p_assign_18_9_i_fu_3657_p2[ap_const_lv32_B];

assign tmp_135_fu_3688_p3 = p_assign_18_9_i_fu_3657_p2[ap_const_lv32_B];

assign tmp_136_fu_3696_p1 = p_assign_18_9_i_fu_3657_p2[3:0];

assign tmp_137_fu_3747_p1 = ImagLoc_x_fu_3741_p2[10:0];

assign tmp_138_fu_3751_p3 = ImagLoc_x_fu_3741_p2[ap_const_lv32_B];

assign tmp_140_fu_3820_p1 = x_fu_3800_p3[3:0];

assign tmp_1_fu_2710_p1 = rows;

assign tmp_224_not_i_fu_3362_p2 = (tmp_75_i_fu_3357_p2 ^ ap_const_lv1_1);

assign tmp_252_i_fu_3368_p2 = (p_014_0_i_i_i3_i_reg_2684 > ap_const_lv11_4? 1'b1: 1'b0);

assign tmp_2_fu_7241_p3 = ((tmp_423_9_9_i_reg_8475[0:0] === 1'b1) ? p_059_i_i_i181_3_9_8_i_fu_7223_p3 : temp_0_i_i_i_i305_059_i_i_i18_97_fu_7234_p3);

assign tmp_313_5_i_fu_2714_p2 = (rows == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_329_5_i_fu_3380_p2 = (y_4_5_cast_i_reg_7975 == tmp_71_cast27803_i_fu_3342_p1? 1'b1: 1'b0);

assign tmp_329_6_i_fu_3385_p2 = (p_014_0_i_i_i3_i_reg_2684 == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_329_7_i_fu_3391_p2 = (p_014_0_i_i_i3_i_reg_2684 == ap_const_lv11_2? 1'b1: 1'b0);

assign tmp_329_8_i_fu_3397_p2 = (p_014_0_i_i_i3_i_reg_2684 == ap_const_lv11_3? 1'b1: 1'b0);

assign tmp_329_9_i_fu_3403_p2 = (p_014_0_i_i_i3_i_reg_2684 == ap_const_lv11_4? 1'b1: 1'b0);

assign tmp_329_i_fu_3374_p2 = (p_014_0_i_i_i3_i_reg_2684 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_3881_i_fu_3409_p2 = (p_014_0_i_i_i3_i_reg_2684 > rows? 1'b1: 1'b0);

assign tmp_3921_i_fu_3414_p2 = ($signed(ap_const_lv11_7FF) + $signed(p_014_0_i_i_i3_i_reg_2684));

assign tmp_3941_i_fu_3420_p2 = (tmp_3921_i_fu_3414_p2 < rows? 1'b1: 1'b0);

assign tmp_394_1_i_fu_3447_p2 = (p_assign_18_1_i_fu_3441_p2 < rows? 1'b1: 1'b0);

assign tmp_394_2_i_fu_3474_p2 = ($signed(p_assign_18_2_i_fu_3468_p2) < $signed(tmp_1_fu_2710_p1)? 1'b1: 1'b0);

assign tmp_394_3_i_fu_3501_p2 = ($signed(p_assign_18_3_i_fu_3495_p2) < $signed(tmp_1_fu_2710_p1)? 1'b1: 1'b0);

assign tmp_394_4_i_fu_3528_p2 = ($signed(p_assign_18_4_i_fu_3522_p2) < $signed(tmp_1_fu_2710_p1)? 1'b1: 1'b0);

assign tmp_394_5_i_fu_3555_p2 = ($signed(p_assign_18_5_i_fu_3549_p2) < $signed(tmp_1_fu_2710_p1)? 1'b1: 1'b0);

assign tmp_394_6_i_fu_3582_p2 = ($signed(p_assign_18_6_i_fu_3576_p2) < $signed(tmp_1_fu_2710_p1)? 1'b1: 1'b0);

assign tmp_394_7_i_fu_3609_p2 = ($signed(p_assign_18_7_i_fu_3603_p2) < $signed(tmp_1_fu_2710_p1)? 1'b1: 1'b0);

assign tmp_394_8_i_fu_3636_p2 = ($signed(p_assign_18_8_i_fu_3630_p2) < $signed(tmp_1_fu_2710_p1)? 1'b1: 1'b0);

assign tmp_394_9_i_fu_3677_p2 = ($signed(p_assign_18_9_i_fu_3657_p2) < $signed(tmp_1_fu_2710_p1)? 1'b1: 1'b0);

assign tmp_41_cast_reload_out_din = tmp_41_cast_reload_dout;

assign tmp_41_reload_out_din = tmp_41_reload_dout;

assign tmp_423_0_1_i_fu_2736_p2 = (wdw_val_9_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_2_i_fu_2742_p2 = (wdw_val_9_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_3_i_fu_2748_p2 = (wdw_val_9_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_4_i_fu_2754_p2 = (wdw_val_9_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_5_i_fu_2760_p2 = (wdw_val_9_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_6_i_fu_2766_p2 = (wdw_val_9_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_7_i_fu_2772_p2 = (wdw_val_9_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_8_i_fu_2778_p2 = (wdw_val_9_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_9_i_fu_2784_p2 = (wdw_val_9_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_i_fu_2730_p2 = (wdw_val_9_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_1_i_fu_2796_p2 = (wdw_val_8_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_2_i_fu_2802_p2 = (wdw_val_8_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_3_i_fu_2808_p2 = (wdw_val_8_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_4_i_fu_2814_p2 = (wdw_val_8_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_5_i_fu_2820_p2 = (wdw_val_8_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_6_i_fu_2826_p2 = (wdw_val_8_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_7_i_fu_2832_p2 = (wdw_val_8_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_8_i_fu_2838_p2 = (wdw_val_8_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_9_i_fu_2844_p2 = (wdw_val_8_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_i_fu_2790_p2 = (wdw_val_8_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_1_i_fu_2856_p2 = (wdw_val_7_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_2_i_fu_2862_p2 = (wdw_val_7_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_3_i_fu_2868_p2 = (wdw_val_7_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_4_i_fu_2874_p2 = (wdw_val_7_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_5_i_fu_2880_p2 = (wdw_val_7_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_6_i_fu_2886_p2 = (wdw_val_7_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_7_i_fu_2892_p2 = (wdw_val_7_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_8_i_fu_2898_p2 = (wdw_val_7_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_9_i_fu_2904_p2 = (wdw_val_7_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_i_fu_2850_p2 = (wdw_val_7_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_1_i_fu_2916_p2 = (wdw_val_6_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_2_i_fu_2922_p2 = (wdw_val_6_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_3_i_fu_2928_p2 = (wdw_val_6_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_4_i_fu_2934_p2 = (wdw_val_6_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_5_i_fu_2940_p2 = (wdw_val_6_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_6_i_fu_2946_p2 = (wdw_val_6_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_7_i_fu_2952_p2 = (wdw_val_6_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_8_i_fu_2958_p2 = (wdw_val_6_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_9_i_fu_2964_p2 = (wdw_val_6_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_i_fu_2910_p2 = (wdw_val_6_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_1_i_fu_2976_p2 = (wdw_val_5_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_2_i_fu_2982_p2 = (wdw_val_5_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_3_i_fu_2988_p2 = (wdw_val_5_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_4_i_fu_2994_p2 = (wdw_val_5_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_5_i_fu_3000_p2 = (wdw_val_5_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_6_i_fu_3006_p2 = (wdw_val_5_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_7_i_fu_3012_p2 = (wdw_val_5_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_8_i_fu_3018_p2 = (wdw_val_5_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_9_i_fu_3024_p2 = (wdw_val_5_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_i_fu_2970_p2 = (wdw_val_5_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_1_i_fu_3036_p2 = (wdw_val_4_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_2_i_fu_3042_p2 = (wdw_val_4_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_3_i_fu_3048_p2 = (wdw_val_4_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_4_i_fu_3054_p2 = (wdw_val_4_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_5_i_fu_3060_p2 = (wdw_val_4_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_6_i_fu_3066_p2 = (wdw_val_4_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_7_i_fu_3072_p2 = (wdw_val_4_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_8_i_fu_3078_p2 = (wdw_val_4_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_9_i_fu_3084_p2 = (wdw_val_4_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_i_fu_3030_p2 = (wdw_val_4_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_1_i_fu_3096_p2 = (wdw_val_3_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_2_i_fu_3102_p2 = (wdw_val_3_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_3_i_fu_3108_p2 = (wdw_val_3_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_4_i_fu_3114_p2 = (wdw_val_3_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_5_i_fu_3120_p2 = (wdw_val_3_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_6_i_fu_3126_p2 = (wdw_val_3_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_7_i_fu_3132_p2 = (wdw_val_3_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_8_i_fu_3138_p2 = (wdw_val_3_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_9_i_fu_3144_p2 = (wdw_val_3_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_i_fu_3090_p2 = (wdw_val_3_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_1_i_fu_3156_p2 = (wdw_val_2_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_2_i_fu_3162_p2 = (wdw_val_2_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_3_i_fu_3168_p2 = (wdw_val_2_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_4_i_fu_3174_p2 = (wdw_val_2_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_5_i_fu_3180_p2 = (wdw_val_2_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_6_i_fu_3186_p2 = (wdw_val_2_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_7_i_fu_3192_p2 = (wdw_val_2_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_8_i_fu_3198_p2 = (wdw_val_2_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_9_i_fu_3204_p2 = (wdw_val_2_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_i_fu_3150_p2 = (wdw_val_2_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_1_i_fu_3216_p2 = (wdw_val_1_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_2_i_fu_3222_p2 = (wdw_val_1_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_3_i_fu_3228_p2 = (wdw_val_1_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_4_i_fu_3234_p2 = (wdw_val_1_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_5_i_fu_3240_p2 = (wdw_val_1_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_6_i_fu_3246_p2 = (wdw_val_1_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_7_i_fu_3252_p2 = (wdw_val_1_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_8_i_fu_3258_p2 = (wdw_val_1_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_9_i_fu_3264_p2 = (wdw_val_1_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_i_fu_3210_p2 = (wdw_val_1_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_1_i_fu_3276_p2 = (wdw_val_0_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_2_i_fu_3282_p2 = (wdw_val_0_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_3_i_fu_3288_p2 = (wdw_val_0_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_4_i_fu_3294_p2 = (wdw_val_0_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_5_i_fu_3300_p2 = (wdw_val_0_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_6_i_fu_3306_p2 = (wdw_val_0_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_7_i_fu_3312_p2 = (wdw_val_0_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_8_i_fu_3318_p2 = (wdw_val_0_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_9_i_fu_3324_p2 = (wdw_val_0_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_i_fu_3270_p2 = (wdw_val_0_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_432_0_1_i_fu_4583_p2 = (src_kernel_win_0_val_9_8_fu_696 > p_temp_2_0_i_fu_4576_p3? 1'b1: 1'b0);

assign tmp_432_0_2_i_fu_4604_p2 = (src_kernel_win_0_val_9_7_fu_736 > p_059_i_i_i181_3_0_1_i_fu_4597_p3? 1'b1: 1'b0);

assign tmp_432_0_3_i_fu_4669_p2 = (src_kernel_win_0_val_9_6_3_reg_8735 > p_059_i_i_i181_3_0_2_i_fu_4663_p3? 1'b1: 1'b0);

assign tmp_432_0_4_i_fu_4688_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_5_3_reg_8741_pp0_it3 > p_059_i_i_i181_3_0_3_i_reg_8851? 1'b1: 1'b0);

assign tmp_432_0_5_i_fu_4704_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_4_3_reg_8747_pp0_it3 > p_059_i_i_i181_3_0_4_i_fu_4698_p3? 1'b1: 1'b0);

assign tmp_432_0_6_i_fu_4721_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8753_pp0_it4 > p_059_i_i_i181_3_0_5_i_fu_4716_p3? 1'b1: 1'b0);

assign tmp_432_0_7_i_fu_4740_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8759_pp0_it4 > p_059_i_i_i181_3_0_6_i_fu_4733_p3? 1'b1: 1'b0);

assign tmp_432_0_8_i_fu_4756_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8834_pp0_it5 > p_059_i_i_i181_3_0_7_i_fu_4750_p3? 1'b1: 1'b0);

assign tmp_432_0_9_i_fu_4775_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8828_pp0_it6 > p_059_i_i_i181_3_0_8_i_reg_8879? 1'b1: 1'b0);

assign tmp_432_1_1_i_fu_4836_p2 = (src_kernel_win_0_val_8_8_fu_888 > p_059_i_i_i181_3_1_i_fu_4830_p3? 1'b1: 1'b0);

assign tmp_432_1_2_i_fu_4923_p2 = (src_kernel_win_0_val_8_7_lo_3_reg_8929 > p_059_i_i_i181_3_1_1_i_fu_4918_p3? 1'b1: 1'b0);

assign tmp_432_1_3_i_fu_4942_p2 = (src_kernel_win_0_val_8_6_lo_3_reg_8923 > p_059_i_i_i181_3_1_2_i_fu_4935_p3? 1'b1: 1'b0);

assign tmp_432_1_4_i_fu_4958_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_3_reg_8917_pp0_it9 > p_059_i_i_i181_3_1_3_i_fu_4952_p3? 1'b1: 1'b0);

assign tmp_432_1_5_i_fu_4977_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8911_pp0_it10 > p_059_i_i_i181_3_1_4_i_reg_8956? 1'b1: 1'b0);

assign tmp_432_1_6_i_fu_4993_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8905_pp0_it10 > p_059_i_i_i181_3_1_5_i_fu_4987_p3? 1'b1: 1'b0);

assign tmp_432_1_7_i_fu_5010_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8899_pp0_it11 > p_059_i_i_i181_3_1_6_i_fu_5005_p3? 1'b1: 1'b0);

assign tmp_432_1_8_i_fu_5029_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8893_pp0_it11 > p_059_i_i_i181_3_1_7_i_fu_5022_p3? 1'b1: 1'b0);

assign tmp_432_1_9_i_fu_5045_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8821_pp0_it12 > p_059_i_i_i181_3_1_8_i_fu_5039_p3? 1'b1: 1'b0);

assign tmp_432_1_i_fu_4818_p2 = (src_kernel_win_0_val_8_9_fu_892 > p_059_i_i_i181_3_0_9_i_reg_8886? 1'b1: 1'b0);

assign tmp_432_2_1_i_fu_5109_p2 = (src_kernel_win_0_val_7_8_fu_848 > p_059_i_i_i181_3_2_i_fu_5103_p3? 1'b1: 1'b0);

assign tmp_432_2_2_i_fu_5196_p2 = (src_kernel_win_0_val_7_7_lo_3_reg_9027 > p_059_i_i_i181_3_2_1_i_fu_5191_p3? 1'b1: 1'b0);

assign tmp_432_2_3_i_fu_5215_p2 = (src_kernel_win_0_val_7_6_lo_3_reg_9021 > p_059_i_i_i181_3_2_2_i_fu_5208_p3? 1'b1: 1'b0);

assign tmp_432_2_4_i_fu_5231_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_3_reg_9015_pp0_it15 > p_059_i_i_i181_3_2_3_i_fu_5225_p3? 1'b1: 1'b0);

assign tmp_432_2_5_i_fu_5250_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9009_pp0_it16 > p_059_i_i_i181_3_2_4_i_reg_9054? 1'b1: 1'b0);

assign tmp_432_2_6_i_fu_5266_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9003_pp0_it16 > p_059_i_i_i181_3_2_5_i_fu_5260_p3? 1'b1: 1'b0);

assign tmp_432_2_7_i_fu_5283_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_8997_pp0_it17 > p_059_i_i_i181_3_2_6_i_fu_5278_p3? 1'b1: 1'b0);

assign tmp_432_2_8_i_fu_5302_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_8991_pp0_it17 > p_059_i_i_i181_3_2_7_i_fu_5295_p3? 1'b1: 1'b0);

assign tmp_432_2_9_i_fu_5318_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8814_pp0_it18 > p_059_i_i_i181_3_2_8_i_fu_5312_p3? 1'b1: 1'b0);

assign tmp_432_2_i_fu_5091_p2 = (src_kernel_win_0_val_7_9_fu_852 > p_059_i_i_i181_3_1_9_i_reg_8984? 1'b1: 1'b0);

assign tmp_432_3_1_i_fu_5382_p2 = (src_kernel_win_0_val_6_8_fu_808 > p_059_i_i_i181_3_3_i_fu_5376_p3? 1'b1: 1'b0);

assign tmp_432_3_2_i_fu_5469_p2 = (src_kernel_win_0_val_6_7_lo_3_reg_9125 > p_059_i_i_i181_3_3_1_i_fu_5464_p3? 1'b1: 1'b0);

assign tmp_432_3_3_i_fu_5488_p2 = (src_kernel_win_0_val_6_6_lo_3_reg_9119 > p_059_i_i_i181_3_3_2_i_fu_5481_p3? 1'b1: 1'b0);

assign tmp_432_3_4_i_fu_5504_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_3_reg_9113_pp0_it21 > p_059_i_i_i181_3_3_3_i_fu_5498_p3? 1'b1: 1'b0);

assign tmp_432_3_5_i_fu_5523_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9107_pp0_it22 > p_059_i_i_i181_3_3_4_i_reg_9152? 1'b1: 1'b0);

assign tmp_432_3_6_i_fu_5539_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9101_pp0_it22 > p_059_i_i_i181_3_3_5_i_fu_5533_p3? 1'b1: 1'b0);

assign tmp_432_3_7_i_fu_5556_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9095_pp0_it23 > p_059_i_i_i181_3_3_6_i_fu_5551_p3? 1'b1: 1'b0);

assign tmp_432_3_8_i_fu_5575_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9089_pp0_it23 > p_059_i_i_i181_3_3_7_i_fu_5568_p3? 1'b1: 1'b0);

assign tmp_432_3_9_i_fu_5591_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8807_pp0_it24 > p_059_i_i_i181_3_3_8_i_fu_5585_p3? 1'b1: 1'b0);

assign tmp_432_3_i_fu_5364_p2 = (src_kernel_win_0_val_6_9_fu_812 > p_059_i_i_i181_3_2_9_i_reg_9082? 1'b1: 1'b0);

assign tmp_432_4_1_i_fu_5655_p2 = (src_kernel_win_0_val_5_8_fu_768 > p_059_i_i_i181_3_4_i_fu_5649_p3? 1'b1: 1'b0);

assign tmp_432_4_2_i_fu_5742_p2 = (src_kernel_win_0_val_5_7_lo_3_reg_9223 > p_059_i_i_i181_3_4_1_i_fu_5737_p3? 1'b1: 1'b0);

assign tmp_432_4_3_i_fu_5761_p2 = (src_kernel_win_0_val_5_6_lo_3_reg_9217 > p_059_i_i_i181_3_4_2_i_fu_5754_p3? 1'b1: 1'b0);

assign tmp_432_4_4_i_fu_5777_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_3_reg_9211_pp0_it27 > p_059_i_i_i181_3_4_3_i_fu_5771_p3? 1'b1: 1'b0);

assign tmp_432_4_5_i_fu_5796_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9205_pp0_it28 > p_059_i_i_i181_3_4_4_i_reg_9250? 1'b1: 1'b0);

assign tmp_432_4_6_i_fu_5812_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9199_pp0_it28 > p_059_i_i_i181_3_4_5_i_fu_5806_p3? 1'b1: 1'b0);

assign tmp_432_4_7_i_fu_5829_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9193_pp0_it29 > p_059_i_i_i181_3_4_6_i_fu_5824_p3? 1'b1: 1'b0);

assign tmp_432_4_8_i_fu_5848_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9187_pp0_it29 > p_059_i_i_i181_3_4_7_i_fu_5841_p3? 1'b1: 1'b0);

assign tmp_432_4_9_i_fu_5864_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8800_pp0_it30 > p_059_i_i_i181_3_4_8_i_fu_5858_p3? 1'b1: 1'b0);

assign tmp_432_4_i_fu_5637_p2 = (src_kernel_win_0_val_5_9_fu_772 > p_059_i_i_i181_3_3_9_i_reg_9180? 1'b1: 1'b0);

assign tmp_432_5_1_i_fu_5928_p2 = (src_kernel_win_0_val_4_8_fu_728 > p_059_i_i_i181_3_5_i_fu_5922_p3? 1'b1: 1'b0);

assign tmp_432_5_2_i_fu_6015_p2 = (src_kernel_win_0_val_4_7_lo_3_reg_9321 > p_059_i_i_i181_3_5_1_i_fu_6010_p3? 1'b1: 1'b0);

assign tmp_432_5_3_i_fu_6034_p2 = (src_kernel_win_0_val_4_6_lo_3_reg_9315 > p_059_i_i_i181_3_5_2_i_fu_6027_p3? 1'b1: 1'b0);

assign tmp_432_5_4_i_fu_6050_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_3_reg_9309_pp0_it33 > p_059_i_i_i181_3_5_3_i_fu_6044_p3? 1'b1: 1'b0);

assign tmp_432_5_5_i_fu_6069_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9303_pp0_it34 > p_059_i_i_i181_3_5_4_i_reg_9348? 1'b1: 1'b0);

assign tmp_432_5_6_i_fu_6085_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9297_pp0_it34 > p_059_i_i_i181_3_5_5_i_fu_6079_p3? 1'b1: 1'b0);

assign tmp_432_5_7_i_fu_6102_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9291_pp0_it35 > p_059_i_i_i181_3_5_6_i_fu_6097_p3? 1'b1: 1'b0);

assign tmp_432_5_8_i_fu_6121_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9285_pp0_it35 > p_059_i_i_i181_3_5_7_i_fu_6114_p3? 1'b1: 1'b0);

assign tmp_432_5_9_i_fu_6137_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8793_pp0_it36 > p_059_i_i_i181_3_5_8_i_fu_6131_p3? 1'b1: 1'b0);

assign tmp_432_5_i_fu_5910_p2 = (src_kernel_win_0_val_4_9_fu_732 > p_059_i_i_i181_3_4_9_i_reg_9278? 1'b1: 1'b0);

assign tmp_432_6_1_i_fu_6201_p2 = (src_kernel_win_0_val_3_8_fu_688 > p_059_i_i_i181_3_6_i_fu_6195_p3? 1'b1: 1'b0);

assign tmp_432_6_2_i_fu_6288_p2 = (src_kernel_win_0_val_3_7_lo_3_reg_9419 > p_059_i_i_i181_3_6_1_i_fu_6283_p3? 1'b1: 1'b0);

assign tmp_432_6_3_i_fu_6307_p2 = (src_kernel_win_0_val_3_6_lo_3_reg_9413 > p_059_i_i_i181_3_6_2_i_fu_6300_p3? 1'b1: 1'b0);

assign tmp_432_6_4_i_fu_6323_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_3_reg_9407_pp0_it39 > p_059_i_i_i181_3_6_3_i_fu_6317_p3? 1'b1: 1'b0);

assign tmp_432_6_5_i_fu_6342_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9401_pp0_it40 > p_059_i_i_i181_3_6_4_i_reg_9446? 1'b1: 1'b0);

assign tmp_432_6_6_i_fu_6358_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9395_pp0_it40 > p_059_i_i_i181_3_6_5_i_fu_6352_p3? 1'b1: 1'b0);

assign tmp_432_6_7_i_fu_6375_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9389_pp0_it41 > p_059_i_i_i181_3_6_6_i_fu_6370_p3? 1'b1: 1'b0);

assign tmp_432_6_8_i_fu_6394_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9383_pp0_it41 > p_059_i_i_i181_3_6_7_i_fu_6387_p3? 1'b1: 1'b0);

assign tmp_432_6_9_i_fu_6410_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8786_pp0_it42 > p_059_i_i_i181_3_6_8_i_fu_6404_p3? 1'b1: 1'b0);

assign tmp_432_6_i_fu_6183_p2 = (src_kernel_win_0_val_3_9_fu_692 > p_059_i_i_i181_3_5_9_i_reg_9376? 1'b1: 1'b0);

assign tmp_432_7_1_i_fu_6474_p2 = (src_kernel_win_0_val_2_8_fu_648 > p_059_i_i_i181_3_7_i_fu_6468_p3? 1'b1: 1'b0);

assign tmp_432_7_2_i_fu_6561_p2 = (src_kernel_win_0_val_2_7_lo_3_reg_9517 > p_059_i_i_i181_3_7_1_i_fu_6556_p3? 1'b1: 1'b0);

assign tmp_432_7_3_i_fu_6580_p2 = (src_kernel_win_0_val_2_6_lo_3_reg_9511 > p_059_i_i_i181_3_7_2_i_fu_6573_p3? 1'b1: 1'b0);

assign tmp_432_7_4_i_fu_6596_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_3_reg_9505_pp0_it45 > p_059_i_i_i181_3_7_3_i_fu_6590_p3? 1'b1: 1'b0);

assign tmp_432_7_5_i_fu_6615_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9499_pp0_it46 > p_059_i_i_i181_3_7_4_i_reg_9544? 1'b1: 1'b0);

assign tmp_432_7_6_i_fu_6631_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9493_pp0_it46 > p_059_i_i_i181_3_7_5_i_fu_6625_p3? 1'b1: 1'b0);

assign tmp_432_7_7_i_fu_6648_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9487_pp0_it47 > p_059_i_i_i181_3_7_6_i_fu_6643_p3? 1'b1: 1'b0);

assign tmp_432_7_8_i_fu_6667_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9481_pp0_it47 > p_059_i_i_i181_3_7_7_i_fu_6660_p3? 1'b1: 1'b0);

assign tmp_432_7_9_i_fu_6683_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8779_pp0_it48 > p_059_i_i_i181_3_7_8_i_fu_6677_p3? 1'b1: 1'b0);

assign tmp_432_7_i_fu_6456_p2 = (src_kernel_win_0_val_2_9_fu_652 > p_059_i_i_i181_3_6_9_i_reg_9474? 1'b1: 1'b0);

assign tmp_432_8_1_i_fu_6747_p2 = (src_kernel_win_0_val_1_8_fu_612 > p_059_i_i_i181_3_8_i_fu_6741_p3? 1'b1: 1'b0);

assign tmp_432_8_2_i_fu_6834_p2 = (src_kernel_win_0_val_1_7_lo_3_reg_9615 > p_059_i_i_i181_3_8_1_i_fu_6829_p3? 1'b1: 1'b0);

assign tmp_432_8_3_i_fu_6853_p2 = (src_kernel_win_0_val_1_6_lo_3_reg_9609 > p_059_i_i_i181_3_8_2_i_fu_6846_p3? 1'b1: 1'b0);

assign tmp_432_8_4_i_fu_6869_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_3_reg_9603_pp0_it51 > p_059_i_i_i181_3_8_3_i_fu_6863_p3? 1'b1: 1'b0);

assign tmp_432_8_5_i_fu_6888_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9597_pp0_it52 > p_059_i_i_i181_3_8_4_i_reg_9642? 1'b1: 1'b0);

assign tmp_432_8_6_i_fu_6904_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9591_pp0_it52 > p_059_i_i_i181_3_8_5_i_fu_6898_p3? 1'b1: 1'b0);

assign tmp_432_8_7_i_fu_6921_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9585_pp0_it53 > p_059_i_i_i181_3_8_6_i_fu_6916_p3? 1'b1: 1'b0);

assign tmp_432_8_8_i_fu_6940_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9579_pp0_it53 > p_059_i_i_i181_3_8_7_i_fu_6933_p3? 1'b1: 1'b0);

assign tmp_432_8_9_i_fu_6956_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8772_pp0_it54 > p_059_i_i_i181_3_8_8_i_fu_6950_p3? 1'b1: 1'b0);

assign tmp_432_8_i_fu_6729_p2 = (src_kernel_win_0_val_1_9_fu_616 > p_059_i_i_i181_3_7_9_i_reg_9572? 1'b1: 1'b0);

assign tmp_432_9_1_i_fu_7020_p2 = (src_kernel_win_0_val_0_8_fu_576 > p_059_i_i_i181_3_9_i_fu_7014_p3? 1'b1: 1'b0);

assign tmp_432_9_2_i_fu_7107_p2 = (src_kernel_win_0_val_0_7_lo_3_reg_9713 > p_059_i_i_i181_3_9_1_i_fu_7102_p3? 1'b1: 1'b0);

assign tmp_432_9_3_i_fu_7126_p2 = (src_kernel_win_0_val_0_6_lo_3_reg_9707 > p_059_i_i_i181_3_9_2_i_fu_7119_p3? 1'b1: 1'b0);

assign tmp_432_9_4_i_fu_7142_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_3_reg_9701_pp0_it57 > p_059_i_i_i181_3_9_3_i_fu_7136_p3? 1'b1: 1'b0);

assign tmp_432_9_5_i_fu_7161_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9695_pp0_it58 > p_059_i_i_i181_3_9_4_i_reg_9740? 1'b1: 1'b0);

assign tmp_432_9_6_i_fu_7177_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9689_pp0_it58 > p_059_i_i_i181_3_9_5_i_fu_7171_p3? 1'b1: 1'b0);

assign tmp_432_9_7_i_fu_7194_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9683_pp0_it59 > p_059_i_i_i181_3_9_6_i_fu_7189_p3? 1'b1: 1'b0);

assign tmp_432_9_8_i_fu_7213_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9677_pp0_it59 > p_059_i_i_i181_3_9_7_i_fu_7206_p3? 1'b1: 1'b0);

assign tmp_432_9_9_i_fu_7229_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8765_pp0_it60 > p_059_i_i_i181_3_9_8_i_fu_7223_p3? 1'b1: 1'b0);

assign tmp_432_9_i_fu_7002_p2 = (src_kernel_win_0_val_0_9_fu_580 > p_059_i_i_i181_3_8_9_i_reg_9670? 1'b1: 1'b0);

assign tmp_71_cast27803_i_fu_3342_p1 = p_014_0_i_i_i3_i_reg_2684;

assign tmp_75_i_fu_3357_p2 = (p_014_0_i_i_i3_i_reg_2684 < rows? 1'b1: 1'b0);

assign tmp_80_cast27802_i_fu_3720_p1 = p_027_0_i_i_i3_i_reg_2695;

assign tmp_83_fu_3429_p3 = ((tmp_3941_i_fu_3420_p2[0:0] === 1'b1) ? tmp_100_fu_3425_p1 : tmp_98_reg_8496);

assign tmp_84_fu_3456_p3 = ((tmp_394_1_i_fu_3447_p2[0:0] === 1'b1) ? tmp_102_fu_3452_p1 : tmp_98_reg_8496);

assign tmp_85_fu_3483_p3 = ((tmp_394_2_i_fu_3474_p2[0:0] === 1'b1) ? tmp_104_fu_3479_p1 : tmp_reg_8480);

assign tmp_86_fu_3510_p3 = ((tmp_394_3_i_fu_3501_p2[0:0] === 1'b1) ? tmp_106_fu_3506_p1 : tmp_reg_8480);

assign tmp_87_fu_3537_p3 = ((tmp_394_4_i_fu_3528_p2[0:0] === 1'b1) ? tmp_109_fu_3533_p1 : tmp_reg_8480);

assign tmp_87_i_fu_3735_p2 = (p_027_0_i_i_i3_i_reg_2695 > ap_const_lv11_8? 1'b1: 1'b0);

assign tmp_88_fu_3564_p3 = ((tmp_394_5_i_fu_3555_p2[0:0] === 1'b1) ? tmp_130_fu_3560_p1 : tmp_reg_8480);

assign tmp_89_fu_3591_p3 = ((tmp_394_6_i_fu_3582_p2[0:0] === 1'b1) ? tmp_131_fu_3587_p1 : tmp_reg_8480);

assign tmp_90_fu_3618_p3 = ((tmp_394_7_i_fu_3609_p2[0:0] === 1'b1) ? tmp_132_fu_3614_p1 : tmp_reg_8480);

assign tmp_90_i_fu_3765_p2 = ($signed(ImagLoc_x_fu_3741_p2) < $signed(tmp_s_fu_2706_p1)? 1'b1: 1'b0);

assign tmp_91_fu_3645_p3 = ((tmp_394_8_i_fu_3636_p2[0:0] === 1'b1) ? tmp_133_fu_3641_p1 : tmp_reg_8480);

assign tmp_92_fu_3700_p3 = ((tmp_135_fu_3688_p3[0:0] === 1'b1) ? ap_const_lv4_0 : tmp_98_reg_8496);

assign tmp_93_fu_3707_p3 = ((or_cond_i411_i_i_i3_9_i_fu_3682_p2[0:0] === 1'b1) ? tmp_136_fu_3696_p1 : tmp_92_fu_3700_p3);

assign tmp_96_fu_3334_p1 = tmp_41_cast_reload_dout[3:0];

assign tmp_98_fu_3338_p1 = p_neg392_i_i_i2_reload_dout[3:0];

assign tmp_fu_3330_p1 = p_neg392_i_i_i2_cast27806_reload_dout[3:0];

assign tmp_s_fu_2706_p1 = cols;

assign wdw_val_0_0_reload_out_din = wdw_val_0_0_reload_dout;

assign wdw_val_0_1_reload_out_din = wdw_val_0_1_reload_dout;

assign wdw_val_0_2_reload_out_din = wdw_val_0_2_reload_dout;

assign wdw_val_0_3_reload_out_din = wdw_val_0_3_reload_dout;

assign wdw_val_0_4_reload_out_din = wdw_val_0_4_reload_dout;

assign wdw_val_0_5_reload_out_din = wdw_val_0_5_reload_dout;

assign wdw_val_0_6_reload_out_din = wdw_val_0_6_reload_dout;

assign wdw_val_0_7_reload_out_din = wdw_val_0_7_reload_dout;

assign wdw_val_0_8_reload_out_din = wdw_val_0_8_reload_dout;

assign wdw_val_0_9_reload_out_din = wdw_val_0_9_reload_dout;

assign wdw_val_1_0_reload_out_din = wdw_val_1_0_reload_dout;

assign wdw_val_1_1_reload_out_din = wdw_val_1_1_reload_dout;

assign wdw_val_1_2_reload_out_din = wdw_val_1_2_reload_dout;

assign wdw_val_1_3_reload_out_din = wdw_val_1_3_reload_dout;

assign wdw_val_1_4_reload_out_din = wdw_val_1_4_reload_dout;

assign wdw_val_1_5_reload_out_din = wdw_val_1_5_reload_dout;

assign wdw_val_1_6_reload_out_din = wdw_val_1_6_reload_dout;

assign wdw_val_1_7_reload_out_din = wdw_val_1_7_reload_dout;

assign wdw_val_1_8_reload_out_din = wdw_val_1_8_reload_dout;

assign wdw_val_1_9_reload_out_din = wdw_val_1_9_reload_dout;

assign wdw_val_2_0_reload_out_din = wdw_val_2_0_reload_dout;

assign wdw_val_2_1_reload_out_din = wdw_val_2_1_reload_dout;

assign wdw_val_2_2_reload_out_din = wdw_val_2_2_reload_dout;

assign wdw_val_2_3_reload_out_din = wdw_val_2_3_reload_dout;

assign wdw_val_2_4_reload_out_din = wdw_val_2_4_reload_dout;

assign wdw_val_2_5_reload_out_din = wdw_val_2_5_reload_dout;

assign wdw_val_2_6_reload_out_din = wdw_val_2_6_reload_dout;

assign wdw_val_2_7_reload_out_din = wdw_val_2_7_reload_dout;

assign wdw_val_2_8_reload_out_din = wdw_val_2_8_reload_dout;

assign wdw_val_2_9_reload_out_din = wdw_val_2_9_reload_dout;

assign wdw_val_3_0_reload_out_din = wdw_val_3_0_reload_dout;

assign wdw_val_3_1_reload_out_din = wdw_val_3_1_reload_dout;

assign wdw_val_3_2_reload_out_din = wdw_val_3_2_reload_dout;

assign wdw_val_3_3_reload_out_din = wdw_val_3_3_reload_dout;

assign wdw_val_3_4_reload_out_din = wdw_val_3_4_reload_dout;

assign wdw_val_3_5_reload_out_din = wdw_val_3_5_reload_dout;

assign wdw_val_3_6_reload_out_din = wdw_val_3_6_reload_dout;

assign wdw_val_3_7_reload_out_din = wdw_val_3_7_reload_dout;

assign wdw_val_3_8_reload_out_din = wdw_val_3_8_reload_dout;

assign wdw_val_3_9_reload_out_din = wdw_val_3_9_reload_dout;

assign wdw_val_4_0_reload_out_din = wdw_val_4_0_reload_dout;

assign wdw_val_4_1_reload_out_din = wdw_val_4_1_reload_dout;

assign wdw_val_4_2_reload_out_din = wdw_val_4_2_reload_dout;

assign wdw_val_4_3_reload_out_din = wdw_val_4_3_reload_dout;

assign wdw_val_4_4_reload_out_din = wdw_val_4_4_reload_dout;

assign wdw_val_4_5_reload_out_din = wdw_val_4_5_reload_dout;

assign wdw_val_4_6_reload_out_din = wdw_val_4_6_reload_dout;

assign wdw_val_4_7_reload_out_din = wdw_val_4_7_reload_dout;

assign wdw_val_4_8_reload_out_din = wdw_val_4_8_reload_dout;

assign wdw_val_4_9_reload_out_din = wdw_val_4_9_reload_dout;

assign wdw_val_5_0_reload_out_din = wdw_val_5_0_reload_dout;

assign wdw_val_5_1_reload_out_din = wdw_val_5_1_reload_dout;

assign wdw_val_5_2_reload_out_din = wdw_val_5_2_reload_dout;

assign wdw_val_5_3_reload_out_din = wdw_val_5_3_reload_dout;

assign wdw_val_5_4_reload_out_din = wdw_val_5_4_reload_dout;

assign wdw_val_5_5_reload_out_din = wdw_val_5_5_reload_dout;

assign wdw_val_5_6_reload_out_din = wdw_val_5_6_reload_dout;

assign wdw_val_5_7_reload_out_din = wdw_val_5_7_reload_dout;

assign wdw_val_5_8_reload_out_din = wdw_val_5_8_reload_dout;

assign wdw_val_5_9_reload_out_din = wdw_val_5_9_reload_dout;

assign wdw_val_6_0_reload_out_din = wdw_val_6_0_reload_dout;

assign wdw_val_6_1_reload_out_din = wdw_val_6_1_reload_dout;

assign wdw_val_6_2_reload_out_din = wdw_val_6_2_reload_dout;

assign wdw_val_6_3_reload_out_din = wdw_val_6_3_reload_dout;

assign wdw_val_6_4_reload_out_din = wdw_val_6_4_reload_dout;

assign wdw_val_6_5_reload_out_din = wdw_val_6_5_reload_dout;

assign wdw_val_6_6_reload_out_din = wdw_val_6_6_reload_dout;

assign wdw_val_6_7_reload_out_din = wdw_val_6_7_reload_dout;

assign wdw_val_6_8_reload_out_din = wdw_val_6_8_reload_dout;

assign wdw_val_6_9_reload_out_din = wdw_val_6_9_reload_dout;

assign wdw_val_7_0_reload_out_din = wdw_val_7_0_reload_dout;

assign wdw_val_7_1_reload_out_din = wdw_val_7_1_reload_dout;

assign wdw_val_7_2_reload_out_din = wdw_val_7_2_reload_dout;

assign wdw_val_7_3_reload_out_din = wdw_val_7_3_reload_dout;

assign wdw_val_7_4_reload_out_din = wdw_val_7_4_reload_dout;

assign wdw_val_7_5_reload_out_din = wdw_val_7_5_reload_dout;

assign wdw_val_7_6_reload_out_din = wdw_val_7_6_reload_dout;

assign wdw_val_7_7_reload_out_din = wdw_val_7_7_reload_dout;

assign wdw_val_7_8_reload_out_din = wdw_val_7_8_reload_dout;

assign wdw_val_7_9_reload_out_din = wdw_val_7_9_reload_dout;

assign wdw_val_8_0_reload_out_din = wdw_val_8_0_reload_dout;

assign wdw_val_8_1_reload_out_din = wdw_val_8_1_reload_dout;

assign wdw_val_8_2_reload_out_din = wdw_val_8_2_reload_dout;

assign wdw_val_8_3_reload_out_din = wdw_val_8_3_reload_dout;

assign wdw_val_8_4_reload_out_din = wdw_val_8_4_reload_dout;

assign wdw_val_8_5_reload_out_din = wdw_val_8_5_reload_dout;

assign wdw_val_8_6_reload_out_din = wdw_val_8_6_reload_dout;

assign wdw_val_8_7_reload_out_din = wdw_val_8_7_reload_dout;

assign wdw_val_8_8_reload_out_din = wdw_val_8_8_reload_dout;

assign wdw_val_8_9_reload_out_din = wdw_val_8_9_reload_dout;

assign wdw_val_9_0_reload_out_din = wdw_val_9_0_reload_dout;

assign wdw_val_9_1_reload_out_din = wdw_val_9_1_reload_dout;

assign wdw_val_9_2_reload_out_din = wdw_val_9_2_reload_dout;

assign wdw_val_9_3_reload_out_din = wdw_val_9_3_reload_dout;

assign wdw_val_9_4_reload_out_din = wdw_val_9_4_reload_dout;

assign wdw_val_9_5_reload_out_din = wdw_val_9_5_reload_dout;

assign wdw_val_9_6_reload_out_din = wdw_val_9_6_reload_dout;

assign wdw_val_9_7_reload_out_din = wdw_val_9_7_reload_dout;

assign wdw_val_9_8_reload_out_din = wdw_val_9_8_reload_dout;

assign wdw_val_9_9_reload_out_din = wdw_val_9_9_reload_dout;

assign widthloop_1_reload_out_din = widthloop_1_reload_dout;

assign x_fu_3800_p3 = ((or_cond_i_i_i_i3_i_reg_8628[0:0] === 1'b1) ? tmp_137_reg_8623 : p_assign_3_fu_3794_p3);

assign y_4_5_cast_i_fu_2726_p1 = y_4_5_i_fu_2720_p2;

assign y_4_5_i_fu_2720_p2 = (p_neg392_i_i_i2_cast27807_reload_dout & tmp_313_5_i_fu_2714_p2);
always @ (posedge ap_clk) begin
    y_4_5_cast_i_reg_7975[11:1] <= 11'b00000000000;
end



endmodule //morphological_filter_Loop_loop_height_proc2841

