
---------- Begin Simulation Statistics ----------
final_tick                               162626259000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375433                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679460                       # Number of bytes of host memory used
host_op_rate                                   376182                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.36                       # Real time elapsed on the host
host_tick_rate                              610551784                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199720                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162626                       # Number of seconds simulated
sim_ticks                                162626259000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.648541                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2105198                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2112623                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             82180                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3638465                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             880                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              588                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4393726                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66202                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199720                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.626263                       # CPI: cycles per instruction
system.cpu.discardedOps                        192866                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610679                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43490334                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11032495                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        29894144                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.614907                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        162626259                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46437427     46.34%     46.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42761334     42.68%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10980238     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199720                       # Class of committed instruction
system.cpu.tickCycles                       132732115                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       107101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230675                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          251                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       831396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1663172                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            271                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37785                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73477                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33614                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85799                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85799                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37785                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       354259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 354259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25223808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25223808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123584                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123584    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123584                       # Request fanout histogram
system.membus.respLayer1.occupancy         1155523500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           818491000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            485927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       853391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          482                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           345851                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          345851                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           610                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       485317                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2493248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2494950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       139776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    206218496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              206358272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          107362                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9405056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           939140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 938616     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    524      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             939140                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4784756000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4155841998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  168                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               708024                       # number of demand (read+write) hits
system.l2.demand_hits::total                   708192                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 168                       # number of overall hits
system.l2.overall_hits::.cpu.data              708024                       # number of overall hits
system.l2.overall_hits::total                  708192                       # number of overall hits
system.l2.demand_misses::.cpu.inst                442                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123144                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123586                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               442                       # number of overall misses
system.l2.overall_misses::.cpu.data            123144                       # number of overall misses
system.l2.overall_misses::total                123586                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47879000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13572857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13620736000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47879000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13572857000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13620736000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           831168                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               831778                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          831168                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              831778                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.724590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.148158                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.148581                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.724590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.148158                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.148581                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 108323.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110219.393556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110212.613079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 108323.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110219.393556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110212.613079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73477                       # number of writebacks
system.l2.writebacks::total                     73477                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39039000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11109875000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11148914000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39039000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11109875000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11148914000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.724590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.148155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.148578                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.724590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.148155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.148578                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88323.529412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90220.030534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90213.247670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88323.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90220.030534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90213.247670                       # average overall mshr miss latency
system.l2.replacements                         107362                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       779914                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           779914                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       779914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       779914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          466                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              466                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          466                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            260052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                260052                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85799                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85799                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9602797000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9602797000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        345851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            345851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.248081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.248081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111922.015408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111922.015408                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7886817000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7886817000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.248081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.248081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91922.015408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91922.015408                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            168                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                168                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47879000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47879000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.724590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.724590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 108323.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 108323.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39039000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39039000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.724590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.724590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88323.529412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88323.529412                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        447972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            447972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3970060000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3970060000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       485317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        485317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.076950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106307.671710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106307.671710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3223058000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3223058000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.076946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86309.562703                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86309.562703                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16087.737379                       # Cycle average of tags in use
system.l2.tags.total_refs                     1662919                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123746                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.438164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.188582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        59.135232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15981.413565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981918                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10606                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6775430                       # Number of tag accesses
system.l2.tags.data_accesses                  6775430                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          56576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15762176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15818752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9405056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9405056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          123142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            347890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          96922699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              97270589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       347890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           347890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       57832333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57832333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       57832333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           347890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         96922699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155102922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    246219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007866733500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8773                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8773                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              474943                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73477                       # Number of write requests accepted
system.mem_ctrls.readBursts                    247168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4338595750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1235515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8971777000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17557.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36307.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   200927                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117093                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                247168                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  117191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        76020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.735859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.946369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.527090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3578      4.71%      4.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46937     61.74%     66.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5470      7.20%     73.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2709      3.56%     77.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1123      1.48%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1140      1.50%     80.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          699      0.92%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          809      1.06%     82.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13555     17.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        76020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.166078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.327728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.397992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8750     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           13      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8773                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.748775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.714196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.108886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5663     64.55%     64.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              202      2.30%     66.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2662     30.34%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      0.75%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              130      1.48%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.18%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               29      0.33%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8773                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15814592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9403968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15818752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9405056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        97.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     97.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  162623670000                       # Total gap between requests
system.mem_ctrls.avgGap                     825245.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15758016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9403968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 347889.697198285779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 96897119.179258748889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 57825643.028534524143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       246284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146954                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30155750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8941621250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3783427938750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34112.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36306.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25745661.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            271919760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            144528780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           883596420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          383821380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12837371040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25639796430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40857076320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81018110130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.185906                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 105932069750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5430360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51263829250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270863040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143967120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           880719000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383189760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12837371040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25347543750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41103183840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80966837550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.870627                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 106577299500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5430360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50618599500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    162626259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8036647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8036647                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8036647                       # number of overall hits
system.cpu.icache.overall_hits::total         8036647                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          610                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            610                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          610                       # number of overall misses
system.cpu.icache.overall_misses::total           610                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54697000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54697000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54697000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54697000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8037257                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8037257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8037257                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8037257                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 89667.213115                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89667.213115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 89667.213115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89667.213115                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          482                       # number of writebacks
system.cpu.icache.writebacks::total               482                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53477000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53477000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87667.213115                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87667.213115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87667.213115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87667.213115                       # average overall mshr miss latency
system.cpu.icache.replacements                    482                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8036647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8036647                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          610                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           610                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54697000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54697000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8037257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8037257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 89667.213115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89667.213115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53477000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53477000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87667.213115                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87667.213115                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.874898                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8037257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13175.831148                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.874898                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16075124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16075124                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51285285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51285285                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51285888                       # number of overall hits
system.cpu.dcache.overall_hits::total        51285888                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       859182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         859182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       866998                       # number of overall misses
system.cpu.dcache.overall_misses::total        866998                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35163656000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35163656000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35163656000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35163656000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52144467                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52144467                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52152886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52152886                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016477                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016477                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016624                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40926.900238                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40926.900238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40557.943617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40557.943617                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       779914                       # number of writebacks
system.cpu.dcache.writebacks::total            779914                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31968                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31968                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       827214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       827214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       831168                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       831168                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30611203000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30611203000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31051232000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31051232000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015864                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015864                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37005.180038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37005.180038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37358.550859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37358.550859                       # average overall mshr miss latency
system.cpu.dcache.replacements                 830912                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40680811                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40680811                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       483966                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        483966                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15608927000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15608927000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41164777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41164777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32252.114818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32252.114818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       481363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       481363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14501231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14501231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30125.354462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30125.354462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10604474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10604474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       375216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       375216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19554729000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19554729000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10979690                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10979690                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52115.925227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52115.925227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29365                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29365                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       345851                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       345851                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16109972000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16109972000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46580.672024                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46580.672024                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          603                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           603                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7816                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7816                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3954                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3954                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    440029000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    440029000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 111287.051088                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 111287.051088                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.962521                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52117132                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            831168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.703487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.962521                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209443016                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209443016                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162626259000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
