{"vcs1":{"timestamp_begin":1728713336.645181496, "rt":1.75, "ut":0.76, "st":0.26}}
{"vcselab":{"timestamp_begin":1728713338.471591779, "rt":0.88, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1728713339.422609234, "rt":0.30, "ut":0.15, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728713336.057453243}
{"VCS_COMP_START_TIME": 1728713336.057453243}
{"VCS_COMP_END_TIME": 1728713341.356186321}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331760}}
{"stitch_vcselab": {"peak_mem": 231552}}
