{"vcs1":{"timestamp_begin":1696908904.455202638, "rt":0.84, "ut":0.38, "st":0.29}}
{"vcselab":{"timestamp_begin":1696908905.478139213, "rt":0.86, "ut":0.54, "st":0.26}}
{"link":{"timestamp_begin":1696908906.492820358, "rt":0.55, "ut":0.16, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696908903.598866163}
{"VCS_COMP_START_TIME": 1696908903.598866163}
{"VCS_COMP_END_TIME": 1696908907.218660155}
{"VCS_USER_OPTIONS": "-sverilog mController.sve hw3.sv -debug"}
{"vcs1": {"peak_mem": 338128}}
{"stitch_vcselab": {"peak_mem": 239032}}
