{'auto_baud_locked_o': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['run']],
                        'DLines': ['558:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7860155090>]},
 'baud_clk_o': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['main_count_rollover', 'run']],
                'DLines': ['424:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f786056d9d0>]},
 'character_miscompare': {'CDeps': [[[], [], ['reset_i']],
                                    [[], [], ['reset_i'], [], ['idle']],
                                    [[],
                                     [],
                                     ['reset_i'],
                                     [],
                                     ['verify',
                                      'mid_bit_count',
                                      'target_bits',
                                      'serial_dat_i']]],
                          'CLines': [[None, None, '394:C'],
                                     [None, None, '394:C', None, '397:C'],
                                     [None, None, '394:C', None, '398:C']],
                          'Clocked': True,
                          'DDeps': [[], [], []],
                          'DLines': ['394:D', '397:D', '399:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860567890>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860567b90>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786056d050>]},
 'clear_counters': {'CDeps': [[[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[], [], ['m1_state'], []],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[], [], ['m1_state'], []],
                              [[]],
                              [[]],
                              [[]],
                              [[]]],
                    'CLines': [[None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None, None, '463:C', None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None, None, '463:C', None],
                               [None],
                               [None],
                               [None],
                               [None]],
                    'Clocked': False,
                    'DDeps': [[],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              []],
                    'DLines': ['460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '518:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '540:D',
                               '460:D',
                               '460:D',
                               '460:D',
                               '460:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860156910>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860152890>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135990>]},
 'clock_count': {'CDeps': [[[], [], ['reset_i']],
                           [[], [], ['reset_i'], ['clear_counters']],
                           [[],
                            [],
                            ['reset_i'],
                            ['clear_counters'],
                            ['enable_clock_count'],
                            [],
                            ['clock_count_rollover']],
                           [[],
                            [],
                            ['reset_i'],
                            ['clear_counters'],
                            ['enable_clock_count'],
                            [],
                            ['clock_count_rollover']]],
                 'CLines': [[None, None, '317:C'],
                            [None, None, '317:C', '318:C'],
                            [None,
                             None,
                             '317:C',
                             '318:C',
                             '319:C',
                             None,
                             '321:C'],
                            [None,
                             None,
                             '317:C',
                             '318:C',
                             '319:C',
                             None,
                             '321:C']],
                 'Clocked': True,
                 'DDeps': [[], [], ['clock_count'], []],
                 'DLines': ['317:D', '318:D', '322:D', '321:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860197b50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860197e10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786018a490>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786018a290>]},
 'clock_count_rollover': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['clock_count', 'CLOCK_FACTOR_PP']],
                          'DLines': ['326:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7860197f50>]},
 'enable_clock_count': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['measure',
                                   'verify',
                                   'main_count_rollover']],
                        'DLines': ['314:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7860197790>]},
 'idle': {'CDeps': [[[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[], [], ['m1_state'], []],
                    [[]],
                    [[], [], ['m1_state'], []],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]]],
          'CLines': [[None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None, None, '463:C', None],
                     [None],
                     [None, None, '463:C', None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None]],
          'Clocked': False,
          'DDeps': [[],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    []],
          'DLines': ['457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '467:D',
                     '457:D',
                     '467:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D',
                     '457:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135dd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135dd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135590>]},
 'm1_next_state': {'CDeps': [[[], [], ['m1_state'], [], [], ['verify_done']],
                             [[], [], ['m1_state'], [], [], ['verify_done']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['character_miscompare']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['character_miscompare']],
                             [[], [], ['m1_state'], []],
                             [[], [], ['m1_state'], []],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['mid_bit_count', 'serial_dat_i'],
                              ['mid_bit_count', 'serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['mid_bit_count', 'serial_dat_i'],
                              ['mid_bit_count', 'serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['mid_bit_count', 'serial_dat_i']],
                             [[], [], ['m1_state'], []],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['mid_bit_count', 'serial_dat_i'],
                              ['mid_bit_count', 'serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['mid_bit_count', 'serial_dat_i'],
                              ['mid_bit_count', 'serial_dat_i']],
                             [[],
                              [],
                              ['m1_state'],
                              [],
                              [],
                              ['mid_bit_count', 'serial_dat_i']],
                             [[], [], ['m1_state'], []]],
                   'CLines': [[None, None, '463:C', None, None, '525:C'],
                              [None, None, '463:C', None, None, '525:C'],
                              [None, None, '463:C', None, None, '487:C'],
                              [None, None, '463:C', None, None, '487:C'],
                              [None, None, '463:C', None, None, '534:C'],
                              [None, None, '463:C', None, None, '534:C'],
                              [None, None, '463:C', None],
                              [None, None, '463:C', None],
                              [None, None, '463:C', None, None, '468:C'],
                              [None, None, '463:C', None, None, '468:C'],
                              [None, None, '463:C', None, None, '508:C'],
                              [None, None, '463:C', None, None, '508:C'],
                              [None,
                               None,
                               '463:C',
                               None,
                               None,
                               '477:C',
                               '479:C'],
                              [None,
                               None,
                               '463:C',
                               None,
                               None,
                               '477:C',
                               '479:C'],
                              [None, None, '463:C', None, None, '477:C'],
                              [None, None, '463:C', None],
                              [None,
                               None,
                               '463:C',
                               None,
                               None,
                               '498:C',
                               '500:C'],
                              [None,
                               None,
                               '463:C',
                               None,
                               None,
                               '498:C',
                               '500:C'],
                              [None, None, '463:C', None, None, '498:C'],
                              [None, None, '463:C', None]],
                   'Clocked': False,
                   'DDeps': [[],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             []],
                   'DLines': ['526:D',
                              '525:D',
                              '487:D',
                              '490:D',
                              '535:D',
                              '534:D',
                              '553:D',
                              '519:D',
                              '469:D',
                              '468:D',
                              '511:D',
                              '508:D',
                              '480:D',
                              '479:D',
                              '477:D',
                              '541:D',
                              '501:D',
                              '500:D',
                              '498:D',
                              '550:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860152190>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860156f90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860136350>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860136550>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860152650>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860152490>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860155050>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860156ad0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786012d390>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786012d1d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860156750>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860156550>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786012df50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786012dd50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786012d990>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860152a50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860156110>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860136ed0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860136ad0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860152e10>]},
 'm1_state': {'CDeps': [[[], [], ['reset_i']], [[], [], ['reset_i']]],
              'CLines': [[None, None, '443:C'], [None, None, '443:C']],
              'Clocked': True,
              'DDeps': [[], ['m1_next_state']],
              'DLines': ['443:D', '444:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786056de90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135090>]},
 'main_count': {'CDeps': [[[], [], ['reset_i']],
                          [[],
                           [],
                           ['reset_i'],
                           [],
                           ['clear_counters'],
                           ['measure', 'mid_bit_count']],
                          [[],
                           [],
                           ['reset_i'],
                           [],
                           ['clear_counters'],
                           ['measure', 'mid_bit_count'],
                           ['verify', 'run'],
                           [],
                           ['main_count_rollover']],
                          [[],
                           [],
                           ['reset_i'],
                           [],
                           ['clear_counters'],
                           ['measure', 'mid_bit_count'],
                           ['verify', 'run'],
                           [],
                           ['main_count_rollover']],
                          [[], [], ['reset_i'], [], ['clear_counters']]],
                'CLines': [[None, None, '351:C'],
                           [None, None, '351:C', None, '355:C', '357:C'],
                           [None,
                            None,
                            '351:C',
                            None,
                            '355:C',
                            '357:C',
                            '360:C',
                            None,
                            '362:C'],
                           [None,
                            None,
                            '351:C',
                            None,
                            '355:C',
                            '357:C',
                            '360:C',
                            None,
                            '362:C'],
                           [None, None, '351:C', None, '355:C']],
                'Clocked': True,
                'DDeps': [[], ['main_count'], [], ['main_count'], []],
                'DLines': ['351:D', '357:D', '362:D', '363:D', '355:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786018acd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78605643d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860564850>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860564a50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786018afd0>]},
 'main_count_rollover': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['main_count', 'measurement']],
                         'DLines': ['423:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f786056d7d0>]},
 'measure': {'CDeps': [[[]],
                       [[]],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]],
                       [[], [], ['m1_state'], []],
                       [[]]],
             'CLines': [[None],
                        [None],
                        [None],
                        [None, None, '463:C', None],
                        [None],
                        [None, None, '463:C', None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None, None, '463:C', None],
                        [None],
                        [None, None, '463:C', None],
                        [None],
                        [None, None, '463:C', None],
                        [None],
                        [None, None, '463:C', None],
                        [None],
                        [None, None, '463:C', None],
                        [None],
                        [None],
                        [None, None, '463:C', None],
                        [None],
                        [None, None, '463:C', None],
                        [None],
                        [None, None, '463:C', None],
                        [None]],
             'Clocked': False,
             'DDeps': [[],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       [],
                       []],
             'DLines': ['459:D',
                        '459:D',
                        '459:D',
                        '485:D',
                        '459:D',
                        '485:D',
                        '459:D',
                        '459:D',
                        '459:D',
                        '459:D',
                        '459:D',
                        '459:D',
                        '459:D',
                        '506:D',
                        '459:D',
                        '506:D',
                        '459:D',
                        '474:D',
                        '459:D',
                        '474:D',
                        '459:D',
                        '474:D',
                        '459:D',
                        '459:D',
                        '495:D',
                        '459:D',
                        '495:D',
                        '459:D',
                        '495:D',
                        '459:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860136050>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860136050>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601561d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601561d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786012d550>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786012d550>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786012d550>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601366d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601366d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601366d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135810>]},
 'measurement': {'CDeps': [[[], [], ['idle'], ['clear_counters']],
                           [[], [], ['idle']]],
                 'CLines': [[None, None, '411:C', '417:C'],
                            [None, None, '411:C']],
                 'Clocked': True,
                 'DDeps': [['main_count'], []],
                 'DLines': ['417:D', '411:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786056d6d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786056d390>]},
 'mid_bit_count': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['clock_count',
                              'CLOCK_FACTOR_PP',
                              'enable_clock_count']],
                   'DLines': ['335:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f786018a990>]},
 'run': {'CDeps': [[[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[]],
                   [[], [], ['m1_state'], []]],
         'CLines': [[None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None],
                    [None, None, '463:C', None]],
         'Clocked': False,
         'DDeps': [[],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   [],
                   []],
         'DLines': ['458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '458:D',
                    '549:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78601356d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860152c50>]},
 'target_bits': {'CDeps': [[[], [], ['reset_i']],
                           [[], [], ['reset_i'], [], ['verify']],
                           [[],
                            [],
                            ['reset_i'],
                            [],
                            ['verify', 'mid_bit_count']]],
                 'CLines': [[None, None, '373:C'],
                            [None, None, '373:C', None, '376:C'],
                            [None, None, '373:C', None, '377:C']],
                 'Clocked': True,
                 'DDeps': [[], [], ['target_bits']],
                 'DLines': ['373:D', '376:D', '377:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860564b90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860564e90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860567350>]},
 'verify': {'CDeps': [[[]],
                      [[], [], ['m1_state'], []],
                      [[]],
                      [[], [], ['m1_state'], []],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]],
                      [[]]],
            'CLines': [[None],
                       [None, None, '463:C', None],
                       [None],
                       [None, None, '463:C', None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None],
                       [None]],
            'Clocked': False,
            'DDeps': [[],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      [],
                      []],
            'DLines': ['461:D',
                       '524:D',
                       '461:D',
                       '524:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D',
                       '461:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860156cd0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860156cd0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135ad0>]},
 'verify_done': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['target_bits', 'verify', 'mid_bit_count']],
                 'DLines': ['381:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7860567510>]}}
