#ifndef __CMUCAL_VCLK_H__
#define __CMUCAL_VCLK_H__

#include "../../cmucal.h"

enum vclk_id {

/* DVFS VCLK*/
    VCLK_VDDI = DFS_VCLK_TYPE,
    VCLK_VDD_ALIVE,
    VCLK_VDD_CAM,
    VCLK_VDD_CHUB,
    VCLK_VDD_ICPU_CSILINK,
    VCLK_VDD_CPUCL0,
    VCLK_VDD_G3D,
    VCLK_VDD_NPU,
	end_of_dfs_vclk,
	num_of_dfs_vclk = end_of_dfs_vclk - DFS_VCLK_TYPE,

/* SPECIAL VCLK*/
    VCLK_DIV_CLKCMU_AUD_CPU = (MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE,
    VCLK_DIV_CLKCMU_CPUCL0_SWITCH,
    VCLK_DIV_CLKCMU_CPUCL1_SWITCH,
    VCLK_DIV_CLKCMU_CIS_CLK0,
    VCLK_DIV_CLKCMU_CIS_CLK1,
    VCLK_DIV_CLKCMU_CIS_CLK2,
    VCLK_DIV_CLKCMU_CIS_CLK3,
    VCLK_DIV_CLKCMU_CIS_CLK4,
    VCLK_DIV_CLKCMU_CIS_CLK5,
    VCLK_DIV_CLKCMU_CMU_BOOST_TOP,
    VCLK_DIV_CLKCMU_CMU_BOOST,
    VCLK_DIV_CLKCMU_CMU_BOOST_CPU,
    VCLK_DIV_CLKCMU_CMU_BOOST_MIF,
    VCLK_DIV_CLKCMU_DPU_DSIM,
    VCLK_MUX_CLKCMU_G3D_NOC,
    VCLK_DIV_CLKCMU_NOCL0_SC,
    VCLK_DIV_CLKCMU_PERI_IP,
    VCLK_DIV_CLKCMU_USB_NOC,
    VCLK_DIV_CLKCMU_USB_USB20DRD,
    VCLK_DIV_CLKCMU_ALIVE_NOC,
    VCLK_DIV_CLKCMU_CSIS_DCPHY,
    VCLK_DIV_CLKCMU_CSIS_OIS,
    VCLK_DIV_CLKCMU_ICPU_NOCD_0,
    VCLK_DIV_CLKCMU_ICPU_NOCD_1,
    VCLK_MUX_CLKCMU_ICPU_NOC_0,
    VCLK_DIV_CLKCMU_HSI_UFS_EMBD,
    VCLK_DIV_CLKCMU_PERI_MMC_CARD,
    VCLK_AP2GNSS_CLK,
    VCLK_DIV_CLK_ALIVE_CMGP_PERI_ALIVE,
    VCLK_DIV_CLK_ALIVE_CMGP_NOC,
    VCLK_DIV_CLK_ALIVE_CHUBVTS_NOC,
    VCLK_CLK_BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB,
    VCLK_CLK_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_ALIVE_UID_RSTnSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK,
    VCLK_CLK_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_i_ipclk,
    VCLK_DIV_CLK_ALIVE_DBGCORE_NOC,
    VCLK_DIV_CLK_ALIVE_CHUB_PERI,
    VCLK_CLK_BLK_ALIVE_UID_RSTnSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK,
    VCLK_CLK_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_NOCL0_UID_RSTnSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK,
    VCLK_CLK_BLK_MIF0_UID_RSTnSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    VCLK_CLK_BLK_MIF0_UID_RSTnSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK,
    VCLK_CLK_BLK_MIF1_UID_RSTnSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    VCLK_CLK_BLK_MIF1_UID_RSTnSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CSIS_UID_RSTnSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_CMGP_UID_RSTnSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CMGP_UID_RSTnSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CMGP_UID_RSTnSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CMGP_UID_RSTnSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_i_sclk,
    VCLK_CLK_BLK_CMGP_UID_RSTnSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CHUB_UID_RSTnSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
    VCLK_CLK_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_aclk,
    VCLK_CLK_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_CLK_AUD_FM_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
    VCLK_DIV_CLK_AUD_USB_NOC,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_i_clk,
    VCLK_CLK_BLK_CPUCL0_GLB_UID_RSTnSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK,
    VCLK_BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC,
    VCLK_CLK_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK,
    VCLK_CLK_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_CSTAT_UID_RSTnSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    VCLK_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_RSTnSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK,
    VCLK_CLK_BLK_PERI_UID_RSTnSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK,
    VCLK_CLK_BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_RSTnSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK,
    VCLK_CLK_BLK_PERI_UID_RSTnSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK,
    VCLK_CLK_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK,
    VCLK_CLK_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK,
    VCLK_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_RGBP_UID_RSTnSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
	VCLK_DIV_CLK_PERI_USI00_USI,
	VCLK_DIV_CLK_PERI_USI01_USI,
	VCLK_DIV_CLK_PERI_USI02_USI,
	VCLK_DIV_CLK_PERI_USI03_USI,
	VCLK_DIV_CLK_PERI_USI04_USI,
	VCLK_DIV_CLK_PERI_USI05_USI,
	VCLK_DIV_CLK_PERI_USI06_USI,
	end_of_vclk,
	num_of_vclk = end_of_vclk - ((MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE),

	end_of_common_vclk,
	num_of_common_vclk = end_of_common_vclk - ((MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE),
/* GATE VCLK*/
	end_of_gate_vclk,
	num_of_gate_vclk = end_of_gate_vclk - ((MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE),
};
#endif
