--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Key<0>      |    6.839(R)|      SLOW  |   -0.067(R)|      SLOW  |CLOCK_24_BUFGP    |   0.000|
Key<1>      |   10.327(R)|      SLOW  |   -1.570(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<2>      |    6.744(R)|      SLOW  |   -1.572(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<3>      |    8.224(R)|      SLOW  |   -1.026(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
SW<0>       |   10.043(R)|      SLOW  |   -1.097(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>        |        24.159(R)|      SLOW  |         4.854(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<1>        |        25.166(R)|      SLOW  |         4.764(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>        |        23.801(R)|      SLOW  |         4.192(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>        |        24.958(R)|      SLOW  |         4.914(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS          |        11.210(R)|      SLOW  |         4.513(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>        |        23.831(R)|      SLOW  |         4.516(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>        |        25.274(R)|      SLOW  |         4.686(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS          |        12.496(R)|      SLOW  |         4.760(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<0>       |        10.370(R)|      SLOW  |         4.142(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<1>       |        10.560(R)|      SLOW  |         4.241(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<2>       |        10.645(R)|      SLOW  |         4.089(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<3>       |        10.527(R)|      SLOW  |         3.998(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<0>|        12.134(R)|      SLOW  |         4.166(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<1>|        12.409(R)|      SLOW  |         4.560(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<2>|        11.842(R)|      SLOW  |         3.934(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<3>|        11.522(R)|      SLOW  |         4.185(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<4>|        11.315(R)|      SLOW  |         3.979(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<5>|        11.852(R)|      SLOW  |         4.071(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<6>|        12.126(R)|      SLOW  |         4.345(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RESET_N to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>        |        18.851(R)|      SLOW  |         7.506(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_B<1>        |        18.918(R)|      SLOW  |         7.587(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<0>        |        18.959(R)|      SLOW  |         7.574(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<1>        |        18.904(R)|      SLOW  |         7.610(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<0>        |        18.634(R)|      SLOW  |         7.034(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<1>        |        18.607(R)|      SLOW  |         7.354(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
outseg<0>       |        10.765(R)|      SLOW  |         4.634(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
outseg<1>       |        10.955(R)|      SLOW  |         4.733(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
outseg<2>       |        10.150(R)|      SLOW  |         4.240(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
outseg<3>       |        10.030(R)|      SLOW  |         4.149(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<0>|        12.168(R)|      SLOW  |         4.444(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<1>|        12.443(R)|      SLOW  |         4.752(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<2>|        11.876(R)|      SLOW  |         4.131(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<3>|        11.328(R)|      SLOW  |         4.849(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<4>|        11.318(R)|      SLOW  |         4.677(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<5>|        11.868(R)|      SLOW  |         5.169(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<6>|        12.146(R)|      SLOW  |         5.257(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |   19.365|         |         |         |
RESET_N        |   16.496|   14.467|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 24 17:54:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4631 MB



