#if !defined(RTE_PARTITIONING_H)
#define RTE_PARTITIONING_H

/**
 * \file
 *
 * \brief AUTOSAR Rte
 *
 * This file contains the implementation of the AUTOSAR
 * module Rte.
 *
 * \author Elektrobit Automotive GmbH, 91058 Erlangen, Germany
 *
 * Copyright 2005 - 2013 Elektrobit Automotive GmbH
 * All rights exclusively reserved for Elektrobit Automotive GmbH,
 * unless expressly agreed to otherwise.
 */

 /*
  * This file contains Rte inter-partition communication declarations
  *
  * This file has been automatically generated by
  * EB tresos AutoCore Rte Generator Version 6.1.57
  * on Mon Nov 03 12:24:26 CET 2014. !!!IGNORE-LINE!!!
  */

 /* \addtogroup Rte Runtime Environment
  * @{ */

/*==================[inclusions]=============================================*/

#include <Rte_Type.h>       /* RTE types header file */

#include <Ioc.h>
#include <Os.h>
/*==================[macros]=================================================*/

#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine4_Dft_scp_bobine4 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine4_Dft_scp_bobine4
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine4_Dft_scp_bobine4 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine4_Dft_scp_bobine4
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine4_Dft_scp_bobine4 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine4_Dft_scp_bobine4
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine3_Dft_scp_bobine3 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine3_Dft_scp_bobine3
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine3_Dft_scp_bobine3 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine3_Dft_scp_bobine3
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine3_Dft_scp_bobine3 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine3_Dft_scp_bobine3
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine2_Dft_scp_bobine2 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine2_Dft_scp_bobine2
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine2_Dft_scp_bobine2 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine2_Dft_scp_bobine2
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine2_Dft_scp_bobine2 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine2_Dft_scp_bobine2
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine1_Dft_scp_bobine1 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine1_Dft_scp_bobine1
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine1_Dft_scp_bobine1 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine1_Dft_scp_bobine1
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine1_Dft_scp_bobine1 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scp_bobine1_Dft_scp_bobine1
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_state_Icd_state IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_state_Icd_state
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_state_Icd_state IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_state_Icd_state
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_state_Icd_state IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_state_Icd_state
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine4_Dft_oc_bobine4 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine4_Dft_oc_bobine4
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine4_Dft_oc_bobine4 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine4_Dft_oc_bobine4
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine4_Dft_oc_bobine4 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine4_Dft_oc_bobine4
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine3_Dft_oc_bobine3 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine3_Dft_oc_bobine3
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine3_Dft_oc_bobine3 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine3_Dft_oc_bobine3
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine3_Dft_oc_bobine3 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine3_Dft_oc_bobine3
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine2_Dft_oc_bobine2 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine2_Dft_oc_bobine2
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine2_Dft_oc_bobine2 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine2_Dft_oc_bobine2
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine2_Dft_oc_bobine2 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine2_Dft_oc_bobine2
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine1_Dft_oc_bobine1 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine1_Dft_oc_bobine1
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine1_Dft_oc_bobine1 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine1_Dft_oc_bobine1
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine1_Dft_oc_bobine1 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_oc_bobine1_Dft_oc_bobine1
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine1_Dena_scg_bobine1 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine1_Dena_scg_bobine1
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine1_Dena_scg_bobine1 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine1_Dena_scg_bobine1
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine1_Dena_scg_bobine1 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine1_Dena_scg_bobine1
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine2_Dena_scg_bobine2 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine2_Dena_scg_bobine2
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine2_Dena_scg_bobine2 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine2_Dena_scg_bobine2
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine2_Dena_scg_bobine2 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine2_Dena_scg_bobine2
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine3_Dena_scg_bobine3 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine3_Dena_scg_bobine3
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine3_Dena_scg_bobine3 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine3_Dena_scg_bobine3
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine3_Dena_scg_bobine3 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine3_Dena_scg_bobine3
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine4_Dena_scg_bobine4 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine4_Dena_scg_bobine4
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine4_Dena_scg_bobine4 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine4_Dena_scg_bobine4
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine4_Dena_scg_bobine4 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scg_bobine4_Dena_scg_bobine4
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_ratio_energy_Icd_ratio_energy IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_ratio_energy_Icd_ratio_energy
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_ratio_energy_Icd_ratio_energy IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_ratio_energy_Icd_ratio_energy
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_ratio_energy_Icd_ratio_energy IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Icd_ratio_energy_Icd_ratio_energy
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine4_Dena_oc_bobine4 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine4_Dena_oc_bobine4
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine4_Dena_oc_bobine4 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine4_Dena_oc_bobine4
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine4_Dena_oc_bobine4 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine4_Dena_oc_bobine4
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine3_Dena_oc_bobine3 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine3_Dena_oc_bobine3
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine3_Dena_oc_bobine3 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine3_Dena_oc_bobine3
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine3_Dena_oc_bobine3 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine3_Dena_oc_bobine3
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine2_Dena_oc_bobine2 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine2_Dena_oc_bobine2
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine2_Dena_oc_bobine2 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine2_Dena_oc_bobine2
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine2_Dena_oc_bobine2 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine2_Dena_oc_bobine2
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine1_Dena_oc_bobine1 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine1_Dena_oc_bobine1
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine1_Dena_oc_bobine1 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine1_Dena_oc_bobine1
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine1_Dena_oc_bobine1 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_oc_bobine1_Dena_oc_bobine1
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine2_Dena_scp_bobine2 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine2_Dena_scp_bobine2
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine2_Dena_scp_bobine2 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine2_Dena_scp_bobine2
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine2_Dena_scp_bobine2 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine2_Dena_scp_bobine2
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine1_Dena_scp_bobine1 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine1_Dena_scp_bobine1
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine1_Dena_scp_bobine1 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine1_Dena_scp_bobine1
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine1_Dena_scp_bobine1 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine1_Dena_scp_bobine1
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine4_Dena_scp_bobine4 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine4_Dena_scp_bobine4
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine4_Dena_scp_bobine4 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine4_Dena_scp_bobine4
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine4_Dena_scp_bobine4 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine4_Dena_scp_bobine4
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine3_Dena_scp_bobine3 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine3_Dena_scp_bobine3
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine3_Dena_scp_bobine3 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine3_Dena_scp_bobine3
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine3_Dena_scp_bobine3 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dena_scp_bobine3_Dena_scp_bobine3
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine4_Dft_scg_bobine4 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine4_Dft_scg_bobine4
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine4_Dft_scg_bobine4 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine4_Dft_scg_bobine4
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine4_Dft_scg_bobine4 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine4_Dft_scg_bobine4
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine1_Dft_scg_bobine1 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine1_Dft_scg_bobine1
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine1_Dft_scg_bobine1 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine1_Dft_scg_bobine1
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine1_Dft_scg_bobine1 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine1_Dft_scg_bobine1
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine2_Dft_scg_bobine2 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine2_Dft_scg_bobine2
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine2_Dft_scg_bobine2 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine2_Dft_scg_bobine2
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine2_Dft_scg_bobine2 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine2_Dft_scg_bobine2
#define Rte_IP_Write_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine3_Dft_scg_bobine3 IocWrite_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine3_Dft_scg_bobine3
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine3_Dft_scg_bobine3 IocReInit_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine3_Dft_scg_bobine3
#define Rte_IP_Read_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine3_Dft_scg_bobine3 IocRead_Rte_inst_TopLevelComposition_VirtualComponent_R_Dft_scg_bobine3_Dft_scg_bobine3
#define Rte_IP_Write_Rte_State_Application_Core1 IocWrite_Rte_State_Application_Core1
#define Rte_IP_ReInit_Rte_State_Application_Core1 IocReInit_Rte_State_Application_Core1
#define Rte_IP_Read_Rte_State_Application_Core1_0 IocRead_Rte_State_Application_Core1_0
#define Rte_IP_Read_Rte_State_Application_Core1_1 IocRead_Rte_State_Application_Core1_1
#define Rte_IP_Read_Rte_State_Application_Core1_2 IocRead_Rte_State_Application_Core1_2
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Cf_cooling_fan_equipment_Cf_cooling_fan_equipment IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Cf_cooling_fan_equipment_Cf_cooling_fan_equipment
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Cf_cooling_fan_equipment_Cf_cooling_fan_equipment IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Cf_cooling_fan_equipment_Cf_cooling_fan_equipment
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Cf_cooling_fan_equipment_Cf_cooling_fan_equipment IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Cf_cooling_fan_equipment_Cf_cooling_fan_equipment
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_GMV_C_Commande_GMV_C IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_GMV_C_Commande_GMV_C
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_GMV_C_Commande_GMV_C IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_GMV_C_Commande_GMV_C
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_GMV_C_Commande_GMV_C IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_GMV_C_Commande_GMV_C
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_ech_pwm_rco_Commande_vvt_ech_pwm_rco IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_ech_pwm_rco_Commande_vvt_ech_pwm_rco
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_ech_pwm_rco_Commande_vvt_ech_pwm_rco IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_ech_pwm_rco_Commande_vvt_ech_pwm_rco
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_ech_pwm_rco_Commande_vvt_ech_pwm_rco IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_ech_pwm_rco_Commande_vvt_ech_pwm_rco
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Demande_inhibition_hbridge_Demande_inhibition_hbridge IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Demande_inhibition_hbridge_Demande_inhibition_hbridge
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Demande_inhibition_hbridge_Demande_inhibition_hbridge IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Demande_inhibition_hbridge_Demande_inhibition_hbridge
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Demande_inhibition_hbridge_Demande_inhibition_hbridge IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Demande_inhibition_hbridge_Demande_inhibition_hbridge
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_freq_Commande_purge_pwm_freq IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_freq_Commande_purge_pwm_freq
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_freq_Commande_purge_pwm_freq IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_freq_Commande_purge_pwm_freq
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_freq_Commande_purge_pwm_freq IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_freq_Commande_purge_pwm_freq
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_rco_Commande_purge_pwm_rco IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_rco_Commande_purge_pwm_rco
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_rco_Commande_purge_pwm_rco IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_rco_Commande_purge_pwm_rco
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_rco_Commande_purge_pwm_rco IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_purge_pwm_rco_Commande_purge_pwm_rco
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_pompe_ess_pwm_Commande_pompe_ess_pwm IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_pompe_ess_pwm_Commande_pompe_ess_pwm
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_pompe_ess_pwm_Commande_pompe_ess_pwm IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_pompe_ess_pwm_Commande_pompe_ess_pwm
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_pompe_ess_pwm_Commande_pompe_ess_pwm IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_pompe_ess_pwm_Commande_pompe_ess_pwm
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_FuTnkPmp_Ctrl_bAcv_FuTnkPmp IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_FuTnkPmp_Ctrl_bAcv_FuTnkPmp
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_FuTnkPmp_Ctrl_bAcv_FuTnkPmp IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_FuTnkPmp_Ctrl_bAcv_FuTnkPmp
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_FuTnkPmp_Ctrl_bAcv_FuTnkPmp IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_FuTnkPmp_Ctrl_bAcv_FuTnkPmp
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bImmoUnlockWkuSt_ECU_bImmoUnlockWkuSt IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bImmoUnlockWkuSt_ECU_bImmoUnlockWkuSt
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bImmoUnlockWkuSt_ECU_bImmoUnlockWkuSt IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bImmoUnlockWkuSt_ECU_bImmoUnlockWkuSt
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bImmoUnlockWkuSt_ECU_bImmoUnlockWkuSt IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bImmoUnlockWkuSt_ECU_bImmoUnlockWkuSt
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bWkuMain_ECU_bWkuMain IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bWkuMain_ECU_bWkuMain
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bWkuMain_ECU_bWkuMain IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bWkuMain_ECU_bWkuMain
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bWkuMain_ECU_bWkuMain IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_ECU_bWkuMain_ECU_bWkuMain
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_UCE_bPwrlAcv_UCE_bPwrlAcv IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_UCE_bPwrlAcv_UCE_bPwrlAcv
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_UCE_bPwrlAcv_UCE_bPwrlAcv IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_UCE_bPwrlAcv_UCE_bPwrlAcv
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_UCE_bPwrlAcv_UCE_bPwrlAcv IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_UCE_bPwrlAcv_UCE_bPwrlAcv
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_bpm_pwm_rco_Commande_bpm_pwm_rco IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_bpm_pwm_rco_Commande_bpm_pwm_rco
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_bpm_pwm_rco_Commande_bpm_pwm_rco IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_bpm_pwm_rco_Commande_bpm_pwm_rco
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_bpm_pwm_rco_Commande_bpm_pwm_rco IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_bpm_pwm_rco_Commande_bpm_pwm_rco
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_ectdrv_pwm_rco_Commande_ectdrv_pwm_rco IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_ectdrv_pwm_rco_Commande_ectdrv_pwm_rco
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_ectdrv_pwm_rco_Commande_ectdrv_pwm_rco IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_ectdrv_pwm_rco_Commande_ectdrv_pwm_rco
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_ectdrv_pwm_rco_Commande_ectdrv_pwm_rco IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_ectdrv_pwm_rco_Commande_ectdrv_pwm_rco
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_ECTReq_Ctrl_bAcv_ECTReq IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_ECTReq_Ctrl_bAcv_ECTReq
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_ECTReq_Ctrl_bAcv_ECTReq IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_ECTReq_Ctrl_bAcv_ECTReq
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_ECTReq_Ctrl_bAcv_ECTReq IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Ctrl_bAcv_ECTReq_Ctrl_bAcv_ECTReq
#define Rte_IP_Write_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_adm_pwm_rco_Commande_vvt_adm_pwm_rco IocWrite_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_adm_pwm_rco_Commande_vvt_adm_pwm_rco
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_adm_pwm_rco_Commande_vvt_adm_pwm_rco IocReInit_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_adm_pwm_rco_Commande_vvt_adm_pwm_rco
#define Rte_IP_Read_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_adm_pwm_rco_Commande_vvt_adm_pwm_rco IocRead_Rte_inst_TopLevelComposition_CMDPWM_R_Commande_vvt_adm_pwm_rco_Commande_vvt_adm_pwm_rco
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_bDirRotCk_Ext_bDirRotCk IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_bDirRotCk_Ext_bDirRotCk
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_bDirRotCk_Ext_bDirRotCk IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_bDirRotCk_Ext_bDirRotCk
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_bDirRotCk_Ext_bDirRotCk IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_bDirRotCk_Ext_bDirRotCk
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Code_test_action_Code_test_action IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Code_test_action_Code_test_action
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Code_test_action_Code_test_action IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Code_test_action_Code_test_action
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Code_test_action_Code_test_action IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Code_test_action_Code_test_action
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_noCylEng_Ext_noCylEng IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_noCylEng_Ext_noCylEng
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_noCylEng_Ext_noCylEng IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_noCylEng_Ext_noCylEng
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_noCylEng_Ext_noCylEng IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_noCylEng_Ext_noCylEng
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Srv_stActrTstStatus_Srv_stActrTstStatus IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Srv_stActrTstStatus_Srv_stActrTstStatus
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Srv_stActrTstStatus_Srv_stActrTstStatus IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Srv_stActrTstStatus_Srv_stActrTstStatus
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Srv_stActrTstStatus_Srv_stActrTstStatus IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Srv_stActrTstStatus_Srv_stActrTstStatus
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Sync_bEngSyncAccu_Sync_bEngSyncAccu IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Sync_bEngSyncAccu_Sync_bEngSyncAccu
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Sync_bEngSyncAccu_Sync_bEngSyncAccu IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Sync_bEngSyncAccu_Sync_bEngSyncAccu
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Sync_bEngSyncAccu_Sync_bEngSyncAccu IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Sync_bEngSyncAccu_Sync_bEngSyncAccu
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Clef_de_contact_Clef_de_contact IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Clef_de_contact_Clef_de_contact
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Clef_de_contact_Clef_de_contact IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Clef_de_contact_Clef_de_contact
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Clef_de_contact_Clef_de_contact IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Clef_de_contact_Clef_de_contact
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_rTotLd_Ext_rTotLd IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_rTotLd_Ext_rTotLd
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_rTotLd_Ext_rTotLd IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_rTotLd_Ext_rTotLd
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_rTotLd_Ext_rTotLd IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Ext_rTotLd_Ext_rTotLd
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_IMMO_stEcuLockStTyp_IMMO_stEcuLockStTyp IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_IMMO_stEcuLockStTyp_IMMO_stEcuLockStTyp
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IMMO_stEcuLockStTyp_IMMO_stEcuLockStTyp IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IMMO_stEcuLockStTyp_IMMO_stEcuLockStTyp
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_IMMO_stEcuLockStTyp_IMMO_stEcuLockStTyp IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_IMMO_stEcuLockStTyp_IMMO_stEcuLockStTyp
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_bPwrRlyCmd_IgCmd_bPwrRlyCmd IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_bPwrRlyCmd_IgCmd_bPwrRlyCmd
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_bPwrRlyCmd_IgCmd_bPwrRlyCmd IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_bPwrRlyCmd_IgCmd_bPwrRlyCmd
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_bPwrRlyCmd_IgCmd_bPwrRlyCmd IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_bPwrRlyCmd_IgCmd_bPwrRlyCmd
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_bIgBenchModEna_IgSys_bIgBenchModEna IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_bIgBenchModEna_IgSys_bIgBenchModEna
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_bIgBenchModEna_IgSys_bIgBenchModEna IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_bIgBenchModEna_IgSys_bIgBenchModEna
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_bIgBenchModEna_IgSys_bIgBenchModEna IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_bIgBenchModEna_IgSys_bIgBenchModEna
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_iESpBenchMod_IgSys_iESpBenchMod IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_iESpBenchMod_IgSys_iESpBenchMod
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_iESpBenchMod_IgSys_iESpBenchMod IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_iESpBenchMod_IgSys_iESpBenchMod
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_iESpBenchMod_IgSys_iESpBenchMod IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_iESpBenchMod_IgSys_iESpBenchMod
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_Regime_moteur IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_Regime_moteur
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_Regime_moteur IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_Regime_moteur
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_Regime_moteur IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_Regime_moteur
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_SenAct_tIGBTAcq_SenAct_tIGBTAcq IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_SenAct_tIGBTAcq_SenAct_tIGBTAcq
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_SenAct_tIGBTAcq_SenAct_tIGBTAcq IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_SenAct_tIGBTAcq_SenAct_tIGBTAcq
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_SenAct_tIGBTAcq_SenAct_tIGBTAcq IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_SenAct_tIGBTAcq_SenAct_tIGBTAcq
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Temperature_eau_Temperature_eau IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Temperature_eau_Temperature_eau
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Temperature_eau_Temperature_eau IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Temperature_eau_Temperature_eau
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Temperature_eau_Temperature_eau IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Temperature_eau_Temperature_eau
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Tension_batterie_filt_Tension_batterie_filt IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Tension_batterie_filt_Tension_batterie_filt
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Tension_batterie_filt_Tension_batterie_filt IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Tension_batterie_filt_Tension_batterie_filt
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Tension_batterie_filt_Tension_batterie_filt IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Tension_batterie_filt_Tension_batterie_filt
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_tiDwellSpBenchMod_IgSys_tiDwellSpBenchMod IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_tiDwellSpBenchMod_IgSys_tiDwellSpBenchMod
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_tiDwellSpBenchMod_IgSys_tiDwellSpBenchMod IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_tiDwellSpBenchMod_IgSys_tiDwellSpBenchMod
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_tiDwellSpBenchMod_IgSys_tiDwellSpBenchMod IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgSys_tiDwellSpBenchMod_IgSys_tiDwellSpBenchMod
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprCyl_Eng_noCmprCyl IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprCyl_Eng_noCmprCyl
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprCyl_Eng_noCmprCyl IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprCyl_Eng_noCmprCyl
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprCyl_Eng_noCmprCyl IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprCyl_Eng_noCmprCyl
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprNxtCyl_Eng_noCmprNxtCyl IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprNxtCyl_Eng_noCmprNxtCyl
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprNxtCyl_Eng_noCmprNxtCyl IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprNxtCyl_Eng_noCmprNxtCyl
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprNxtCyl_Eng_noCmprNxtCyl IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Eng_noCmprNxtCyl_Eng_noCmprNxtCyl
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSp_IgCmd_agIgSp IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSp_IgCmd_agIgSp
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSp_IgCmd_agIgSp IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSp_IgCmd_agIgSp
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSp_IgCmd_agIgSp IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSp_IgCmd_agIgSp
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSpNxt_IgCmd_agIgSpNxt IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSpNxt_IgCmd_agIgSpNxt
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSpNxt_IgCmd_agIgSpNxt IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSpNxt_IgCmd_agIgSpNxt
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSpNxt_IgCmd_agIgSpNxt IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_IgCmd_agIgSpNxt_IgCmd_agIgSpNxt
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_1_Misfire_cylindre_1 IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_1_Misfire_cylindre_1
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_1_Misfire_cylindre_1 IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_1_Misfire_cylindre_1
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_1_Misfire_cylindre_1 IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_1_Misfire_cylindre_1
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_2_Misfire_cylindre_2 IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_2_Misfire_cylindre_2
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_2_Misfire_cylindre_2 IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_2_Misfire_cylindre_2
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_2_Misfire_cylindre_2 IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_2_Misfire_cylindre_2
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_3_Misfire_cylindre_3 IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_3_Misfire_cylindre_3
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_3_Misfire_cylindre_3 IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_3_Misfire_cylindre_3
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_3_Misfire_cylindre_3 IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_3_Misfire_cylindre_3
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_4_Misfire_cylindre_4 IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_4_Misfire_cylindre_4
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_4_Misfire_cylindre_4 IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_4_Misfire_cylindre_4
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_4_Misfire_cylindre_4 IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Misfire_cylindre_4_Misfire_cylindre_4
#define Rte_IP_Write_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_32_Regime_moteur_32 IocWrite_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_32_Regime_moteur_32
#define Rte_IP_ReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_32_Regime_moteur_32 IocReInit_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_32_Regime_moteur_32
#define Rte_IP_Read_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_32_Regime_moteur_32 IocRead_Rte_inst_TopLevelComposition_IGCOILMNG_R_Regime_moteur_32_Regime_moteur_32
#define Rte_IP_Write_Rte_State_Application_Core2 IocWrite_Rte_State_Application_Core2
#define Rte_IP_ReInit_Rte_State_Application_Core2 IocReInit_Rte_State_Application_Core2
#define Rte_IP_Read_Rte_State_Application_Core2_0 IocRead_Rte_State_Application_Core2_0
#define Rte_IP_Read_Rte_State_Application_Core2_1 IocRead_Rte_State_Application_Core2_1
#define Rte_IP_Read_Rte_State_Application_Core2_2 IocRead_Rte_State_Application_Core2_2
#define Rte_IP_Write_Rte_State_Application_Core0 IocWrite_Rte_State_Application_Core0
#define Rte_IP_ReInit_Rte_State_Application_Core0 IocReInit_Rte_State_Application_Core0
#define Rte_IP_Read_Rte_State_Application_Core0_0 IocRead_Rte_State_Application_Core0_0
#define Rte_IP_Read_Rte_State_Application_Core0_1 IocRead_Rte_State_Application_Core0_1
#define Rte_IP_Read_Rte_State_Application_Core0_2 IocRead_Rte_State_Application_Core0_2

/*==================[type definitions]=======================================*/

/*==================[external function declarations]=========================*/

/*==================[internal function declarations]=========================*/

/*==================[external constants]=====================================*/

/*==================[internal constants]=====================================*/

/*==================[external data]==========================================*/

/*==================[internal data]==========================================*/

/*==================[external function definitions]==========================*/

/*==================[internal function definitions]==========================*/
/** @} doxygen end group definition */
#endif /* !defined(RTE_PARTITIONING_H) */
/*==================[end of file]============================================*/

