<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2725700c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2725700c.v</a>
defines: 
time_elapsed: 0.082s
ram usage: 11080 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../third_party/tests/ivtest/ivltests/pr2725700c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2725700c.v</a>
+ verilator --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../third_party/tests/ivtest/ivltests/pr2725700c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2725700c.v</a>
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/ivtest/ivltests/pr2725700c.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2725700c.v:10</a>:11: Unsupported: Verilog 1995 strength specifiers
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/ivtest/ivltests/pr2725700c.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2725700c.v:10</a>:18: Unsupported: Verilog 1995 strength specifiers
%Error: Exiting due to 2 error(s)
        ... See the manual and https://verilator.org for more assistance.
+ exit 1

</pre>
</body>