# VSD-RISC-V-REF-SOC-TAPEOUT
My journey on a silicon safari: from bits to chips, this program arms future engineers with hands-on RISC-V SoC design, synthesis, and real tapeout—using industry-grade EDA tools, full PDKs, and national foundry support.
## 📅 Week 0 — Setup & Tools
🛠️ Foundation Week: Environment Setup and Tool Installation
# 📘 Program Objectives & Scope

| Aspect          | Details                                                                 |
|-----------------|-------------------------------------------------------------------------|
| 🎓 Learning Path | Complete SoC Design: RTL → Synthesis → Physical Design → Tapeout        |
| 🛠️ Tools Focus   | Open-Source EDA (Yosys, OpenLane, Magic, etc.)                         |
| 🌐 Industry Relevance | Real-world semiconductor design methodologies                         |
| 🤝 Collaboration | Part of India’s largest RISC-V tapeout initiative (3500+ participants) |
| 📏 Scale         | 3500+ participants contributing to silicon advancement                  |
| 🇮🇳 National Impact | Advancing India’s semiconductor ecosystem                               |

