/*

Vivado v2013.3 (64-bit)
SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
Process ID: 29354

Current time: 	4/16/14 11:00:18 AM
Time zone: 	Moscow Standard Time (Europe/Moscow)

OS: DISTRIB_ID=Ubuntu
Version: 3.8.0-29-generic
Architecture: amd64
Available processors (cores): 4

DISPLAY: :0
Screen size: 3840x1200
Screen resolution (DPI): 96
Available screens: 2

Java version: 	1.7.0_17 64-bit
Java home: 	/opt/Xilinx/Vivado/2013.3/tps/lnx64/jre

User name: 	root
User directory: /home/vladimir/Z/zedboard/260214
User country: 	RU
User language: 	ru
User locale: 	ru_RU

GUI Allocated memory:	122 mb
GUI Max memory:		3,066 mb
Engine Allocated memory: 3719 mb

*/

// TclEventType: START_GUI
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:00:19 AM
// o:I (bR:JFrame): XilinxNotify - Available Updates: addNotify
// [GUI Memory]: 47 mb (+46670kb) [00:00:20]
// [Engine Memory]: 3,725 mb (+3754949kb) [00:00:20]
// [GUI Memory]: 58 mb (+11356kb) [00:00:45]
// [GUI Memory]: 67 mb (+10179kb) [00:01:10]
// [GUI Memory]: 78 mb (+11257kb) [00:01:35]
// [GUI Memory]: 78 mb (+17kb) [00:03:15]
// [GUI Memory]: 86 mb (+8688kb) [00:05:20]
// [GUI Memory]: 95 mb (+8630kb) [00:09:05]
// [GUI Memory]: 99 mb (+4752kb) [00:12:50]
// [GUI Memory]: 101 mb (+1568kb) [00:14:55]
// [GUI Memory]: 103 mb (+2634kb) [00:15:20]
// Elapsed time: 932 seconds
selectButton (RDIResource.UpdateDialog_CLOSE, "Close"); // a:JButton (JPanel:JComponent, o:I)
dismissDialog ("XilinxNotify - Available Updates"); // o:I (bR:JFrame)
selectMenu (PAResourceItoP.MainMenuMgr_FILE, "File"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
selectMenuItem (PAResourceCommand.PACommandNames_OPEN_PROJECT, "Open Project..."); // ai:JMenuItem (JPopupMenu:JComponent, bR:JFrame)
dismissMenu (PAResourceItoP.MainMenuMgr_FILE, "File"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
setFileChooser ("/home/vladimir/Z/zedboard/260214/260214.xpr");
// ca:I (bR:JFrame):  Open Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_CURRENT
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:15:54 AM
// [Engine Memory]: 3,742 mb (+16945kb) [00:15:45]
// TclEventType: PROJECT_NEW
// [Engine Memory]: 3,779 mb (+38694kb) [00:15:46]
// [GUI Memory]: 119 mb (+16225kb) [00:15:47]
// [Engine Memory]: 3,919 mb (+147656kb) [00:15:47]
// [GUI Memory]: 125 mb (+6482kb) [00:15:47]
// [GUI Memory]: 131 mb (+6746kb) [00:15:47]
// [GUI Memory]: 137 mb (+6073kb) [00:15:47]
// [GUI Memory]: 142 mb (+5061kb) [00:15:47]
// [GUI Memory]: 147 mb (+4919kb) [00:15:47]
// [Engine Memory]: 3,921 mb (+2097kb) [00:15:47]
// [Engine Memory]: 3,932 mb (+11534kb) [00:15:47]
// [Engine Memory]: 3,969 mb (+38649kb) [00:15:48]
// Tcl Message: open_project /home/vladimir/Z/zedboard/260214/260214.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from '/home/vladimir/260214' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// [GUI Memory]: 162 mb (+15799kb) [00:15:50]
// Tcl Message: open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4646.328 ; gain = 243.582 
// a:a (bR:JFrame): Critical Messages: addNotify
// 'f' command handler elapsed time: 12 seconds
// [GUI Memory]: 167 mb (+5099kb) [00:15:51]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
dismissDialog ("Open Project"); // ca:I (bR:JFrame)
// [GUI Memory]: 167 mb (+169kb) [00:15:52]
// [GUI Memory]: 170 mb (+3961kb) [00:15:52]
// [Engine Memory]: 3,982 mb (+13565kb) [00:15:52]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 3,995 mb (+13631kb) [00:15:53]
// [Engine Memory]: 3,996 mb (+1048kb) [00:15:53]
// [GUI Memory]: 173 mb (+3148kb) [00:15:53]
// [Engine Memory]: 3,999 mb (+3145kb) [00:15:53]
// [GUI Memory]: 179 mb (+6108kb) [00:15:53]
// [Engine Memory]: 4,004 mb (+4702kb) [00:15:53]
// [GUI Memory]: 184 mb (+5091kb) [00:15:53]
// [Engine Memory]: 4,009 mb (+5259kb) [00:15:53]
// [Engine Memory]: 4,014 mb (+5103kb) [00:15:53]
// [Engine Memory]: 4,017 mb (+4177kb) [00:15:53]
// [Engine Memory]: 4,023 mb (+6209kb) [00:15:53]
// [Engine Memory]: 4,026 mb (+3137kb) [00:15:53]
// [Engine Memory]: 4,032 mb (+5373kb) [00:15:53]
// [Engine Memory]: 4,053 mb (+22675kb) [00:15:54]
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 197 mb (+13583kb) [00:15:55]
// Elapsed time: 11 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd), dma_acp_0_0 (dma_acp_0_0.xci)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: LOAD_FEATURE
// TclEventType: PARAM_UPDATED
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd} 
// Tcl Message: Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0 
// [Engine Memory]: 4,053 mb (+12kb) [00:16:07]
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0 Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_0 Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0 
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - axi_bram_ctrl_0_bram Adding component instance block -- xilinx.com:user:reg_status:1.0 - reg_status_0 Adding component instance block -- xilinx.com:user:reg_init:1.0 - reg_init_0 Adding component instance block -- xilinx.com:user:init_cdma:1.0 - init_cdma_0 Adding component instance block -- omega.local:user:ADC_emul:1.0 - ADC_emul_0 Adding component instance block -- xilinx.com:user:acp:1.0 - acp_0 
// Tcl Message: Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar 
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar 
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc 
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// [Engine Memory]: 4,053 mb (+12kb) [00:16:16]
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us Successfully read diagram <dma> from BD file </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4742.457 ; gain = 12.172 
// [Engine Memory]: 4,056 mb (+3149kb) [00:16:18]
// Elapsed time: 12 seconds
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
selectButton (PAResourceQtoZ.SystemTab_REPORT_IP_STATUS, "Report IP Status"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status_1  
selectButton (PAResourceItoP.IPStatusSectionPanel_UPDATE_SELECTED, "Upgrade Selected"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Upgrade IP : addNotify
// Tcl Message: current_bd_design dma 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: upgrade_bd_cells [get_bd_cells [list /init_cdma_0 ] ] 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded dma_init_cdma_0_0 (axi_init_cdma_v1_0 1.0) from revision 63 to revision 64 
// Tcl Message: INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_init_cdma_0_0/dma_init_cdma_0_0.upgrade_log'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4745.578 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Upgrade IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 4,065 mb (+9437kb) [00:16:32]
// [Engine Memory]: 4,067 mb (+2097kb) [00:16:32]
// [Engine Memory]: 4,070 mb (+3145kb) [00:16:32]
// [Engine Memory]: 4,074 mb (+3661kb) [00:16:33]
// [Engine Memory]: 4,077 mb (+3145kb) [00:16:33]
// [Engine Memory]: 4,080 mb (+3719kb) [00:16:33]
// [Engine Memory]: 4,083 mb (+3145kb) [00:16:33]
// [Engine Memory]: 4,085 mb (+2097kb) [00:16:33]
// [Engine Memory]: 4,092 mb (+6930kb) [00:16:33]
// [Engine Memory]: 4,095 mb (+3473kb) [00:16:33]
// [Engine Memory]: 4,099 mb (+3784kb) [00:16:33]
// [Engine Memory]: 4,101 mb (+2359kb) [00:16:33]
// TclEventType: DG_UPDATE_GRAPH
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:16:45 AM
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,104 mb (+3149kb) [00:16:34]
// TclEventType: FILE_SET_CHANGE
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net -net [get_bd_nets reg_init_0_start] [get_bd_pins acp_0/C_M00_AXI_START_CAPTURE] [get_bd_pins reg_init_0/start] 
// Elapsed time: 20 seconds
selectButton (RDIResource.BaseReportTab_RERUN, "Rerun"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status_1  
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// ca:I (bR:JFrame):  Re-customize IP : addNotify
// TclEventType: PARAM_UPDATED
// m:I (bR:JFrame): Re-customize IP: addNotify
// Elapsed time: 127 seconds
dismissDialog ("Re-customize IP"); // ca:I (bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// ca:I (bR:JFrame):  Re-customize IP : addNotify
// TclEventType: PARAM_UPDATED
// m:I (bR:JFrame): Re-customize IP: addNotify
// [Engine Memory]: 4,107 mb (+3149kb) [00:19:11]
dismissDialog ("Re-customize IP"); // ca:I (bR:JFrame)
// Elapsed time: 44 seconds
selectButton (PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN, "validate_bd_design_rsb"); // t:JideButton (CommandBar:DockableBar, bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// ca:I (bR:JFrame):  Validate Design : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: validate_bd_design 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// [Engine Memory]: 4,110 mb (+3497kb) [00:20:03]
// Tcl Message: validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4798.285 ; gain = 0.000 
// Tcl Message: success 
dismissDialog ("Validate Design"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// [Engine Memory]: 4,127 mb (+17129kb) [00:20:07]
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 4,139 mb (+12582kb) [00:20:07]
// [Engine Memory]: 4,142 mb (+3145kb) [00:20:07]
// [Engine Memory]: 4,144 mb (+2097kb) [00:20:07]
// [Engine Memory]: 4,147 mb (+3145kb) [00:20:07]
// [Engine Memory]: 4,149 mb (+2097kb) [00:20:07]
// [Engine Memory]: 4,152 mb (+3145kb) [00:20:07]
// [Engine Memory]: 4,155 mb (+3145kb) [00:20:07]
// [Engine Memory]: 4,157 mb (+2097kb) [00:20:07]
// [Engine Memory]: 4,159 mb (+2097kb) [00:20:07]
// [Engine Memory]: 4,161 mb (+2097kb) [00:20:07]
// [Engine Memory]: 4,162 mb (+1048kb) [00:20:08]
// TclEventType: DG_UPDATE_GRAPH
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:20:20 AM
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,164 mb (+2097kb) [00:20:09]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// [Engine Memory]: 4,165 mb (+1048kb) [00:20:09]
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// af:bv (bR:JFrame): Synthesis is Out-of-date: addNotify
selectButton (RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, af:bv)
// 'bH' command handler elapsed time: 3 seconds
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// [GUI Memory]: 236 mb (+41061kb) [00:20:15]
// [Engine Memory]: 4,167 mb (+2097kb) [00:20:15]
// [Engine Memory]: 4,170 mb (+3145kb) [00:20:15]
// [Engine Memory]: 4,172 mb (+2097kb) [00:20:15]
// [Engine Memory]: 4,175 mb (+3145kb) [00:20:15]
// [GUI Memory]: 241 mb (+4758kb) [00:20:15]
// [Engine Memory]: 4,178 mb (+3145kb) [00:20:15]
// [GUI Memory]: 254 mb (+14183kb) [00:20:15]
// [Engine Memory]: 4,180 mb (+2097kb) [00:20:15]
// [Engine Memory]: 4,181 mb (+1048kb) [00:20:15]
// [Engine Memory]: 4,182 mb (+1048kb) [00:20:16]
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog ("Synthesis is Out-of-date"); // af:bv (bR:JFrame)
dismissDialog ("Synthesis is Out-of-date"); // af:bv (bR:JFrame)
// Tcl Message: reset_run synth_2 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: launch_runs impl_2 -to_step write_bitstream 
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// [Engine Memory]: 4,183 mb (+1499kb) [00:20:17]
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// [Engine Memory]: 4,185 mb (+1646kb) [00:20:18]
// TclEventType: RSB_REMOVE_OBJECT
// [Engine Memory]: 4,193 mb (+8601kb) [00:20:19]
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : dma.v Verilog Output written to : dma_wrapper.v 
// [Engine Memory]: 4,229 mb (+38117kb) [00:20:24]
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'. 
// [Engine Memory]: 4,231 mb (+1826kb) [00:20:30]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 4,235 mb (+4194kb) [00:20:46]
// TclEventType: RUN_MODIFY
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1193'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_885'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1194'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_886'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1195'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_887'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1196'. 
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Apr 16 11:20:57 2014] Launched synth_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log [Wed Apr 16 11:20:57 2014] Launched impl_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 4924.262 ; gain = 53.301 
// Elapsed time: 32 seconds
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// Elapsed time: 99 seconds
selectCheckBox (PAResourceCommand.PACommandNames_MESSAGE_WINDOW, "View Messages", false, true); // c:JCheckBox (JPanel:JComponent, O:af): FALSE
// Elapsed time: 137 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
// [Engine Memory]: 4,236 mb (+1048kb) [00:24:52]
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:25:04 AM
// Elapsed time: 42 seconds
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 632, 330, 1186, 632, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml} 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 4,239 mb (+3149kb) [00:25:36]
// [Engine Memory]: 4,248 mb (+9449kb) [00:25:36]
// Tcl Message: INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save. 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4940.125 ; gain = 14.863 
// 'g' command handler elapsed time: 7 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// [Engine Memory]: 4,254 mb (+6299kb) [00:25:47]
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:25:58 AM
selectCodeEditor ("acp_v1_0_M00_AXI.v", 249, 218); // aR:G (JPanel:JComponent, bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// [Engine Memory]: 4,257 mb (+3149kb) [00:26:02]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - acp"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:26:17 AM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:26:18 AM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:26:19 AM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:26:19 AM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 57 to revision 58 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4949.137 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4949.137 ; gain = 0.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTab ((HResource) null, (HResource) null, "Sources", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Sources", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: FILE_SET_CHANGE
selectButton (PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN, "validate_bd_design_rsb"); // t:JideButton (CommandBar:DockableBar, bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: validate_bd_design 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// ca:I (bR:JFrame):  Validate Design : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4949.137 ; gain = 0.000 
// Tcl Message: success 
dismissDialog ("Validate Design"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: Verilog Output written to : dma.v Verilog Output written to : dma_wrapper.v Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4949.137 ; gain = 0.000 
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 14 seconds
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:27:16 AM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 20 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: Verilog Output written to : dma.v Verilog Output written to : dma_wrapper.v Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'dma_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'dma_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_cdma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'dma_axi_cdma_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'dma_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_init_cdma_0_0'. Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'. Delivering 'Verilog Simulation' files for IP 'dma_init_cdma_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'dma_axi_bram_ctrl_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_2'. Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_xbar_2'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_3'. Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_crossbar_0_4'. Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_axi_crossbar_0_4'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_bram_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'. Delivering 'Vivado Verilog Simulation' files for IP 'dma_axi_bram_ctrl_0_bram_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead. 
// Tcl Message: Delivering 'Vivado VHDL Test Bench' files for IP 'dma_axi_bram_ctrl_0_bram_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'. Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'. Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_status_0_0'. Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'. Delivering 'Verilog Simulation' files for IP 'dma_reg_status_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_init_0_1'. Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'. Delivering 'Verilog Simulation' files for IP 'dma_reg_init_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_ADC_emul_0_1'. Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'. Delivering 'Verilog Simulation' files for IP 'dma_ADC_emul_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1205'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1205'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1205'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_894'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_894'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_894'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1206'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1206'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1206'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_895'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_895'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_us_895'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1207'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1207'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1207'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_896'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_896'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_us_896'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1208'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1208'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1208'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 4949.137 ; gain = 0.000 
// 'aI' command handler elapsed time: 37 seconds
// Elapsed time: 36 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// af:bv (bR:JFrame): No Implementation Results Available: addNotify
selectButton (RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, af:bv)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_2 -to_step write_bitstream 
// Tcl Message: [Wed Apr 16 11:28:36 2014] Launched synth_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log [Wed Apr 16 11:28:36 2014] Launched impl_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// af:bv (bR:JFrame): No Implementation Results Available: addNotify
selectButton (RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, af:bv)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_2 -to_step write_bitstream 
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// Tcl Message: [Wed Apr 16 11:28:48 2014] Launched synth_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log [Wed Apr 16 11:28:48 2014] Launched impl_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// Elapsed time: 16 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_2 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs synth_2 
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Apr 16 11:29:07 2014] Launched synth_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log 
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:30:11 AM
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// Elapsed time: 102 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
selectCheckBox (PAResourceItoP.MsgView_INFORMATION_MESSAGES, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
selectCheckBox (PAResourceItoP.MsgView_WARNING_MESSAGES, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:31:00 AM
// Elapsed time: 64 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 665, 174, 1186, 632, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0/component.xml} 
// Tcl Message: INFO: [Project 1-313] Project file moved from '/root/240214/init_cdma_1.0' since last save. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4949.137 ; gain = 0.000 
// 'g' command handler elapsed time: 8 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:32:10 AM
// [Engine Memory]: 4,260 mb (+3149kb) [00:31:59]
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:32:13 AM
// [Engine Memory]: 4,263 mb (+3149kb) [00:32:02]
// Elapsed time: 10 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 626, 560, 1186, 632, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: current_project 260214 
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
setText (PAResourceAtoH.EditInIPPackagerHandler_PROJECT_NAME, "edit_ip1"); // am:JTextField (JPanel:JComponent, i:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// [Engine Memory]: 4,266 mb (+3149kb) [00:32:18]
// [Engine Memory]: 4,275 mb (+9449kb) [00:32:19]
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml} 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save. 
// [Engine Memory]: 4,281 mb (+6299kb) [00:32:21]
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4973.168 ; gain = 18.023 
// 'g' command handler elapsed time: 9 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:32:38 AM
// [Engine Memory]: 4,284 mb (+3149kb) [00:32:27]
// Elapsed time: 27 seconds
selectTab ((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Reports", 3); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Reports", 3); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Design Runs", 4); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
// Tcl Message: current_project 260214 
// Elapsed time: 11 seconds
selectCodeEditor ("init_cdma_v1_0.v", 237, 364); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_cdma_v1_0.v", 213, 263); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_cdma_v1_0.v", 213, 235); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("acp_v1_0.v", 43, 161); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_cdma_v1_0.v", 236, 246); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 21 seconds
selectCodeEditor ("acp_v1_0.v", 267, 324); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 17 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: PACKAGER_MESSAGE_UPDATE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: current_project edit_ip1 
// TclEventType: PACKAGER_MESSAGE_UPDATE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Customization Parameters Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.LayoutContentPanel_REFRESH, "Refresh..."); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PARAM_UPDATED
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - acp"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:34:53 AM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:34:54 AM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:34:54 AM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:34:54 AM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'. 
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// af:bv (bR:JFrame): Confirm Close Project: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, af:bv)
// ca:I (bR:JFrame):  Close Project : addNotify
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:34:59 AM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:35:00 AM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:35:00 AM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:35:01 AM
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// Tcl Message: close_project 
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
selectButton (PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN, "validate_bd_design_rsb"); // t:JideButton (CommandBar:DockableBar, bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// ca:I (bR:JFrame):  Validate Design : addNotify
// Tcl Message: validate_bd_design 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4976.172 ; gain = 0.000 
// Tcl Message: success 
dismissDialog ("Validate Design"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 108 seconds
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : dma.v Verilog Output written to : dma_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4976.172 ; gain = 0.000 
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 167 seconds
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:40:02 AM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Verilog Output written to : dma.v Verilog Output written to : dma_wrapper.v Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1217'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1217'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1217'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_903'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_903'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_903'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1218'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1218'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1218'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_904'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_904'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_us_904'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1219'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1219'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1219'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_905'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_905'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_us_905'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1220'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1220'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1220'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4976.172 ; gain = 0.000 
// 'aI' command handler elapsed time: 16 seconds
// Elapsed time: 15 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 109 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// af:bv (bR:JFrame): No Implementation Results Available: addNotify
selectButton (RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, af:bv)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_2 -to_step write_bitstream 
// Tcl Message: [Wed Apr 16 11:42:17 2014] Launched synth_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log [Wed Apr 16 11:42:17 2014] Launched impl_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log 
// Elapsed time: 93 seconds
selectCodeEditor ("dma_wrapper.v", 264, 358); // aR:G (JPanel:JComponent, bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_2 
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs synth_2 
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Apr 16 11:43:52 2014] Launched synth_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log 
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// Elapsed time: 156 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 113 seconds
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-2543] port connections cannot be mixed ordered and named [/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/hdl/acp_v1_0.v:56]. ]", 6); // N:f (JViewport:JComponent, bR:JFrame)
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-2543] port connections cannot be mixed ordered and named [/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/hdl/acp_v1_0.v:56]. ]", 6, false, false, false, true, false); // N:f (JViewport:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceItoP.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // af:JMenu (y:JPopupMenu, bR:JFrame)
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-2543] port connections cannot be mixed ordered and named [/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/hdl/acp_v1_0.v:56]. ]", 6); // N:f (JViewport:JComponent, bR:JFrame)
// Elapsed time: 57 seconds
selectCodeEditor ("acp_v1_0.v", 534, 275); // I:aR (JPanel:JComponent, bR:JFrame)
// Elapsed time: 18 seconds
selectCodeEditor ("acp_v1_0.v", 298, 462); // I:aR (JPanel:JComponent, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 509, 569, 1220, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml} 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4976.172 ; gain = 0.000 
// 'g' command handler elapsed time: 7 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:50:04 AM
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:50:09 AM
// Elapsed time: 15 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 63 seconds
selectCodeEditor ("acp_v1_0_M00_AXI.v", 564, 73); // aR:G (JPanel:JComponent, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 29 seconds
selectCodeEditor ("acp_v1_0.v", 76, 311); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 19 seconds
selectCodeEditor ("acp_v1_0.v", 253, 275); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 182 seconds
selectCodeEditor ("acp_v1_0.v", 91, 533); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 27 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 12 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: PACKAGER_MESSAGE_UPDATE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Customization Parameters Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
/*
#-------------------------------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# Current time: 4/16/14 11:56:10 AM
# Process ID: 29354
# Platform: Unix
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx
# Technical Support with this file and a testcase attached.
#-------------------------------------------------------------------------------
ui.frmwork.CommandFailedException: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
 (See /home/vladimir/Z/zedboard/260214/vivado_pid29354.debug)
*/
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: ERROR: [IP_Flow 19-259] [HACGPHdlInterfaceParser] Failed analyze operation while parsing HDL. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file [hdl/acp_v1_0.v]. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. 
// HOptionPane Error: 'ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.  (Vivado v2013.3 (64-bit))'
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// [Engine Memory]: 4,294 mb (+10506kb) [00:56:01]
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Interfaces", 5); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES, "8 warnings"); // h:i (JPanel:JComponent, bR:JFrame)
// Elapsed time: 10 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 569, 65, 1220, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: current_project 260214 
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
setText (PAResourceAtoH.EditInIPPackagerHandler_PROJECT_NAME, "edit_ip1"); // am:JTextField (JPanel:JComponent, i:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0/component.xml} 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 4,303 mb (+9449kb) [00:56:23]
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Project 1-313] Project file moved from '/root/zedboard/IPCore/init_cdma_1.0' since last save. 
// Tcl Message: IP Repository Path: Could not find the directory '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0', nor could it be found using path '/../root/zedboard/IPCore/init_cdma_1.0'. Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:56:37 AM
// TclEventType: PACKAGER_MESSAGE_RESET
// [Engine Memory]: 4,309 mb (+6299kb) [00:56:26]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5002.422 ; gain = 15.020 
// 'g' command handler elapsed time: 11 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 3, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 11:56:49 AM
// Elapsed time: 17 seconds
selectCodeEditor ("init_cdma_v1_0_M00_AXI.v", 243, 336); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_cdma_v1_0_M00_AXI.v", 77, 85, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("acp_v1_0_M00_AXI.v", 237, 354); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("acp_v1_0_M00_AXI.v", 79, 379, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("acp_v1_0_M00_AXI.v", 197, 382); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("acp_v1_0_M00_AXI.v", 140, 107, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("acp_v1_0_M00_AXI.v", 217, 388); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_cdma_v1_0_M00_AXI.v", 119, 243); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_cdma_v1_0_M00_AXI.v", 241, 343); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_cdma_v1_0_M00_AXI.v", 509, 101, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("acp_v1_0_M00_AXI.v", 112, 96); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("acp_v1_0_M00_AXI.v", 112, 97, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("acp_v1_0_M00_AXI.v", 54, 126); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 54 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// Tcl Message: current_project edit_ip 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::current_core {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml} 
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Ports", 4); // F:l (JViewport:JComponent, bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Interfaces", 5); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES, "8 warnings"); // h:i (JPanel:JComponent, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
collapseTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
// Elapsed time: 18 seconds
collapseTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0_M00_AXI.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:00:11 PM
// Elapsed time: 34 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 3, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 17 seconds
selectCodeEditor ("acp_v1_0.v", 253, 311); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_cdma_v1_0_M00_AXI.v", 149, 149); // aR:G (JPanel:JComponent, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// Tcl Message: current_project edit_ip1 
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:00:37 PM
// [Engine Memory]: 4,312 mb (+3149kb) [01:00:26]
// Elapsed time: 12 seconds
selectCodeEditor ("acp_v1_0.v", 261, 287); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 12 seconds
selectButton (PAResourceAtoH.FileSetPanel_0_CRITICAL_WARNING, "4 critical warnings"); // h:i (CommandBar:DockableBar, bR:JFrame)
selectCheckBox (PAResourceItoP.MsgView_ERROR_MESSAGES, (String) null, true, false); // c:JCheckBox (JPanel:JComponent, bR:JFrame): TRUE
selectCheckBox (PAResourceItoP.MsgView_CRITICAL_WARNINGS, (String) null, true, false); // c:JCheckBox (JPanel:JComponent, bR:JFrame): TRUE
selectCheckBox (PAResourceItoP.MsgView_WARNING_MESSAGES, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, ipx::merge_project_changes hdl_parameters [ipx::current_core]. ]", 1); // N:f (JViewport:JComponent, bR:JFrame)
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, ipx::merge_project_changes hdl_parameters [ipx::current_core]. ]", 1, false, false, false, false, true); // N:f (JViewport:JComponent, bR:JFrame) - DOUBLE CLICK
selectCodeEditor ("acp_v1_0.v", 258, 443); // aR:G (JPanel:JComponent, bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: PACKAGER_MESSAGE_UPDATE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// Tcl Message: current_project edit_ip 
// TclEventType: PACKAGER_MESSAGE_UPDATE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Customization Parameters Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable. 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Interfaces", 5); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectCodeEditor ("acp_v1_0_M00_AXI.v", 240, 256); // aR:G (JPanel:JComponent, bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - acp"); // u:aA
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:01:36 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:01:37 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:01:38 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:01:38 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// af:bv (bR:JFrame): Confirm Close Project: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, af:bv)
// ca:I (bR:JFrame):  Close Project : addNotify
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:01:45 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:01:46 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:01:47 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:01:47 PM
// 'b' command handler elapsed time: 3 seconds
// Tcl Message: close_project 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
selectButton (PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN, "validate_bd_design_rsb"); // t:JideButton (CommandBar:DockableBar, bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Validate Design : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: validate_bd_design 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5005.426 ; gain = 0.000 
// Tcl Message: success 
dismissDialog ("Validate Design"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 13 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: Verilog Output written to : dma.v Verilog Output written to : dma_wrapper.v Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5005.426 ; gain = 0.000 
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:02:39 PM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : dma.v Verilog Output written to : dma_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1229'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1229'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1229'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_912'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_912'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_912'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1230'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1230'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1230'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_913'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_913'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_us_913'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1231'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1231'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1231'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_914'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_914'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_us_914'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1232'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1232'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1232'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5005.426 ; gain = 0.000 
// 'aI' command handler elapsed time: 17 seconds
// Elapsed time: 16 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_2 
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_2 
// Tcl Message: [Wed Apr 16 12:03:06 2014] Launched synth_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log 
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// Elapsed time: 101 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
// Elapsed time: 100 seconds
selectCodeEditor ("acp_v1_0.v", 264, 345); // I:aR (JPanel:JComponent, bR:JFrame)
// Elapsed time: 37 seconds
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-2543] port connections cannot be mixed ordered and named [/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/hdl/acp_v1_0.v:56]. ]", 6, false, false, false, false, true); // N:f (JViewport:JComponent, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-2543] port connections cannot be mixed ordered and named [/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/hdl/acp_v1_0.v:56]. ]", 6); // N:f (JViewport:JComponent, bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 33 seconds
selectCodeEditor ("acp_v1_0.v", 379, 598); // I:aR (JPanel:JComponent, bR:JFrame)
// Elapsed time: 26 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 504, 47, 1220, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml} 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5005.426 ; gain = 0.000 
// 'g' command handler elapsed time: 7 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:08:28 PM
// Elapsed time: 15 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:08:44 PM
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0_M00_AXI.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
// Elapsed time: 23 seconds
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0_M00_AXI.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0_M00_AXI.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0_M00_AXI.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0_M00_AXI.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acp_v1_0_M00_AXI.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 505, 15, 1220, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: current_project 260214 
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
setText (PAResourceAtoH.EditInIPPackagerHandler_PROJECT_NAME, "edit_ip1"); // am:JTextField (JPanel:JComponent, i:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0/component.xml} 
// Tcl Message: INFO: [Project 1-313] Project file moved from '/root/zedboard/IPCore/init_cdma_1.0' since last save. 
// Tcl Message: IP Repository Path: Could not find the directory '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0', nor could it be found using path '/../root/zedboard/IPCore/init_cdma_1.0'. Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5005.426 ; gain = 0.000 
// 'g' command handler elapsed time: 9 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:10:26 PM
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:10:33 PM
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 14 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 127 seconds
selectCodeEditor ("init_cdma_v1_0.v", 265, 367); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 26 seconds
selectCodeEditor ("init_cdma_v1_0.v", 457, 341); // aR:G (JPanel:JComponent, bR:JFrame)
// af:bv (bR:JFrame): Confirm Close Project: addNotify
// Elapsed time: 33 seconds
selectButton (RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, af:bv)
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
// Elapsed time: 14 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
// Tcl Message: current_project edit_ip 
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 20 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectCodeEditor ("acp_v1_0.v", 308, 379); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 23 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 18 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 270 seconds
selectCodeEditor ("acp_v1_0.v", 352, 314); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 39 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 12 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 10 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 51 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 54 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 59 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 118 seconds
selectCodeEditor ("acp_v1_0.v", 370, 339); // aR:G (JPanel:JComponent, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectCodeEditor ("acp_v1_0_M00_AXI.v", 203, 278); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("acp_v1_0_M00_AXI.v", 203, 278, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
selectCodeEditor ("acp_v1_0_M00_AXI.v", 203, 278, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// Elapsed time: 23 seconds
selectCodeEditor ("init_cdma_v1_0.v", 685, 289); // aR:G (JPanel:JComponent, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
// Tcl Message: current_project edit_ip1 
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mydatagen_v1_0 (init_cdma_v1_0.v), mydatagen_v1_0_M00_AXI_inst - mydatagen_v1_0_M00_AXI (init_cdma_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 20 seconds
setText (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "C_M_START", true); // j:am (c:JComboBox, bR:JFrame)
applyEnter (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "C_M_START"); // j:am (c:JComboBox, bR:JFrame)
applyEnter (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "C_M_START"); // j:am (c:JComboBox, bR:JFrame)
applyEnter (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "C_M_START"); // j:am (c:JComboBox, bR:JFrame)
applyEnter (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "C_M_START"); // j:am (c:JComboBox, bR:JFrame)
applyEnter (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "C_M_START"); // j:am (c:JComboBox, bR:JFrame)
applyEnter (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "C_M_START"); // j:am (c:JComboBox, bR:JFrame)
applyEnter (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "C_M_START"); // j:am (c:JComboBox, bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Project Manager : addNotify
// Tcl Message: ipx::current_core {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml} 
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PARAM_UPDATED
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// Tcl Message: current_project edit_ip 
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 43 seconds
selectCodeEditor ("acp_v1_0.v", 252, 370); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 35 seconds
selectCodeEditor ("acp_v1_0.v", 204, 52); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("acp_v1_0.v", 267, 482); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor ("acp_v1_0.v", 93, 483); // aR:G (JPanel:JComponent, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectCodeEditor ("acp_v1_0_M00_AXI.v", 159, 277); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:30:11 PM
// Elapsed time: 15 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 12 seconds
selectCodeEditor ("acp_v1_0.v", 83, 444); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 11 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// [Engine Memory]: 4,315 mb (+3149kb) [01:30:35]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Customization Parameters Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.LayoutContentPanel_REFRESH, "Refresh..."); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PARAM_UPDATED
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - acp"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:30:57 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:30:58 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:30:58 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:30:58 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// af:bv (bR:JFrame): Confirm Close Project: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, af:bv)
// ca:I (bR:JFrame):  Close Project : addNotify
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:31:07 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:31:07 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:31:08 PM
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:31:08 PM
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// Tcl Message: close_project 
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
selectButton (PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN, "validate_bd_design_rsb"); // t:JideButton (CommandBar:DockableBar, bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Validate Design : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: validate_bd_design 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5008.430 ; gain = 0.000 
// Tcl Message: success 
dismissDialog ("Validate Design"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
selectTab ((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top 
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: Verilog Output written to : dma.v Verilog Output written to : dma_wrapper.v Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5008.430 ; gain = 0.000 
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:31:52 PM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Verilog Output written to : dma.v Verilog Output written to : dma_wrapper.v Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1241'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1241'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1241'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_921'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_921'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_921'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1242'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1242'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1242'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_922'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_922'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_us_922'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1243'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1243'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1243'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_923'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_923'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_us_923'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1244'. Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1244'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1244'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5008.430 ; gain = 0.000 
// 'aI' command handler elapsed time: 17 seconds
// Elapsed time: 16 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
collapseTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
collapseTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dma_wrapper (dma_wrapper.v), dma_i - dma (dma.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_2 
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_2 
// Tcl Message: [Wed Apr 16 12:32:28 2014] Launched synth_2... Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log 
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// Elapsed time: 101 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
// Elapsed time: 104 seconds
selectTab ((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Reports", 3); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "IP Status", 4); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectButton (RDIResource.BaseReportTab_RERUN, "Rerun"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status_1  
selectTab ((HResource) null, (HResource) null, "Reports", 3); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
// Elapsed time: 58 seconds
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 31 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 677, 425, 1220, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml} 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5008.430 ; gain = 0.000 
// 'g' command handler elapsed time: 8 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v), acp_v1_0_M00_AXI_inst - acp_v1_0_M00_AXI (acp_v1_0_M00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:37:58 PM
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acp_v1_0 (acp_v1_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 4/16/14 12:38:08 PM
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
