<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv</a>


%Warning-UNOPTFLAT: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>: Signal unoptimizable: Feedback to clock or circular logic: addergen1.c
%Warning-UNOPTFLAT: Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>:  addergen1.c
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:19</a>:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>:  addergen1.bitnum[0].t3
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:20</a>:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>:  addergen1.c


</pre>