#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023121fe8930 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000023122079930_0 .net "PC", 31 0, L_0000023122100ef0;  1 drivers
v00000231220799d0_0 .net "cycles_consumed", 31 0, v000002312207b230_0;  1 drivers
v0000023122079d90_0 .var "input_clk", 0 0;
v0000023122079f70_0 .var "rst", 0 0;
S_0000023121e19f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000023121fe8930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000023121fb9590 .functor NOR 1, v0000023122079d90_0, v000002312206b980_0, C4<0>, C4<0>;
L_0000023121fba0f0 .functor AND 1, v0000023122050880_0, v0000023122051320_0, C4<1>, C4<1>;
L_0000023121fb8870 .functor AND 1, L_0000023121fba0f0, L_000002312207a010, C4<1>, C4<1>;
L_0000023121fb8db0 .functor AND 1, v0000023122040aa0_0, v0000023122041180_0, C4<1>, C4<1>;
L_0000023121fb8bf0 .functor AND 1, L_0000023121fb8db0, L_000002312207a0b0, C4<1>, C4<1>;
L_0000023121fb9050 .functor AND 1, v000002312206ada0_0, v0000023122069540_0, C4<1>, C4<1>;
L_0000023121fb9de0 .functor AND 1, L_0000023121fb9050, L_000002312207a290, C4<1>, C4<1>;
L_0000023121fb8f00 .functor AND 1, v0000023122050880_0, v0000023122051320_0, C4<1>, C4<1>;
L_0000023121fba1d0 .functor AND 1, L_0000023121fb8f00, L_000002312207a3d0, C4<1>, C4<1>;
L_0000023121fb86b0 .functor AND 1, v0000023122040aa0_0, v0000023122041180_0, C4<1>, C4<1>;
L_0000023121fb90c0 .functor AND 1, L_0000023121fb86b0, L_000002312207a510, C4<1>, C4<1>;
L_0000023121fb9670 .functor AND 1, v000002312206ada0_0, v0000023122069540_0, C4<1>, C4<1>;
L_0000023121fb9130 .functor AND 1, L_0000023121fb9670, L_000002312207a650, C4<1>, C4<1>;
L_0000023122085fd0 .functor NOT 1, L_0000023121fb9590, C4<0>, C4<0>, C4<0>;
L_0000023122085be0 .functor NOT 1, L_0000023121fb9590, C4<0>, C4<0>, C4<0>;
L_000002312209c990 .functor NOT 1, L_0000023121fb9590, C4<0>, C4<0>, C4<0>;
L_000002312209cf40 .functor NOT 1, L_0000023121fb9590, C4<0>, C4<0>, C4<0>;
L_000002312209d1e0 .functor NOT 1, L_0000023121fb9590, C4<0>, C4<0>, C4<0>;
L_0000023122100ef0 .functor BUFZ 32, v0000023122066ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002312206b5c0_0 .net "EX1_ALU_OPER1", 31 0, L_00000231220867b0;  1 drivers
v000002312206b660_0 .net "EX1_ALU_OPER2", 31 0, L_000002312209bdc0;  1 drivers
v000002312206b700_0 .net "EX1_PC", 31 0, v000002312204fca0_0;  1 drivers
v000002312206b840_0 .net "EX1_PFC", 31 0, v000002312204dfe0_0;  1 drivers
v0000023122069680_0 .net "EX1_PFC_to_IF", 31 0, L_000002312207ebb0;  1 drivers
v00000231220692c0_0 .net "EX1_forward_to_B", 31 0, v000002312204fa20_0;  1 drivers
v0000023122069360_0 .net "EX1_is_beq", 0 0, v000002312204e9e0_0;  1 drivers
v0000023122069400_0 .net "EX1_is_bne", 0 0, v000002312204ebc0_0;  1 drivers
v000002312206cba0_0 .net "EX1_is_jal", 0 0, v000002312204fe80_0;  1 drivers
v000002312206de60_0 .net "EX1_is_jr", 0 0, v000002312204da40_0;  1 drivers
v000002312206dfa0_0 .net "EX1_is_oper2_immed", 0 0, v000002312204f340_0;  1 drivers
v000002312206c1a0_0 .net "EX1_memread", 0 0, v000002312204e940_0;  1 drivers
v000002312206c100_0 .net "EX1_memwrite", 0 0, v000002312204e3a0_0;  1 drivers
v000002312206db40_0 .net "EX1_opcode", 11 0, v000002312204ea80_0;  1 drivers
v000002312206d780_0 .net "EX1_predicted", 0 0, v000002312204ff20_0;  1 drivers
v000002312206bac0_0 .net "EX1_rd_ind", 4 0, v000002312204e6c0_0;  1 drivers
v000002312206cd80_0 .net "EX1_rd_indzero", 0 0, v000002312204fc00_0;  1 drivers
v000002312206d140_0 .net "EX1_regwrite", 0 0, v000002312204ed00_0;  1 drivers
v000002312206d820_0 .net "EX1_rs1", 31 0, v000002312204e800_0;  1 drivers
v000002312206cec0_0 .net "EX1_rs1_ind", 4 0, v000002312204f480_0;  1 drivers
v000002312206cc40_0 .net "EX1_rs2", 31 0, v000002312204f160_0;  1 drivers
v000002312206daa0_0 .net "EX1_rs2_ind", 4 0, v000002312204f840_0;  1 drivers
v000002312206ca60_0 .net "EX1_rs2_out", 31 0, L_000002312209c0d0;  1 drivers
v000002312206d8c0_0 .net "EX2_ALU_OPER1", 31 0, v00000231220509c0_0;  1 drivers
v000002312206c600_0 .net "EX2_ALU_OPER2", 31 0, v0000023122050c40_0;  1 drivers
v000002312206c240_0 .net "EX2_ALU_OUT", 31 0, L_000002312207f0b0;  1 drivers
v000002312206e220_0 .net "EX2_PC", 31 0, v00000231220501a0_0;  1 drivers
v000002312206d6e0_0 .net "EX2_PFC_to_IF", 31 0, v0000023122051780_0;  1 drivers
v000002312206dbe0_0 .net "EX2_forward_to_B", 31 0, v0000023122050f60_0;  1 drivers
v000002312206ce20_0 .net "EX2_is_beq", 0 0, v00000231220504c0_0;  1 drivers
v000002312206cf60_0 .net "EX2_is_bne", 0 0, v00000231220507e0_0;  1 drivers
v000002312206c4c0_0 .net "EX2_is_jal", 0 0, v0000023122050ce0_0;  1 drivers
v000002312206dc80_0 .net "EX2_is_jr", 0 0, v00000231220511e0_0;  1 drivers
v000002312206c920_0 .net "EX2_is_oper2_immed", 0 0, v0000023122050e20_0;  1 drivers
v000002312206cce0_0 .net "EX2_memread", 0 0, v0000023122051000_0;  1 drivers
v000002312206d000_0 .net "EX2_memwrite", 0 0, v00000231220506a0_0;  1 drivers
v000002312206c740_0 .net "EX2_opcode", 11 0, v0000023122051280_0;  1 drivers
v000002312206c9c0_0 .net "EX2_predicted", 0 0, v0000023122050740_0;  1 drivers
v000002312206c560_0 .net "EX2_rd_ind", 4 0, v0000023122050560_0;  1 drivers
v000002312206d1e0_0 .net "EX2_rd_indzero", 0 0, v0000023122051320_0;  1 drivers
v000002312206c880_0 .net "EX2_regwrite", 0 0, v0000023122050880_0;  1 drivers
v000002312206d280_0 .net "EX2_rs1", 31 0, v00000231220513c0_0;  1 drivers
v000002312206d320_0 .net "EX2_rs1_ind", 4 0, v0000023122051460_0;  1 drivers
v000002312206cb00_0 .net "EX2_rs2_ind", 4 0, v0000023122050920_0;  1 drivers
v000002312206bb60_0 .net "EX2_rs2_out", 31 0, v0000023122051500_0;  1 drivers
v000002312206d0a0_0 .net "ID_INST", 31 0, v000002312205a070_0;  1 drivers
v000002312206e0e0_0 .net "ID_PC", 31 0, v000002312205a110_0;  1 drivers
v000002312206c6a0_0 .net "ID_PFC_to_EX", 31 0, L_000002312207c590;  1 drivers
v000002312206c2e0_0 .net "ID_PFC_to_IF", 31 0, L_000002312207d030;  1 drivers
v000002312206df00_0 .net "ID_forward_to_B", 31 0, L_000002312207c4f0;  1 drivers
v000002312206bd40_0 .net "ID_is_beq", 0 0, L_000002312207c9f0;  1 drivers
v000002312206d3c0_0 .net "ID_is_bne", 0 0, L_000002312207ca90;  1 drivers
v000002312206e040_0 .net "ID_is_j", 0 0, L_000002312207e390;  1 drivers
v000002312206be80_0 .net "ID_is_jal", 0 0, L_000002312207fbf0;  1 drivers
v000002312206d460_0 .net "ID_is_jr", 0 0, L_000002312207cbd0;  1 drivers
v000002312206c420_0 .net "ID_is_oper2_immed", 0 0, L_0000023122086430;  1 drivers
v000002312206c7e0_0 .net "ID_memread", 0 0, L_000002312207fa10;  1 drivers
v000002312206dd20_0 .net "ID_memwrite", 0 0, L_000002312207ec50;  1 drivers
v000002312206bc00_0 .net "ID_opcode", 11 0, v000002312206e860_0;  1 drivers
v000002312206d500_0 .net "ID_predicted", 0 0, v00000231220539f0_0;  1 drivers
v000002312206d5a0_0 .net "ID_rd_ind", 4 0, v000002312206e9a0_0;  1 drivers
v000002312206c380_0 .net "ID_regwrite", 0 0, L_000002312207f6f0;  1 drivers
v000002312206d640_0 .net "ID_rs1", 31 0, v0000023122059530_0;  1 drivers
v000002312206d960_0 .net "ID_rs1_ind", 4 0, v000002312206e4a0_0;  1 drivers
v000002312206da00_0 .net "ID_rs2", 31 0, v0000023122057b90_0;  1 drivers
v000002312206ddc0_0 .net "ID_rs2_ind", 4 0, v000002312206e2c0_0;  1 drivers
v000002312206e180_0 .net "IF_INST", 31 0, L_0000023122085b00;  1 drivers
v000002312206bca0_0 .net "IF_pc", 31 0, v0000023122066ac0_0;  1 drivers
v000002312206bde0_0 .net "MEM_ALU_OUT", 31 0, v0000023122041040_0;  1 drivers
v000002312206bf20_0 .net "MEM_Data_mem_out", 31 0, v000002312206ad00_0;  1 drivers
v000002312206bfc0_0 .net "MEM_memread", 0 0, v00000231220406e0_0;  1 drivers
v000002312206c060_0 .net "MEM_memwrite", 0 0, v0000023122041720_0;  1 drivers
v000002312207b690_0 .net "MEM_opcode", 11 0, v0000023122040820_0;  1 drivers
v00000231220792f0_0 .net "MEM_rd_ind", 4 0, v00000231220410e0_0;  1 drivers
v000002312207aa10_0 .net "MEM_rd_indzero", 0 0, v0000023122041180_0;  1 drivers
v000002312207ab50_0 .net "MEM_regwrite", 0 0, v0000023122040aa0_0;  1 drivers
v000002312207a970_0 .net "MEM_rs2", 31 0, v0000023122040b40_0;  1 drivers
v0000023122079250_0 .net "PC", 31 0, L_0000023122100ef0;  alias, 1 drivers
v0000023122079bb0_0 .net "STALL_ID1_FLUSH", 0 0, v00000231220536d0_0;  1 drivers
v00000231220794d0_0 .net "STALL_ID2_FLUSH", 0 0, v0000023122053810_0;  1 drivers
v0000023122079a70_0 .net "STALL_IF_FLUSH", 0 0, v0000023122056dd0_0;  1 drivers
v0000023122079390_0 .net "WB_ALU_OUT", 31 0, v000002312206a8a0_0;  1 drivers
v0000023122079c50_0 .net "WB_Data_mem_out", 31 0, v000002312206b3e0_0;  1 drivers
v000002312207a6f0_0 .net "WB_memread", 0 0, v000002312206aa80_0;  1 drivers
v000002312207a470_0 .net "WB_rd_ind", 4 0, v000002312206b7a0_0;  1 drivers
v0000023122079430_0 .net "WB_rd_indzero", 0 0, v0000023122069540_0;  1 drivers
v000002312207add0_0 .net "WB_regwrite", 0 0, v000002312206ada0_0;  1 drivers
v0000023122079b10_0 .net "Wrong_prediction", 0 0, L_000002312209d100;  1 drivers
v0000023122079570_0 .net *"_ivl_1", 0 0, L_0000023121fba0f0;  1 drivers
v000002312207a150_0 .net *"_ivl_13", 0 0, L_0000023121fb9050;  1 drivers
v000002312207b190_0 .net *"_ivl_14", 0 0, L_000002312207a290;  1 drivers
v000002312207b550_0 .net *"_ivl_19", 0 0, L_0000023121fb8f00;  1 drivers
v00000231220797f0_0 .net *"_ivl_2", 0 0, L_000002312207a010;  1 drivers
v000002312207b370_0 .net *"_ivl_20", 0 0, L_000002312207a3d0;  1 drivers
v000002312207b410_0 .net *"_ivl_25", 0 0, L_0000023121fb86b0;  1 drivers
v000002312207ad30_0 .net *"_ivl_26", 0 0, L_000002312207a510;  1 drivers
v0000023122079070_0 .net *"_ivl_31", 0 0, L_0000023121fb9670;  1 drivers
v000002312207a5b0_0 .net *"_ivl_32", 0 0, L_000002312207a650;  1 drivers
v000002312207abf0_0 .net *"_ivl_40", 31 0, L_000002312207e6b0;  1 drivers
L_00000231220a0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002312207af10_0 .net *"_ivl_43", 26 0, L_00000231220a0c58;  1 drivers
L_00000231220a0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002312207aab0_0 .net/2u *"_ivl_44", 31 0, L_00000231220a0ca0;  1 drivers
v000002312207b4b0_0 .net *"_ivl_52", 31 0, L_00000231220f2470;  1 drivers
L_00000231220a0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023122079750_0 .net *"_ivl_55", 26 0, L_00000231220a0d30;  1 drivers
L_00000231220a0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023122079890_0 .net/2u *"_ivl_56", 31 0, L_00000231220a0d78;  1 drivers
v000002312207a830_0 .net *"_ivl_7", 0 0, L_0000023121fb8db0;  1 drivers
v000002312207a790_0 .net *"_ivl_8", 0 0, L_000002312207a0b0;  1 drivers
v000002312207a1f0_0 .net "alu_selA", 1 0, L_000002312207a330;  1 drivers
v000002312207a8d0_0 .net "alu_selB", 1 0, L_000002312207bcd0;  1 drivers
v0000023122079ed0_0 .net "clk", 0 0, L_0000023121fb9590;  1 drivers
v000002312207b230_0 .var "cycles_consumed", 31 0;
v000002312207b730_0 .net "exhaz", 0 0, L_0000023121fb8bf0;  1 drivers
v00000231220796b0_0 .net "exhaz2", 0 0, L_0000023121fb90c0;  1 drivers
v000002312207ae70_0 .net "hlt", 0 0, v000002312206b980_0;  1 drivers
v000002312207b2d0_0 .net "idhaz", 0 0, L_0000023121fb8870;  1 drivers
v0000023122079610_0 .net "idhaz2", 0 0, L_0000023121fba1d0;  1 drivers
v000002312207ac90_0 .net "if_id_write", 0 0, v0000023122056010_0;  1 drivers
v000002312207afb0_0 .net "input_clk", 0 0, v0000023122079d90_0;  1 drivers
v0000023122079cf0_0 .net "is_branch_and_taken", 0 0, L_0000023122085e80;  1 drivers
v000002312207b050_0 .net "memhaz", 0 0, L_0000023121fb9de0;  1 drivers
v000002312207b0f0_0 .net "memhaz2", 0 0, L_0000023121fb9130;  1 drivers
v000002312207b5f0_0 .net "pc_src", 2 0, L_000002312207d7b0;  1 drivers
v000002312207b7d0_0 .net "pc_write", 0 0, v0000023122055ed0_0;  1 drivers
v0000023122079e30_0 .net "rst", 0 0, v0000023122079f70_0;  1 drivers
v0000023122079110_0 .net "store_rs2_forward", 1 0, L_000002312207d0d0;  1 drivers
v00000231220791b0_0 .net "wdata_to_reg_file", 31 0, L_000002312209d250;  1 drivers
E_0000023121fda730/0 .event negedge, v0000023122054170_0;
E_0000023121fda730/1 .event posedge, v0000023122041540_0;
E_0000023121fda730 .event/or E_0000023121fda730/0, E_0000023121fda730/1;
L_000002312207a010 .cmp/eq 5, v0000023122050560_0, v000002312204f480_0;
L_000002312207a0b0 .cmp/eq 5, v00000231220410e0_0, v000002312204f480_0;
L_000002312207a290 .cmp/eq 5, v000002312206b7a0_0, v000002312204f480_0;
L_000002312207a3d0 .cmp/eq 5, v0000023122050560_0, v000002312204f840_0;
L_000002312207a510 .cmp/eq 5, v00000231220410e0_0, v000002312204f840_0;
L_000002312207a650 .cmp/eq 5, v000002312206b7a0_0, v000002312204f840_0;
L_000002312207e6b0 .concat [ 5 27 0 0], v000002312206e9a0_0, L_00000231220a0c58;
L_00000231220805f0 .cmp/ne 32, L_000002312207e6b0, L_00000231220a0ca0;
L_00000231220f2470 .concat [ 5 27 0 0], v0000023122050560_0, L_00000231220a0d30;
L_00000231220f1610 .cmp/ne 32, L_00000231220f2470, L_00000231220a0d78;
S_0000023121d2d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000023121fb98a0 .functor NOT 1, L_0000023121fb8bf0, C4<0>, C4<0>, C4<0>;
L_0000023121fb9910 .functor AND 1, L_0000023121fb9de0, L_0000023121fb98a0, C4<1>, C4<1>;
L_0000023121fb9600 .functor OR 1, L_0000023121fb8870, L_0000023121fb9910, C4<0>, C4<0>;
L_0000023121fb8b10 .functor OR 1, L_0000023121fb8870, L_0000023121fb8bf0, C4<0>, C4<0>;
v0000023121fd6f60_0 .net *"_ivl_12", 0 0, L_0000023121fb8b10;  1 drivers
v0000023121fd7460_0 .net *"_ivl_2", 0 0, L_0000023121fb98a0;  1 drivers
v0000023121fd70a0_0 .net *"_ivl_5", 0 0, L_0000023121fb9910;  1 drivers
v0000023121fd7a00_0 .net *"_ivl_7", 0 0, L_0000023121fb9600;  1 drivers
v0000023121fd7dc0_0 .net "alu_selA", 1 0, L_000002312207a330;  alias, 1 drivers
v0000023121fd7b40_0 .net "exhaz", 0 0, L_0000023121fb8bf0;  alias, 1 drivers
v0000023121fd6ce0_0 .net "idhaz", 0 0, L_0000023121fb8870;  alias, 1 drivers
v0000023121fd7aa0_0 .net "memhaz", 0 0, L_0000023121fb9de0;  alias, 1 drivers
L_000002312207a330 .concat8 [ 1 1 0 0], L_0000023121fb9600, L_0000023121fb8b10;
S_0000023121d2d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000023121fb9a60 .functor NOT 1, L_0000023121fb90c0, C4<0>, C4<0>, C4<0>;
L_0000023121fb8cd0 .functor AND 1, L_0000023121fb9130, L_0000023121fb9a60, C4<1>, C4<1>;
L_0000023121fb96e0 .functor OR 1, L_0000023121fba1d0, L_0000023121fb8cd0, C4<0>, C4<0>;
L_0000023121fb9ad0 .functor NOT 1, v000002312204f340_0, C4<0>, C4<0>, C4<0>;
L_0000023121fb8790 .functor AND 1, L_0000023121fb96e0, L_0000023121fb9ad0, C4<1>, C4<1>;
L_0000023121fb88e0 .functor OR 1, L_0000023121fba1d0, L_0000023121fb90c0, C4<0>, C4<0>;
L_0000023121fb89c0 .functor NOT 1, v000002312204f340_0, C4<0>, C4<0>, C4<0>;
L_0000023121fb8b80 .functor AND 1, L_0000023121fb88e0, L_0000023121fb89c0, C4<1>, C4<1>;
v0000023121fd8180_0 .net "EX1_is_oper2_immed", 0 0, v000002312204f340_0;  alias, 1 drivers
v0000023121fd75a0_0 .net *"_ivl_11", 0 0, L_0000023121fb8790;  1 drivers
v0000023121fd66a0_0 .net *"_ivl_16", 0 0, L_0000023121fb88e0;  1 drivers
v0000023121fd7c80_0 .net *"_ivl_17", 0 0, L_0000023121fb89c0;  1 drivers
v0000023121fd76e0_0 .net *"_ivl_2", 0 0, L_0000023121fb9a60;  1 drivers
v0000023121fd7140_0 .net *"_ivl_20", 0 0, L_0000023121fb8b80;  1 drivers
v0000023121fd6920_0 .net *"_ivl_5", 0 0, L_0000023121fb8cd0;  1 drivers
v0000023121fd71e0_0 .net *"_ivl_7", 0 0, L_0000023121fb96e0;  1 drivers
v0000023121fd69c0_0 .net *"_ivl_8", 0 0, L_0000023121fb9ad0;  1 drivers
v0000023121fd7e60_0 .net "alu_selB", 1 0, L_000002312207bcd0;  alias, 1 drivers
v0000023121fd8540_0 .net "exhaz", 0 0, L_0000023121fb90c0;  alias, 1 drivers
v0000023121fd6a60_0 .net "idhaz", 0 0, L_0000023121fba1d0;  alias, 1 drivers
v0000023121fd78c0_0 .net "memhaz", 0 0, L_0000023121fb9130;  alias, 1 drivers
L_000002312207bcd0 .concat8 [ 1 1 0 0], L_0000023121fb8790, L_0000023121fb8b80;
S_0000023121d269c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000023121fba400 .functor NOT 1, L_0000023121fb90c0, C4<0>, C4<0>, C4<0>;
L_0000023121fba2b0 .functor AND 1, L_0000023121fb9130, L_0000023121fba400, C4<1>, C4<1>;
L_0000023121fba240 .functor OR 1, L_0000023121fba1d0, L_0000023121fba2b0, C4<0>, C4<0>;
L_0000023121fba470 .functor OR 1, L_0000023121fba1d0, L_0000023121fb90c0, C4<0>, C4<0>;
v0000023121fd6740_0 .net *"_ivl_12", 0 0, L_0000023121fba470;  1 drivers
v0000023121fd7960_0 .net *"_ivl_2", 0 0, L_0000023121fba400;  1 drivers
v0000023121fd6ba0_0 .net *"_ivl_5", 0 0, L_0000023121fba2b0;  1 drivers
v0000023121fd7320_0 .net *"_ivl_7", 0 0, L_0000023121fba240;  1 drivers
v0000023121fd6d80_0 .net "exhaz", 0 0, L_0000023121fb90c0;  alias, 1 drivers
v0000023121fd73c0_0 .net "idhaz", 0 0, L_0000023121fba1d0;  alias, 1 drivers
v0000023121f62d50_0 .net "memhaz", 0 0, L_0000023121fb9130;  alias, 1 drivers
v0000023121f63a70_0 .net "store_rs2_forward", 1 0, L_000002312207d0d0;  alias, 1 drivers
L_000002312207d0d0 .concat8 [ 1 1 0 0], L_0000023121fba240, L_0000023121fba470;
S_0000023121d26b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000023121f62fd0_0 .net "EX_ALU_OUT", 31 0, L_000002312207f0b0;  alias, 1 drivers
v0000023121f63c50_0 .net "EX_memread", 0 0, v0000023122051000_0;  alias, 1 drivers
v0000023121f3e910_0 .net "EX_memwrite", 0 0, v00000231220506a0_0;  alias, 1 drivers
v0000023121f3ee10_0 .net "EX_opcode", 11 0, v0000023122051280_0;  alias, 1 drivers
v0000023122041220_0 .net "EX_rd_ind", 4 0, v0000023122050560_0;  alias, 1 drivers
v0000023122040e60_0 .net "EX_rd_indzero", 0 0, L_00000231220f1610;  1 drivers
v0000023122040320_0 .net "EX_regwrite", 0 0, v0000023122050880_0;  alias, 1 drivers
v0000023122040a00_0 .net "EX_rs2_out", 31 0, v0000023122051500_0;  alias, 1 drivers
v0000023122041040_0 .var "MEM_ALU_OUT", 31 0;
v00000231220406e0_0 .var "MEM_memread", 0 0;
v0000023122041720_0 .var "MEM_memwrite", 0 0;
v0000023122040820_0 .var "MEM_opcode", 11 0;
v00000231220410e0_0 .var "MEM_rd_ind", 4 0;
v0000023122041180_0 .var "MEM_rd_indzero", 0 0;
v0000023122040aa0_0 .var "MEM_regwrite", 0 0;
v0000023122040b40_0 .var "MEM_rs2", 31 0;
v00000231220412c0_0 .net "clk", 0 0, L_000002312209cf40;  1 drivers
v0000023122041540_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
E_0000023121fd9d70 .event posedge, v0000023122041540_0, v00000231220412c0_0;
S_0000023121e09aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000023121df1490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023121df14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023121df1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023121df1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023121df1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023121df15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023121df15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023121df1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023121df1650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023121df1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023121df16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023121df16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023121df1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023121df1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023121df17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023121df17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023121df1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023121df1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023121df1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023121df18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023121df18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023121df1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023121df1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023121df1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023121df19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002312209b810 .functor XOR 1, L_000002312209b960, v0000023122050740_0, C4<0>, C4<0>;
L_000002312209b9d0 .functor NOT 1, L_000002312209b810, C4<0>, C4<0>, C4<0>;
L_000002312209d020 .functor OR 1, v0000023122079f70_0, L_000002312209b9d0, C4<0>, C4<0>;
L_000002312209d100 .functor NOT 1, L_000002312209d020, C4<0>, C4<0>, C4<0>;
v0000023122042990_0 .net "ALU_OP", 3 0, v00000231220427b0_0;  1 drivers
v0000023122044510_0 .net "BranchDecision", 0 0, L_000002312209b960;  1 drivers
v0000023122045190_0 .net "CF", 0 0, v0000023122044150_0;  1 drivers
v0000023122045050_0 .net "EX_opcode", 11 0, v0000023122051280_0;  alias, 1 drivers
v0000023122044bf0_0 .net "Wrong_prediction", 0 0, L_000002312209d100;  alias, 1 drivers
v00000231220459b0_0 .net "ZF", 0 0, L_000002312209bc00;  1 drivers
L_00000231220a0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023122044970_0 .net/2u *"_ivl_0", 31 0, L_00000231220a0ce8;  1 drivers
v0000023122045910_0 .net *"_ivl_11", 0 0, L_000002312209d020;  1 drivers
v00000231220448d0_0 .net *"_ivl_2", 31 0, L_000002312207ef70;  1 drivers
v0000023122044330_0 .net *"_ivl_6", 0 0, L_000002312209b810;  1 drivers
v0000023122045230_0 .net *"_ivl_8", 0 0, L_000002312209b9d0;  1 drivers
v00000231220443d0_0 .net "alu_out", 31 0, L_000002312207f0b0;  alias, 1 drivers
v00000231220452d0_0 .net "alu_outw", 31 0, v00000231220423f0_0;  1 drivers
v00000231220457d0_0 .net "is_beq", 0 0, v00000231220504c0_0;  alias, 1 drivers
v0000023122044790_0 .net "is_bne", 0 0, v00000231220507e0_0;  alias, 1 drivers
v0000023122045370_0 .net "is_jal", 0 0, v0000023122050ce0_0;  alias, 1 drivers
v0000023122045410_0 .net "oper1", 31 0, v00000231220509c0_0;  alias, 1 drivers
v0000023122044830_0 .net "oper2", 31 0, v0000023122050c40_0;  alias, 1 drivers
v00000231220454b0_0 .net "pc", 31 0, v00000231220501a0_0;  alias, 1 drivers
v00000231220450f0_0 .net "predicted", 0 0, v0000023122050740_0;  alias, 1 drivers
v0000023122045550_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
L_000002312207ef70 .arith/sum 32, v00000231220501a0_0, L_00000231220a0ce8;
L_000002312207f0b0 .functor MUXZ 32, v00000231220423f0_0, L_000002312207ef70, v0000023122050ce0_0, C4<>;
S_0000023121e09c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000023121e09aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002312209cae0 .functor AND 1, v00000231220504c0_0, L_000002312209b6c0, C4<1>, C4<1>;
L_000002312209cb50 .functor NOT 1, L_000002312209b6c0, C4<0>, C4<0>, C4<0>;
L_000002312209b730 .functor AND 1, v00000231220507e0_0, L_000002312209cb50, C4<1>, C4<1>;
L_000002312209b960 .functor OR 1, L_000002312209cae0, L_000002312209b730, C4<0>, C4<0>;
v0000023122044290_0 .net "BranchDecision", 0 0, L_000002312209b960;  alias, 1 drivers
v0000023122042530_0 .net *"_ivl_2", 0 0, L_000002312209cb50;  1 drivers
v0000023122042170_0 .net "is_beq", 0 0, v00000231220504c0_0;  alias, 1 drivers
v0000023122043bb0_0 .net "is_beq_taken", 0 0, L_000002312209cae0;  1 drivers
v0000023122043890_0 .net "is_bne", 0 0, v00000231220507e0_0;  alias, 1 drivers
v00000231220428f0_0 .net "is_bne_taken", 0 0, L_000002312209b730;  1 drivers
v0000023122043a70_0 .net "is_eq", 0 0, L_000002312209b6c0;  1 drivers
v00000231220440b0_0 .net "oper1", 31 0, v00000231220509c0_0;  alias, 1 drivers
v0000023122043c50_0 .net "oper2", 31 0, v0000023122050c40_0;  alias, 1 drivers
S_0000023121e50140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000023121e09c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002312209cd80 .functor XOR 1, L_0000023122080870, L_0000023122080cd0, C4<0>, C4<0>;
L_000002312209ced0 .functor XOR 1, L_0000023122080d70, L_0000023122080910, C4<0>, C4<0>;
L_000002312209c450 .functor XOR 1, L_0000023122080e10, L_0000023122080b90, C4<0>, C4<0>;
L_000002312209c530 .functor XOR 1, L_0000023122080eb0, L_0000023122080f50, C4<0>, C4<0>;
L_000002312209cbc0 .functor XOR 1, L_00000231220809b0, L_0000023122080a50, C4<0>, C4<0>;
L_000002312209c6f0 .functor XOR 1, L_0000023122080af0, L_0000023122080c30, C4<0>, C4<0>;
L_000002312209ba40 .functor XOR 1, L_00000231220f6430, L_00000231220f69d0, C4<0>, C4<0>;
L_000002312209c7d0 .functor XOR 1, L_00000231220f70b0, L_00000231220f5670, C4<0>, C4<0>;
L_000002312209cc30 .functor XOR 1, L_00000231220f6610, L_00000231220f6250, C4<0>, C4<0>;
L_000002312209b340 .functor XOR 1, L_00000231220f5fd0, L_00000231220f5990, C4<0>, C4<0>;
L_000002312209b3b0 .functor XOR 1, L_00000231220f5030, L_00000231220f6390, C4<0>, C4<0>;
L_000002312209bea0 .functor XOR 1, L_00000231220f53f0, L_00000231220f6930, C4<0>, C4<0>;
L_000002312209c920 .functor XOR 1, L_00000231220f5d50, L_00000231220f7150, C4<0>, C4<0>;
L_000002312209b490 .functor XOR 1, L_00000231220f6d90, L_00000231220f6bb0, C4<0>, C4<0>;
L_000002312209b500 .functor XOR 1, L_00000231220f6a70, L_00000231220f6b10, C4<0>, C4<0>;
L_000002312209ca00 .functor XOR 1, L_00000231220f6c50, L_00000231220f66b0, C4<0>, C4<0>;
L_000002312209bb20 .functor XOR 1, L_00000231220f6750, L_00000231220f5b70, C4<0>, C4<0>;
L_000002312209bf10 .functor XOR 1, L_00000231220f6e30, L_00000231220f67f0, C4<0>, C4<0>;
L_000002312209bf80 .functor XOR 1, L_00000231220f5cb0, L_00000231220f7010, C4<0>, C4<0>;
L_000002312209c5a0 .functor XOR 1, L_00000231220f6890, L_00000231220f5490, C4<0>, C4<0>;
L_000002312209c060 .functor XOR 1, L_00000231220f6ed0, L_00000231220f5350, C4<0>, C4<0>;
L_000002312209c370 .functor XOR 1, L_00000231220f62f0, L_00000231220f71f0, C4<0>, C4<0>;
L_000002312209c290 .functor XOR 1, L_00000231220f64d0, L_00000231220f75b0, C4<0>, C4<0>;
L_000002312209bff0 .functor XOR 1, L_00000231220f5c10, L_00000231220f5df0, C4<0>, C4<0>;
L_000002312209bb90 .functor XOR 1, L_00000231220f6f70, L_00000231220f5170, C4<0>, C4<0>;
L_000002312209c3e0 .functor XOR 1, L_00000231220f5210, L_00000231220f6cf0, C4<0>, C4<0>;
L_000002312209c4c0 .functor XOR 1, L_00000231220f7650, L_00000231220f50d0, C4<0>, C4<0>;
L_000002312209c760 .functor XOR 1, L_00000231220f7290, L_00000231220f5e90, C4<0>, C4<0>;
L_000002312209b570 .functor XOR 1, L_00000231220f7330, L_00000231220f6070, C4<0>, C4<0>;
L_000002312209ca70 .functor XOR 1, L_00000231220f73d0, L_00000231220f7470, C4<0>, C4<0>;
L_000002312209b5e0 .functor XOR 1, L_00000231220f7510, L_00000231220f76f0, C4<0>, C4<0>;
L_000002312209b650 .functor XOR 1, L_00000231220f52b0, L_00000231220f5710, C4<0>, C4<0>;
L_000002312209b6c0/0/0 .functor OR 1, L_00000231220f5530, L_00000231220f55d0, L_00000231220f57b0, L_00000231220f5f30;
L_000002312209b6c0/0/4 .functor OR 1, L_00000231220f5850, L_00000231220f58f0, L_00000231220f5a30, L_00000231220f5ad0;
L_000002312209b6c0/0/8 .functor OR 1, L_00000231220f6110, L_00000231220f61b0, L_00000231220f6570, L_00000231220f7dd0;
L_000002312209b6c0/0/12 .functor OR 1, L_00000231220f7bf0, L_00000231220f7e70, L_00000231220f7ab0, L_00000231220f7d30;
L_000002312209b6c0/0/16 .functor OR 1, L_00000231220f7a10, L_00000231220f7c90, L_00000231220f78d0, L_00000231220f7b50;
L_000002312209b6c0/0/20 .functor OR 1, L_00000231220f7790, L_00000231220f7830, L_00000231220f7970, L_00000231220f0850;
L_000002312209b6c0/0/24 .functor OR 1, L_00000231220f1930, L_00000231220f0670, L_00000231220f0a30, L_00000231220f0df0;
L_000002312209b6c0/0/28 .functor OR 1, L_00000231220f1a70, L_00000231220f0c10, L_00000231220f1b10, L_00000231220f0710;
L_000002312209b6c0/1/0 .functor OR 1, L_000002312209b6c0/0/0, L_000002312209b6c0/0/4, L_000002312209b6c0/0/8, L_000002312209b6c0/0/12;
L_000002312209b6c0/1/4 .functor OR 1, L_000002312209b6c0/0/16, L_000002312209b6c0/0/20, L_000002312209b6c0/0/24, L_000002312209b6c0/0/28;
L_000002312209b6c0 .functor NOR 1, L_000002312209b6c0/1/0, L_000002312209b6c0/1/4, C4<0>, C4<0>;
v0000023122040be0_0 .net *"_ivl_0", 0 0, L_000002312209cd80;  1 drivers
v0000023122041400_0 .net *"_ivl_101", 0 0, L_00000231220f5b70;  1 drivers
v00000231220403c0_0 .net *"_ivl_102", 0 0, L_000002312209bf10;  1 drivers
v00000231220405a0_0 .net *"_ivl_105", 0 0, L_00000231220f6e30;  1 drivers
v0000023122040fa0_0 .net *"_ivl_107", 0 0, L_00000231220f67f0;  1 drivers
v0000023122041680_0 .net *"_ivl_108", 0 0, L_000002312209bf80;  1 drivers
v00000231220414a0_0 .net *"_ivl_11", 0 0, L_0000023122080910;  1 drivers
v0000023122041900_0 .net *"_ivl_111", 0 0, L_00000231220f5cb0;  1 drivers
v0000023122040640_0 .net *"_ivl_113", 0 0, L_00000231220f7010;  1 drivers
v0000023122040780_0 .net *"_ivl_114", 0 0, L_000002312209c5a0;  1 drivers
v0000023122040c80_0 .net *"_ivl_117", 0 0, L_00000231220f6890;  1 drivers
v00000231220408c0_0 .net *"_ivl_119", 0 0, L_00000231220f5490;  1 drivers
v00000231220417c0_0 .net *"_ivl_12", 0 0, L_000002312209c450;  1 drivers
v0000023122040dc0_0 .net *"_ivl_120", 0 0, L_000002312209c060;  1 drivers
v00000231220415e0_0 .net *"_ivl_123", 0 0, L_00000231220f6ed0;  1 drivers
v0000023122041860_0 .net *"_ivl_125", 0 0, L_00000231220f5350;  1 drivers
v00000231220419a0_0 .net *"_ivl_126", 0 0, L_000002312209c370;  1 drivers
v0000023122040460_0 .net *"_ivl_129", 0 0, L_00000231220f62f0;  1 drivers
v0000023122040500_0 .net *"_ivl_131", 0 0, L_00000231220f71f0;  1 drivers
v0000023122040960_0 .net *"_ivl_132", 0 0, L_000002312209c290;  1 drivers
v0000023122040d20_0 .net *"_ivl_135", 0 0, L_00000231220f64d0;  1 drivers
v0000023122040f00_0 .net *"_ivl_137", 0 0, L_00000231220f75b0;  1 drivers
v000002312203f4c0_0 .net *"_ivl_138", 0 0, L_000002312209bff0;  1 drivers
v000002312203e020_0 .net *"_ivl_141", 0 0, L_00000231220f5c10;  1 drivers
v000002312203dd00_0 .net *"_ivl_143", 0 0, L_00000231220f5df0;  1 drivers
v000002312203e660_0 .net *"_ivl_144", 0 0, L_000002312209bb90;  1 drivers
v000002312203dda0_0 .net *"_ivl_147", 0 0, L_00000231220f6f70;  1 drivers
v000002312203e700_0 .net *"_ivl_149", 0 0, L_00000231220f5170;  1 drivers
v000002312203f1a0_0 .net *"_ivl_15", 0 0, L_0000023122080e10;  1 drivers
v000002312203f560_0 .net *"_ivl_150", 0 0, L_000002312209c3e0;  1 drivers
v000002312203f880_0 .net *"_ivl_153", 0 0, L_00000231220f5210;  1 drivers
v00000231220400a0_0 .net *"_ivl_155", 0 0, L_00000231220f6cf0;  1 drivers
v000002312203fc40_0 .net *"_ivl_156", 0 0, L_000002312209c4c0;  1 drivers
v000002312203e200_0 .net *"_ivl_159", 0 0, L_00000231220f7650;  1 drivers
v000002312203fe20_0 .net *"_ivl_161", 0 0, L_00000231220f50d0;  1 drivers
v000002312203fce0_0 .net *"_ivl_162", 0 0, L_000002312209c760;  1 drivers
v000002312203ff60_0 .net *"_ivl_165", 0 0, L_00000231220f7290;  1 drivers
v000002312203ede0_0 .net *"_ivl_167", 0 0, L_00000231220f5e90;  1 drivers
v0000023122040140_0 .net *"_ivl_168", 0 0, L_000002312209b570;  1 drivers
v000002312203de40_0 .net *"_ivl_17", 0 0, L_0000023122080b90;  1 drivers
v000002312203eb60_0 .net *"_ivl_171", 0 0, L_00000231220f7330;  1 drivers
v000002312203e520_0 .net *"_ivl_173", 0 0, L_00000231220f6070;  1 drivers
v000002312203db20_0 .net *"_ivl_174", 0 0, L_000002312209ca70;  1 drivers
v000002312203f420_0 .net *"_ivl_177", 0 0, L_00000231220f73d0;  1 drivers
v000002312203f600_0 .net *"_ivl_179", 0 0, L_00000231220f7470;  1 drivers
v000002312203e340_0 .net *"_ivl_18", 0 0, L_000002312209c530;  1 drivers
v000002312203f920_0 .net *"_ivl_180", 0 0, L_000002312209b5e0;  1 drivers
v000002312203ef20_0 .net *"_ivl_183", 0 0, L_00000231220f7510;  1 drivers
v000002312203f380_0 .net *"_ivl_185", 0 0, L_00000231220f76f0;  1 drivers
v000002312203fa60_0 .net *"_ivl_186", 0 0, L_000002312209b650;  1 drivers
v000002312203e480_0 .net *"_ivl_190", 0 0, L_00000231220f52b0;  1 drivers
v000002312203f6a0_0 .net *"_ivl_192", 0 0, L_00000231220f5710;  1 drivers
v000002312203efc0_0 .net *"_ivl_194", 0 0, L_00000231220f5530;  1 drivers
v000002312203f740_0 .net *"_ivl_196", 0 0, L_00000231220f55d0;  1 drivers
v000002312203f060_0 .net *"_ivl_198", 0 0, L_00000231220f57b0;  1 drivers
v0000023122040000_0 .net *"_ivl_200", 0 0, L_00000231220f5f30;  1 drivers
v000002312203fb00_0 .net *"_ivl_202", 0 0, L_00000231220f5850;  1 drivers
v000002312203e2a0_0 .net *"_ivl_204", 0 0, L_00000231220f58f0;  1 drivers
v000002312203f100_0 .net *"_ivl_206", 0 0, L_00000231220f5a30;  1 drivers
v000002312203f2e0_0 .net *"_ivl_208", 0 0, L_00000231220f5ad0;  1 drivers
v000002312203f9c0_0 .net *"_ivl_21", 0 0, L_0000023122080eb0;  1 drivers
v00000231220401e0_0 .net *"_ivl_210", 0 0, L_00000231220f6110;  1 drivers
v000002312203e160_0 .net *"_ivl_212", 0 0, L_00000231220f61b0;  1 drivers
v000002312203f240_0 .net *"_ivl_214", 0 0, L_00000231220f6570;  1 drivers
v000002312203fba0_0 .net *"_ivl_216", 0 0, L_00000231220f7dd0;  1 drivers
v000002312203f7e0_0 .net *"_ivl_218", 0 0, L_00000231220f7bf0;  1 drivers
v000002312203dee0_0 .net *"_ivl_220", 0 0, L_00000231220f7e70;  1 drivers
v000002312203fd80_0 .net *"_ivl_222", 0 0, L_00000231220f7ab0;  1 drivers
v000002312203fec0_0 .net *"_ivl_224", 0 0, L_00000231220f7d30;  1 drivers
v000002312203e5c0_0 .net *"_ivl_226", 0 0, L_00000231220f7a10;  1 drivers
v0000023122040280_0 .net *"_ivl_228", 0 0, L_00000231220f7c90;  1 drivers
v000002312203dbc0_0 .net *"_ivl_23", 0 0, L_0000023122080f50;  1 drivers
v000002312203eac0_0 .net *"_ivl_230", 0 0, L_00000231220f78d0;  1 drivers
v000002312203dc60_0 .net *"_ivl_232", 0 0, L_00000231220f7b50;  1 drivers
v000002312203e3e0_0 .net *"_ivl_234", 0 0, L_00000231220f7790;  1 drivers
v000002312203df80_0 .net *"_ivl_236", 0 0, L_00000231220f7830;  1 drivers
v000002312203e0c0_0 .net *"_ivl_238", 0 0, L_00000231220f7970;  1 drivers
v000002312203e7a0_0 .net *"_ivl_24", 0 0, L_000002312209cbc0;  1 drivers
v000002312203e840_0 .net *"_ivl_240", 0 0, L_00000231220f0850;  1 drivers
v000002312203e8e0_0 .net *"_ivl_242", 0 0, L_00000231220f1930;  1 drivers
v000002312203eca0_0 .net *"_ivl_244", 0 0, L_00000231220f0670;  1 drivers
v000002312203ea20_0 .net *"_ivl_246", 0 0, L_00000231220f0a30;  1 drivers
v000002312203e980_0 .net *"_ivl_248", 0 0, L_00000231220f0df0;  1 drivers
v000002312203ec00_0 .net *"_ivl_250", 0 0, L_00000231220f1a70;  1 drivers
v000002312203ed40_0 .net *"_ivl_252", 0 0, L_00000231220f0c10;  1 drivers
v000002312203ee80_0 .net *"_ivl_254", 0 0, L_00000231220f1b10;  1 drivers
v0000023121f62350_0 .net *"_ivl_256", 0 0, L_00000231220f0710;  1 drivers
v00000231220431b0_0 .net *"_ivl_27", 0 0, L_00000231220809b0;  1 drivers
v0000023122042fd0_0 .net *"_ivl_29", 0 0, L_0000023122080a50;  1 drivers
v0000023122043ed0_0 .net *"_ivl_3", 0 0, L_0000023122080870;  1 drivers
v0000023122041db0_0 .net *"_ivl_30", 0 0, L_000002312209c6f0;  1 drivers
v0000023122043070_0 .net *"_ivl_33", 0 0, L_0000023122080af0;  1 drivers
v0000023122042490_0 .net *"_ivl_35", 0 0, L_0000023122080c30;  1 drivers
v0000023122041b30_0 .net *"_ivl_36", 0 0, L_000002312209ba40;  1 drivers
v0000023122043250_0 .net *"_ivl_39", 0 0, L_00000231220f6430;  1 drivers
v0000023122042670_0 .net *"_ivl_41", 0 0, L_00000231220f69d0;  1 drivers
v0000023122043430_0 .net *"_ivl_42", 0 0, L_000002312209c7d0;  1 drivers
v0000023122042ad0_0 .net *"_ivl_45", 0 0, L_00000231220f70b0;  1 drivers
v0000023122043610_0 .net *"_ivl_47", 0 0, L_00000231220f5670;  1 drivers
v0000023122041e50_0 .net *"_ivl_48", 0 0, L_000002312209cc30;  1 drivers
v0000023122042a30_0 .net *"_ivl_5", 0 0, L_0000023122080cd0;  1 drivers
v0000023122042b70_0 .net *"_ivl_51", 0 0, L_00000231220f6610;  1 drivers
v0000023122041bd0_0 .net *"_ivl_53", 0 0, L_00000231220f6250;  1 drivers
v0000023122043b10_0 .net *"_ivl_54", 0 0, L_000002312209b340;  1 drivers
v0000023122042e90_0 .net *"_ivl_57", 0 0, L_00000231220f5fd0;  1 drivers
v0000023122041c70_0 .net *"_ivl_59", 0 0, L_00000231220f5990;  1 drivers
v00000231220434d0_0 .net *"_ivl_6", 0 0, L_000002312209ced0;  1 drivers
v0000023122042f30_0 .net *"_ivl_60", 0 0, L_000002312209b3b0;  1 drivers
v0000023122041f90_0 .net *"_ivl_63", 0 0, L_00000231220f5030;  1 drivers
v0000023122041ef0_0 .net *"_ivl_65", 0 0, L_00000231220f6390;  1 drivers
v0000023122041d10_0 .net *"_ivl_66", 0 0, L_000002312209bea0;  1 drivers
v0000023122043f70_0 .net *"_ivl_69", 0 0, L_00000231220f53f0;  1 drivers
v0000023122042030_0 .net *"_ivl_71", 0 0, L_00000231220f6930;  1 drivers
v00000231220425d0_0 .net *"_ivl_72", 0 0, L_000002312209c920;  1 drivers
v0000023122042c10_0 .net *"_ivl_75", 0 0, L_00000231220f5d50;  1 drivers
v0000023122044010_0 .net *"_ivl_77", 0 0, L_00000231220f7150;  1 drivers
v00000231220422b0_0 .net *"_ivl_78", 0 0, L_000002312209b490;  1 drivers
v0000023122043110_0 .net *"_ivl_81", 0 0, L_00000231220f6d90;  1 drivers
v0000023122043930_0 .net *"_ivl_83", 0 0, L_00000231220f6bb0;  1 drivers
v0000023122042cb0_0 .net *"_ivl_84", 0 0, L_000002312209b500;  1 drivers
v00000231220436b0_0 .net *"_ivl_87", 0 0, L_00000231220f6a70;  1 drivers
v00000231220439d0_0 .net *"_ivl_89", 0 0, L_00000231220f6b10;  1 drivers
v0000023122043570_0 .net *"_ivl_9", 0 0, L_0000023122080d70;  1 drivers
v0000023122043e30_0 .net *"_ivl_90", 0 0, L_000002312209ca00;  1 drivers
v0000023122042210_0 .net *"_ivl_93", 0 0, L_00000231220f6c50;  1 drivers
v00000231220432f0_0 .net *"_ivl_95", 0 0, L_00000231220f66b0;  1 drivers
v00000231220420d0_0 .net *"_ivl_96", 0 0, L_000002312209bb20;  1 drivers
v0000023122042d50_0 .net *"_ivl_99", 0 0, L_00000231220f6750;  1 drivers
v0000023122043d90_0 .net "a", 31 0, v00000231220509c0_0;  alias, 1 drivers
v0000023122043390_0 .net "b", 31 0, v0000023122050c40_0;  alias, 1 drivers
v0000023122043750_0 .net "out", 0 0, L_000002312209b6c0;  alias, 1 drivers
v00000231220437f0_0 .net "temp", 31 0, L_00000231220f4f90;  1 drivers
L_0000023122080870 .part v00000231220509c0_0, 0, 1;
L_0000023122080cd0 .part v0000023122050c40_0, 0, 1;
L_0000023122080d70 .part v00000231220509c0_0, 1, 1;
L_0000023122080910 .part v0000023122050c40_0, 1, 1;
L_0000023122080e10 .part v00000231220509c0_0, 2, 1;
L_0000023122080b90 .part v0000023122050c40_0, 2, 1;
L_0000023122080eb0 .part v00000231220509c0_0, 3, 1;
L_0000023122080f50 .part v0000023122050c40_0, 3, 1;
L_00000231220809b0 .part v00000231220509c0_0, 4, 1;
L_0000023122080a50 .part v0000023122050c40_0, 4, 1;
L_0000023122080af0 .part v00000231220509c0_0, 5, 1;
L_0000023122080c30 .part v0000023122050c40_0, 5, 1;
L_00000231220f6430 .part v00000231220509c0_0, 6, 1;
L_00000231220f69d0 .part v0000023122050c40_0, 6, 1;
L_00000231220f70b0 .part v00000231220509c0_0, 7, 1;
L_00000231220f5670 .part v0000023122050c40_0, 7, 1;
L_00000231220f6610 .part v00000231220509c0_0, 8, 1;
L_00000231220f6250 .part v0000023122050c40_0, 8, 1;
L_00000231220f5fd0 .part v00000231220509c0_0, 9, 1;
L_00000231220f5990 .part v0000023122050c40_0, 9, 1;
L_00000231220f5030 .part v00000231220509c0_0, 10, 1;
L_00000231220f6390 .part v0000023122050c40_0, 10, 1;
L_00000231220f53f0 .part v00000231220509c0_0, 11, 1;
L_00000231220f6930 .part v0000023122050c40_0, 11, 1;
L_00000231220f5d50 .part v00000231220509c0_0, 12, 1;
L_00000231220f7150 .part v0000023122050c40_0, 12, 1;
L_00000231220f6d90 .part v00000231220509c0_0, 13, 1;
L_00000231220f6bb0 .part v0000023122050c40_0, 13, 1;
L_00000231220f6a70 .part v00000231220509c0_0, 14, 1;
L_00000231220f6b10 .part v0000023122050c40_0, 14, 1;
L_00000231220f6c50 .part v00000231220509c0_0, 15, 1;
L_00000231220f66b0 .part v0000023122050c40_0, 15, 1;
L_00000231220f6750 .part v00000231220509c0_0, 16, 1;
L_00000231220f5b70 .part v0000023122050c40_0, 16, 1;
L_00000231220f6e30 .part v00000231220509c0_0, 17, 1;
L_00000231220f67f0 .part v0000023122050c40_0, 17, 1;
L_00000231220f5cb0 .part v00000231220509c0_0, 18, 1;
L_00000231220f7010 .part v0000023122050c40_0, 18, 1;
L_00000231220f6890 .part v00000231220509c0_0, 19, 1;
L_00000231220f5490 .part v0000023122050c40_0, 19, 1;
L_00000231220f6ed0 .part v00000231220509c0_0, 20, 1;
L_00000231220f5350 .part v0000023122050c40_0, 20, 1;
L_00000231220f62f0 .part v00000231220509c0_0, 21, 1;
L_00000231220f71f0 .part v0000023122050c40_0, 21, 1;
L_00000231220f64d0 .part v00000231220509c0_0, 22, 1;
L_00000231220f75b0 .part v0000023122050c40_0, 22, 1;
L_00000231220f5c10 .part v00000231220509c0_0, 23, 1;
L_00000231220f5df0 .part v0000023122050c40_0, 23, 1;
L_00000231220f6f70 .part v00000231220509c0_0, 24, 1;
L_00000231220f5170 .part v0000023122050c40_0, 24, 1;
L_00000231220f5210 .part v00000231220509c0_0, 25, 1;
L_00000231220f6cf0 .part v0000023122050c40_0, 25, 1;
L_00000231220f7650 .part v00000231220509c0_0, 26, 1;
L_00000231220f50d0 .part v0000023122050c40_0, 26, 1;
L_00000231220f7290 .part v00000231220509c0_0, 27, 1;
L_00000231220f5e90 .part v0000023122050c40_0, 27, 1;
L_00000231220f7330 .part v00000231220509c0_0, 28, 1;
L_00000231220f6070 .part v0000023122050c40_0, 28, 1;
L_00000231220f73d0 .part v00000231220509c0_0, 29, 1;
L_00000231220f7470 .part v0000023122050c40_0, 29, 1;
L_00000231220f7510 .part v00000231220509c0_0, 30, 1;
L_00000231220f76f0 .part v0000023122050c40_0, 30, 1;
LS_00000231220f4f90_0_0 .concat8 [ 1 1 1 1], L_000002312209cd80, L_000002312209ced0, L_000002312209c450, L_000002312209c530;
LS_00000231220f4f90_0_4 .concat8 [ 1 1 1 1], L_000002312209cbc0, L_000002312209c6f0, L_000002312209ba40, L_000002312209c7d0;
LS_00000231220f4f90_0_8 .concat8 [ 1 1 1 1], L_000002312209cc30, L_000002312209b340, L_000002312209b3b0, L_000002312209bea0;
LS_00000231220f4f90_0_12 .concat8 [ 1 1 1 1], L_000002312209c920, L_000002312209b490, L_000002312209b500, L_000002312209ca00;
LS_00000231220f4f90_0_16 .concat8 [ 1 1 1 1], L_000002312209bb20, L_000002312209bf10, L_000002312209bf80, L_000002312209c5a0;
LS_00000231220f4f90_0_20 .concat8 [ 1 1 1 1], L_000002312209c060, L_000002312209c370, L_000002312209c290, L_000002312209bff0;
LS_00000231220f4f90_0_24 .concat8 [ 1 1 1 1], L_000002312209bb90, L_000002312209c3e0, L_000002312209c4c0, L_000002312209c760;
LS_00000231220f4f90_0_28 .concat8 [ 1 1 1 1], L_000002312209b570, L_000002312209ca70, L_000002312209b5e0, L_000002312209b650;
LS_00000231220f4f90_1_0 .concat8 [ 4 4 4 4], LS_00000231220f4f90_0_0, LS_00000231220f4f90_0_4, LS_00000231220f4f90_0_8, LS_00000231220f4f90_0_12;
LS_00000231220f4f90_1_4 .concat8 [ 4 4 4 4], LS_00000231220f4f90_0_16, LS_00000231220f4f90_0_20, LS_00000231220f4f90_0_24, LS_00000231220f4f90_0_28;
L_00000231220f4f90 .concat8 [ 16 16 0 0], LS_00000231220f4f90_1_0, LS_00000231220f4f90_1_4;
L_00000231220f52b0 .part v00000231220509c0_0, 31, 1;
L_00000231220f5710 .part v0000023122050c40_0, 31, 1;
L_00000231220f5530 .part L_00000231220f4f90, 0, 1;
L_00000231220f55d0 .part L_00000231220f4f90, 1, 1;
L_00000231220f57b0 .part L_00000231220f4f90, 2, 1;
L_00000231220f5f30 .part L_00000231220f4f90, 3, 1;
L_00000231220f5850 .part L_00000231220f4f90, 4, 1;
L_00000231220f58f0 .part L_00000231220f4f90, 5, 1;
L_00000231220f5a30 .part L_00000231220f4f90, 6, 1;
L_00000231220f5ad0 .part L_00000231220f4f90, 7, 1;
L_00000231220f6110 .part L_00000231220f4f90, 8, 1;
L_00000231220f61b0 .part L_00000231220f4f90, 9, 1;
L_00000231220f6570 .part L_00000231220f4f90, 10, 1;
L_00000231220f7dd0 .part L_00000231220f4f90, 11, 1;
L_00000231220f7bf0 .part L_00000231220f4f90, 12, 1;
L_00000231220f7e70 .part L_00000231220f4f90, 13, 1;
L_00000231220f7ab0 .part L_00000231220f4f90, 14, 1;
L_00000231220f7d30 .part L_00000231220f4f90, 15, 1;
L_00000231220f7a10 .part L_00000231220f4f90, 16, 1;
L_00000231220f7c90 .part L_00000231220f4f90, 17, 1;
L_00000231220f78d0 .part L_00000231220f4f90, 18, 1;
L_00000231220f7b50 .part L_00000231220f4f90, 19, 1;
L_00000231220f7790 .part L_00000231220f4f90, 20, 1;
L_00000231220f7830 .part L_00000231220f4f90, 21, 1;
L_00000231220f7970 .part L_00000231220f4f90, 22, 1;
L_00000231220f0850 .part L_00000231220f4f90, 23, 1;
L_00000231220f1930 .part L_00000231220f4f90, 24, 1;
L_00000231220f0670 .part L_00000231220f4f90, 25, 1;
L_00000231220f0a30 .part L_00000231220f4f90, 26, 1;
L_00000231220f0df0 .part L_00000231220f4f90, 27, 1;
L_00000231220f1a70 .part L_00000231220f4f90, 28, 1;
L_00000231220f0c10 .part L_00000231220f4f90, 29, 1;
L_00000231220f1b10 .part L_00000231220f4f90, 30, 1;
L_00000231220f0710 .part L_00000231220f4f90, 31, 1;
S_0000023121e502d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000023121e09aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000023121fda2f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002312209bc00 .functor NOT 1, L_000002312207ecf0, C4<0>, C4<0>, C4<0>;
v0000023122042710_0 .net "A", 31 0, v00000231220509c0_0;  alias, 1 drivers
v0000023122042350_0 .net "ALUOP", 3 0, v00000231220427b0_0;  alias, 1 drivers
v0000023122043cf0_0 .net "B", 31 0, v0000023122050c40_0;  alias, 1 drivers
v0000023122044150_0 .var "CF", 0 0;
v00000231220441f0_0 .net "ZF", 0 0, L_000002312209bc00;  alias, 1 drivers
v0000023122042df0_0 .net *"_ivl_1", 0 0, L_000002312207ecf0;  1 drivers
v00000231220423f0_0 .var "res", 31 0;
E_0000023121fd9eb0 .event anyedge, v0000023122042350_0, v0000023122043d90_0, v0000023122043390_0, v0000023122044150_0;
L_000002312207ecf0 .reduce/or v00000231220423f0_0;
S_0000023121e4d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000023121e09aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000231220462f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023122046328 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023122046360 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023122046398 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000231220463d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023122046408 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023122046440 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023122046478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000231220464b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000231220464e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023122046520 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023122046558 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023122046590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000231220465c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023122046600 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023122046638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023122046670 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000231220466a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000231220466e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023122046718 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023122046750 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023122046788 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000231220467c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000231220467f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023122046830 .param/l "xori" 0 9 12, C4<001110000000>;
v00000231220427b0_0 .var "ALU_OP", 3 0;
v0000023122042850_0 .net "opcode", 11 0, v0000023122051280_0;  alias, 1 drivers
E_0000023121fda370 .event anyedge, v0000023121f3ee10_0;
S_0000023121e4da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002312204d900_0 .net "EX1_forward_to_B", 31 0, v000002312204fa20_0;  alias, 1 drivers
v000002312204dae0_0 .net "EX_PFC", 31 0, v000002312204dfe0_0;  alias, 1 drivers
v000002312204e760_0 .net "EX_PFC_to_IF", 31 0, L_000002312207ebb0;  alias, 1 drivers
v000002312204e300_0 .net "alu_selA", 1 0, L_000002312207a330;  alias, 1 drivers
v000002312204df40_0 .net "alu_selB", 1 0, L_000002312207bcd0;  alias, 1 drivers
v000002312204f2a0_0 .net "ex_haz", 31 0, v0000023122041040_0;  alias, 1 drivers
v000002312204fde0_0 .net "id_haz", 31 0, L_000002312207f0b0;  alias, 1 drivers
v000002312204dcc0_0 .net "is_jr", 0 0, v000002312204da40_0;  alias, 1 drivers
v000002312204e260_0 .net "mem_haz", 31 0, L_000002312209d250;  alias, 1 drivers
v000002312204d9a0_0 .net "oper1", 31 0, L_00000231220867b0;  alias, 1 drivers
v000002312204f020_0 .net "oper2", 31 0, L_000002312209bdc0;  alias, 1 drivers
v000002312204e440_0 .net "pc", 31 0, v000002312204fca0_0;  alias, 1 drivers
v000002312204f200_0 .net "rs1", 31 0, v000002312204e800_0;  alias, 1 drivers
v000002312204e8a0_0 .net "rs2_in", 31 0, v000002312204f160_0;  alias, 1 drivers
v000002312204f3e0_0 .net "rs2_out", 31 0, L_000002312209c0d0;  alias, 1 drivers
v000002312204db80_0 .net "store_rs2_forward", 1 0, L_000002312207d0d0;  alias, 1 drivers
L_000002312207ebb0 .functor MUXZ 32, v000002312204dfe0_0, L_00000231220867b0, v000002312204da40_0, C4<>;
S_0000023121e08200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000023121e4da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000023121fda570 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000023122086200 .functor NOT 1, L_000002312207eed0, C4<0>, C4<0>, C4<0>;
L_0000023122085a20 .functor NOT 1, L_000002312207fc90, C4<0>, C4<0>, C4<0>;
L_0000023122085d30 .functor NOT 1, L_000002312207f290, C4<0>, C4<0>, C4<0>;
L_0000023122085da0 .functor NOT 1, L_000002312207e430, C4<0>, C4<0>, C4<0>;
L_0000023122085e10 .functor AND 32, L_0000023122086270, v000002312204e800_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023122085ef0 .functor AND 32, L_0000023122085cc0, L_000002312209d250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000231220864a0 .functor OR 32, L_0000023122085e10, L_0000023122085ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023122086580 .functor AND 32, L_0000023122086350, v0000023122041040_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000231220865f0 .functor OR 32, L_00000231220864a0, L_0000023122086580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023122086660 .functor AND 32, L_0000023122086510, L_000002312207f0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000231220867b0 .functor OR 32, L_00000231220865f0, L_0000023122086660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023122044470_0 .net *"_ivl_1", 0 0, L_000002312207eed0;  1 drivers
v0000023122044d30_0 .net *"_ivl_13", 0 0, L_000002312207f290;  1 drivers
v0000023122044e70_0 .net *"_ivl_14", 0 0, L_0000023122085d30;  1 drivers
v0000023122044f10_0 .net *"_ivl_19", 0 0, L_000002312207e250;  1 drivers
v0000023122044fb0_0 .net *"_ivl_2", 0 0, L_0000023122086200;  1 drivers
v0000023122049d20_0 .net *"_ivl_23", 0 0, L_000002312207f510;  1 drivers
v0000023122048b00_0 .net *"_ivl_27", 0 0, L_000002312207e430;  1 drivers
v00000231220496e0_0 .net *"_ivl_28", 0 0, L_0000023122085da0;  1 drivers
v000002312204a040_0 .net *"_ivl_33", 0 0, L_000002312207fdd0;  1 drivers
v0000023122048560_0 .net *"_ivl_37", 0 0, L_000002312207f650;  1 drivers
v0000023122047980_0 .net *"_ivl_40", 31 0, L_0000023122085e10;  1 drivers
v0000023122049960_0 .net *"_ivl_42", 31 0, L_0000023122085ef0;  1 drivers
v0000023122049140_0 .net *"_ivl_44", 31 0, L_00000231220864a0;  1 drivers
v0000023122049460_0 .net *"_ivl_46", 31 0, L_0000023122086580;  1 drivers
v0000023122047a20_0 .net *"_ivl_48", 31 0, L_00000231220865f0;  1 drivers
v0000023122047e80_0 .net *"_ivl_50", 31 0, L_0000023122086660;  1 drivers
v0000023122049dc0_0 .net *"_ivl_7", 0 0, L_000002312207fc90;  1 drivers
v0000023122049780_0 .net *"_ivl_8", 0 0, L_0000023122085a20;  1 drivers
v0000023122049f00_0 .net "ina", 31 0, v000002312204e800_0;  alias, 1 drivers
v0000023122047f20_0 .net "inb", 31 0, L_000002312209d250;  alias, 1 drivers
v0000023122049000_0 .net "inc", 31 0, v0000023122041040_0;  alias, 1 drivers
v0000023122049820_0 .net "ind", 31 0, L_000002312207f0b0;  alias, 1 drivers
v00000231220490a0_0 .net "out", 31 0, L_00000231220867b0;  alias, 1 drivers
v0000023122047c00_0 .net "s0", 31 0, L_0000023122086270;  1 drivers
v0000023122048e20_0 .net "s1", 31 0, L_0000023122085cc0;  1 drivers
v00000231220493c0_0 .net "s2", 31 0, L_0000023122086350;  1 drivers
v00000231220482e0_0 .net "s3", 31 0, L_0000023122086510;  1 drivers
v0000023122049aa0_0 .net "sel", 1 0, L_000002312207a330;  alias, 1 drivers
L_000002312207eed0 .part L_000002312207a330, 1, 1;
LS_000002312207e7f0_0_0 .concat [ 1 1 1 1], L_0000023122086200, L_0000023122086200, L_0000023122086200, L_0000023122086200;
LS_000002312207e7f0_0_4 .concat [ 1 1 1 1], L_0000023122086200, L_0000023122086200, L_0000023122086200, L_0000023122086200;
LS_000002312207e7f0_0_8 .concat [ 1 1 1 1], L_0000023122086200, L_0000023122086200, L_0000023122086200, L_0000023122086200;
LS_000002312207e7f0_0_12 .concat [ 1 1 1 1], L_0000023122086200, L_0000023122086200, L_0000023122086200, L_0000023122086200;
LS_000002312207e7f0_0_16 .concat [ 1 1 1 1], L_0000023122086200, L_0000023122086200, L_0000023122086200, L_0000023122086200;
LS_000002312207e7f0_0_20 .concat [ 1 1 1 1], L_0000023122086200, L_0000023122086200, L_0000023122086200, L_0000023122086200;
LS_000002312207e7f0_0_24 .concat [ 1 1 1 1], L_0000023122086200, L_0000023122086200, L_0000023122086200, L_0000023122086200;
LS_000002312207e7f0_0_28 .concat [ 1 1 1 1], L_0000023122086200, L_0000023122086200, L_0000023122086200, L_0000023122086200;
LS_000002312207e7f0_1_0 .concat [ 4 4 4 4], LS_000002312207e7f0_0_0, LS_000002312207e7f0_0_4, LS_000002312207e7f0_0_8, LS_000002312207e7f0_0_12;
LS_000002312207e7f0_1_4 .concat [ 4 4 4 4], LS_000002312207e7f0_0_16, LS_000002312207e7f0_0_20, LS_000002312207e7f0_0_24, LS_000002312207e7f0_0_28;
L_000002312207e7f0 .concat [ 16 16 0 0], LS_000002312207e7f0_1_0, LS_000002312207e7f0_1_4;
L_000002312207fc90 .part L_000002312207a330, 0, 1;
LS_000002312207fd30_0_0 .concat [ 1 1 1 1], L_0000023122085a20, L_0000023122085a20, L_0000023122085a20, L_0000023122085a20;
LS_000002312207fd30_0_4 .concat [ 1 1 1 1], L_0000023122085a20, L_0000023122085a20, L_0000023122085a20, L_0000023122085a20;
LS_000002312207fd30_0_8 .concat [ 1 1 1 1], L_0000023122085a20, L_0000023122085a20, L_0000023122085a20, L_0000023122085a20;
LS_000002312207fd30_0_12 .concat [ 1 1 1 1], L_0000023122085a20, L_0000023122085a20, L_0000023122085a20, L_0000023122085a20;
LS_000002312207fd30_0_16 .concat [ 1 1 1 1], L_0000023122085a20, L_0000023122085a20, L_0000023122085a20, L_0000023122085a20;
LS_000002312207fd30_0_20 .concat [ 1 1 1 1], L_0000023122085a20, L_0000023122085a20, L_0000023122085a20, L_0000023122085a20;
LS_000002312207fd30_0_24 .concat [ 1 1 1 1], L_0000023122085a20, L_0000023122085a20, L_0000023122085a20, L_0000023122085a20;
LS_000002312207fd30_0_28 .concat [ 1 1 1 1], L_0000023122085a20, L_0000023122085a20, L_0000023122085a20, L_0000023122085a20;
LS_000002312207fd30_1_0 .concat [ 4 4 4 4], LS_000002312207fd30_0_0, LS_000002312207fd30_0_4, LS_000002312207fd30_0_8, LS_000002312207fd30_0_12;
LS_000002312207fd30_1_4 .concat [ 4 4 4 4], LS_000002312207fd30_0_16, LS_000002312207fd30_0_20, LS_000002312207fd30_0_24, LS_000002312207fd30_0_28;
L_000002312207fd30 .concat [ 16 16 0 0], LS_000002312207fd30_1_0, LS_000002312207fd30_1_4;
L_000002312207f290 .part L_000002312207a330, 1, 1;
LS_000002312207ea70_0_0 .concat [ 1 1 1 1], L_0000023122085d30, L_0000023122085d30, L_0000023122085d30, L_0000023122085d30;
LS_000002312207ea70_0_4 .concat [ 1 1 1 1], L_0000023122085d30, L_0000023122085d30, L_0000023122085d30, L_0000023122085d30;
LS_000002312207ea70_0_8 .concat [ 1 1 1 1], L_0000023122085d30, L_0000023122085d30, L_0000023122085d30, L_0000023122085d30;
LS_000002312207ea70_0_12 .concat [ 1 1 1 1], L_0000023122085d30, L_0000023122085d30, L_0000023122085d30, L_0000023122085d30;
LS_000002312207ea70_0_16 .concat [ 1 1 1 1], L_0000023122085d30, L_0000023122085d30, L_0000023122085d30, L_0000023122085d30;
LS_000002312207ea70_0_20 .concat [ 1 1 1 1], L_0000023122085d30, L_0000023122085d30, L_0000023122085d30, L_0000023122085d30;
LS_000002312207ea70_0_24 .concat [ 1 1 1 1], L_0000023122085d30, L_0000023122085d30, L_0000023122085d30, L_0000023122085d30;
LS_000002312207ea70_0_28 .concat [ 1 1 1 1], L_0000023122085d30, L_0000023122085d30, L_0000023122085d30, L_0000023122085d30;
LS_000002312207ea70_1_0 .concat [ 4 4 4 4], LS_000002312207ea70_0_0, LS_000002312207ea70_0_4, LS_000002312207ea70_0_8, LS_000002312207ea70_0_12;
LS_000002312207ea70_1_4 .concat [ 4 4 4 4], LS_000002312207ea70_0_16, LS_000002312207ea70_0_20, LS_000002312207ea70_0_24, LS_000002312207ea70_0_28;
L_000002312207ea70 .concat [ 16 16 0 0], LS_000002312207ea70_1_0, LS_000002312207ea70_1_4;
L_000002312207e250 .part L_000002312207a330, 0, 1;
LS_0000023122080550_0_0 .concat [ 1 1 1 1], L_000002312207e250, L_000002312207e250, L_000002312207e250, L_000002312207e250;
LS_0000023122080550_0_4 .concat [ 1 1 1 1], L_000002312207e250, L_000002312207e250, L_000002312207e250, L_000002312207e250;
LS_0000023122080550_0_8 .concat [ 1 1 1 1], L_000002312207e250, L_000002312207e250, L_000002312207e250, L_000002312207e250;
LS_0000023122080550_0_12 .concat [ 1 1 1 1], L_000002312207e250, L_000002312207e250, L_000002312207e250, L_000002312207e250;
LS_0000023122080550_0_16 .concat [ 1 1 1 1], L_000002312207e250, L_000002312207e250, L_000002312207e250, L_000002312207e250;
LS_0000023122080550_0_20 .concat [ 1 1 1 1], L_000002312207e250, L_000002312207e250, L_000002312207e250, L_000002312207e250;
LS_0000023122080550_0_24 .concat [ 1 1 1 1], L_000002312207e250, L_000002312207e250, L_000002312207e250, L_000002312207e250;
LS_0000023122080550_0_28 .concat [ 1 1 1 1], L_000002312207e250, L_000002312207e250, L_000002312207e250, L_000002312207e250;
LS_0000023122080550_1_0 .concat [ 4 4 4 4], LS_0000023122080550_0_0, LS_0000023122080550_0_4, LS_0000023122080550_0_8, LS_0000023122080550_0_12;
LS_0000023122080550_1_4 .concat [ 4 4 4 4], LS_0000023122080550_0_16, LS_0000023122080550_0_20, LS_0000023122080550_0_24, LS_0000023122080550_0_28;
L_0000023122080550 .concat [ 16 16 0 0], LS_0000023122080550_1_0, LS_0000023122080550_1_4;
L_000002312207f510 .part L_000002312207a330, 1, 1;
LS_0000023122080410_0_0 .concat [ 1 1 1 1], L_000002312207f510, L_000002312207f510, L_000002312207f510, L_000002312207f510;
LS_0000023122080410_0_4 .concat [ 1 1 1 1], L_000002312207f510, L_000002312207f510, L_000002312207f510, L_000002312207f510;
LS_0000023122080410_0_8 .concat [ 1 1 1 1], L_000002312207f510, L_000002312207f510, L_000002312207f510, L_000002312207f510;
LS_0000023122080410_0_12 .concat [ 1 1 1 1], L_000002312207f510, L_000002312207f510, L_000002312207f510, L_000002312207f510;
LS_0000023122080410_0_16 .concat [ 1 1 1 1], L_000002312207f510, L_000002312207f510, L_000002312207f510, L_000002312207f510;
LS_0000023122080410_0_20 .concat [ 1 1 1 1], L_000002312207f510, L_000002312207f510, L_000002312207f510, L_000002312207f510;
LS_0000023122080410_0_24 .concat [ 1 1 1 1], L_000002312207f510, L_000002312207f510, L_000002312207f510, L_000002312207f510;
LS_0000023122080410_0_28 .concat [ 1 1 1 1], L_000002312207f510, L_000002312207f510, L_000002312207f510, L_000002312207f510;
LS_0000023122080410_1_0 .concat [ 4 4 4 4], LS_0000023122080410_0_0, LS_0000023122080410_0_4, LS_0000023122080410_0_8, LS_0000023122080410_0_12;
LS_0000023122080410_1_4 .concat [ 4 4 4 4], LS_0000023122080410_0_16, LS_0000023122080410_0_20, LS_0000023122080410_0_24, LS_0000023122080410_0_28;
L_0000023122080410 .concat [ 16 16 0 0], LS_0000023122080410_1_0, LS_0000023122080410_1_4;
L_000002312207e430 .part L_000002312207a330, 0, 1;
LS_000002312207f790_0_0 .concat [ 1 1 1 1], L_0000023122085da0, L_0000023122085da0, L_0000023122085da0, L_0000023122085da0;
LS_000002312207f790_0_4 .concat [ 1 1 1 1], L_0000023122085da0, L_0000023122085da0, L_0000023122085da0, L_0000023122085da0;
LS_000002312207f790_0_8 .concat [ 1 1 1 1], L_0000023122085da0, L_0000023122085da0, L_0000023122085da0, L_0000023122085da0;
LS_000002312207f790_0_12 .concat [ 1 1 1 1], L_0000023122085da0, L_0000023122085da0, L_0000023122085da0, L_0000023122085da0;
LS_000002312207f790_0_16 .concat [ 1 1 1 1], L_0000023122085da0, L_0000023122085da0, L_0000023122085da0, L_0000023122085da0;
LS_000002312207f790_0_20 .concat [ 1 1 1 1], L_0000023122085da0, L_0000023122085da0, L_0000023122085da0, L_0000023122085da0;
LS_000002312207f790_0_24 .concat [ 1 1 1 1], L_0000023122085da0, L_0000023122085da0, L_0000023122085da0, L_0000023122085da0;
LS_000002312207f790_0_28 .concat [ 1 1 1 1], L_0000023122085da0, L_0000023122085da0, L_0000023122085da0, L_0000023122085da0;
LS_000002312207f790_1_0 .concat [ 4 4 4 4], LS_000002312207f790_0_0, LS_000002312207f790_0_4, LS_000002312207f790_0_8, LS_000002312207f790_0_12;
LS_000002312207f790_1_4 .concat [ 4 4 4 4], LS_000002312207f790_0_16, LS_000002312207f790_0_20, LS_000002312207f790_0_24, LS_000002312207f790_0_28;
L_000002312207f790 .concat [ 16 16 0 0], LS_000002312207f790_1_0, LS_000002312207f790_1_4;
L_000002312207fdd0 .part L_000002312207a330, 1, 1;
LS_000002312207f970_0_0 .concat [ 1 1 1 1], L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0;
LS_000002312207f970_0_4 .concat [ 1 1 1 1], L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0;
LS_000002312207f970_0_8 .concat [ 1 1 1 1], L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0;
LS_000002312207f970_0_12 .concat [ 1 1 1 1], L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0;
LS_000002312207f970_0_16 .concat [ 1 1 1 1], L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0;
LS_000002312207f970_0_20 .concat [ 1 1 1 1], L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0;
LS_000002312207f970_0_24 .concat [ 1 1 1 1], L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0;
LS_000002312207f970_0_28 .concat [ 1 1 1 1], L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0, L_000002312207fdd0;
LS_000002312207f970_1_0 .concat [ 4 4 4 4], LS_000002312207f970_0_0, LS_000002312207f970_0_4, LS_000002312207f970_0_8, LS_000002312207f970_0_12;
LS_000002312207f970_1_4 .concat [ 4 4 4 4], LS_000002312207f970_0_16, LS_000002312207f970_0_20, LS_000002312207f970_0_24, LS_000002312207f970_0_28;
L_000002312207f970 .concat [ 16 16 0 0], LS_000002312207f970_1_0, LS_000002312207f970_1_4;
L_000002312207f650 .part L_000002312207a330, 0, 1;
LS_0000023122080690_0_0 .concat [ 1 1 1 1], L_000002312207f650, L_000002312207f650, L_000002312207f650, L_000002312207f650;
LS_0000023122080690_0_4 .concat [ 1 1 1 1], L_000002312207f650, L_000002312207f650, L_000002312207f650, L_000002312207f650;
LS_0000023122080690_0_8 .concat [ 1 1 1 1], L_000002312207f650, L_000002312207f650, L_000002312207f650, L_000002312207f650;
LS_0000023122080690_0_12 .concat [ 1 1 1 1], L_000002312207f650, L_000002312207f650, L_000002312207f650, L_000002312207f650;
LS_0000023122080690_0_16 .concat [ 1 1 1 1], L_000002312207f650, L_000002312207f650, L_000002312207f650, L_000002312207f650;
LS_0000023122080690_0_20 .concat [ 1 1 1 1], L_000002312207f650, L_000002312207f650, L_000002312207f650, L_000002312207f650;
LS_0000023122080690_0_24 .concat [ 1 1 1 1], L_000002312207f650, L_000002312207f650, L_000002312207f650, L_000002312207f650;
LS_0000023122080690_0_28 .concat [ 1 1 1 1], L_000002312207f650, L_000002312207f650, L_000002312207f650, L_000002312207f650;
LS_0000023122080690_1_0 .concat [ 4 4 4 4], LS_0000023122080690_0_0, LS_0000023122080690_0_4, LS_0000023122080690_0_8, LS_0000023122080690_0_12;
LS_0000023122080690_1_4 .concat [ 4 4 4 4], LS_0000023122080690_0_16, LS_0000023122080690_0_20, LS_0000023122080690_0_24, LS_0000023122080690_0_28;
L_0000023122080690 .concat [ 16 16 0 0], LS_0000023122080690_1_0, LS_0000023122080690_1_4;
S_0000023121e08390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000023121e08200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023122086270 .functor AND 32, L_000002312207e7f0, L_000002312207fd30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023122044ab0_0 .net "in1", 31 0, L_000002312207e7f0;  1 drivers
v00000231220445b0_0 .net "in2", 31 0, L_000002312207fd30;  1 drivers
v0000023122044650_0 .net "out", 31 0, L_0000023122086270;  alias, 1 drivers
S_0000023121e40940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000023121e08200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023122085cc0 .functor AND 32, L_000002312207ea70, L_0000023122080550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023122044dd0_0 .net "in1", 31 0, L_000002312207ea70;  1 drivers
v0000023122044a10_0 .net "in2", 31 0, L_0000023122080550;  1 drivers
v00000231220455f0_0 .net "out", 31 0, L_0000023122085cc0;  alias, 1 drivers
S_0000023121e40ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000023121e08200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023122086350 .functor AND 32, L_0000023122080410, L_000002312207f790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023122045690_0 .net "in1", 31 0, L_0000023122080410;  1 drivers
v0000023122044b50_0 .net "in2", 31 0, L_000002312207f790;  1 drivers
v0000023122044c90_0 .net "out", 31 0, L_0000023122086350;  alias, 1 drivers
S_00000231220468c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000023121e08200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023122086510 .functor AND 32, L_000002312207f970, L_0000023122080690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023122045870_0 .net "in1", 31 0, L_000002312207f970;  1 drivers
v00000231220446f0_0 .net "in2", 31 0, L_0000023122080690;  1 drivers
v0000023122045730_0 .net "out", 31 0, L_0000023122086510;  alias, 1 drivers
S_0000023122046d70 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000023121e4da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000023121fda870 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000023122086820 .functor NOT 1, L_00000231220800f0, C4<0>, C4<0>, C4<0>;
L_0000023122086a50 .functor NOT 1, L_000002312207fab0, C4<0>, C4<0>, C4<0>;
L_0000023122086ac0 .functor NOT 1, L_000002312207ed90, C4<0>, C4<0>, C4<0>;
L_0000023121fb99f0 .functor NOT 1, L_000002312207e610, C4<0>, C4<0>, C4<0>;
L_000002312209c1b0 .functor AND 32, L_00000231220869e0, v000002312204fa20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209bce0 .functor AND 32, L_0000023122086890, L_000002312209d250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209b420 .functor OR 32, L_000002312209c1b0, L_000002312209bce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002312209cca0 .functor AND 32, L_0000023122086ba0, v0000023122041040_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209c840 .functor OR 32, L_000002312209b420, L_000002312209cca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002312209b7a0 .functor AND 32, L_000002312209c140, L_000002312207f0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209bdc0 .functor OR 32, L_000002312209c840, L_000002312209b7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023122047fc0_0 .net *"_ivl_1", 0 0, L_00000231220800f0;  1 drivers
v0000023122049280_0 .net *"_ivl_13", 0 0, L_000002312207ed90;  1 drivers
v0000023122048c40_0 .net *"_ivl_14", 0 0, L_0000023122086ac0;  1 drivers
v0000023122049500_0 .net *"_ivl_19", 0 0, L_000002312207e4d0;  1 drivers
v0000023122048600_0 .net *"_ivl_2", 0 0, L_0000023122086820;  1 drivers
v0000023122048420_0 .net *"_ivl_23", 0 0, L_00000231220804b0;  1 drivers
v0000023122047ca0_0 .net *"_ivl_27", 0 0, L_000002312207e610;  1 drivers
v00000231220484c0_0 .net *"_ivl_28", 0 0, L_0000023121fb99f0;  1 drivers
v0000023122048f60_0 .net *"_ivl_33", 0 0, L_000002312207fe70;  1 drivers
v0000023122047d40_0 .net *"_ivl_37", 0 0, L_00000231220807d0;  1 drivers
v00000231220486a0_0 .net *"_ivl_40", 31 0, L_000002312209c1b0;  1 drivers
v00000231220489c0_0 .net *"_ivl_42", 31 0, L_000002312209bce0;  1 drivers
v0000023122049c80_0 .net *"_ivl_44", 31 0, L_000002312209b420;  1 drivers
v0000023122048060_0 .net *"_ivl_46", 31 0, L_000002312209cca0;  1 drivers
v0000023122048d80_0 .net *"_ivl_48", 31 0, L_000002312209c840;  1 drivers
v00000231220498c0_0 .net *"_ivl_50", 31 0, L_000002312209b7a0;  1 drivers
v0000023122048a60_0 .net *"_ivl_7", 0 0, L_000002312207fab0;  1 drivers
v0000023122049320_0 .net *"_ivl_8", 0 0, L_0000023122086a50;  1 drivers
v0000023122047de0_0 .net "ina", 31 0, v000002312204fa20_0;  alias, 1 drivers
v00000231220487e0_0 .net "inb", 31 0, L_000002312209d250;  alias, 1 drivers
v00000231220481a0_0 .net "inc", 31 0, v0000023122041040_0;  alias, 1 drivers
v0000023122048ba0_0 .net "ind", 31 0, L_000002312207f0b0;  alias, 1 drivers
v0000023122048ce0_0 .net "out", 31 0, L_000002312209bdc0;  alias, 1 drivers
v0000023122048880_0 .net "s0", 31 0, L_00000231220869e0;  1 drivers
v0000023122049be0_0 .net "s1", 31 0, L_0000023122086890;  1 drivers
v0000023122048920_0 .net "s2", 31 0, L_0000023122086ba0;  1 drivers
v00000231220495a0_0 .net "s3", 31 0, L_000002312209c140;  1 drivers
v0000023122049640_0 .net "sel", 1 0, L_000002312207bcd0;  alias, 1 drivers
L_00000231220800f0 .part L_000002312207bcd0, 1, 1;
LS_000002312207f010_0_0 .concat [ 1 1 1 1], L_0000023122086820, L_0000023122086820, L_0000023122086820, L_0000023122086820;
LS_000002312207f010_0_4 .concat [ 1 1 1 1], L_0000023122086820, L_0000023122086820, L_0000023122086820, L_0000023122086820;
LS_000002312207f010_0_8 .concat [ 1 1 1 1], L_0000023122086820, L_0000023122086820, L_0000023122086820, L_0000023122086820;
LS_000002312207f010_0_12 .concat [ 1 1 1 1], L_0000023122086820, L_0000023122086820, L_0000023122086820, L_0000023122086820;
LS_000002312207f010_0_16 .concat [ 1 1 1 1], L_0000023122086820, L_0000023122086820, L_0000023122086820, L_0000023122086820;
LS_000002312207f010_0_20 .concat [ 1 1 1 1], L_0000023122086820, L_0000023122086820, L_0000023122086820, L_0000023122086820;
LS_000002312207f010_0_24 .concat [ 1 1 1 1], L_0000023122086820, L_0000023122086820, L_0000023122086820, L_0000023122086820;
LS_000002312207f010_0_28 .concat [ 1 1 1 1], L_0000023122086820, L_0000023122086820, L_0000023122086820, L_0000023122086820;
LS_000002312207f010_1_0 .concat [ 4 4 4 4], LS_000002312207f010_0_0, LS_000002312207f010_0_4, LS_000002312207f010_0_8, LS_000002312207f010_0_12;
LS_000002312207f010_1_4 .concat [ 4 4 4 4], LS_000002312207f010_0_16, LS_000002312207f010_0_20, LS_000002312207f010_0_24, LS_000002312207f010_0_28;
L_000002312207f010 .concat [ 16 16 0 0], LS_000002312207f010_1_0, LS_000002312207f010_1_4;
L_000002312207fab0 .part L_000002312207bcd0, 0, 1;
LS_000002312207f830_0_0 .concat [ 1 1 1 1], L_0000023122086a50, L_0000023122086a50, L_0000023122086a50, L_0000023122086a50;
LS_000002312207f830_0_4 .concat [ 1 1 1 1], L_0000023122086a50, L_0000023122086a50, L_0000023122086a50, L_0000023122086a50;
LS_000002312207f830_0_8 .concat [ 1 1 1 1], L_0000023122086a50, L_0000023122086a50, L_0000023122086a50, L_0000023122086a50;
LS_000002312207f830_0_12 .concat [ 1 1 1 1], L_0000023122086a50, L_0000023122086a50, L_0000023122086a50, L_0000023122086a50;
LS_000002312207f830_0_16 .concat [ 1 1 1 1], L_0000023122086a50, L_0000023122086a50, L_0000023122086a50, L_0000023122086a50;
LS_000002312207f830_0_20 .concat [ 1 1 1 1], L_0000023122086a50, L_0000023122086a50, L_0000023122086a50, L_0000023122086a50;
LS_000002312207f830_0_24 .concat [ 1 1 1 1], L_0000023122086a50, L_0000023122086a50, L_0000023122086a50, L_0000023122086a50;
LS_000002312207f830_0_28 .concat [ 1 1 1 1], L_0000023122086a50, L_0000023122086a50, L_0000023122086a50, L_0000023122086a50;
LS_000002312207f830_1_0 .concat [ 4 4 4 4], LS_000002312207f830_0_0, LS_000002312207f830_0_4, LS_000002312207f830_0_8, LS_000002312207f830_0_12;
LS_000002312207f830_1_4 .concat [ 4 4 4 4], LS_000002312207f830_0_16, LS_000002312207f830_0_20, LS_000002312207f830_0_24, LS_000002312207f830_0_28;
L_000002312207f830 .concat [ 16 16 0 0], LS_000002312207f830_1_0, LS_000002312207f830_1_4;
L_000002312207ed90 .part L_000002312207bcd0, 1, 1;
LS_000002312207e2f0_0_0 .concat [ 1 1 1 1], L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0;
LS_000002312207e2f0_0_4 .concat [ 1 1 1 1], L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0;
LS_000002312207e2f0_0_8 .concat [ 1 1 1 1], L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0;
LS_000002312207e2f0_0_12 .concat [ 1 1 1 1], L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0;
LS_000002312207e2f0_0_16 .concat [ 1 1 1 1], L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0;
LS_000002312207e2f0_0_20 .concat [ 1 1 1 1], L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0;
LS_000002312207e2f0_0_24 .concat [ 1 1 1 1], L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0;
LS_000002312207e2f0_0_28 .concat [ 1 1 1 1], L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0, L_0000023122086ac0;
LS_000002312207e2f0_1_0 .concat [ 4 4 4 4], LS_000002312207e2f0_0_0, LS_000002312207e2f0_0_4, LS_000002312207e2f0_0_8, LS_000002312207e2f0_0_12;
LS_000002312207e2f0_1_4 .concat [ 4 4 4 4], LS_000002312207e2f0_0_16, LS_000002312207e2f0_0_20, LS_000002312207e2f0_0_24, LS_000002312207e2f0_0_28;
L_000002312207e2f0 .concat [ 16 16 0 0], LS_000002312207e2f0_1_0, LS_000002312207e2f0_1_4;
L_000002312207e4d0 .part L_000002312207bcd0, 0, 1;
LS_000002312207e570_0_0 .concat [ 1 1 1 1], L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0;
LS_000002312207e570_0_4 .concat [ 1 1 1 1], L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0;
LS_000002312207e570_0_8 .concat [ 1 1 1 1], L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0;
LS_000002312207e570_0_12 .concat [ 1 1 1 1], L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0;
LS_000002312207e570_0_16 .concat [ 1 1 1 1], L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0;
LS_000002312207e570_0_20 .concat [ 1 1 1 1], L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0;
LS_000002312207e570_0_24 .concat [ 1 1 1 1], L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0;
LS_000002312207e570_0_28 .concat [ 1 1 1 1], L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0, L_000002312207e4d0;
LS_000002312207e570_1_0 .concat [ 4 4 4 4], LS_000002312207e570_0_0, LS_000002312207e570_0_4, LS_000002312207e570_0_8, LS_000002312207e570_0_12;
LS_000002312207e570_1_4 .concat [ 4 4 4 4], LS_000002312207e570_0_16, LS_000002312207e570_0_20, LS_000002312207e570_0_24, LS_000002312207e570_0_28;
L_000002312207e570 .concat [ 16 16 0 0], LS_000002312207e570_1_0, LS_000002312207e570_1_4;
L_00000231220804b0 .part L_000002312207bcd0, 1, 1;
LS_000002312207f330_0_0 .concat [ 1 1 1 1], L_00000231220804b0, L_00000231220804b0, L_00000231220804b0, L_00000231220804b0;
LS_000002312207f330_0_4 .concat [ 1 1 1 1], L_00000231220804b0, L_00000231220804b0, L_00000231220804b0, L_00000231220804b0;
LS_000002312207f330_0_8 .concat [ 1 1 1 1], L_00000231220804b0, L_00000231220804b0, L_00000231220804b0, L_00000231220804b0;
LS_000002312207f330_0_12 .concat [ 1 1 1 1], L_00000231220804b0, L_00000231220804b0, L_00000231220804b0, L_00000231220804b0;
LS_000002312207f330_0_16 .concat [ 1 1 1 1], L_00000231220804b0, L_00000231220804b0, L_00000231220804b0, L_00000231220804b0;
LS_000002312207f330_0_20 .concat [ 1 1 1 1], L_00000231220804b0, L_00000231220804b0, L_00000231220804b0, L_00000231220804b0;
LS_000002312207f330_0_24 .concat [ 1 1 1 1], L_00000231220804b0, L_00000231220804b0, L_00000231220804b0, L_00000231220804b0;
LS_000002312207f330_0_28 .concat [ 1 1 1 1], L_00000231220804b0, L_00000231220804b0, L_00000231220804b0, L_00000231220804b0;
LS_000002312207f330_1_0 .concat [ 4 4 4 4], LS_000002312207f330_0_0, LS_000002312207f330_0_4, LS_000002312207f330_0_8, LS_000002312207f330_0_12;
LS_000002312207f330_1_4 .concat [ 4 4 4 4], LS_000002312207f330_0_16, LS_000002312207f330_0_20, LS_000002312207f330_0_24, LS_000002312207f330_0_28;
L_000002312207f330 .concat [ 16 16 0 0], LS_000002312207f330_1_0, LS_000002312207f330_1_4;
L_000002312207e610 .part L_000002312207bcd0, 0, 1;
LS_000002312207f150_0_0 .concat [ 1 1 1 1], L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0;
LS_000002312207f150_0_4 .concat [ 1 1 1 1], L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0;
LS_000002312207f150_0_8 .concat [ 1 1 1 1], L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0;
LS_000002312207f150_0_12 .concat [ 1 1 1 1], L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0;
LS_000002312207f150_0_16 .concat [ 1 1 1 1], L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0;
LS_000002312207f150_0_20 .concat [ 1 1 1 1], L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0;
LS_000002312207f150_0_24 .concat [ 1 1 1 1], L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0;
LS_000002312207f150_0_28 .concat [ 1 1 1 1], L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0, L_0000023121fb99f0;
LS_000002312207f150_1_0 .concat [ 4 4 4 4], LS_000002312207f150_0_0, LS_000002312207f150_0_4, LS_000002312207f150_0_8, LS_000002312207f150_0_12;
LS_000002312207f150_1_4 .concat [ 4 4 4 4], LS_000002312207f150_0_16, LS_000002312207f150_0_20, LS_000002312207f150_0_24, LS_000002312207f150_0_28;
L_000002312207f150 .concat [ 16 16 0 0], LS_000002312207f150_1_0, LS_000002312207f150_1_4;
L_000002312207fe70 .part L_000002312207bcd0, 1, 1;
LS_000002312207e750_0_0 .concat [ 1 1 1 1], L_000002312207fe70, L_000002312207fe70, L_000002312207fe70, L_000002312207fe70;
LS_000002312207e750_0_4 .concat [ 1 1 1 1], L_000002312207fe70, L_000002312207fe70, L_000002312207fe70, L_000002312207fe70;
LS_000002312207e750_0_8 .concat [ 1 1 1 1], L_000002312207fe70, L_000002312207fe70, L_000002312207fe70, L_000002312207fe70;
LS_000002312207e750_0_12 .concat [ 1 1 1 1], L_000002312207fe70, L_000002312207fe70, L_000002312207fe70, L_000002312207fe70;
LS_000002312207e750_0_16 .concat [ 1 1 1 1], L_000002312207fe70, L_000002312207fe70, L_000002312207fe70, L_000002312207fe70;
LS_000002312207e750_0_20 .concat [ 1 1 1 1], L_000002312207fe70, L_000002312207fe70, L_000002312207fe70, L_000002312207fe70;
LS_000002312207e750_0_24 .concat [ 1 1 1 1], L_000002312207fe70, L_000002312207fe70, L_000002312207fe70, L_000002312207fe70;
LS_000002312207e750_0_28 .concat [ 1 1 1 1], L_000002312207fe70, L_000002312207fe70, L_000002312207fe70, L_000002312207fe70;
LS_000002312207e750_1_0 .concat [ 4 4 4 4], LS_000002312207e750_0_0, LS_000002312207e750_0_4, LS_000002312207e750_0_8, LS_000002312207e750_0_12;
LS_000002312207e750_1_4 .concat [ 4 4 4 4], LS_000002312207e750_0_16, LS_000002312207e750_0_20, LS_000002312207e750_0_24, LS_000002312207e750_0_28;
L_000002312207e750 .concat [ 16 16 0 0], LS_000002312207e750_1_0, LS_000002312207e750_1_4;
L_00000231220807d0 .part L_000002312207bcd0, 0, 1;
LS_000002312207eb10_0_0 .concat [ 1 1 1 1], L_00000231220807d0, L_00000231220807d0, L_00000231220807d0, L_00000231220807d0;
LS_000002312207eb10_0_4 .concat [ 1 1 1 1], L_00000231220807d0, L_00000231220807d0, L_00000231220807d0, L_00000231220807d0;
LS_000002312207eb10_0_8 .concat [ 1 1 1 1], L_00000231220807d0, L_00000231220807d0, L_00000231220807d0, L_00000231220807d0;
LS_000002312207eb10_0_12 .concat [ 1 1 1 1], L_00000231220807d0, L_00000231220807d0, L_00000231220807d0, L_00000231220807d0;
LS_000002312207eb10_0_16 .concat [ 1 1 1 1], L_00000231220807d0, L_00000231220807d0, L_00000231220807d0, L_00000231220807d0;
LS_000002312207eb10_0_20 .concat [ 1 1 1 1], L_00000231220807d0, L_00000231220807d0, L_00000231220807d0, L_00000231220807d0;
LS_000002312207eb10_0_24 .concat [ 1 1 1 1], L_00000231220807d0, L_00000231220807d0, L_00000231220807d0, L_00000231220807d0;
LS_000002312207eb10_0_28 .concat [ 1 1 1 1], L_00000231220807d0, L_00000231220807d0, L_00000231220807d0, L_00000231220807d0;
LS_000002312207eb10_1_0 .concat [ 4 4 4 4], LS_000002312207eb10_0_0, LS_000002312207eb10_0_4, LS_000002312207eb10_0_8, LS_000002312207eb10_0_12;
LS_000002312207eb10_1_4 .concat [ 4 4 4 4], LS_000002312207eb10_0_16, LS_000002312207eb10_0_20, LS_000002312207eb10_0_24, LS_000002312207eb10_0_28;
L_000002312207eb10 .concat [ 16 16 0 0], LS_000002312207eb10_1_0, LS_000002312207eb10_1_4;
S_00000231220476d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000023122046d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000231220869e0 .functor AND 32, L_000002312207f010, L_000002312207f830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023122048380_0 .net "in1", 31 0, L_000002312207f010;  1 drivers
v0000023122048740_0 .net "in2", 31 0, L_000002312207f830;  1 drivers
v0000023122047ac0_0 .net "out", 31 0, L_00000231220869e0;  alias, 1 drivers
S_0000023122046f00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000023122046d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023122086890 .functor AND 32, L_000002312207e2f0, L_000002312207e570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023122047b60_0 .net "in1", 31 0, L_000002312207e2f0;  1 drivers
v0000023122049e60_0 .net "in2", 31 0, L_000002312207e570;  1 drivers
v00000231220478e0_0 .net "out", 31 0, L_0000023122086890;  alias, 1 drivers
S_0000023122046a50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000023122046d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023122086ba0 .functor AND 32, L_000002312207f330, L_000002312207f150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023122049b40_0 .net "in1", 31 0, L_000002312207f330;  1 drivers
v0000023122049fa0_0 .net "in2", 31 0, L_000002312207f150;  1 drivers
v0000023122048240_0 .net "out", 31 0, L_0000023122086ba0;  alias, 1 drivers
S_00000231220473b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000023122046d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002312209c140 .functor AND 32, L_000002312207e750, L_000002312207eb10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000231220491e0_0 .net "in1", 31 0, L_000002312207e750;  1 drivers
v0000023122048ec0_0 .net "in2", 31 0, L_000002312207eb10;  1 drivers
v0000023122048100_0 .net "out", 31 0, L_000002312209c140;  alias, 1 drivers
S_0000023122047540 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000023121e4da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000023121fd9fb0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002312209c610 .functor NOT 1, L_0000023122080730, C4<0>, C4<0>, C4<0>;
L_000002312209cd10 .functor NOT 1, L_000002312207f470, C4<0>, C4<0>, C4<0>;
L_000002312209bd50 .functor NOT 1, L_000002312207e110, C4<0>, C4<0>, C4<0>;
L_000002312209c220 .functor NOT 1, L_000002312207ffb0, C4<0>, C4<0>, C4<0>;
L_000002312209be30 .functor AND 32, L_000002312209bc70, v000002312204f160_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209bab0 .functor AND 32, L_000002312209cdf0, L_000002312209d250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209c680 .functor OR 32, L_000002312209be30, L_000002312209bab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002312209b880 .functor AND 32, L_000002312209ce60, v0000023122041040_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209c8b0 .functor OR 32, L_000002312209c680, L_000002312209b880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002312209b8f0 .functor AND 32, L_000002312209c300, L_000002312207f0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209c0d0 .functor OR 32, L_000002312209c8b0, L_000002312209b8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002312204b580_0 .net *"_ivl_1", 0 0, L_0000023122080730;  1 drivers
v000002312204b760_0 .net *"_ivl_13", 0 0, L_000002312207e110;  1 drivers
v000002312204af40_0 .net *"_ivl_14", 0 0, L_000002312209bd50;  1 drivers
v000002312204a5e0_0 .net *"_ivl_19", 0 0, L_000002312207e1b0;  1 drivers
v000002312204a2c0_0 .net *"_ivl_2", 0 0, L_000002312209c610;  1 drivers
v000002312204b440_0 .net *"_ivl_23", 0 0, L_000002312207ff10;  1 drivers
v000002312204a360_0 .net *"_ivl_27", 0 0, L_000002312207ffb0;  1 drivers
v000002312204a7c0_0 .net *"_ivl_28", 0 0, L_000002312209c220;  1 drivers
v000002312204b260_0 .net *"_ivl_33", 0 0, L_0000023122080050;  1 drivers
v000002312204ad60_0 .net *"_ivl_37", 0 0, L_000002312207e9d0;  1 drivers
v000002312204aa40_0 .net *"_ivl_40", 31 0, L_000002312209be30;  1 drivers
v000002312204b300_0 .net *"_ivl_42", 31 0, L_000002312209bab0;  1 drivers
v000002312204b3a0_0 .net *"_ivl_44", 31 0, L_000002312209c680;  1 drivers
v000002312204b4e0_0 .net *"_ivl_46", 31 0, L_000002312209b880;  1 drivers
v000002312204afe0_0 .net *"_ivl_48", 31 0, L_000002312209c8b0;  1 drivers
v000002312204ae00_0 .net *"_ivl_50", 31 0, L_000002312209b8f0;  1 drivers
v000002312204aea0_0 .net *"_ivl_7", 0 0, L_000002312207f470;  1 drivers
v000002312204b6c0_0 .net *"_ivl_8", 0 0, L_000002312209cd10;  1 drivers
v000002312204a400_0 .net "ina", 31 0, v000002312204f160_0;  alias, 1 drivers
v000002312204a540_0 .net "inb", 31 0, L_000002312209d250;  alias, 1 drivers
v000002312204a680_0 .net "inc", 31 0, v0000023122041040_0;  alias, 1 drivers
v000002312204a720_0 .net "ind", 31 0, L_000002312207f0b0;  alias, 1 drivers
v000002312204a860_0 .net "out", 31 0, L_000002312209c0d0;  alias, 1 drivers
v000002312204a900_0 .net "s0", 31 0, L_000002312209bc70;  1 drivers
v000002312204a9a0_0 .net "s1", 31 0, L_000002312209cdf0;  1 drivers
v000002312204b080_0 .net "s2", 31 0, L_000002312209ce60;  1 drivers
v0000023122050060_0 .net "s3", 31 0, L_000002312209c300;  1 drivers
v000002312204fac0_0 .net "sel", 1 0, L_000002312207d0d0;  alias, 1 drivers
L_0000023122080730 .part L_000002312207d0d0, 1, 1;
LS_000002312207f3d0_0_0 .concat [ 1 1 1 1], L_000002312209c610, L_000002312209c610, L_000002312209c610, L_000002312209c610;
LS_000002312207f3d0_0_4 .concat [ 1 1 1 1], L_000002312209c610, L_000002312209c610, L_000002312209c610, L_000002312209c610;
LS_000002312207f3d0_0_8 .concat [ 1 1 1 1], L_000002312209c610, L_000002312209c610, L_000002312209c610, L_000002312209c610;
LS_000002312207f3d0_0_12 .concat [ 1 1 1 1], L_000002312209c610, L_000002312209c610, L_000002312209c610, L_000002312209c610;
LS_000002312207f3d0_0_16 .concat [ 1 1 1 1], L_000002312209c610, L_000002312209c610, L_000002312209c610, L_000002312209c610;
LS_000002312207f3d0_0_20 .concat [ 1 1 1 1], L_000002312209c610, L_000002312209c610, L_000002312209c610, L_000002312209c610;
LS_000002312207f3d0_0_24 .concat [ 1 1 1 1], L_000002312209c610, L_000002312209c610, L_000002312209c610, L_000002312209c610;
LS_000002312207f3d0_0_28 .concat [ 1 1 1 1], L_000002312209c610, L_000002312209c610, L_000002312209c610, L_000002312209c610;
LS_000002312207f3d0_1_0 .concat [ 4 4 4 4], LS_000002312207f3d0_0_0, LS_000002312207f3d0_0_4, LS_000002312207f3d0_0_8, LS_000002312207f3d0_0_12;
LS_000002312207f3d0_1_4 .concat [ 4 4 4 4], LS_000002312207f3d0_0_16, LS_000002312207f3d0_0_20, LS_000002312207f3d0_0_24, LS_000002312207f3d0_0_28;
L_000002312207f3d0 .concat [ 16 16 0 0], LS_000002312207f3d0_1_0, LS_000002312207f3d0_1_4;
L_000002312207f470 .part L_000002312207d0d0, 0, 1;
LS_000002312207f5b0_0_0 .concat [ 1 1 1 1], L_000002312209cd10, L_000002312209cd10, L_000002312209cd10, L_000002312209cd10;
LS_000002312207f5b0_0_4 .concat [ 1 1 1 1], L_000002312209cd10, L_000002312209cd10, L_000002312209cd10, L_000002312209cd10;
LS_000002312207f5b0_0_8 .concat [ 1 1 1 1], L_000002312209cd10, L_000002312209cd10, L_000002312209cd10, L_000002312209cd10;
LS_000002312207f5b0_0_12 .concat [ 1 1 1 1], L_000002312209cd10, L_000002312209cd10, L_000002312209cd10, L_000002312209cd10;
LS_000002312207f5b0_0_16 .concat [ 1 1 1 1], L_000002312209cd10, L_000002312209cd10, L_000002312209cd10, L_000002312209cd10;
LS_000002312207f5b0_0_20 .concat [ 1 1 1 1], L_000002312209cd10, L_000002312209cd10, L_000002312209cd10, L_000002312209cd10;
LS_000002312207f5b0_0_24 .concat [ 1 1 1 1], L_000002312209cd10, L_000002312209cd10, L_000002312209cd10, L_000002312209cd10;
LS_000002312207f5b0_0_28 .concat [ 1 1 1 1], L_000002312209cd10, L_000002312209cd10, L_000002312209cd10, L_000002312209cd10;
LS_000002312207f5b0_1_0 .concat [ 4 4 4 4], LS_000002312207f5b0_0_0, LS_000002312207f5b0_0_4, LS_000002312207f5b0_0_8, LS_000002312207f5b0_0_12;
LS_000002312207f5b0_1_4 .concat [ 4 4 4 4], LS_000002312207f5b0_0_16, LS_000002312207f5b0_0_20, LS_000002312207f5b0_0_24, LS_000002312207f5b0_0_28;
L_000002312207f5b0 .concat [ 16 16 0 0], LS_000002312207f5b0_1_0, LS_000002312207f5b0_1_4;
L_000002312207e110 .part L_000002312207d0d0, 1, 1;
LS_000002312207f8d0_0_0 .concat [ 1 1 1 1], L_000002312209bd50, L_000002312209bd50, L_000002312209bd50, L_000002312209bd50;
LS_000002312207f8d0_0_4 .concat [ 1 1 1 1], L_000002312209bd50, L_000002312209bd50, L_000002312209bd50, L_000002312209bd50;
LS_000002312207f8d0_0_8 .concat [ 1 1 1 1], L_000002312209bd50, L_000002312209bd50, L_000002312209bd50, L_000002312209bd50;
LS_000002312207f8d0_0_12 .concat [ 1 1 1 1], L_000002312209bd50, L_000002312209bd50, L_000002312209bd50, L_000002312209bd50;
LS_000002312207f8d0_0_16 .concat [ 1 1 1 1], L_000002312209bd50, L_000002312209bd50, L_000002312209bd50, L_000002312209bd50;
LS_000002312207f8d0_0_20 .concat [ 1 1 1 1], L_000002312209bd50, L_000002312209bd50, L_000002312209bd50, L_000002312209bd50;
LS_000002312207f8d0_0_24 .concat [ 1 1 1 1], L_000002312209bd50, L_000002312209bd50, L_000002312209bd50, L_000002312209bd50;
LS_000002312207f8d0_0_28 .concat [ 1 1 1 1], L_000002312209bd50, L_000002312209bd50, L_000002312209bd50, L_000002312209bd50;
LS_000002312207f8d0_1_0 .concat [ 4 4 4 4], LS_000002312207f8d0_0_0, LS_000002312207f8d0_0_4, LS_000002312207f8d0_0_8, LS_000002312207f8d0_0_12;
LS_000002312207f8d0_1_4 .concat [ 4 4 4 4], LS_000002312207f8d0_0_16, LS_000002312207f8d0_0_20, LS_000002312207f8d0_0_24, LS_000002312207f8d0_0_28;
L_000002312207f8d0 .concat [ 16 16 0 0], LS_000002312207f8d0_1_0, LS_000002312207f8d0_1_4;
L_000002312207e1b0 .part L_000002312207d0d0, 0, 1;
LS_000002312207e890_0_0 .concat [ 1 1 1 1], L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0;
LS_000002312207e890_0_4 .concat [ 1 1 1 1], L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0;
LS_000002312207e890_0_8 .concat [ 1 1 1 1], L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0;
LS_000002312207e890_0_12 .concat [ 1 1 1 1], L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0;
LS_000002312207e890_0_16 .concat [ 1 1 1 1], L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0;
LS_000002312207e890_0_20 .concat [ 1 1 1 1], L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0;
LS_000002312207e890_0_24 .concat [ 1 1 1 1], L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0;
LS_000002312207e890_0_28 .concat [ 1 1 1 1], L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0, L_000002312207e1b0;
LS_000002312207e890_1_0 .concat [ 4 4 4 4], LS_000002312207e890_0_0, LS_000002312207e890_0_4, LS_000002312207e890_0_8, LS_000002312207e890_0_12;
LS_000002312207e890_1_4 .concat [ 4 4 4 4], LS_000002312207e890_0_16, LS_000002312207e890_0_20, LS_000002312207e890_0_24, LS_000002312207e890_0_28;
L_000002312207e890 .concat [ 16 16 0 0], LS_000002312207e890_1_0, LS_000002312207e890_1_4;
L_000002312207ff10 .part L_000002312207d0d0, 1, 1;
LS_000002312207e930_0_0 .concat [ 1 1 1 1], L_000002312207ff10, L_000002312207ff10, L_000002312207ff10, L_000002312207ff10;
LS_000002312207e930_0_4 .concat [ 1 1 1 1], L_000002312207ff10, L_000002312207ff10, L_000002312207ff10, L_000002312207ff10;
LS_000002312207e930_0_8 .concat [ 1 1 1 1], L_000002312207ff10, L_000002312207ff10, L_000002312207ff10, L_000002312207ff10;
LS_000002312207e930_0_12 .concat [ 1 1 1 1], L_000002312207ff10, L_000002312207ff10, L_000002312207ff10, L_000002312207ff10;
LS_000002312207e930_0_16 .concat [ 1 1 1 1], L_000002312207ff10, L_000002312207ff10, L_000002312207ff10, L_000002312207ff10;
LS_000002312207e930_0_20 .concat [ 1 1 1 1], L_000002312207ff10, L_000002312207ff10, L_000002312207ff10, L_000002312207ff10;
LS_000002312207e930_0_24 .concat [ 1 1 1 1], L_000002312207ff10, L_000002312207ff10, L_000002312207ff10, L_000002312207ff10;
LS_000002312207e930_0_28 .concat [ 1 1 1 1], L_000002312207ff10, L_000002312207ff10, L_000002312207ff10, L_000002312207ff10;
LS_000002312207e930_1_0 .concat [ 4 4 4 4], LS_000002312207e930_0_0, LS_000002312207e930_0_4, LS_000002312207e930_0_8, LS_000002312207e930_0_12;
LS_000002312207e930_1_4 .concat [ 4 4 4 4], LS_000002312207e930_0_16, LS_000002312207e930_0_20, LS_000002312207e930_0_24, LS_000002312207e930_0_28;
L_000002312207e930 .concat [ 16 16 0 0], LS_000002312207e930_1_0, LS_000002312207e930_1_4;
L_000002312207ffb0 .part L_000002312207d0d0, 0, 1;
LS_0000023122080230_0_0 .concat [ 1 1 1 1], L_000002312209c220, L_000002312209c220, L_000002312209c220, L_000002312209c220;
LS_0000023122080230_0_4 .concat [ 1 1 1 1], L_000002312209c220, L_000002312209c220, L_000002312209c220, L_000002312209c220;
LS_0000023122080230_0_8 .concat [ 1 1 1 1], L_000002312209c220, L_000002312209c220, L_000002312209c220, L_000002312209c220;
LS_0000023122080230_0_12 .concat [ 1 1 1 1], L_000002312209c220, L_000002312209c220, L_000002312209c220, L_000002312209c220;
LS_0000023122080230_0_16 .concat [ 1 1 1 1], L_000002312209c220, L_000002312209c220, L_000002312209c220, L_000002312209c220;
LS_0000023122080230_0_20 .concat [ 1 1 1 1], L_000002312209c220, L_000002312209c220, L_000002312209c220, L_000002312209c220;
LS_0000023122080230_0_24 .concat [ 1 1 1 1], L_000002312209c220, L_000002312209c220, L_000002312209c220, L_000002312209c220;
LS_0000023122080230_0_28 .concat [ 1 1 1 1], L_000002312209c220, L_000002312209c220, L_000002312209c220, L_000002312209c220;
LS_0000023122080230_1_0 .concat [ 4 4 4 4], LS_0000023122080230_0_0, LS_0000023122080230_0_4, LS_0000023122080230_0_8, LS_0000023122080230_0_12;
LS_0000023122080230_1_4 .concat [ 4 4 4 4], LS_0000023122080230_0_16, LS_0000023122080230_0_20, LS_0000023122080230_0_24, LS_0000023122080230_0_28;
L_0000023122080230 .concat [ 16 16 0 0], LS_0000023122080230_1_0, LS_0000023122080230_1_4;
L_0000023122080050 .part L_000002312207d0d0, 1, 1;
LS_000002312207f1f0_0_0 .concat [ 1 1 1 1], L_0000023122080050, L_0000023122080050, L_0000023122080050, L_0000023122080050;
LS_000002312207f1f0_0_4 .concat [ 1 1 1 1], L_0000023122080050, L_0000023122080050, L_0000023122080050, L_0000023122080050;
LS_000002312207f1f0_0_8 .concat [ 1 1 1 1], L_0000023122080050, L_0000023122080050, L_0000023122080050, L_0000023122080050;
LS_000002312207f1f0_0_12 .concat [ 1 1 1 1], L_0000023122080050, L_0000023122080050, L_0000023122080050, L_0000023122080050;
LS_000002312207f1f0_0_16 .concat [ 1 1 1 1], L_0000023122080050, L_0000023122080050, L_0000023122080050, L_0000023122080050;
LS_000002312207f1f0_0_20 .concat [ 1 1 1 1], L_0000023122080050, L_0000023122080050, L_0000023122080050, L_0000023122080050;
LS_000002312207f1f0_0_24 .concat [ 1 1 1 1], L_0000023122080050, L_0000023122080050, L_0000023122080050, L_0000023122080050;
LS_000002312207f1f0_0_28 .concat [ 1 1 1 1], L_0000023122080050, L_0000023122080050, L_0000023122080050, L_0000023122080050;
LS_000002312207f1f0_1_0 .concat [ 4 4 4 4], LS_000002312207f1f0_0_0, LS_000002312207f1f0_0_4, LS_000002312207f1f0_0_8, LS_000002312207f1f0_0_12;
LS_000002312207f1f0_1_4 .concat [ 4 4 4 4], LS_000002312207f1f0_0_16, LS_000002312207f1f0_0_20, LS_000002312207f1f0_0_24, LS_000002312207f1f0_0_28;
L_000002312207f1f0 .concat [ 16 16 0 0], LS_000002312207f1f0_1_0, LS_000002312207f1f0_1_4;
L_000002312207e9d0 .part L_000002312207d0d0, 0, 1;
LS_00000231220802d0_0_0 .concat [ 1 1 1 1], L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0;
LS_00000231220802d0_0_4 .concat [ 1 1 1 1], L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0;
LS_00000231220802d0_0_8 .concat [ 1 1 1 1], L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0;
LS_00000231220802d0_0_12 .concat [ 1 1 1 1], L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0;
LS_00000231220802d0_0_16 .concat [ 1 1 1 1], L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0;
LS_00000231220802d0_0_20 .concat [ 1 1 1 1], L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0;
LS_00000231220802d0_0_24 .concat [ 1 1 1 1], L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0;
LS_00000231220802d0_0_28 .concat [ 1 1 1 1], L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0, L_000002312207e9d0;
LS_00000231220802d0_1_0 .concat [ 4 4 4 4], LS_00000231220802d0_0_0, LS_00000231220802d0_0_4, LS_00000231220802d0_0_8, LS_00000231220802d0_0_12;
LS_00000231220802d0_1_4 .concat [ 4 4 4 4], LS_00000231220802d0_0_16, LS_00000231220802d0_0_20, LS_00000231220802d0_0_24, LS_00000231220802d0_0_28;
L_00000231220802d0 .concat [ 16 16 0 0], LS_00000231220802d0_1_0, LS_00000231220802d0_1_4;
S_0000023122047090 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000023122047540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002312209bc70 .functor AND 32, L_000002312207f3d0, L_000002312207f5b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023122049a00_0 .net "in1", 31 0, L_000002312207f3d0;  1 drivers
v000002312204ac20_0 .net "in2", 31 0, L_000002312207f5b0;  1 drivers
v000002312204b1c0_0 .net "out", 31 0, L_000002312209bc70;  alias, 1 drivers
S_0000023122046be0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000023122047540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002312209cdf0 .functor AND 32, L_000002312207f8d0, L_000002312207e890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002312204acc0_0 .net "in1", 31 0, L_000002312207f8d0;  1 drivers
v000002312204aae0_0 .net "in2", 31 0, L_000002312207e890;  1 drivers
v000002312204ab80_0 .net "out", 31 0, L_000002312209cdf0;  alias, 1 drivers
S_0000023122047220 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000023122047540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002312209ce60 .functor AND 32, L_000002312207e930, L_0000023122080230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002312204a4a0_0 .net "in1", 31 0, L_000002312207e930;  1 drivers
v000002312204b620_0 .net "in2", 31 0, L_0000023122080230;  1 drivers
v000002312204a180_0 .net "out", 31 0, L_000002312209ce60;  alias, 1 drivers
S_000002312204d370 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000023122047540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002312209c300 .functor AND 32, L_000002312207f1f0, L_00000231220802d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002312204a0e0_0 .net "in1", 31 0, L_000002312207f1f0;  1 drivers
v000002312204a220_0 .net "in2", 31 0, L_00000231220802d0;  1 drivers
v000002312204b120_0 .net "out", 31 0, L_000002312209c300;  alias, 1 drivers
S_000002312204bd90 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000231220518b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000231220518e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023122051920 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023122051958 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023122051990 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000231220519c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023122051a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023122051a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023122051a70 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023122051aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023122051ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023122051b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023122051b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023122051b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023122051bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023122051bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023122051c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023122051c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023122051ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023122051cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023122051d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023122051d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023122051d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023122051db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023122051df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002312204fca0_0 .var "EX1_PC", 31 0;
v000002312204dfe0_0 .var "EX1_PFC", 31 0;
v000002312204fa20_0 .var "EX1_forward_to_B", 31 0;
v000002312204e9e0_0 .var "EX1_is_beq", 0 0;
v000002312204ebc0_0 .var "EX1_is_bne", 0 0;
v000002312204fe80_0 .var "EX1_is_jal", 0 0;
v000002312204da40_0 .var "EX1_is_jr", 0 0;
v000002312204f340_0 .var "EX1_is_oper2_immed", 0 0;
v000002312204e940_0 .var "EX1_memread", 0 0;
v000002312204e3a0_0 .var "EX1_memwrite", 0 0;
v000002312204ea80_0 .var "EX1_opcode", 11 0;
v000002312204ff20_0 .var "EX1_predicted", 0 0;
v000002312204e6c0_0 .var "EX1_rd_ind", 4 0;
v000002312204fc00_0 .var "EX1_rd_indzero", 0 0;
v000002312204ed00_0 .var "EX1_regwrite", 0 0;
v000002312204e800_0 .var "EX1_rs1", 31 0;
v000002312204f480_0 .var "EX1_rs1_ind", 4 0;
v000002312204f160_0 .var "EX1_rs2", 31 0;
v000002312204f840_0 .var "EX1_rs2_ind", 4 0;
v000002312204e4e0_0 .net "FLUSH", 0 0, v00000231220536d0_0;  alias, 1 drivers
v000002312204f520_0 .net "ID_PC", 31 0, v000002312205a110_0;  alias, 1 drivers
v000002312204e580_0 .net "ID_PFC_to_EX", 31 0, L_000002312207c590;  alias, 1 drivers
v000002312204dc20_0 .net "ID_forward_to_B", 31 0, L_000002312207c4f0;  alias, 1 drivers
v000002312204f980_0 .net "ID_is_beq", 0 0, L_000002312207c9f0;  alias, 1 drivers
v000002312204ee40_0 .net "ID_is_bne", 0 0, L_000002312207ca90;  alias, 1 drivers
v000002312204fd40_0 .net "ID_is_jal", 0 0, L_000002312207fbf0;  alias, 1 drivers
v000002312204f5c0_0 .net "ID_is_jr", 0 0, L_000002312207cbd0;  alias, 1 drivers
v000002312204ef80_0 .net "ID_is_oper2_immed", 0 0, L_0000023122086430;  alias, 1 drivers
v000002312204e620_0 .net "ID_memread", 0 0, L_000002312207fa10;  alias, 1 drivers
v000002312204dea0_0 .net "ID_memwrite", 0 0, L_000002312207ec50;  alias, 1 drivers
v000002312204eb20_0 .net "ID_opcode", 11 0, v000002312206e860_0;  alias, 1 drivers
v000002312204ec60_0 .net "ID_predicted", 0 0, v00000231220539f0_0;  alias, 1 drivers
v000002312204f700_0 .net "ID_rd_ind", 4 0, v000002312206e9a0_0;  alias, 1 drivers
v000002312204ffc0_0 .net "ID_rd_indzero", 0 0, L_00000231220805f0;  1 drivers
v000002312204f0c0_0 .net "ID_regwrite", 0 0, L_000002312207f6f0;  alias, 1 drivers
v000002312204f7a0_0 .net "ID_rs1", 31 0, v0000023122059530_0;  alias, 1 drivers
v000002312204eda0_0 .net "ID_rs1_ind", 4 0, v000002312206e4a0_0;  alias, 1 drivers
v000002312204eee0_0 .net "ID_rs2", 31 0, v0000023122057b90_0;  alias, 1 drivers
v000002312204f660_0 .net "ID_rs2_ind", 4 0, v000002312206e2c0_0;  alias, 1 drivers
v000002312204f8e0_0 .net "clk", 0 0, L_0000023122085be0;  1 drivers
v000002312204fb60_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
E_0000023121fda1b0 .event posedge, v0000023122041540_0, v000002312204f8e0_0;
S_000002312204c240 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000023122051e30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023122051e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023122051ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023122051ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023122051f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023122051f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023122051f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023122051fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023122051ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023122052028 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023122052060 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023122052098 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000231220520d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023122052108 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023122052140 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023122052178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000231220521b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000231220521e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023122052220 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023122052258 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023122052290 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000231220522c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023122052300 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023122052338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023122052370 .param/l "xori" 0 9 12, C4<001110000000>;
v000002312204dd60_0 .net "EX1_ALU_OPER1", 31 0, L_00000231220867b0;  alias, 1 drivers
v000002312204de00_0 .net "EX1_ALU_OPER2", 31 0, L_000002312209bdc0;  alias, 1 drivers
v000002312204e080_0 .net "EX1_PC", 31 0, v000002312204fca0_0;  alias, 1 drivers
v000002312204e120_0 .net "EX1_PFC_to_IF", 31 0, L_000002312207ebb0;  alias, 1 drivers
v000002312204e1c0_0 .net "EX1_forward_to_B", 31 0, v000002312204fa20_0;  alias, 1 drivers
v0000023122050d80_0 .net "EX1_is_beq", 0 0, v000002312204e9e0_0;  alias, 1 drivers
v00000231220516e0_0 .net "EX1_is_bne", 0 0, v000002312204ebc0_0;  alias, 1 drivers
v0000023122050420_0 .net "EX1_is_jal", 0 0, v000002312204fe80_0;  alias, 1 drivers
v00000231220515a0_0 .net "EX1_is_jr", 0 0, v000002312204da40_0;  alias, 1 drivers
v0000023122050240_0 .net "EX1_is_oper2_immed", 0 0, v000002312204f340_0;  alias, 1 drivers
v0000023122051640_0 .net "EX1_memread", 0 0, v000002312204e940_0;  alias, 1 drivers
v00000231220502e0_0 .net "EX1_memwrite", 0 0, v000002312204e3a0_0;  alias, 1 drivers
v0000023122050600_0 .net "EX1_opcode", 11 0, v000002312204ea80_0;  alias, 1 drivers
v0000023122050100_0 .net "EX1_predicted", 0 0, v000002312204ff20_0;  alias, 1 drivers
v0000023122050ba0_0 .net "EX1_rd_ind", 4 0, v000002312204e6c0_0;  alias, 1 drivers
v0000023122050ec0_0 .net "EX1_rd_indzero", 0 0, v000002312204fc00_0;  alias, 1 drivers
v0000023122050b00_0 .net "EX1_regwrite", 0 0, v000002312204ed00_0;  alias, 1 drivers
v00000231220510a0_0 .net "EX1_rs1", 31 0, v000002312204e800_0;  alias, 1 drivers
v0000023122050a60_0 .net "EX1_rs1_ind", 4 0, v000002312204f480_0;  alias, 1 drivers
v0000023122051140_0 .net "EX1_rs2_ind", 4 0, v000002312204f840_0;  alias, 1 drivers
v0000023122050380_0 .net "EX1_rs2_out", 31 0, L_000002312209c0d0;  alias, 1 drivers
v00000231220509c0_0 .var "EX2_ALU_OPER1", 31 0;
v0000023122050c40_0 .var "EX2_ALU_OPER2", 31 0;
v00000231220501a0_0 .var "EX2_PC", 31 0;
v0000023122051780_0 .var "EX2_PFC_to_IF", 31 0;
v0000023122050f60_0 .var "EX2_forward_to_B", 31 0;
v00000231220504c0_0 .var "EX2_is_beq", 0 0;
v00000231220507e0_0 .var "EX2_is_bne", 0 0;
v0000023122050ce0_0 .var "EX2_is_jal", 0 0;
v00000231220511e0_0 .var "EX2_is_jr", 0 0;
v0000023122050e20_0 .var "EX2_is_oper2_immed", 0 0;
v0000023122051000_0 .var "EX2_memread", 0 0;
v00000231220506a0_0 .var "EX2_memwrite", 0 0;
v0000023122051280_0 .var "EX2_opcode", 11 0;
v0000023122050740_0 .var "EX2_predicted", 0 0;
v0000023122050560_0 .var "EX2_rd_ind", 4 0;
v0000023122051320_0 .var "EX2_rd_indzero", 0 0;
v0000023122050880_0 .var "EX2_regwrite", 0 0;
v00000231220513c0_0 .var "EX2_rs1", 31 0;
v0000023122051460_0 .var "EX2_rs1_ind", 4 0;
v0000023122050920_0 .var "EX2_rs2_ind", 4 0;
v0000023122051500_0 .var "EX2_rs2_out", 31 0;
v0000023122054350_0 .net "FLUSH", 0 0, v0000023122053810_0;  alias, 1 drivers
v0000023122052eb0_0 .net "clk", 0 0, L_000002312209c990;  1 drivers
v00000231220540d0_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
E_0000023121fd9af0 .event posedge, v0000023122041540_0, v0000023122052eb0_0;
S_000002312204c3d0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002312205a3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002312205a3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002312205a430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002312205a468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002312205a4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002312205a4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002312205a510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002312205a548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002312205a580 .param/l "j" 0 9 19, C4<000010000000>;
P_000002312205a5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002312205a5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002312205a628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002312205a660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002312205a698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002312205a6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002312205a708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002312205a740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002312205a778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002312205a7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002312205a7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002312205a820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002312205a858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002312205a890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002312205a8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002312205a900 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023122085160 .functor OR 1, L_000002312207c9f0, L_000002312207ca90, C4<0>, C4<0>;
L_0000023122085e80 .functor AND 1, L_0000023122085160, L_0000023122086120, C4<1>, C4<1>;
L_00000231220851d0 .functor OR 1, L_000002312207c9f0, L_000002312207ca90, C4<0>, C4<0>;
L_0000023122085240 .functor AND 1, L_00000231220851d0, L_0000023122086120, C4<1>, C4<1>;
L_00000231220863c0 .functor OR 1, L_000002312207c9f0, L_000002312207ca90, C4<0>, C4<0>;
L_00000231220852b0 .functor AND 1, L_00000231220863c0, v00000231220539f0_0, C4<1>, C4<1>;
v00000231220595d0_0 .net "EX1_memread", 0 0, v000002312204e940_0;  alias, 1 drivers
v00000231220597b0_0 .net "EX1_opcode", 11 0, v000002312204ea80_0;  alias, 1 drivers
v0000023122058c70_0 .net "EX1_rd_ind", 4 0, v000002312204e6c0_0;  alias, 1 drivers
v0000023122059350_0 .net "EX1_rd_indzero", 0 0, v000002312204fc00_0;  alias, 1 drivers
v0000023122059210_0 .net "EX2_memread", 0 0, v0000023122051000_0;  alias, 1 drivers
v0000023122057d70_0 .net "EX2_opcode", 11 0, v0000023122051280_0;  alias, 1 drivers
v0000023122058e50_0 .net "EX2_rd_ind", 4 0, v0000023122050560_0;  alias, 1 drivers
v0000023122057e10_0 .net "EX2_rd_indzero", 0 0, v0000023122051320_0;  alias, 1 drivers
v0000023122058810_0 .net "ID_EX1_flush", 0 0, v00000231220536d0_0;  alias, 1 drivers
v0000023122058ef0_0 .net "ID_EX2_flush", 0 0, v0000023122053810_0;  alias, 1 drivers
v0000023122059490_0 .net "ID_is_beq", 0 0, L_000002312207c9f0;  alias, 1 drivers
v0000023122058950_0 .net "ID_is_bne", 0 0, L_000002312207ca90;  alias, 1 drivers
v0000023122059850_0 .net "ID_is_j", 0 0, L_000002312207e390;  alias, 1 drivers
v0000023122058f90_0 .net "ID_is_jal", 0 0, L_000002312207fbf0;  alias, 1 drivers
v0000023122058a90_0 .net "ID_is_jr", 0 0, L_000002312207cbd0;  alias, 1 drivers
v0000023122057f50_0 .net "ID_opcode", 11 0, v000002312206e860_0;  alias, 1 drivers
v00000231220579b0_0 .net "ID_rs1_ind", 4 0, v000002312206e4a0_0;  alias, 1 drivers
v00000231220598f0_0 .net "ID_rs2_ind", 4 0, v000002312206e2c0_0;  alias, 1 drivers
v0000023122058590_0 .net "IF_ID_flush", 0 0, v0000023122056dd0_0;  alias, 1 drivers
v00000231220593f0_0 .net "IF_ID_write", 0 0, v0000023122056010_0;  alias, 1 drivers
v0000023122058310_0 .net "PC_src", 2 0, L_000002312207d7b0;  alias, 1 drivers
v0000023122058b30_0 .net "PFC_to_EX", 31 0, L_000002312207c590;  alias, 1 drivers
v00000231220588b0_0 .net "PFC_to_IF", 31 0, L_000002312207d030;  alias, 1 drivers
v00000231220583b0_0 .net "WB_rd_ind", 4 0, v000002312206b7a0_0;  alias, 1 drivers
v0000023122059670_0 .net "Wrong_prediction", 0 0, L_000002312209d100;  alias, 1 drivers
v0000023122057cd0_0 .net *"_ivl_11", 0 0, L_0000023122085240;  1 drivers
v0000023122058db0_0 .net *"_ivl_13", 9 0, L_000002312207be10;  1 drivers
v00000231220589f0_0 .net *"_ivl_15", 9 0, L_000002312207bb90;  1 drivers
v0000023122059030_0 .net *"_ivl_16", 9 0, L_000002312207da30;  1 drivers
v0000023122057eb0_0 .net *"_ivl_19", 9 0, L_000002312207dc10;  1 drivers
v0000023122059a30_0 .net *"_ivl_20", 9 0, L_000002312207c1d0;  1 drivers
v0000023122059b70_0 .net *"_ivl_25", 0 0, L_00000231220863c0;  1 drivers
v0000023122059170_0 .net *"_ivl_27", 0 0, L_00000231220852b0;  1 drivers
v0000023122057910_0 .net *"_ivl_29", 9 0, L_000002312207dcb0;  1 drivers
v0000023122057ff0_0 .net *"_ivl_3", 0 0, L_0000023122085160;  1 drivers
L_00000231220a01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000023122057af0_0 .net/2u *"_ivl_30", 9 0, L_00000231220a01f0;  1 drivers
v0000023122058d10_0 .net *"_ivl_32", 9 0, L_000002312207d2b0;  1 drivers
v0000023122058bd0_0 .net *"_ivl_35", 9 0, L_000002312207b9b0;  1 drivers
v0000023122057c30_0 .net *"_ivl_37", 9 0, L_000002312207beb0;  1 drivers
v0000023122058090_0 .net *"_ivl_38", 9 0, L_000002312207ddf0;  1 drivers
v0000023122057550_0 .net *"_ivl_40", 9 0, L_000002312207c770;  1 drivers
L_00000231220a0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023122058630_0 .net/2s *"_ivl_45", 21 0, L_00000231220a0238;  1 drivers
L_00000231220a0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231220575f0_0 .net/2s *"_ivl_50", 21 0, L_00000231220a0280;  1 drivers
v0000023122058270_0 .net *"_ivl_9", 0 0, L_00000231220851d0;  1 drivers
v0000023122058130_0 .net "clk", 0 0, L_0000023121fb9590;  alias, 1 drivers
v0000023122057870_0 .net "forward_to_B", 31 0, L_000002312207c4f0;  alias, 1 drivers
v00000231220581d0_0 .net "imm", 31 0, v00000231220556b0_0;  1 drivers
v0000023122057690_0 .net "inst", 31 0, v000002312205a070_0;  alias, 1 drivers
v0000023122057a50_0 .net "is_branch_and_taken", 0 0, L_0000023122085e80;  alias, 1 drivers
v00000231220584f0_0 .net "is_oper2_immed", 0 0, L_0000023122086430;  alias, 1 drivers
v0000023122058770_0 .net "mem_read", 0 0, L_000002312207fa10;  alias, 1 drivers
v00000231220590d0_0 .net "mem_write", 0 0, L_000002312207ec50;  alias, 1 drivers
v0000023122059e90_0 .net "pc", 31 0, v000002312205a110_0;  alias, 1 drivers
v0000023122059fd0_0 .net "pc_write", 0 0, v0000023122055ed0_0;  alias, 1 drivers
v000002312205a2f0_0 .net "predicted", 0 0, L_0000023122086120;  1 drivers
v0000023122059cb0_0 .net "predicted_to_EX", 0 0, v00000231220539f0_0;  alias, 1 drivers
v0000023122059c10_0 .net "reg_write", 0 0, L_000002312207f6f0;  alias, 1 drivers
v0000023122059d50_0 .net "reg_write_from_wb", 0 0, v000002312206ada0_0;  alias, 1 drivers
v0000023122059df0_0 .net "rs1", 31 0, v0000023122059530_0;  alias, 1 drivers
v0000023122059f30_0 .net "rs2", 31 0, v0000023122057b90_0;  alias, 1 drivers
v000002312205a1b0_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
v000002312205a250_0 .net "wr_reg_data", 31 0, L_000002312209d250;  alias, 1 drivers
L_000002312207c4f0 .functor MUXZ 32, v0000023122057b90_0, v00000231220556b0_0, L_0000023122086430, C4<>;
L_000002312207be10 .part v000002312205a110_0, 0, 10;
L_000002312207bb90 .part v000002312205a070_0, 0, 10;
L_000002312207da30 .arith/sum 10, L_000002312207be10, L_000002312207bb90;
L_000002312207dc10 .part v000002312205a070_0, 0, 10;
L_000002312207c1d0 .functor MUXZ 10, L_000002312207dc10, L_000002312207da30, L_0000023122085240, C4<>;
L_000002312207dcb0 .part v000002312205a110_0, 0, 10;
L_000002312207d2b0 .arith/sum 10, L_000002312207dcb0, L_00000231220a01f0;
L_000002312207b9b0 .part v000002312205a110_0, 0, 10;
L_000002312207beb0 .part v000002312205a070_0, 0, 10;
L_000002312207ddf0 .arith/sum 10, L_000002312207b9b0, L_000002312207beb0;
L_000002312207c770 .functor MUXZ 10, L_000002312207ddf0, L_000002312207d2b0, L_00000231220852b0, C4<>;
L_000002312207d030 .concat8 [ 10 22 0 0], L_000002312207c1d0, L_00000231220a0238;
L_000002312207c590 .concat8 [ 10 22 0 0], L_000002312207c770, L_00000231220a0280;
S_000002312204d500 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002312204c3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002312205a940 .param/l "add" 0 9 6, C4<000000100000>;
P_000002312205a978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002312205a9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002312205a9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002312205aa20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002312205aa58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002312205aa90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002312205aac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002312205ab00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002312205ab38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002312205ab70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002312205aba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002312205abe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002312205ac18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002312205ac50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002312205ac88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002312205acc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002312205acf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002312205ad30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002312205ad68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002312205ada0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002312205add8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002312205ae10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002312205ae48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002312205ae80 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023122085320 .functor OR 1, L_0000023122086120, L_000002312207b870, C4<0>, C4<0>;
L_0000023122085710 .functor OR 1, L_0000023122085320, L_000002312207b910, C4<0>, C4<0>;
v0000023122054210_0 .net "EX1_opcode", 11 0, v000002312204ea80_0;  alias, 1 drivers
v0000023122054a30_0 .net "EX2_opcode", 11 0, v0000023122051280_0;  alias, 1 drivers
v0000023122054ad0_0 .net "ID_opcode", 11 0, v000002312206e860_0;  alias, 1 drivers
v00000231220547b0_0 .net "PC_src", 2 0, L_000002312207d7b0;  alias, 1 drivers
v0000023122052690_0 .net "Wrong_prediction", 0 0, L_000002312209d100;  alias, 1 drivers
L_00000231220a03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000231220538b0_0 .net/2u *"_ivl_0", 2 0, L_00000231220a03e8;  1 drivers
v0000023122052d70_0 .net *"_ivl_10", 0 0, L_000002312207df30;  1 drivers
L_00000231220a0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000231220545d0_0 .net/2u *"_ivl_12", 2 0, L_00000231220a0508;  1 drivers
L_00000231220a0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000023122053590_0 .net/2u *"_ivl_14", 11 0, L_00000231220a0550;  1 drivers
v0000023122053270_0 .net *"_ivl_16", 0 0, L_000002312207b870;  1 drivers
v0000023122052a50_0 .net *"_ivl_19", 0 0, L_0000023122085320;  1 drivers
L_00000231220a0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000023122053db0_0 .net/2u *"_ivl_2", 11 0, L_00000231220a0430;  1 drivers
L_00000231220a0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000023122053a90_0 .net/2u *"_ivl_20", 11 0, L_00000231220a0598;  1 drivers
v0000023122054490_0 .net *"_ivl_22", 0 0, L_000002312207b910;  1 drivers
v0000023122052730_0 .net *"_ivl_25", 0 0, L_0000023122085710;  1 drivers
L_00000231220a05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000023122054b70_0 .net/2u *"_ivl_26", 2 0, L_00000231220a05e0;  1 drivers
L_00000231220a0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023122053e50_0 .net/2u *"_ivl_28", 2 0, L_00000231220a0628;  1 drivers
v0000023122052410_0 .net *"_ivl_30", 2 0, L_000002312207d670;  1 drivers
v0000023122054530_0 .net *"_ivl_32", 2 0, L_000002312207c810;  1 drivers
v0000023122053770_0 .net *"_ivl_34", 2 0, L_000002312207d710;  1 drivers
v00000231220524b0_0 .net *"_ivl_4", 0 0, L_000002312207d5d0;  1 drivers
L_00000231220a0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000023122052910_0 .net/2u *"_ivl_6", 2 0, L_00000231220a0478;  1 drivers
L_00000231220a04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000231220525f0_0 .net/2u *"_ivl_8", 11 0, L_00000231220a04c0;  1 drivers
v00000231220533b0_0 .net "clk", 0 0, L_0000023121fb9590;  alias, 1 drivers
v0000023122053450_0 .net "predicted", 0 0, L_0000023122086120;  alias, 1 drivers
v00000231220527d0_0 .net "predicted_to_EX", 0 0, v00000231220539f0_0;  alias, 1 drivers
v0000023122053630_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
v0000023122052870_0 .net "state", 1 0, v00000231220543f0_0;  1 drivers
L_000002312207d5d0 .cmp/eq 12, v000002312206e860_0, L_00000231220a0430;
L_000002312207df30 .cmp/eq 12, v000002312204ea80_0, L_00000231220a04c0;
L_000002312207b870 .cmp/eq 12, v000002312206e860_0, L_00000231220a0550;
L_000002312207b910 .cmp/eq 12, v000002312206e860_0, L_00000231220a0598;
L_000002312207d670 .functor MUXZ 3, L_00000231220a0628, L_00000231220a05e0, L_0000023122085710, C4<>;
L_000002312207c810 .functor MUXZ 3, L_000002312207d670, L_00000231220a0508, L_000002312207df30, C4<>;
L_000002312207d710 .functor MUXZ 3, L_000002312207c810, L_00000231220a0478, L_000002312207d5d0, C4<>;
L_000002312207d7b0 .functor MUXZ 3, L_000002312207d710, L_00000231220a03e8, L_000002312209d100, C4<>;
S_000002312204bc00 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002312204d500;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002312205aec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002312205aef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002312205af30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002312205af68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002312205afa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002312205afd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002312205b010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002312205b048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002312205b080 .param/l "j" 0 9 19, C4<000010000000>;
P_000002312205b0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002312205b0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002312205b128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002312205b160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002312205b198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002312205b1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002312205b208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002312205b240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002312205b278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002312205b2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002312205b2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002312205b320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002312205b358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002312205b390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002312205b3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002312205b400 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000231220855c0 .functor OR 1, L_000002312207de90, L_000002312207c630, C4<0>, C4<0>;
L_0000023122086740 .functor OR 1, L_000002312207d490, L_000002312207d530, C4<0>, C4<0>;
L_0000023122085f60 .functor AND 1, L_00000231220855c0, L_0000023122086740, C4<1>, C4<1>;
L_00000231220856a0 .functor NOT 1, L_0000023122085f60, C4<0>, C4<0>, C4<0>;
L_0000023122085a90 .functor OR 1, v0000023122079f70_0, L_00000231220856a0, C4<0>, C4<0>;
L_0000023122086120 .functor NOT 1, L_0000023122085a90, C4<0>, C4<0>, C4<0>;
v0000023122053ef0_0 .net "EX_opcode", 11 0, v0000023122051280_0;  alias, 1 drivers
v0000023122053950_0 .net "ID_opcode", 11 0, v000002312206e860_0;  alias, 1 drivers
v0000023122053f90_0 .net "Wrong_prediction", 0 0, L_000002312209d100;  alias, 1 drivers
L_00000231220a02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000023122052550_0 .net/2u *"_ivl_0", 11 0, L_00000231220a02c8;  1 drivers
L_00000231220a0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000231220529b0_0 .net/2u *"_ivl_10", 1 0, L_00000231220a0358;  1 drivers
v0000023122053bd0_0 .net *"_ivl_12", 0 0, L_000002312207d490;  1 drivers
L_00000231220a03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000023122052ff0_0 .net/2u *"_ivl_14", 1 0, L_00000231220a03a0;  1 drivers
v0000023122053310_0 .net *"_ivl_16", 0 0, L_000002312207d530;  1 drivers
v0000023122053d10_0 .net *"_ivl_19", 0 0, L_0000023122086740;  1 drivers
v00000231220542b0_0 .net *"_ivl_2", 0 0, L_000002312207de90;  1 drivers
v0000023122053b30_0 .net *"_ivl_21", 0 0, L_0000023122085f60;  1 drivers
v0000023122053090_0 .net *"_ivl_22", 0 0, L_00000231220856a0;  1 drivers
v0000023122053130_0 .net *"_ivl_25", 0 0, L_0000023122085a90;  1 drivers
L_00000231220a0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000231220531d0_0 .net/2u *"_ivl_4", 11 0, L_00000231220a0310;  1 drivers
v0000023122054670_0 .net *"_ivl_6", 0 0, L_000002312207c630;  1 drivers
v0000023122054030_0 .net *"_ivl_9", 0 0, L_00000231220855c0;  1 drivers
v0000023122054170_0 .net "clk", 0 0, L_0000023121fb9590;  alias, 1 drivers
v0000023122052e10_0 .net "predicted", 0 0, L_0000023122086120;  alias, 1 drivers
v00000231220539f0_0 .var "predicted_to_EX", 0 0;
v00000231220534f0_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
v00000231220543f0_0 .var "state", 1 0;
E_0000023121fd9bf0 .event posedge, v0000023122054170_0, v0000023122041540_0;
L_000002312207de90 .cmp/eq 12, v000002312206e860_0, L_00000231220a02c8;
L_000002312207c630 .cmp/eq 12, v000002312206e860_0, L_00000231220a0310;
L_000002312207d490 .cmp/eq 2, v00000231220543f0_0, L_00000231220a0358;
L_000002312207d530 .cmp/eq 2, v00000231220543f0_0, L_00000231220a03a0;
S_000002312204c560 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002312204c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002312205d450 .param/l "add" 0 9 6, C4<000000100000>;
P_000002312205d488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002312205d4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002312205d4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002312205d530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002312205d568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002312205d5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002312205d5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002312205d610 .param/l "j" 0 9 19, C4<000010000000>;
P_000002312205d648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002312205d680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002312205d6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002312205d6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002312205d728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002312205d760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002312205d798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002312205d7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002312205d808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002312205d840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002312205d878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002312205d8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002312205d8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002312205d920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002312205d958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002312205d990 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023122053c70_0 .net "EX1_memread", 0 0, v000002312204e940_0;  alias, 1 drivers
v0000023122054710_0 .net "EX1_rd_ind", 4 0, v000002312204e6c0_0;  alias, 1 drivers
v0000023122054850_0 .net "EX1_rd_indzero", 0 0, v000002312204fc00_0;  alias, 1 drivers
v00000231220548f0_0 .net "EX2_memread", 0 0, v0000023122051000_0;  alias, 1 drivers
v0000023122054990_0 .net "EX2_rd_ind", 4 0, v0000023122050560_0;  alias, 1 drivers
v0000023122052af0_0 .net "EX2_rd_indzero", 0 0, v0000023122051320_0;  alias, 1 drivers
v00000231220536d0_0 .var "ID_EX1_flush", 0 0;
v0000023122053810_0 .var "ID_EX2_flush", 0 0;
v0000023122052b90_0 .net "ID_opcode", 11 0, v000002312206e860_0;  alias, 1 drivers
v0000023122052c30_0 .net "ID_rs1_ind", 4 0, v000002312206e4a0_0;  alias, 1 drivers
v0000023122052cd0_0 .net "ID_rs2_ind", 4 0, v000002312206e2c0_0;  alias, 1 drivers
v0000023122056010_0 .var "IF_ID_Write", 0 0;
v0000023122056dd0_0 .var "IF_ID_flush", 0 0;
v0000023122055ed0_0 .var "PC_Write", 0 0;
v0000023122055e30_0 .net "Wrong_prediction", 0 0, L_000002312209d100;  alias, 1 drivers
E_0000023121fd9c30/0 .event anyedge, v0000023122044bf0_0, v000002312204e940_0, v000002312204fc00_0, v000002312204eda0_0;
E_0000023121fd9c30/1 .event anyedge, v000002312204e6c0_0, v000002312204f660_0, v0000023121f63c50_0, v0000023122051320_0;
E_0000023121fd9c30/2 .event anyedge, v0000023122041220_0, v000002312204eb20_0;
E_0000023121fd9c30 .event/or E_0000023121fd9c30/0, E_0000023121fd9c30/1, E_0000023121fd9c30/2;
S_000002312204bf20 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002312204c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002312205d9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002312205da08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002312205da40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002312205da78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002312205dab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002312205dae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002312205db20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002312205db58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002312205db90 .param/l "j" 0 9 19, C4<000010000000>;
P_000002312205dbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002312205dc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002312205dc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002312205dc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002312205dca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002312205dce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002312205dd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002312205dd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002312205dd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002312205ddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002312205ddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002312205de30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002312205de68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002312205dea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002312205ded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002312205df10 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023122085390 .functor OR 1, L_000002312207baf0, L_000002312207d850, C4<0>, C4<0>;
L_0000023122085400 .functor OR 1, L_0000023122085390, L_000002312207c090, C4<0>, C4<0>;
L_0000023122085c50 .functor OR 1, L_0000023122085400, L_000002312207d8f0, C4<0>, C4<0>;
L_0000023122085780 .functor OR 1, L_0000023122085c50, L_000002312207c130, C4<0>, C4<0>;
L_00000231220857f0 .functor OR 1, L_0000023122085780, L_000002312207dad0, C4<0>, C4<0>;
L_0000023122085860 .functor OR 1, L_00000231220857f0, L_000002312207c270, C4<0>, C4<0>;
L_0000023122085b70 .functor OR 1, L_0000023122085860, L_000002312207c950, C4<0>, C4<0>;
L_0000023122086430 .functor OR 1, L_0000023122085b70, L_000002312207c310, C4<0>, C4<0>;
L_0000023122086190 .functor OR 1, L_0000023122080370, L_000002312207e070, C4<0>, C4<0>;
L_0000023122086900 .functor OR 1, L_0000023122086190, L_000002312207ee30, C4<0>, C4<0>;
L_00000231220862e0 .functor OR 1, L_0000023122086900, L_0000023122080190, C4<0>, C4<0>;
L_0000023122086040 .functor OR 1, L_00000231220862e0, L_000002312207fb50, C4<0>, C4<0>;
v0000023122055110_0 .net "ID_opcode", 11 0, v000002312206e860_0;  alias, 1 drivers
L_00000231220a0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000023122056830_0 .net/2u *"_ivl_0", 11 0, L_00000231220a0670;  1 drivers
L_00000231220a0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000023122056510_0 .net/2u *"_ivl_10", 11 0, L_00000231220a0700;  1 drivers
L_00000231220a0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000023122056bf0_0 .net/2u *"_ivl_102", 11 0, L_00000231220a0bc8;  1 drivers
L_00000231220a0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000023122055f70_0 .net/2u *"_ivl_106", 11 0, L_00000231220a0c10;  1 drivers
v0000023122056c90_0 .net *"_ivl_12", 0 0, L_000002312207c090;  1 drivers
v0000023122055a70_0 .net *"_ivl_15", 0 0, L_0000023122085400;  1 drivers
L_00000231220a0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000231220560b0_0 .net/2u *"_ivl_16", 11 0, L_00000231220a0748;  1 drivers
v0000023122057370_0 .net *"_ivl_18", 0 0, L_000002312207d8f0;  1 drivers
v0000023122055b10_0 .net *"_ivl_2", 0 0, L_000002312207baf0;  1 drivers
v0000023122056e70_0 .net *"_ivl_21", 0 0, L_0000023122085c50;  1 drivers
L_00000231220a0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000023122056330_0 .net/2u *"_ivl_22", 11 0, L_00000231220a0790;  1 drivers
v00000231220563d0_0 .net *"_ivl_24", 0 0, L_000002312207c130;  1 drivers
v0000023122056d30_0 .net *"_ivl_27", 0 0, L_0000023122085780;  1 drivers
L_00000231220a07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000023122054c10_0 .net/2u *"_ivl_28", 11 0, L_00000231220a07d8;  1 drivers
v0000023122055cf0_0 .net *"_ivl_30", 0 0, L_000002312207dad0;  1 drivers
v0000023122054cb0_0 .net *"_ivl_33", 0 0, L_00000231220857f0;  1 drivers
L_00000231220a0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000023122055bb0_0 .net/2u *"_ivl_34", 11 0, L_00000231220a0820;  1 drivers
v0000023122056290_0 .net *"_ivl_36", 0 0, L_000002312207c270;  1 drivers
v0000023122057230_0 .net *"_ivl_39", 0 0, L_0000023122085860;  1 drivers
L_00000231220a06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000023122055250_0 .net/2u *"_ivl_4", 11 0, L_00000231220a06b8;  1 drivers
L_00000231220a0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000023122056f10_0 .net/2u *"_ivl_40", 11 0, L_00000231220a0868;  1 drivers
v0000023122056150_0 .net *"_ivl_42", 0 0, L_000002312207c950;  1 drivers
v00000231220561f0_0 .net *"_ivl_45", 0 0, L_0000023122085b70;  1 drivers
L_00000231220a08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000023122056470_0 .net/2u *"_ivl_46", 11 0, L_00000231220a08b0;  1 drivers
v0000023122056fb0_0 .net *"_ivl_48", 0 0, L_000002312207c310;  1 drivers
L_00000231220a08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000231220551b0_0 .net/2u *"_ivl_52", 11 0, L_00000231220a08f8;  1 drivers
L_00000231220a0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000023122057050_0 .net/2u *"_ivl_56", 11 0, L_00000231220a0940;  1 drivers
v0000023122055d90_0 .net *"_ivl_6", 0 0, L_000002312207d850;  1 drivers
L_00000231220a0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000231220565b0_0 .net/2u *"_ivl_60", 11 0, L_00000231220a0988;  1 drivers
L_00000231220a09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000023122055c50_0 .net/2u *"_ivl_64", 11 0, L_00000231220a09d0;  1 drivers
L_00000231220a0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000231220566f0_0 .net/2u *"_ivl_68", 11 0, L_00000231220a0a18;  1 drivers
L_00000231220a0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000023122054e90_0 .net/2u *"_ivl_72", 11 0, L_00000231220a0a60;  1 drivers
v0000023122056650_0 .net *"_ivl_74", 0 0, L_0000023122080370;  1 drivers
L_00000231220a0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000023122056790_0 .net/2u *"_ivl_76", 11 0, L_00000231220a0aa8;  1 drivers
v00000231220568d0_0 .net *"_ivl_78", 0 0, L_000002312207e070;  1 drivers
v0000023122055570_0 .net *"_ivl_81", 0 0, L_0000023122086190;  1 drivers
L_00000231220a0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000231220570f0_0 .net/2u *"_ivl_82", 11 0, L_00000231220a0af0;  1 drivers
v0000023122056970_0 .net *"_ivl_84", 0 0, L_000002312207ee30;  1 drivers
v0000023122056a10_0 .net *"_ivl_87", 0 0, L_0000023122086900;  1 drivers
L_00000231220a0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000023122056ab0_0 .net/2u *"_ivl_88", 11 0, L_00000231220a0b38;  1 drivers
v0000023122055930_0 .net *"_ivl_9", 0 0, L_0000023122085390;  1 drivers
v0000023122056b50_0 .net *"_ivl_90", 0 0, L_0000023122080190;  1 drivers
v0000023122055750_0 .net *"_ivl_93", 0 0, L_00000231220862e0;  1 drivers
L_00000231220a0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000023122055610_0 .net/2u *"_ivl_94", 11 0, L_00000231220a0b80;  1 drivers
v0000023122057190_0 .net *"_ivl_96", 0 0, L_000002312207fb50;  1 drivers
v0000023122054df0_0 .net *"_ivl_99", 0 0, L_0000023122086040;  1 drivers
v00000231220572d0_0 .net "is_beq", 0 0, L_000002312207c9f0;  alias, 1 drivers
v0000023122054d50_0 .net "is_bne", 0 0, L_000002312207ca90;  alias, 1 drivers
v0000023122054fd0_0 .net "is_j", 0 0, L_000002312207e390;  alias, 1 drivers
v0000023122054f30_0 .net "is_jal", 0 0, L_000002312207fbf0;  alias, 1 drivers
v0000023122055070_0 .net "is_jr", 0 0, L_000002312207cbd0;  alias, 1 drivers
v00000231220552f0_0 .net "is_oper2_immed", 0 0, L_0000023122086430;  alias, 1 drivers
v0000023122055390_0 .net "memread", 0 0, L_000002312207fa10;  alias, 1 drivers
v0000023122055430_0 .net "memwrite", 0 0, L_000002312207ec50;  alias, 1 drivers
v00000231220554d0_0 .net "regwrite", 0 0, L_000002312207f6f0;  alias, 1 drivers
L_000002312207baf0 .cmp/eq 12, v000002312206e860_0, L_00000231220a0670;
L_000002312207d850 .cmp/eq 12, v000002312206e860_0, L_00000231220a06b8;
L_000002312207c090 .cmp/eq 12, v000002312206e860_0, L_00000231220a0700;
L_000002312207d8f0 .cmp/eq 12, v000002312206e860_0, L_00000231220a0748;
L_000002312207c130 .cmp/eq 12, v000002312206e860_0, L_00000231220a0790;
L_000002312207dad0 .cmp/eq 12, v000002312206e860_0, L_00000231220a07d8;
L_000002312207c270 .cmp/eq 12, v000002312206e860_0, L_00000231220a0820;
L_000002312207c950 .cmp/eq 12, v000002312206e860_0, L_00000231220a0868;
L_000002312207c310 .cmp/eq 12, v000002312206e860_0, L_00000231220a08b0;
L_000002312207c9f0 .cmp/eq 12, v000002312206e860_0, L_00000231220a08f8;
L_000002312207ca90 .cmp/eq 12, v000002312206e860_0, L_00000231220a0940;
L_000002312207cbd0 .cmp/eq 12, v000002312206e860_0, L_00000231220a0988;
L_000002312207fbf0 .cmp/eq 12, v000002312206e860_0, L_00000231220a09d0;
L_000002312207e390 .cmp/eq 12, v000002312206e860_0, L_00000231220a0a18;
L_0000023122080370 .cmp/eq 12, v000002312206e860_0, L_00000231220a0a60;
L_000002312207e070 .cmp/eq 12, v000002312206e860_0, L_00000231220a0aa8;
L_000002312207ee30 .cmp/eq 12, v000002312206e860_0, L_00000231220a0af0;
L_0000023122080190 .cmp/eq 12, v000002312206e860_0, L_00000231220a0b38;
L_000002312207fb50 .cmp/eq 12, v000002312206e860_0, L_00000231220a0b80;
L_000002312207f6f0 .reduce/nor L_0000023122086040;
L_000002312207fa10 .cmp/eq 12, v000002312206e860_0, L_00000231220a0bc8;
L_000002312207ec50 .cmp/eq 12, v000002312206e860_0, L_00000231220a0c10;
S_000002312204cd30 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002312204c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000023122065f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023122065f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023122065fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023122066008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023122066040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023122066078 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000231220660b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000231220660e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023122066120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023122066158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023122066190 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000231220661c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023122066200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023122066238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023122066270 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000231220662a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000231220662e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023122066318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023122066350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023122066388 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000231220663c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000231220663f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023122066430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023122066468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000231220664a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000231220556b0_0 .var "Immed", 31 0;
v00000231220557f0_0 .net "Inst", 31 0, v000002312205a070_0;  alias, 1 drivers
v00000231220559d0_0 .net "opcode", 11 0, v000002312206e860_0;  alias, 1 drivers
E_0000023121fdaaf0 .event anyedge, v000002312204eb20_0, v00000231220557f0_0;
S_000002312204c6f0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002312204c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000023122059530_0 .var "Read_data1", 31 0;
v0000023122057b90_0 .var "Read_data2", 31 0;
v0000023122059710_0 .net "Read_reg1", 4 0, v000002312206e4a0_0;  alias, 1 drivers
v0000023122057410_0 .net "Read_reg2", 4 0, v000002312206e2c0_0;  alias, 1 drivers
v00000231220586d0_0 .net "Write_data", 31 0, L_000002312209d250;  alias, 1 drivers
v00000231220592b0_0 .net "Write_en", 0 0, v000002312206ada0_0;  alias, 1 drivers
v00000231220577d0_0 .net "Write_reg", 4 0, v000002312206b7a0_0;  alias, 1 drivers
v0000023122058450_0 .net "clk", 0 0, L_0000023121fb9590;  alias, 1 drivers
v0000023122059ad0_0 .var/i "i", 31 0;
v00000231220574b0 .array "reg_file", 0 31, 31 0;
v0000023122059990_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
E_0000023121fdb1f0 .event posedge, v0000023122054170_0;
S_000002312204c880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002312204c6f0;
 .timescale 0 0;
v0000023122057730_0 .var/i "i", 31 0;
S_000002312204b8e0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000231220664e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023122066518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023122066550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023122066588 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000231220665c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000231220665f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023122066630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023122066668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000231220666a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000231220666d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023122066710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023122066748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023122066780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000231220667b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000231220667f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023122066828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023122066860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023122066898 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000231220668d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023122066908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023122066940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023122066978 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000231220669b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000231220669e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023122066a20 .param/l "xori" 0 9 12, C4<001110000000>;
v000002312205a070_0 .var "ID_INST", 31 0;
v000002312205a110_0 .var "ID_PC", 31 0;
v000002312206e860_0 .var "ID_opcode", 11 0;
v000002312206e9a0_0 .var "ID_rd_ind", 4 0;
v000002312206e4a0_0 .var "ID_rs1_ind", 4 0;
v000002312206e2c0_0 .var "ID_rs2_ind", 4 0;
v000002312206e900_0 .net "IF_FLUSH", 0 0, v0000023122056dd0_0;  alias, 1 drivers
v000002312206e720_0 .net "IF_INST", 31 0, L_0000023122085b00;  alias, 1 drivers
v000002312206e5e0_0 .net "IF_PC", 31 0, v0000023122066ac0_0;  alias, 1 drivers
v000002312206e360_0 .net "clk", 0 0, L_0000023122085fd0;  1 drivers
v000002312206e400_0 .net "if_id_Write", 0 0, v0000023122056010_0;  alias, 1 drivers
v000002312206e540_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
E_0000023121fdb370 .event posedge, v0000023122041540_0, v000002312206e360_0;
S_000002312204cba0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002312206a1c0_0 .net "EX1_PFC", 31 0, L_000002312207ebb0;  alias, 1 drivers
v000002312206a940_0 .net "EX2_PFC", 31 0, v0000023122051780_0;  alias, 1 drivers
v0000023122069900_0 .net "ID_PFC", 31 0, L_000002312207d030;  alias, 1 drivers
v000002312206ac60_0 .net "PC_src", 2 0, L_000002312207d7b0;  alias, 1 drivers
v000002312206a6c0_0 .net "PC_write", 0 0, v0000023122055ed0_0;  alias, 1 drivers
L_00000231220a0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002312206a760_0 .net/2u *"_ivl_0", 31 0, L_00000231220a0088;  1 drivers
v0000023122069c20_0 .net "clk", 0 0, L_0000023121fb9590;  alias, 1 drivers
v0000023122069ea0_0 .net "inst", 31 0, L_0000023122085b00;  alias, 1 drivers
v0000023122069860_0 .net "inst_mem_in", 31 0, v0000023122066ac0_0;  alias, 1 drivers
v000002312206a9e0_0 .net "pc_reg_in", 31 0, L_0000023122086970;  1 drivers
v00000231220699a0_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
L_000002312207bc30 .arith/sum 32, v0000023122066ac0_0, L_00000231220a0088;
S_000002312204d690 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002312204cba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000023122085b00 .functor BUFZ 32, L_000002312207cf90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002312206e7c0_0 .net "Data_Out", 31 0, L_0000023122085b00;  alias, 1 drivers
v0000023122068640 .array "InstMem", 0 1023, 31 0;
v0000023122068280_0 .net *"_ivl_0", 31 0, L_000002312207cf90;  1 drivers
v00000231220680a0_0 .net *"_ivl_3", 9 0, L_000002312207d170;  1 drivers
v0000023122067d80_0 .net *"_ivl_4", 11 0, L_000002312207ce50;  1 drivers
L_00000231220a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023122067a60_0 .net *"_ivl_7", 1 0, L_00000231220a01a8;  1 drivers
v00000231220685a0_0 .net "addr", 31 0, v0000023122066ac0_0;  alias, 1 drivers
v00000231220671a0_0 .net "clk", 0 0, L_0000023121fb9590;  alias, 1 drivers
v0000023122069220_0 .var/i "i", 31 0;
L_000002312207cf90 .array/port v0000023122068640, L_000002312207ce50;
L_000002312207d170 .part v0000023122066ac0_0, 0, 10;
L_000002312207ce50 .concat [ 10 2 0 0], L_000002312207d170, L_00000231220a01a8;
S_000002312204ca10 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002312204cba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000023121fdb270 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000023122067060_0 .net "DataIn", 31 0, L_0000023122086970;  alias, 1 drivers
v0000023122066ac0_0 .var "DataOut", 31 0;
v0000023122066f20_0 .net "PC_Write", 0 0, v0000023122055ed0_0;  alias, 1 drivers
v0000023122067880_0 .net "clk", 0 0, L_0000023121fb9590;  alias, 1 drivers
v0000023122068aa0_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
S_000002312204cec0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002312204cba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000023121fdb4b0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000023121fba550 .functor NOT 1, L_000002312207c3b0, C4<0>, C4<0>, C4<0>;
L_0000023121fba390 .functor NOT 1, L_000002312207d990, C4<0>, C4<0>, C4<0>;
L_0000023121fba320 .functor AND 1, L_0000023121fba550, L_0000023121fba390, C4<1>, C4<1>;
L_0000023121fba4e0 .functor NOT 1, L_000002312207db70, C4<0>, C4<0>, C4<0>;
L_0000023121f4c3d0 .functor AND 1, L_0000023121fba320, L_0000023121fba4e0, C4<1>, C4<1>;
L_0000023121f4cde0 .functor AND 32, L_000002312207cc70, L_000002312207bc30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023121f4cfa0 .functor NOT 1, L_000002312207cd10, C4<0>, C4<0>, C4<0>;
L_0000023121f4d010 .functor NOT 1, L_000002312207c8b0, C4<0>, C4<0>, C4<0>;
L_0000023122086dd0 .functor AND 1, L_0000023121f4cfa0, L_0000023121f4d010, C4<1>, C4<1>;
L_0000023122086eb0 .functor AND 1, L_0000023122086dd0, L_000002312207cef0, C4<1>, C4<1>;
L_0000023122086cf0 .functor AND 32, L_000002312207bf50, L_000002312207d030, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023122086d60 .functor OR 32, L_0000023121f4cde0, L_0000023122086cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023122086f20 .functor NOT 1, L_000002312207bd70, C4<0>, C4<0>, C4<0>;
L_0000023122086f90 .functor AND 1, L_0000023122086f20, L_000002312207dfd0, C4<1>, C4<1>;
L_0000023122086e40 .functor NOT 1, L_000002312207c450, C4<0>, C4<0>, C4<0>;
L_0000023122086c80 .functor AND 1, L_0000023122086f90, L_0000023122086e40, C4<1>, C4<1>;
L_00000231220859b0 .functor AND 32, L_000002312207d210, v0000023122066ac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000231220854e0 .functor OR 32, L_0000023122086d60, L_00000231220859b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023122085940 .functor NOT 1, L_000002312207dd50, C4<0>, C4<0>, C4<0>;
L_0000023122086b30 .functor AND 1, L_0000023122085940, L_000002312207bff0, C4<1>, C4<1>;
L_0000023122085550 .functor AND 1, L_0000023122086b30, L_000002312207d350, C4<1>, C4<1>;
L_0000023122085630 .functor AND 32, L_000002312207d3f0, L_000002312207ebb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000231220850f0 .functor OR 32, L_00000231220854e0, L_0000023122085630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023122085470 .functor NOT 1, L_000002312207c6d0, C4<0>, C4<0>, C4<0>;
L_0000023122086c10 .functor AND 1, L_000002312207cdb0, L_0000023122085470, C4<1>, C4<1>;
L_00000231220866d0 .functor NOT 1, L_000002312207cb30, C4<0>, C4<0>, C4<0>;
L_00000231220860b0 .functor AND 1, L_0000023122086c10, L_00000231220866d0, C4<1>, C4<1>;
L_0000023122085080 .functor AND 32, L_000002312207ba50, v0000023122051780_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023122086970 .functor OR 32, L_00000231220850f0, L_0000023122085080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000231220674c0_0 .net *"_ivl_1", 0 0, L_000002312207c3b0;  1 drivers
v0000023122066d40_0 .net *"_ivl_11", 0 0, L_000002312207db70;  1 drivers
v0000023122066de0_0 .net *"_ivl_12", 0 0, L_0000023121fba4e0;  1 drivers
v0000023122068500_0 .net *"_ivl_14", 0 0, L_0000023121f4c3d0;  1 drivers
v0000023122068820_0 .net *"_ivl_16", 31 0, L_000002312207cc70;  1 drivers
v0000023122067ba0_0 .net *"_ivl_18", 31 0, L_0000023121f4cde0;  1 drivers
v0000023122068e60_0 .net *"_ivl_2", 0 0, L_0000023121fba550;  1 drivers
v0000023122067240_0 .net *"_ivl_21", 0 0, L_000002312207cd10;  1 drivers
v0000023122068b40_0 .net *"_ivl_22", 0 0, L_0000023121f4cfa0;  1 drivers
v0000023122067560_0 .net *"_ivl_25", 0 0, L_000002312207c8b0;  1 drivers
v0000023122068000_0 .net *"_ivl_26", 0 0, L_0000023121f4d010;  1 drivers
v0000023122068460_0 .net *"_ivl_28", 0 0, L_0000023122086dd0;  1 drivers
v0000023122066c00_0 .net *"_ivl_31", 0 0, L_000002312207cef0;  1 drivers
v0000023122067600_0 .net *"_ivl_32", 0 0, L_0000023122086eb0;  1 drivers
v0000023122069180_0 .net *"_ivl_34", 31 0, L_000002312207bf50;  1 drivers
v0000023122067c40_0 .net *"_ivl_36", 31 0, L_0000023122086cf0;  1 drivers
v0000023122069040_0 .net *"_ivl_38", 31 0, L_0000023122086d60;  1 drivers
v0000023122068f00_0 .net *"_ivl_41", 0 0, L_000002312207bd70;  1 drivers
v0000023122068320_0 .net *"_ivl_42", 0 0, L_0000023122086f20;  1 drivers
v0000023122068c80_0 .net *"_ivl_45", 0 0, L_000002312207dfd0;  1 drivers
v0000023122066b60_0 .net *"_ivl_46", 0 0, L_0000023122086f90;  1 drivers
v00000231220686e0_0 .net *"_ivl_49", 0 0, L_000002312207c450;  1 drivers
v0000023122068be0_0 .net *"_ivl_5", 0 0, L_000002312207d990;  1 drivers
v0000023122066ca0_0 .net *"_ivl_50", 0 0, L_0000023122086e40;  1 drivers
v00000231220676a0_0 .net *"_ivl_52", 0 0, L_0000023122086c80;  1 drivers
v0000023122068780_0 .net *"_ivl_54", 31 0, L_000002312207d210;  1 drivers
v0000023122067740_0 .net *"_ivl_56", 31 0, L_00000231220859b0;  1 drivers
v0000023122068140_0 .net *"_ivl_58", 31 0, L_00000231220854e0;  1 drivers
v0000023122067920_0 .net *"_ivl_6", 0 0, L_0000023121fba390;  1 drivers
v00000231220681e0_0 .net *"_ivl_61", 0 0, L_000002312207dd50;  1 drivers
v0000023122068fa0_0 .net *"_ivl_62", 0 0, L_0000023122085940;  1 drivers
v0000023122067ce0_0 .net *"_ivl_65", 0 0, L_000002312207bff0;  1 drivers
v0000023122067e20_0 .net *"_ivl_66", 0 0, L_0000023122086b30;  1 drivers
v00000231220677e0_0 .net *"_ivl_69", 0 0, L_000002312207d350;  1 drivers
v00000231220683c0_0 .net *"_ivl_70", 0 0, L_0000023122085550;  1 drivers
v0000023122068960_0 .net *"_ivl_72", 31 0, L_000002312207d3f0;  1 drivers
v0000023122067f60_0 .net *"_ivl_74", 31 0, L_0000023122085630;  1 drivers
v00000231220690e0_0 .net *"_ivl_76", 31 0, L_00000231220850f0;  1 drivers
v0000023122067380_0 .net *"_ivl_79", 0 0, L_000002312207cdb0;  1 drivers
v00000231220688c0_0 .net *"_ivl_8", 0 0, L_0000023121fba320;  1 drivers
v0000023122068a00_0 .net *"_ivl_81", 0 0, L_000002312207c6d0;  1 drivers
v0000023122068d20_0 .net *"_ivl_82", 0 0, L_0000023122085470;  1 drivers
v0000023122067ec0_0 .net *"_ivl_84", 0 0, L_0000023122086c10;  1 drivers
v0000023122068dc0_0 .net *"_ivl_87", 0 0, L_000002312207cb30;  1 drivers
v0000023122066e80_0 .net *"_ivl_88", 0 0, L_00000231220866d0;  1 drivers
v0000023122066fc0_0 .net *"_ivl_90", 0 0, L_00000231220860b0;  1 drivers
v00000231220679c0_0 .net *"_ivl_92", 31 0, L_000002312207ba50;  1 drivers
v0000023122067100_0 .net *"_ivl_94", 31 0, L_0000023122085080;  1 drivers
v00000231220672e0_0 .net "ina", 31 0, L_000002312207bc30;  1 drivers
v0000023122067420_0 .net "inb", 31 0, L_000002312207d030;  alias, 1 drivers
v0000023122067b00_0 .net "inc", 31 0, v0000023122066ac0_0;  alias, 1 drivers
v0000023122069cc0_0 .net "ind", 31 0, L_000002312207ebb0;  alias, 1 drivers
v000002312206b8e0_0 .net "ine", 31 0, v0000023122051780_0;  alias, 1 drivers
L_00000231220a00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002312206a4e0_0 .net "inf", 31 0, L_00000231220a00d0;  1 drivers
L_00000231220a0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002312206ba20_0 .net "ing", 31 0, L_00000231220a0118;  1 drivers
L_00000231220a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002312206a120_0 .net "inh", 31 0, L_00000231220a0160;  1 drivers
v0000023122069720_0 .net "out", 31 0, L_0000023122086970;  alias, 1 drivers
v000002312206a080_0 .net "sel", 2 0, L_000002312207d7b0;  alias, 1 drivers
L_000002312207c3b0 .part L_000002312207d7b0, 2, 1;
L_000002312207d990 .part L_000002312207d7b0, 1, 1;
L_000002312207db70 .part L_000002312207d7b0, 0, 1;
LS_000002312207cc70_0_0 .concat [ 1 1 1 1], L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0;
LS_000002312207cc70_0_4 .concat [ 1 1 1 1], L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0;
LS_000002312207cc70_0_8 .concat [ 1 1 1 1], L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0;
LS_000002312207cc70_0_12 .concat [ 1 1 1 1], L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0;
LS_000002312207cc70_0_16 .concat [ 1 1 1 1], L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0;
LS_000002312207cc70_0_20 .concat [ 1 1 1 1], L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0;
LS_000002312207cc70_0_24 .concat [ 1 1 1 1], L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0;
LS_000002312207cc70_0_28 .concat [ 1 1 1 1], L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0, L_0000023121f4c3d0;
LS_000002312207cc70_1_0 .concat [ 4 4 4 4], LS_000002312207cc70_0_0, LS_000002312207cc70_0_4, LS_000002312207cc70_0_8, LS_000002312207cc70_0_12;
LS_000002312207cc70_1_4 .concat [ 4 4 4 4], LS_000002312207cc70_0_16, LS_000002312207cc70_0_20, LS_000002312207cc70_0_24, LS_000002312207cc70_0_28;
L_000002312207cc70 .concat [ 16 16 0 0], LS_000002312207cc70_1_0, LS_000002312207cc70_1_4;
L_000002312207cd10 .part L_000002312207d7b0, 2, 1;
L_000002312207c8b0 .part L_000002312207d7b0, 1, 1;
L_000002312207cef0 .part L_000002312207d7b0, 0, 1;
LS_000002312207bf50_0_0 .concat [ 1 1 1 1], L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0;
LS_000002312207bf50_0_4 .concat [ 1 1 1 1], L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0;
LS_000002312207bf50_0_8 .concat [ 1 1 1 1], L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0;
LS_000002312207bf50_0_12 .concat [ 1 1 1 1], L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0;
LS_000002312207bf50_0_16 .concat [ 1 1 1 1], L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0;
LS_000002312207bf50_0_20 .concat [ 1 1 1 1], L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0;
LS_000002312207bf50_0_24 .concat [ 1 1 1 1], L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0;
LS_000002312207bf50_0_28 .concat [ 1 1 1 1], L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0, L_0000023122086eb0;
LS_000002312207bf50_1_0 .concat [ 4 4 4 4], LS_000002312207bf50_0_0, LS_000002312207bf50_0_4, LS_000002312207bf50_0_8, LS_000002312207bf50_0_12;
LS_000002312207bf50_1_4 .concat [ 4 4 4 4], LS_000002312207bf50_0_16, LS_000002312207bf50_0_20, LS_000002312207bf50_0_24, LS_000002312207bf50_0_28;
L_000002312207bf50 .concat [ 16 16 0 0], LS_000002312207bf50_1_0, LS_000002312207bf50_1_4;
L_000002312207bd70 .part L_000002312207d7b0, 2, 1;
L_000002312207dfd0 .part L_000002312207d7b0, 1, 1;
L_000002312207c450 .part L_000002312207d7b0, 0, 1;
LS_000002312207d210_0_0 .concat [ 1 1 1 1], L_0000023122086c80, L_0000023122086c80, L_0000023122086c80, L_0000023122086c80;
LS_000002312207d210_0_4 .concat [ 1 1 1 1], L_0000023122086c80, L_0000023122086c80, L_0000023122086c80, L_0000023122086c80;
LS_000002312207d210_0_8 .concat [ 1 1 1 1], L_0000023122086c80, L_0000023122086c80, L_0000023122086c80, L_0000023122086c80;
LS_000002312207d210_0_12 .concat [ 1 1 1 1], L_0000023122086c80, L_0000023122086c80, L_0000023122086c80, L_0000023122086c80;
LS_000002312207d210_0_16 .concat [ 1 1 1 1], L_0000023122086c80, L_0000023122086c80, L_0000023122086c80, L_0000023122086c80;
LS_000002312207d210_0_20 .concat [ 1 1 1 1], L_0000023122086c80, L_0000023122086c80, L_0000023122086c80, L_0000023122086c80;
LS_000002312207d210_0_24 .concat [ 1 1 1 1], L_0000023122086c80, L_0000023122086c80, L_0000023122086c80, L_0000023122086c80;
LS_000002312207d210_0_28 .concat [ 1 1 1 1], L_0000023122086c80, L_0000023122086c80, L_0000023122086c80, L_0000023122086c80;
LS_000002312207d210_1_0 .concat [ 4 4 4 4], LS_000002312207d210_0_0, LS_000002312207d210_0_4, LS_000002312207d210_0_8, LS_000002312207d210_0_12;
LS_000002312207d210_1_4 .concat [ 4 4 4 4], LS_000002312207d210_0_16, LS_000002312207d210_0_20, LS_000002312207d210_0_24, LS_000002312207d210_0_28;
L_000002312207d210 .concat [ 16 16 0 0], LS_000002312207d210_1_0, LS_000002312207d210_1_4;
L_000002312207dd50 .part L_000002312207d7b0, 2, 1;
L_000002312207bff0 .part L_000002312207d7b0, 1, 1;
L_000002312207d350 .part L_000002312207d7b0, 0, 1;
LS_000002312207d3f0_0_0 .concat [ 1 1 1 1], L_0000023122085550, L_0000023122085550, L_0000023122085550, L_0000023122085550;
LS_000002312207d3f0_0_4 .concat [ 1 1 1 1], L_0000023122085550, L_0000023122085550, L_0000023122085550, L_0000023122085550;
LS_000002312207d3f0_0_8 .concat [ 1 1 1 1], L_0000023122085550, L_0000023122085550, L_0000023122085550, L_0000023122085550;
LS_000002312207d3f0_0_12 .concat [ 1 1 1 1], L_0000023122085550, L_0000023122085550, L_0000023122085550, L_0000023122085550;
LS_000002312207d3f0_0_16 .concat [ 1 1 1 1], L_0000023122085550, L_0000023122085550, L_0000023122085550, L_0000023122085550;
LS_000002312207d3f0_0_20 .concat [ 1 1 1 1], L_0000023122085550, L_0000023122085550, L_0000023122085550, L_0000023122085550;
LS_000002312207d3f0_0_24 .concat [ 1 1 1 1], L_0000023122085550, L_0000023122085550, L_0000023122085550, L_0000023122085550;
LS_000002312207d3f0_0_28 .concat [ 1 1 1 1], L_0000023122085550, L_0000023122085550, L_0000023122085550, L_0000023122085550;
LS_000002312207d3f0_1_0 .concat [ 4 4 4 4], LS_000002312207d3f0_0_0, LS_000002312207d3f0_0_4, LS_000002312207d3f0_0_8, LS_000002312207d3f0_0_12;
LS_000002312207d3f0_1_4 .concat [ 4 4 4 4], LS_000002312207d3f0_0_16, LS_000002312207d3f0_0_20, LS_000002312207d3f0_0_24, LS_000002312207d3f0_0_28;
L_000002312207d3f0 .concat [ 16 16 0 0], LS_000002312207d3f0_1_0, LS_000002312207d3f0_1_4;
L_000002312207cdb0 .part L_000002312207d7b0, 2, 1;
L_000002312207c6d0 .part L_000002312207d7b0, 1, 1;
L_000002312207cb30 .part L_000002312207d7b0, 0, 1;
LS_000002312207ba50_0_0 .concat [ 1 1 1 1], L_00000231220860b0, L_00000231220860b0, L_00000231220860b0, L_00000231220860b0;
LS_000002312207ba50_0_4 .concat [ 1 1 1 1], L_00000231220860b0, L_00000231220860b0, L_00000231220860b0, L_00000231220860b0;
LS_000002312207ba50_0_8 .concat [ 1 1 1 1], L_00000231220860b0, L_00000231220860b0, L_00000231220860b0, L_00000231220860b0;
LS_000002312207ba50_0_12 .concat [ 1 1 1 1], L_00000231220860b0, L_00000231220860b0, L_00000231220860b0, L_00000231220860b0;
LS_000002312207ba50_0_16 .concat [ 1 1 1 1], L_00000231220860b0, L_00000231220860b0, L_00000231220860b0, L_00000231220860b0;
LS_000002312207ba50_0_20 .concat [ 1 1 1 1], L_00000231220860b0, L_00000231220860b0, L_00000231220860b0, L_00000231220860b0;
LS_000002312207ba50_0_24 .concat [ 1 1 1 1], L_00000231220860b0, L_00000231220860b0, L_00000231220860b0, L_00000231220860b0;
LS_000002312207ba50_0_28 .concat [ 1 1 1 1], L_00000231220860b0, L_00000231220860b0, L_00000231220860b0, L_00000231220860b0;
LS_000002312207ba50_1_0 .concat [ 4 4 4 4], LS_000002312207ba50_0_0, LS_000002312207ba50_0_4, LS_000002312207ba50_0_8, LS_000002312207ba50_0_12;
LS_000002312207ba50_1_4 .concat [ 4 4 4 4], LS_000002312207ba50_0_16, LS_000002312207ba50_0_20, LS_000002312207ba50_0_24, LS_000002312207ba50_0_28;
L_000002312207ba50 .concat [ 16 16 0 0], LS_000002312207ba50_1_0, LS_000002312207ba50_1_4;
S_000002312204d050 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002312206a300_0 .net "Write_Data", 31 0, v0000023122040b40_0;  alias, 1 drivers
v0000023122069a40_0 .net "addr", 31 0, v0000023122041040_0;  alias, 1 drivers
v0000023122069ae0_0 .net "clk", 0 0, L_0000023121fb9590;  alias, 1 drivers
v0000023122069b80_0 .net "mem_out", 31 0, v000002312206ad00_0;  alias, 1 drivers
v000002312206a3a0_0 .net "mem_read", 0 0, v00000231220406e0_0;  alias, 1 drivers
v000002312206a260_0 .net "mem_write", 0 0, v0000023122041720_0;  alias, 1 drivers
S_000002312204d1e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002312204d050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000023122069d60 .array "DataMem", 1023 0, 31 0;
v0000023122069e00_0 .net "Data_In", 31 0, v0000023122040b40_0;  alias, 1 drivers
v000002312206ad00_0 .var "Data_Out", 31 0;
v000002312206abc0_0 .net "Write_en", 0 0, v0000023122041720_0;  alias, 1 drivers
v00000231220694a0_0 .net "addr", 31 0, v0000023122041040_0;  alias, 1 drivers
v0000023122069f40_0 .net "clk", 0 0, L_0000023121fb9590;  alias, 1 drivers
v00000231220697c0_0 .var/i "i", 31 0;
S_000002312204ba70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000023122070a80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023122070ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023122070af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023122070b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023122070b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023122070b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023122070bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023122070c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023122070c40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023122070c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023122070cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023122070ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023122070d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023122070d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023122070d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023122070dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023122070e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023122070e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023122070e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023122070ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023122070ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023122070f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023122070f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023122070f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023122070fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002312206b2a0_0 .net "MEM_ALU_OUT", 31 0, v0000023122041040_0;  alias, 1 drivers
v000002312206a620_0 .net "MEM_Data_mem_out", 31 0, v000002312206ad00_0;  alias, 1 drivers
v000002312206b340_0 .net "MEM_memread", 0 0, v00000231220406e0_0;  alias, 1 drivers
v000002312206a440_0 .net "MEM_opcode", 11 0, v0000023122040820_0;  alias, 1 drivers
v000002312206a800_0 .net "MEM_rd_ind", 4 0, v00000231220410e0_0;  alias, 1 drivers
v000002312206a580_0 .net "MEM_rd_indzero", 0 0, v0000023122041180_0;  alias, 1 drivers
v0000023122069fe0_0 .net "MEM_regwrite", 0 0, v0000023122040aa0_0;  alias, 1 drivers
v000002312206a8a0_0 .var "WB_ALU_OUT", 31 0;
v000002312206b3e0_0 .var "WB_Data_mem_out", 31 0;
v000002312206aa80_0 .var "WB_memread", 0 0;
v000002312206b7a0_0 .var "WB_rd_ind", 4 0;
v0000023122069540_0 .var "WB_rd_indzero", 0 0;
v000002312206ada0_0 .var "WB_regwrite", 0 0;
v000002312206ab20_0 .net "clk", 0 0, L_000002312209d1e0;  1 drivers
v000002312206b980_0 .var "hlt", 0 0;
v000002312206ae40_0 .net "rst", 0 0, v0000023122079f70_0;  alias, 1 drivers
E_0000023121fdad30 .event posedge, v0000023122041540_0, v000002312206ab20_0;
S_000002312204c0b0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000023121e19f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002312209cfb0 .functor AND 32, v000002312206b3e0_0, L_00000231220f14d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209d090 .functor NOT 1, v000002312206aa80_0, C4<0>, C4<0>, C4<0>;
L_000002312209d170 .functor AND 32, v000002312206a8a0_0, L_00000231220f2010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002312209d250 .functor OR 32, L_000002312209cfb0, L_000002312209d170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002312206aee0_0 .net "Write_Data_RegFile", 31 0, L_000002312209d250;  alias, 1 drivers
v000002312206af80_0 .net *"_ivl_0", 31 0, L_00000231220f14d0;  1 drivers
v000002312206b020_0 .net *"_ivl_2", 31 0, L_000002312209cfb0;  1 drivers
v000002312206b0c0_0 .net *"_ivl_4", 0 0, L_000002312209d090;  1 drivers
v000002312206b160_0 .net *"_ivl_6", 31 0, L_00000231220f2010;  1 drivers
v000002312206b200_0 .net *"_ivl_8", 31 0, L_000002312209d170;  1 drivers
v000002312206b480_0 .net "alu_out", 31 0, v000002312206a8a0_0;  alias, 1 drivers
v000002312206b520_0 .net "mem_out", 31 0, v000002312206b3e0_0;  alias, 1 drivers
v00000231220695e0_0 .net "mem_read", 0 0, v000002312206aa80_0;  alias, 1 drivers
LS_00000231220f14d0_0_0 .concat [ 1 1 1 1], v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0;
LS_00000231220f14d0_0_4 .concat [ 1 1 1 1], v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0;
LS_00000231220f14d0_0_8 .concat [ 1 1 1 1], v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0;
LS_00000231220f14d0_0_12 .concat [ 1 1 1 1], v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0;
LS_00000231220f14d0_0_16 .concat [ 1 1 1 1], v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0;
LS_00000231220f14d0_0_20 .concat [ 1 1 1 1], v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0;
LS_00000231220f14d0_0_24 .concat [ 1 1 1 1], v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0;
LS_00000231220f14d0_0_28 .concat [ 1 1 1 1], v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0, v000002312206aa80_0;
LS_00000231220f14d0_1_0 .concat [ 4 4 4 4], LS_00000231220f14d0_0_0, LS_00000231220f14d0_0_4, LS_00000231220f14d0_0_8, LS_00000231220f14d0_0_12;
LS_00000231220f14d0_1_4 .concat [ 4 4 4 4], LS_00000231220f14d0_0_16, LS_00000231220f14d0_0_20, LS_00000231220f14d0_0_24, LS_00000231220f14d0_0_28;
L_00000231220f14d0 .concat [ 16 16 0 0], LS_00000231220f14d0_1_0, LS_00000231220f14d0_1_4;
LS_00000231220f2010_0_0 .concat [ 1 1 1 1], L_000002312209d090, L_000002312209d090, L_000002312209d090, L_000002312209d090;
LS_00000231220f2010_0_4 .concat [ 1 1 1 1], L_000002312209d090, L_000002312209d090, L_000002312209d090, L_000002312209d090;
LS_00000231220f2010_0_8 .concat [ 1 1 1 1], L_000002312209d090, L_000002312209d090, L_000002312209d090, L_000002312209d090;
LS_00000231220f2010_0_12 .concat [ 1 1 1 1], L_000002312209d090, L_000002312209d090, L_000002312209d090, L_000002312209d090;
LS_00000231220f2010_0_16 .concat [ 1 1 1 1], L_000002312209d090, L_000002312209d090, L_000002312209d090, L_000002312209d090;
LS_00000231220f2010_0_20 .concat [ 1 1 1 1], L_000002312209d090, L_000002312209d090, L_000002312209d090, L_000002312209d090;
LS_00000231220f2010_0_24 .concat [ 1 1 1 1], L_000002312209d090, L_000002312209d090, L_000002312209d090, L_000002312209d090;
LS_00000231220f2010_0_28 .concat [ 1 1 1 1], L_000002312209d090, L_000002312209d090, L_000002312209d090, L_000002312209d090;
LS_00000231220f2010_1_0 .concat [ 4 4 4 4], LS_00000231220f2010_0_0, LS_00000231220f2010_0_4, LS_00000231220f2010_0_8, LS_00000231220f2010_0_12;
LS_00000231220f2010_1_4 .concat [ 4 4 4 4], LS_00000231220f2010_0_16, LS_00000231220f2010_0_20, LS_00000231220f2010_0_24, LS_00000231220f2010_0_28;
L_00000231220f2010 .concat [ 16 16 0 0], LS_00000231220f2010_1_0, LS_00000231220f2010_1_4;
    .scope S_000002312204ca10;
T_0 ;
    %wait E_0000023121fd9bf0;
    %load/vec4 v0000023122068aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023122066ac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023122066f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000023122067060_0;
    %assign/vec4 v0000023122066ac0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002312204d690;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023122069220_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000023122069220_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023122069220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %load/vec4 v0000023122069220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023122069220_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122068640, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002312204b8e0;
T_2 ;
    %wait E_0000023121fdb370;
    %load/vec4 v000002312206e540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002312205a110_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312205a070_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312206e9a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312206e2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312206e4a0_0, 0;
    %assign/vec4 v000002312206e860_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002312206e400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002312206e900_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002312205a110_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312205a070_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312206e9a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312206e2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312206e4a0_0, 0;
    %assign/vec4 v000002312206e860_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002312206e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002312206e720_0;
    %assign/vec4 v000002312205a070_0, 0;
    %load/vec4 v000002312206e5e0_0;
    %assign/vec4 v000002312205a110_0, 0;
    %load/vec4 v000002312206e720_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002312206e2c0_0, 0;
    %load/vec4 v000002312206e720_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002312206e860_0, 4, 5;
    %load/vec4 v000002312206e720_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002312206e720_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002312206e860_0, 4, 5;
    %load/vec4 v000002312206e720_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002312206e720_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002312206e720_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002312206e720_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002312206e720_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002312206e720_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002312206e4a0_0, 0;
    %load/vec4 v000002312206e720_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002312206e720_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002312206e9a0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002312206e720_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002312206e9a0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002312206e720_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002312206e9a0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002312204c6f0;
T_3 ;
    %wait E_0000023121fd9bf0;
    %load/vec4 v0000023122059990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023122059ad0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000023122059ad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023122059ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231220574b0, 0, 4;
    %load/vec4 v0000023122059ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023122059ad0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000231220577d0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000231220592b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000231220586d0_0;
    %load/vec4 v00000231220577d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231220574b0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231220574b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002312204c6f0;
T_4 ;
    %wait E_0000023121fdb1f0;
    %load/vec4 v00000231220577d0_0;
    %load/vec4 v0000023122059710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000231220577d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000231220592b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000231220586d0_0;
    %assign/vec4 v0000023122059530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023122059710_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000231220574b0, 4;
    %assign/vec4 v0000023122059530_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002312204c6f0;
T_5 ;
    %wait E_0000023121fdb1f0;
    %load/vec4 v00000231220577d0_0;
    %load/vec4 v0000023122057410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000231220577d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000231220592b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000231220586d0_0;
    %assign/vec4 v0000023122057b90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023122057410_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000231220574b0, 4;
    %assign/vec4 v0000023122057b90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002312204c6f0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002312204c880;
    %jmp t_0;
    .scope S_000002312204c880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023122057730_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000023122057730_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000023122057730_0;
    %ix/getv/s 4, v0000023122057730_0;
    %load/vec4a v00000231220574b0, 4;
    %ix/getv/s 4, v0000023122057730_0;
    %load/vec4a v00000231220574b0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023122057730_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023122057730_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002312204c6f0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002312204cd30;
T_7 ;
    %wait E_0000023121fdaaf0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231220556b0_0, 0, 32;
    %load/vec4 v00000231220559d0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000231220559d0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000231220557f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000231220556b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000231220559d0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000231220559d0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000231220559d0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000231220557f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000231220556b0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000231220557f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000231220557f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000231220556b0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002312204bc00;
T_8 ;
    %wait E_0000023121fd9bf0;
    %load/vec4 v00000231220534f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000231220543f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023122053ef0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023122053ef0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000231220543f0_0;
    %load/vec4 v0000023122053f90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000231220543f0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000231220543f0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000231220543f0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000231220543f0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000231220543f0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000231220543f0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002312204bc00;
T_9 ;
    %wait E_0000023121fd9bf0;
    %load/vec4 v00000231220534f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231220539f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023122052e10_0;
    %assign/vec4 v00000231220539f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002312204c560;
T_10 ;
    %wait E_0000023121fd9c30;
    %load/vec4 v0000023122055e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023122055ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023122056010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122056dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231220536d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023122053810_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023122053c70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000023122054850_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000023122052c30_0;
    %load/vec4 v0000023122054710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000023122052cd0_0;
    %load/vec4 v0000023122054710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000231220548f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000023122052af0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000023122052c30_0;
    %load/vec4 v0000023122054990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000023122052cd0_0;
    %load/vec4 v0000023122054990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122055ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122056010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122056dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231220536d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122053810_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000023122052b90_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122055ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023122056010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023122056dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231220536d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122053810_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023122055ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023122056010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122056dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231220536d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122053810_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002312204bd90;
T_11 ;
    %wait E_0000023121fda1b0;
    %load/vec4 v000002312204fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002312204fc00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204da40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204ebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204e9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204f340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204ff20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204dfe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204e940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204ed00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204f160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204e800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204fca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312204e6c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312204f840_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312204f480_0, 0;
    %assign/vec4 v000002312204ea80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002312204e4e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002312204eb20_0;
    %assign/vec4 v000002312204ea80_0, 0;
    %load/vec4 v000002312204eda0_0;
    %assign/vec4 v000002312204f480_0, 0;
    %load/vec4 v000002312204f660_0;
    %assign/vec4 v000002312204f840_0, 0;
    %load/vec4 v000002312204f700_0;
    %assign/vec4 v000002312204e6c0_0, 0;
    %load/vec4 v000002312204f520_0;
    %assign/vec4 v000002312204fca0_0, 0;
    %load/vec4 v000002312204f7a0_0;
    %assign/vec4 v000002312204e800_0, 0;
    %load/vec4 v000002312204eee0_0;
    %assign/vec4 v000002312204f160_0, 0;
    %load/vec4 v000002312204f0c0_0;
    %assign/vec4 v000002312204ed00_0, 0;
    %load/vec4 v000002312204e620_0;
    %assign/vec4 v000002312204e940_0, 0;
    %load/vec4 v000002312204dea0_0;
    %assign/vec4 v000002312204e3a0_0, 0;
    %load/vec4 v000002312204e580_0;
    %assign/vec4 v000002312204dfe0_0, 0;
    %load/vec4 v000002312204ec60_0;
    %assign/vec4 v000002312204ff20_0, 0;
    %load/vec4 v000002312204ef80_0;
    %assign/vec4 v000002312204f340_0, 0;
    %load/vec4 v000002312204f980_0;
    %assign/vec4 v000002312204e9e0_0, 0;
    %load/vec4 v000002312204ee40_0;
    %assign/vec4 v000002312204ebc0_0, 0;
    %load/vec4 v000002312204f5c0_0;
    %assign/vec4 v000002312204da40_0, 0;
    %load/vec4 v000002312204fd40_0;
    %assign/vec4 v000002312204fe80_0, 0;
    %load/vec4 v000002312204dc20_0;
    %assign/vec4 v000002312204fa20_0, 0;
    %load/vec4 v000002312204ffc0_0;
    %assign/vec4 v000002312204fc00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002312204fc00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204da40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204ebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204e9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204f340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204ff20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204dfe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204e940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312204ed00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204f160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204e800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312204fca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312204e6c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312204f840_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312204f480_0, 0;
    %assign/vec4 v000002312204ea80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002312204c240;
T_12 ;
    %wait E_0000023121fd9af0;
    %load/vec4 v00000231220540d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000023122051320_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023122051780_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023122050f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122050ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000231220511e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000231220507e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000231220504c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122050e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122050740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000231220506a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122051000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122050880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023122051500_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000231220513c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000231220501a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023122050560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023122050920_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023122051460_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000023122051280_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023122050c40_0, 0;
    %assign/vec4 v00000231220509c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023122054350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002312204dd60_0;
    %assign/vec4 v00000231220509c0_0, 0;
    %load/vec4 v000002312204de00_0;
    %assign/vec4 v0000023122050c40_0, 0;
    %load/vec4 v0000023122050600_0;
    %assign/vec4 v0000023122051280_0, 0;
    %load/vec4 v0000023122050a60_0;
    %assign/vec4 v0000023122051460_0, 0;
    %load/vec4 v0000023122051140_0;
    %assign/vec4 v0000023122050920_0, 0;
    %load/vec4 v0000023122050ba0_0;
    %assign/vec4 v0000023122050560_0, 0;
    %load/vec4 v000002312204e080_0;
    %assign/vec4 v00000231220501a0_0, 0;
    %load/vec4 v00000231220510a0_0;
    %assign/vec4 v00000231220513c0_0, 0;
    %load/vec4 v0000023122050380_0;
    %assign/vec4 v0000023122051500_0, 0;
    %load/vec4 v0000023122050b00_0;
    %assign/vec4 v0000023122050880_0, 0;
    %load/vec4 v0000023122051640_0;
    %assign/vec4 v0000023122051000_0, 0;
    %load/vec4 v00000231220502e0_0;
    %assign/vec4 v00000231220506a0_0, 0;
    %load/vec4 v0000023122050100_0;
    %assign/vec4 v0000023122050740_0, 0;
    %load/vec4 v0000023122050240_0;
    %assign/vec4 v0000023122050e20_0, 0;
    %load/vec4 v0000023122050d80_0;
    %assign/vec4 v00000231220504c0_0, 0;
    %load/vec4 v00000231220516e0_0;
    %assign/vec4 v00000231220507e0_0, 0;
    %load/vec4 v00000231220515a0_0;
    %assign/vec4 v00000231220511e0_0, 0;
    %load/vec4 v0000023122050420_0;
    %assign/vec4 v0000023122050ce0_0, 0;
    %load/vec4 v000002312204e1c0_0;
    %assign/vec4 v0000023122050f60_0, 0;
    %load/vec4 v000002312204e120_0;
    %assign/vec4 v0000023122051780_0, 0;
    %load/vec4 v0000023122050ec0_0;
    %assign/vec4 v0000023122051320_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000023122051320_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023122051780_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023122050f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122050ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000231220511e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000231220507e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000231220504c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122050e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122050740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000231220506a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122051000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122050880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023122051500_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000231220513c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000231220501a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023122050560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023122050920_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023122051460_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000023122051280_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023122050c40_0, 0;
    %assign/vec4 v00000231220509c0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023121e4d8a0;
T_13 ;
    %wait E_0000023121fda370;
    %load/vec4 v0000023122042850_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000231220427b0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023121e502d0;
T_14 ;
    %wait E_0000023121fd9eb0;
    %load/vec4 v0000023122042350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000023122042710_0;
    %pad/u 33;
    %load/vec4 v0000023122043cf0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000231220423f0_0, 0;
    %assign/vec4 v0000023122044150_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000023122042710_0;
    %pad/u 33;
    %load/vec4 v0000023122043cf0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000231220423f0_0, 0;
    %assign/vec4 v0000023122044150_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000023122042710_0;
    %pad/u 33;
    %load/vec4 v0000023122043cf0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000231220423f0_0, 0;
    %assign/vec4 v0000023122044150_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000023122042710_0;
    %pad/u 33;
    %load/vec4 v0000023122043cf0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000231220423f0_0, 0;
    %assign/vec4 v0000023122044150_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000023122042710_0;
    %pad/u 33;
    %load/vec4 v0000023122043cf0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000231220423f0_0, 0;
    %assign/vec4 v0000023122044150_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000023122042710_0;
    %pad/u 33;
    %load/vec4 v0000023122043cf0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000231220423f0_0, 0;
    %assign/vec4 v0000023122044150_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000023122043cf0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000023122044150_0;
    %load/vec4 v0000023122043cf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000023122042710_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000023122043cf0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000023122043cf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000023122044150_0, 0;
    %load/vec4 v0000023122042710_0;
    %ix/getv 4, v0000023122043cf0_0;
    %shiftl 4;
    %assign/vec4 v00000231220423f0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000023122043cf0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000023122044150_0;
    %load/vec4 v0000023122043cf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000023122042710_0;
    %load/vec4 v0000023122043cf0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000023122043cf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000023122044150_0, 0;
    %load/vec4 v0000023122042710_0;
    %ix/getv 4, v0000023122043cf0_0;
    %shiftr 4;
    %assign/vec4 v00000231220423f0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122044150_0, 0;
    %load/vec4 v0000023122042710_0;
    %load/vec4 v0000023122043cf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000231220423f0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023122044150_0, 0;
    %load/vec4 v0000023122043cf0_0;
    %load/vec4 v0000023122042710_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000231220423f0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000023121d26b50;
T_15 ;
    %wait E_0000023121fd9d70;
    %load/vec4 v0000023122041540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000023122041180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122040aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023122041720_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000231220406e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000023122040820_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000231220410e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023122040b40_0, 0;
    %assign/vec4 v0000023122041040_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023121f62fd0_0;
    %assign/vec4 v0000023122041040_0, 0;
    %load/vec4 v0000023122040a00_0;
    %assign/vec4 v0000023122040b40_0, 0;
    %load/vec4 v0000023122041220_0;
    %assign/vec4 v00000231220410e0_0, 0;
    %load/vec4 v0000023121f3ee10_0;
    %assign/vec4 v0000023122040820_0, 0;
    %load/vec4 v0000023121f63c50_0;
    %assign/vec4 v00000231220406e0_0, 0;
    %load/vec4 v0000023121f3e910_0;
    %assign/vec4 v0000023122041720_0, 0;
    %load/vec4 v0000023122040320_0;
    %assign/vec4 v0000023122040aa0_0, 0;
    %load/vec4 v0000023122040e60_0;
    %assign/vec4 v0000023122041180_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002312204d1e0;
T_16 ;
    %wait E_0000023121fdb1f0;
    %load/vec4 v000002312206abc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000023122069e00_0;
    %load/vec4 v00000231220694a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122069d60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002312204d1e0;
T_17 ;
    %wait E_0000023121fdb1f0;
    %load/vec4 v00000231220694a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023122069d60, 4;
    %assign/vec4 v000002312206ad00_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002312204d1e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231220697c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000231220697c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000231220697c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023122069d60, 0, 4;
    %load/vec4 v00000231220697c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231220697c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002312204d1e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000231220697c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000231220697c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000231220697c0_0;
    %load/vec4a v0000023122069d60, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000231220697c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000231220697c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000231220697c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002312204ba70;
T_20 ;
    %wait E_0000023121fdad30;
    %load/vec4 v000002312206ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000023122069540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312206b980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312206ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002312206aa80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002312206b7a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002312206b3e0_0, 0;
    %assign/vec4 v000002312206a8a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002312206b2a0_0;
    %assign/vec4 v000002312206a8a0_0, 0;
    %load/vec4 v000002312206a620_0;
    %assign/vec4 v000002312206b3e0_0, 0;
    %load/vec4 v000002312206b340_0;
    %assign/vec4 v000002312206aa80_0, 0;
    %load/vec4 v000002312206a800_0;
    %assign/vec4 v000002312206b7a0_0, 0;
    %load/vec4 v0000023122069fe0_0;
    %assign/vec4 v000002312206ada0_0, 0;
    %load/vec4 v000002312206a580_0;
    %assign/vec4 v0000023122069540_0, 0;
    %load/vec4 v000002312206a440_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002312206b980_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000023121e19f50;
T_21 ;
    %wait E_0000023121fda730;
    %load/vec4 v0000023122079e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002312207b230_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002312207b230_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002312207b230_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000023121fe8930;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023122079d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023122079f70_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000023121fe8930;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000023122079d90_0;
    %inv;
    %assign/vec4 v0000023122079d90_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000023121fe8930;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023122079f70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023122079f70_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000231220799d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
