/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [32:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [7:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [4:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_2z ? celloutsig_0_1z[0] : celloutsig_0_4z;
  assign celloutsig_0_15z = celloutsig_0_7z ? celloutsig_0_5z : celloutsig_0_6z[4];
  assign celloutsig_1_7z = ~(in_data[186] & celloutsig_1_6z[1]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_4z = ~(in_data[19] | celloutsig_0_0z[16]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[4] | celloutsig_0_0z[9]);
  assign celloutsig_0_40z = ~celloutsig_0_16z[1];
  assign celloutsig_0_10z = celloutsig_0_5z | ~(celloutsig_0_0z[21]);
  assign celloutsig_1_0z = in_data[132] | in_data[159];
  assign celloutsig_0_8z = in_data[5] | celloutsig_0_7z;
  assign celloutsig_0_3z = celloutsig_0_2z ^ celloutsig_0_0z[18];
  assign celloutsig_0_41z = ~(celloutsig_0_25z[4] ^ celloutsig_0_35z);
  assign celloutsig_0_24z = ~(celloutsig_0_18z ^ celloutsig_0_20z);
  assign celloutsig_0_6z = { in_data[72:64], celloutsig_0_4z } + { in_data[48:40], celloutsig_0_3z };
  assign celloutsig_0_12z = { in_data[76:71], celloutsig_0_9z, celloutsig_0_7z } & { celloutsig_0_6z[5:0], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_11z = { celloutsig_1_8z[2:0], celloutsig_1_7z } / { 1'h1, celloutsig_1_9z[11:10], celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_1z[2:0], celloutsig_0_3z, celloutsig_0_7z } == { celloutsig_0_6z[3:1], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_16z = celloutsig_0_11z[3] ? celloutsig_0_12z[4:1] : { celloutsig_0_1z[2:1], celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_5z = { in_data[79:76], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } !== { celloutsig_0_1z[6:1], celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_6z[3:1], celloutsig_0_18z, celloutsig_0_5z } !== in_data[87:83];
  assign celloutsig_0_20z = { celloutsig_0_1z[3:1], celloutsig_0_1z } !== { in_data[17:10], celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_1_18z = & { celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_3z[3] };
  assign celloutsig_0_35z = | in_data[32:29];
  assign celloutsig_1_2z = in_data[164:159] >> { in_data[136:135], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_6z[8:6], celloutsig_0_24z, celloutsig_0_9z } >>> celloutsig_0_11z[5:1];
  assign celloutsig_1_19z = celloutsig_1_6z[16:4] - { celloutsig_1_6z[14:7], celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[89:83] - celloutsig_0_0z[22:16];
  assign celloutsig_1_4z = ~((celloutsig_1_0z & in_data[102]) | in_data[124]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z[1] & celloutsig_1_1z) | celloutsig_1_4z);
  assign celloutsig_1_10z = ~((in_data[176] & celloutsig_1_0z) | celloutsig_1_4z);
  assign celloutsig_1_16z = ~((celloutsig_1_3z[20] & celloutsig_1_8z[4]) | celloutsig_1_11z[3]);
  assign celloutsig_0_18z = ~((celloutsig_0_12z[4] & celloutsig_0_5z) | celloutsig_0_6z[3]);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 33'h000000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[37:5];
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_8z = { celloutsig_1_3z[12:11], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 8'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_1z };
  assign { celloutsig_1_3z[7], celloutsig_1_3z[13:12], celloutsig_1_3z[6:5], celloutsig_1_3z[11], celloutsig_1_3z[4], celloutsig_1_3z[10], celloutsig_1_3z[3], celloutsig_1_3z[9], celloutsig_1_3z[2], celloutsig_1_3z[8], celloutsig_1_3z[0], celloutsig_1_3z[17:16], celloutsig_1_3z[1], celloutsig_1_3z[15], celloutsig_1_3z[30:18] } = { celloutsig_1_2z[5], celloutsig_1_2z[5:4], celloutsig_1_2z[4:3], celloutsig_1_2z[3:2], celloutsig_1_2z[2:1], celloutsig_1_2z[1:0], celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, in_data[155:143] } ~^ { celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_2z[5], celloutsig_1_0z, celloutsig_1_2z[5:4], celloutsig_1_2z[4:3], celloutsig_1_2z[3:2], celloutsig_1_2z[2:0], in_data[122:121], celloutsig_1_2z[1], in_data[120], in_data[135:123] };
  assign { celloutsig_1_6z[3:1], celloutsig_1_6z[16:4] } = { celloutsig_1_3z[17:15], celloutsig_1_3z[30:18] } ~^ { in_data[163:162], celloutsig_1_5z, in_data[176:164] };
  assign { celloutsig_1_9z[1], celloutsig_1_9z[7:6], celloutsig_1_9z[0], celloutsig_1_9z[5:2], celloutsig_1_9z[11:9], celloutsig_1_9z[14:12] } = ~ { celloutsig_1_3z[7], celloutsig_1_3z[13:12], celloutsig_1_3z[6], celloutsig_1_3z[11:8], celloutsig_1_3z[17:15], celloutsig_1_3z[20:18] };
  assign celloutsig_1_3z[14] = 1'h1;
  assign celloutsig_1_6z[0] = celloutsig_1_1z;
  assign celloutsig_1_9z[8] = 1'h0;
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
