
<EDKPROJECT ARCH="virtex2p" EDKVERSION="7.1.2" PART="xc2vp100ff1704-6" PROJECTSRC="C:/CMC/AP1100_design/baseline-ap1100_CMC/system.xmp" TIMESTAMP="Thu Feb 02 14:53:35 2006
">

  <MHSINFO>
    <GLOBALPORTS>
      <GPORT DIR="I" PRTNAME="fpga_rst_n" PRTNUMBER="1" SIGIS="" SIGNAME="FPGA_rst_n"/>
      <GPORT DIR="I" IOB_STATE="BUF" PRTNAME="fpga_opb_clk" PRTNUMBER="2" SIGIS="" SIGNAME="fpga_opb_clk"/>
      <GPORT DIR="I" IOB_STATE="BUF" PRTNAME="fpga_plb_clk" PRTNUMBER="3" SIGIS="" SIGNAME="fpga_plb_clk"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="7" PRTNAME="fpga_test_led" PRTNUMBER="48" SIGIS="" SIGNAME="fpga_test_led"/>
      <GPORT DIR="I" PRTNAME="fpga_test_switch_0" PRTNUMBER="4" SIGIS="" SIGNAME="fpga_test_switch_0"/>
      <GPORT DIR="I" PRTNAME="fpga_test_switch_1" PRTNUMBER="5" SIGIS="" SIGNAME="fpga_test_switch_1"/>
      <GPORT DIR="I" PRTNAME="fpga_test_switch_2" PRTNUMBER="6" SIGIS="" SIGNAME="fpga_test_switch_2"/>
      <GPORT DIR="I" PRTNAME="fpga_test_switch_3" PRTNUMBER="7" SIGIS="" SIGNAME="fpga_test_switch_3"/>
      <GPORT DIR="I" PRTNAME="fpga_test_switch_4" PRTNUMBER="8" SIGIS="" SIGNAME="fpga_test_switch_4"/>
      <GPORT DIR="I" PRTNAME="fpga_test_switch_5" PRTNUMBER="9" SIGIS="" SIGNAME="fpga_test_switch_5"/>
      <GPORT DIR="I" PRTNAME="fpga_test_switch_6" PRTNUMBER="10" SIGIS="" SIGNAME="fpga_test_switch_6"/>
      <GPORT DIR="I" PRTNAME="fpga_test_switch_7" PRTNUMBER="11" SIGIS="" SIGNAME="fpga_test_switch_7"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="24" PRTNAME="lbus_addr" PRTNUMBER="29" SIGIS="" SIGNAME="lbus_addr"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="15" PRTNAME="lbus_data" PRTNUMBER="30" SIGIS="" SIGNAME="lbus_data"/>
      <GPORT DIR="IO" PRTNAME="lbus_oe_n" PRTNUMBER="31" SIGIS="" SIGNAME="lbus_oe_n"/>
      <GPORT DIR="IO" PRTNAME="lbus_we_n" PRTNUMBER="32" SIGIS="" SIGNAME="lbus_we_n"/>
      <GPORT DIR="O" PRTNAME="flash_cs_n" PRTNUMBER="49" SIGIS="" SIGNAME="flash_cs_n"/>
      <GPORT DIR="IO" PRTNAME="fpga_config_flash_cs_n" PRTNUMBER="33" SIGIS="" SIGNAME="con_flash_cs_n"/>
      <GPORT DIR="I" PRTNAME="cpld_br_n" PRTNUMBER="12" SIGIS="" SIGNAME="cpld_br_n"/>
      <GPORT DIR="O" PRTNAME="cpld_bg_n" PRTNUMBER="50" SIGIS="" SIGNAME="cpld_bg_n"/>
      <GPORT DIR="O" PRTNAME="cpld_cs_n" PRTNUMBER="51" SIGIS="" SIGNAME="cpld_cs_n"/>
      <GPORT DIR="I" PRTNAME="sysace_irq" PRTNUMBER="13" SIGIS="" SIGNAME="sysace_irq"/>
      <GPORT DIR="O" PRTNAME="sysace_cs_n" PRTNUMBER="52" SIGIS="" SIGNAME="sysace_cs_n"/>
      <GPORT DIR="I" PRTNAME="uart1_sin" PRTNUMBER="14" SIGIS="" SIGNAME="UART1_sin"/>
      <GPORT DIR="O" PRTNAME="uart1_sout" PRTNUMBER="53" SIGIS="" SIGNAME="UART1_sout"/>
      <GPORT DIR="I" IOB_STATE="BUF" PRTNAME="ddr1_clk_fb" PRTNUMBER="15" SIGIS="" SIGNAME="DDR1_clk_fb"/>
      <GPORT DIR="O" PRTNAME="ddr1_clk" PRTNUMBER="54" SIGIS="" SIGNAME="DDR1_clk"/>
      <GPORT DIR="O" PRTNAME="ddr1_clk_n" PRTNUMBER="55" SIGIS="" SIGNAME="DDR1_clk_n"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="12" PRTNAME="ddr1_addr" PRTNUMBER="56" SIGIS="" SIGNAME="DDR1_addr"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="1" PRTNAME="ddr1_ba" PRTNUMBER="57" SIGIS="" SIGNAME="DDR1_ba"/>
      <GPORT DIR="O" PRTNAME="ddr1_ras_n" PRTNUMBER="58" SIGIS="" SIGNAME="DDR1_ras_n"/>
      <GPORT DIR="O" PRTNAME="ddr1_cas_n" PRTNUMBER="59" SIGIS="" SIGNAME="DDR1_cas_n"/>
      <GPORT DIR="O" PRTNAME="ddr1_we_n" PRTNUMBER="60" SIGIS="" SIGNAME="DDR1_we_n"/>
      <GPORT DIR="O" PRTNAME="ddr1_cs_n" PRTNUMBER="61" SIGIS="" SIGNAME="DDR1_cs_n"/>
      <GPORT DIR="O" PRTNAME="ddr1_cke" PRTNUMBER="62" SIGIS="" SIGNAME="DDR1_cke"/>
      <GPORT DIR="O" ENDIAN="LITTLE" LSB="0" MSB="3" PRTNAME="ddr1_dm" PRTNUMBER="63" SIGIS="" SIGNAME="DDR1_dm"/>
      <GPORT DIR="IO" ENDIAN="LITTLE" LSB="0" MSB="3" PRTNAME="ddr1_dqs" PRTNUMBER="34" SIGIS="" SIGNAME="DDR1_dqs"/>
      <GPORT DIR="IO" ENDIAN="LITTLE" LSB="0" MSB="31" PRTNAME="ddr1_dq" PRTNUMBER="35" SIGIS="" SIGNAME="DDR1_dq"/>
      <GPORT DIR="I" PRTNAME="psb_bg_n" PRTNUMBER="16" SIGIS="" SIGNAME="PSB_bg_n"/>
      <GPORT DIR="I" PRTNAME="psb_dbg_n" PRTNUMBER="17" SIGIS="" SIGNAME="PSB_dbg_n"/>
      <GPORT DIR="I" PRTNAME="ps2_int0_n" PRTNUMBER="18" SIGIS="" SIGNAME="PS2_int0_n"/>
      <GPORT DIR="I" PRTNAME="ps2_int1_n" PRTNUMBER="19" SIGIS="" SIGNAME="PS2_int1_n"/>
      <GPORT DIR="I" PRTNAME="ps2_int2_n" PRTNUMBER="20" SIGIS="" SIGNAME="PS2_int2_n"/>
      <GPORT DIR="I" PRTNAME="ps2_int3_n" PRTNUMBER="21" SIGIS="" SIGNAME="PS2_int3_n"/>
      <GPORT DIR="I" PRTNAME="ps2_int4_n" PRTNUMBER="22" SIGIS="" SIGNAME="PS2_int4_n"/>
      <GPORT DIR="I" PRTNAME="ps2_int5_n" PRTNUMBER="23" SIGIS="" SIGNAME="PS2_int5_n"/>
      <GPORT DIR="O" PRTNAME="psb_br_n" PRTNUMBER="64" SIGIS="" SIGNAME="PSB_br_n"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="31" PRTNAME="psb_a" PRTNUMBER="36" SIGIS="" SIGNAME="PSB_a"/>
      <GPORT DIR="IO" PRTNAME="psb_abb_n" PRTNUMBER="37" SIGIS="" SIGNAME="PSB_abb_n"/>
      <GPORT DIR="IO" PRTNAME="psb_artry_n" PRTNUMBER="38" SIGIS="" SIGNAME="PSB_artry_n"/>
      <GPORT DIR="IO" PRTNAME="psb_aack_n" PRTNUMBER="39" SIGIS="" SIGNAME="PSB_aack_n"/>
      <GPORT DIR="IO" PRTNAME="psb_tbst_n" PRTNUMBER="40" SIGIS="" SIGNAME="PSB_tbst_n"/>
      <GPORT DIR="IO" PRTNAME="psb_dbb_n" PRTNUMBER="41" SIGIS="" SIGNAME="PSB_dbb_n"/>
      <GPORT DIR="IO" PRTNAME="psb_ts_n" PRTNUMBER="42" SIGIS="" SIGNAME="PSB_ts_n"/>
      <GPORT DIR="IO" PRTNAME="psb_ta_n" PRTNUMBER="43" SIGIS="" SIGNAME="PSB_ta_n"/>
      <GPORT DIR="IO" PRTNAME="psb_tea_n" PRTNUMBER="44" SIGIS="" SIGNAME="PSB_tea_n"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="3" PRTNAME="psb_tsiz" PRTNUMBER="45" SIGIS="" SIGNAME="PSB_tsiz"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="4" PRTNAME="psb_tt" PRTNUMBER="46" SIGIS="" SIGNAME="PSB_tt"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="63" PRTNAME="psb_data" PRTNUMBER="47" SIGIS="" SIGNAME="PSB_d"/>
      <GPORT DIR="I" PRTNAME="pmc_inta_n" PRTNUMBER="24" SIGIS="" SIGNAME="PMC_inta_n"/>
      <GPORT DIR="I" PRTNAME="pmc_intb_n" PRTNUMBER="25" SIGIS="" SIGNAME="PMC_intb_n"/>
      <GPORT DIR="I" PRTNAME="pmc_intc_n" PRTNUMBER="26" SIGIS="" SIGNAME="PMC_intc_n"/>
      <GPORT DIR="I" PRTNAME="pmc_intd_n" PRTNUMBER="27" SIGIS="" SIGNAME="PMC_intd_n"/>
      <GPORT DIR="I" PRTNAME="fpga_therm" PRTNUMBER="28" SIGIS="" SIGNAME="fpga_therm"/>
    </GLOBALPORTS>
    <MODULES>
      <MODULE HW_VER="1.00.a" INSTANCE="clock_reset_block" IOCONNECT="TRUE" MODCLASS="IP" MODTYPE="ap1000_bp_clock_reset_generation">
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLKPLB" PRTNUMBER="5" SIGNAME="CLKPLB"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_CLKFB_90" PRTNUMBER="6" SIGNAME="DDR1_CLKFB_90"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_CLKPLB_90" PRTNUMBER="7" SIGNAME="DDR_CLKPLB_90"/>
        <MPORT DIR="I" IOB_STATE="BUF" PRTNAME="ddr_clk_fb" PRTNUMBER="1" SIGNAME="DDR1_clk_fb"/>
        <MPORT DIR="I" IOB_STATE="BUF" PRTNAME="fpga_opb_clk" PRTNUMBER="2" SIGNAME="fpga_opb_clk"/>
        <MPORT DIR="I" IOB_STATE="BUF" PRTNAME="fpga_plb_clk" PRTNUMBER="3" SIGNAME="fpga_plb_clk"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="async_fpga_rst_n" PRTNUMBER="4" SIGNAME="FPGA_rst_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLKOPB" PRTNUMBER="8" SIGNAME="CLKOPB"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLKCPU" PRTNUMBER="9" SIGNAME="CLKCPU"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="RSTCPU" PRTNUMBER="10" SIGNAME="RSTCPU"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="RSTOPB" PRTNUMBER="11" SIGNAME="RSTOPB"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="RSTPLB" PRTNUMBER="12" SIGNAME="RSTPLB"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="44096" TYPE="Slices" USED="6"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="Slice Flip Flops" USED="9"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="5"/>
          <RESOURCE PERCENT="1" TOTAL="1040" TYPE="bonded IOBs" USED="12"/>
          <RESOURCE PERCENT="31" TOTAL="16" TYPE="GCLKs" USED="5"/>
          <RESOURCE PERCENT="25" TOTAL="12" TYPE="DCM_ADVs" USED="3"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="438.789">
          <MTIMECLK SIGNAME="fpga_opb_clk"/>
          <MTIMECLK SIGNAME="fpga_plb_clk"/>
        </MTIMING>
      </MODULE>
      <MODULE HW_VER="2.00.c" INSTANCE="ppc405_i" MODCLASS="PROCESSOR" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" MODTYPE="ppc405" PROCTYPE="POWERPC">
        <MPARM CHANGE_USER="TRUE" PNAME="C_ISOCM_DCR_BASEADDR" VALUE="0b1000010000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b1000010011"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DSOCM_DCR_BASEADDR" VALUE="0b1000100000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b1000100011"/>
        <MPARM PNAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
        <MPARM PNAME="C_DETERMINISTIC_MULT" VALUE="0"/>
        <MPARM PNAME="C_MMU_ENABLE" VALUE="1"/>
        <MPARM PNAME="C_DCR_RESYNC" VALUE="0"/>
        <BUSINTERFACE BIFNAME="MDCR" BIFRANK="MASTER" BUSDOMAIN="DCR" BUSNAME="dcr_bus"/>
        <BUSINTERFACE BIFNAME="DPLB" BIFRANK="MASTER" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb_bus"/>
        <BUSINTERFACE BIFNAME="IPLB" BIFRANK="MASTER" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb_bus"/>
        <BUSINTERFACE BIFNAME="JTAGPPC" BIFRANK="TRANSPARENT" BUSNAME="jtagppc0"/>
        <ADDRSPACE>
          <RANGE BASE="0B1000100000" BNAME="C_DSOCM_DCR_BASEADDR" HIGH="0B1000100011" HNAME="C_DSOCM_DCR_HIGHADDR"/>
          <RANGE BASE="0B1000010000" BNAME="C_ISOCM_DCR_BASEADDR" HIGH="0B1000010011" HNAME="C_ISOCM_DCR_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETCORE" PRTNUMBER="1" SIGNAME="RSTCPU"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETSYS" PRTNUMBER="2" SIGNAME="RSTCPU"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETCHIP" PRTNUMBER="3" SIGNAME="RSTCPU"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CPMC405CLOCK" PRTNUMBER="4" SIGIS="CLK" SIGNAME="CLKCPU"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="EICC405EXTINPUTIRQ" PRTNUMBER="5" SIGIS="INTERRUPT" SIGNAME="Irq"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CPMC405JTAGCLKEN" PRTNUMBER="6" SIGNAME="net_vcc"/>
        <MEMORYMAP>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0B0000000000" BNAME="C_BASEADDR" BVALUE="0" HIGH="0B0011111111" HNAME="C_HIGHADDR" HVALUE="0" INSTANCE="plb_bus" MEMSIZE="1"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0B0100000000" BNAME="C_DCR_BASEADDR" BVALUE="0" HIGH="0B0111111111" HNAME="C_DCR_HIGHADDR" HVALUE="0" INSTANCE="plb2opb_bridge_i" MEMSIZE="1"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x20000000" BNAME="C_RNG0_BASEADDR" BVALUE="536870912" HIGH="0x27FFFFFF" HNAME="C_RNG0_HIGHADDR" HVALUE="671088639" INSTANCE="plb2opb_bridge_i" MEMSIZE="134217728"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x28000000" BNAME="C_RNG1_BASEADDR" BVALUE="671088640" HIGH="0x29FFFFFF" HNAME="C_RNG1_HIGHADDR" HVALUE="704643071" INSTANCE="plb2opb_bridge_i" MEMSIZE="33554432"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x4C000000" BNAME="C_RNG2_BASEADDR" BVALUE="1275068416" HIGH="0x4FFFFFFF" HNAME="C_RNG2_HIGHADDR" HVALUE="1342177279" INSTANCE="plb2opb_bridge_i" MEMSIZE="67108864"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x00000000" BNAME="C_BASEADDR" BVALUE="0" HIGH="0x1FFFFFFF" HNAME="C_HIGHADDR" HVALUE="536870911" INSTANCE="plb_ddr_controller_i" MEMSIZE="536870912"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0xFFFF0000" BNAME="C_BASEADDR" BVALUE="4294901760" HIGH="0xFFFFFFFF" HNAME="C_HIGHADDR" HVALUE="4294967295" INSTANCE="plb_bram_if_cntlr_i" MEMSIZE="65536"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x4D000000" BNAME="C_BASEADDR" BVALUE="1291845632" HIGH="0x4DFFFFFF" HNAME="C_HIGHADDR" HVALUE="1308622847" INSTANCE="opb_intc_i" MEMSIZE="16777216"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x4C000000" BNAME="C_BASEADDR" BVALUE="1275068416" HIGH="0x4CFFFFFF" HNAME="C_HIGHADDR" HVALUE="1291845631" INSTANCE="opb_uart16550_i" MEMSIZE="16777216"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x30000000" BNAME="C_BASEADDR" BVALUE="805306368" HIGH="0x3FFFFFFF" HNAME="C_HIGHADDR" HVALUE="1073741823" INSTANCE="plb_psb_bridge_i" MEMSIZE="268435456"/>
        </MEMORYMAP>
        <MDRESOURCES>
          <RESOURCE PERCENT="82" TOTAL="1040" TYPE="bonded IOBs" USED="855"/>
          <RESOURCE PERCENT="50" TOTAL="2" TYPE="PPC405s" USED="1"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE BUSINDEX="0" BUSTYPE="PLB" HW_VER="1.01.a" INSTANCE="plb_bus" MODCLASS="BUS" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_01_a/doc/plb_v34.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/doc/html/api/index.html" MODTYPE="plb_v34">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="3"/>
        <MPARM PNAME="C_PLB_NUM_SLAVES" VALUE="4"/>
        <MPARM PNAME="C_PLB_MID_WIDTH" VALUE="2"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_DCR_INTFCE" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0b0000000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0b0011111111"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SDCR" BIFRANK="SLAVE" BUSDOMAIN="DCR" BUSNAME="dcr_bus"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0B0000000000" BNAME="C_BASEADDR" HIGH="0B0011111111" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="RSTPLB"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="CLKPLB"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="1" TOTAL="44096" TYPE="Slices" USED="497"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="Slice Flip Flops" USED="263"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="791"/>
          <RESOURCE PERCENT="120" TOTAL="1040" TYPE="bonded IOBs" USED="1249"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="155.812">
          <MTIMECLK SIGNAME="PLB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.c" INSTANCE="plb_ddr_controller_i" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODTYPE="modified_plb_ddr_controller">
        <MPARM PNAME="C_DQS_PULLUPS" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_INCLUDE_BURST_CACHELN_SUPPORT" VALUE="1"/>
        <MPARM PNAME="C_REG_DIMM" VALUE="0"/>
        <MPARM PNAME="C_DDR_TMRD" VALUE="15000"/>
        <MPARM PNAME="C_DDR_TWR" VALUE="15000"/>
        <MPARM PNAME="C_DDR_TWTR" VALUE="1"/>
        <MPARM PNAME="C_DDR_TRAS" VALUE="40000"/>
        <MPARM PNAME="C_DDR_TRC" VALUE="65000"/>
        <MPARM PNAME="C_DDR_TRFC" VALUE="75000"/>
        <MPARM PNAME="C_DDR_TRCD" VALUE="20000"/>
        <MPARM PNAME="C_DDR_TRRD" VALUE="15000"/>
        <MPARM PNAME="C_DDR_TREFC" VALUE="70000000"/>
        <MPARM PNAME="C_DDR_TREFI" VALUE="7800000"/>
        <MPARM PNAME="C_DDR_TRP" VALUE="20000"/>
        <MPARM PNAME="C_DDR_CAS_LAT" VALUE="2"/>
        <MPARM PNAME="C_DDR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_DDR_AWIDTH" VALUE="13"/>
        <MPARM PNAME="C_DDR_COL_AWIDTH" VALUE="9"/>
        <MPARM PNAME="C_DDR_BANK_AWIDTH" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_PLB_CLK_PERIOD_PS" VALUE="12500"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x00000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x1FFFFFFF"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="3"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_MID_WIDTH" VALUE="2"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_SIM_INIT_TIME_PS" VALUE="200000000"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb_bus"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x00000000" BNAME="C_BASEADDR" HIGH="0x1FFFFFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="CLKPLB"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Clk90_in" PRTNUMBER="2" SIGNAME="DDR_CLKPLB_90"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="DDR_Clk90_in" PRTNUMBER="3" SIGNAME="DDR1_CLKFB_90"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_Clk" PRTNUMBER="6" SIGNAME="DDR1_clk"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_Clkn" PRTNUMBER="7" SIGNAME="DDR1_clk_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_RASn" PRTNUMBER="8" SIGNAME="DDR1_ras_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_CASn" PRTNUMBER="9" SIGNAME="DDR1_cas_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_WEn" PRTNUMBER="10" SIGNAME="DDR1_we_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_CSn" PRTNUMBER="11" SIGNAME="DDR1_cs_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_CKE" PRTNUMBER="12" SIGNAME="DDR1_cke"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="12" PRTNAME="DDR_Addr" PRTNUMBER="13" SIGNAME="DDR1_addr"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="1" PRTNAME="DDR_BankAddr" PRTNUMBER="14" SIGNAME="DDR1_ba"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="3" PRTNAME="DDR_DM" PRTNUMBER="15" SIGNAME="DDR1_dm"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="31" PRTNAME="DDR_DQ" PRTNUMBER="4" SIGNAME="DDR1_dq"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="3" PRTNAME="DDR_DQS" PRTNUMBER="5" SIGNAME="DDR1_dqs"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="1" TOTAL="44096" TYPE="Slices" USED="831"/>
          <RESOURCE PERCENT="1" TOTAL="88192" TYPE="Slice Flip Flops" USED="928"/>
          <RESOURCE PERCENT="1" TOTAL="88192" TYPE="4 input LUTs" USED="894"/>
          <RESOURCE PERCENT="34" TOTAL="1040" TYPE="bonded IOBs" USED="357"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="146.703">
          <MTIMECLK SIGNAME="Clk90_in"/>
          <MTIMECLK SIGNAME="PLB_Clk"/>
          <MTIMECLK SIGNAME="DDR_Clk90_in"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.b" INSTANCE="plb_bram_if_cntlr_i" MODCLASS="MEMORY_CONTROLLER" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/doc/plb_bram_if_cntlr.pdf" MODTYPE="plb_bram_if_cntlr">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="c_num_masters" VALUE="3"/>
        <MPARM CHANGE_USER="TRUE" PNAME="c_baseaddr" VALUE="0xFFFF0000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="c_highaddr" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="c_include_burst_cacheln_support" VALUE="0"/>
        <MPARM PNAME="c_plb_dwidth" VALUE="64"/>
        <MPARM PNAME="c_plb_awidth" VALUE="32"/>
        <MPARM PNAME="c_plb_clk_period_ps" VALUE="40000"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="c_plb_mid_width" VALUE="2"/>
        <BUSINTERFACE BIFNAME="PORTA" BIFRANK="TRANSPARENT" BUSNAME="porta"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb_bus"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0xFFFF0000" BNAME="C_BASEADDR" HIGH="0xFFFFFFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="44096" TYPE="Slices" USED="184"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="Slice Flip Flops" USED="293"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="190"/>
          <RESOURCE PERCENT="37" TOTAL="1040" TYPE="bonded IOBs" USED="391"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="162.877">
          <MTIMECLK SIGNAME="plb_clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.a" INSTANCE="bram" MODCLASS="MEMORY" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" MODTYPE="bram_block">
        <MPARM CHANGE_USER="TRUE" PNAME="C_MEMSIZE" VALUE="65536"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PORT_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_PORT_AWIDTH" VALUE="32"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_NUM_WE" VALUE="8"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <BUSINTERFACE BIFNAME="PORTA" BIFRANK="TRANSPARENT" BUSNAME="porta"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="32" TOTAL="1040" TYPE="bonded IOBs" USED="342"/>
          <RESOURCE PERCENT="7" TOTAL="444" TYPE="BRAMs" USED="32"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="1.00.b" INSTANCE="plb2opb_bridge_i" MODCLASS="BUS_BRIDGE" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_00_b/doc/plb2opb_bridge.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/plb2opb_v1_00_a/doc/html/api/index.html" MODTYPE="plb2opb_bridge">
        <MPARM PNAME="C_NO_PLB_BURST" VALUE="0"/>
        <MPARM PNAME="C_DCR_INTFCE" VALUE="1"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_NUM_ADDR_RNG" VALUE="3"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG0_BASEADDR" VALUE="0x20000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG0_HIGHADDR" VALUE="0x27FFFFFF"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG1_BASEADDR" VALUE="0x28000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG1_HIGHADDR" VALUE="0x29FFFFFF"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG2_BASEADDR" VALUE="0x4C000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG2_HIGHADDR" VALUE="0x4FFFFFFF"/>
        <MPARM PNAME="C_RNG3_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_RNG3_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="3"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_MID_WIDTH" VALUE="2"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_BASEADDR" VALUE="0b0100000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_HIGHADDR" VALUE="0b0111111111"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <MPARM PNAME="C_BGI_TRANSABORT_CNT" VALUE="31"/>
        <MPARM PNAME="C_CLK_ASYNC" VALUE="1"/>
        <MPARM PNAME="C_HIGH_SPEED" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_BGI_TRANSABORT" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SDCR" BIFRANK="SLAVE" BUSDOMAIN="DCR" BUSNAME="dcr_bus"/>
        <BUSINTERFACE BIFNAME="MOPB" BIFRANK="MASTER" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb_bus" BUSTYPE="OPB" ISTO="TRUE"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb_bus" BUSTYPE="PLB" ISFROM="TRUE"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0B0100000000" BNAME="C_DCR_BASEADDR" HIGH="0B0111111111" HNAME="C_DCR_HIGHADDR"/>
          <RANGE BASE="0x20000000" BNAME="C_RNG0_BASEADDR" HIGH="0x27FFFFFF" HNAME="C_RNG0_HIGHADDR"/>
          <RANGE BASE="0x28000000" BNAME="C_RNG1_BASEADDR" HIGH="0x29FFFFFF" HNAME="C_RNG1_HIGHADDR"/>
          <RANGE BASE="0x4C000000" BNAME="C_RNG2_BASEADDR" HIGH="0x4FFFFFFF" HNAME="C_RNG2_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="CLKPLB"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="CLKOPB"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Bus_Error_Det" PRTNUMBER="3" SIGIS="INTERRUPT" SIGNAME="int6"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="1" TOTAL="44096" TYPE="Slices" USED="692"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="Slice Flip Flops" USED="578"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="679"/>
          <RESOURCE PERCENT="39" TOTAL="1040" TYPE="bonded IOBs" USED="406"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="202.741">
          <MTIMECLK SIGNAME="OPB_Clk"/>
          <MTIMECLK SIGNAME="PLB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSINDEX="1" BUSTYPE="OPB" HW_VER="1.10.c" INSTANCE="opb_bus" MODCLASS="BUS" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/doc/opb_v20.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/doc/html/api/index.html" MODTYPE="opb_v20">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x4E000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4EFFFFFF"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_NUM_MASTERS" VALUE="1"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_NUM_SLAVES" VALUE="3"/>
        <MPARM PNAME="C_USE_LUT_OR" VALUE="1"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_DYNAM_PRIORITY" VALUE="0"/>
        <MPARM PNAME="C_PARK" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_PROC_INTRFCE" VALUE="1"/>
        <MPARM PNAME="C_REG_GRANTS" VALUE="1"/>
        <MPARM PNAME="C_DEV_BLK_ID" VALUE="0"/>
        <MPARM PNAME="C_DEV_MIR_ENABLE" VALUE="0"/>
        <ADDRSPACE>
          <RANGE BASE="0x4E000000" BNAME="C_BASEADDR" HIGH="0x4EFFFFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="RSTOPB"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="CLKOPB"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="44096" TYPE="Slices" USED="48"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="Slice Flip Flops" USED="6"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="82"/>
          <RESOURCE PERCENT="34" TOTAL="1040" TYPE="bonded IOBs" USED="362"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="271.518">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="ap1000_interrupt_interface_i" IOCONNECT="TRUE" MODCLASS="IP" MODTYPE="ap1000_interrupt_interface">
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="EXT_sysace_irq" PRTNUMBER="1" SIGNAME="sysace_irq"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="EXT_sysace_irq_internal" PRTNUMBER="12" SIGIS="INTERRUPT" SIGNAME="int0"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PMC_inta_n" PRTNUMBER="2" SIGNAME="PMC_inta_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PMC_inta_n_internal" PRTNUMBER="13" SIGIS="INTERRUPT" SIGNAME="int3"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PMC_intb_n" PRTNUMBER="3" SIGNAME="PMC_intb_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PMC_intb_n_internal" PRTNUMBER="14" SIGIS="INTERRUPT" SIGNAME="int2"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PMC_intc_n" PRTNUMBER="4" SIGNAME="PMC_intc_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PMC_intc_n_internal" PRTNUMBER="15" SIGIS="INTERRUPT" SIGNAME="int1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PMC_intd_n" PRTNUMBER="5" SIGNAME="PMC_intd_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PMC_intd_n_internal" PRTNUMBER="16" SIGIS="INTERRUPT" SIGNAME="int13"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PS2_int0_n" PRTNUMBER="6" SIGNAME="PS2_int0_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PS2_int0_n_internal" PRTNUMBER="17" SIGIS="INTERRUPT" SIGNAME="int16"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PS2_int1_n" PRTNUMBER="7" SIGNAME="PS2_int1_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PS2_int1_n_internal" PRTNUMBER="18" SIGIS="INTERRUPT" SIGNAME="int17"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PS2_int2_n" PRTNUMBER="8" SIGNAME="PS2_int2_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PS2_int2_n_internal" PRTNUMBER="19" SIGIS="INTERRUPT" SIGNAME="int18"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PS2_int3_n" PRTNUMBER="9" SIGNAME="PS2_int3_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PS2_int3_n_internal" PRTNUMBER="20" SIGIS="INTERRUPT" SIGNAME="int19"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PS2_int4_n" PRTNUMBER="10" SIGNAME="PS2_int4_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PS2_int4_n_internal" PRTNUMBER="21" SIGIS="INTERRUPT" SIGNAME="int20"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PS2_int5_n" PRTNUMBER="11" SIGNAME="PS2_int5_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PS2_int5_n_internal" PRTNUMBER="22" SIGIS="INTERRUPT" SIGNAME="int21"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="dummy1_interrupt" PRTNUMBER="23" SIGIS="INTERRUPT" SIGNAME="int4"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="dummy2_interrupt" PRTNUMBER="24" SIGIS="INTERRUPT" SIGNAME="int5"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="dummy3_interrupt" PRTNUMBER="25" SIGIS="INTERRUPT" SIGNAME="int8"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="dummy4_interrupt" PRTNUMBER="26" SIGIS="INTERRUPT" SIGNAME="int9"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="dummy5_interrupt" PRTNUMBER="27" SIGIS="INTERRUPT" SIGNAME="int10"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="dummy6_interrupt" PRTNUMBER="28" SIGIS="INTERRUPT" SIGNAME="int11"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="dummy7_interrupt" PRTNUMBER="29" SIGIS="INTERRUPT" SIGNAME="int12"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="dummy8_interrupt" PRTNUMBER="30" SIGIS="INTERRUPT" SIGNAME="int14"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="dummy9_interrupt" PRTNUMBER="31" SIGIS="INTERRUPT" SIGNAME="int15"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="3" TOTAL="1040" TYPE="bonded IOBs" USED="34"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="1.00.c" INSTANCE="opb_intc_i" MODCLASS="INTERRUPT_CONTROLLER" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/doc/opb_intc.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/doc/html/api/index.html" MODTYPE="opb_intc">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPARM PNAME="C_Y" VALUE="0"/>
        <MPARM PNAME="C_X" VALUE="0"/>
        <MPARM PNAME="C_U_SET" VALUE="intc"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x4D000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4DFFFFFF"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_NUM_INTR_INPUTS" VALUE="22"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_KIND_OF_INTR" VALUE="0b00000000000000000000000001000000"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_KIND_OF_EDGE" VALUE="0b00000000000000000000000001000000"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_KIND_OF_LVL" VALUE="0b00000000000000000000000010000001"/>
        <MPARM PNAME="C_HAS_IPR" VALUE="1"/>
        <MPARM PNAME="C_HAS_SIE" VALUE="1"/>
        <MPARM PNAME="C_HAS_CIE" VALUE="1"/>
        <MPARM PNAME="C_HAS_IVR" VALUE="1"/>
        <MPARM PNAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb_bus"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x4D000000" BNAME="C_BASEADDR" HIGH="0x4DFFFFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="CLKOPB"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Irq" PRTNUMBER="3" SIGIS="INTERRUPT" SIGNAME="Irq"/>
        <MPORT DIR="I" ENDIAN="LITTLE" IOB_STATE="INFER" LSB="0" MSB="21" PRTNAME="Intr" PRTNUMBER="2" SIGIS="INTERRUPT" SIGNAME="int21 &amp; int20 &amp; int19 &amp; int18 &amp; int17 &amp; int16 &amp; int15 &amp; int14 &amp; int13 &amp; int12 &amp; int11 &amp; int10 &amp; int9 &amp; int8 &amp; int7 &amp; int6 &amp; int5 &amp; int4 &amp; int3 &amp; int2 &amp; int1 &amp; int0"/>
        <INTERRUPTSRCS>
          <INTRSRC INTRINDEX="0" SRCSIG="int21"/>
          <INTRSRC INTRINDEX="1" SRCSIG="int20"/>
          <INTRSRC INTRINDEX="2" SRCSIG="int19"/>
          <INTRSRC INTRINDEX="3" SRCSIG="int18"/>
          <INTRSRC INTRINDEX="4" SRCSIG="int17"/>
          <INTRSRC INTRINDEX="5" SRCSIG="int16"/>
          <INTRSRC INTRINDEX="6" SRCSIG="int15"/>
          <INTRSRC INTRINDEX="7" SRCSIG="int14"/>
          <INTRSRC INTRINDEX="8" SRCSIG="int13"/>
          <INTRSRC INTRINDEX="9" SRCSIG="int12"/>
          <INTRSRC INTRINDEX="10" SRCSIG="int11"/>
          <INTRSRC INTRINDEX="11" SRCSIG="int10"/>
          <INTRSRC INTRINDEX="12" SRCSIG="int9"/>
          <INTRSRC INTRINDEX="13" SRCSIG="int8"/>
          <INTRSRC INTRINDEX="14" SRCSIG="int7"/>
          <INTRSRC INTRINDEX="15" SRCSIG="int6"/>
          <INTRSRC INTRINDEX="16" SRCSIG="int5"/>
          <INTRSRC INTRINDEX="17" SRCSIG="int4"/>
          <INTRSRC INTRINDEX="18" SRCSIG="int3"/>
          <INTRSRC INTRINDEX="19" SRCSIG="int2"/>
          <INTRSRC INTRINDEX="20" SRCSIG="int1"/>
          <INTRSRC INTRINDEX="21" SRCSIG="int0"/>
        </INTERRUPTSRCS>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="44096" TYPE="Slices" USED="194"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="Slice Flip Flops" USED="245"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="318"/>
          <RESOURCE PERCENT="12" TOTAL="1040" TYPE="bonded IOBs" USED="132"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="160.475">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" HW_VER="1.00.d" INSTANCE="opb_uart16550_i" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_uart16550_v1_00_d/doc/opb_uart16550.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/uartns550_v1_00_b/doc/html/api/index.html" MODTYPE="opb_uart16550">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x4C000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4CFFFFFF"/>
        <MPARM PNAME="C_DEV_BLK_ID" VALUE="0"/>
        <MPARM PNAME="C_IS_A_16550" VALUE="1"/>
        <MPARM PNAME="C_HAS_EXTERNAL_XIN" VALUE="0"/>
        <MPARM PNAME="C_HAS_EXTERNAL_RCLK" VALUE="0"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_DEV_MIR_ENABLE" VALUE="0"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb_bus"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x4C000000" BNAME="C_BASEADDR" HIGH="0x4CFFFFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="CLKOPB"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="IP2INTC_Irpt" PRTNUMBER="8" SIGIS="INTERRUPT" SIGNAME="int7"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="sin" PRTNUMBER="2" SIGNAME="UART1_sin"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="sout" PRTNUMBER="9" SIGNAME="UART1_sout"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="dcdN" PRTNUMBER="3" SIGNAME="net_gnd"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="dsrN" PRTNUMBER="4" SIGNAME="net_gnd"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Freeze" PRTNUMBER="5" SIGNAME="net_gnd"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="riN" PRTNUMBER="6" SIGNAME="net_gnd"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="ctsN" PRTNUMBER="7" SIGNAME="net_gnd"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="44096" TYPE="Slices" USED="289"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="Slice Flip Flops" USED="329"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="512"/>
          <RESOURCE PERCENT="12" TOTAL="1040" TYPE="bonded IOBs" USED="128"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="186.724">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE HW_VER="3.10.a" INSTANCE="opbslave_ext_bridge_i" IOCONNECT="TRUE" MODCLASS="BUS_BRIDGE" MODTYPE="opbslave_ext_bridge">
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="flash_wait_cycles" VALUE="8"/>
        <MPARM CHANGE_USER="TRUE" PNAME="base_cfg_enable" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="FPGA_revision" VALUE="0x21050010"/>
        <MPARM PNAME="ppc1_reset_value" VALUE="0"/>
        <MPARM PNAME="ppc2_reset_value" VALUE="1"/>
        <MPARM PNAME="size_of_config_flash" VALUE="4"/>
        <MPARM CHANGE_USER="TRUE" PNAME="size_of_protected_area" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="ext_dwidth" VALUE="16"/>
        <MPARM CHANGE_USER="TRUE" PNAME="ext_awidth" VALUE="25"/>
        <MPARM CHANGE_USER="TRUE" PNAME="test_swtch_width" VALUE="8"/>
        <MPARM CHANGE_USER="TRUE" PNAME="test_led_width" VALUE="8"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb_bus" BUSTYPE="OPB" ISFROM="TRUE" ISTO="TRUE"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="CLKOPB"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="24" PRTNAME="EXT_addr" PRTNUMBER="5" SIGNAME="lbus_addr"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="EXT_sysace_cs_n" PRTNUMBER="10" SIGNAME="sysace_cs_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="EXT_cpld_bg_n" PRTNUMBER="11" SIGNAME="cpld_bg_n"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="EXT_we_n" PRTNUMBER="6" SIGNAME="lbus_we_n"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="EXT_oe_n" PRTNUMBER="7" SIGNAME="lbus_oe_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="EXT_flash_cs_n" PRTNUMBER="12" SIGNAME="flash_cs_n"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="EXT_con_flash_cs_n" PRTNUMBER="8" SIGNAME="con_flash_cs_n"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="EXT_cpld_br_n" PRTNUMBER="2" SIGNAME="cpld_br_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="EXT_cpld_cs_n" PRTNUMBER="13" SIGNAME="cpld_cs_n"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="15" PRTNAME="EXT_data" PRTNUMBER="9" SIGNAME="lbus_data"/>
        <MPORT DIR="I" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="7" PRTNAME="fpga_test_switch" PRTNUMBER="3" SIGNAME="fpga_test_switch_7 &amp; fpga_test_switch_6 &amp; fpga_test_switch_5 &amp; fpga_test_switch_4 &amp; fpga_test_switch_3 &amp; fpga_test_switch_2 &amp; fpga_test_switch_1 &amp; fpga_test_switch_0"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="7" PRTNAME="fpga_test_led" PRTNUMBER="14" SIGNAME="fpga_test_led"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="fpga_therm" PRTNUMBER="4" SIGNAME="fpga_therm"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="44096" TYPE="Slices" USED="246"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="Slice Flip Flops" USED="192"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="457"/>
          <RESOURCE PERCENT="27" TOTAL="1040" TYPE="bonded IOBs" USED="289"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="231.160">
          <MTIMECLK SIGNAME="clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.a" INSTANCE="plb_psb_bridge_i" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODTYPE="plb_psb_bridge">
        <MPARM PNAME="PLB_MASTER_BASEADDR1" VALUE="0x00000000"/>
        <MPARM PNAME="PLB_MASTER_LSB_DECODE1" VALUE="2"/>
        <MPARM PNAME="PLB_MASTER_BASEADDR2" VALUE="0x20000000"/>
        <MPARM PNAME="PLB_MASTER_LSB_DECODE2" VALUE="3"/>
        <MPARM PNAME="C_PLB_PRIORITY" VALUE="0x0"/>
        <MPARM PNAME="C_BASEADDR" VALUE="0x30000000"/>
        <MPARM PNAME="C_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <MPARM PNAME="PLB_SLAVE_LSB_DECODE" VALUE="3"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="3"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_MID_WIDTH" VALUE="2"/>
        <MPARM PNAME="PLB_PSB_FPGA_REG_BASEADDR" VALUE="0x30002000"/>
        <MPARM PNAME="PLB_PSB_FPGA_REG_LSB_DECODE" VALUE="18"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <BUSINTERFACE BIFNAME="MPLB" BIFRANK="MASTER" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb_bus"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb_bus"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x30000000" BNAME="C_BASEADDR" HIGH="0x3FFFFFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="CLKPLB"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PSB_dbg_n" PRTNUMBER="2" SIGNAME="PSB_dbg_n"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="PSB_br_n" PRTNUMBER="16" SIGNAME="PSB_br_n"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PSB_bg_n" PRTNUMBER="3" SIGNAME="PSB_bg_n"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="PSB_abb_n" PRTNUMBER="4" SIGNAME="PSB_abb_n"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="PSB_tbst_n" PRTNUMBER="5" SIGNAME="PSB_tbst_n"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="3" PRTNAME="PSB_tsiz" PRTNUMBER="6" SIGNAME="PSB_tsiz"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="PSB_ts_n" PRTNUMBER="7" SIGNAME="PSB_ts_n"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="4" PRTNAME="PSB_tt" PRTNUMBER="8" SIGNAME="PSB_tt"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="PSB_aack_n" PRTNUMBER="9" SIGNAME="PSB_aack_n"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="PSB_artry_n" PRTNUMBER="10" SIGNAME="PSB_artry_n"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="63" PRTNAME="PSB_d" PRTNUMBER="11" SIGNAME="PSB_d"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="PSB_ta_n" PRTNUMBER="12" SIGNAME="PSB_ta_n"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="PSB_tea_n" PRTNUMBER="13" SIGNAME="PSB_tea_n"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="PSB_dbb_n" PRTNUMBER="14" SIGNAME="PSB_dbb_n"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="31" PRTNAME="PSB_a" PRTNUMBER="15" SIGNAME="PSB_a"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="3" TOTAL="44096" TYPE="Slices" USED="1439"/>
          <RESOURCE PERCENT="1" TOTAL="88192" TYPE="Slice Flip Flops" USED="1721"/>
          <RESOURCE PERCENT="2" TOTAL="88192" TYPE="4 input LUTs" USED="2579"/>
          <RESOURCE PERCENT="138" TOTAL="1040" TYPE="bonded IOBs" USED="1444"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="197.317">
          <MTIMECLK SIGNAME="clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSTYPE="DCR" HW_VER="1.00.a" INSTANCE="dcr_bus" MODCLASS="BUS" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/dcr_v29_v1_00_a/doc/dcr_v29.pdf" MODTYPE="dcr_v29">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_DCR_NUM_SLAVES" VALUE="2"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_USE_LUT_OR" VALUE="1"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="44096" TYPE="Slices" USED="1"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="1"/>
          <RESOURCE PERCENT="22" TOTAL="1040" TYPE="bonded IOBs" USED="231"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="2.00.c" INSTANCE="ppc405_ppcjtag_chain" MODCLASS="PROCESSOR" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" MODTYPE="ppc405" PROCTYPE="POWERPC">
        <MPARM PNAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
        <MPARM PNAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
        <MPARM PNAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
        <MPARM PNAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
        <MPARM PNAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
        <MPARM PNAME="C_DETERMINISTIC_MULT" VALUE="0"/>
        <MPARM PNAME="C_MMU_ENABLE" VALUE="1"/>
        <MPARM PNAME="C_DCR_RESYNC" VALUE="0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC" BIFRANK="TRANSPARENT" BUSNAME="jtagppc1"/>
        <MEMORYMAP/>
        <MDRESOURCES>
          <RESOURCE PERCENT="82" TOTAL="1040" TYPE="bonded IOBs" USED="855"/>
          <RESOURCE PERCENT="50" TOTAL="2" TYPE="PPC405s" USED="1"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="2.00.a" INSTANCE="jtagppc_0" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/doc/jtagppc_cntlr.pdf" MODTYPE="jtagppc_cntlr">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_DEVICE" VALUE="2vp100"/>
        <BUSINTERFACE BIFNAME="JTAGPPC0" BIFRANK="TRANSPARENT" BUSNAME="jtagppc0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC1" BIFRANK="TRANSPARENT" BUSNAME="jtagppc1"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="44096" TYPE="Slices" USED="1"/>
          <RESOURCE PERCENT="0" TOTAL="88192" TYPE="4 input LUTs" USED="1"/>
          <RESOURCE PERCENT="1" TOTAL="1040" TYPE="bonded IOBs" USED="17"/>
        </MDRESOURCES>
      </MODULE>
    </MODULES>
  </MHSINFO>

</EDKPROJECT>