module Mux_4_1(in0, in1, in2, in3, sel, out);

  input [31:0] in0, in1, in2, in3
  input [1:0] sel;
  output reg [31:0] out;
  
  always @ (*)
  begin
    case(sel)
      2'b00: out <= in1;
      2'b01: out <= in2;
      2'b10: out <= in3;
      default: out <= in4;
    endcase
  end
endmodule
    
  
  
