#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 24 00:40:09 2024
# Process ID: 21096
# Current directory: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13900 E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\edit_Fully_Connected_1_v1_0.xpr
# Log file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/vivado.log
# Journal file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo\vivado.jou
# Running On        :DESKTOP-AF4K6S1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Pentium(R) CPU G4560 @ 3.50GHz
# CPU Frequency     :3504 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8482 MB
# Swap memory       :15740 MB
# Total Virtual     :24223 MB
# Available Virtual :13376 MB
#-----------------------------------------------------------
start_gui
open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.xpr
update_compile_order -fileset sources_1
add_files {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data/ram_data.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci}
export_ip_user_files -of_objects  [get_files  {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data/ram_data.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci}] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64.coe] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64.coe
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe
open_project E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.xpr
current_project edit_Fully_Connected_1_v1_0
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe}
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe] -no_script -reset -force -quiet
remove_files  {e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe}
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe}
update_compile_order -fileset sources_1
current_project project_1
current_project edit_Fully_Connected_1_v1_0
update_compile_order -fileset sources_1
current_project project_1
launch_simulation
current_project edit_Fully_Connected_1_v1_0
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_DATA_DEPTH {4096} \
  CONFIG.C_NUM_OF_PROBES {7} \
  CONFIG.C_PROBE4_WIDTH {32} \
  CONFIG.C_PROBE5_WIDTH {4} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci]
current_project project_1
current_project edit_Fully_Connected_1_v1_0
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci]
export_ip_user_files -of_objects [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.ip_user_files/sim_scripts -ip_user_files_dir E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.ip_user_files -ipstatic_source_dir E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {6} \
  CONFIG.C_PROBE3_WIDTH {32} \
  CONFIG.C_PROBE4_WIDTH {4} \
  CONFIG.C_PROBE5_WIDTH {1} \
] [get_ips ila_0]
current_project project_1
current_project edit_Fully_Connected_1_v1_0
generate_target all [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci]
current_project project_1
current_project edit_Fully_Connected_1_v1_0
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_DATA_DEPTH {4096} \
  CONFIG.C_NUM_OF_PROBES {6} \
  CONFIG.C_PROBE3_WIDTH {32} \
  CONFIG.C_PROBE4_WIDTH {4} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci]
current_project project_1
current_project edit_Fully_Connected_1_v1_0
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci]
generate_target all [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci]
export_ip_user_files -of_objects [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci] -directory E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.ip_user_files/sim_scripts -ip_user_files_dir E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.ip_user_files -ipstatic_source_dir E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project project_1
current_project edit_Fully_Connected_1_v1_0
ipx::open_ipxact_file {E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\Fully_Connected_1_1_0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S00_AXI_CLK -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S00_AXI_CLK -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S00_AXI_CLK -of_objects [ipx::current_core]]
set_property value 200000000 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces S00_AXI_CLK -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0
set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.mdd -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Makefile -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/Fully_Connected_1_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.mdd -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Makefile -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files xgui/Fully_Connected_1_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.mdd -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Makefile -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/Fully_Connected_1_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64/rom_bias_fc64.xci] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64/rom_bias_fc64.xci
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci
export_ip_user_files -of_objects  [get_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
current_project project_1
current_project edit_Fully_Connected_1_v1_0
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd}
export_ip_user_files -of_objects  [get_files  {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd}] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
current_project project_1
current_project edit_Fully_Connected_1_v1_0
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv
update_compile_order -fileset sources_1
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/fxp_multiplier.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/fxp_multiplier.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/fxp_multiplier.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/fxp_multiplier.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/fxp_multiplier.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
current_project project_1
current_project edit_Fully_Connected_1_v1_0
current_project project_1
current_project edit_Fully_Connected_1_v1_0
current_project project_1
get_files -filter {FILE_TYPE == XDC}
file mkdir E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0
current_project edit_Fully_Connected_1_v1_0
add_files -fileset constrs_1 -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_1/multiply_mult_gen_0_1_ooc.xdc
ipx::merge_project_changes files [ipx::current_core]
import_files
