// Seed: 2821633409
module module_0;
  assign id_1 = -1'b0;
  wire id_2;
  always id_1 <= id_1;
  module_2 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_1 ();
  bit id_1;
  module_0 modCall_1 ();
  always id_2 <= id_1;
  assign id_1 = 1;
  id_3(
      !-1
  );
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  uwire id_3, id_4, id_5;
  assign id_3 = -1;
  module_3 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
endmodule
program module_3 (
    id_1
);
  output wire id_1;
  if (id_2 - -1) wire id_3;
  else assign id_2 = id_2;
  id_4(
      -1'b0 == id_1, id_2, 1, 1'b0, 1
  );
endmodule
