<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="references.css">
    <title>Pretest</title>
</head>
<body>
    <header><nav>
        <div class="d1">
            <p id="pr"><a  href="references.html" title="References">References</a></p>
            <p id="po"><a  href="posttest.html" title="Posttest">Posttest</a></p>
            <p id="p1"><a href="Simulation.html" title="Simulation">Simulation</a></p>
            <p id="p2"><a href="Procedure.html" title="Procedure">Procedure</a></p>
            <p id="pre"><a  href="pretest.html" title="Pretest"> Pretest</a></p>
            <p id="p3"><a href="Theory.html" title="Theory">Theory</a></p>
            <p id="p4"><a href="/pages/../Aim.html" title="Aim">Aim</a></p>
        </div>
    </nav></header>
    <br>
    <h1 >jhdbjk</h1>
    <p id="hed">Detection of SA0 and SA1 faults in 3-Bit Even Parity Generator </p> 
    <hr>
    <p class="refi">1) Morris Mano, "Digital Design with an Introduction to Verilog", Pearson Education India, 5th Edition, 2013.</p>
    <p class="refi">2) B. Holdsworth and R.C. Woods, Digital Logic Design, 4th Edition, Elsevier, 2003</p>
    <br> 
    <p class="refi">This experiment is developed by Dr. Biswajit R. Bhowmik and his UG students- V.V.K. Sai Swaroop, Anil Kumar Reddy N S, Sasank Mohan Pentela, T Naga Tarun and  Penumudi Naga Venkata Sri Sai Amith, Department of Computer Science and Engineering, National Institute of Technology Karnataka</p>
</body>
</html>