[2025-09-17 04:26:00] START suite=qualcomm_srv trace=srv34_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv34_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2816387 heartbeat IPC: 3.551 cumulative IPC: 3.551 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5437133 heartbeat IPC: 3.816 cumulative IPC: 3.678 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5437133 cumulative IPC: 3.678 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5437133 cumulative IPC: 3.678 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11144034 heartbeat IPC: 1.752 cumulative IPC: 1.752 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 16716092 heartbeat IPC: 1.795 cumulative IPC: 1.773 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 22249092 heartbeat IPC: 1.807 cumulative IPC: 1.784 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 27888321 heartbeat IPC: 1.773 cumulative IPC: 1.782 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 33489814 heartbeat IPC: 1.785 cumulative IPC: 1.782 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 39148464 heartbeat IPC: 1.767 cumulative IPC: 1.78 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 44755069 heartbeat IPC: 1.784 cumulative IPC: 1.78 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 50319116 heartbeat IPC: 1.797 cumulative IPC: 1.782 (Simulation time: 00 hr 09 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv34_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 55938317 heartbeat IPC: 1.78 cumulative IPC: 1.782 (Simulation time: 00 hr 10 min 04 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 56137080 cumulative IPC: 1.781 (Simulation time: 00 hr 11 min 00 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 56137080 cumulative IPC: 1.781 (Simulation time: 00 hr 11 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv34_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.781 instructions: 100000003 cycles: 56137080
CPU 0 Branch Prediction Accuracy: 96.9% MPKI: 5.315 Average ROB Occupancy at Mispredict: 70.11
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00095
BRANCH_INDIRECT: 0.06082
BRANCH_CONDITIONAL: 4.922
BRANCH_DIRECT_CALL: 0.00236
BRANCH_INDIRECT_CALL: 0.3039
BRANCH_RETURN: 0.0246


====Backend Stall Breakdown====
ROB_STALL: 441768
LQ_STALL: 0
SQ_STALL: 98443


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 184.17534
REPLAY_LOAD: 50.29524
NON_REPLAY_LOAD: 24.644255

== Total ==
ADDR_TRANS: 67224
REPLAY_LOAD: 36967
NON_REPLAY_LOAD: 337577

== Counts ==
ADDR_TRANS: 365
REPLAY_LOAD: 735
NON_REPLAY_LOAD: 13698

cpu0->cpu0_STLB TOTAL        ACCESS:    2212189 HIT:    2200630 MISS:      11559 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2212189 HIT:    2200630 MISS:      11559 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 262.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9056597 HIT:    8705434 MISS:     351163 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8463489 HIT:    8190341 MISS:     273148 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     112383 HIT:      58956 MISS:      53427 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     455081 HIT:     453769 MISS:       1312 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25644 HIT:       2368 MISS:      23276 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 42.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17274493 HIT:    6365485 MISS:   10909008 MSHR_MERGE:    3190790
cpu0->cpu0_L1I LOAD         ACCESS:   17274493 HIT:    6365485 MISS:   10909008 MSHR_MERGE:    3190790
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26932768 HIT:   25435359 MISS:    1497409 MSHR_MERGE:     614105
cpu0->cpu0_L1D LOAD         ACCESS:   14690768 HIT:   13537009 MISS:    1153759 MSHR_MERGE:     408483
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12214784 HIT:   11897557 MISS:     317227 MSHR_MERGE:     204843
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27216 HIT:        793 MISS:      26423 MSHR_MERGE:        779
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.29 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13907915 HIT:   11195566 MISS:    2712349 MSHR_MERGE:    1502957
cpu0->cpu0_ITLB LOAD         ACCESS:   13907915 HIT:   11195566 MISS:    2712349 MSHR_MERGE:    1502957
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.047 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25194429 HIT:   23646369 MISS:    1548060 MSHR_MERGE:     545263
cpu0->cpu0_DTLB LOAD         ACCESS:   25194429 HIT:   23646369 MISS:    1548060 MSHR_MERGE:     545263
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.949 cycles
cpu0->LLC TOTAL        ACCESS:     543555 HIT:     484339 MISS:      59216 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     273148 HIT:     240036 MISS:      33112 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53427 HIT:      40602 MISS:      12825 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     193704 HIT:     193156 MISS:        548 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      23276 HIT:      10545 MISS:      12731 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.12 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1489
  ROW_BUFFER_MISS:      57156
  AVG DBUS CONGESTED CYCLE: 5.022
Channel 0 WQ ROW_BUFFER_HIT:       1286
  ROW_BUFFER_MISS:      14946
  FULL:          0
Channel 0 REFRESHES ISSUED:       4678

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1033992       162264        69701        12767
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          179          453          485
  STLB miss resolved @ L2C                0           46          219         1006         2869
  STLB miss resolved @ LLC                0          127          861         2905         7905
  STLB miss resolved @ MEM                0            3          893         5610        11666

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             252836        44635      1794143         6486           97
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           85           87           33
  STLB miss resolved @ L2C                0           17           25           17            2
  STLB miss resolved @ LLC                0           68          142          274           36
  STLB miss resolved @ MEM                0            4           17           61           88
[2025-09-17 04:37:00] END   suite=qualcomm_srv trace=srv34_ap (rc=0)
