[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=mask
[Library]
mask=.\mask\mask.lib
[$LibMap$]
mask=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/mask.vhd=-1
/mask_tb.vhd=-1
[Files.Data]
.\src\mask.vhd=VHDL Source Code
.\src\mask_tb.vhd=VHDL Source Code
[HierarchyViewer]
HierarchyInformation=mask_tb|assign_sextant|0
ShowHide=ShowTopLevel
Selected=
