/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_8.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef INSN_OPCODE_3b00
void arm64_coder__1055(void** vars) {
	/*Reduction for line 1808 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_UQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UQADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1056(void** vars) {
	/*Reduction for line 1741 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_UFXP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1057(void** vars) {
	/*Reduction for line 1704 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TRN2_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TRN2,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1058(void** vars) {
	/*Reduction for line 1702 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TRN1_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TRN1,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1059(void** vars) {
	/*Reduction for line 1696 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2012(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBLX,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_128b,RW16B);
}
void arm64_coder__1060(void** vars) {
	/*Reduction for line 1694 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2034(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBLX,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_128b,RW16B);
}
void arm64_coder__1061(void** vars) {
	/*Reduction for line 1692 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2045(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBLX,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_128b,RW16B);
}
void arm64_coder__1062(void** vars) {
	/*Reduction for line 1690 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2023(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBLX,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_128b,RW16B);
}
void arm64_coder__1063(void** vars) {
	/*Reduction for line 1688 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2012(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBL,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_128b,RW16B);
}
void arm64_coder__1064(void** vars) {
	/*Reduction for line 1686 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2034(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBL,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_128b,RW16B);
}
void arm64_coder__1065(void** vars) {
	/*Reduction for line 1684 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2045(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBL,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_128b,RW16B);
}
void arm64_coder__1066(void** vars) {
	/*Reduction for line 1682 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2023(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBL,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_128b,RW16B);
}
void arm64_coder__1067(void** vars) {
	/*Reduction for line 1655 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SUB_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SUB,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1068(void** vars) {
	/*Reduction for line 1450 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1069(void** vars) {
	/*Reduction for line 1445 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1070(void** vars) {
	/*Reduction for line 1434 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1071(void** vars) {
	/*Reduction for line 1431 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SRSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1072(void** vars) {
	/*Reduction for line 1426 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SRSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1073(void** vars) {
	/*Reduction for line 1421 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SRSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1074(void** vars) {
	/*Reduction for line 1418 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SRI,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1075(void** vars) {
	/*Reduction for line 1394 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQSUB,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1076(void** vars) {
	/*Reduction for line 1370 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SQSHLU,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_64b,RW2D);
}
void arm64_coder__1077(void** vars) {
	/*Reduction for line 1362 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1078(void** vars) {
	/*Reduction for line 1356 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1079(void** vars) {
	/*Reduction for line 220 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_ADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1080(void** vars) {
	/*Reduction for line 234 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_ADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ADDP,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1081(void** vars) {
	/*Reduction for line 303 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMEQ,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1082(void** vars) {
	/*Reduction for line 306 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMEQ,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1083(void** vars) {
	/*Reduction for line 309 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1084(void** vars) {
	/*Reduction for line 312 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1085(void** vars) {
	/*Reduction for line 315 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1086(void** vars) {
	/*Reduction for line 318 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1087(void** vars) {
	/*Reduction for line 321 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMHI_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMHI,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1088(void** vars) {
	/*Reduction for line 324 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMHS_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMHS,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1089(void** vars) {
	/*Reduction for line 327 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMLE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1090(void** vars) {
	/*Reduction for line 330 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_CMLT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1091(void** vars) {
	/*Reduction for line 333 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_CMTST_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_CMTST,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_UNDEF,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1092(void** vars) {
	/*Reduction for line 398 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FABD_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FABD,ISET_ARM64,FM_ABS,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1093(void** vars) {
	/*Reduction for line 406 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FACGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FACGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1094(void** vars) {
	/*Reduction for line 410 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FACGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FACGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1095(void** vars) {
	/*Reduction for line 412 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FADD_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1096(void** vars) {
	/*Reduction for line 418 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FADDP,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1097(void** vars) {
	/*Reduction for line 426 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FCMEQ,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1098(void** vars) {
	/*Reduction for line 430 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMEQ,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1099(void** vars) {
	/*Reduction for line 434 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FCMGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1100(void** vars) {
	/*Reduction for line 438 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMGE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1101(void** vars) {
	/*Reduction for line 442 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FCMGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1102(void** vars) {
	/*Reduction for line 446 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMGT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1103(void** vars) {
	/*Reduction for line 450 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMLE,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1104(void** vars) {
	/*Reduction for line 454 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1838(),I_FCMLT,ISET_ARM64,FM_CMP,A_NA,S_SIMD,T_BIT,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1105(void** vars) {
	/*Reduction for line 545 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_FCVTZS,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_SFXP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1106(void** vars) {
	/*Reduction for line 561 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_FCVTZU,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_UFXP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1107(void** vars) {
	/*Reduction for line 575 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FDIV_ARM64_FM_DIV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FDIV,ISET_ARM64,FM_DIV,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1108(void** vars) {
	/*Reduction for line 581 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMAX,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1109(void** vars) {
	/*Reduction for line 585 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMAXNM_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMAXNM,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1110(void** vars) {
	/*Reduction for line 591 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMAXNMP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMAXNMP,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1111(void** vars) {
	/*Reduction for line 596 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMAXP,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1112(void** vars) {
	/*Reduction for line 599 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMIN,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1113(void** vars) {
	/*Reduction for line 603 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMINNM_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMINNM,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1114(void** vars) {
	/*Reduction for line 609 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMINNMP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMINNMP,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1115(void** vars) {
	/*Reduction for line 614 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMINP,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1116(void** vars) {
	/*Reduction for line 616 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMLA_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2083(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_FMLA,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b,2RS);
}
void arm64_coder__1117(void** vars) {
	/*Reduction for line 617 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMLA_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2061(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1991(vars,BDFVar__RM,BDFVar__IDX1),I_FMLA,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b,2RD);
}
void arm64_coder__1118(void** vars) {
	/*Reduction for line 621 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMLA,ISET_ARM64,FM_FMA,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1119(void** vars) {
	/*Reduction for line 622 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMLS_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2083(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_FMLS,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b,2RS);
}
void arm64_coder__1120(void** vars) {
	/*Reduction for line 623 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMLS_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2061(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1991(vars,BDFVar__RM,BDFVar__IDX1),I_FMLS,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b,2RD);
}
void arm64_coder__1121(void** vars) {
	/*Reduction for line 627 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMLS,ISET_ARM64,FM_FMS,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1122(void** vars) {
	/*Reduction for line 642 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_FMUL,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b,2RS);
}
void arm64_coder__1123(void** vars) {
	/*Reduction for line 643 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1991(vars,BDFVar__RM,BDFVar__IDX1),I_FMUL,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b,2RD);
}
void arm64_coder__1124(void** vars) {
	/*Reduction for line 647 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1125(void** vars) {
	/*Reduction for line 650 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_FMULX,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b,2RS);
}
void arm64_coder__1126(void** vars) {
	/*Reduction for line 651 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1991(vars,BDFVar__RM,BDFVar__IDX1),I_FMULX,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b,2RD);
}
void arm64_coder__1127(void** vars) {
	/*Reduction for line 657 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FMULX,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1128(void** vars) {
	/*Reduction for line 675 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FRECPS_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FRECPS,ISET_ARM64,FM_RCP,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1129(void** vars) {
	/*Reduction for line 713 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FRSQRTS,ISET_ARM64,FM_SQRT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1130(void** vars) {
	/*Reduction for line 719 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_FSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_FSUB,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1131(void** vars) {
	/*Reduction for line 1153 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_SFXP,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1132(void** vars) {
	/*Reduction for line 1168 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SHA1C_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2074(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SHA1C,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_128b,3R4S);
}
void arm64_coder__1133(void** vars) {
	/*Reduction for line 1170 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SHA1M_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2074(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SHA1M,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_128b,3R4S);
}
void arm64_coder__1134(void** vars) {
	/*Reduction for line 1171 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SHA1P_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2074(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SHA1P,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_128b,3R4S);
}
void arm64_coder__1135(void** vars) {
	/*Reduction for line 1172 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SHA1SU0_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SHA1SU0,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_128b,RW4S);
}
void arm64_coder__1136(void** vars) {
	/*Reduction for line 1174 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SHA256H2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2074(vars,BDFVar__RD),arm64_coder__2075(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SHA256H2,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_128b,3R4S);
}
void arm64_coder__1137(void** vars) {
	/*Reduction for line 1175 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SHA256H_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2074(vars,BDFVar__RD),arm64_coder__2075(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SHA256H,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_128b,3R4S);
}
void arm64_coder__1138(void** vars) {
	/*Reduction for line 1177 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SHA256SU1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SHA256SU1,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_128b,RW4S);
}
void arm64_coder__1139(void** vars) {
	/*Reduction for line 1183 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1140(void** vars) {
	/*Reduction for line 1201 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1846(vars),I_SLI,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1141(void** vars) {
	/*Reduction for line 1262 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
void arm64_coder__1142(void** vars) {
	/*Reduction for line 1263 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2083(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMLAL,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_32b,2RH);
}
void arm64_coder__1143(void** vars) {
	/*Reduction for line 1264 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2061(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMLAL,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,2RS);
}
void arm64_coder__1144(void** vars) {
	/*Reduction for line 1275 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2083(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMLSL,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_32b,2RH);
}
void arm64_coder__1145(void** vars) {
	/*Reduction for line 1276 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2061(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMLSL,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,2RS);
}
void arm64_coder__1146(void** vars) {
	/*Reduction for line 1287 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMULH,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_16b,2RH);
}
void arm64_coder__1147(void** vars) {
	/*Reduction for line 1288 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMULH,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_32b,2RS);
}
void arm64_coder__1148(void** vars) {
	/*Reduction for line 1297 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMULL,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_16b,2RH);
}
void arm64_coder__1149(void** vars) {
	/*Reduction for line 1298 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMULL,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_32b,2RS);
}
void arm64_coder__1150(void** vars) {
	/*Reduction for line 1315 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQRDMULH,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_16b,2RH);
}
void arm64_coder__1151(void** vars) {
	/*Reduction for line 1316 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQRDMULH,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_32b,2RS);
}
void arm64_coder__1152(void** vars) {
	/*Reduction for line 1330 from the ISA description file*/
	INSN_OPCODE_3b00(vars[BDFVar__template],arm64_VARIANTID_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQRSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,RW2D);
}
#endif
#ifdef INSN_OPCODE_3b01
void arm64_coder__1153(void** vars) {
	/*Reduction for line 1901 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_USRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1154(void** vars) {
	/*Reduction for line 1900 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_USRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1155(void** vars) {
	/*Reduction for line 1899 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_USRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1156(void** vars) {
	/*Reduction for line 1890 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_USHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1157(void** vars) {
	/*Reduction for line 1889 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_USHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1158(void** vars) {
	/*Reduction for line 1888 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_USHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1159(void** vars) {
	/*Reduction for line 1876 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_URSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1160(void** vars) {
	/*Reduction for line 1875 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_URSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1161(void** vars) {
	/*Reduction for line 1874 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_URSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1162(void** vars) {
	/*Reduction for line 1870 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_URSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1163(void** vars) {
	/*Reduction for line 1869 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_URSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1164(void** vars) {
	/*Reduction for line 1868 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_URSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1165(void** vars) {
	/*Reduction for line 1830 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1166(void** vars) {
	/*Reduction for line 1829 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1167(void** vars) {
	/*Reduction for line 1828 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1168(void** vars) {
	/*Reduction for line 1740 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_UFXP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1169(void** vars) {
	/*Reduction for line 1449 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1170(void** vars) {
	/*Reduction for line 1448 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1171(void** vars) {
	/*Reduction for line 1447 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1172(void** vars) {
	/*Reduction for line 1444 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1173(void** vars) {
	/*Reduction for line 1443 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1174(void** vars) {
	/*Reduction for line 1442 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1175(void** vars) {
	/*Reduction for line 1430 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SRSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1176(void** vars) {
	/*Reduction for line 1429 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SRSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1177(void** vars) {
	/*Reduction for line 1428 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SRSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1178(void** vars) {
	/*Reduction for line 1425 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SRSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1179(void** vars) {
	/*Reduction for line 1424 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SRSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1180(void** vars) {
	/*Reduction for line 1423 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SRSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1181(void** vars) {
	/*Reduction for line 1417 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SRI,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1182(void** vars) {
	/*Reduction for line 1416 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SRI,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1183(void** vars) {
	/*Reduction for line 1415 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SRI,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1184(void** vars) {
	/*Reduction for line 1369 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQSHLU,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_32b,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1185(void** vars) {
	/*Reduction for line 1368 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQSHLU,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_16b,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1186(void** vars) {
	/*Reduction for line 1367 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQSHLU,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_8b,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1187(void** vars) {
	/*Reduction for line 1355 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1188(void** vars) {
	/*Reduction for line 1354 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1189(void** vars) {
	/*Reduction for line 1353 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1190(void** vars) {
	/*Reduction for line 253 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_AND_ARM64_FM_AND_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_AND,ISET_ARM64,FM_AND,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1191(void** vars) {
	/*Reduction for line 270 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_BIC_ARM64_FM_CLR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_BIC,ISET_ARM64,FM_CLR,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1192(void** vars) {
	/*Reduction for line 275 from the ISA description file*/
	INSN_OPCODE_3b01(vars[BDFVar__template],arm64_VARIANTID_BIF_ARM64_FM_MOV_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_BIF,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
#endif
