// SPDX-License-Identifier: Apache-2.0
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//

    desc="Address map for SoC Interface Block  architectural registers and fuse space";

    addressing = regalign; // This is the default if not specified
    lsb0 = true; // lsb0 property is implicit/default. See docs for
                 // SystemRDL 2.0 sections 9.1 and 13.4
    littleendian = true;

    default hw = na;
    signal {activelow; async; cpuif_reset; field_reset;} cptra_rst_b;
    signal {activelow; async;} cptra_pwrgood;

    //signal to indicate request is coming from soc side
    signal {} soc_req;

    //defined fields by access type
    //first is uc access type, second is soc access type
    field rw_ro {swwel = soc_req;}; //writes enabled only for uc
    field rw_rw_sticky_hw {hw = rw; sw = rw; we = true; woclr = true; resetsignal = cptra_pwrgood;}; //writes enabled for both uc and soc - used by HW ERROR regs
    field rw_rw_sticky {hw = rw; sw = rw; we = true; resetsignal = cptra_pwrgood;}; //writes enabled for both uc and soc - used by FW ERROR regs
    field ro_rw {swwe  = soc_req;}; //writes enabled only for soc
    field ro_ro {sw = r;};
    field rw_rw { };
