
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105145                       # Number of seconds simulated
sim_ticks                                105145341117                       # Number of ticks simulated
final_tick                               634783058427                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 274434                       # Simulator instruction rate (inst/s)
host_op_rate                                   352895                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6673986                       # Simulator tick rate (ticks/s)
host_mem_usage                               16943412                       # Number of bytes of host memory used
host_seconds                                 15754.50                       # Real time elapsed on the host
sim_insts                                  4323570945                       # Number of instructions simulated
sim_ops                                    5559689521                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2401408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1596800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2665216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       577408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7247744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1647616                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1647616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18761                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12475                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        20822                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4511                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 56623                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12872                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12872                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22838939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15186598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25347923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        19478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      5491522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                68930719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12174                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18260                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        19478                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              65738                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15669891                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15669891                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15669891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22838939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15186598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25347923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        19478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      5491522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               84600610                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252147102                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21409694                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432985                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919060                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8839344                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136025                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235917                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87021                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193774667                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120505481                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21409694                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10371942                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25470684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5740112                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9351730                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11855043                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232386850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206916166     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726932      1.17%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139406      0.92%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2309449      0.99%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953078      0.84%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106797      0.48%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757811      0.33%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929282      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12547929      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232386850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084910                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.477917                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191432118                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11733064                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25329743                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108685                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3783236                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650682                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145437802                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51712                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3783236                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191688117                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7916899                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2662157                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25183553                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1152876                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145222236                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2758                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        423326                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        38400                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203205654                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676813111                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676813111                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34754948                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33997                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17917                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3602364                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293125                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1687874                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144709901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33997                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137401831                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84882                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20193510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41338348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1837                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232386850                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.591263                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296321                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174343084     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24506857     10.55%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12382323      5.33%     90.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7984463      3.44%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6572039      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583129      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3183977      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778548      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52430      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232386850                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961663     75.45%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144731     11.36%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168176     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113916350     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015341      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13648883      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805177      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137401831                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544927                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274570                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009276                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508549964                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164938099                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133586607                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138676401                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       149712                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829620                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          695                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142329                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          556                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3783236                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7171137                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       285059                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144743898                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          295                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981220                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851895                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17917                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220658                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12600                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          695                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215029                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134813686                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13516721                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588145                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321185                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242630                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804464                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534663                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133588652                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133586607                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79371127                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213651197                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529796                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371499                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22287481                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943258                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228603614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535715                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388427                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178807094     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23335097     10.21%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10840493      4.74%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821247      2.11%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655314      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543194      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533121      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093845      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974209      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228603614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974209                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370383249                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293290964                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19760252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.521471                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.521471                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396594                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396594                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609552914                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184072216                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138145851                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252147102                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18776910                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16672277                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1620667                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9888172                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9610939                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1193744                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47098                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    202365198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106278005                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18776910                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10804683                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21501452                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4942757                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2232929                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12376581                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1615181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229413186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.771815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207911734     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          973530      0.42%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1825976      0.80%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1578430      0.69%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3180669      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3836396      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          921718      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          503815      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8680918      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229413186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074468                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.421492                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200842307                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3771108                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21468488                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22025                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3309257                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1840105                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4350                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119701187                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3309257                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201085523                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1892763                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1139974                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21237847                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       747814                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119599171                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76931                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       465473                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158020152                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    540863965                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    540863965                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130801398                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27218752                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16537                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8276                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2313166                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20729604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3700605                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65933                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       830385                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119149417                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16538                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113204034                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        65683                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17841209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37366840                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229413186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493450                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176389                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180936555     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20357851      8.87%     87.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10418137      4.54%     92.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5984369      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6667342      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3337379      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1340199      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311487      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59867      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229413186                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209840     48.45%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        156180     36.06%     84.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67125     15.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88935598     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       900448      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8261      0.01%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19678092     17.38%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3681635      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113204034                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.448960                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             433145                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003826                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    456320082                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137007433                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110620274                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113637179                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200060                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3402367                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          258                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        95584                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3309257                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1352848                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58753                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119165955                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5143                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20729604                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3700605                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8276                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       734419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       972080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1706499                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112212548                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19444174                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       991486                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23125770                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17337396                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3681596                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445028                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110649571                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110620274                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63285617                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146252085                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.438713                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432716                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89033075                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100367449                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18801113                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1624594                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226103929                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.443900                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188464556     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14286721      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11131491      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2206865      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2786330      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       941956      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4027494      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       891041      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1367475      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226103929                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89033075                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100367449                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20932258                       # Number of memory references committed
system.switch_cpus1.commit.loads             17327237                       # Number of loads committed
system.switch_cpus1.commit.membars               8262                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15825378                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87324139                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1272454                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1367475                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           343905016                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241646452                       # The number of ROB writes
system.switch_cpus1.timesIdled                5332384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22733916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89033075                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100367449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89033075                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.832061                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.832061                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.353100                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.353100                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       519569350                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144385360                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126551604                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16524                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252147102                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22641364                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18351357                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2072679                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9047261                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8531445                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2541857                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93639                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191424828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125950986                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22641364                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11073302                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27590973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6372228                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5023586                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11977750                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2072357                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    228292073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.677857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.049853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200701100     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2569299      1.13%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2029767      0.89%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4747883      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1021265      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1591007      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1225169      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          766956      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13639627      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    228292073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089794                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.499514                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189292859                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7218383                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27479321                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        92015                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4209491                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3894176                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        43766                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154446968                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76741                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4209491                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       189815089                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1792032                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3947234                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27018249                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1509974                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154301347                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31085                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        287420                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       554590                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       212166                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    217062853                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720088386                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720088386                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176171639                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40891205                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38840                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21765                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4886646                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14993381                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7459535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       138301                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1659256                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153187786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38816                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143837208                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       149193                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25670163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     53545503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4684                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    228292073                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.630058                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.301277                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    166268256     72.83%     72.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26588397     11.65%     84.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12894268      5.65%     90.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8618022      3.77%     93.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7956093      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2679139      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2762191      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       392660      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       133047      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    228292073                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         413097     59.23%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        141410     20.27%     79.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142970     20.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120793168     83.98%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2179674      1.52%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17065      0.01%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13448400      9.35%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7398901      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143837208                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.570450                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             697477                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004849                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    516813159                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178897259                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140142627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144534685                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       361625                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3399209                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1056                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          494                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208393                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4209491                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1134747                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       101156                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153226604                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63966                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14993381                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7459535                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21750                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         85764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          494                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1126219                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2301540                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141218633                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12983230                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2618575                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20380723                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20014062                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7397493                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.560064                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140143380                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140142627                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83001757                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229152630                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.555797                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362212                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103207311                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126748284                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26479927                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2076070                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    224082582                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.565632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.370376                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    170864821     76.25%     76.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25043424     11.18%     87.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10934698      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6215300      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4498508      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1765232      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1365195      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       985030      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2410374      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    224082582                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103207311                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126748284                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18845312                       # Number of memory references committed
system.switch_cpus2.commit.loads             11594170                       # Number of loads committed
system.switch_cpus2.commit.membars              17066                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18211148                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114204879                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2580358                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2410374                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           374900419                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310666042                       # The number of ROB writes
system.switch_cpus2.timesIdled                3094517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23855029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103207311                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126748284                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103207311                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.443113                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.443113                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.409314                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.409314                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636108374                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195167796                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142650492                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34132                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               252147102                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22489332                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18455819                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2103404                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9435798                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8848225                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2243898                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98468                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201575644                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             123349845                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22489332                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11092123                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26600131                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5835083                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6576116                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12193538                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2093992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    238465382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.634707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.995662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       211865251     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1980795      0.83%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3585511      1.50%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2120317      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1738588      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1553684      0.65%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          857850      0.36%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2134000      0.89%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12629386      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    238465382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089191                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.489198                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199917466                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8247649                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26521247                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        65803                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3713214                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3695040                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     151286871                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3713214                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200214738                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         692906                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6648453                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26272595                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       923473                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     151236763                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        100833                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       532923                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    213068659                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    701872929                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    701872929                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180981137                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        32087514                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36005                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18027                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2673377                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14067438                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7568209                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        73623                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1712166                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150084559                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36005                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143098530                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        66914                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17792133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36790633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    238465382                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.600081                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.287574                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    178881700     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23708314      9.94%     84.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12408178      5.20%     90.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8743275      3.67%     93.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8749444      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3131188      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2388668      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       278609      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       176006      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    238465382                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          52429     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        170787     44.60%     58.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       159694     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120748972     84.38%     84.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1957216      1.37%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17978      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12825452      8.96%     94.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7548912      5.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143098530                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567520                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             382910                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    525112266                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    167912945                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    140656681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143481440                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       290877                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2307677                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        90252                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3713214                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         484932                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        56742                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150120564                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        16157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14067438                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7568209                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18027                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         46858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1210640                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1101058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2311698                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141466704                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12727785                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1631826                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20276692                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20047390                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7548907                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.561048                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140656745                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            140656681                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82318837                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        224208592                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.557836                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.367153                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105226952                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129706792                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20413993                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2121154                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    234752168                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.552526                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.404079                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    181798990     77.44%     77.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25831060     11.00%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9908304      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5216352      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4430685      1.89%     96.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2100859      0.89%     97.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       993833      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1556645      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2915440      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    234752168                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105226952                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129706792                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19237718                       # Number of memory references committed
system.switch_cpus3.commit.loads             11759761                       # Number of loads committed
system.switch_cpus3.commit.membars              17978                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18819128                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116769385                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2682656                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2915440                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           381957513                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303954786                       # The number of ROB writes
system.switch_cpus3.timesIdled                2975680                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               13681720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105226952                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129706792                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105226952                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.396222                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.396222                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.417324                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.417324                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       636090669                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      196480441                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      140061418                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35956                       # number of misc regfile writes
system.l20.replacements                         18771                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          692655                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26963                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.689092                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.499017                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.542442                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5450.167316                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2730.791225                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000915                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000432                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665304                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.333349                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78111                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78111                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18772                       # number of Writeback hits
system.l20.Writeback_hits::total                18772                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78111                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78111                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78111                       # number of overall hits
system.l20.overall_hits::total                  78111                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18761                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18771                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18761                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18771                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18761                       # number of overall misses
system.l20.overall_misses::total                18771                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2327099                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5265589747                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5267916846                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2327099                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5265589747                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5267916846                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2327099                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5265589747                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5267916846                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96872                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96882                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18772                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18772                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96872                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96882                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96872                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96882                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.193668                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.193751                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.193668                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.193751                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.193668                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.193751                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 280666.795320                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 280641.246923                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 280666.795320                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 280641.246923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 280666.795320                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 280641.246923                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4285                       # number of writebacks
system.l20.writebacks::total                     4285                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18761                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18771                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18761                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18771                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18761                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18771                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4067309866                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4068998965                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4067309866                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4068998965                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4067309866                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4068998965                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.193668                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.193751                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.193668                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.193751                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.193668                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.193751                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 216796.005863                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 216770.495179                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 216796.005863                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 216770.495179                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 216796.005863                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 216770.495179                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12490                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          181145                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20682                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.758582                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          226.796217                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.468862                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4866.744485                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3090.990436                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027685                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000912                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.594085                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.377318                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32813                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32813                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8124                       # number of Writeback hits
system.l21.Writeback_hits::total                 8124                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32813                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32813                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32813                       # number of overall hits
system.l21.overall_hits::total                  32813                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12475                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12490                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12475                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12490                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12475                       # number of overall misses
system.l21.overall_misses::total                12490                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3577644                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3327706749                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3331284393                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3577644                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3327706749                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3331284393                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3577644                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3327706749                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3331284393                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45288                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45303                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8124                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8124                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45288                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45303                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45288                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45303                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275459                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275699                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275459                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275699                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275459                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275699                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 238509.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 266750.040000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 266716.124339                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 238509.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 266750.040000                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 266716.124339                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 238509.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 266750.040000                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 266716.124339                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1931                       # number of writebacks
system.l21.writebacks::total                     1931                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12475                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12490                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12475                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12490                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12475                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12490                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2611343                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2528429988                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2531041331                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2611343                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2528429988                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2531041331                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2611343                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2528429988                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2531041331                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275459                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275699                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275459                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275699                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275459                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275699                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 174089.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 202679.758557                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 202645.422818                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 174089.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 202679.758557                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 202645.422818                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 174089.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 202679.758557                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 202645.422818                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         20837                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          741583                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29029                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.546281                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          206.975841                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.912978                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3512.200572                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          4465.910609                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.025266                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000844                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.428735                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.545155                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54972                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54972                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20500                       # number of Writeback hits
system.l22.Writeback_hits::total                20500                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54972                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54972                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54972                       # number of overall hits
system.l22.overall_hits::total                  54972                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        20822                       # number of ReadReq misses
system.l22.ReadReq_misses::total                20835                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        20822                       # number of demand (read+write) misses
system.l22.demand_misses::total                 20835                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        20822                       # number of overall misses
system.l22.overall_misses::total                20835                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4352468                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5961099974                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5965452442                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4352468                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5961099974                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5965452442                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4352468                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5961099974                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5965452442                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        75794                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              75807                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20500                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20500                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        75794                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               75807                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        75794                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              75807                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.274718                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.274843                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.274718                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.274843                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.274718                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.274843                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 334805.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 286288.539718                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 286318.811711                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 334805.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 286288.539718                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 286318.811711                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 334805.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 286288.539718                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 286318.811711                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3710                       # number of writebacks
system.l22.writebacks::total                     3710                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        20822                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           20835                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        20822                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            20835                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        20822                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           20835                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3521780                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4630844753                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4634366533                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3521780                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4630844753                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4634366533                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3521780                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4630844753                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4634366533                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.274718                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.274843                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.274718                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.274843                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.274718                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.274843                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 270906.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 222401.534579                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 222431.799040                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 270906.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 222401.534579                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 222431.799040                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 270906.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 222401.534579                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 222431.799040                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4527                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          313692                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12719                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.663260                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          380.077650                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.305576                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2202.947502                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5594.669272                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046396                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001746                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.268914                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.682943                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        29974                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29974                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9639                       # number of Writeback hits
system.l23.Writeback_hits::total                 9639                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        29974                       # number of demand (read+write) hits
system.l23.demand_hits::total                   29974                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        29974                       # number of overall hits
system.l23.overall_hits::total                  29974                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4511                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4527                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4511                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4527                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4511                       # number of overall misses
system.l23.overall_misses::total                 4527                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4131941                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1212881246                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1217013187                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4131941                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1212881246                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1217013187                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4131941                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1212881246                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1217013187                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34485                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34501                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9639                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9639                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34485                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34501                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34485                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34501                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.130810                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.131214                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.130810                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.131214                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.130810                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.131214                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 258246.312500                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 268871.923299                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 268834.368677                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 258246.312500                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 268871.923299                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 268834.368677                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 258246.312500                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 268871.923299                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 268834.368677                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2946                       # number of writebacks
system.l23.writebacks::total                     2946                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4511                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4527                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4511                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4527                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4511                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4527                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3109454                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    924764455                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    927873909                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3109454                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    924764455                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    927873909                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3109454                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    924764455                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    927873909                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.130810                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.131214                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.130810                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.131214                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.130810                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.131214                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 194340.875000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 205002.095988                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 204964.415507                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 194340.875000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 205002.095988                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 204964.415507                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 194340.875000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 205002.095988                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 204964.415507                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.960892                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011862682                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849840.369287                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.960892                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015963                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876540                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11855032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11855032                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11855032                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11855032                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11855032                       # number of overall hits
system.cpu0.icache.overall_hits::total       11855032                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2690500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2690500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11855043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11855043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11855043                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11855043                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11855043                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11855043                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96872                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190997403                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97128                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1966.450488                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589264                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410736                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916364                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083636                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10412196                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10412196                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17397                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17397                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18089433                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18089433                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18089433                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18089433                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402265                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402265                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402340                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402340                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402340                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402340                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45727081736                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45727081736                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11873160                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11873160                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45738954896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45738954896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45738954896                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45738954896                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814461                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814461                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491773                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491773                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491773                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491773                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037197                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021758                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021758                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021758                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021758                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113674.025172                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113674.025172                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 158308.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 158308.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113682.345519                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113682.345519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113682.345519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113682.345519                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18772                       # number of writebacks
system.cpu0.dcache.writebacks::total            18772                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305393                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305393                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305468                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305468                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96872                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96872                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96872                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96872                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10605593435                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10605593435                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10605593435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10605593435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10605593435                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10605593435                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005239                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005239                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005239                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005239                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109480.483886                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109480.483886                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109480.483886                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109480.483886                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109480.483886                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109480.483886                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.368139                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926919697                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1710183.942804                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.368139                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.867577                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12376563                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12376563                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12376563                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12376563                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12376563                       # number of overall hits
system.cpu1.icache.overall_hits::total       12376563                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4567704                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4567704                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4567704                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4567704                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4567704                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4567704                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12376581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12376581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12376581                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12376581                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12376581                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12376581                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 253761.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 253761.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 253761.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 253761.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 253761.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 253761.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3702144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3702144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3702144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3702144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3702144                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3702144                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 246809.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 246809.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45288                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227671606                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45544                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4998.937423                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.560065                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.439935                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.818594                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.181406                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17737851                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17737851                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3588449                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3588449                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8276                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8262                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8262                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21326300                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21326300                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21326300                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21326300                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       167522                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167522                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       167522                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        167522                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       167522                       # number of overall misses
system.cpu1.dcache.overall_misses::total       167522                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24816103838                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24816103838                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24816103838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24816103838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24816103838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24816103838                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17905373                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17905373                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3588449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3588449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21493822                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21493822                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21493822                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21493822                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009356                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009356                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007794                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007794                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007794                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007794                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 148136.387089                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 148136.387089                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 148136.387089                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 148136.387089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 148136.387089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 148136.387089                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8124                       # number of writebacks
system.cpu1.dcache.writebacks::total             8124                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       122234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       122234                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       122234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       122234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       122234                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       122234                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45288                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45288                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45288                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45288                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5568547477                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5568547477                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5568547477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5568547477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5568547477                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5568547477                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122958.564675                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122958.564675                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 122958.564675                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122958.564675                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 122958.564675                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122958.564675                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.996993                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017147885                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2071584.287169                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996993                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11977736                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11977736                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11977736                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11977736                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11977736                       # number of overall hits
system.cpu2.icache.overall_hits::total       11977736                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5027410                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5027410                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5027410                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5027410                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5027410                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5027410                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11977750                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11977750                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11977750                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11977750                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11977750                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11977750                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 359100.714286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 359100.714286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 359100.714286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 359100.714286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 359100.714286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 359100.714286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4460368                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4460368                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4460368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4460368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4460368                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4460368                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 343105.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 343105.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 343105.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 343105.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 343105.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 343105.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75794                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180802131                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 76050                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2377.411321                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.230158                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.769842                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903243                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096757                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9724645                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9724645                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7217011                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7217011                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21540                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21540                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17066                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17066                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16941656                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16941656                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16941656                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16941656                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185852                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185852                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       185852                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        185852                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       185852                       # number of overall misses
system.cpu2.dcache.overall_misses::total       185852                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25685194324                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25685194324                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25685194324                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25685194324                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25685194324                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25685194324                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9910497                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9910497                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7217011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7217011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17127508                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17127508                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17127508                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17127508                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018753                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018753                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010851                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010851                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010851                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010851                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 138202.410111                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 138202.410111                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 138202.410111                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138202.410111                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 138202.410111                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138202.410111                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20500                       # number of writebacks
system.cpu2.dcache.writebacks::total            20500                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       110058                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       110058                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       110058                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       110058                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       110058                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       110058                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75794                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75794                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75794                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75794                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75794                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75794                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9745384723                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9745384723                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9745384723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9745384723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9745384723                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9745384723                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007648                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007648                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004425                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004425                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 128577.258398                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 128577.258398                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 128577.258398                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 128577.258398                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 128577.258398                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 128577.258398                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.051531                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018631235                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2204829.512987                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.051531                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024121                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738865                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12193522                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12193522                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12193522                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12193522                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12193522                       # number of overall hits
system.cpu3.icache.overall_hits::total       12193522                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4432741                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4432741                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4432741                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4432741                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4432741                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4432741                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12193538                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12193538                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12193538                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12193538                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12193538                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12193538                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 277046.312500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 277046.312500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 277046.312500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 277046.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 277046.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 277046.312500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4264741                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4264741                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4264741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4264741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4264741                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4264741                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 266546.312500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 266546.312500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34485                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164192419                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34741                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4726.185746                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.468457                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.531543                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.904174                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.095826                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9485083                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9485083                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7442001                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7442001                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18010                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18010                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17978                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17978                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16927084                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16927084                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16927084                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16927084                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        88753                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        88753                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        88753                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         88753                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        88753                       # number of overall misses
system.cpu3.dcache.overall_misses::total        88753                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8866293722                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8866293722                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8866293722                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8866293722                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8866293722                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8866293722                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9573836                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9573836                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7442001                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7442001                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17015837                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17015837                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17015837                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17015837                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009270                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009270                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005216                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005216                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005216                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005216                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 99898.524241                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99898.524241                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99898.524241                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99898.524241                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99898.524241                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99898.524241                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9639                       # number of writebacks
system.cpu3.dcache.writebacks::total             9639                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        54268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        54268                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        54268                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54268                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        54268                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54268                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34485                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34485                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34485                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34485                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34485                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34485                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3204765985                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3204765985                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3204765985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3204765985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3204765985                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3204765985                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002027                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002027                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92932.172974                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92932.172974                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92932.172974                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92932.172974                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92932.172974                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92932.172974                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
