

================================================================
== Vivado HLS Report for 'nco'
================================================================
* Date:           Sun Dec 29 13:38:48 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        exercise04c
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.331|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     23|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      80|    104|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|      18|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|      98|    142|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E| FF | LUT |
    +----------------------+--------------------+---------+-------+----+-----+
    |nco_AXILiteS_s_axi_U  |nco_AXILiteS_s_axi  |        0|      0|  80|  104|
    +----------------------+--------------------+---------+-------+----+-----+
    |Total                 |                    |        0|      0|  80|  104|
    +----------------------+--------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |sine_lut_V_U  |nco_sine_lut_V  |        4|  0|   0|  4096|   16|     1|        65536|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                |        4|  0|   0|  4096|   16|     1|        65536|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_67_p2  |     +    |      0|  0|  23|          16|          16|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  23|          16|          16|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   2|   0|    2|          0|
    |temp_V     |  16|   0|   16|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  18|   0|   18|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |      nco     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |      nco     | return value |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.33>
ST_1 : Operation 3 [1/1] (1.00ns)   --->   "%step_size_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %step_size_V)"   --->   Operation 3 'read' 'step_size_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @temp_V, align 2" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:430]   --->   Operation 4 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (2.07ns)   --->   "%p_Val2_1 = add i16 %p_Val2_s, %step_size_V_read" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:430]   --->   Operation 5 'add' 'p_Val2_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "store i16 %p_Val2_1, i16* @temp_V, align 2" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:430]   --->   Operation 6 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%address_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_1, i32 4, i32 15)" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:432]   --->   Operation 7 'partselect' 'address_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_6 = zext i12 %address_V to i64" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:434]   --->   Operation 8 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sine_lut_V_addr = getelementptr [4096 x i16]* @sine_lut_V, i64 0, i64 %tmp_6" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:434]   --->   Operation 9 'getelementptr' 'sine_lut_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (3.25ns)   --->   "%sine_lut_V_load = load i16* %sine_lut_V_addr, align 2" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:434]   --->   Operation 10 'load' 'sine_lut_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %sine_sample_V), !map !74"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %step_size_V), !map !78"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @nco_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:422]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:422]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %sine_sample_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:422]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %step_size_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:422]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (3.25ns)   --->   "%sine_lut_V_load = load i16* %sine_lut_V_addr, align 2" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:434]   --->   Operation 18 'load' 'sine_lut_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %sine_sample_V, i16 %sine_lut_V_load)" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:434]   --->   Operation 19 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [../../../../../../PlanDeEstudios2018/ZYNQ/sources/hls_nco/nco.cpp:435]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ sine_sample_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ step_size_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sine_lut_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
step_size_V_read (read         ) [ 000]
p_Val2_s         (load         ) [ 000]
p_Val2_1         (add          ) [ 000]
StgValue_6       (store        ) [ 000]
address_V        (partselect   ) [ 000]
tmp_6            (zext         ) [ 000]
sine_lut_V_addr  (getelementptr) [ 001]
StgValue_11      (specbitsmap  ) [ 000]
StgValue_12      (specbitsmap  ) [ 000]
StgValue_13      (spectopmodule) [ 000]
StgValue_14      (specinterface) [ 000]
StgValue_15      (specinterface) [ 000]
StgValue_16      (specinterface) [ 000]
StgValue_17      (specinterface) [ 000]
sine_lut_V_load  (load         ) [ 000]
StgValue_19      (write        ) [ 000]
StgValue_20      (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sine_sample_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sine_sample_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="step_size_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="step_size_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sine_lut_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sine_lut_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nco_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="step_size_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="step_size_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="StgValue_19_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="0" index="2" bw="16" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="sine_lut_V_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="12" slack="0"/>
<pin id="53" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sine_lut_V_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="12" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sine_lut_V_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="p_Val2_s_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="p_Val2_1_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="StgValue_6_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="address_V_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="0"/>
<pin id="82" dir="0" index="2" bw="4" slack="0"/>
<pin id="83" dir="0" index="3" bw="5" slack="0"/>
<pin id="84" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="address_V/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_6_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="sine_lut_V_addr_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="1"/>
<pin id="96" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sine_lut_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="34" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="56" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="62"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="36" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="67" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="67" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="92"><net_src comp="79" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="97"><net_src comp="49" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="56" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sine_sample_V | {2 }
	Port: temp_V | {1 }
 - Input state : 
	Port: nco : step_size_V | {1 }
	Port: nco : temp_V | {1 }
	Port: nco : sine_lut_V | {1 2 }
  - Chain level:
	State 1
		p_Val2_1 : 1
		StgValue_6 : 2
		address_V : 2
		tmp_6 : 3
		sine_lut_V_addr : 4
		sine_lut_V_load : 5
	State 2
		StgValue_19 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |        p_Val2_1_fu_67       |    0    |    23   |
|----------|-----------------------------|---------|---------|
|   read   | step_size_V_read_read_fu_36 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_19_write_fu_42   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       address_V_fu_79       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |         tmp_6_fu_89         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    23   |
|----------|-----------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|sine_lut_V|    4   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    4   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|sine_lut_V_addr_reg_94|   12   |
+----------------------+--------+
|         Total        |   12   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   23   |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   12   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   12   |   32   |
+-----------+--------+--------+--------+--------+
