# âš¡ Day 2 â€“ Timing Libraries, Synthesis Approaches & Flip-Flop Coding  

<div align="center">

![RTL](https://img.shields.io/badge/Verilog-RTL-blue?style=for-the-badge&logo=verilog)  
![Synthesis](https://img.shields.io/badge/Yosys-Synthesis-green?style=for-the-badge&logo=opensourceinitiative)  
![Simulation](https://img.shields.io/badge/Simulation-Icarus%20Verilog-orange?style=for-the-badge)  
![Waveforms](https://img.shields.io/badge/GTKWave-Visualization-lightgrey?style=for-the-badge)  

</div>

Welcome to **Day 2** of the RTL Workshop ğŸŒŸ.  
Todayâ€™s focus: mastering **timing libraries**, understanding **hierarchical vs. flat synthesis**, and applying **efficient flip-flop coding styles** for robust digital design.  

---

## ğŸ“š Contents

- [â±ï¸ Timing Libraries](#ï¸-timing-libraries)  
  - [SKY130 PDK Overview](#sky130-pdk-overview)  
  - [Decoding tt_025C_1v80](#decoding-tt_025c_1v80)  
  - [Opening the .lib File](#opening-the-lib-file)  

- [ğŸ—ï¸ Hierarchical vs. Flattened Synthesis](#ï¸-hierarchical-vs-flattened-synthesis)  
  - [Hierarchical Synthesis](#hierarchical-synthesis)  
  - [Flattened Synthesis](#flattened-synthesis)  
  - [Key Differences](#key-differences)  

- [ğŸ” Flip-Flop Coding Styles](#-flip-flop-coding-styles)  
  - [Asynchronous Reset DFF](#asynchronous-reset-d-flip-flop)  
  - [Asynchronous Set DFF](#asynchronous-set-d-flip-flop)  
  - [Synchronous Reset DFF](#synchronous-reset-d-flip-flop)  

- [âš™ï¸ Simulation & Synthesis Workflow](#ï¸-simulation--synthesis-workflow)  
  - [Simulation with Icarus Verilog](#simulation-with-icarus-verilog)  
  - [Synthesis with Yosys](#synthesis-with-yosys)  

- [âœ… Summary](#-summary)  

---

## â±ï¸ Timing Libraries  

### SKY130 PDK Overview  
The **SKY130 PDK** is an open-source CMOS technology kit at **130nm node**.  
It provides **timing, power, and process variation models**, essential for IC design.  

---

### Decoding **tt_025C_1v80**  
The naming convention of `.lib` files encodes **process-voltage-temperature (PVT)** corners:  

| Code | Meaning |
|------|---------|
| `tt` | Typical process corner |
| `025C` | 25Â°C operating temperature |
| `1v80` | 1.8 V supply voltage |

This ensures accurate modeling across real-world scenarios.  

---

### Opening the `.lib` File  

1. Install an editor:  
   ```bash
   sudo apt install gedit

   ```
2. **Open the file:**
   ```shell
   gedit sky130_fd_sc_hd__tt_025C_1v80.lib
   ```
 ![Screenshot_2025-05-29_11-43-13](https://github.com/user-attachments/assets/0c31ddf8-8a95-44a4-acaa-e1c5f0518425)


---

## Hierarchical vs. Flattened Synthesis

### Hierarchical Synthesis

- **Definition**: Retains the module hierarchy as defined in RTL, synthesizing modules separately.
- **How it Works**: Tools like Yosys process each module independently, using commands such as `hierarchy` to analyze and set up the design structure
- **Description:** Preserves RTL structure. Synthesizes modules independently.

- **Pros:**
  - âœ… Faster for large designs
  - âœ… Easier debugging (traceable to RTL)
  - âœ… Modular and reusable

- **Cons:**
  - âŒ Limited cross-module optimizations
  - âŒ Requires additional reporting setup


**Example:**
![Screenshot_2025-05-29_19-04-48](https://github.com/user-attachments/assets/91f0244a-2c41-42ea-be6f-468880c3af33)


---

### Flattened Synthesis

- **Definition**: Merges all modules into a single flat netlist, eliminating hierarchy.
- **How it Works**: The `flatten` command in Yosys collapses the hierarchy, allowing whole-design optimizations.
- **Description:** Collapses hierarchy into a single flat netlist. Optimizes across modules.

- **Pros:**
  - âœ… Aggressive global optimization
  - âœ… Unified netlist

- **Cons:**
  - âŒ Slower runtime
  - âŒ Debugging harder (lost hierarchy)
  - âŒ Larger memory footprint


**Example:**

![Screenshot_2025-05-29_19-20-47](https://github.com/user-attachments/assets/e1d94a5d-d3f7-41ee-8e69-ca0c05be81a3)

> **Important:** Hierarchical synthesis maintains sub-modules in the design, while flattening produces a netlist from the ground up.

---

### Key Differences: Hierarchical vs Flattened Synthesis

| **Aspect**            | **Hierarchical ğŸ§©**                  | **Flattened ğŸ—ï¸**              |
|-----------------------|------------------------------------|--------------------------------|
| **Hierarchy**          | Preserved                           | Collapsed                     |
| **Optimization Scope** | Module-level                        | Global                         |
| **Runtime**            | âš¡ Faster (ideal for big SoCs)      | ğŸ¢ Slower                      |
| **Debugging**          | ğŸ› ï¸ Easier                           | ğŸ” Harder                       |
| **Netlist Style**      | Modular                             | Single block                   |
| **Use Case**           | âœ… Debug, modular flows             | ğŸš€ Max performance             |

---

## Flip-Flop Coding Styles

Flip-flops are fundamental sequential elements in digital design, used to store binary data. Below are efficient coding styles for different reset/set behaviors.

### Asynchronous Reset D Flip-Flop

```verilog
module dff_asyncres (input clk, input async_reset, input d, output reg q);
  always @ (posedge clk, posedge async_reset)
    if (async_reset)
      q <= 1'b0;
    else
      q <= d;
endmodule
```
- **Asynchronous reset**: Overrides clock, setting q to 0 immediately.
- **Edge-triggered**: Captures d on rising clock edge if reset is low.

### Asynchronous Set D Flip-Flop

```verilog
module dff_async_set (input clk, input async_set, input d, output reg q);
  always @ (posedge clk, posedge async_set)
    if (async_set)
      q <= 1'b1;
    else
      q <= d;
endmodule
```
- **Asynchronous set**: Overrides clock, setting q to 1 immediately.

### Synchronous Reset D Flip-Flop

```verilog
module dff_syncres (input clk, input async_reset, input sync_reset, input d, output reg q);
  always @ (posedge clk)
    if (sync_reset)
      q <= 1'b0;
    else
      q <= d;
endmodule
```
- **Synchronous reset**: Takes effect only on the clock edge.

---

## Simulation and Synthesis Workflow

### Icarus Verilog Simulation

1. **Compile:**
   ```shell
   iverilog dff_asyncres.v tb_dff_asyncres.v
   ```
2. **Run:**
   ```shell
   ./a.out
   ```
3. **View Waveform:**
   ```shell
   gtkwave tb_dff_asyncres.vcd
   ```
![Screenshot_2025-05-30_10-45-13](https://github.com/user-attachments/assets/1176581e-fd6c-4b71-8af5-5d7d5f6dbcda)


### Synthesis with Yosys

1. Start Yosys:
   ```shell
   yosys
   ```
2. Read Liberty library:
   ```shell
   read_liberty -lib /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
   ```
3. Read Verilog code:
   ```shell
   read_verilog /path/to/dff_asyncres.v
   ```
4. Synthesize:
   ```shell
   synth -top dff_asyncres
   ```
5. Map flip-flops:
   ```shell
   dfflibmap -liberty /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
   ```
6. Technology mapping:
   ```shell
   abc -liberty /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
   ```
7. Visualize the gate-level netlist:
   ```shell
   show
   ```
![Screenshot_2025-05-30_11-03-00](https://github.com/user-attachments/assets/fa8337df-e0ec-4b01-9b18-5910768e4421)


---
## Summary
This overview provides you with practical insights into timing libraries, synthesis strategies, and reliable coding practices for flip-flops. Continue experimenting with these concepts to deepen your understanding of RTL design and synthesis.
