AR debug_ram debug_ram_a //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/ipcore_dir/DEBUG_RAM.vhd sub00/vhpl31 1457131858
EN vga_debug NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/vga_debug.vhd sub00/vhpl34 1457131861
AR vga_buffer_ram vga_buffer_ram_a //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/ipcore_dir/VGA_BUFFER_RAM.vhd sub00/vhpl23 1457131850
AR alu structural //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_toplevel.vhd sub00/vhpl29 1457131856
AR arith_unit combinational //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_arithmetic_unit.vhd sub00/vhpl01 1457131828
AR load_store_unit behavioral //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/load_store_unit.vhd sub00/vhpl07 1457131834
EN data_decode NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/data_decoder.vhd sub00/vhpl32 1457131859
EN vga_buffer_ram NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/ipcore_dir/VGA_BUFFER_RAM.vhd sub00/vhpl22 1457131849
AR vga_debug structural //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/vga_debug.vhd sub00/vhpl35 1457131862
EN debounce NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/debounce.vhd sub00/vhpl10 1457131837
AR rgb behavioral //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/rgb.vhd sub00/vhpl17 1457131844
AR alu_mux combinational //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_mux.vhd sub00/vhpl09 1457131836
EN clk_25mhz NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/clk25MHz.vhd sub00/vhpl12 1457131839
AR debounce logic //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/debounce.vhd sub00/vhpl11 1457131838
AR logic_unit combinational //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_logic_unit.vhd sub00/vhpl03 1457131830
AR vga_controller behavioral //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/vga_controller.vhd sub00/vhpl15 1457131842
EN load_store_unit NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/load_store_unit.vhd sub00/vhpl06 1457131833
AR buttoncontrol structural //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/button_controller.vhd sub00/vhpl27 1457131854
AR vga_driver structural //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/vga_driver.vhd sub00/vhpl25 1457131852
EN arith_unit NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_arithmetic_unit.vhd sub00/vhpl00 1457131827
EN logic_unit NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_logic_unit.vhd sub00/vhpl02 1457131829
EN vga_driver NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/vga_driver.vhd sub00/vhpl24 1457131851
EN alu_shift_unit NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_shift_unit.vhd sub00/vhpl04 1457131831
AR data_decode structural //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/data_decoder.vhd sub00/vhpl33 1457131860
AR alu_shift_unit combinational //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_shift_unit.vhd sub00/vhpl05 1457131832
AR font_rom arch //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/font_rom_ascii.vhd sub00/vhpl21 1457131848
EN font_rom NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/font_rom_ascii.vhd sub00/vhpl20 1457131847
EN debug_ram NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/ipcore_dir/DEBUG_RAM.vhd sub00/vhpl30 1457131857
EN buttoncontrol NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/button_controller.vhd sub00/vhpl26 1457131853
EN vga_controller NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/vga_controller.vhd sub00/vhpl14 1457131841
EN alu_mux NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_mux.vhd sub00/vhpl08 1457131835
AR clk_25mhz behavioral //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/clk25MHz.vhd sub00/vhpl13 1457131840
EN mux8to1 NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/mux8to1.vhd sub00/vhpl18 1457131845
EN rgb NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/rgb.vhd sub00/vhpl16 1457131843
EN alu NULL //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/alu_toplevel.vhd sub00/vhpl28 1457131855
AR mux8to1 behavioral //vnx-cifs/coefs/eng/shared/cparks1/Xilinx/Lab04/mux8to1.vhd sub00/vhpl19 1457131846
