

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>User Guide &mdash; QDMA DPDK Driver 2019.1 documentation</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="_static/graphviz.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="genindex.html"/>
        <link rel="search" title="Search" href="search.html"/>
    <link rel="top" title="QDMA DPDK Driver 2019.1 documentation" href="index.html"/>
        <link rel="next" title="Developers Guide" href="dev-guide.html"/>
        <link rel="prev" title="Building QDMA DPDK Software" href="build.html"/> 

  
  <script src="_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="index.html" class="icon icon-home"> QDMA DPDK Driver
          

          
          </a>

          
            
            
              <div class="version">
                2019.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <p class="caption"><span class="caption-text">Table of Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="features.html">QDMA Features</a></li>
<li class="toctree-l1"><a class="reference internal" href="system-requirements.html">System Requirements</a></li>
<li class="toctree-l1"><a class="reference internal" href="build.html">Building QDMA DPDK Software</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">User Guide</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#running-the-dpdk-software-test-application">Running the DPDK software test application</a></li>
<li class="toctree-l2"><a class="reference internal" href="#binding-pcie-functions-to-vfio">Binding PCIe functions to VFIO</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#boot-argument-changes-for-vfio">Boot argument changes for VFIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="#driver-binding-with-vfio-pci">Driver binding with vfio-pci</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#controlling-and-configuring-the-qdma-ip">Controlling and Configuring the QDMA IP</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#supported-device-arguments-module-parameters">Supported Device arguments (module parameters)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#cli-support-in-qdma-testapp">CLI support in qdma_testapp</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#commands-supported-by-the-qdma-testapp-cli">Commands supported by the qdma_testapp CLI</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#virtual-machine-vm-execution-and-test">Virtual Machine (VM) execution and test</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#executing-with-vfio-pci-driver-in-vm-using-qemu">Executing with vfio-pci driver in VM using QEMU</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="dev-guide.html">Developers Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="perf.html">QDMA DPDK Performance</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="index.html">QDMA DPDK Driver</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="index.html">Docs</a> &raquo;</li>
      
    <li>User Guide</li>
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="_sources/userguide.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="user-guide">
<h1>User Guide<a class="headerlink" href="#user-guide" title="Permalink to this headline">¶</a></h1>
<p>This section describes the details on controlling and configuring the QDMA IP</p>
<div class="section" id="running-the-dpdk-software-test-application">
<span id="run-dpdk"></span><h2>Running the DPDK software test application<a class="headerlink" href="#running-the-dpdk-software-test-application" title="Permalink to this headline">¶</a></h2>
<p>The below steps describe the step by step procedure to run the DPDK QDMA test
application and to interact with the QDMA PCIe device.</p>
<ol class="arabic simple">
<li>Navigate to examples/qdma_testapp directory.</li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre># cd &lt;server_dir&gt;/&lt;dpdk_test_area&gt;/dpdk-stable/examples/qdma_testapp
</pre></div>
</div>
<ol class="arabic simple" start="2">
<li>Run the ‘lspci’ command on the console and verify that the PFs are detected as shown below. Here, ‘81’ is the PCIe bus number on which Xilinx QDMA device is installed.</li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre># lspci | grep Xilinx
81:00.0 Memory controller: Xilinx Corporation Device 903f
81:00.1 Memory controller: Xilinx Corporation Device 913f
81:00.2 Memory controller: Xilinx Corporation Device 923f
81:00.3 Memory controller: Xilinx Corporation Device 933f
</pre></div>
</div>
<ol class="arabic simple" start="3">
<li>Execute the following commands required for running the DPDK application</li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre># mkdir /mnt/huge
# mount -t hugetlbfs nodev /mnt/huge
# modprobe uio
# insmod ../../build/kmod/igb_uio.ko
</pre></div>
</div>
<ol class="arabic simple" start="4">
<li>Bind PF ports to the igb_uio module as shown below</li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre># ../../usertools/dpdk-devbind.py -b igb_uio 81:00.0
# ../../usertools/dpdk-devbind.py -b igb_uio 81:00.1
# ../../usertools/dpdk-devbind.py -b igb_uio 81:00.2
# ../../usertools/dpdk-devbind.py -b igb_uio 81:00.3
</pre></div>
</div>
<p>5. The execution of steps 3 and 4 creates a max_vfs file entry in /sys/bus/pci/devices/0000:&lt;bus&gt;:&lt;device&gt;.&lt;function&gt;.
Enable VFs for each PF by writing the number of VFs to enable to this file as shown below.
This example creates 1 VF for each PF.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre># echo 1 &gt; /sys/bus/pci/devices/0000\:81\:00.0/max_vfs
# echo 1 &gt; /sys/bus/pci/devices/0000\:81\:00.1/max_vfs
# echo 1 &gt; /sys/bus/pci/devices/0000\:81\:00.2/max_vfs
# echo 1 &gt; /sys/bus/pci/devices/0000\:81\:00.3/max_vfs
</pre></div>
</div>
<ol class="arabic simple" start="6">
<li>Run the lspci command on the console and verify that the VFs are listed in the output as shown below</li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre># lspci | grep Xilinx
81:00.0 Memory controller: Xilinx Corporation Device 903f
81:00.1 Memory controller: Xilinx Corporation Device 913f
81:00.2 Memory controller: Xilinx Corporation Device 923f
81:00.3 Memory controller: Xilinx Corporation Device 933f
81:00.4 Memory controller: Xilinx Corporation Device a03f
81:08.4 Memory controller: Xilinx Corporation Device a13f
81:10.0 Memory controller: Xilinx Corporation Device a23f
81:17.4 Memory controller: Xilinx Corporation Device a33f
</pre></div>
</div>
<p>In total, 8 ports are serially arranged as shown above,
where 81:00.0 represents port 0, 81:00.1 represents port 1 and so on.
81:17.4 being the last one, represents port 7.</p>
<ol class="arabic simple" start="7">
<li>Execute the following commands to bind the VF ports to igb_uio module</li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre># ../../usertools/dpdk-devbind.py -b igb_uio 81:00.4
# ../../usertools/dpdk-devbind.py -b igb_uio 81:08.4
# ../../usertools/dpdk-devbind.py -b igb_uio 81:10.0
# ../../usertools/dpdk-devbind.py -b igb_uio 81:17.4
</pre></div>
</div>
<ol class="arabic simple" start="8">
<li>Run the qdma_testapp using the following command</li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre>#./build/app/qdma_testapp -c 0xf -n 4
</pre></div>
</div>
<ul class="simple">
<li><code class="docutils literal notranslate"><span class="pre">-c</span></code> represents processor mask</li>
<li><code class="docutils literal notranslate"><span class="pre">-n</span></code> represents number of memory channels</li>
</ul>
</div>
<div class="section" id="binding-pcie-functions-to-vfio">
<h2>Binding PCIe functions to VFIO<a class="headerlink" href="#binding-pcie-functions-to-vfio" title="Permalink to this headline">¶</a></h2>
<p>Above section binds PFs and VFs with igb_uio driver. However, one can also bind to vfio-pci driver, which provides more secure and IOMMU protected access to device.</p>
<div class="section" id="boot-argument-changes-for-vfio">
<h3>Boot argument changes for VFIO<a class="headerlink" href="#boot-argument-changes-for-vfio" title="Permalink to this headline">¶</a></h3>
<p>To bind with VFIO, enable IOMMU in the grub file as below</p>
<blockquote>
<div><p>Update <code class="docutils literal notranslate"><span class="pre">/etc/default/grub</span></code> file as below.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>GRUB_CMDLINE_LINUX=&quot;default_hugepagesz=1GB hugepagesz=1G hugepages=20 iommu=on intel_iommu=on&quot;
</pre></div>
</div>
<p>Execute the following command to modify the <code class="docutils literal notranslate"><span class="pre">/boot/grub/grub.cfg</span></code> with the configuration set in the above steps and permanently add them to the kernel command line.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>update-grub
</pre></div>
</div>
<p>Reboot host system after making the above modifications.</p>
</div></blockquote>
</div>
<div class="section" id="driver-binding-with-vfio-pci">
<h3>Driver binding with vfio-pci<a class="headerlink" href="#driver-binding-with-vfio-pci" title="Permalink to this headline">¶</a></h3>
<p>vfio-pci doesn’t provide sysfs interface to enable VFs. Hence, we first bind PFs with igb_uio and enable VFs and then unbind from igb_uio to bind with vfio-pci.</p>
<p>Execute steps 1 to 6 of <a class="reference internal" href="#run-dpdk"><span class="std std-ref">Running the DPDK software test application</span></a> to bind PFs with igb_uio and enable VFs.</p>
<p>Now, unbind PFs from igb_uio driver and bind PFs and VFs to vfio-pci driver.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre># ../../usertools/dpdk-devbind.py -u 81:00.0
# ../../usertools/dpdk-devbind.py -u 81:00.1
# ../../usertools/dpdk-devbind.py -u 81:00.2
# ../../usertools/dpdk-devbind.py -u 81:00.3

# ../../usertools/dpdk-devbind.py -b vfio-pci 81:00.0
# ../../usertools/dpdk-devbind.py -b vfio-pci 81:00.1
# ../../usertools/dpdk-devbind.py -b vfio-pci 81:00.2
# ../../usertools/dpdk-devbind.py -b vfio-pci 81:00.3
# ../../usertools/dpdk-devbind.py -b vfio-pci 81:00.4
# ../../usertools/dpdk-devbind.py -b vfio-pci 81:08.4
# ../../usertools/dpdk-devbind.py -b vfio-pci 81:10.0
# ../../usertools/dpdk-devbind.py -b vfio-pci 81:17.4
</pre></div>
</div>
</div>
</div>
<div class="section" id="controlling-and-configuring-the-qdma-ip">
<h2>Controlling and Configuring the QDMA IP<a class="headerlink" href="#controlling-and-configuring-the-qdma-ip" title="Permalink to this headline">¶</a></h2>
<div class="section" id="supported-device-arguments-module-parameters">
<h3>Supported Device arguments (module parameters)<a class="headerlink" href="#supported-device-arguments-module-parameters" title="Permalink to this headline">¶</a></h3>
<p>Device specific parameters can be passed to a device by using the ‘-w’ EAL option.
Xilinx supports following device arguments to configure PCIe device.</p>
<ol class="arabic">
<li><p class="first"><strong>config_bar</strong></p>
<blockquote>
<div><p>This parameter specifies the PCIe BAR number where QDMA configuration register space is mapped.
Valid values are 0 to 5. Default is set to 0 i.e. BAR 0 in the driver.</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>./build/app/qdma_testapp -c 0x1f -n 4 -w 81:00.0,config_bar=2 -w 81:00.1,config_bar=4
</pre></div>
</div>
<p>This example configures BAR 2 as QDMA configuration BAR for device “81:00.0”
and BAR 4 as QDMA configuration BAR for device “81:00.1”.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>desc_prefetch</strong></p>
<blockquote>
<div><p>This parameter enables or disables descriptor prefetch on C2H streaming queues.
Default is prefetch disabled.</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>./build/app/qdma_testapp -c 0x1f -n 4 -w 81:00.0,desc_prefetch=1
</pre></div>
</div>
<p>This example enables descriptor prefetch on all the streaming C2H queues of
the device “81:00.0”.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>cmpt_desc_len</strong></p>
<blockquote>
<div><p>This parameter sets the completion entry length of the completion queue.
Valid lengths are 8, 16 and 32 bytes. Default length is 8 bytes.</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>./build/app/qdma_testapp -c 0x1f -n 4 -w 81:00.0,cmpt_desc_len=32
</pre></div>
</div>
<p>This example sets completion entry length to 32 bytes on all the completion queues
of the device “81:00.0”.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>trigger_mode</strong></p>
<blockquote>
<div><p>This parameter sets the trigger mode for completion. Possible values for trigger_mode are:</p>
<p>0 - DISABLE</p>
<p>1 – Trigger on EVERY event</p>
<p>2 – Trigger when USER_COUNT threshold is reached</p>
<p>3 – Trigger when USER defined event is reached</p>
<p>4 - Trigger when USER_TIMER threshold is reached</p>
<p>5 - Trigger when either of USER_TIMER or COUNT is reached.</p>
<p>Default value configured in the driver is 5.</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>./build/app/qdma_testapp -c 0x1f -n 4 -w 81:00.0,trigger_mode=1
</pre></div>
</div>
<p>This example sets the trigger mode to every event for all the
completion queues of the device “81:00.0”.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>c2h_byp_mode</strong></p>
<blockquote>
<div><p>This parameter sets the C2H stream mode. Valid values are</p>
<p>0 - Bypass disabled</p>
<p>1 - Cache bypass mode</p>
<p>2 - Simple bypass mode</p>
<p>Default is internal mode i.e. bypass disabled.</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>./build/app/qdma_testapp -c 0x1f -n 4 -w 81:00.0,c2h_byp_mode=2
</pre></div>
</div>
<p>This example sets simple bypass mode on all the C2H queues belonging to the
PCIe device “81:00.0”.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>h2c_byp_mode</strong></p>
<blockquote>
<div><p>This parameter sets the H2C bypass mode. Valid values are</p>
<p>0 - Bypass disabled</p>
<p>1 - Bypass enabled</p>
<p>Default is Bypass disabled.</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>./build/app/qdma_testapp -c 0x1f -n 4 -w 81:00.0,h2c_byp_mode=1
</pre></div>
</div>
<p>This example sets bypass mode on all the H2C queues belonging to the
PCIe device “81:00.0”.</p>
</div></blockquote>
</li>
</ol>
</div>
<div class="section" id="cli-support-in-qdma-testapp">
<h3>CLI support in qdma_testapp<a class="headerlink" href="#cli-support-in-qdma-testapp" title="Permalink to this headline">¶</a></h3>
<p>Sample log of the qdma_testapp execution is given below.
After running the qdma_testapp, command line prompt appears on the console as shown below.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>#./build/app/qdma_testapp -c 0xf -n 4
QDMA testapp rte eal init...
EAL: Detected 8 lcore(s)
EAL: Probing VFIO support...
EAL: PCI device 0000:81:00.0 on NUMA socket -1
EAL: probe driver: 10ee:903f net_qdma
EAL: PCI device 0000:81:00.1 on NUMA socket -1
EAL: probe driver: 10ee:913f net_qdma
EAL: PCI device 0000:81:00.2 on NUMA socket -1
EAL: probe driver: 10ee:923f net_qdma
EAL: PCI device 0000:81:00.3 on NUMA socket -1
EAL: probe driver: 10ee:933f net_qdma
EAL: PCI device 0000:81:00.4 on NUMA socket -1
EAL: probe driver: 10ee:a03f net_qdma
EAL: PCI device 0000:81:08.4 on NUMA socket -1
EAL: probe driver: 10ee:a13f net_qdma
EAL: PCI device 0000:81:10.0 on NUMA socket -1
EAL: probe driver: 10ee:a23f net_qdma
EAL: PCI device 0000:81:17.4 on NUMA socket -1
EAL: probe driver: 10ee:a33f net_qdma
Ethernet Device Count: 8
Logical Core Count: 4
xilinx-app&gt;
</pre></div>
</div>
<div class="section" id="commands-supported-by-the-qdma-testapp-cli">
<h4>Commands supported by the qdma_testapp CLI<a class="headerlink" href="#commands-supported-by-the-qdma-testapp-cli" title="Permalink to this headline">¶</a></h4>
<ol class="arabic">
<li><p class="first"><strong>port_init</strong></p>
<blockquote>
<div><p>This command assigns queues to the port, sets up required resources for the queues, and prepares queues for data processing.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>port_init &lt;port-id&gt; &lt;num-queues&gt; &lt;num-st-queues&gt; &lt;ring-depth&gt; &lt;pkt-buff-size&gt;
</pre></div>
</div>
<p><strong>port-id</strong> represents a logical numbering for PCIe functions in the order they are bind to <code class="docutils literal notranslate"><span class="pre">igb_uio</span></code> driver.
The first PCIe function that is bound has port id as 0.</p>
<p><strong>num-queues</strong> represents the total number of queues to be assigned to the port</p>
<p><strong>num-st-queues</strong> represents the total number of queues to be configured in streaming mode.
This implies that the (num-queues - num-st-queues) number of queues has to be configured in memory mapped mode.</p>
<p><strong>ring-depth</strong> represents the number of entries in C2H and H2C descriptor rings of each queue of the port</p>
<p><strong>pkt-buff-size</strong> represents the size of the data that a single C2H or H2C descriptor can support</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>port_init 1 32 16 1024 4096
</pre></div>
</div>
<p>This example initializes Port 1 with first 16 queues in streaming mode and remaining 16 queues in memory mapped mode.
Number of C2H and H2C descriptor ring depth is set to 1024 and data buffer of 4KB supported by each descriptor.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>port_close</strong></p>
<blockquote>
<div><p>This command frees up all the allocated resources and removes the queues associated with the port.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>port_close &lt;port-id&gt;
</pre></div>
</div>
<p><strong>port-id</strong> represents a logical numbering for PCIe functions in the order they are bind to <code class="docutils literal notranslate"><span class="pre">igb_uio</span></code> driver.
The first PCIe function that is bound has port id as 0.</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>port_close 0
</pre></div>
</div>
<p>This example closes the port 0. Port 0 can again be re-initialized with <cite>port_init</cite> command after <cite>port_close</cite> command.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>dma_to_device</strong></p>
<blockquote>
<div><p>This command is used to DMA the data from host to card.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>dma_to_device &lt;port-id&gt; &lt;num-queues&gt; &lt;input-filename&gt; &lt;dst-addr&gt; &lt;size&gt; &lt;iterations&gt;
</pre></div>
</div>
<p><strong>port-id</strong> represents a logical numbering for PCIe functions in the order they are bind to <code class="docutils literal notranslate"><span class="pre">igb_uio</span></code> driver.
The first PCIe function that is bound has port id as 0.</p>
<p><strong>num-queues</strong> represents the total number of queues to use for transmitting the data</p>
<p><strong>input-filename</strong> represents the path to a valid binary data file, contents of which needs to be DMA’ed</p>
<p><strong>dst-addr</strong> represents the destination address (offset) in the card to where DMA should be done in memory mapped mode.
This field is ignored for streaming mode queues.</p>
<p><strong>size</strong> represents the amount of data in bytes that needs to be transmitted to the card from the given input file.
Data will be segmented across queues such that the total data transferred to the card is <cite>size</cite> amount</p>
<p><strong>iterations</strong> represents the number of loops to repeat the same DMA transfer</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>dma_to_device 0 2048 mm_datafile_1MB.bin 0 524288 0
</pre></div>
</div>
<p>This example segments the (524288) bytes from the mm_datafile_1MB.bin file equally to 2048 queues
and transmits the segmented data on each queue starting at destination BRAM offset 0 for 1st queue,
offset (1*524288)/2048 for 2nd queue, and so on.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>dma_from_device</strong></p>
<blockquote>
<div><p>This command is used to DMA the data from card to host.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>dma_from_device &lt;port-id&gt; &lt;num-queues&gt; &lt;output-filename&gt; &lt;src-addr&gt; &lt;size&gt; &lt;iterations&gt;
</pre></div>
</div>
<p><strong>port-id</strong> represents a logical numbering for PCIe functions in the order they are bind to <code class="docutils literal notranslate"><span class="pre">igb_uio</span></code> driver.
The first PCIe function that is bound has port id as 0.</p>
<p><strong>num-queues</strong> represents the total number of queues to use to receive the data</p>
<p><strong>output-filename</strong> represents the path to output file to dump the received data</p>
<p><strong>src-addr</strong> represents the source address (offset) in the card from where DMA should be done in memory mapped mode.
This field is ignored for streaming mode queues.</p>
<p><strong>size</strong> represents the amount of data in bytes that needs to be received from the card.
Data will be segmented across queues such that the total data transferred from the card is <cite>size</cite> amount</p>
<p><strong>iterations</strong> represents the number of loops to repeat the same DMA transfer</p>
<p>Example usage:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>dma_from_device 0 2048 port0_qcount2048_size524288.bin 0 524288 0
</pre></div>
</div>
<p>This example receives 524288 bytes from 2048 queues and writes to port0_qcount2048_size524288.bin file.
1st queue receives (524288/2048) bytes of data from BRAM offset 0,
2nd queue receives (524288/2048) bytes of data from BRAM offset (1*524288)/2048, and so on.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>reg_read</strong></p>
<blockquote>
<div><p>This command is used to read the specified register.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>reg_read &lt;port-id&gt; &lt;bar-num&gt; &lt;address&gt;
</pre></div>
</div>
<p><strong>port-id</strong> represents a logical numbering for PCIe functions in the order they are bind to <code class="docutils literal notranslate"><span class="pre">igb_uio</span></code> driver.
The first PCIe function that is bound has port id as 0.</p>
<p><strong>bar-num</strong> represents the PCIe BAR where the register is located</p>
<p><strong>address</strong> represents offset of the register in the PCIe BAR <cite>bar-num</cite></p>
</div></blockquote>
</li>
<li><p class="first"><strong>reg_write</strong></p>
<blockquote>
<div><p>This command is used to write a 32-bit value to the specified register.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>reg_write &lt;port-id&gt; &lt;bar-num&gt; &lt;address&gt; &lt;value&gt;
</pre></div>
</div>
<p><strong>port-id</strong> represents a logical numbering for PCIe functions in the order they are bind to <code class="docutils literal notranslate"><span class="pre">igb_uio</span></code> driver.
The first PCIe function that is bound has port id as 0.</p>
<p><strong>bar-num</strong> represents the PCIe BAR where the register is located</p>
<p><strong>address</strong> represents offset of the register in the PCIe BAR <cite>bar-num</cite></p>
<p><strong>value</strong> represents the value to be written at the register offset <cite>address</cite></p>
</div></blockquote>
</li>
<li><p class="first"><strong>reg_dump</strong></p>
<blockquote>
<div><p>This command dumps important QDMA registers values of the given port on console.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>reg_dump &lt;port-id&gt;
</pre></div>
</div>
<p><strong>port-id</strong> represents a logical numbering for PCIe functions in the order they are bind to <code class="docutils literal notranslate"><span class="pre">igb_uio</span></code> driver.
The first PCIe function that is bound has port id as 0.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>queue_dump</strong></p>
<blockquote>
<div><p>This command dumps the queue context of the specified queue number of the given port.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>queue_dump &lt;port-id&gt; &lt;queue-id&gt;
</pre></div>
</div>
<p><strong>port-id</strong> represents a logical numbering for PCIe functions in the order they are bind to <code class="docutils literal notranslate"><span class="pre">igb_uio</span></code> driver.
The first PCIe function that is bound has port id as 0.</p>
<p><strong>queue-id</strong> represents the queue number relative to the port, whose context information needs to be logged</p>
</div></blockquote>
</li>
<li><p class="first"><strong>desc_dump</strong></p>
<blockquote>
<div><p>This command dumps the descriptors of the C2H and H2C rings of the specified queue number of the given port.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>desc_dump &lt;port-id&gt; &lt;queue-id&gt;
</pre></div>
</div>
<p><strong>port-id</strong> represents a logical numbering for PCIe functions in the order they are bind to <code class="docutils literal notranslate"><span class="pre">igb_uio</span></code> driver.
The first PCIe function that is bound has port id as 0.</p>
<p><strong>queue-id</strong> represents the queue number relative to the port, whose C2H and H2C ring descriptors needs to be dumped</p>
</div></blockquote>
</li>
<li><p class="first"><strong>load_cmds</strong></p>
<blockquote>
<div><p>This command executes the list of CLI commands from the given file.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>load_cmds &lt;file_name&gt;
</pre></div>
</div>
<p><strong>file_name</strong> represents path to a valid file containing list of above described CLI commands to be executed in sequence.</p>
</div></blockquote>
</li>
<li><p class="first"><strong>help</strong></p>
<blockquote>
<div><p>This command dumps the help menu with supported commands and their format.
Format for this commad is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>help
</pre></div>
</div>
</div></blockquote>
</li>
<li><p class="first"><strong>ctrl+d</strong></p>
<blockquote>
<div><p>The keyboard keys <code class="docutils literal notranslate"><span class="pre">Ctrl</span></code> and <code class="docutils literal notranslate"><span class="pre">D</span></code> when pressed together quits the application.</p>
</div></blockquote>
</li>
</ol>
</div>
</div>
</div>
<div class="section" id="virtual-machine-vm-execution-and-test">
<h2>Virtual Machine (VM) execution and test<a class="headerlink" href="#virtual-machine-vm-execution-and-test" title="Permalink to this headline">¶</a></h2>
<p>Assuming that the VM image has been created with the settings outlined in Table <a class="reference internal" href="system-requirements.html#guest-system-cfg"><span class="std std-ref">Guest System Configuration</span></a>, follow below steps to execute qdma_testapp on VM.</p>
<ol class="arabic">
<li><p class="first">Enable VF(s) on host system by writing the number of VF(s) to enable in <code class="docutils literal notranslate"><span class="pre">max_vfs</span></code> file under <code class="docutils literal notranslate"><span class="pre">/sys/bus/pci/devices/0000:&lt;bus&gt;:&lt;device&gt;.&lt;function&gt;</span></code>.</p>
<blockquote>
<div><div class="highlight-none notranslate"><div class="highlight"><pre># echo 1 &gt; /sys/bus/pci/devices/0000\:81\:00.0/max_vfs
</pre></div>
</div>
<p><code class="docutils literal notranslate"><span class="pre">lspci</span></code> should now show new entry for VF</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>81:00.4 Memory controller: Xilinx Corporation Device a03f
</pre></div>
</div>
</div></blockquote>
</li>
<li><p class="first">Start the VM using below command by attaching the VF (81:00.4 in this example)</p>
<blockquote>
<div><div class="highlight-none notranslate"><div class="highlight"><pre>qemu-system-x86_64 -cpu host -enable-kvm -m 4096 -object memory-backend-file,id=mem,size=4096M,mem-path=/mnt/huge,
share=on -numa node,memdev=mem -mem-prealloc -smp sockets=2,cores=4 -hda &lt;vm_image.qcow2&gt; -device pci-assign,host=81:00.4
</pre></div>
</div>
</div></blockquote>
</li>
<li><p class="first">On the host system, bind the parent PFs of the VFs being tested on VM with the igb_uio driver and start qdma_testapp application</p>
</li>
<li><p class="first">Once the VM is launched, execute steps as outlined in section <a class="reference internal" href="build.html#build-dpdk"><span class="std std-ref">Building QDMA DPDK Software</span></a> to build DPDK on VM</p>
</li>
<li><p class="first">Bind the VF device in VM to igb_uio driver and execute qdma_testapp in VM as outlined in section <a class="reference internal" href="#run-dpdk"><span class="std std-ref">Running the DPDK software test application</span></a>.</p>
</li>
</ol>
<div class="section" id="executing-with-vfio-pci-driver-in-vm-using-qemu">
<h3>Executing with vfio-pci driver in VM using QEMU<a class="headerlink" href="#executing-with-vfio-pci-driver-in-vm-using-qemu" title="Permalink to this headline">¶</a></h3>
<p>Follow below steps on Host side before attaching VFs to QEMU.</p>
<p>1. Find the Vendor Id (e.g. 10ee) and Device Id (e.g. a03f, a13f) of the VFs being attached to VM using <code class="docutils literal notranslate"><span class="pre">lspci</span></code> command.
Add the Vendor Id and Device Id to vfio-pci and bind the VFs to vfio-pci as below</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>echo &quot;10ee a03f&quot; &gt; /sys/bus/pci/drivers/vfio-pci/new_id
echo 0000:81:00.4 &gt; /sys/bus/pci/devices/0000:81:00.4/driver/unbind
echo 0000:81:00.4 &gt; /sys/bus/pci/drivers/vfio-pci/bind

echo &quot;10ee a13f&quot; &gt; /sys/bus/pci/drivers/vfio-pci/new_id
echo 0000:81:08.4 &gt; /sys/bus/pci/devices/0000:81:08.4/driver/unbind
echo 0000:81:08.4 &gt; /sys/bus/pci/drivers/vfio-pci/bind
</pre></div>
</div>
<ol class="arabic simple" start="2">
<li>Attach the VFs (here, 81:00.4 and 81:08.4) to VM via vfio-pci using QEMU with below command.</li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre>qemu-system-x86_64 -cpu host -enable-kvm -m 4096 -mem-prealloc -smp sockets=2,cores=4 -hda vm_image.qcow2 -device vfio-pci,host=81:00.4 -device vfio-pci,host=81:08.4
</pre></div>
</div>
<p>Follow below steps inside VM to bind the functions with vfio-pci</p>
<ol class="arabic simple">
<li>Once the VM is launched, execute steps as outlined in section <a class="reference internal" href="build.html#build-dpdk"><span class="std std-ref">Building QDMA DPDK Software</span></a> to build DPDK on VM</li>
<li>Enable <code class="docutils literal notranslate"><span class="pre">noiommu</span></code> mode to support vfio-pci driver in VM as there won’t be physical IOMMU device present inside VM</li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre>modprobe vfio-pci
echo 1 &gt; /sys/module/vfio/parameters/enable_unsafe_noiommu_mode
</pre></div>
</div>
<ol class="arabic simple" start="3">
<li>Bind the VF device in VM to vfio-pci driver and execute qdma_testapp in VM as outlined in section <a class="reference internal" href="#run-dpdk"><span class="std std-ref">Running the DPDK software test application</span></a>.</li>
</ol>
</div>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="dev-guide.html" class="btn btn-neutral float-right" title="Developers Guide" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="build.html" class="btn btn-neutral" title="Building QDMA DPDK Software" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2019, Xilinx, Inc.

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'./',
            VERSION:'2019.1',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="_static/jquery.js"></script>
      <script type="text/javascript" src="_static/underscore.js"></script>
      <script type="text/javascript" src="_static/doctools.js"></script>

  

  
  
    <script type="text/javascript" src="_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>