{
  "creator": "Yosys 0.34 (git sha1 4a1b55992, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)",
  "modules": {
    "sequential_multiplier": {
      "attributes": {
        "hdlname": "\\sequential_multiplier",
        "top": "00000000000000000000000000000001",
        "src": "synth/verilog/sequential_multiplier.v:1.1-255.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "st": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "mplier": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9 ]
        },
        "mcand": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13, 14, 15 ]
        },
        "done": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "product": {
          "direction": "output",
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ]
        }
      },
      "cells": {
        "$add$synth/verilog/sequential_multiplier.v:117$1": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:117.17-117.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12, 13, 14, 15 ],
            "B": [ 23, 24, 25, 26, 27, 28 ],
            "Y": [ 29, 30, 31, 32, 33, 34, 35 ]
          }
        },
        "$add$synth/verilog/sequential_multiplier.v:211$29": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:211.18-211.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38 ],
            "B": [ "1" ],
            "Y": [ 39, 40, 41 ]
          }
        },
        "$and$synth/verilog/sequential_multiplier.v:129$7": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:129.18-129.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42 ],
            "B": [ 43 ],
            "Y": [ 44 ]
          }
        },
        "$and$synth/verilog/sequential_multiplier.v:133$9": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:133.18-133.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42 ],
            "B": [ 45 ],
            "Y": [ 46 ]
          }
        },
        "$and$synth/verilog/sequential_multiplier.v:217$31": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:217.18-217.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43 ],
            "B": [ 47 ],
            "Y": [ 48 ]
          }
        },
        "$auto$opt_reduce.cc:128:opt_pmux$75": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49, 50, 51 ],
            "Y": [ 52 ]
          }
        },
        "$auto$opt_reduce.cc:128:opt_pmux$77": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53, 50, 51 ],
            "Y": [ 54 ]
          }
        },
        "$auto$opt_reduce.cc:128:opt_pmux$79": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49, 53, 50 ],
            "Y": [ 55 ]
          }
        },
        "$auto$opt_reduce.cc:128:opt_pmux$81": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49, 51 ],
            "Y": [ 56 ]
          }
        },
        "$eq$synth/verilog/sequential_multiplier.v:123$4": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:123.18-123.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58, 59 ],
            "Y": [ 60 ]
          }
        },
        "$eq$synth/verilog/sequential_multiplier.v:151$18": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:151.18-151.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58, 59 ],
            "B": [ "1" ],
            "Y": [ 61 ]
          }
        },
        "$eq$synth/verilog/sequential_multiplier.v:157$21": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:157.18-157.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58, 59 ],
            "B": [ "0", "1" ],
            "Y": [ 62 ]
          }
        },
        "$eq$synth/verilog/sequential_multiplier.v:159$22": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:159.18-159.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58, 59 ],
            "B": [ "1", "1" ],
            "Y": [ 63 ]
          }
        },
        "$eq$synth/verilog/sequential_multiplier.v:223$33": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:223.18-223.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 64 ]
          }
        },
        "$not$synth/verilog/sequential_multiplier.v:125$5": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:125.18-125.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45 ],
            "Y": [ 43 ]
          }
        },
        "$not$synth/verilog/sequential_multiplier.v:127$6": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:127.18-127.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "Y": [ 42 ]
          }
        },
        "$procdff$72": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001101"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:251.3-252.23"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "Q": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 78 ]
          }
        },
        "$procdff$73": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:248.3-249.23"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 79, 80, 81 ],
            "Q": [ 36, 37, 38 ]
          }
        },
        "$procdff$74": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:245.3-246.26"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 82, 83, 84 ],
            "Q": [ 57, 58, 59 ]
          }
        },
        "$procmux$43": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "synth/verilog/sequential_multiplier.v:0.0-0.0|synth/verilog/sequential_multiplier.v:199.5-205.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 85, "1" ],
            "S": [ 56, 53, 50 ],
            "Y": [ 47 ]
          }
        },
        "$procmux$44_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "synth/verilog/sequential_multiplier.v:0.0-0.0|synth/verilog/sequential_multiplier.v:199.5-205.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60, 61, 62, 63 ],
            "B": [ "1" ],
            "Y": [ 49 ]
          }
        },
        "$procmux$45_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "synth/verilog/sequential_multiplier.v:0.0-0.0|synth/verilog/sequential_multiplier.v:199.5-205.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60, 61, 62, 63 ],
            "B": [ "0", "1" ],
            "Y": [ 53 ]
          }
        },
        "$procmux$46_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "synth/verilog/sequential_multiplier.v:0.0-0.0|synth/verilog/sequential_multiplier.v:199.5-205.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60, 61, 62, 63 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 50 ]
          }
        },
        "$procmux$47_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "synth/verilog/sequential_multiplier.v:0.0-0.0|synth/verilog/sequential_multiplier.v:199.5-205.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60, 61, 62, 63 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 51 ]
          }
        },
        "$procmux$49": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "synth/verilog/sequential_multiplier.v:0.0-0.0|synth/verilog/sequential_multiplier.v:190.5-196.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 86 ],
            "S": [ 52, 53 ],
            "Y": [ 87 ]
          }
        },
        "$procmux$55": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "synth/verilog/sequential_multiplier.v:0.0-0.0|synth/verilog/sequential_multiplier.v:181.5-187.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 88, "0" ],
            "S": [ 49, 54 ],
            "Y": [ 89 ]
          }
        },
        "$procmux$61": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "synth/verilog/sequential_multiplier.v:0.0-0.0|synth/verilog/sequential_multiplier.v:172.5-178.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x" ],
            "B": [ 90, 91, 92, 93, 94, 95, 96, 97, "0", "0", "0", "0" ],
            "S": [ 49, 53, 50, 51 ],
            "Y": [ 82, 83, 84 ]
          }
        },
        "$procmux$67": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "synth/verilog/sequential_multiplier.v:0.0-0.0|synth/verilog/sequential_multiplier.v:163.5-169.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", "1" ],
            "S": [ 55, 51 ],
            "Y": [ 16 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:119$2": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:119.18-119.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58, 59 ],
            "B": [ "1", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 90, 91, 92 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:121$3": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:121.18-121.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3 ],
            "Y": [ 88 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:135$10": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:135.18-135.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58, 59 ],
            "B": [ "1", "1", "0" ],
            "S": [ 46 ],
            "Y": [ 98, 99, 100 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:137$11": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:137.18-137.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 46 ],
            "Y": [ 101 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:139$12": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:139.18-139.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 99, 100 ],
            "B": [ "0", "1", "0" ],
            "S": [ 17 ],
            "Y": [ 102, 103, 104 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:141$13": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:141.18-141.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 17 ],
            "Y": [ 105 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:143$14": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:143.18-143.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ "0" ],
            "S": [ 17 ],
            "Y": [ 106 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:145$15": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:145.18-145.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102, 103, 104 ],
            "B": [ "1", "0", "0" ],
            "S": [ 44 ],
            "Y": [ 93, 94, 95 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:147$16": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:147.18-147.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ "0" ],
            "S": [ 44 ],
            "Y": [ 86 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:149$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:149.18-149.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 106 ],
            "B": [ "1" ],
            "S": [ 44 ],
            "Y": [ 85 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:155$20": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:155.18-155.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0" ],
            "B": [ "1", "1" ],
            "S": [ 45 ],
            "Y": [ 96, 97 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:207$28": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:207.18-207.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107, 108, 109 ],
            "B": [ "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 79, 80, 81 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:219$32": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:219.18-219.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38 ],
            "B": [ 39, 40, 41 ],
            "S": [ 48 ],
            "Y": [ 107, 108, 109 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:225$34": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:225.18-225.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 64 ],
            "Y": [ 45 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:235$35": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001101"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:235.19-235.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 78 ],
            "B": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 78, "0" ],
            "S": [ 47 ],
            "Y": [ 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:237$36": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001101"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:237.19-237.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ],
            "B": [ 17, 18, 19, 20, 21, 22, 29, 30, 31, 32, 33, 34, 35 ],
            "S": [ 87 ],
            "Y": [ 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:240$37": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 123, 124, 125, 126, 127, 128 ],
            "B": [ 4, 5, 6, 7, 8, 9 ],
            "S": [ 89 ],
            "Y": [ 65, 66, 67, 68, 69, 70 ]
          }
        },
        "$ternary$synth/verilog/sequential_multiplier.v:243$38": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:243.19-243.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129, 130, 131, 132, 133, 134, 135 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 89 ],
            "Y": [ 71, 72, 73, 74, 75, 76, 77 ]
          }
        }
      },
      "netnames": {
        "$auto$opt_reduce.cc:134:opt_pmux$76": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:134:opt_pmux$78": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:134:opt_pmux$80": {
          "hide_name": 1,
          "bits": [ 55 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:134:opt_pmux$82": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$procmux$44_CMP": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "$procmux$45_CMP": {
          "hide_name": 1,
          "bits": [ 53 ],
          "attributes": {
          }
        },
        "$procmux$46_CMP": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$procmux$47_CMP": {
          "hide_name": 1,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "acu_act": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 78 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:14.15-14.22"
          }
        },
        "acu_sig": {
          "hide_name": 0,
          "bits": [ 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:15.15-15.22"
          }
        },
        "acu_suma": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:20.14-20.22"
          }
        },
        "ad": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:17.8-17.10"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:2.11-2.14"
          }
        },
        "cnt_act": {
          "hide_name": 0,
          "bits": [ 36, 37, 38 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:10.14-10.21"
          }
        },
        "cnt_sig": {
          "hide_name": 0,
          "bits": [ 79, 80, 81 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:11.14-11.21"
          }
        },
        "done": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:6.11-6.15"
          }
        },
        "estado_act": {
          "hide_name": 0,
          "bits": [ 57, 58, 59 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:8.14-8.24"
          }
        },
        "estado_sig": {
          "hide_name": 0,
          "bits": [ 82, 83, 84 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:9.14-9.24"
          }
        },
        "k": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:12.8-12.9"
          }
        },
        "load": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:16.8-16.12"
          }
        },
        "m": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:13.8-13.9"
          }
        },
        "mcand": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:5.17-5.22"
          }
        },
        "mplier": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:4.17-4.23"
          }
        },
        "n100_o": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:65.15-65.21"
          }
        },
        "n101_o": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 78 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:66.15-66.21"
          }
        },
        "n103_o": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 78, "0" ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:67.15-67.21"
          }
        },
        "n104_o": {
          "hide_name": 0,
          "bits": [ 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:68.15-68.21"
          }
        },
        "n105_o": {
          "hide_name": 0,
          "bits": [ 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:69.15-69.21"
          }
        },
        "n106_o": {
          "hide_name": 0,
          "bits": [ 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:70.14-70.20"
          }
        },
        "n107_o": {
          "hide_name": 0,
          "bits": [ 65, 66, 67, 68, 69, 70 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:71.14-71.20"
          }
        },
        "n108_o": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132, 133, 134, 135 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:72.14-72.20"
          }
        },
        "n110_o": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:73.14-73.20"
          }
        },
        "n114_q": {
          "hide_name": 0,
          "bits": [ 57, 58, 59 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:74.13-74.19"
          }
        },
        "n115_q": {
          "hide_name": 0,
          "bits": [ 36, 37, 38 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:75.13-75.19"
          }
        },
        "n116_q": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 78 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:76.14-76.20"
          }
        },
        "n117_o": {
          "hide_name": 0,
          "bits": [ 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:77.15-77.21"
          }
        },
        "n20_o": {
          "hide_name": 0,
          "bits": [ 90, 91, 92 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:27.14-27.19"
          }
        },
        "n23_o": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:28.8-28.13"
          }
        },
        "n25_o": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:29.8-29.13"
          }
        },
        "n26_o": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:30.8-30.13"
          }
        },
        "n27_o": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:31.8-31.13"
          }
        },
        "n28_o": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:32.8-32.13"
          }
        },
        "n29_o": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:33.8-33.13"
          }
        },
        "n2_o": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:21.8-21.12"
          }
        },
        "n30_o": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:34.8-34.13"
          }
        },
        "n32_o": {
          "hide_name": 0,
          "bits": [ 98, 99, 100 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:35.14-35.19"
          }
        },
        "n35_o": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:36.8-36.13"
          }
        },
        "n37_o": {
          "hide_name": 0,
          "bits": [ 102, 103, 104 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:37.14-37.19"
          }
        },
        "n3_o": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:22.14-22.18"
          }
        },
        "n40_o": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:38.8-38.13"
          }
        },
        "n42_o": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:39.8-39.13"
          }
        },
        "n44_o": {
          "hide_name": 0,
          "bits": [ 93, 94, 95 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:40.14-40.19"
          }
        },
        "n46_o": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:41.8-41.13"
          }
        },
        "n48_o": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:42.8-42.13"
          }
        },
        "n4_o": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:23.15-23.19"
          }
        },
        "n50_o": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:43.8-43.13"
          }
        },
        "n54_o": {
          "hide_name": 0,
          "bits": [ 96, 97 ],
          "attributes": {
          }
        },
        "n56_o": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:46.8-46.13"
          }
        },
        "n58_o": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:47.8-47.13"
          }
        },
        "n59_o": {
          "hide_name": 0,
          "bits": [ 60, 61, 62, 63 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:48.14-48.19"
          }
        },
        "n63_o": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:49.7-49.12"
          }
        },
        "n67_o": {
          "hide_name": 0,
          "bits": [ 82, 83, 84 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:50.13-50.18"
          }
        },
        "n6_o": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, "0" ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:24.14-24.18"
          }
        },
        "n70_o": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:51.7-51.12"
          }
        },
        "n74_o": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:52.7-52.12"
          }
        },
        "n79_o": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:53.7-53.12"
          }
        },
        "n83_o": {
          "hide_name": 0,
          "bits": [ 79, 80, 81 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:54.14-54.19"
          }
        },
        "n84_o": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:55.15-55.20"
          }
        },
        "n86_o": {
          "hide_name": 0,
          "bits": [ 39, 40, 41, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:56.15-56.20",
            "unused_bits": "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "n87_o": {
          "hide_name": 0,
          "bits": [ 39, 40, 41 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:57.14-57.19"
          }
        },
        "n88_o": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:58.8-58.13"
          }
        },
        "n89_o": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:59.8-59.13"
          }
        },
        "n8_o": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, "0" ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:25.14-25.18"
          }
        },
        "n90_o": {
          "hide_name": 0,
          "bits": [ 107, 108, 109 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:60.14-60.19"
          }
        },
        "n92_o": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:61.15-61.20"
          }
        },
        "n94_o": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:62.8-62.13"
          }
        },
        "n95_o": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:63.8-63.13"
          }
        },
        "n99_o": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:64.14-64.19"
          }
        },
        "n9_o": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:26.14-26.18"
          }
        },
        "product": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:7.18-7.25"
          }
        },
        "sh": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:18.8-18.10"
          }
        },
        "st": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:3.11-3.13"
          }
        },
        "suma": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "synth/verilog/sequential_multiplier.v:19.14-19.18"
          }
        }
      }
    }
  }
}
