<profile>

<section name = "Vitis HLS Report for 'Axi2AxiStream_1'" level="0">
<item name = "Date">Wed Jun 29 08:15:23 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 1205285, 29.997 ns, 4.017 ms, 9, 1205285, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1_fu_142">Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1, 4, 483, 13.332 ns, 1.610 us, 4, 483, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MMIterInLoop1">4, 1205280, 4 ~ 558, -, -, 1 ~ 2160, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 256, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 190, 153, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 595, -</column>
<column name="Register">-, -, 386, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1_fu_142">Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1, 0, 0, 91, 103, 0</column>
<column name="mul_31ns_21ns_52_2_1_U18">mul_31ns_21ns_52_2_1, 0, 2, 99, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16ns_16ns_32_3_1_U19">mul_mul_16ns_16ns_32_3_1, i0 * i1</column>
<column name="mul_mul_16ns_16ns_32_3_1_U20">mul_mul_16ns_16ns_32_3_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln587_1_fu_212_p2">+, 0, 0, 34, 27, 6</column>
<column name="add_ln587_fu_189_p2">+, 0, 0, 34, 27, 6</column>
<column name="empty_226_fu_287_p2">+, 0, 0, 71, 64, 64</column>
<column name="r_2_fu_261_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_state80_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i82_i_fu_235_p2">icmp, 0, 0, 15, 21, 1</column>
<column name="icmp_ln1021_fu_156_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln1024_fu_256_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="addrbound_V_fu_228_p3">select, 0, 0, 20, 1, 21</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">427, 81, 1, 81</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="ldata_write">9, 2, 1, 2</column>
<column name="m_axi_gmem1_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem1_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem1_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem1_ARID">9, 2, 1, 2</column>
<column name="m_axi_gmem1_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem1_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem1_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem1_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem1_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem1_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem1_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem1_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem1_RREADY">9, 2, 1, 2</column>
<column name="r_fu_102">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">80, 0, 80, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp_i82_i_reg_398">1, 0, 1, 0</column>
<column name="cols_addrbound_reg_393">21, 0, 21, 0</column>
<column name="cols_int16_reg_347">16, 0, 16, 0</column>
<column name="empty_reg_425">52, 0, 52, 0</column>
<column name="grp_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1021_reg_352">1, 0, 1, 0</column>
<column name="r_2_reg_415">31, 0, 31, 0</column>
<column name="r_fu_102">31, 0, 31, 0</column>
<column name="trunc_ln1540_2_reg_378">24, 0, 24, 0</column>
<column name="trunc_ln1540_reg_373">24, 0, 24, 0</column>
<column name="trunc_ln_reg_430">61, 0, 61, 0</column>
<column name="zext_ln1028_1_reg_407">21, 0, 32, 11</column>
<column name="zext_ln1028_reg_402">21, 0, 52, 31</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Axi2AxiStream.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Axi2AxiStream.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Axi2AxiStream.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Axi2AxiStream.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Axi2AxiStream.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Axi2AxiStream.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Axi2AxiStream.1, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="din">in, 64, ap_none, din, scalar</column>
<column name="ldata_din">out, 64, ap_fifo, ldata, pointer</column>
<column name="ldata_num_data_valid">in, 2, ap_fifo, ldata, pointer</column>
<column name="ldata_fifo_cap">in, 2, ap_fifo, ldata, pointer</column>
<column name="ldata_full_n">in, 1, ap_fifo, ldata, pointer</column>
<column name="ldata_write">out, 1, ap_fifo, ldata, pointer</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 16, ap_none, p_read2, scalar</column>
<column name="stride">in, 32, ap_none, stride, scalar</column>
</table>
</item>
</section>
</profile>
