---
title: "MDC Publications"
permalink: /publications

toc: true
---

## Cite MDC

Please, use the following reference if you use MDC in your scientific paper or if you want to cite it:

**Sau, C., Fanni, T., Rubattu, C., Raffo, L., & Palumbo, F. (2021). The Multi-Dataflow Composer tool: An open-source tool suite for optimized coarse-grain reconfigurable hardware accelerators and platform design. Microprocessors and Microsystems, 80, 103326.**

```
@article{sau2021multi,
  title={The Multi-Dataflow Composer tool: An open-source tool suite for optimized coarse-grain reconfigurable hardware accelerators and platform design},
  author={Sau, Carlo and Fanni, Tiziana and Rubattu, Claudio and Raffo, Luigi and Palumbo, Francesca},
  journal={Microprocessors and Microsystems},
  volume={80},
  pages={103326},
  year={2021},
  publisher={Elsevier}
}
```


## Publications

### Journal Publications
* Ratto, F., Mainez, A. P., Sau, C., et al., "[An Automated Design Flow for Adaptive Neural Network Hardware Accelerators](https://link.springer.com/article/10.1007/s11265-023-01855-x){:target="_blank"},"  Journal of Signal Processing Systems, Volume 95, pp. 1091-1113, (2023).

* Valente, G., Fanni, T., Sau, C., et al., "[A Composable Monitoring System for Heterogeneous Embedded Platforms](https://dl.acm.org/doi/pdf/10.1145/3461647){:target="_blank"}," ACM Transactions on Embedded Computing Systems (TECS), Volume 20, pp. 1-34, (2021).

* Ratto, F., Fanni, T., Raffo, L. et Sau, C., "[Mutual impact between clock gating and high-level synthesis in reconfigurable hardware accelerators](https://www.mdpi.com/2079-9292/10/1/73){:target="_blank"}," Electronics, Volume 3, Art. N. 73, (2021).

* Sau, C., Fanni, T., Rubattu, C., et al., "[Feasibility Study and Porting of the Damped Least Square Algorithm on FPGA](https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9201272){:target="_blank"}," IEEE Access, Volume 8, pp. 175483-175500, (2020).

* Li, L., Sau, C., Fanni, T., et al., "[An integrated hardware/software design methodology for signal processing systems](https://www.sciencedirect.com/science/article/pii/S1383762118301735){:target="_blank"}," Journal of Systems Architecture, Volume 93, pp. 1-19 (2019). 

* Rubattu, C., Palumbo, F., Sau, C., et al., "[Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators](https://ieeexplore.ieee.org/abstract/document/8543666){:target="_blank"}," IEEE Embedded Systems Letters, Volume 11, pp. 68-72 (2019).

*  Sau, C., Palumbo, F., Pelcat, M., et al., "[Challenging the Best HEVC Fractional Pixel FPGA Interpolators With Reconfigurable and Multifrequency Approximate Computing](https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7932478){:target="_blank"}," IEEE Embedded Systems Letters, Volume 9, pp. 65-68 (2017).

* Fanni, T., Li, L., Viitanen, T., et al, "[Hardware design methodology using lightweight dataflow and its integration with low power techniques](https://www.sciencedirect.com/science/article/pii/S1383762116302831){:target="_blank"}," Journal of Systems Architecture, Volume 78, pp. 15-29 (2017). 

* Palumbo, F., Fanni, T., Sau, C. et al., "[Power-Awarness in Coarse-Grained Reconfigurable Multi-Functional Architectures: a Dataflow Based Strategy](https://link.springer.com/article/10.1007/s11265-016-1106-9){:target="_blank"},"  Journal of Signal Processing Systems, Volume 87, pages81–106 (2017).

* Palumbo, F., Carta, N., Pani, D. et al., "[ The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms](https://link.springer.com/article/10.1007/s11554-012-0284-3){:target="_blank"},"  Journal of Real-Time Image Processing, Volume 9, 233–249 (2014).

### Conference Proceedings
* Ratto, F., Raffo, L., Palumbo, F., "[A multithread AES accelerator for Cyber-Physical Systems](https://arxiv.org/pdf/2306.10788.pdf){:target="_blank"}," 20th ACM International Conference on Computing Frontiers (CF ’23), May 9–11, 2023, Bologna, Italy.

* Fanni, T., Madronal, D., Rubattu, C., "[Run-time Performance Monitoring of Heterogenous Hw/Sw Platforms Using PAPI](https://ieeexplore.ieee.org/abstract/document/8891817){:target="_blank"}," 6th International Workshop on FPGAs for Software Programmers, Barcelona, Spain, 2019, pp. 1-10.

* Rodríguez, A., and Fanni, T., "[DEMO: Multi-Grain Adaptivity in Cyber-Physical Systems](https://ieeexplore.ieee.org/document/8704058){:target="_blank"}," 2018 30th International Conference on Microelectronics (ICM), Sousse, Tunisia, 2018, pp. 44-47.

* Fanni, T., Rogriguez, A., Sau, C., et al., "[Multi-Grain Reconfiguration for Advanced Adaptivity in Cyber-Physical Systems](https://ieeexplore.ieee.org/document/8641705){:target="_blank"}," 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Cancun, Mexico, 2018, pp. 1-8.

* Li, L., Fanni, T., Viitanen, T., et al., "[Low power design methodology for signal processing systems using lightweight dataflow techniques](https://ieeexplore.ieee.org/abstract/document/7853801), Rennes, France, 2016, pp. 82-89.

* Fanni, T., Sau, C., Meloni, P., et al., "[Power and clock gating modelling in coarse-grained reconfigurable systems](https://dl.acm.org/doi/pdf/10.1145/2903150.2911713){:target="_blank"}," 13th ACM International Conference on Computing Frontiers (CF), Como, Italy, 2016, pp. 1-8.

* Fanni, T., Sau, C., Raffo, L., et Palumbo, F., "[Automated power gating methodology for dataflow-based reconfigurable systems](https://dl.acm.org/doi/pdf/10.1145/2742854.2747285){:target="_blank"}," 12th ACM International Conference on Computing Frontiers (CF), Ischia, Italy, 2015, pp. 1-6.

* Sau, C., Raffo, L., Palumbo, F., et al., "[Automated design flow for coarse-grained reconfigurable platforms: An RVC-CAL multi-standard decoder use-case](https://ieeexplore.ieee.org/abstract/document/6893195){:target="_blank"}," 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), Agios Konstantinos, Greece, 2014, pp. 59-66.

* Palumbo, F., Carta, N., and Raffo, L., "[The multi-dataflow composer tool: A runtime reconfigurable hdl platform composer](https://ieeexplore.ieee.org/document/6136876){:target="_blank"}," Conference on Design and Architectures for Signal and Image Processing (DASIP), Tampere, Finland, 2011,  pp. 1-8.


### PhD Theses

* FANNI, Tiziana (2019). [Power and Energy Management in Coarse-Grained Reconfigurable Systems: methodologies,automation and assessments](http://hdl.handle.net/11584/260390){:target="_blank"}. Thesis (Doctoral), D.R.I.E.I. (University of Cagliari).


* SAU, Carlo (2016). [Dataflow Based Design Suite for the DEvelopment and Management of Multi-Functional Reconfigurable Systems](){:target="_blank"}. Thesis (Doctoral), D.R.I.E.I. (University of Cagliari).
