# Autogenerated synthesis script Wed Nov 17 14:38:39 CET 2010
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../rtl/verilog/arbiter/arbiter_bytebus.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../rtl/verilog/arbiter/arbiter_dbus.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../rtl/verilog/arbiter/arbiter_ibus.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../rtl/verilog/clkgen/clkgen.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../rtl/verilog/flashrom/flashrom.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../rtl/verilog/gpio/gpio.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../rtl/verilog/orpsoc_top/orpsoc_top.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../rtl/verilog/versatile_mem_ctrl/versatile_mem_ctrl.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/dbg_if/dbg_cpu_registers.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/dbg_if/dbg_cpu.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/dbg_if/dbg_crc32_d1.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/dbg_if/dbg_if.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/dbg_if/dbg_register.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/dbg_if/dbg_wb.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_clockgen.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_crc.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_fifo.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_maccontrol.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_macstatus.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/ethmac.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_miim.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_outputcontrol.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_random.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_receivecontrol.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_registers.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_register.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_rxaddrcheck.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_rxcounters.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_rxethmac.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_rxstatem.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_shiftreg.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_spram_256x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_top.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_transmitcontrol.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_txcounters.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_txethmac.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_txstatem.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/eth_wishbone.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ethmac/xilinx_dist_ram_16x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/i2c_master_slave/i2c_master_slave.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/jtag_tap/jtag_tap.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_alu.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_amultp2_32x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_cfgr.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_cpu.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_ctrl.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_dc_fsm.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_dc_ram.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_dc_tag.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_dc_top.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_dmmu_tlb.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_dmmu_top.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_dpram_256x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_dpram_32x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_dpram.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_du.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_except.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_addsub.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_arith.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_div.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_fcmp.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_intfloat_conv.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_mul.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_post_norm_div.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_post_norm_mul.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_pre_norm_div.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_fpu.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_freeze.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_genpc.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_gmultp2_32x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_ic_fsm.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_ic_ram.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_ic_tag.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_ic_top.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_if.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_immu_tlb.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_immu_top.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_iwb_biu.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_lsu.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_mem2reg.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_mult_mac.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_operandmuxes.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_pic.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_pm.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_qmem_top.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_reg2mem.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_rfram_generic.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_rf.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_sb_fifo.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_sb.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_1024x32_bw.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_1024x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_1024x8.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_128x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_2048x32_bw.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_2048x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_2048x8.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_256x21.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_32_bw.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_32x24.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_512x20.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_64x14.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_64x22.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram_64x24.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_spram.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_sprs.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_top.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_tpram_32x32.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_tt.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_wb_biu.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_wbmux.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/or1200/or1200_xcv_ram32x8d.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ram_wb/ram_wb_b3.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/ram_wb/ram_wb.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/rom/rom.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/simple_spi/fifo4.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/simple_spi/simple_spi.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/smii/smii_if.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/smii/smii_sync.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/smii/smii.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/raminfr.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/uart16550.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/uart_debug_if.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/uart_receiver.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/uart_regs.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/uart_rfifo.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/uart_sync_flops.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/uart_tfifo.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/uart_transmitter.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/uart16550/uart_wb.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/directControl.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/dpMem_dc.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/endpMux.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/fifoMux.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/fifoRTL.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/getPacket.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/HCTxPortArbiter.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/hostcontroller.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/hostSlaveMuxBI.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/hostSlaveMux.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/lineControlUpdate.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/processRxBit.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/processRxByte.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/processTxByte.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/readUSBWireData.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/RxfifoBI.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/RxFifo.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/rxStatusMonitor.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/SCTxPortArbiter.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/sendPacketArbiter.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/sendPacketCheckPreamble.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/sendPacket.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/SIEReceiver.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/SIETransmitter.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/slavecontroller.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/slaveDirectControl.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/slaveGetPacket.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/slaveRxStatusMonitor.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/slaveSendPacket.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/SOFController.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/SOFTransmit.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/speedCtrlMux.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/TxfifoBI.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/TxFifo.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/updateCRC16.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/updateCRC5.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/USBHostControlBI.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/usbHostControl.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/usbhostslave.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/usbhost.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/USBSlaveControlBI.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/usbSlaveControl.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/usbslave.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/USBTxWireArbiter.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/wishBoneBI.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/usbhostslave/writeUSBWireData.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/wb_ram_b3/wb_ram_b3.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../../../../rtl/verilog/wb_switch_b3/wb_switch_b3.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/eth_pll.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/gbuf.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/orpsoc_flashROM.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/pll_xtal25_wb20.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/pll_xtal25_wb24.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/pll_xtal64_wb16.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/pll_xtal64_wb20.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/pll_xtal64_wb24.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/pll_xtal64_wb30.v
add_file -verilog /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../backend/rtl/verilog/reset_buffer.v
add_file -constraint orpsoc_top.sdc
set_option -include_path /home/jules/Documents/opencores/openrisc/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/run/../../../rtl/verilog/include
set_option -include_path .
impl -add orpsoc -type fpga
set_option -technology ProASIC3E
set_option -part A3PE1500
set_option -package PQFP208
set_option -speed_grade Std
set_option -part_companion ""
set_option -use_fsm_explorer 0
set_option -top_module "orpsoc_top"
set_option -symbolic_fsm_compiler 1
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -frequency 125.000
set_option -write_verilog 1
set_option -write_vhdl 0
set_option -run_prop_extract 1
set_option -maxfan 50
set_option -maxfan_hard 0
set_option -disable_io_insertion 0
set_option -retiming 1
set_option -report_path 4000
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -globalthreshold 50
set_option -syn_global_buffers 18
set_option -reporting_filter {-from {*} -to {*}}
set_option -reporting_filename orpsoc_top.ta
set_option -reporting_output_srm 0
set_option -write_apr_constraint 1
project -result_format "edif"
project -result_file "orpsoc_top.edn"
set_option -vlog_std v2001
set_option -num_startend_points 50
set_option -num_critical_paths 50
set_option -project_relative_includes 1
impl -active "orpsoc"
