Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Wed Jun 20 10:19:31 2018
| Host              : DESKTOP-RPTLTMM running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file Basy3CPU_clock_utilization_routed.rpt
| Design            : Basy3CPU
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------+-----------------+--------------+-------+
|       |                      |                 |   Num Loads  |       |
+-------+----------------------+-----------------+------+-------+-------+
| Index | BUFG Cell            | Net Name        | BELs | Sites | Fixed |
+-------+----------------------+-----------------+------+-------+-------+
|     1 | CLK_IBUF_BUFG_inst   | CLK_IBUF_BUFG   |   18 |     5 |    no |
|     2 | Reset_IBUF_BUFG_inst | Reset_IBUF_BUFG |   32 |     9 |    no |
|     3 | Led_BUFG_inst        | Led_BUFG        |  904 |   465 |    no |
+-------+----------------------+-----------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------+---------------------------------+--------------+-------+
|       |                               |                                 |   Num Loads  |       |
+-------+-------------------------------+---------------------------------+------+-------+-------+
| Index | Local Clk Src                 | Net Name                        | BELs | Sites | Fixed |
+-------+-------------------------------+---------------------------------+------+-------+-------+
|     1 | myCPU/myCU/PCWre_reg/L3_2     | myCPU/myCU/PCWre_reg/G0         |    1 |     1 |    no |
|     2 | myCPU/myCU/RegDst_reg[0]/L3_2 | myCPU/myCU/RegDst_reg[0]/G0     |    1 |     1 |    no |
|     3 | myCPU/myCU/RegDst_reg[1]/L3_2 | myCPU/myCU/RegDst_reg[1]/G0     |    1 |     1 |    no |
|     4 | myCPU/myCU/PCSrc_reg[1]_i_2   | myCPU/myCU/PCSrc_reg[1]_i_2_n_0 |    2 |     1 |    no |
|     5 | myclock/wires_reg[17]         | myclock/CLK                     |    4 |     3 |    no |
+-------+-------------------------------+---------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  866 | 12000 |   96 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X1Y10 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  18 |     0 |        0 | CLK_IBUF_BUFG  |
| BUFG        | BUFHCE_X1Y8  |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 808 |    96 |        0 | Led_BUFG       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y2 [get_cells CLK_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells Led_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells Reset_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports CLK]
set_property LOC IOB_X0Y11 [get_ports Reset]

# Clock net "CLK_IBUF_BUFG" driven by instance "CLK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_CLK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CLK_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "Led_BUFG" driven by instance "Led_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_Led_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_Led_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Led_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_Led_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "Reset_IBUF_BUFG" driven by instance "Reset_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_Reset_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_Reset_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Reset_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_Reset_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "myCPU/myCU/PCSrc_reg[1]_i_2_n_0" driven by instance "myCPU/myCU/PCSrc_reg[1]_i_2" located at site "SLICE_X58Y32"
#startgroup
create_pblock {CLKAG_myCPU/myCU/PCSrc_reg[1]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_myCPU/myCU/PCSrc_reg[1]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="myCPU/myCU/PCSrc_reg[1]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_myCPU/myCU/PCSrc_reg[1]_i_2_n_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "myCPU/myCU/PCWre_reg/G0" driven by instance "myCPU/myCU/PCWre_reg/L3_2" located at site "SLICE_X61Y34"
#startgroup
create_pblock {CLKAG_myCPU/myCU/PCWre_reg/G0}
add_cells_to_pblock [get_pblocks  {CLKAG_myCPU/myCU/PCWre_reg/G0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="myCPU/myCU/PCWre_reg/G0"}]]]
resize_pblock [get_pblocks {CLKAG_myCPU/myCU/PCWre_reg/G0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "myCPU/myCU/RegDst_reg[0]/G0" driven by instance "myCPU/myCU/RegDst_reg[0]/L3_2" located at site "SLICE_X63Y31"
#startgroup
create_pblock {CLKAG_myCPU/myCU/RegDst_reg[0]/G0}
add_cells_to_pblock [get_pblocks  {CLKAG_myCPU/myCU/RegDst_reg[0]/G0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="myCPU/myCU/RegDst_reg[0]/G0"}]]]
resize_pblock [get_pblocks {CLKAG_myCPU/myCU/RegDst_reg[0]/G0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "myCPU/myCU/RegDst_reg[1]/G0" driven by instance "myCPU/myCU/RegDst_reg[1]/L3_2" located at site "SLICE_X64Y27"
#startgroup
create_pblock {CLKAG_myCPU/myCU/RegDst_reg[1]/G0}
add_cells_to_pblock [get_pblocks  {CLKAG_myCPU/myCU/RegDst_reg[1]/G0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="myCPU/myCU/RegDst_reg[1]/G0"}]]]
resize_pblock [get_pblocks {CLKAG_myCPU/myCU/RegDst_reg[1]/G0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "myclock/CLK" driven by instance "myclock/wires_reg[17]" located at site "SLICE_X64Y32"
#startgroup
create_pblock {CLKAG_myclock/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_myclock/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="myclock/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_myclock/CLK}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
