git clone --depth 1 --no-tags https://github.com/arxgy/YPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409953941
git clone --depth 1 --no-tags https://github.com/cicero884/VLSI_system_design_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418353742
git clone --depth 1 --no-tags https://github.com/gcarvajalb/IPD432.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414008879
git clone --depth 1 --no-tags https://github.com/SultanShadow/Bi_DIR_AMP_5G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420210766
git clone --depth 1 --no-tags https://github.com/akifkartal03/MIPS-32bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410235560
git clone --depth 1 --no-tags https://github.com/GnosGnas/Side-Channel-Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413380535
git clone --depth 1 --no-tags https://github.com/xtrinch/icestick-fpga-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417896927
git clone --depth 1 --no-tags https://github.com/georgeyhere/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414754623
git clone --depth 1 --no-tags https://github.com/Computer-103/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414762304
git clone --depth 1 --no-tags https://github.com/UT-LCA/brainwave-like-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417608547
git clone --depth 1 --no-tags https://github.com/ivanzuglic/NoC-to-AXI4-Lite-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414695369
git clone --depth 1 --no-tags https://github.com/CPUchildren/arch_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413732758
git clone --depth 1 --no-tags https://github.com/mateibarbu19/digital-computers-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418819021
git clone --depth 1 --no-tags https://github.com/boom1999/HDB3_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412289941
git clone --depth 1 --no-tags https://github.com/datenlord/blake2b_compress.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417587284
git clone --depth 1 --no-tags https://github.com/JunFenngZhi/ECE550_project_MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419867173
git clone --depth 1 --no-tags https://github.com/zshi0616/circuit_format_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416655869
git clone --depth 1 --no-tags https://github.com/DasPeter/RISC-V-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417650209
git clone --depth 1 --no-tags https://github.com/Penghua558/semiMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416310672
git clone --depth 1 --no-tags https://github.com/Merinyeldho/Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410294658
git clone --depth 1 --no-tags https://github.com/cfoge/capstone_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420259327
git clone --depth 1 --no-tags https://github.com/embelon/wb_openram_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416882019
git clone --depth 1 --no-tags https://github.com/oliveiraop/verilog-mic1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419859948
git clone --depth 1 --no-tags https://github.com/GnosGnas/Hardware-Modeling-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411628149
git clone --depth 1 --no-tags https://github.com/Devashrutha/FFT-using-Verilog-RADIX-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417033152
git clone --depth 1 --no-tags https://github.com/Akhil-Barad-04/Verilog_Combinational-design-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409884289
git clone --depth 1 --no-tags https://github.com/yizimi-yuanxin/Verilog_Formatter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418386872
git clone --depth 1 --no-tags https://github.com/lgx98/ECE-550-Proj3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413586481
git clone --depth 1 --no-tags https://github.com/IanC910/Simple_AXI_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415419866
git clone --depth 1 --no-tags https://github.com/dian-lun-lin/RTLflow-benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409362753
git clone --depth 1 --no-tags https://github.com/ntmoore/phys332_fall21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416022350
git clone --depth 1 --no-tags https://github.com/Shadi-Gamal-Hassan/A-32-Bit-5-Stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415379650
git clone --depth 1 --no-tags https://github.com/WENTYANG/ECE_550_32_Bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408268427
git clone --depth 1 --no-tags https://github.com/SnrNotHere16/SystemVerilogExamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418263727
git clone --depth 1 --no-tags https://github.com/Mohsannaeem/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414356149
git clone --depth 1 --no-tags https://github.com/yimy-liu/uart2apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415238380
git clone --depth 1 --no-tags https://github.com/emard/ulx3s-emi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419953722
git clone --depth 1 --no-tags https://github.com/XPPGX/DW8051_I2C_Master_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412668290
git clone --depth 1 --no-tags https://github.com/Chen-Lehan/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408458477
git clone --depth 1 --no-tags https://github.com/anchitp/Project_VCO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419822243
git clone --depth 1 --no-tags https://github.com/SM2A/Computer_Architecture_Course_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414517214
git clone --depth 1 --no-tags https://github.com/Tanawin1701d/Kathryn-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416992439
git clone --depth 1 --no-tags https://github.com/muhammadusman7/fp_fma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419984230
git clone --depth 1 --no-tags https://github.com/WENTYANG/ECE_550_Register_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414747792
git clone --depth 1 --no-tags https://github.com/alisuvizi/Synthesis-MIPS-processor-in-Design-Compiler-and-Cadance-SOC-encounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414336811
git clone --depth 1 --no-tags https://github.com/mattvenn/zero_to_asic_mpw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409944919
git clone --depth 1 --no-tags https://github.com/david-bradburn/Accelerometer-to-7-seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416486224
git clone --depth 1 --no-tags https://github.com/mbmanu/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418788286
git clone --depth 1 --no-tags https://github.com/dgarci23/risc-v-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416079245
git clone --depth 1 --no-tags https://github.com/ekadatskii/ethernet1g.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408772831
git clone --depth 1 --no-tags https://github.com/mean9park/BitFusion-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418776256
git clone --depth 1 --no-tags https://github.com/ianbig/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417935210
git clone --depth 1 --no-tags https://github.com/Jfecoren/PCIe_PHY_Layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412236913
git clone --depth 1 --no-tags https://github.com/Akhil-Barad-04/Synchronous-16x8-FIFO-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410915919
git clone --depth 1 --no-tags https://github.com/WHUPRJ/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417166081
git clone --depth 1 --no-tags https://github.com/Shahzaib2028/UART-BlacBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411654057
git clone --depth 1 --no-tags https://github.com/RiwEZ/digitalCircuitHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414640838
git clone --depth 1 --no-tags https://github.com/Akhil-Barad-04/1x3_Router_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415987248
git clone --depth 1 --no-tags https://github.com/MadhuriKadam9/caravel_avsdopamp_3v3_sky130_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417148243
git clone --depth 1 --no-tags https://github.com/XPPGX/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412666169
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/VLSI_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413955214
git clone --depth 1 --no-tags https://github.com/jacky-ch-yeh/Verylag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416385124
git clone --depth 1 --no-tags https://github.com/kalifav/UART-8-bit-transmitter-and-receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415171105
git clone --depth 1 --no-tags https://github.com/Ahmedsaied9/UART-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409279579
git clone --depth 1 --no-tags https://github.com/Akhil-Barad-04/8-bit-Arithmatic-Logic-Unit-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409896841
git clone --depth 1 --no-tags https://github.com/prajwalgekkouga/Digital-Clock-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408114574
git clone --depth 1 --no-tags https://github.com/mauricio-sj/Trabalho_03_LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409767933
git clone --depth 1 --no-tags https://github.com/kevinscorzu/Proyecto-2-Embebidos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408528802
git clone --depth 1 --no-tags https://github.com/yimy-liu/ahb2apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415239590
git clone --depth 1 --no-tags https://github.com/mchuahua/ELEC402.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410644619
git clone --depth 1 --no-tags https://github.com/happierpig/RISV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410231548
git clone --depth 1 --no-tags https://github.com/dapovich/decoder-3to8-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410727128
git clone --depth 1 --no-tags https://github.com/yongatek/caravel_yonga-serv-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419232407
git clone --depth 1 --no-tags https://github.com/dhayalakumarm/HighSpeedAdder_MPW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418629157
git clone --depth 1 --no-tags https://github.com/andreili/VideoCapFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417079663
git clone --depth 1 --no-tags https://github.com/kathalsol/Proyecto1-Digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413276728
git clone --depth 1 --no-tags https://github.com/UsamaAyub-EE/RISC-V-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418136026
git clone --depth 1 --no-tags https://github.com/thegabriele97/RISCV_SBST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414293536
git clone --depth 1 --no-tags https://github.com/prcups/GAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414960253
git clone --depth 1 --no-tags https://github.com/hujiadfr/ECE385-FPGA-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416548674
git clone --depth 1 --no-tags https://github.com/barzamin/cs552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409321730
git clone --depth 1 --no-tags https://github.com/MuhammadZubairSC/VHDL-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418619524
git clone --depth 1 --no-tags https://github.com/anall/sudoku-accelerator-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416171379
git clone --depth 1 --no-tags https://github.com/MuhammadZubairSC/ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417261953
git clone --depth 1 --no-tags https://github.com/Aimane9/4x4-matrix-keypad-and-a-4-digit-7-segment-LED-display-to-the-FPGA-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417465192
git clone --depth 1 --no-tags https://github.com/MuhammadZubairSC/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417254975
git clone --depth 1 --no-tags https://github.com/maaz-siddiqui/RiscV-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414361632
git clone --depth 1 --no-tags https://github.com/mohamednabilabdelfattah/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408032931
git clone --depth 1 --no-tags https://github.com/aibtw/Fibonacci-Number-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412188708
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwvexrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415103295
git clone --depth 1 --no-tags https://github.com/NgoMinhNhan/Ternary-Content-Addressable-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417991530
git clone --depth 1 --no-tags https://github.com/mattiamirigaldi/ISA-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416301766
git clone --depth 1 --no-tags https://github.com/vvh413/hpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413520556
git clone --depth 1 --no-tags https://github.com/frankeychurches/sdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409169825
git clone --depth 1 --no-tags https://github.com/xtrinch/icestick-fpga-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417197224
git clone --depth 1 --no-tags https://github.com/AdarshPallippuram/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412753953
git clone --depth 1 --no-tags https://github.com/aliabbasi-engr/nios-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415529505
git clone --depth 1 --no-tags https://github.com/yanaerobe/ReMap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411691197
git clone --depth 1 --no-tags https://github.com/ECE473-2021/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417641327
