# RISCV WAISE CPU #

RISCV-Waise CPU supports riscv64-imfdc instruction set architecture and is implemented with 5-stage pipeline. It contains dynamic branch prediction (gshare) and simple prefetching unit.

## Dhrystone Benchmark ##
| Cycles | Dhrystone/s/MHz | DMIPS/s/MHz | Iteration |
| ------ | --------------- | ----------- | --------- |
|    405 |            2464 |        1.40 |       100 |

## Coremark Benchmark ##
| Cycles | Iteration/s/MHz |
| ------ | --------------- |
| 436917 |            2.28 |

Documentation will be expanded in the future.
