// Seed: 1428516879
module module_0 ();
  wire [-1 : -1] id_1;
  logic id_2;
endmodule
program module_1 #(
    parameter id_7 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  module_0 modCall_1 ();
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire _id_7;
  output wire id_6;
  output tri0 id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16;
  assign id_5 = -1'd0;
  wire id_17;
  wire id_18;
  wire [id_7 : 1] id_19;
endprogram
