

================================================================
== Vivado HLS Report for 'k2c_affine_matmul'
================================================================
* Date:           Tue Apr 23 18:56:35 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_final
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.248|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        30|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     482|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     26|    1471|    1035|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     116|
|Register         |        0|      -|     754|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     26|    2225|    1761|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      3|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |sample_fadd_32ns_ocq_U81  |sample_fadd_32ns_ocq  |        0|      2|  324|  236|
    |sample_fadd_32ns_ocq_U82  |sample_fadd_32ns_ocq  |        0|      2|  324|  236|
    |sample_fmul_32ns_pcA_U83  |sample_fmul_32ns_pcA  |        0|      3|  151|  144|
    |sample_fmul_32ns_pcA_U84  |sample_fmul_32ns_pcA  |        0|      3|  151|  144|
    |sample_mul_63ns_1wdI_U85  |sample_mul_63ns_1wdI  |        0|     16|  521|  193|
    |sample_mux_864_32rcU_U86  |sample_mux_864_32rcU  |        0|      0|    0|   41|
    |sample_mux_864_32rcU_U87  |sample_mux_864_32rcU  |        0|      0|    0|   41|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     26| 1471| 1035|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ii_1_fu_577_p2                    |     +    |      0|  0|  10|           1|           2|
    |indvar_flatten45_op_fu_425_p2     |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten87_op_fu_389_p2     |     +    |      0|  0|  20|          13|           1|
    |indvar_flatten_next9_fu_377_p2    |     +    |      0|  0|  82|           1|          75|
    |indvar_flatten_op_fu_476_p2       |     +    |      0|  0|  13|           4|           1|
    |jj_1_fu_665_p2                    |     +    |      0|  0|  10|           2|           1|
    |exitcond_flatten47_m_fu_414_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_6_fu_460_p2  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_445_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp_41_mid1_fu_533_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_41_mid2_fu_571_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_41_mid_fu_528_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten5_fu_439_p2       |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_flatten6_fu_408_p2       |   icmp   |      0|  0|  11|           7|           6|
    |exitcond_flatten9_fu_372_p2       |   icmp   |      0|  0|  50|          75|          75|
    |exitcond_flatten_fu_383_p2        |   icmp   |      0|  0|  13|          13|          12|
    |sel_tmp2_i_fu_712_p2              |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_i_fu_707_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_56_fu_522_p2                  |   icmp   |      0|  0|   9|           2|           3|
    |not_exitcond_flatten_5_fu_455_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_107_fu_471_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_108_fu_588_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_47_fu_420_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_48_fu_466_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_52_fu_583_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_57_fu_725_p2                  |    or    |      0|  0|   2|           1|           1|
    |arrayNo_mid2_fu_613_p3            |  select  |      0|  0|   3|           1|           3|
    |arrayNo_mid3_fu_545_p3            |  select  |      0|  0|   3|           1|           1|
    |ii_mid2_fu_657_p3                 |  select  |      0|  0|   2|           1|           2|
    |ii_mid4_fu_538_p3                 |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next7_fu_431_p3    |  select  |      0|  0|   7|           1|           1|
    |indvar_flatten_next8_fu_395_p3    |  select  |      0|  0|  13|           1|           1|
    |indvar_flatten_next_fu_482_p3     |  select  |      0|  0|   4|           1|           1|
    |jj_mid2_fu_593_p3                 |  select  |      0|  0|   2|           1|           1|
    |newIndex11_cast_mid2_fu_631_p3    |  select  |      0|  0|   5|           1|           5|
    |newIndex11_cast_mid3_fu_552_p3    |  select  |      0|  0|   5|           1|           1|
    |newIndex_cast_mid2_fu_649_p3      |  select  |      0|  0|   8|           1|           8|
    |newIndex_cast_mid5_fu_559_p3      |  select  |      0|  0|   8|           1|           1|
    |sel_tmp1_i3_fu_761_p3             |  select  |      0|  0|  32|           1|          30|
    |sel_tmp1_i_fu_717_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i3_fu_769_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i_fu_731_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |exitcond_flatten47_n_fu_450_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_6_fu_566_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_403_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 482|         166|         355|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter29  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4   |   9|          2|    1|          2|
    |ii_reg_314                |   9|          2|    2|          4|
    |indvar_flatten7_reg_270   |   9|          2|   75|        150|
    |indvar_flatten8_reg_281   |   9|          2|   13|         26|
    |indvar_flatten9_reg_292   |   9|          2|    7|         14|
    |indvar_flatten_reg_303    |   9|          2|    4|          8|
    |jj_reg_325                |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 116|         25|  106|        219|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |arrayNo_mid2_reg_876                        |   1|   0|    3|          2|
    |arrayNo_mid2_reg_876_pp0_iter4_reg          |   1|   0|    3|          2|
    |bound_reg_792                               |  75|   0|   75|          0|
    |exitcond_flatten47_m_reg_830                |   1|   0|    1|          0|
    |exitcond_flatten6_reg_825                   |   1|   0|    1|          0|
    |exitcond_flatten9_reg_797                   |   1|   0|    1|          0|
    |exitcond_flatten_mid_6_reg_850              |   1|   0|    1|          0|
    |exitcond_flatten_reg_806                    |   1|   0|    1|          0|
    |exitcond_flatten_reg_806_pp0_iter1_reg      |   1|   0|    1|          0|
    |ii_reg_314                                  |   2|   0|    2|          0|
    |indvar_flatten7_reg_270                     |  75|   0|   75|          0|
    |indvar_flatten8_reg_281                     |  13|   0|   13|          0|
    |indvar_flatten9_reg_292                     |   7|   0|    7|          0|
    |indvar_flatten_reg_303                      |   4|   0|    4|          0|
    |jj_mid2_reg_869                             |   2|   0|    2|          0|
    |jj_reg_325                                  |   2|   0|    2|          0|
    |newIndex11_cast_mid2_reg_881                |   1|   0|    5|          4|
    |newIndex_cast_mid2_reg_886                  |   1|   0|    8|          7|
    |not_exitcond_flatten_5_reg_845              |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_819                |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_819_pp0_iter2_reg  |   1|   0|    1|          0|
    |sel_tmp5_i3_reg_956                         |  21|   0|   32|         11|
    |sel_tmp5_i_reg_946                          |  19|   0|   32|         13|
    |sum_6_1_reg_986                             |  32|   0|   32|          0|
    |sum_6_reg_981                               |  32|   0|   32|          0|
    |sum_reg_966                                 |  32|   0|   32|          0|
    |tmp_107_reg_856                             |   1|   0|    1|          0|
    |tmp_43_reg_971                              |  32|   0|   32|          0|
    |tmp_47_reg_835                              |   1|   0|    1|          0|
    |tmp_47_reg_835_pp0_iter2_reg                |   1|   0|    1|          0|
    |tmp_53_1_reg_976                            |  32|   0|   32|          0|
    |tmp_58_reg_951                              |  32|   0|   32|          0|
    |tmp_s_reg_941                               |  32|   0|   32|          0|
    |exitcond_flatten9_reg_797                   |  64|  32|    1|          0|
    |jj_mid2_reg_869                             |  64|  32|    2|          0|
    |newIndex_cast_mid2_reg_886                  |  64|  32|    8|          7|
    |tmp_53_1_reg_976                            |  64|  32|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 754| 128|  580|         46|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------+-----+-----+------------+-------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_start      |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_done       | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_idle       | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_ready      | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|C_0_address0  | out |    4|  ap_memory |        C_0        |     array    |
|C_0_ce0       | out |    1|  ap_memory |        C_0        |     array    |
|C_0_we0       | out |    1|  ap_memory |        C_0        |     array    |
|C_0_d0        | out |   32|  ap_memory |        C_0        |     array    |
|C_1_address0  | out |    4|  ap_memory |        C_1        |     array    |
|C_1_ce0       | out |    1|  ap_memory |        C_1        |     array    |
|C_1_we0       | out |    1|  ap_memory |        C_1        |     array    |
|C_1_d0        | out |   32|  ap_memory |        C_1        |     array    |
|C_7_address0  | out |    4|  ap_memory |        C_7        |     array    |
|C_7_ce0       | out |    1|  ap_memory |        C_7        |     array    |
|C_7_we0       | out |    1|  ap_memory |        C_7        |     array    |
|C_7_d0        | out |   32|  ap_memory |        C_7        |     array    |
|A_0_address0  | out |    4|  ap_memory |        A_0        |     array    |
|A_0_ce0       | out |    1|  ap_memory |        A_0        |     array    |
|A_0_q0        |  in |   32|  ap_memory |        A_0        |     array    |
|A_1_address0  | out |    4|  ap_memory |        A_1        |     array    |
|A_1_ce0       | out |    1|  ap_memory |        A_1        |     array    |
|A_1_q0        |  in |   32|  ap_memory |        A_1        |     array    |
|A_2_address0  | out |    4|  ap_memory |        A_2        |     array    |
|A_2_ce0       | out |    1|  ap_memory |        A_2        |     array    |
|A_2_q0        |  in |   32|  ap_memory |        A_2        |     array    |
|A_3_address0  | out |    4|  ap_memory |        A_3        |     array    |
|A_3_ce0       | out |    1|  ap_memory |        A_3        |     array    |
|A_3_q0        |  in |   32|  ap_memory |        A_3        |     array    |
|A_4_address0  | out |    4|  ap_memory |        A_4        |     array    |
|A_4_ce0       | out |    1|  ap_memory |        A_4        |     array    |
|A_4_q0        |  in |   32|  ap_memory |        A_4        |     array    |
|A_5_address0  | out |    4|  ap_memory |        A_5        |     array    |
|A_5_ce0       | out |    1|  ap_memory |        A_5        |     array    |
|A_5_q0        |  in |   32|  ap_memory |        A_5        |     array    |
|A_6_address0  | out |    4|  ap_memory |        A_6        |     array    |
|A_6_ce0       | out |    1|  ap_memory |        A_6        |     array    |
|A_6_q0        |  in |   32|  ap_memory |        A_6        |     array    |
|A_7_address0  | out |    4|  ap_memory |        A_7        |     array    |
|A_7_ce0       | out |    1|  ap_memory |        A_7        |     array    |
|A_7_q0        |  in |   32|  ap_memory |        A_7        |     array    |
|d_address0    | out |    7|  ap_memory |         d         |     array    |
|d_ce0         | out |    1|  ap_memory |         d         |     array    |
|d_q0          |  in |   32|  ap_memory |         d         |     array    |
|outrows       |  in |   64|   ap_none  |      outrows      |    scalar    |
+--------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 1, D = 30, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	37  / (exitcond_flatten9)
	11  / (!exitcond_flatten9)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	7  / true
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 38 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %outrows_read, i32 1, i32 63)"   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cast = zext i63 %tmp to i75"   --->   Operation 40 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [6/6] (4.24ns)   --->   "%bound = mul i75 %cast, 2560"   --->   Operation 41 'mul' 'bound' <Predicate = true> <Delay = 4.24> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.24>
ST_2 : Operation 42 [5/6] (4.24ns)   --->   "%bound = mul i75 %cast, 2560"   --->   Operation 42 'mul' 'bound' <Predicate = true> <Delay = 4.24> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 43 [4/6] (4.24ns)   --->   "%bound = mul i75 %cast, 2560"   --->   Operation 43 'mul' 'bound' <Predicate = true> <Delay = 4.24> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 44 [3/6] (4.24ns)   --->   "%bound = mul i75 %cast, 2560"   --->   Operation 44 'mul' 'bound' <Predicate = true> <Delay = 4.24> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 45 [2/6] (4.24ns)   --->   "%bound = mul i75 %cast, 2560"   --->   Operation 45 'mul' 'bound' <Predicate = true> <Delay = 4.24> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.24>
ST_6 : Operation 46 [1/6] (4.24ns)   --->   "%bound = mul i75 %cast, 2560"   --->   Operation 46 'mul' 'bound' <Predicate = true> <Delay = 4.24> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (1.35ns)   --->   "br label %0" [Group_5/sample.c:1977]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 3.26>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i75 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next9, %1 ]"   --->   Operation 48 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i13 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next8, %1 ]"   --->   Operation 49 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (2.43ns)   --->   "%exitcond_flatten9 = icmp eq i75 %indvar_flatten7, %bound"   --->   Operation 50 'icmp' 'exitcond_flatten9' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (3.26ns)   --->   "%indvar_flatten_next9 = add i75 1, %indvar_flatten7"   --->   Operation 51 'add' 'indvar_flatten_next9' <Predicate = true> <Delay = 3.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (1.70ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten8, 2560"   --->   Operation 52 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten9)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (1.79ns)   --->   "%indvar_flatten87_op = add i13 %indvar_flatten8, 1"   --->   Operation 53 'add' 'indvar_flatten87_op' <Predicate = (!exitcond_flatten9)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.60ns)   --->   "%indvar_flatten_next8 = select i1 %exitcond_flatten, i13 1, i13 %indvar_flatten87_op"   --->   Operation 54 'select' 'indvar_flatten_next8' <Predicate = (!exitcond_flatten9)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten9 = phi i7 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next7, %1 ]" [Group_5/sample.c:1987]   --->   Operation 55 'phi' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.80ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [Group_5/sample.c:1987]   --->   Operation 56 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (1.23ns)   --->   "%exitcond_flatten6 = icmp eq i7 %indvar_flatten9, 40" [Group_5/sample.c:1987]   --->   Operation 57 'icmp' 'exitcond_flatten6' <Predicate = (!exitcond_flatten9)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.80ns)   --->   "%exitcond_flatten47_m = and i1 %exitcond_flatten6, %not_exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 58 'and' 'exitcond_flatten47_m' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.80ns)   --->   "%tmp_47 = or i1 %exitcond_flatten47_m, %exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 59 'or' 'tmp_47' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (1.66ns)   --->   "%indvar_flatten45_op = add i7 %indvar_flatten9, 1" [Group_5/sample.c:1987]   --->   Operation 60 'add' 'indvar_flatten45_op' <Predicate = (!exitcond_flatten9)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.80ns)   --->   "%indvar_flatten_next7 = select i1 %tmp_47, i7 1, i7 %indvar_flatten45_op" [Group_5/sample.c:1987]   --->   Operation 61 'select' 'indvar_flatten_next7' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.61>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next, %1 ]" [Group_5/sample.c:1987]   --->   Operation 62 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (1.21ns)   --->   "%exitcond_flatten5 = icmp eq i4 %indvar_flatten, 4" [Group_5/sample.c:1987]   --->   Operation 63 'icmp' 'exitcond_flatten5' <Predicate = (!exitcond_flatten9)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid_6)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten5, %not_exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 64 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten_5)   --->   "%exitcond_flatten47_n = xor i1 %exitcond_flatten6, true" [Group_5/sample.c:1987]   --->   Operation 65 'xor' 'exitcond_flatten47_n' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.80ns) (out node of the LUT)   --->   "%not_exitcond_flatten_5 = or i1 %exitcond_flatten, %exitcond_flatten47_n" [Group_5/sample.c:1987]   --->   Operation 66 'or' 'not_exitcond_flatten_5' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.80ns) (out node of the LUT)   --->   "%exitcond_flatten_mid_6 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten_5" [Group_5/sample.c:1987]   --->   Operation 67 'and' 'exitcond_flatten_mid_6' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_48 = or i1 %exitcond_flatten_mid_6, %exitcond_flatten47_m" [Group_5/sample.c:1987]   --->   Operation 68 'or' 'tmp_48' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_107 = or i1 %tmp_48, %exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 69 'or' 'tmp_107' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (1.49ns)   --->   "%indvar_flatten_op = add i4 %indvar_flatten, 1" [Group_5/sample.c:1987]   --->   Operation 70 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten9)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.80ns)   --->   "%indvar_flatten_next = select i1 %tmp_107, i4 1, i4 %indvar_flatten_op" [Group_5/sample.c:1987]   --->   Operation 71 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.60>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%ii = phi i2 [ 0, %.preheader6.preheader ], [ %ii_mid2, %1 ]" [Group_5/sample.c:1987]   --->   Operation 72 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%jj = phi i2 [ 0, %.preheader6.preheader ], [ %jj_1, %1 ]"   --->   Operation 73 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i2 %ii to i1" [Group_5/sample.c:1987]   --->   Operation 74 'trunc' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_106, i2 0)" [Group_5/sample.c:1986]   --->   Operation 75 'bitconcatenate' 'p_shl2' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%newIndex1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i1.i1(i3 0, i1 %tmp_106, i1 false)" [Group_5/sample.c:1987]   --->   Operation 76 'bitconcatenate' 'newIndex1' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%newIndex = call i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4(i3 0, i1 %tmp_106, i4 0)" [Group_5/sample.c:1987]   --->   Operation 77 'bitconcatenate' 'newIndex' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten9, label %.loopexit, label %.preheader6"   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.79ns)   --->   "%tmp_56 = icmp eq i2 %jj, -2" [Group_5/sample.c:1987]   --->   Operation 79 'icmp' 'tmp_56' <Predicate = (!exitcond_flatten9)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_41_mid2)   --->   "%tmp_41_mid = and i1 %tmp_56, %not_exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 80 'and' 'tmp_41_mid' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_41_mid2)   --->   "%tmp_41_mid1 = and i1 %tmp_41_mid, %not_exitcond_flatten_5" [Group_5/sample.c:1987]   --->   Operation 81 'and' 'tmp_41_mid1' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.81ns)   --->   "%ii_mid4 = select i1 %tmp_107, i2 0, i2 %ii" [Group_5/sample.c:1987]   --->   Operation 82 'select' 'ii_mid4' <Predicate = (!exitcond_flatten9)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_mid2)   --->   "%arrayNo_mid3 = select i1 %tmp_107, i3 0, i3 %p_shl2" [Group_5/sample.c:1987]   --->   Operation 83 'select' 'arrayNo_mid3' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node newIndex11_cast_mid2)   --->   "%newIndex11_cast_mid3 = select i1 %tmp_107, i5 0, i5 %newIndex1" [Group_5/sample.c:1987]   --->   Operation 84 'select' 'newIndex11_cast_mid3' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node newIndex_cast_mid2)   --->   "%newIndex_cast_mid5 = select i1 %tmp_107, i8 0, i8 %newIndex" [Group_5/sample.c:1987]   --->   Operation 85 'select' 'newIndex_cast_mid5' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_41_mid2)   --->   "%not_exitcond_flatten_6 = xor i1 %exitcond_flatten_mid_6, true" [Group_5/sample.c:1987]   --->   Operation 86 'xor' 'not_exitcond_flatten_6' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_41_mid2 = and i1 %tmp_41_mid1, %not_exitcond_flatten_6" [Group_5/sample.c:1987]   --->   Operation 87 'and' 'tmp_41_mid2' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (1.20ns)   --->   "%ii_1 = add i2 1, %ii_mid4" [Group_5/sample.c:1983]   --->   Operation 88 'add' 'ii_1' <Predicate = (!exitcond_flatten9)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node jj_mid2)   --->   "%tmp_52 = or i1 %tmp_41_mid2, %exitcond_flatten_mid_6" [Group_5/sample.c:1987]   --->   Operation 89 'or' 'tmp_52' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node jj_mid2)   --->   "%tmp_108 = or i1 %tmp_52, %tmp_47" [Group_5/sample.c:1987]   --->   Operation 90 'or' 'tmp_108' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.81ns) (out node of the LUT)   --->   "%jj_mid2 = select i1 %tmp_108, i2 0, i2 %jj" [Group_5/sample.c:1987]   --->   Operation 91 'select' 'jj_mid2' <Predicate = (!exitcond_flatten9)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i2 %ii_1 to i1" [Group_5/sample.c:1983]   --->   Operation 92 'trunc' 'tmp_109' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_mid2)   --->   "%p_shl2_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_109, i2 0)" [Group_5/sample.c:1986]   --->   Operation 93 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.79ns) (out node of the LUT)   --->   "%arrayNo_mid2 = select i1 %tmp_41_mid2, i3 %p_shl2_mid1, i3 %arrayNo_mid3" [Group_5/sample.c:1987]   --->   Operation 94 'select' 'arrayNo_mid2' <Predicate = (!exitcond_flatten9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node newIndex11_cast_mid2)   --->   "%newIndex1_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i1.i1(i3 0, i1 %tmp_109, i1 false)" [Group_5/sample.c:1983]   --->   Operation 95 'bitconcatenate' 'newIndex1_mid1' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.98ns) (out node of the LUT)   --->   "%newIndex11_cast_mid2 = select i1 %tmp_41_mid2, i5 %newIndex1_mid1, i5 %newIndex11_cast_mid3" [Group_5/sample.c:1987]   --->   Operation 96 'select' 'newIndex11_cast_mid2' <Predicate = (!exitcond_flatten9)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node newIndex_cast_mid2)   --->   "%newIndex_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4(i3 0, i1 %tmp_109, i4 0)" [Group_5/sample.c:1983]   --->   Operation 97 'bitconcatenate' 'newIndex_mid1' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.07ns) (out node of the LUT)   --->   "%newIndex_cast_mid2 = select i1 %tmp_41_mid2, i8 %newIndex_mid1, i8 %newIndex_cast_mid5" [Group_5/sample.c:1987]   --->   Operation 98 'select' 'newIndex_cast_mid2' <Predicate = (!exitcond_flatten9)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.81ns)   --->   "%ii_mid2 = select i1 %tmp_41_mid2, i2 %ii_1, i2 %ii_mid4" [Group_5/sample.c:1987]   --->   Operation 99 'select' 'ii_mid2' <Predicate = (!exitcond_flatten9)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (1.20ns)   --->   "%jj_1 = add i2 %jj_mid2, 1" [Group_5/sample.c:1987]   --->   Operation 100 'add' 'jj_1' <Predicate = (!exitcond_flatten9)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%newIndex11_cast_mid2_1 = zext i5 %newIndex11_cast_mid2 to i64" [Group_5/sample.c:1987]   --->   Operation 101 'zext' 'newIndex11_cast_mid2_1' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex11_cast_mid2_1" [Group_5/sample.c:1987]   --->   Operation 102 'getelementptr' 'A_0_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_11 : Operation 103 [2/2] (1.75ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 103 'load' 'A_0_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex11_cast_mid2_1" [Group_5/sample.c:1987]   --->   Operation 104 'getelementptr' 'A_1_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_11 : Operation 105 [2/2] (1.75ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 105 'load' 'A_1_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex11_cast_mid2_1" [Group_5/sample.c:1987]   --->   Operation 106 'getelementptr' 'A_2_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_11 : Operation 107 [2/2] (1.75ns)   --->   "%A_2_load = load float* %A_2_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 107 'load' 'A_2_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex11_cast_mid2_1" [Group_5/sample.c:1987]   --->   Operation 108 'getelementptr' 'A_3_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_11 : Operation 109 [2/2] (1.75ns)   --->   "%A_3_load = load float* %A_3_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 109 'load' 'A_3_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex11_cast_mid2_1" [Group_5/sample.c:1987]   --->   Operation 110 'getelementptr' 'A_4_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (1.75ns)   --->   "%A_4_load = load float* %A_4_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 111 'load' 'A_4_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex11_cast_mid2_1" [Group_5/sample.c:1987]   --->   Operation 112 'getelementptr' 'A_5_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (1.75ns)   --->   "%A_5_load = load float* %A_5_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 113 'load' 'A_5_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex11_cast_mid2_1" [Group_5/sample.c:1987]   --->   Operation 114 'getelementptr' 'A_6_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_11 : Operation 115 [2/2] (1.75ns)   --->   "%A_6_load = load float* %A_6_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 115 'load' 'A_6_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex11_cast_mid2_1" [Group_5/sample.c:1987]   --->   Operation 116 'getelementptr' 'A_7_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_11 : Operation 117 [2/2] (1.75ns)   --->   "%A_7_load = load float* %A_7_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 117 'load' 'A_7_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 12 <SV = 11> <Delay = 3.58>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%arrayNo_mid2_cast = zext i3 %arrayNo_mid2 to i64" [Group_5/sample.c:1987]   --->   Operation 118 'zext' 'arrayNo_mid2_cast' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_12 : Operation 119 [1/2] (1.75ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 119 'load' 'A_0_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 120 [1/2] (1.75ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 120 'load' 'A_1_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 121 [1/2] (1.75ns)   --->   "%A_2_load = load float* %A_2_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 121 'load' 'A_2_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 122 [1/2] (1.75ns)   --->   "%A_3_load = load float* %A_3_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 122 'load' 'A_3_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 123 [1/2] (1.75ns)   --->   "%A_4_load = load float* %A_4_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 123 'load' 'A_4_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 124 [1/2] (1.75ns)   --->   "%A_5_load = load float* %A_5_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 124 'load' 'A_5_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 125 [1/2] (1.75ns)   --->   "%A_6_load = load float* %A_6_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 125 'load' 'A_6_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 126 [1/2] (1.75ns)   --->   "%A_7_load = load float* %A_7_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 126 'load' 'A_7_load' <Predicate = (!exitcond_flatten9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 127 [1/1] (1.83ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load, float %A_1_load, float %A_2_load, float %A_3_load, float %A_4_load, float %A_5_load, float %A_6_load, float %A_7_load, i64 %arrayNo_mid2_cast)" [Group_5/sample.c:1987]   --->   Operation 127 'mux' 'tmp_s' <Predicate = (!exitcond_flatten9)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.79ns)   --->   "%sel_tmp_i = icmp eq i2 %jj_mid2, 0" [Group_5/sample.c:1987]   --->   Operation 128 'icmp' 'sel_tmp_i' <Predicate = (!exitcond_flatten9)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.79ns)   --->   "%sel_tmp2_i = icmp eq i2 %jj_mid2, 1" [Group_5/sample.c:1987]   --->   Operation 129 'icmp' 'sel_tmp2_i' <Predicate = (!exitcond_flatten9)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp2_i, float 0xBFC3145D20000000, float 0xBFCADA8520000000" [Group_5/sample.c:1987]   --->   Operation 130 'select' 'sel_tmp1_i' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.80ns)   --->   "%tmp_57 = or i1 %sel_tmp2_i, %sel_tmp_i" [Group_5/sample.c:1987]   --->   Operation 131 'or' 'tmp_57' <Predicate = (!exitcond_flatten9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp5_i = select i1 %tmp_57, float %sel_tmp1_i, float 0x3FC16616E0000000" [Group_5/sample.c:1987]   --->   Operation 132 'select' 'sel_tmp5_i' <Predicate = (!exitcond_flatten9)> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (1.83ns)   --->   "%tmp_58 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_1_load, float %A_2_load, float %A_3_load, float %A_4_load, float %A_5_load, float %A_6_load, float %A_7_load, float %A_0_load, i64 %arrayNo_mid2_cast)" [Group_5/sample.c:1987]   --->   Operation 133 'mux' 'tmp_58' <Predicate = (!exitcond_flatten9)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5_i3)   --->   "%sel_tmp1_i3 = select i1 %sel_tmp2_i, float 0x3FA9406060000000, float 0xBFC7F09140000000" [Group_5/sample.c:1987]   --->   Operation 134 'select' 'sel_tmp1_i3' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp5_i3 = select i1 %tmp_57, float %sel_tmp1_i3, float 0xBFA18AEDE0000000" [Group_5/sample.c:1987]   --->   Operation 135 'select' 'sel_tmp5_i3' <Predicate = (!exitcond_flatten9)> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 136 [5/5] (3.65ns)   --->   "%tmp_43 = fmul float %tmp_s, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 136 'fmul' 'tmp_43' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [5/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %tmp_58, %sel_tmp5_i3" [Group_5/sample.c:1996]   --->   Operation 137 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 138 [4/5] (3.65ns)   --->   "%tmp_43 = fmul float %tmp_s, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 138 'fmul' 'tmp_43' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [4/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %tmp_58, %sel_tmp5_i3" [Group_5/sample.c:1996]   --->   Operation 139 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 140 [3/5] (3.65ns)   --->   "%tmp_43 = fmul float %tmp_s, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 140 'fmul' 'tmp_43' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [3/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %tmp_58, %sel_tmp5_i3" [Group_5/sample.c:1996]   --->   Operation 141 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%jj_cast = zext i2 %jj_mid2 to i64" [Group_5/sample.c:1987]   --->   Operation 142 'zext' 'jj_cast' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [128 x float]* %d, i64 0, i64 %jj_cast" [Group_5/sample.c:1990]   --->   Operation 143 'getelementptr' 'd_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_16 : Operation 144 [2/2] (2.77ns)   --->   "%sum = load float* %d_addr, align 4" [Group_5/sample.c:1990]   --->   Operation 144 'load' 'sum' <Predicate = (!exitcond_flatten9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 145 [2/5] (3.65ns)   --->   "%tmp_43 = fmul float %tmp_s, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 145 'fmul' 'tmp_43' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [2/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %tmp_58, %sel_tmp5_i3" [Group_5/sample.c:1996]   --->   Operation 146 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (1.00ns)   --->   "switch i2 %jj_mid2, label %branch7 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [Group_5/sample.c:1998]   --->   Operation 147 'switch' <Predicate = (!exitcond_flatten9)> <Delay = 1.00>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 148 [1/2] (2.77ns)   --->   "%sum = load float* %d_addr, align 4" [Group_5/sample.c:1990]   --->   Operation 148 'load' 'sum' <Predicate = (!exitcond_flatten9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 149 [1/5] (3.65ns)   --->   "%tmp_43 = fmul float %tmp_s, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 149 'fmul' 'tmp_43' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %tmp_58, %sel_tmp5_i3" [Group_5/sample.c:1996]   --->   Operation 150 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.51>
ST_18 : Operation 151 [9/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_43" [Group_5/sample.c:1996]   --->   Operation 151 'fadd' 'sum_6' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.51>
ST_19 : Operation 152 [8/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_43" [Group_5/sample.c:1996]   --->   Operation 152 'fadd' 'sum_6' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.51>
ST_20 : Operation 153 [7/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_43" [Group_5/sample.c:1996]   --->   Operation 153 'fadd' 'sum_6' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.51>
ST_21 : Operation 154 [6/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_43" [Group_5/sample.c:1996]   --->   Operation 154 'fadd' 'sum_6' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.51>
ST_22 : Operation 155 [5/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_43" [Group_5/sample.c:1996]   --->   Operation 155 'fadd' 'sum_6' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.51>
ST_23 : Operation 156 [4/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_43" [Group_5/sample.c:1996]   --->   Operation 156 'fadd' 'sum_6' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.51>
ST_24 : Operation 157 [3/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_43" [Group_5/sample.c:1996]   --->   Operation 157 'fadd' 'sum_6' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.51>
ST_25 : Operation 158 [2/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_43" [Group_5/sample.c:1996]   --->   Operation 158 'fadd' 'sum_6' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.51>
ST_26 : Operation 159 [1/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_43" [Group_5/sample.c:1996]   --->   Operation 159 'fadd' 'sum_6' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.51>
ST_27 : Operation 160 [9/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 160 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.51>
ST_28 : Operation 161 [8/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 161 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.51>
ST_29 : Operation 162 [7/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 162 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.51>
ST_30 : Operation 163 [6/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 163 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.51>
ST_31 : Operation 164 [5/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 164 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.51>
ST_32 : Operation 165 [4/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 165 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.51>
ST_33 : Operation 166 [3/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 166 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.51>
ST_34 : Operation 167 [2/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 167 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.51>
ST_35 : Operation 168 [1/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 168 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten9)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.75>
ST_36 : Operation 169 [1/1] (0.00ns)   --->   "%newIndex_cast_mid2_c = zext i8 %newIndex_cast_mid2 to i64" [Group_5/sample.c:1987]   --->   Operation 169 'zext' 'newIndex_cast_mid2_c' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_36 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [Group_5/sample.c:1988]   --->   Operation 170 'specregionbegin' 'tmp_42' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_36 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1991]   --->   Operation 171 'specpipeline' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_36 : Operation 172 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [16 x float]* %C_1, i64 0, i64 %newIndex_cast_mid2_c" [Group_5/sample.c:1998]   --->   Operation 172 'getelementptr' 'C_1_addr' <Predicate = (jj_mid2 == 1)> <Delay = 0.00>
ST_36 : Operation 173 [1/1] (1.75ns)   --->   "store float %sum_6_1, float* %C_1_addr, align 4" [Group_5/sample.c:1998]   --->   Operation 173 'store' <Predicate = (jj_mid2 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_36 : Operation 174 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1998]   --->   Operation 174 'br' <Predicate = (jj_mid2 == 1)> <Delay = 0.00>
ST_36 : Operation 175 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [16 x float]* %C_0, i64 0, i64 %newIndex_cast_mid2_c" [Group_5/sample.c:1998]   --->   Operation 175 'getelementptr' 'C_0_addr' <Predicate = (jj_mid2 == 0)> <Delay = 0.00>
ST_36 : Operation 176 [1/1] (1.75ns)   --->   "store float %sum_6_1, float* %C_0_addr, align 4" [Group_5/sample.c:1998]   --->   Operation 176 'store' <Predicate = (jj_mid2 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_36 : Operation 177 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1998]   --->   Operation 177 'br' <Predicate = (jj_mid2 == 0)> <Delay = 0.00>
ST_36 : Operation 178 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [16 x float]* %C_7, i64 0, i64 %newIndex_cast_mid2_c" [Group_5/sample.c:1998]   --->   Operation 178 'getelementptr' 'C_7_addr' <Predicate = (jj_mid2 != 0 & jj_mid2 != 1)> <Delay = 0.00>
ST_36 : Operation 179 [1/1] (1.75ns)   --->   "store float %sum_6_1, float* %C_7_addr, align 4" [Group_5/sample.c:1998]   --->   Operation 179 'store' <Predicate = (jj_mid2 != 0 & jj_mid2 != 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_36 : Operation 180 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1998]   --->   Operation 180 'br' <Predicate = (jj_mid2 != 0 & jj_mid2 != 1)> <Delay = 0.00>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_42)" [Group_5/sample.c:1999]   --->   Operation 181 'specregionend' 'empty' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_36 : Operation 182 [1/1] (0.00ns)   --->   "br label %0" [Group_5/sample.c:1987]   --->   Operation 182 'br' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>

State 37 <SV = 10> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2006]   --->   Operation 183 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outrows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outrows_read           (read           ) [ 00000000000000000000000000000000000000]
tmp                    (partselect     ) [ 00000000000000000000000000000000000000]
cast                   (zext           ) [ 00111110000000000000000000000000000000]
bound                  (mul            ) [ 00000001111111111111111111111111111110]
StgValue_47            (br             ) [ 00000011111111111111111111111111111110]
indvar_flatten7        (phi            ) [ 00000001000000000000000000000000000000]
indvar_flatten8        (phi            ) [ 00000001000000000000000000000000000000]
exitcond_flatten9      (icmp           ) [ 00000001111111111111111111111111111110]
indvar_flatten_next9   (add            ) [ 00000011111111111111111111111111111110]
exitcond_flatten       (icmp           ) [ 00000001110000000000000000000000000000]
indvar_flatten87_op    (add            ) [ 00000000000000000000000000000000000000]
indvar_flatten_next8   (select         ) [ 00000011111111111111111111111111111110]
indvar_flatten9        (phi            ) [ 00000001100000000000000000000000000000]
not_exitcond_flatten   (xor            ) [ 00000001011000000000000000000000000000]
exitcond_flatten6      (icmp           ) [ 00000001010000000000000000000000000000]
exitcond_flatten47_m   (and            ) [ 00000001010000000000000000000000000000]
tmp_47                 (or             ) [ 00000001011000000000000000000000000000]
indvar_flatten45_op    (add            ) [ 00000000000000000000000000000000000000]
indvar_flatten_next7   (select         ) [ 00000011111111111111111111111111111110]
indvar_flatten         (phi            ) [ 00000001110000000000000000000000000000]
exitcond_flatten5      (icmp           ) [ 00000000000000000000000000000000000000]
exitcond_flatten_mid   (and            ) [ 00000000000000000000000000000000000000]
exitcond_flatten47_n   (xor            ) [ 00000000000000000000000000000000000000]
not_exitcond_flatten_5 (or             ) [ 00000001001000000000000000000000000000]
exitcond_flatten_mid_6 (and            ) [ 00000001001000000000000000000000000000]
tmp_48                 (or             ) [ 00000000000000000000000000000000000000]
tmp_107                (or             ) [ 00000001001000000000000000000000000000]
indvar_flatten_op      (add            ) [ 00000000000000000000000000000000000000]
indvar_flatten_next    (select         ) [ 00000011111111111111111111111111111110]
ii                     (phi            ) [ 00000001111000000000000000000000000000]
jj                     (phi            ) [ 00000001111000000000000000000000000000]
tmp_106                (trunc          ) [ 00000000000000000000000000000000000000]
p_shl2                 (bitconcatenate ) [ 00000000000000000000000000000000000000]
newIndex1              (bitconcatenate ) [ 00000000000000000000000000000000000000]
newIndex               (bitconcatenate ) [ 00000000000000000000000000000000000000]
StgValue_78            (br             ) [ 00000000000000000000000000000000000000]
tmp_56                 (icmp           ) [ 00000000000000000000000000000000000000]
tmp_41_mid             (and            ) [ 00000000000000000000000000000000000000]
tmp_41_mid1            (and            ) [ 00000000000000000000000000000000000000]
ii_mid4                (select         ) [ 00000000000000000000000000000000000000]
arrayNo_mid3           (select         ) [ 00000000000000000000000000000000000000]
newIndex11_cast_mid3   (select         ) [ 00000000000000000000000000000000000000]
newIndex_cast_mid5     (select         ) [ 00000000000000000000000000000000000000]
not_exitcond_flatten_6 (xor            ) [ 00000000000000000000000000000000000000]
tmp_41_mid2            (and            ) [ 00000000000000000000000000000000000000]
ii_1                   (add            ) [ 00000000000000000000000000000000000000]
tmp_52                 (or             ) [ 00000000000000000000000000000000000000]
tmp_108                (or             ) [ 00000000000000000000000000000000000000]
jj_mid2                (select         ) [ 00000001000111111111111111111111111110]
tmp_109                (trunc          ) [ 00000000000000000000000000000000000000]
p_shl2_mid1            (bitconcatenate ) [ 00000000000000000000000000000000000000]
arrayNo_mid2           (select         ) [ 00000001000110000000000000000000000000]
newIndex1_mid1         (bitconcatenate ) [ 00000000000000000000000000000000000000]
newIndex11_cast_mid2   (select         ) [ 00000001000100000000000000000000000000]
newIndex_mid1          (bitconcatenate ) [ 00000000000000000000000000000000000000]
newIndex_cast_mid2     (select         ) [ 00000001000111111111111111111111111110]
ii_mid2                (select         ) [ 00000011111111111111111111111111111110]
jj_1                   (add            ) [ 00000011111111111111111111111111111110]
newIndex11_cast_mid2_1 (zext           ) [ 00000000000000000000000000000000000000]
A_0_addr               (getelementptr  ) [ 00000001000010000000000000000000000000]
A_1_addr               (getelementptr  ) [ 00000001000010000000000000000000000000]
A_2_addr               (getelementptr  ) [ 00000001000010000000000000000000000000]
A_3_addr               (getelementptr  ) [ 00000001000010000000000000000000000000]
A_4_addr               (getelementptr  ) [ 00000001000010000000000000000000000000]
A_5_addr               (getelementptr  ) [ 00000001000010000000000000000000000000]
A_6_addr               (getelementptr  ) [ 00000001000010000000000000000000000000]
A_7_addr               (getelementptr  ) [ 00000001000010000000000000000000000000]
arrayNo_mid2_cast      (zext           ) [ 00000000000000000000000000000000000000]
A_0_load               (load           ) [ 00000000000000000000000000000000000000]
A_1_load               (load           ) [ 00000000000000000000000000000000000000]
A_2_load               (load           ) [ 00000000000000000000000000000000000000]
A_3_load               (load           ) [ 00000000000000000000000000000000000000]
A_4_load               (load           ) [ 00000000000000000000000000000000000000]
A_5_load               (load           ) [ 00000000000000000000000000000000000000]
A_6_load               (load           ) [ 00000000000000000000000000000000000000]
A_7_load               (load           ) [ 00000000000000000000000000000000000000]
tmp_s                  (mux            ) [ 00000001000001111100000000000000000000]
sel_tmp_i              (icmp           ) [ 00000000000000000000000000000000000000]
sel_tmp2_i             (icmp           ) [ 00000000000000000000000000000000000000]
sel_tmp1_i             (select         ) [ 00000000000000000000000000000000000000]
tmp_57                 (or             ) [ 00000000000000000000000000000000000000]
sel_tmp5_i             (select         ) [ 00000001000001111100000000000000000000]
tmp_58                 (mux            ) [ 00000001000001111100000000000000000000]
sel_tmp1_i3            (select         ) [ 00000000000000000000000000000000000000]
sel_tmp5_i3            (select         ) [ 00000001000001111100000000000000000000]
jj_cast                (zext           ) [ 00000000000000000000000000000000000000]
d_addr                 (getelementptr  ) [ 00000001000000000100000000000000000000]
StgValue_147           (switch         ) [ 00000000000000000000000000000000000000]
sum                    (load           ) [ 00000001000000000011111111100000000000]
tmp_43                 (fmul           ) [ 00000001000000000011111111100000000000]
tmp_53_1               (fmul           ) [ 00000001000000000011111111111111111100]
sum_6                  (fadd           ) [ 00000001000000000000000000011111111100]
sum_6_1                (fadd           ) [ 00000001000000000000000000000000000010]
newIndex_cast_mid2_c   (zext           ) [ 00000000000000000000000000000000000000]
tmp_42                 (specregionbegin) [ 00000000000000000000000000000000000000]
StgValue_171           (specpipeline   ) [ 00000000000000000000000000000000000000]
C_1_addr               (getelementptr  ) [ 00000000000000000000000000000000000000]
StgValue_173           (store          ) [ 00000000000000000000000000000000000000]
StgValue_174           (br             ) [ 00000000000000000000000000000000000000]
C_0_addr               (getelementptr  ) [ 00000000000000000000000000000000000000]
StgValue_176           (store          ) [ 00000000000000000000000000000000000000]
StgValue_177           (br             ) [ 00000000000000000000000000000000000000]
C_7_addr               (getelementptr  ) [ 00000000000000000000000000000000000000]
StgValue_179           (store          ) [ 00000000000000000000000000000000000000]
StgValue_180           (br             ) [ 00000000000000000000000000000000000000]
empty                  (specregionend  ) [ 00000000000000000000000000000000000000]
StgValue_182           (br             ) [ 00000011111111111111111111111111111110]
StgValue_183           (ret            ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outrows">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outrows"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="outrows_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outrows_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="A_0_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="A_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/11 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="A_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/11 "/>
</bind>
</comp>

<comp id="153" class="1004" name="A_3_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/11 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/11 "/>
</bind>
</comp>

<comp id="166" class="1004" name="A_4_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/11 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_4_load/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="A_5_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_5_load/11 "/>
</bind>
</comp>

<comp id="192" class="1004" name="A_6_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_6_load/11 "/>
</bind>
</comp>

<comp id="205" class="1004" name="A_7_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_7_load/11 "/>
</bind>
</comp>

<comp id="218" class="1004" name="d_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="2" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/16 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/16 "/>
</bind>
</comp>

<comp id="231" class="1004" name="C_1_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="8" slack="0"/>
<pin id="235" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/36 "/>
</bind>
</comp>

<comp id="238" class="1004" name="StgValue_173_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/36 "/>
</bind>
</comp>

<comp id="244" class="1004" name="C_0_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/36 "/>
</bind>
</comp>

<comp id="251" class="1004" name="StgValue_176_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/36 "/>
</bind>
</comp>

<comp id="257" class="1004" name="C_7_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/36 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_179_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/36 "/>
</bind>
</comp>

<comp id="270" class="1005" name="indvar_flatten7_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="75" slack="1"/>
<pin id="272" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="indvar_flatten7_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="75" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/7 "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten8_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="1"/>
<pin id="283" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvar_flatten8_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="13" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="indvar_flatten9_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="2"/>
<pin id="294" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten9 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvar_flatten9_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="2"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten9/8 "/>
</bind>
</comp>

<comp id="303" class="1005" name="indvar_flatten_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="3"/>
<pin id="305" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="indvar_flatten_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="3"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/9 "/>
</bind>
</comp>

<comp id="314" class="1005" name="ii_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="4"/>
<pin id="316" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="ii_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="4"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="2" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/10 "/>
</bind>
</comp>

<comp id="325" class="1005" name="jj_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="4"/>
<pin id="327" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="jj_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="4"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="2" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6/18 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="10"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6_1/27 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_43/13 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_53_1/13 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="63" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="63" slack="0"/>
<pin id="364" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="63" slack="0"/>
<pin id="368" dir="0" index="1" bw="13" slack="0"/>
<pin id="369" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="exitcond_flatten9_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="75" slack="0"/>
<pin id="374" dir="0" index="1" bw="75" slack="1"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten9/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="indvar_flatten_next9_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="75" slack="0"/>
<pin id="380" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next9/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="exitcond_flatten_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="0"/>
<pin id="385" dir="0" index="1" bw="13" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="indvar_flatten87_op_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten87_op/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="indvar_flatten_next8_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="13" slack="0"/>
<pin id="398" dir="0" index="2" bw="13" slack="0"/>
<pin id="399" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next8/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="not_exitcond_flatten_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="exitcond_flatten6_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="7" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten6/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="exitcond_flatten47_m_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten47_m/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_47_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_47/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="indvar_flatten45_op_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten45_op/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="indvar_flatten_next7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next7/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="exitcond_flatten5_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="exitcond_flatten_mid_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="1"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid/9 "/>
</bind>
</comp>

<comp id="450" class="1004" name="exitcond_flatten47_n_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten47_n/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="not_exitcond_flatten_5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_5/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond_flatten_mid_6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid_6/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_48_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="1"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_107_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="2"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_107/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="indvar_flatten_op_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="indvar_flatten_next_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="4" slack="0"/>
<pin id="485" dir="0" index="2" bw="4" slack="0"/>
<pin id="486" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_106_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_106/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_shl2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="newIndex1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="0" index="3" bw="1" slack="0"/>
<pin id="507" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="newIndex1/10 "/>
</bind>
</comp>

<comp id="512" class="1004" name="newIndex_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="0" index="3" bw="1" slack="0"/>
<pin id="517" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="newIndex/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_56_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="0" index="1" bw="2" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_56/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_41_mid_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="2"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_41_mid/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_41_mid1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="1"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_41_mid1/10 "/>
</bind>
</comp>

<comp id="538" class="1004" name="ii_mid4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="0" index="2" bw="2" slack="0"/>
<pin id="542" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_mid4/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="arrayNo_mid3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="3" slack="0"/>
<pin id="548" dir="0" index="2" bw="3" slack="0"/>
<pin id="549" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayNo_mid3/10 "/>
</bind>
</comp>

<comp id="552" class="1004" name="newIndex11_cast_mid3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="5" slack="0"/>
<pin id="555" dir="0" index="2" bw="5" slack="0"/>
<pin id="556" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex11_cast_mid3/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="newIndex_cast_mid5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex_cast_mid5/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="not_exitcond_flatten_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten_6/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_41_mid2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_41_mid2/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="ii_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="2" slack="0"/>
<pin id="580" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_52_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="1"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_52/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_108_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="2"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_108/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="jj_mid2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="2" slack="0"/>
<pin id="596" dir="0" index="2" bw="2" slack="0"/>
<pin id="597" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="jj_mid2/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_109_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_109/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_shl2_mid1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="arrayNo_mid2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="3" slack="0"/>
<pin id="616" dir="0" index="2" bw="3" slack="0"/>
<pin id="617" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayNo_mid2/10 "/>
</bind>
</comp>

<comp id="621" class="1004" name="newIndex1_mid1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="0" index="3" bw="1" slack="0"/>
<pin id="626" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="newIndex1_mid1/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="newIndex11_cast_mid2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="5" slack="0"/>
<pin id="634" dir="0" index="2" bw="5" slack="0"/>
<pin id="635" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex11_cast_mid2/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="newIndex_mid1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="1" slack="0"/>
<pin id="643" dir="0" index="3" bw="1" slack="0"/>
<pin id="644" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="newIndex_mid1/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="newIndex_cast_mid2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="0"/>
<pin id="652" dir="0" index="2" bw="8" slack="0"/>
<pin id="653" dir="1" index="3" bw="8" slack="26"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex_cast_mid2/10 "/>
</bind>
</comp>

<comp id="657" class="1004" name="ii_mid2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="2" slack="0"/>
<pin id="660" dir="0" index="2" bw="2" slack="0"/>
<pin id="661" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_mid2/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="jj_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_1/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="newIndex11_cast_mid2_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex11_cast_mid2_1/11 "/>
</bind>
</comp>

<comp id="682" class="1004" name="arrayNo_mid2_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="2"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_mid2_cast/12 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_s_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="0" index="3" bw="32" slack="0"/>
<pin id="690" dir="0" index="4" bw="32" slack="0"/>
<pin id="691" dir="0" index="5" bw="32" slack="0"/>
<pin id="692" dir="0" index="6" bw="32" slack="0"/>
<pin id="693" dir="0" index="7" bw="32" slack="0"/>
<pin id="694" dir="0" index="8" bw="32" slack="0"/>
<pin id="695" dir="0" index="9" bw="3" slack="0"/>
<pin id="696" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sel_tmp_i_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="2"/>
<pin id="709" dir="0" index="1" bw="2" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i/12 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sel_tmp2_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="2" slack="2"/>
<pin id="714" dir="0" index="1" bw="2" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i/12 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sel_tmp1_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="32" slack="0"/>
<pin id="721" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1_i/12 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_57_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_57/12 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sel_tmp5_i_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="32" slack="0"/>
<pin id="735" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5_i/12 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_58_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="32" slack="0"/>
<pin id="743" dir="0" index="3" bw="32" slack="0"/>
<pin id="744" dir="0" index="4" bw="32" slack="0"/>
<pin id="745" dir="0" index="5" bw="32" slack="0"/>
<pin id="746" dir="0" index="6" bw="32" slack="0"/>
<pin id="747" dir="0" index="7" bw="32" slack="0"/>
<pin id="748" dir="0" index="8" bw="32" slack="0"/>
<pin id="749" dir="0" index="9" bw="3" slack="0"/>
<pin id="750" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_58/12 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sel_tmp1_i3_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="32" slack="0"/>
<pin id="765" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1_i3/12 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sel_tmp5_i3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="32" slack="0"/>
<pin id="773" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5_i3/12 "/>
</bind>
</comp>

<comp id="777" class="1004" name="jj_cast_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="2" slack="6"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="jj_cast/16 "/>
</bind>
</comp>

<comp id="781" class="1004" name="newIndex_cast_mid2_c_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="26"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex_cast_mid2_c/36 "/>
</bind>
</comp>

<comp id="787" class="1005" name="cast_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="75" slack="1"/>
<pin id="789" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="792" class="1005" name="bound_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="75" slack="1"/>
<pin id="794" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="797" class="1005" name="exitcond_flatten9_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten9 "/>
</bind>
</comp>

<comp id="801" class="1005" name="indvar_flatten_next9_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="75" slack="0"/>
<pin id="803" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next9 "/>
</bind>
</comp>

<comp id="806" class="1005" name="exitcond_flatten_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="814" class="1005" name="indvar_flatten_next8_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="13" slack="0"/>
<pin id="816" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next8 "/>
</bind>
</comp>

<comp id="819" class="1005" name="not_exitcond_flatten_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten "/>
</bind>
</comp>

<comp id="825" class="1005" name="exitcond_flatten6_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten6 "/>
</bind>
</comp>

<comp id="830" class="1005" name="exitcond_flatten47_m_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten47_m "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_47_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="2"/>
<pin id="837" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="840" class="1005" name="indvar_flatten_next7_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="0"/>
<pin id="842" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="845" class="1005" name="not_exitcond_flatten_5_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten_5 "/>
</bind>
</comp>

<comp id="850" class="1005" name="exitcond_flatten_mid_6_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid_6 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_107_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="864" class="1005" name="indvar_flatten_next_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="0"/>
<pin id="866" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="869" class="1005" name="jj_mid2_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="2"/>
<pin id="871" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="jj_mid2 "/>
</bind>
</comp>

<comp id="876" class="1005" name="arrayNo_mid2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="3" slack="2"/>
<pin id="878" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="arrayNo_mid2 "/>
</bind>
</comp>

<comp id="881" class="1005" name="newIndex11_cast_mid2_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="1"/>
<pin id="883" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="newIndex11_cast_mid2 "/>
</bind>
</comp>

<comp id="886" class="1005" name="newIndex_cast_mid2_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="26"/>
<pin id="888" dir="1" index="1" bw="8" slack="26"/>
</pin_list>
<bind>
<opset="newIndex_cast_mid2 "/>
</bind>
</comp>

<comp id="891" class="1005" name="ii_mid2_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="2" slack="0"/>
<pin id="893" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_mid2 "/>
</bind>
</comp>

<comp id="896" class="1005" name="jj_1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="2" slack="0"/>
<pin id="898" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="jj_1 "/>
</bind>
</comp>

<comp id="901" class="1005" name="A_0_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="4" slack="1"/>
<pin id="903" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="A_1_addr_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="4" slack="1"/>
<pin id="908" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="911" class="1005" name="A_2_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="1"/>
<pin id="913" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="A_3_addr_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="1"/>
<pin id="918" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="921" class="1005" name="A_4_addr_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="1"/>
<pin id="923" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_4_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="A_5_addr_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="4" slack="1"/>
<pin id="928" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_5_addr "/>
</bind>
</comp>

<comp id="931" class="1005" name="A_6_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="1"/>
<pin id="933" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_6_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="A_7_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="4" slack="1"/>
<pin id="938" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_7_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_s_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="946" class="1005" name="sel_tmp5_i_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5_i "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_58_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="956" class="1005" name="sel_tmp5_i3_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5_i3 "/>
</bind>
</comp>

<comp id="961" class="1005" name="d_addr_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="7" slack="1"/>
<pin id="963" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="966" class="1005" name="sum_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_43_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_53_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="10"/>
<pin id="978" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_53_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="sum_6_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

<comp id="986" class="1005" name="sum_6_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_6_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="80" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="80" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="80" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="80" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="80" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="80" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="108" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="30" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="352" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="274" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="274" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="285" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="285" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="44" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="383" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="296" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="403" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="296" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="52" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="420" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="307" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="48" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="445" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="307" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="58" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="471" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="58" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="476" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="318" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="508"><net_src comp="64" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="66" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="490" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="68" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="490" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="526"><net_src comp="329" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="72" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="60" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="318" pin="4"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="66" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="494" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="502" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="76" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="512" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="48" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="533" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="78" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="538" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="571" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="60" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="329" pin="4"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="577" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="62" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="60" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="618"><net_src comp="571" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="605" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="545" pin="3"/><net_sink comp="613" pin=2"/></net>

<net id="627"><net_src comp="64" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="66" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="601" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="68" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="636"><net_src comp="571" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="621" pin="4"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="552" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="645"><net_src comp="70" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="66" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="601" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="648"><net_src comp="54" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="654"><net_src comp="571" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="639" pin="4"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="559" pin="3"/><net_sink comp="649" pin=2"/></net>

<net id="662"><net_src comp="571" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="577" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="538" pin="3"/><net_sink comp="657" pin=2"/></net>

<net id="669"><net_src comp="593" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="78" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="678"><net_src comp="671" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="680"><net_src comp="671" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="681"><net_src comp="671" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="697"><net_src comp="82" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="698"><net_src comp="121" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="699"><net_src comp="134" pin="3"/><net_sink comp="685" pin=2"/></net>

<net id="700"><net_src comp="147" pin="3"/><net_sink comp="685" pin=3"/></net>

<net id="701"><net_src comp="160" pin="3"/><net_sink comp="685" pin=4"/></net>

<net id="702"><net_src comp="173" pin="3"/><net_sink comp="685" pin=5"/></net>

<net id="703"><net_src comp="186" pin="3"/><net_sink comp="685" pin=6"/></net>

<net id="704"><net_src comp="199" pin="3"/><net_sink comp="685" pin=7"/></net>

<net id="705"><net_src comp="212" pin="3"/><net_sink comp="685" pin=8"/></net>

<net id="706"><net_src comp="682" pin="1"/><net_sink comp="685" pin=9"/></net>

<net id="711"><net_src comp="60" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="78" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="84" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="86" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="712" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="707" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="717" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="88" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="751"><net_src comp="82" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="752"><net_src comp="134" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="753"><net_src comp="147" pin="3"/><net_sink comp="739" pin=2"/></net>

<net id="754"><net_src comp="160" pin="3"/><net_sink comp="739" pin=3"/></net>

<net id="755"><net_src comp="173" pin="3"/><net_sink comp="739" pin=4"/></net>

<net id="756"><net_src comp="186" pin="3"/><net_sink comp="739" pin=5"/></net>

<net id="757"><net_src comp="199" pin="3"/><net_sink comp="739" pin=6"/></net>

<net id="758"><net_src comp="212" pin="3"/><net_sink comp="739" pin=7"/></net>

<net id="759"><net_src comp="121" pin="3"/><net_sink comp="739" pin=8"/></net>

<net id="760"><net_src comp="682" pin="1"/><net_sink comp="739" pin=9"/></net>

<net id="766"><net_src comp="712" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="90" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="92" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="774"><net_src comp="725" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="761" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="94" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="780"><net_src comp="777" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="790"><net_src comp="362" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="795"><net_src comp="366" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="800"><net_src comp="372" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="377" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="809"><net_src comp="383" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="817"><net_src comp="395" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="822"><net_src comp="403" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="828"><net_src comp="408" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="833"><net_src comp="414" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="838"><net_src comp="420" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="843"><net_src comp="431" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="848"><net_src comp="455" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="853"><net_src comp="460" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="859"><net_src comp="471" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="863"><net_src comp="856" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="867"><net_src comp="482" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="872"><net_src comp="593" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="879"><net_src comp="613" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="884"><net_src comp="631" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="889"><net_src comp="649" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="894"><net_src comp="657" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="899"><net_src comp="665" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="904"><net_src comp="114" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="909"><net_src comp="127" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="914"><net_src comp="140" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="919"><net_src comp="153" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="924"><net_src comp="166" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="929"><net_src comp="179" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="934"><net_src comp="192" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="939"><net_src comp="205" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="944"><net_src comp="685" pin="10"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="949"><net_src comp="731" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="954"><net_src comp="739" pin="10"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="959"><net_src comp="769" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="964"><net_src comp="218" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="969"><net_src comp="225" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="974"><net_src comp="344" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="979"><net_src comp="348" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="984"><net_src comp="336" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="989"><net_src comp="340" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="992"><net_src comp="986" pin="1"/><net_sink comp="264" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_0 | {36 }
	Port: C_1 | {36 }
	Port: C_7 | {36 }
	Port: A_0 | {}
	Port: A_1 | {}
	Port: A_2 | {}
	Port: A_3 | {}
	Port: A_4 | {}
	Port: A_5 | {}
	Port: A_6 | {}
	Port: A_7 | {}
	Port: d | {}
 - Input state : 
	Port: k2c_affine_matmul : C_0 | {}
	Port: k2c_affine_matmul : C_1 | {}
	Port: k2c_affine_matmul : C_7 | {}
	Port: k2c_affine_matmul : A_0 | {11 12 }
	Port: k2c_affine_matmul : A_1 | {11 12 }
	Port: k2c_affine_matmul : A_2 | {11 12 }
	Port: k2c_affine_matmul : A_3 | {11 12 }
	Port: k2c_affine_matmul : A_4 | {11 12 }
	Port: k2c_affine_matmul : A_5 | {11 12 }
	Port: k2c_affine_matmul : A_6 | {11 12 }
	Port: k2c_affine_matmul : A_7 | {11 12 }
	Port: k2c_affine_matmul : d | {16 17 }
	Port: k2c_affine_matmul : outrows | {1 }
  - Chain level:
	State 1
		cast : 1
		bound : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		exitcond_flatten9 : 1
		indvar_flatten_next9 : 1
		exitcond_flatten : 1
		indvar_flatten87_op : 1
		indvar_flatten_next8 : 2
	State 8
		exitcond_flatten6 : 1
		exitcond_flatten47_m : 2
		tmp_47 : 2
		indvar_flatten45_op : 1
		indvar_flatten_next7 : 2
	State 9
		exitcond_flatten5 : 1
		exitcond_flatten_mid : 2
		exitcond_flatten_mid_6 : 2
		tmp_48 : 2
		tmp_107 : 2
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 10
		tmp_106 : 1
		p_shl2 : 2
		newIndex1 : 2
		newIndex : 2
		tmp_56 : 1
		tmp_41_mid : 2
		tmp_41_mid1 : 2
		ii_mid4 : 1
		arrayNo_mid3 : 3
		newIndex11_cast_mid3 : 3
		newIndex_cast_mid5 : 3
		tmp_41_mid2 : 2
		ii_1 : 2
		tmp_52 : 2
		tmp_108 : 2
		jj_mid2 : 2
		tmp_109 : 3
		p_shl2_mid1 : 4
		arrayNo_mid2 : 2
		newIndex1_mid1 : 4
		newIndex11_cast_mid2 : 2
		newIndex_mid1 : 4
		newIndex_cast_mid2 : 2
		ii_mid2 : 2
		jj_1 : 3
	State 11
		A_0_addr : 1
		A_0_load : 2
		A_1_addr : 1
		A_1_load : 2
		A_2_addr : 1
		A_2_load : 2
		A_3_addr : 1
		A_3_load : 2
		A_4_addr : 1
		A_4_load : 2
		A_5_addr : 1
		A_5_load : 2
		A_6_addr : 1
		A_6_load : 2
		A_7_addr : 1
		A_7_load : 2
	State 12
		tmp_s : 1
		sel_tmp1_i : 1
		tmp_57 : 1
		sel_tmp5_i : 1
		tmp_58 : 1
		sel_tmp1_i3 : 1
		sel_tmp5_i3 : 2
	State 13
	State 14
	State 15
	State 16
		d_addr : 1
		sum : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		C_1_addr : 1
		StgValue_173 : 2
		C_0_addr : 1
		StgValue_176 : 2
		C_7_addr : 1
		StgValue_179 : 2
		empty : 1
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_336          |    2    |   324   |   236   |
|          |           grp_fu_340          |    2    |   324   |   236   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_366          |    16   |   521   |   193   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_344          |    3    |   151   |   144   |
|          |           grp_fu_348          |    3    |   151   |   144   |
|----------|-------------------------------|---------|---------|---------|
|          |  indvar_flatten_next8_fu_395  |    0    |    0    |    13   |
|          |  indvar_flatten_next7_fu_431  |    0    |    0    |    7    |
|          |   indvar_flatten_next_fu_482  |    0    |    0    |    4    |
|          |         ii_mid4_fu_538        |    0    |    0    |    2    |
|          |      arrayNo_mid3_fu_545      |    0    |    0    |    3    |
|          |  newIndex11_cast_mid3_fu_552  |    0    |    0    |    5    |
|          |   newIndex_cast_mid5_fu_559   |    0    |    0    |    8    |
|  select  |         jj_mid2_fu_593        |    0    |    0    |    2    |
|          |      arrayNo_mid2_fu_613      |    0    |    0    |    3    |
|          |  newIndex11_cast_mid2_fu_631  |    0    |    0    |    5    |
|          |   newIndex_cast_mid2_fu_649   |    0    |    0    |    8    |
|          |         ii_mid2_fu_657        |    0    |    0    |    2    |
|          |       sel_tmp1_i_fu_717       |    0    |    0    |    32   |
|          |       sel_tmp5_i_fu_731       |    0    |    0    |    32   |
|          |       sel_tmp1_i3_fu_761      |    0    |    0    |    32   |
|          |       sel_tmp5_i3_fu_769      |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |  indvar_flatten_next9_fu_377  |    0    |    0    |    82   |
|          |   indvar_flatten87_op_fu_389  |    0    |    0    |    20   |
|    add   |   indvar_flatten45_op_fu_425  |    0    |    0    |    15   |
|          |    indvar_flatten_op_fu_476   |    0    |    0    |    13   |
|          |          ii_1_fu_577          |    0    |    0    |    10   |
|          |          jj_1_fu_665          |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |    exitcond_flatten9_fu_372   |    0    |    0    |    50   |
|          |    exitcond_flatten_fu_383    |    0    |    0    |    13   |
|          |    exitcond_flatten6_fu_408   |    0    |    0    |    11   |
|   icmp   |    exitcond_flatten5_fu_439   |    0    |    0    |    9    |
|          |         tmp_56_fu_522         |    0    |    0    |    8    |
|          |        sel_tmp_i_fu_707       |    0    |    0    |    8    |
|          |       sel_tmp2_i_fu_712       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    mux   |          tmp_s_fu_685         |    0    |    0    |    41   |
|          |         tmp_58_fu_739         |    0    |    0    |    41   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_47_fu_420         |    0    |    0    |    2    |
|          | not_exitcond_flatten_5_fu_455 |    0    |    0    |    2    |
|          |         tmp_48_fu_466         |    0    |    0    |    2    |
|    or    |         tmp_107_fu_471        |    0    |    0    |    2    |
|          |         tmp_52_fu_583         |    0    |    0    |    2    |
|          |         tmp_108_fu_588        |    0    |    0    |    2    |
|          |         tmp_57_fu_725         |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  exitcond_flatten47_m_fu_414  |    0    |    0    |    2    |
|          |  exitcond_flatten_mid_fu_445  |    0    |    0    |    2    |
|    and   | exitcond_flatten_mid_6_fu_460 |    0    |    0    |    2    |
|          |       tmp_41_mid_fu_528       |    0    |    0    |    2    |
|          |       tmp_41_mid1_fu_533      |    0    |    0    |    2    |
|          |       tmp_41_mid2_fu_571      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  not_exitcond_flatten_fu_403  |    0    |    0    |    2    |
|    xor   |  exitcond_flatten47_n_fu_450  |    0    |    0    |    2    |
|          | not_exitcond_flatten_6_fu_566 |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |    outrows_read_read_fu_108   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|           tmp_fu_352          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          cast_fu_362          |    0    |    0    |    0    |
|          | newIndex11_cast_mid2_1_fu_671 |    0    |    0    |    0    |
|   zext   |    arrayNo_mid2_cast_fu_682   |    0    |    0    |    0    |
|          |         jj_cast_fu_777        |    0    |    0    |    0    |
|          |  newIndex_cast_mid2_c_fu_781  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_106_fu_490        |    0    |    0    |    0    |
|          |         tmp_109_fu_601        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_shl2_fu_494         |    0    |    0    |    0    |
|          |        newIndex1_fu_502       |    0    |    0    |    0    |
|bitconcatenate|        newIndex_fu_512        |    0    |    0    |    0    |
|          |       p_shl2_mid1_fu_605      |    0    |    0    |    0    |
|          |     newIndex1_mid1_fu_621     |    0    |    0    |    0    |
|          |      newIndex_mid1_fu_639     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    26   |   1471  |   1514  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       A_0_addr_reg_901       |    4   |
|       A_1_addr_reg_906       |    4   |
|       A_2_addr_reg_911       |    4   |
|       A_3_addr_reg_916       |    4   |
|       A_4_addr_reg_921       |    4   |
|       A_5_addr_reg_926       |    4   |
|       A_6_addr_reg_931       |    4   |
|       A_7_addr_reg_936       |    4   |
|     arrayNo_mid2_reg_876     |    3   |
|         bound_reg_792        |   75   |
|         cast_reg_787         |   75   |
|        d_addr_reg_961        |    7   |
| exitcond_flatten47_m_reg_830 |    1   |
|   exitcond_flatten6_reg_825  |    1   |
|   exitcond_flatten9_reg_797  |    1   |
|exitcond_flatten_mid_6_reg_850|    1   |
|   exitcond_flatten_reg_806   |    1   |
|        ii_mid2_reg_891       |    2   |
|          ii_reg_314          |    2   |
|    indvar_flatten7_reg_270   |   75   |
|    indvar_flatten8_reg_281   |   13   |
|    indvar_flatten9_reg_292   |    7   |
| indvar_flatten_next7_reg_840 |    7   |
| indvar_flatten_next8_reg_814 |   13   |
| indvar_flatten_next9_reg_801 |   75   |
|  indvar_flatten_next_reg_864 |    4   |
|    indvar_flatten_reg_303    |    4   |
|         jj_1_reg_896         |    2   |
|        jj_mid2_reg_869       |    2   |
|          jj_reg_325          |    2   |
| newIndex11_cast_mid2_reg_881 |    5   |
|  newIndex_cast_mid2_reg_886  |    8   |
|not_exitcond_flatten_5_reg_845|    1   |
| not_exitcond_flatten_reg_819 |    1   |
|      sel_tmp5_i3_reg_956     |   32   |
|      sel_tmp5_i_reg_946      |   32   |
|        sum_6_1_reg_986       |   32   |
|         sum_6_reg_981        |   32   |
|          sum_reg_966         |   32   |
|        tmp_107_reg_856       |    1   |
|        tmp_43_reg_971        |   32   |
|        tmp_47_reg_835        |    1   |
|       tmp_53_1_reg_976       |   32   |
|        tmp_58_reg_951        |   32   |
|         tmp_s_reg_941        |   32   |
+------------------------------+--------+
|             Total            |   710  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_366    |  p0  |   2  |  63  |   126  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  ||   13.5  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |  1471  |  1514  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   90   |
|  Register |    -   |    -   |   710  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |   13   |  2181  |  1604  |
+-----------+--------+--------+--------+--------+
