register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|mov|rdi|r13|	|call|const_13|	|test|al|al|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|__eq__|Extract|63|63|mem_0|1|>	|<Bool|Not|__eq__|mem_0|const_1|>	|<Bool|SLE|mem_0|const_21|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|mem_4|__add__|const_16|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|>	|<Bool|ULE|const_3|__add__|const_11|mem_4|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|const_24|__add__|const_6|mem_4|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|__add__|const_6|mem_4|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_24|>	|<Bool|__eq__|Extract|3|3|mem_5|0|>	|<Bool|Not|__eq__|Extract|7|0|ret_1|0|>	|<Bool|__eq__|__add__|mem_4|__lshift__|__add__|__and__|reg_rdx|mem_3|__lshift__|__and__|reg_rdx|mem_3|const_21|const_5|const_6|const_24|>	|<Bool|SLE|mem_7|mem_6|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|mov|rdi|r13|	|call|const_13|	|test|al|al|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|__eq__|Extract|63|63|mem_0|1|>	|<Bool|Not|__eq__|mem_0|const_1|>	|<Bool|SLE|mem_0|const_21|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|mem_4|__add__|const_16|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|>	|<Bool|ULE|const_3|__add__|const_11|mem_4|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|const_24|__add__|const_6|mem_4|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|__add__|const_6|mem_4|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_24|>	|<Bool|__eq__|Extract|3|3|mem_5|0|>	|<Bool|Not|__eq__|Extract|7|0|ret_1|0|>	|<Bool|__eq__|__add__|mem_4|__lshift__|__add__|__and__|reg_rdx|mem_3|__lshift__|__and__|reg_rdx|mem_3|const_21|const_5|const_6|const_24|>	|<Bool|SGT|mem_7|mem_6|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|mov|rdi|r13|	|call|const_13|	|test|al|al|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|SLE|mem_0|const_21|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|Extract|3|3|mem_5|0|>	|<Bool|Not|__eq__|Extract|7|0|ret_1|0|>	|<Bool|__le__|__add__|__lshift__|mem_8|const_28|reg_rdx|const_11|const_26|>	|<Bool|__eq__|__add__|__lshift__|mem_8|const_28|reg_rdx|const_11|const_25|>	|<Bool|__eq__|__and__|ZeroExt|56|__and__|mem_9|8|const_27|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|mov|rdi|r13|	|call|const_13|	|test|al|al|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|SLE|mem_0|const_21|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|Extract|3|3|mem_5|0|>	|<Bool|Not|__eq__|Extract|7|0|ret_1|0|>	|<Bool|__le__|__add__|__lshift__|mem_8|const_28|reg_rdx|const_11|const_26|>	|<Bool|__eq__|__add__|__lshift__|mem_8|const_28|reg_rdx|const_11|const_25|>	|<Bool|__ne__|__and__|ZeroExt|56|__and__|mem_9|8|const_27|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|lea|r12|rsi|+|rsi|	|mov|rdi|rax|	|shl|rsi|4|	|call|const_29|	|test|rax|rax|	|je|const_17|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|__eq__|Extract|63|63|mem_0|1|>	|<Bool|Not|__eq__|mem_0|const_1|>	|<Bool|SLE|mem_0|const_21|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|mem_11|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|__eq__|Extract|63|4|__add__|const_11|mem_11|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|__eq__|Extract|63|5|__add__|const_6|mem_11|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|Not|__eq__|Extract|3|3|mem_5|0|>	|<Bool|__eq__|__add__|mem_11|__lshift__|__add__|__and__|reg_rdx|mem_10|__lshift__|__and__|reg_rdx|mem_10|const_21|const_5|const_6|const_6|>	|<Bool|SLE|mem_13|mem_12|>	|<Bool|__eq__|ret_2|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|lea|r12|rsi|+|rsi|	|mov|rdi|rax|	|shl|rsi|4|	|call|const_29|	|test|rax|rax|	|je|const_17|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|__eq__|Extract|63|63|mem_0|1|>	|<Bool|Not|__eq__|mem_0|const_1|>	|<Bool|SLE|mem_0|const_21|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|mem_11|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|__eq__|Extract|63|4|__add__|const_11|mem_11|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|__eq__|Extract|63|5|__add__|const_6|mem_11|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|Not|__eq__|Extract|3|3|mem_5|0|>	|<Bool|__eq__|__add__|mem_11|__lshift__|__add__|__and__|reg_rdx|mem_10|__lshift__|__and__|reg_rdx|mem_10|const_21|const_5|const_6|const_6|>	|<Bool|SLE|mem_13|mem_12|>	|<Bool|__ne__|ret_2|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|mov|rdi|r13|	|call|const_13|	|test|al|al|	|jne|const_18|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|SLE|mem_0|const_21|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|Not|__eq__|Extract|3|3|mem_5|0|>	|<Bool|__le__|__add__|__lshift__|mem_14|const_28|reg_rdx|const_11|const_26|>	|<Bool|__eq__|__add__|__lshift__|mem_14|const_28|reg_rdx|const_11|const_30|>	|<Bool|__eq__|__and__|ZeroExt|56|__and__|mem_15|8|const_27|const_1|>	|<Bool|__eq__|__and__|ZeroExt|56|Extract|7|0|ret_3|const_27|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|mov|rdi|r13|	|call|const_13|	|test|al|al|	|jne|const_18|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|SLE|mem_0|const_21|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|Not|__eq__|Extract|3|3|mem_5|0|>	|<Bool|__le__|__add__|__lshift__|mem_14|const_28|reg_rdx|const_11|const_26|>	|<Bool|__eq__|__add__|__lshift__|mem_14|const_28|reg_rdx|const_11|const_30|>	|<Bool|__eq__|__and__|ZeroExt|56|__and__|mem_15|8|const_27|const_1|>	|<Bool|__ne__|__and__|ZeroExt|56|Extract|7|0|ret_3|const_27|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|SLE|mem_0|const_21|>	|<Bool|SLE|mem_0|const_31|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|Concat|Extract|59|0|mem_14|0|__add__|const_32|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|mem_17|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|__eq__|Extract|63|4|__add__|const_11|mem_17|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|__eq__|Extract|63|5|__add__|const_6|mem_17|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|Not|__eq__|Extract|3|3|mem_5|0|>	|<Bool|Not|__eq__|Extract|3|3|mem_15|0|>	|<Bool|__eq__|__add__|mem_17|__lshift__|__add__|__and__|reg_rdx|mem_16|__lshift__|__and__|reg_rdx|mem_16|const_21|const_5|const_6|const_6|>	|<Bool|SLE|mem_19|mem_18|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|SLE|mem_0|const_21|>	|<Bool|SLE|mem_0|const_31|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|Concat|Extract|59|0|mem_14|0|__add__|const_32|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|mem_17|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|__eq__|Extract|63|4|__add__|const_11|mem_17|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|__eq__|Extract|63|5|__add__|const_6|mem_17|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|Not|__eq__|Extract|3|3|mem_5|0|>	|<Bool|Not|__eq__|Extract|3|3|mem_15|0|>	|<Bool|__eq__|__add__|mem_17|__lshift__|__add__|__and__|reg_rdx|mem_16|__lshift__|__and__|reg_rdx|mem_16|const_21|const_5|const_6|const_6|>	|<Bool|SGT|mem_19|mem_18|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|SLE|mem_0|const_31|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|Concat|Extract|59|0|mem_14|0|__add__|const_32|__mul__|const_22|reg_rdx|>	|<Bool|Not|__eq__|Extract|3|3|mem_5|0|>	|<Bool|Not|__eq__|Extract|3|3|mem_15|0|>	|<Bool|__le__|__add__|__lshift__|mem_20|const_28|reg_rdx|const_11|const_26|>	|<Bool|__eq__|__add__|__lshift__|mem_20|const_28|reg_rdx|const_11|const_33|>	|<Bool|__eq__|__and__|ZeroExt|56|__and__|mem_21|8|const_27|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|SLE|mem_0|const_31|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|Concat|Extract|59|0|mem_14|0|__add__|const_32|__mul__|const_22|reg_rdx|>	|<Bool|Not|__eq__|Extract|3|3|mem_5|0|>	|<Bool|Not|__eq__|Extract|3|3|mem_15|0|>	|<Bool|__le__|__add__|__lshift__|mem_20|const_28|reg_rdx|const_11|const_26|>	|<Bool|__eq__|__add__|__lshift__|mem_20|const_28|reg_rdx|const_11|const_33|>	|<Bool|__ne__|__and__|ZeroExt|56|__and__|mem_21|8|const_27|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|pop|rbx|	|mov|eax|const_34|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|__eq__|ret_0|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|mov|qword|ptr|rbx|rsi|	|mov|qword|ptr|rax|+|rdx*8|rbp|	|xor|eax|eax|	|pop|rbx|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Or|__eq__|Extract|63|63|mem_0|1|__eq__|mem_0|const_1|>	|<Bool|__eq__|reg_rdi|const_37|>	|<Bool|__eq__|mem_23|__add__|const_38|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|>	|<Bool|ULE|const_35|__add__|const_11|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|__add__|const_11|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_35|>	|<Bool|ULE|const_36|__add__|const_6|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|__add__|const_6|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_36|>	|<Bool|ULE|__add__|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_38|>	|<Bool|Not|SLE|mem_25|mem_24|>	|<Bool|__eq__|mem_26|__add__|const_22|__mul__|const_22|Concat|Extract|60|0|mem_24|0|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|lea|r12|rsi|+|rsi|	|mov|rdi|rax|	|shl|rsi|4|	|call|const_29|	|test|rax|rax|	|je|const_17|	|pop|rbx|	|mov|eax|const_34|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Or|__eq__|Extract|63|63|mem_0|1|__eq__|mem_0|const_1|>	|<Bool|__eq__|reg_rdi|const_37|>	|<Bool|__eq__|mem_23|__add__|const_38|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|>	|<Bool|ULE|const_35|__add__|const_11|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|__add__|const_11|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_35|>	|<Bool|ULE|const_36|__add__|const_6|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|__add__|const_6|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_36|>	|<Bool|SLE|mem_25|mem_24|>	|<Bool|__eq__|ret_4|const_1|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|lea|r12|rsi|+|rsi|	|mov|rdi|rax|	|shl|rsi|4|	|call|const_29|	|test|rax|rax|	|je|const_17|	|mov|rdx|qword|ptr|rbx|	|mov|qword|ptr|rbx|+|const_6|rax|	|mov|qword|ptr|rbx|+|8|r12|	|lea|rsi|rdx|+|1|	|jmp|const_39|	|mov|qword|ptr|rbx|rsi|	|mov|qword|ptr|rax|+|rdx*8|rbp|	|xor|eax|eax|	|pop|rbx|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Or|__eq__|Extract|63|63|mem_0|1|__eq__|mem_0|const_1|>	|<Bool|__eq__|reg_rdi|const_37|>	|<Bool|__eq__|mem_23|__add__|const_38|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|>	|<Bool|ULE|const_35|__add__|const_11|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|__add__|const_11|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_35|>	|<Bool|ULE|const_36|__add__|const_6|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|__add__|const_6|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_36|>	|<Bool|ULE|const_38|__add__|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|ULE|__add__|mem_23|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|const_38|>	|<Bool|SLE|mem_25|mem_24|>	|<Bool|__eq__|ret_4|__add__|const_22|__mul__|const_22|Concat|Extract|60|0|mem_24|0|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|mov|rdi|r13|	|call|const_13|	|test|al|al|	|jne|const_18|	|pop|rbx|	|mov|eax|const_34|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|__eq__|Extract|63|63|mem_0|1|>	|<Bool|Not|__eq__|mem_0|const_1|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|Extract|3|3|mem_5|0|>	|<Bool|__eq__|Extract|7|0|ret_1|0|>	,DUM
register|state DUM,push|r14|	|push|r13|	|mov|r14|rdi|	|push|r12|	|push|rbp|	|mov|r12|rdx|	|push|rbx|	|mov|rbx|qword|ptr|rsi|+|const_6|	|mov|rbp|rsi|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|const_9|0|	|lea|r13|rsi|+|const_19|	|lea|rdi|rbx*8|	|mov|qword|ptr|rsi|+|const_19|rbx|	|call|const_14|	|test|rax|rax|	|mov|qword|ptr|rbp|+|const_0|rax|	|je|const_17|	|test|rbx|rbx|	|jle|const_20|	|xor|ebx|ebx|	|jmp|const_4|	|mov|rax|qword|ptr|rbp|+|const_23|	|mov|rsi|qword|ptr|rax|+|rbx*8|	|mov|rax|rsi|	|shl|rax|4|	|add|rax|qword|ptr|r14|	|test|byte|ptr|rax|+|8|8|	|jne|const_18|	|add|rbx|1|	|cmp|qword|ptr|rbp|+|const_6|rbx|	|jle|const_20|	|and|r12|qword|ptr|r14|+|const_10|	|mov|rax|qword|ptr|r14|+|const_7|	|lea|rdx|r12|+|r12*2|	|lea|rbx|rax|+|rdx*8|	|mov|rdx|qword|ptr|rbx|	|cmp|qword|ptr|rbx|+|8|rdx|	|mov|rax|qword|ptr|rbx|+|const_6|	|lea|rsi|rdx|+|1|	|jle|const_8|	|mov|qword|ptr|rbx|rsi|	|mov|qword|ptr|rax|+|rdx*8|rbp|	|xor|eax|eax|	|pop|rbx|	|pop|rbp|	|pop|r12|	|pop|r13|	|pop|r14|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_12|>	|<Bool|Not|__eq__|ret_0|const_1|>	|<Bool|Not|__eq__|Extract|63|63|mem_0|1|>	|<Bool|Not|__eq__|mem_0|const_1|>	|<Bool|SLE|mem_0|const_21|>	|<Bool|__eq__|mem_1|const_15|>	|<Bool|__eq__|reg_rdi|const_12|>	|<Bool|__eq__|Concat|Extract|59|0|mem_2|0|__add__|const_2|__mul__|const_22|reg_rdx|>	|<Bool|__eq__|mem_11|__mul__|const_22|Concat|__add__|__invert__|__or__|__invert__|Extract|60|0|<...>|__invert__|Extract|60|0|<...>|Concat|__invert__|__or__|__invert__|<...>|__invert__|<...>|0|0|>	|<Bool|__eq__|Extract|63|4|__add__|const_11|mem_11|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|__eq__|Extract|63|5|__add__|const_6|mem_11|Concat|__add__|__invert__|__or__|__invert__|<...>|__invert__|<...>|Concat|__invert__|__or__|<...>|<...>|0|0|const_1|>	|<Bool|Not|__eq__|Extract|3|3|mem_5|0|>	|<Bool|Not|SLE|mem_13|mem_12|>	|<Bool|__eq__|mem_27|__add__|const_22|__mul__|const_22|Concat|Extract|60|0|mem_12|0|>	,DUM
