# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DWT.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" \
"../../../../DWT.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../DWT.srcs/sources_1/ip/cordic_0/demo_tb/tb_cordic_0.vhd" \

# Do not sort compile order
nosort
