{"vcs1":{"timestamp_begin":1681678147.681472162, "rt":0.92, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681678148.638818285, "rt":1.17, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681678149.830690846, "rt":1.15, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681678147.385259521}
{"VCS_COMP_START_TIME": 1681678147.385259521}
{"VCS_COMP_END_TIME": 1681678151.832526332}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
