xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Nov 21, 2024 at 10:42:01 -03
xrun
	-64bit
	q3_tb.sv
	q3.sv
	LUT3.sv
	LUT2.sv
	+gui
	+access+rw
file: q3_tb.sv
	module worklib.LUT2_Q3_tb:sv
		errors: 0, warnings: 0
file: q3.sv
	module worklib.Q3_MIX_LUTS:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		LUT2_Q3_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LUT3:sv <0x6eb6a59e>
			streams:   2, words:  6551
		worklib.LUT2:sv <0x64994e77>
			streams:   2, words:  1122
		worklib.LUT2:sv <0x74a908af>
			streams:   2, words:   778
		worklib.Q3_MIX_LUTS:sv <0x47410369>
			streams:  10, words:  2655
		worklib.LUT2_Q3_tb:sv <0x1065480f>
			streams:   8, words: 23868
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 8       4
		Registers:              36      28
		Scalar wires:           23       -
		Vectored wires:          5       -
		Always blocks:           6       2
		Initial blocks:          2       2
		Cont. assignments:       5       1
		Pseudo assignments:     15      15
		Assertions:              8       8
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.LUT2_Q3_tb:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm LUT2_Q3_tb.A LUT2_Q3_tb.B LUT2_Q3_tb.CIN LUT2_Q3_tb.COUT LUT2_Q3_tb.S LUT2_Q3_tb.__assert_1 LUT2_Q3_tb.__assert_2 LUT2_Q3_tb.__assert_3 LUT2_Q3_tb.__assert_4 LUT2_Q3_tb.__assert_5 LUT2_Q3_tb.__assert_6 LUT2_Q3_tb.__assert_7 LUT2_Q3_tb.__assert_8
Created probe 1
xcelium> run
                Tempo   Entradas LUT          SaÃ­das
                         A   B   CIN          COUT   S
                ====   ================      =======
                   0     0   0    0           0     0
                  10     0   0    1           0     1
                  20     0   1    0           0     1
                  30     0   1    1           1     0
                  40     1   0    0           0     1
                  50     1   0    1           1     0
                  60     1   1    0           1     0
                  70     1   1    1           1     1
Simulation complete via $finish(1) at time 80 NS + 0
./q3_tb.sv:69     $finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	22.09-s013: Exiting on Nov 21, 2024 at 10:44:20 -03  (total: 00:02:19)
