
IO_samr21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000051d4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000064  20000000  000051d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000d4  20000064  00005238  00020064  2**2
                  ALLOC
  3 .stack        00002000  20000138  0000530c  00020064  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00028a44  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003827  00000000  00000000  00048b29  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ca7b  00000000  00000000  0004c350  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d48  00000000  00000000  00058dcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d98  00000000  00000000  00059b13  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001ba48  00000000  00000000  0005a8ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00013869  00000000  00000000  000762f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00080c0e  00000000  00000000  00089b5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002cc4  00000000  00000000  0010a76c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	38 21 00 20 4d 02 00 00 49 02 00 00 49 02 00 00     8!. M...I...I...
	...
      2c:	49 02 00 00 00 00 00 00 00 00 00 00 49 02 00 00     I...........I...
      3c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      4c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      5c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      6c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      7c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      8c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      9c:	fd 0e 00 00 49 02 00 00 49 02 00 00 49 02 00 00     ....I...I...I...
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000064 	.word	0x20000064
      d4:	00000000 	.word	0x00000000
      d8:	000051d4 	.word	0x000051d4

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000068 	.word	0x20000068
     108:	000051d4 	.word	0x000051d4
     10c:	000051d4 	.word	0x000051d4
     110:	00000000 	.word	0x00000000

00000114 <at30tse75x_read>:

/**
 * \brief Read temperature from the given sensor
 */
float at30tse75x_read(const struct temperature_sensor *const me)
{
     114:	b570      	push	{r4, r5, r6, lr}
     116:	b082      	sub	sp, #8
     118:	0005      	movs	r5, r0
	uint8_t                 buffer[2];
	struct at30tse75x *     at30  = (struct at30tse75x *)me;
	struct i2c_m_sync_desc *descr = (struct i2c_m_sync_desc *)(me->io);
     11a:	6806      	ldr	r6, [r0, #0]
	uint16_t                data;
	int8_t                  sign = 1;

	/* Read the 16-bit temperature register. */
	buffer[0] = AT30TSE_TEMPERATURE_REG | AT30TSE_NON_VOLATILE_REG_TYPE;
     11c:	ac01      	add	r4, sp, #4
     11e:	2300      	movs	r3, #0
     120:	7023      	strb	r3, [r4, #0]
	buffer[1] = 0;
     122:	7063      	strb	r3, [r4, #1]
	i2c_m_sync_set_slaveaddr(descr, AT30TSE_SENSOR_ADDRESS, I2C_M_SEVEN);
     124:	2280      	movs	r2, #128	; 0x80
     126:	0112      	lsls	r2, r2, #4
     128:	214f      	movs	r1, #79	; 0x4f
     12a:	0030      	movs	r0, r6
     12c:	4b21      	ldr	r3, [pc, #132]	; (1b4 <at30tse75x_read+0xa0>)
     12e:	4798      	blx	r3
	io_write(&descr->io, buffer, 1);
     130:	3614      	adds	r6, #20
     132:	2201      	movs	r2, #1
     134:	0021      	movs	r1, r4
     136:	0030      	movs	r0, r6
     138:	4b1f      	ldr	r3, [pc, #124]	; (1b8 <at30tse75x_read+0xa4>)
     13a:	4798      	blx	r3
	io_read(&descr->io, buffer, 2);
     13c:	2202      	movs	r2, #2
     13e:	0021      	movs	r1, r4
     140:	0030      	movs	r0, r6
     142:	4b1e      	ldr	r3, [pc, #120]	; (1bc <at30tse75x_read+0xa8>)
     144:	4798      	blx	r3

	data = (buffer[0] << 8) | buffer[1];
     146:	7822      	ldrb	r2, [r4, #0]
     148:	0212      	lsls	r2, r2, #8
     14a:	7863      	ldrb	r3, [r4, #1]
     14c:	4313      	orrs	r3, r2
     14e:	b21b      	sxth	r3, r3
     150:	b298      	uxth	r0, r3
	sign -= (bool)(data & (1 << 15)) << 1;
     152:	2b00      	cmp	r3, #0
     154:	db2b      	blt.n	1ae <at30tse75x_read+0x9a>
     156:	2300      	movs	r3, #0
     158:	2401      	movs	r4, #1
     15a:	1ae4      	subs	r4, r4, r3
     15c:	b264      	sxtb	r4, r4
	data &= ~(1 << 15);
     15e:	0440      	lsls	r0, r0, #17
     160:	0c40      	lsrs	r0, r0, #17

	/* Convert to temperature */
	data = data >> (7 - at30->resolution);
     162:	7a2e      	ldrb	r6, [r5, #8]
     164:	2307      	movs	r3, #7
     166:	1b9b      	subs	r3, r3, r6
     168:	4118      	asrs	r0, r3
     16a:	b280      	uxth	r0, r0
	return (float)data * sign * (0.5 / (1 << at30->resolution));
     16c:	4b14      	ldr	r3, [pc, #80]	; (1c0 <at30tse75x_read+0xac>)
     16e:	4798      	blx	r3
     170:	1c05      	adds	r5, r0, #0
     172:	0020      	movs	r0, r4
     174:	4b13      	ldr	r3, [pc, #76]	; (1c4 <at30tse75x_read+0xb0>)
     176:	4798      	blx	r3
     178:	1c29      	adds	r1, r5, #0
     17a:	4b13      	ldr	r3, [pc, #76]	; (1c8 <at30tse75x_read+0xb4>)
     17c:	4798      	blx	r3
     17e:	4b13      	ldr	r3, [pc, #76]	; (1cc <at30tse75x_read+0xb8>)
     180:	4798      	blx	r3
     182:	0004      	movs	r4, r0
     184:	000d      	movs	r5, r1
     186:	2001      	movs	r0, #1
     188:	40b0      	lsls	r0, r6
     18a:	4b11      	ldr	r3, [pc, #68]	; (1d0 <at30tse75x_read+0xbc>)
     18c:	4798      	blx	r3
     18e:	0002      	movs	r2, r0
     190:	000b      	movs	r3, r1
     192:	2000      	movs	r0, #0
     194:	490f      	ldr	r1, [pc, #60]	; (1d4 <at30tse75x_read+0xc0>)
     196:	4e10      	ldr	r6, [pc, #64]	; (1d8 <at30tse75x_read+0xc4>)
     198:	47b0      	blx	r6
     19a:	0002      	movs	r2, r0
     19c:	000b      	movs	r3, r1
     19e:	0020      	movs	r0, r4
     1a0:	0029      	movs	r1, r5
     1a2:	4c0e      	ldr	r4, [pc, #56]	; (1dc <at30tse75x_read+0xc8>)
     1a4:	47a0      	blx	r4
     1a6:	4b0e      	ldr	r3, [pc, #56]	; (1e0 <at30tse75x_read+0xcc>)
     1a8:	4798      	blx	r3
}
     1aa:	b002      	add	sp, #8
     1ac:	bd70      	pop	{r4, r5, r6, pc}
	sign -= (bool)(data & (1 << 15)) << 1;
     1ae:	2302      	movs	r3, #2
     1b0:	e7d2      	b.n	158 <at30tse75x_read+0x44>
     1b2:	46c0      	nop			; (mov r8, r8)
     1b4:	000009d5 	.word	0x000009d5
     1b8:	000009e9 	.word	0x000009e9
     1bc:	00000a21 	.word	0x00000a21
     1c0:	000024c9 	.word	0x000024c9
     1c4:	00002429 	.word	0x00002429
     1c8:	00001e71 	.word	0x00001e71
     1cc:	0000376d 	.word	0x0000376d
     1d0:	000036e9 	.word	0x000036e9
     1d4:	3fe00000 	.word	0x3fe00000
     1d8:	00002555 	.word	0x00002555
     1dc:	00002bbd 	.word	0x00002bbd
     1e0:	00003811 	.word	0x00003811

000001e4 <at30tse75x_construct>:
{
     1e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     1e6:	b083      	sub	sp, #12
     1e8:	0004      	movs	r4, r0
     1ea:	0017      	movs	r7, r2
	temperature_sensor_construct(me, io, &at30tse75x_interface);
     1ec:	4a0d      	ldr	r2, [pc, #52]	; (224 <at30tse75x_construct+0x40>)
     1ee:	4b0e      	ldr	r3, [pc, #56]	; (228 <at30tse75x_construct+0x44>)
     1f0:	4798      	blx	r3
	descr            = (struct i2c_m_sync_desc *)(me->io);
     1f2:	6825      	ldr	r5, [r4, #0]
	at30->resolution = resolution;
     1f4:	7227      	strb	r7, [r4, #8]
	data[0] = AT30TSE_CONFIGURATION_REG | AT30TSE_NON_VOLATILE_REG_TYPE;
     1f6:	ae01      	add	r6, sp, #4
     1f8:	2301      	movs	r3, #1
     1fa:	7033      	strb	r3, [r6, #0]
	data[1] = (uint16_t)(at30->resolution) << (AT30TSE_CONFIGURATION_REG_RESOLUTION_BF_OFFSET - 8);
     1fc:	017f      	lsls	r7, r7, #5
     1fe:	7077      	strb	r7, [r6, #1]
	data[2] = 0;
     200:	2300      	movs	r3, #0
     202:	70b3      	strb	r3, [r6, #2]
	i2c_m_sync_set_slaveaddr(descr, AT30TSE_SENSOR_ADDRESS, I2C_M_SEVEN);
     204:	2280      	movs	r2, #128	; 0x80
     206:	0112      	lsls	r2, r2, #4
     208:	214f      	movs	r1, #79	; 0x4f
     20a:	0028      	movs	r0, r5
     20c:	4b07      	ldr	r3, [pc, #28]	; (22c <at30tse75x_construct+0x48>)
     20e:	4798      	blx	r3
	io_write(&descr->io, data, 3);
     210:	0028      	movs	r0, r5
     212:	3014      	adds	r0, #20
     214:	2203      	movs	r2, #3
     216:	0031      	movs	r1, r6
     218:	4b05      	ldr	r3, [pc, #20]	; (230 <at30tse75x_construct+0x4c>)
     21a:	4798      	blx	r3
}
     21c:	0020      	movs	r0, r4
     21e:	b003      	add	sp, #12
     220:	bdf0      	pop	{r4, r5, r6, r7, pc}
     222:	46c0      	nop			; (mov r8, r8)
     224:	00004f00 	.word	0x00004f00
     228:	00001b45 	.word	0x00001b45
     22c:	000009d5 	.word	0x000009d5
     230:	000009e9 	.word	0x000009e9

00000234 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     234:	b510      	push	{r4, lr}
	system_init();
     236:	4b02      	ldr	r3, [pc, #8]	; (240 <atmel_start_init+0xc>)
     238:	4798      	blx	r3
	stdio_redirect_init();
     23a:	4b02      	ldr	r3, [pc, #8]	; (244 <atmel_start_init+0x10>)
     23c:	4798      	blx	r3
}
     23e:	bd10      	pop	{r4, pc}
     240:	000004f9 	.word	0x000004f9
     244:	00001b25 	.word	0x00001b25

00000248 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     248:	e7fe      	b.n	248 <Dummy_Handler>
	...

0000024c <Reset_Handler>:
{
     24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     24e:	4a23      	ldr	r2, [pc, #140]	; (2dc <Reset_Handler+0x90>)
     250:	4b23      	ldr	r3, [pc, #140]	; (2e0 <Reset_Handler+0x94>)
     252:	429a      	cmp	r2, r3
     254:	d009      	beq.n	26a <Reset_Handler+0x1e>
     256:	4b22      	ldr	r3, [pc, #136]	; (2e0 <Reset_Handler+0x94>)
     258:	4a20      	ldr	r2, [pc, #128]	; (2dc <Reset_Handler+0x90>)
     25a:	e003      	b.n	264 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     25c:	6811      	ldr	r1, [r2, #0]
     25e:	6019      	str	r1, [r3, #0]
     260:	3304      	adds	r3, #4
     262:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     264:	491f      	ldr	r1, [pc, #124]	; (2e4 <Reset_Handler+0x98>)
     266:	428b      	cmp	r3, r1
     268:	d3f8      	bcc.n	25c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     26a:	4b1f      	ldr	r3, [pc, #124]	; (2e8 <Reset_Handler+0x9c>)
     26c:	e002      	b.n	274 <Reset_Handler+0x28>
                *pDest++ = 0;
     26e:	2200      	movs	r2, #0
     270:	601a      	str	r2, [r3, #0]
     272:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     274:	4a1d      	ldr	r2, [pc, #116]	; (2ec <Reset_Handler+0xa0>)
     276:	4293      	cmp	r3, r2
     278:	d3f9      	bcc.n	26e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     27a:	4a1d      	ldr	r2, [pc, #116]	; (2f0 <Reset_Handler+0xa4>)
     27c:	21ff      	movs	r1, #255	; 0xff
     27e:	4b1d      	ldr	r3, [pc, #116]	; (2f4 <Reset_Handler+0xa8>)
     280:	438b      	bics	r3, r1
     282:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     284:	39fd      	subs	r1, #253	; 0xfd
     286:	2390      	movs	r3, #144	; 0x90
     288:	005b      	lsls	r3, r3, #1
     28a:	4a1b      	ldr	r2, [pc, #108]	; (2f8 <Reset_Handler+0xac>)
     28c:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     28e:	4a1b      	ldr	r2, [pc, #108]	; (2fc <Reset_Handler+0xb0>)
     290:	78d3      	ldrb	r3, [r2, #3]
     292:	2503      	movs	r5, #3
     294:	43ab      	bics	r3, r5
     296:	2402      	movs	r4, #2
     298:	4323      	orrs	r3, r4
     29a:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     29c:	78d3      	ldrb	r3, [r2, #3]
     29e:	270c      	movs	r7, #12
     2a0:	43bb      	bics	r3, r7
     2a2:	2608      	movs	r6, #8
     2a4:	4333      	orrs	r3, r6
     2a6:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     2a8:	4b15      	ldr	r3, [pc, #84]	; (300 <Reset_Handler+0xb4>)
     2aa:	7b98      	ldrb	r0, [r3, #14]
     2ac:	2230      	movs	r2, #48	; 0x30
     2ae:	4390      	bics	r0, r2
     2b0:	2220      	movs	r2, #32
     2b2:	4310      	orrs	r0, r2
     2b4:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     2b6:	7b99      	ldrb	r1, [r3, #14]
     2b8:	43b9      	bics	r1, r7
     2ba:	4331      	orrs	r1, r6
     2bc:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     2be:	7b9a      	ldrb	r2, [r3, #14]
     2c0:	43aa      	bics	r2, r5
     2c2:	4322      	orrs	r2, r4
     2c4:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     2c6:	4a0f      	ldr	r2, [pc, #60]	; (304 <Reset_Handler+0xb8>)
     2c8:	6851      	ldr	r1, [r2, #4]
     2ca:	2380      	movs	r3, #128	; 0x80
     2cc:	430b      	orrs	r3, r1
     2ce:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     2d0:	4b0d      	ldr	r3, [pc, #52]	; (308 <Reset_Handler+0xbc>)
     2d2:	4798      	blx	r3
        main();
     2d4:	4b0d      	ldr	r3, [pc, #52]	; (30c <Reset_Handler+0xc0>)
     2d6:	4798      	blx	r3
     2d8:	e7fe      	b.n	2d8 <Reset_Handler+0x8c>
     2da:	46c0      	nop			; (mov r8, r8)
     2dc:	000051d4 	.word	0x000051d4
     2e0:	20000000 	.word	0x20000000
     2e4:	20000064 	.word	0x20000064
     2e8:	20000064 	.word	0x20000064
     2ec:	20000138 	.word	0x20000138
     2f0:	e000ed00 	.word	0xe000ed00
     2f4:	00000000 	.word	0x00000000
     2f8:	41007000 	.word	0x41007000
     2fc:	41005000 	.word	0x41005000
     300:	41004800 	.word	0x41004800
     304:	41004000 	.word	0x41004000
     308:	00003b25 	.word	0x00003b25
     30c:	000019f9 	.word	0x000019f9

00000310 <IO_SENSOR_ADC_INIT>:
static uint8_t IO_SENSOR_ADC_map[IO_SENSOR_ADC_CH_MAX + 1];
struct usart_sync_descriptor TARGETIO;
struct i2c_m_sync_desc I2C_INSTANCE;

//  Inicializa o controlador ADC e configura o pino PA06 para uso com o ADC
void IO_SENSOR_ADC_INIT(void) {
     310:	b5f0      	push	{r4, r5, r6, r7, lr}
     312:	b085      	sub	sp, #20
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     314:	4a1b      	ldr	r2, [pc, #108]	; (384 <IO_SENSOR_ADC_INIT+0x74>)
     316:	6a11      	ldr	r1, [r2, #32]
     318:	2380      	movs	r3, #128	; 0x80
     31a:	025b      	lsls	r3, r3, #9
     31c:	430b      	orrs	r3, r1
     31e:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     320:	4a19      	ldr	r2, [pc, #100]	; (388 <IO_SENSOR_ADC_INIT+0x78>)
     322:	4b1a      	ldr	r3, [pc, #104]	; (38c <IO_SENSOR_ADC_INIT+0x7c>)
     324:	805a      	strh	r2, [r3, #2]
	_pm_enable_bus_clock(PM_BUS_APBC, ADC);
	_gclk_enable_channel(ADC_GCLK_ID, CONF_GCLK_ADC_SRC);
	adc_async_init(&IO_SENSOR_ADC, ADC, IO_SENSOR_ADC_map, IO_SENSOR_ADC_CH_MAX,
     326:	4c1a      	ldr	r4, [pc, #104]	; (390 <IO_SENSOR_ADC_INIT+0x80>)
     328:	4e1a      	ldr	r6, [pc, #104]	; (394 <IO_SENSOR_ADC_INIT+0x84>)
     32a:	2300      	movs	r3, #0
     32c:	9302      	str	r3, [sp, #8]
     32e:	4b1a      	ldr	r3, [pc, #104]	; (398 <IO_SENSOR_ADC_INIT+0x88>)
     330:	9301      	str	r3, [sp, #4]
     332:	2501      	movs	r5, #1
     334:	9500      	str	r5, [sp, #0]
     336:	2300      	movs	r3, #0
     338:	0022      	movs	r2, r4
     33a:	4918      	ldr	r1, [pc, #96]	; (39c <IO_SENSOR_ADC_INIT+0x8c>)
     33c:	0030      	movs	r0, r6
     33e:	4f18      	ldr	r7, [pc, #96]	; (3a0 <IO_SENSOR_ADC_INIT+0x90>)
     340:	47b8      	blx	r7
	IO_SENSOR_ADC_CH_AMOUNT, &IO_SENSOR_ADC_ch[0], (void *)NULL);
	adc_async_register_channel_buffer(&IO_SENSOR_ADC, 0, IO_SENSOR_ADC_buffer,
     342:	1d22      	adds	r2, r4, #4
     344:	2310      	movs	r3, #16
     346:	2100      	movs	r1, #0
     348:	0030      	movs	r0, r6
     34a:	4c16      	ldr	r4, [pc, #88]	; (3a4 <IO_SENSOR_ADC_INIT+0x94>)
     34c:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     34e:	2240      	movs	r2, #64	; 0x40
     350:	23c0      	movs	r3, #192	; 0xc0
     352:	05db      	lsls	r3, r3, #23
     354:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     356:	4914      	ldr	r1, [pc, #80]	; (3a8 <IO_SENSOR_ADC_INIT+0x98>)
     358:	4b14      	ldr	r3, [pc, #80]	; (3ac <IO_SENSOR_ADC_INIT+0x9c>)
     35a:	628b      	str	r3, [r1, #40]	; 0x28
     35c:	23c0      	movs	r3, #192	; 0xc0
     35e:	061b      	lsls	r3, r3, #24
     360:	628b      	str	r3, [r1, #40]	; 0x28
static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     362:	2346      	movs	r3, #70	; 0x46
     364:	5cca      	ldrb	r2, [r1, r3]
	tmp &= ~PORT_PINCFG_PMUXEN;
     366:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     368:	2001      	movs	r0, #1
     36a:	4302      	orrs	r2, r0
     36c:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     36e:	54ca      	strb	r2, [r1, r3]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     370:	2233      	movs	r2, #51	; 0x33
     372:	5c8b      	ldrb	r3, [r1, r2]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     374:	240f      	movs	r4, #15
     376:	43a3      	bics	r3, r4
	tmp |= PORT_PMUX_PMUXE(data);
     378:	4303      	orrs	r3, r0
     37a:	b2db      	uxtb	r3, r3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     37c:	548b      	strb	r3, [r1, r2]
	IO_SENSOR_ADC_BUFFER_SIZE);
	gpio_set_pin_direction(PA06, GPIO_DIRECTION_OFF);
	gpio_set_pin_function(PA06, PINMUX_PA06B_ADC_AIN6);
}
     37e:	b005      	add	sp, #20
     380:	bdf0      	pop	{r4, r5, r6, r7, pc}
     382:	46c0      	nop			; (mov r8, r8)
     384:	40000400 	.word	0x40000400
     388:	0000401e 	.word	0x0000401e
     38c:	40000c00 	.word	0x40000c00
     390:	20000080 	.word	0x20000080
     394:	200000e0 	.word	0x200000e0
     398:	200000c8 	.word	0x200000c8
     39c:	42004000 	.word	0x42004000
     3a0:	000005c9 	.word	0x000005c9
     3a4:	0000067d 	.word	0x0000067d
     3a8:	41004400 	.word	0x41004400
     3ac:	40000040 	.word	0x40000040

000003b0 <TARGETIO_PORT_INIT>:

//  Inicializa o controlador USART (configura os pinos PA04 e PA05 para uso com USART)
void TARGETIO_PORT_INIT(void) {
     3b0:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3b2:	4b0f      	ldr	r3, [pc, #60]	; (3f0 <TARGETIO_PORT_INIT+0x40>)
     3b4:	2244      	movs	r2, #68	; 0x44
     3b6:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     3b8:	2501      	movs	r5, #1
     3ba:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3bc:	2401      	movs	r4, #1
     3be:	4321      	orrs	r1, r4
     3c0:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3c2:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3c4:	2032      	movs	r0, #50	; 0x32
     3c6:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     3c8:	3a35      	subs	r2, #53	; 0x35
     3ca:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     3cc:	2203      	movs	r2, #3
     3ce:	4311      	orrs	r1, r2
     3d0:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3d2:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3d4:	2145      	movs	r1, #69	; 0x45
     3d6:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     3d8:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3da:	4322      	orrs	r2, r4
     3dc:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3de:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3e0:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3e2:	3936      	subs	r1, #54	; 0x36
     3e4:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     3e6:	2130      	movs	r1, #48	; 0x30
     3e8:	430a      	orrs	r2, r1
     3ea:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3ec:	541a      	strb	r2, [r3, r0]
	gpio_set_pin_function(PA04, PINMUX_PA04D_SERCOM0_PAD0);
	gpio_set_pin_function(PA05, PINMUX_PA05D_SERCOM0_PAD1);
}
     3ee:	bd30      	pop	{r4, r5, pc}
     3f0:	41004400 	.word	0x41004400

000003f4 <TARGETIO_CLOCK_INIT>:
     3f4:	4a04      	ldr	r2, [pc, #16]	; (408 <TARGETIO_CLOCK_INIT+0x14>)
     3f6:	6a13      	ldr	r3, [r2, #32]
     3f8:	2104      	movs	r1, #4
     3fa:	430b      	orrs	r3, r1
     3fc:	6213      	str	r3, [r2, #32]
     3fe:	4a03      	ldr	r2, [pc, #12]	; (40c <TARGETIO_CLOCK_INIT+0x18>)
     400:	4b03      	ldr	r3, [pc, #12]	; (410 <TARGETIO_CLOCK_INIT+0x1c>)
     402:	805a      	strh	r2, [r3, #2]

//é responsável por inicializar o clock para o módulo SERCOM0, que geralmente é usado para comunicação serial no microcontrolador
void TARGETIO_CLOCK_INIT(void) {
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
}
     404:	4770      	bx	lr
     406:	46c0      	nop			; (mov r8, r8)
     408:	40000400 	.word	0x40000400
     40c:	00004014 	.word	0x00004014
     410:	40000c00 	.word	0x40000c00

00000414 <TARGETIO_INIT>:

// é responsável por inicializar o módulo de comunicação USART (Universal Synchronous and Asynchronous Receiver-Transmitter) usando o SERCOM0
void TARGETIO_INIT(void) {
     414:	b510      	push	{r4, lr}
	TARGETIO_CLOCK_INIT();
     416:	4b05      	ldr	r3, [pc, #20]	; (42c <TARGETIO_INIT+0x18>)
     418:	4798      	blx	r3
	usart_sync_init(&TARGETIO, SERCOM0, (void *)NULL);
     41a:	2200      	movs	r2, #0
     41c:	4904      	ldr	r1, [pc, #16]	; (430 <TARGETIO_INIT+0x1c>)
     41e:	4805      	ldr	r0, [pc, #20]	; (434 <TARGETIO_INIT+0x20>)
     420:	4b05      	ldr	r3, [pc, #20]	; (438 <TARGETIO_INIT+0x24>)
     422:	4798      	blx	r3
	TARGETIO_PORT_INIT();
     424:	4b05      	ldr	r3, [pc, #20]	; (43c <TARGETIO_INIT+0x28>)
     426:	4798      	blx	r3
}
     428:	bd10      	pop	{r4, pc}
     42a:	46c0      	nop			; (mov r8, r8)
     42c:	000003f5 	.word	0x000003f5
     430:	42000800 	.word	0x42000800
     434:	200000bc 	.word	0x200000bc
     438:	00000b39 	.word	0x00000b39
     43c:	000003b1 	.word	0x000003b1

00000440 <I2C_INSTANCE_PORT_INIT>:

// Inicializa o controlador I2C (configura os pinos PA16 e PA17 para uso com I2C)
void I2C_INSTANCE_PORT_INIT(void) {
     440:	b570      	push	{r4, r5, r6, lr}
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     442:	4b13      	ldr	r3, [pc, #76]	; (490 <I2C_INSTANCE_PORT_INIT+0x50>)
     444:	2050      	movs	r0, #80	; 0x50
     446:	5c19      	ldrb	r1, [r3, r0]
     448:	2204      	movs	r2, #4
     44a:	4391      	bics	r1, r2
     44c:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     44e:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     450:	2501      	movs	r5, #1
     452:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     454:	2401      	movs	r4, #1
     456:	4321      	orrs	r1, r4
     458:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     45a:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     45c:	3818      	subs	r0, #24
     45e:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     460:	260f      	movs	r6, #15
     462:	43b1      	bics	r1, r6
	tmp |= PORT_PMUX_PMUXE(data);
     464:	2602      	movs	r6, #2
     466:	4331      	orrs	r1, r6
     468:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     46a:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     46c:	2151      	movs	r1, #81	; 0x51
     46e:	5c5e      	ldrb	r6, [r3, r1]
     470:	4396      	bics	r6, r2
     472:	545e      	strb	r6, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     474:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     476:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     478:	4322      	orrs	r2, r4
     47a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     47c:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     47e:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     480:	3942      	subs	r1, #66	; 0x42
     482:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     484:	2120      	movs	r1, #32
     486:	430a      	orrs	r2, r1
     488:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     48a:	541a      	strb	r2, [r3, r0]
	gpio_set_pin_pull_mode(PA16, GPIO_PULL_OFF);
	gpio_set_pin_function(PA16, PINMUX_PA16C_SERCOM1_PAD0);
	gpio_set_pin_pull_mode(PA17, GPIO_PULL_OFF);
	gpio_set_pin_function(PA17, PINMUX_PA17C_SERCOM1_PAD1);
}
     48c:	bd70      	pop	{r4, r5, r6, pc}
     48e:	46c0      	nop			; (mov r8, r8)
     490:	41004400 	.word	0x41004400

00000494 <I2C_INSTANCE_CLOCK_INIT>:
     494:	4a05      	ldr	r2, [pc, #20]	; (4ac <I2C_INSTANCE_CLOCK_INIT+0x18>)
     496:	6a13      	ldr	r3, [r2, #32]
     498:	2108      	movs	r1, #8
     49a:	430b      	orrs	r3, r1
     49c:	6213      	str	r3, [r2, #32]
     49e:	4b04      	ldr	r3, [pc, #16]	; (4b0 <I2C_INSTANCE_CLOCK_INIT+0x1c>)
     4a0:	4a04      	ldr	r2, [pc, #16]	; (4b4 <I2C_INSTANCE_CLOCK_INIT+0x20>)
     4a2:	805a      	strh	r2, [r3, #2]
     4a4:	4a04      	ldr	r2, [pc, #16]	; (4b8 <I2C_INSTANCE_CLOCK_INIT+0x24>)
     4a6:	805a      	strh	r2, [r3, #2]
//controlador de comunicação I2C (Inter-Integrated Circuit) usando o módulo SERCOM1
void I2C_INSTANCE_CLOCK_INIT(void) {
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM1);
	_gclk_enable_channel(SERCOM1_GCLK_ID_CORE, CONF_GCLK_SERCOM1_CORE_SRC);
	_gclk_enable_channel(SERCOM1_GCLK_ID_SLOW, CONF_GCLK_SERCOM1_SLOW_SRC);
}
     4a8:	4770      	bx	lr
     4aa:	46c0      	nop			; (mov r8, r8)
     4ac:	40000400 	.word	0x40000400
     4b0:	40000c00 	.word	0x40000c00
     4b4:	00004015 	.word	0x00004015
     4b8:	00004313 	.word	0x00004313

000004bc <I2C_INSTANCE_INIT>:


void I2C_INSTANCE_INIT(void) {
     4bc:	b510      	push	{r4, lr}
	I2C_INSTANCE_CLOCK_INIT();
     4be:	4b04      	ldr	r3, [pc, #16]	; (4d0 <I2C_INSTANCE_INIT+0x14>)
     4c0:	4798      	blx	r3
	i2c_m_sync_init(&I2C_INSTANCE, SERCOM1);
     4c2:	4904      	ldr	r1, [pc, #16]	; (4d4 <I2C_INSTANCE_INIT+0x18>)
     4c4:	4804      	ldr	r0, [pc, #16]	; (4d8 <I2C_INSTANCE_INIT+0x1c>)
     4c6:	4b05      	ldr	r3, [pc, #20]	; (4dc <I2C_INSTANCE_INIT+0x20>)
     4c8:	4798      	blx	r3
	I2C_INSTANCE_PORT_INIT();
     4ca:	4b05      	ldr	r3, [pc, #20]	; (4e0 <I2C_INSTANCE_INIT+0x24>)
     4cc:	4798      	blx	r3
}
     4ce:	bd10      	pop	{r4, pc}
     4d0:	00000495 	.word	0x00000495
     4d4:	42000c00 	.word	0x42000c00
     4d8:	2000010c 	.word	0x2000010c
     4dc:	00000989 	.word	0x00000989
     4e0:	00000441 	.word	0x00000441

000004e4 <delay_driver_init>:

//  Inicializa o driver de atraso usando SysTick
void delay_driver_init(void) {
     4e4:	b510      	push	{r4, lr}
	delay_init(SysTick);
     4e6:	4802      	ldr	r0, [pc, #8]	; (4f0 <delay_driver_init+0xc>)
     4e8:	4b02      	ldr	r3, [pc, #8]	; (4f4 <delay_driver_init+0x10>)
     4ea:	4798      	blx	r3
}
     4ec:	bd10      	pop	{r4, pc}
     4ee:	46c0      	nop			; (mov r8, r8)
     4f0:	e000e010 	.word	0xe000e010
     4f4:	0000090d 	.word	0x0000090d

000004f8 <system_init>:

void system_init(void) {
     4f8:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     4fa:	4b0e      	ldr	r3, [pc, #56]	; (534 <system_init+0x3c>)
     4fc:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     4fe:	23c0      	movs	r3, #192	; 0xc0
     500:	05db      	lsls	r3, r3, #23
     502:	2280      	movs	r2, #128	; 0x80
     504:	02d2      	lsls	r2, r2, #11
     506:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     508:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     50a:	4b0b      	ldr	r3, [pc, #44]	; (538 <system_init+0x40>)
     50c:	2280      	movs	r2, #128	; 0x80
     50e:	05d2      	lsls	r2, r2, #23
     510:	629a      	str	r2, [r3, #40]	; 0x28
     512:	4a0a      	ldr	r2, [pc, #40]	; (53c <system_init+0x44>)
     514:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     516:	2152      	movs	r1, #82	; 0x52
     518:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     51a:	2001      	movs	r0, #1
     51c:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     51e:	545a      	strb	r2, [r3, r1]
	//Configura o pino do LED e o coloca em nível baixo.
	gpio_set_pin_level(LED, false);
	gpio_set_pin_direction(LED, GPIO_DIRECTION_OUT);
	gpio_set_pin_function(LED, GPIO_PIN_FUNCTION_OFF);
	//Chama as funções de inicialização dos controladores
	IO_SENSOR_ADC_INIT();
     520:	4b07      	ldr	r3, [pc, #28]	; (540 <system_init+0x48>)
     522:	4798      	blx	r3
	TARGETIO_INIT();
     524:	4b07      	ldr	r3, [pc, #28]	; (544 <system_init+0x4c>)
     526:	4798      	blx	r3
	I2C_INSTANCE_INIT();
     528:	4b07      	ldr	r3, [pc, #28]	; (548 <system_init+0x50>)
     52a:	4798      	blx	r3
	delay_driver_init();
     52c:	4b07      	ldr	r3, [pc, #28]	; (54c <system_init+0x54>)
     52e:	4798      	blx	r3
     530:	bd10      	pop	{r4, pc}
     532:	46c0      	nop			; (mov r8, r8)
     534:	00000f45 	.word	0x00000f45
     538:	41004400 	.word	0x41004400
     53c:	c0000004 	.word	0xc0000004
     540:	00000311 	.word	0x00000311
     544:	00000415 	.word	0x00000415
     548:	000004bd 	.word	0x000004bd
     54c:	000004e5 	.word	0x000004e5

00000550 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
     550:	b510      	push	{r4, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
     552:	6983      	ldr	r3, [r0, #24]
     554:	2b00      	cmp	r3, #0
     556:	d000      	beq.n	55a <adc_async_window_threshold_reached+0xa>
		descr->adc_async_cb.monitor(descr, channel);
     558:	4798      	blx	r3
	}
}
     55a:	bd10      	pop	{r4, pc}

0000055c <adc_async_error_occured>:

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
     55c:	b510      	push	{r4, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
     55e:	69c3      	ldr	r3, [r0, #28]
     560:	2b00      	cmp	r3, #0
     562:	d000      	beq.n	566 <adc_async_error_occured+0xa>
		descr->adc_async_cb.error(descr, channel);
     564:	4798      	blx	r3
	}
}
     566:	bd10      	pop	{r4, pc}

00000568 <adc_async_channel_conversion_done>:
{
     568:	b5f0      	push	{r4, r5, r6, r7, lr}
     56a:	b083      	sub	sp, #12
     56c:	0005      	movs	r5, r0
     56e:	000e      	movs	r6, r1
     570:	0011      	movs	r1, r2
	uint8_t                              index    = descr->channel_map[channel];
     572:	6a03      	ldr	r3, [r0, #32]
     574:	5d9a      	ldrb	r2, [r3, r6]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
     576:	0053      	lsls	r3, r2, #1
     578:	189b      	adds	r3, r3, r2
     57a:	00dc      	lsls	r4, r3, #3
     57c:	6a83      	ldr	r3, [r0, #40]	; 0x28
     57e:	469c      	mov	ip, r3
     580:	4464      	add	r4, ip
	ringbuffer_put(&descr_ch->convert, data);
     582:	1d27      	adds	r7, r4, #4
     584:	9101      	str	r1, [sp, #4]
     586:	466b      	mov	r3, sp
     588:	7919      	ldrb	r1, [r3, #4]
     58a:	0038      	movs	r0, r7
     58c:	4b0c      	ldr	r3, [pc, #48]	; (5c0 <adc_async_channel_conversion_done+0x58>)
     58e:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
     590:	0028      	movs	r0, r5
     592:	4b0c      	ldr	r3, [pc, #48]	; (5c4 <adc_async_channel_conversion_done+0x5c>)
     594:	4798      	blx	r3
     596:	2801      	cmp	r0, #1
     598:	d907      	bls.n	5aa <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
     59a:	9b01      	ldr	r3, [sp, #4]
     59c:	0a19      	lsrs	r1, r3, #8
     59e:	0038      	movs	r0, r7
     5a0:	4b07      	ldr	r3, [pc, #28]	; (5c0 <adc_async_channel_conversion_done+0x58>)
     5a2:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
     5a4:	8aa3      	ldrh	r3, [r4, #20]
     5a6:	3301      	adds	r3, #1
     5a8:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
     5aa:	8aa3      	ldrh	r3, [r4, #20]
     5ac:	3301      	adds	r3, #1
     5ae:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
     5b0:	6823      	ldr	r3, [r4, #0]
     5b2:	2b00      	cmp	r3, #0
     5b4:	d002      	beq.n	5bc <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
     5b6:	0031      	movs	r1, r6
     5b8:	0028      	movs	r0, r5
     5ba:	4798      	blx	r3
}
     5bc:	b003      	add	sp, #12
     5be:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5c0:	00000c81 	.word	0x00000c81
     5c4:	00000e8f 	.word	0x00000e8f

000005c8 <adc_async_init>:
{
     5c8:	b5f0      	push	{r4, r5, r6, r7, lr}
     5ca:	46d6      	mov	lr, sl
     5cc:	b500      	push	{lr}
     5ce:	b082      	sub	sp, #8
     5d0:	0005      	movs	r5, r0
     5d2:	9101      	str	r1, [sp, #4]
     5d4:	0016      	movs	r6, r2
     5d6:	001c      	movs	r4, r3
     5d8:	ab08      	add	r3, sp, #32
     5da:	781f      	ldrb	r7, [r3, #0]
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
     5dc:	2800      	cmp	r0, #0
     5de:	d00c      	beq.n	5fa <adc_async_init+0x32>
     5e0:	2900      	cmp	r1, #0
     5e2:	d00c      	beq.n	5fe <adc_async_init+0x36>
     5e4:	2a00      	cmp	r2, #0
     5e6:	d00c      	beq.n	602 <adc_async_init+0x3a>
     5e8:	2f00      	cmp	r7, #0
     5ea:	d00c      	beq.n	606 <adc_async_init+0x3e>
     5ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
     5ee:	2b00      	cmp	r3, #0
     5f0:	d001      	beq.n	5f6 <adc_async_init+0x2e>
     5f2:	2001      	movs	r0, #1
     5f4:	e008      	b.n	608 <adc_async_init+0x40>
     5f6:	2000      	movs	r0, #0
     5f8:	e006      	b.n	608 <adc_async_init+0x40>
     5fa:	2000      	movs	r0, #0
     5fc:	e004      	b.n	608 <adc_async_init+0x40>
     5fe:	2000      	movs	r0, #0
     600:	e002      	b.n	608 <adc_async_init+0x40>
     602:	2000      	movs	r0, #0
     604:	e000      	b.n	608 <adc_async_init+0x40>
     606:	2000      	movs	r0, #0
     608:	223f      	movs	r2, #63	; 0x3f
     60a:	4916      	ldr	r1, [pc, #88]	; (664 <adc_async_init+0x9c>)
     60c:	4b16      	ldr	r3, [pc, #88]	; (668 <adc_async_init+0xa0>)
     60e:	469a      	mov	sl, r3
     610:	4798      	blx	r3
	ASSERT(channel_amount <= (channel_max + 1));
     612:	1c62      	adds	r2, r4, #1
     614:	0ffb      	lsrs	r3, r7, #31
     616:	17d0      	asrs	r0, r2, #31
     618:	42ba      	cmp	r2, r7
     61a:	4158      	adcs	r0, r3
     61c:	b2c0      	uxtb	r0, r0
     61e:	2240      	movs	r2, #64	; 0x40
     620:	4910      	ldr	r1, [pc, #64]	; (664 <adc_async_init+0x9c>)
     622:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
     624:	2300      	movs	r3, #0
     626:	e003      	b.n	630 <adc_async_init+0x68>
		channel_map[i] = 0xFF;
     628:	22ff      	movs	r2, #255	; 0xff
     62a:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
     62c:	3301      	adds	r3, #1
     62e:	b2db      	uxtb	r3, r3
     630:	42a3      	cmp	r3, r4
     632:	d9f9      	bls.n	628 <adc_async_init+0x60>
	descr->channel_map    = channel_map;
     634:	622e      	str	r6, [r5, #32]
	descr->channel_max    = channel_max;
     636:	2324      	movs	r3, #36	; 0x24
     638:	54ec      	strb	r4, [r5, r3]
	descr->channel_amount = channel_amount;
     63a:	3301      	adds	r3, #1
     63c:	54ef      	strb	r7, [r5, r3]
	descr->descr_ch       = descr_ch;
     63e:	9b09      	ldr	r3, [sp, #36]	; 0x24
     640:	62ab      	str	r3, [r5, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
     642:	9901      	ldr	r1, [sp, #4]
     644:	0028      	movs	r0, r5
     646:	4b09      	ldr	r3, [pc, #36]	; (66c <adc_async_init+0xa4>)
     648:	4798      	blx	r3
	if (init_status) {
     64a:	2800      	cmp	r0, #0
     64c:	d105      	bne.n	65a <adc_async_init+0x92>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
     64e:	4b08      	ldr	r3, [pc, #32]	; (670 <adc_async_init+0xa8>)
     650:	60ab      	str	r3, [r5, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
     652:	4b08      	ldr	r3, [pc, #32]	; (674 <adc_async_init+0xac>)
     654:	602b      	str	r3, [r5, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
     656:	4b08      	ldr	r3, [pc, #32]	; (678 <adc_async_init+0xb0>)
     658:	606b      	str	r3, [r5, #4]
}
     65a:	b002      	add	sp, #8
     65c:	bc04      	pop	{r2}
     65e:	4692      	mov	sl, r2
     660:	bdf0      	pop	{r4, r5, r6, r7, pc}
     662:	46c0      	nop			; (mov r8, r8)
     664:	00004f04 	.word	0x00004f04
     668:	00000be1 	.word	0x00000be1
     66c:	00000e21 	.word	0x00000e21
     670:	00000569 	.word	0x00000569
     674:	00000551 	.word	0x00000551
     678:	0000055d 	.word	0x0000055d

0000067c <adc_async_register_channel_buffer>:
{
     67c:	b5f0      	push	{r4, r5, r6, r7, lr}
     67e:	b083      	sub	sp, #12
     680:	0007      	movs	r7, r0
     682:	000c      	movs	r4, r1
     684:	9200      	str	r2, [sp, #0]
     686:	9301      	str	r3, [sp, #4]
	ASSERT(descr && convert_buffer && convert_buffer_length);
     688:	2800      	cmp	r0, #0
     68a:	d019      	beq.n	6c0 <adc_async_register_channel_buffer+0x44>
     68c:	2a00      	cmp	r2, #0
     68e:	d019      	beq.n	6c4 <adc_async_register_channel_buffer+0x48>
     690:	2b00      	cmp	r3, #0
     692:	d119      	bne.n	6c8 <adc_async_register_channel_buffer+0x4c>
     694:	2000      	movs	r0, #0
     696:	4e24      	ldr	r6, [pc, #144]	; (728 <adc_async_register_channel_buffer+0xac>)
     698:	2266      	movs	r2, #102	; 0x66
     69a:	0031      	movs	r1, r6
     69c:	4d23      	ldr	r5, [pc, #140]	; (72c <adc_async_register_channel_buffer+0xb0>)
     69e:	47a8      	blx	r5
	ASSERT(descr->channel_max >= channel);
     6a0:	2324      	movs	r3, #36	; 0x24
     6a2:	5cfb      	ldrb	r3, [r7, r3]
     6a4:	2000      	movs	r0, #0
     6a6:	42a3      	cmp	r3, r4
     6a8:	4140      	adcs	r0, r0
     6aa:	b2c0      	uxtb	r0, r0
     6ac:	2267      	movs	r2, #103	; 0x67
     6ae:	0031      	movs	r1, r6
     6b0:	47a8      	blx	r5
	if (descr->channel_map[channel] != 0xFF) {
     6b2:	6a39      	ldr	r1, [r7, #32]
     6b4:	5d0b      	ldrb	r3, [r1, r4]
     6b6:	2bff      	cmp	r3, #255	; 0xff
     6b8:	d12c      	bne.n	714 <adc_async_register_channel_buffer+0x98>
     6ba:	2600      	movs	r6, #0
     6bc:	2300      	movs	r3, #0
     6be:	e007      	b.n	6d0 <adc_async_register_channel_buffer+0x54>
	ASSERT(descr && convert_buffer && convert_buffer_length);
     6c0:	2000      	movs	r0, #0
     6c2:	e7e8      	b.n	696 <adc_async_register_channel_buffer+0x1a>
     6c4:	2000      	movs	r0, #0
     6c6:	e7e6      	b.n	696 <adc_async_register_channel_buffer+0x1a>
     6c8:	2001      	movs	r0, #1
     6ca:	e7e4      	b.n	696 <adc_async_register_channel_buffer+0x1a>
	for (i = 0; i <= descr->channel_max; i++) {
     6cc:	3301      	adds	r3, #1
     6ce:	b2db      	uxtb	r3, r3
     6d0:	2224      	movs	r2, #36	; 0x24
     6d2:	5cba      	ldrb	r2, [r7, r2]
     6d4:	4293      	cmp	r3, r2
     6d6:	d805      	bhi.n	6e4 <adc_async_register_channel_buffer+0x68>
		if (descr->channel_map[i] != 0xFF) {
     6d8:	5cca      	ldrb	r2, [r1, r3]
     6da:	2aff      	cmp	r2, #255	; 0xff
     6dc:	d0f6      	beq.n	6cc <adc_async_register_channel_buffer+0x50>
			index++;
     6de:	3601      	adds	r6, #1
     6e0:	b2f6      	uxtb	r6, r6
     6e2:	e7f3      	b.n	6cc <adc_async_register_channel_buffer+0x50>
	if (index > descr->channel_amount) {
     6e4:	2325      	movs	r3, #37	; 0x25
     6e6:	5cfb      	ldrb	r3, [r7, r3]
     6e8:	429e      	cmp	r6, r3
     6ea:	d816      	bhi.n	71a <adc_async_register_channel_buffer+0x9e>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
     6ec:	0073      	lsls	r3, r6, #1
     6ee:	199b      	adds	r3, r3, r6
     6f0:	00dd      	lsls	r5, r3, #3
     6f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
     6f4:	1958      	adds	r0, r3, r5
     6f6:	3004      	adds	r0, #4
     6f8:	9a01      	ldr	r2, [sp, #4]
     6fa:	9900      	ldr	r1, [sp, #0]
     6fc:	4b0c      	ldr	r3, [pc, #48]	; (730 <adc_async_register_channel_buffer+0xb4>)
     6fe:	4798      	blx	r3
     700:	2800      	cmp	r0, #0
     702:	d10d      	bne.n	720 <adc_async_register_channel_buffer+0xa4>
	descr->channel_map[channel]            = index;
     704:	6a3b      	ldr	r3, [r7, #32]
     706:	551e      	strb	r6, [r3, r4]
	descr->descr_ch[index].bytes_in_buffer = 0;
     708:	6abb      	ldr	r3, [r7, #40]	; 0x28
     70a:	195b      	adds	r3, r3, r5
     70c:	2200      	movs	r2, #0
     70e:	829a      	strh	r2, [r3, #20]
}
     710:	b003      	add	sp, #12
     712:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_INVALID_ARG;
     714:	200d      	movs	r0, #13
     716:	4240      	negs	r0, r0
     718:	e7fa      	b.n	710 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
     71a:	201c      	movs	r0, #28
     71c:	4240      	negs	r0, r0
     71e:	e7f7      	b.n	710 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
     720:	200d      	movs	r0, #13
     722:	4240      	negs	r0, r0
     724:	e7f4      	b.n	710 <adc_async_register_channel_buffer+0x94>
     726:	46c0      	nop			; (mov r8, r8)
     728:	00004f04 	.word	0x00004f04
     72c:	00000be1 	.word	0x00000be1
     730:	00000be9 	.word	0x00000be9

00000734 <adc_async_enable_channel>:
{
     734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     736:	0006      	movs	r6, r0
     738:	000c      	movs	r4, r1
	ASSERT(descr);
     73a:	4d0b      	ldr	r5, [pc, #44]	; (768 <adc_async_enable_channel+0x34>)
     73c:	1e43      	subs	r3, r0, #1
     73e:	4198      	sbcs	r0, r3
     740:	b2c0      	uxtb	r0, r0
     742:	2283      	movs	r2, #131	; 0x83
     744:	0029      	movs	r1, r5
     746:	4f09      	ldr	r7, [pc, #36]	; (76c <adc_async_enable_channel+0x38>)
     748:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
     74a:	2324      	movs	r3, #36	; 0x24
     74c:	5cf3      	ldrb	r3, [r6, r3]
     74e:	2000      	movs	r0, #0
     750:	42a3      	cmp	r3, r4
     752:	4140      	adcs	r0, r0
     754:	b2c0      	uxtb	r0, r0
     756:	2284      	movs	r2, #132	; 0x84
     758:	0029      	movs	r1, r5
     75a:	47b8      	blx	r7
	_adc_async_enable_channel(&descr->device, channel);
     75c:	0021      	movs	r1, r4
     75e:	0030      	movs	r0, r6
     760:	4b03      	ldr	r3, [pc, #12]	; (770 <adc_async_enable_channel+0x3c>)
     762:	4798      	blx	r3
}
     764:	2000      	movs	r0, #0
     766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     768:	00004f04 	.word	0x00004f04
     76c:	00000be1 	.word	0x00000be1
     770:	00000e81 	.word	0x00000e81

00000774 <adc_async_register_callback>:
{
     774:	b5f0      	push	{r4, r5, r6, r7, lr}
     776:	46ce      	mov	lr, r9
     778:	b500      	push	{lr}
     77a:	0004      	movs	r4, r0
     77c:	000d      	movs	r5, r1
     77e:	0017      	movs	r7, r2
     780:	001e      	movs	r6, r3
	ASSERT(descr);
     782:	1e43      	subs	r3, r0, #1
     784:	4198      	sbcs	r0, r3
     786:	b2c0      	uxtb	r0, r0
     788:	229c      	movs	r2, #156	; 0x9c
     78a:	4916      	ldr	r1, [pc, #88]	; (7e4 <adc_async_register_callback+0x70>)
     78c:	4b16      	ldr	r3, [pc, #88]	; (7e8 <adc_async_register_callback+0x74>)
     78e:	4699      	mov	r9, r3
     790:	4798      	blx	r3
	ASSERT(descr->channel_max >= channel);
     792:	2324      	movs	r3, #36	; 0x24
     794:	5ce3      	ldrb	r3, [r4, r3]
     796:	2000      	movs	r0, #0
     798:	42ab      	cmp	r3, r5
     79a:	4140      	adcs	r0, r0
     79c:	b2c0      	uxtb	r0, r0
     79e:	229d      	movs	r2, #157	; 0x9d
     7a0:	4910      	ldr	r1, [pc, #64]	; (7e4 <adc_async_register_callback+0x70>)
     7a2:	47c8      	blx	r9
	uint8_t index = descr->channel_map[channel];
     7a4:	6a23      	ldr	r3, [r4, #32]
     7a6:	5d5b      	ldrb	r3, [r3, r5]
	switch (type) {
     7a8:	2f01      	cmp	r7, #1
     7aa:	d017      	beq.n	7dc <adc_async_register_callback+0x68>
     7ac:	2f00      	cmp	r7, #0
     7ae:	d004      	beq.n	7ba <adc_async_register_callback+0x46>
     7b0:	2f02      	cmp	r7, #2
     7b2:	d015      	beq.n	7e0 <adc_async_register_callback+0x6c>
		return ERR_INVALID_ARG;
     7b4:	200d      	movs	r0, #13
     7b6:	4240      	negs	r0, r0
     7b8:	e00d      	b.n	7d6 <adc_async_register_callback+0x62>
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
     7ba:	005a      	lsls	r2, r3, #1
     7bc:	18d3      	adds	r3, r2, r3
     7be:	00da      	lsls	r2, r3, #3
     7c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     7c2:	509e      	str	r6, [r3, r2]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
     7c4:	1e73      	subs	r3, r6, #1
     7c6:	419e      	sbcs	r6, r3
     7c8:	b2f3      	uxtb	r3, r6
     7ca:	003a      	movs	r2, r7
     7cc:	0029      	movs	r1, r5
     7ce:	0020      	movs	r0, r4
     7d0:	4c06      	ldr	r4, [pc, #24]	; (7ec <adc_async_register_callback+0x78>)
     7d2:	47a0      	blx	r4
	return ERR_NONE;
     7d4:	2000      	movs	r0, #0
}
     7d6:	bc04      	pop	{r2}
     7d8:	4691      	mov	r9, r2
     7da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		descr->adc_async_cb.monitor = cb;
     7dc:	61a6      	str	r6, [r4, #24]
		break;
     7de:	e7f1      	b.n	7c4 <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
     7e0:	61e6      	str	r6, [r4, #28]
		break;
     7e2:	e7ef      	b.n	7c4 <adc_async_register_callback+0x50>
     7e4:	00004f04 	.word	0x00004f04
     7e8:	00000be1 	.word	0x00000be1
     7ec:	00000ebf 	.word	0x00000ebf

000007f0 <adc_async_read_channel>:
{
     7f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     7f2:	46ce      	mov	lr, r9
     7f4:	4647      	mov	r7, r8
     7f6:	b580      	push	{r7, lr}
     7f8:	b083      	sub	sp, #12
     7fa:	0005      	movs	r5, r0
     7fc:	000c      	movs	r4, r1
     7fe:	4690      	mov	r8, r2
     800:	001e      	movs	r6, r3
	ASSERT(descr && buffer && length);
     802:	2800      	cmp	r0, #0
     804:	d034      	beq.n	870 <adc_async_read_channel+0x80>
     806:	2a00      	cmp	r2, #0
     808:	d034      	beq.n	874 <adc_async_read_channel+0x84>
     80a:	2e00      	cmp	r6, #0
     80c:	d134      	bne.n	878 <adc_async_read_channel+0x88>
     80e:	2000      	movs	r0, #0
     810:	22bc      	movs	r2, #188	; 0xbc
     812:	4925      	ldr	r1, [pc, #148]	; (8a8 <adc_async_read_channel+0xb8>)
     814:	4f25      	ldr	r7, [pc, #148]	; (8ac <adc_async_read_channel+0xbc>)
     816:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
     818:	2324      	movs	r3, #36	; 0x24
     81a:	5ceb      	ldrb	r3, [r5, r3]
     81c:	2000      	movs	r0, #0
     81e:	42a3      	cmp	r3, r4
     820:	4140      	adcs	r0, r0
     822:	b2c0      	uxtb	r0, r0
     824:	22bd      	movs	r2, #189	; 0xbd
     826:	4920      	ldr	r1, [pc, #128]	; (8a8 <adc_async_read_channel+0xb8>)
     828:	47b8      	blx	r7
	data_size = _adc_async_get_data_size(&descr->device);
     82a:	0028      	movs	r0, r5
     82c:	4b20      	ldr	r3, [pc, #128]	; (8b0 <adc_async_read_channel+0xc0>)
     82e:	4798      	blx	r3
     830:	0001      	movs	r1, r0
	ASSERT(!(length % data_size));
     832:	0030      	movs	r0, r6
     834:	4b1f      	ldr	r3, [pc, #124]	; (8b4 <adc_async_read_channel+0xc4>)
     836:	4798      	blx	r3
     838:	4248      	negs	r0, r1
     83a:	4148      	adcs	r0, r1
     83c:	b2c0      	uxtb	r0, r0
     83e:	22bf      	movs	r2, #191	; 0xbf
     840:	4919      	ldr	r1, [pc, #100]	; (8a8 <adc_async_read_channel+0xb8>)
     842:	47b8      	blx	r7
	index                                         = descr->channel_map[channel];
     844:	6a2b      	ldr	r3, [r5, #32]
     846:	5d1a      	ldrb	r2, [r3, r4]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
     848:	6aa9      	ldr	r1, [r5, #40]	; 0x28
     84a:	0053      	lsls	r3, r2, #1
     84c:	189b      	adds	r3, r3, r2
     84e:	00da      	lsls	r2, r3, #3
     850:	4689      	mov	r9, r1
     852:	4491      	add	r9, r2
	CRITICAL_SECTION_ENTER()
     854:	a801      	add	r0, sp, #4
     856:	4b18      	ldr	r3, [pc, #96]	; (8b8 <adc_async_read_channel+0xc8>)
     858:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
     85a:	464b      	mov	r3, r9
     85c:	1d1d      	adds	r5, r3, #4
     85e:	0028      	movs	r0, r5
     860:	4b16      	ldr	r3, [pc, #88]	; (8bc <adc_async_read_channel+0xcc>)
     862:	4798      	blx	r3
     864:	0007      	movs	r7, r0
	CRITICAL_SECTION_LEAVE()
     866:	a801      	add	r0, sp, #4
     868:	4b15      	ldr	r3, [pc, #84]	; (8c0 <adc_async_read_channel+0xd0>)
     86a:	4798      	blx	r3
	uint16_t was_read = 0;
     86c:	2400      	movs	r4, #0
	while ((was_read < num) && (was_read < length)) {
     86e:	e00b      	b.n	888 <adc_async_read_channel+0x98>
	ASSERT(descr && buffer && length);
     870:	2000      	movs	r0, #0
     872:	e7cd      	b.n	810 <adc_async_read_channel+0x20>
     874:	2000      	movs	r0, #0
     876:	e7cb      	b.n	810 <adc_async_read_channel+0x20>
     878:	2001      	movs	r0, #1
     87a:	e7c9      	b.n	810 <adc_async_read_channel+0x20>
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
     87c:	3401      	adds	r4, #1
     87e:	b2a4      	uxth	r4, r4
     880:	4441      	add	r1, r8
     882:	0028      	movs	r0, r5
     884:	4b0f      	ldr	r3, [pc, #60]	; (8c4 <adc_async_read_channel+0xd4>)
     886:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
     888:	0021      	movs	r1, r4
     88a:	42a7      	cmp	r7, r4
     88c:	d901      	bls.n	892 <adc_async_read_channel+0xa2>
     88e:	42b4      	cmp	r4, r6
     890:	d3f4      	bcc.n	87c <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
     892:	464b      	mov	r3, r9
     894:	8a9b      	ldrh	r3, [r3, #20]
     896:	1b1b      	subs	r3, r3, r4
     898:	464a      	mov	r2, r9
     89a:	8293      	strh	r3, [r2, #20]
}
     89c:	0020      	movs	r0, r4
     89e:	b003      	add	sp, #12
     8a0:	bc0c      	pop	{r2, r3}
     8a2:	4690      	mov	r8, r2
     8a4:	4699      	mov	r9, r3
     8a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8a8:	00004f04 	.word	0x00004f04
     8ac:	00000be1 	.word	0x00000be1
     8b0:	00000e8f 	.word	0x00000e8f
     8b4:	00001e35 	.word	0x00001e35
     8b8:	000008f1 	.word	0x000008f1
     8bc:	00000cc1 	.word	0x00000cc1
     8c0:	000008ff 	.word	0x000008ff
     8c4:	00000c35 	.word	0x00000c35

000008c8 <adc_async_start_conversion>:
{
     8c8:	b510      	push	{r4, lr}
     8ca:	0004      	movs	r4, r0
	ASSERT(descr);
     8cc:	1e43      	subs	r3, r0, #1
     8ce:	4198      	sbcs	r0, r3
     8d0:	b2c0      	uxtb	r0, r0
     8d2:	22d6      	movs	r2, #214	; 0xd6
     8d4:	4903      	ldr	r1, [pc, #12]	; (8e4 <adc_async_start_conversion+0x1c>)
     8d6:	4b04      	ldr	r3, [pc, #16]	; (8e8 <adc_async_start_conversion+0x20>)
     8d8:	4798      	blx	r3
	_adc_async_convert(&descr->device);
     8da:	0020      	movs	r0, r4
     8dc:	4b03      	ldr	r3, [pc, #12]	; (8ec <adc_async_start_conversion+0x24>)
     8de:	4798      	blx	r3
}
     8e0:	2000      	movs	r0, #0
     8e2:	bd10      	pop	{r4, pc}
     8e4:	00004f04 	.word	0x00004f04
     8e8:	00000be1 	.word	0x00000be1
     8ec:	00000eab 	.word	0x00000eab

000008f0 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     8f0:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     8f4:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     8f6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     8f8:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     8fc:	4770      	bx	lr

000008fe <atomic_leave_critical>:
     8fe:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     902:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     904:	f383 8810 	msr	PRIMASK, r3
}
     908:	4770      	bx	lr
	...

0000090c <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
     90c:	b510      	push	{r4, lr}
	_delay_init(hardware = hw);
     90e:	4b02      	ldr	r3, [pc, #8]	; (918 <delay_init+0xc>)
     910:	6018      	str	r0, [r3, #0]
     912:	4b02      	ldr	r3, [pc, #8]	; (91c <delay_init+0x10>)
     914:	4798      	blx	r3
}
     916:	bd10      	pop	{r4, pc}
     918:	20000094 	.word	0x20000094
     91c:	000017e5 	.word	0x000017e5

00000920 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
     920:	b510      	push	{r4, lr}
     922:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     924:	3814      	subs	r0, #20
     926:	8b84      	ldrh	r4, [r0, #28]
     928:	ab01      	add	r3, sp, #4
     92a:	801c      	strh	r4, [r3, #0]
	msg.len    = n;
     92c:	0014      	movs	r4, r2
     92e:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
     930:	4a06      	ldr	r2, [pc, #24]	; (94c <i2c_m_sync_write+0x2c>)
     932:	805a      	strh	r2, [r3, #2]
	msg.buffer = (uint8_t *)buf;
     934:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     936:	0019      	movs	r1, r3
     938:	4b05      	ldr	r3, [pc, #20]	; (950 <i2c_m_sync_write+0x30>)
     93a:	4798      	blx	r3

	if (ret) {
     93c:	2800      	cmp	r0, #0
     93e:	d102      	bne.n	946 <i2c_m_sync_write+0x26>
		return ret;
	}

	return n;
}
     940:	0020      	movs	r0, r4
     942:	b004      	add	sp, #16
     944:	bd10      	pop	{r4, pc}
		return ret;
     946:	0004      	movs	r4, r0
     948:	e7fa      	b.n	940 <i2c_m_sync_write+0x20>
     94a:	46c0      	nop			; (mov r8, r8)
     94c:	ffff8000 	.word	0xffff8000
     950:	00001511 	.word	0x00001511

00000954 <i2c_m_sync_read>:
{
     954:	b510      	push	{r4, lr}
     956:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
     958:	3814      	subs	r0, #20
     95a:	8b84      	ldrh	r4, [r0, #28]
     95c:	ab01      	add	r3, sp, #4
     95e:	801c      	strh	r4, [r3, #0]
	msg.len    = n;
     960:	0014      	movs	r4, r2
     962:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     964:	4a06      	ldr	r2, [pc, #24]	; (980 <i2c_m_sync_read+0x2c>)
     966:	805a      	strh	r2, [r3, #2]
	msg.buffer = buf;
     968:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     96a:	0019      	movs	r1, r3
     96c:	4b05      	ldr	r3, [pc, #20]	; (984 <i2c_m_sync_read+0x30>)
     96e:	4798      	blx	r3
	if (ret) {
     970:	2800      	cmp	r0, #0
     972:	d102      	bne.n	97a <i2c_m_sync_read+0x26>
}
     974:	0020      	movs	r0, r4
     976:	b004      	add	sp, #16
     978:	bd10      	pop	{r4, pc}
		return ret;
     97a:	0004      	movs	r4, r0
     97c:	e7fa      	b.n	974 <i2c_m_sync_read+0x20>
     97e:	46c0      	nop			; (mov r8, r8)
     980:	ffff8001 	.word	0xffff8001
     984:	00001511 	.word	0x00001511

00000988 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
     988:	b570      	push	{r4, r5, r6, lr}
     98a:	0004      	movs	r4, r0
     98c:	000d      	movs	r5, r1
	int32_t init_status;
	ASSERT(i2c);
     98e:	1e43      	subs	r3, r0, #1
     990:	4198      	sbcs	r0, r3
     992:	b2c0      	uxtb	r0, r0
     994:	225e      	movs	r2, #94	; 0x5e
     996:	4907      	ldr	r1, [pc, #28]	; (9b4 <i2c_m_sync_init+0x2c>)
     998:	4b07      	ldr	r3, [pc, #28]	; (9b8 <i2c_m_sync_init+0x30>)
     99a:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
     99c:	0029      	movs	r1, r5
     99e:	0020      	movs	r0, r4
     9a0:	4b06      	ldr	r3, [pc, #24]	; (9bc <i2c_m_sync_init+0x34>)
     9a2:	4798      	blx	r3
	if (init_status) {
     9a4:	2800      	cmp	r0, #0
     9a6:	d103      	bne.n	9b0 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
     9a8:	4b05      	ldr	r3, [pc, #20]	; (9c0 <i2c_m_sync_init+0x38>)
     9aa:	61a3      	str	r3, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
     9ac:	4b05      	ldr	r3, [pc, #20]	; (9c4 <i2c_m_sync_init+0x3c>)
     9ae:	6163      	str	r3, [r4, #20]

	return ERR_NONE;
}
     9b0:	bd70      	pop	{r4, r5, r6, pc}
     9b2:	46c0      	nop			; (mov r8, r8)
     9b4:	00004f20 	.word	0x00004f20
     9b8:	00000be1 	.word	0x00000be1
     9bc:	00001461 	.word	0x00001461
     9c0:	00000955 	.word	0x00000955
     9c4:	00000921 	.word	0x00000921

000009c8 <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
     9c8:	b510      	push	{r4, lr}
	return _i2c_m_sync_enable(&i2c->device);
     9ca:	4b01      	ldr	r3, [pc, #4]	; (9d0 <i2c_m_sync_enable+0x8>)
     9cc:	4798      	blx	r3
}
     9ce:	bd10      	pop	{r4, pc}
     9d0:	00001491 	.word	0x00001491

000009d4 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
     9d4:	0589      	lsls	r1, r1, #22
     9d6:	0d89      	lsrs	r1, r1, #22
     9d8:	2380      	movs	r3, #128	; 0x80
     9da:	00db      	lsls	r3, r3, #3
     9dc:	401a      	ands	r2, r3
     9de:	430a      	orrs	r2, r1
     9e0:	8382      	strh	r2, [r0, #28]
}
     9e2:	0010      	movs	r0, r2
     9e4:	4770      	bx	lr
	...

000009e8 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     9e8:	b570      	push	{r4, r5, r6, lr}
     9ea:	0004      	movs	r4, r0
     9ec:	000d      	movs	r5, r1
     9ee:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
     9f0:	2800      	cmp	r0, #0
     9f2:	d00e      	beq.n	a12 <io_write+0x2a>
     9f4:	2900      	cmp	r1, #0
     9f6:	d00a      	beq.n	a0e <io_write+0x26>
     9f8:	2001      	movs	r0, #1
     9fa:	2234      	movs	r2, #52	; 0x34
     9fc:	4906      	ldr	r1, [pc, #24]	; (a18 <io_write+0x30>)
     9fe:	4b07      	ldr	r3, [pc, #28]	; (a1c <io_write+0x34>)
     a00:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     a02:	6823      	ldr	r3, [r4, #0]
     a04:	0032      	movs	r2, r6
     a06:	0029      	movs	r1, r5
     a08:	0020      	movs	r0, r4
     a0a:	4798      	blx	r3
}
     a0c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     a0e:	2000      	movs	r0, #0
     a10:	e7f3      	b.n	9fa <io_write+0x12>
     a12:	2000      	movs	r0, #0
     a14:	e7f1      	b.n	9fa <io_write+0x12>
     a16:	46c0      	nop			; (mov r8, r8)
     a18:	00004f3c 	.word	0x00004f3c
     a1c:	00000be1 	.word	0x00000be1

00000a20 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     a20:	b570      	push	{r4, r5, r6, lr}
     a22:	0004      	movs	r4, r0
     a24:	000d      	movs	r5, r1
     a26:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
     a28:	2800      	cmp	r0, #0
     a2a:	d00e      	beq.n	a4a <io_read+0x2a>
     a2c:	2900      	cmp	r1, #0
     a2e:	d00a      	beq.n	a46 <io_read+0x26>
     a30:	2001      	movs	r0, #1
     a32:	223d      	movs	r2, #61	; 0x3d
     a34:	4906      	ldr	r1, [pc, #24]	; (a50 <io_read+0x30>)
     a36:	4b07      	ldr	r3, [pc, #28]	; (a54 <io_read+0x34>)
     a38:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     a3a:	6863      	ldr	r3, [r4, #4]
     a3c:	0032      	movs	r2, r6
     a3e:	0029      	movs	r1, r5
     a40:	0020      	movs	r0, r4
     a42:	4798      	blx	r3
}
     a44:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     a46:	2000      	movs	r0, #0
     a48:	e7f3      	b.n	a32 <io_read+0x12>
     a4a:	2000      	movs	r0, #0
     a4c:	e7f1      	b.n	a32 <io_read+0x12>
     a4e:	46c0      	nop			; (mov r8, r8)
     a50:	00004f3c 	.word	0x00004f3c
     a54:	00000be1 	.word	0x00000be1

00000a58 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     a5a:	0005      	movs	r5, r0
     a5c:	000e      	movs	r6, r1
     a5e:	0017      	movs	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
     a60:	2800      	cmp	r0, #0
     a62:	d023      	beq.n	aac <usart_sync_write+0x54>
     a64:	2900      	cmp	r1, #0
     a66:	d023      	beq.n	ab0 <usart_sync_write+0x58>
     a68:	2a00      	cmp	r2, #0
     a6a:	d123      	bne.n	ab4 <usart_sync_write+0x5c>
     a6c:	2000      	movs	r0, #0
     a6e:	22f1      	movs	r2, #241	; 0xf1
     a70:	4911      	ldr	r1, [pc, #68]	; (ab8 <usart_sync_write+0x60>)
     a72:	4b12      	ldr	r3, [pc, #72]	; (abc <usart_sync_write+0x64>)
     a74:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
     a76:	002c      	movs	r4, r5
     a78:	3408      	adds	r4, #8
     a7a:	0020      	movs	r0, r4
     a7c:	4b10      	ldr	r3, [pc, #64]	; (ac0 <usart_sync_write+0x68>)
     a7e:	4798      	blx	r3
     a80:	2800      	cmp	r0, #0
     a82:	d0f8      	beq.n	a76 <usart_sync_write+0x1e>
     a84:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
     a86:	5d71      	ldrb	r1, [r6, r5]
     a88:	0020      	movs	r0, r4
     a8a:	4b0e      	ldr	r3, [pc, #56]	; (ac4 <usart_sync_write+0x6c>)
     a8c:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
     a8e:	0020      	movs	r0, r4
     a90:	4b0b      	ldr	r3, [pc, #44]	; (ac0 <usart_sync_write+0x68>)
     a92:	4798      	blx	r3
     a94:	2800      	cmp	r0, #0
     a96:	d0fa      	beq.n	a8e <usart_sync_write+0x36>
			;
	} while (++offset < length);
     a98:	3501      	adds	r5, #1
     a9a:	42bd      	cmp	r5, r7
     a9c:	d3f3      	bcc.n	a86 <usart_sync_write+0x2e>
	while (!_usart_sync_is_transmit_done(&descr->device))
     a9e:	0020      	movs	r0, r4
     aa0:	4b09      	ldr	r3, [pc, #36]	; (ac8 <usart_sync_write+0x70>)
     aa2:	4798      	blx	r3
     aa4:	2800      	cmp	r0, #0
     aa6:	d0fa      	beq.n	a9e <usart_sync_write+0x46>
		;
	return (int32_t)offset;
}
     aa8:	0028      	movs	r0, r5
     aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
     aac:	2000      	movs	r0, #0
     aae:	e7de      	b.n	a6e <usart_sync_write+0x16>
     ab0:	2000      	movs	r0, #0
     ab2:	e7dc      	b.n	a6e <usart_sync_write+0x16>
     ab4:	2001      	movs	r0, #1
     ab6:	e7da      	b.n	a6e <usart_sync_write+0x16>
     ab8:	00004f50 	.word	0x00004f50
     abc:	00000be1 	.word	0x00000be1
     ac0:	0000143f 	.word	0x0000143f
     ac4:	0000142f 	.word	0x0000142f
     ac8:	00001449 	.word	0x00001449

00000acc <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     ace:	46ce      	mov	lr, r9
     ad0:	4647      	mov	r7, r8
     ad2:	b580      	push	{r7, lr}
     ad4:	1e05      	subs	r5, r0, #0
     ad6:	4688      	mov	r8, r1
     ad8:	4691      	mov	r9, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
     ada:	d01f      	beq.n	b1c <usart_sync_read+0x50>
     adc:	2900      	cmp	r1, #0
     ade:	d01f      	beq.n	b20 <usart_sync_read+0x54>
     ae0:	2a00      	cmp	r2, #0
     ae2:	d11f      	bne.n	b24 <usart_sync_read+0x58>
     ae4:	2000      	movs	r0, #0
     ae6:	2286      	movs	r2, #134	; 0x86
     ae8:	0052      	lsls	r2, r2, #1
     aea:	490f      	ldr	r1, [pc, #60]	; (b28 <usart_sync_read+0x5c>)
     aec:	4b0f      	ldr	r3, [pc, #60]	; (b2c <usart_sync_read+0x60>)
     aee:	4798      	blx	r3
	uint32_t                      offset = 0;
     af0:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
     af2:	002c      	movs	r4, r5
     af4:	3408      	adds	r4, #8
     af6:	0020      	movs	r0, r4
     af8:	4b0d      	ldr	r3, [pc, #52]	; (b30 <usart_sync_read+0x64>)
     afa:	4798      	blx	r3
     afc:	2800      	cmp	r0, #0
     afe:	d0f8      	beq.n	af2 <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
     b00:	4643      	mov	r3, r8
     b02:	199f      	adds	r7, r3, r6
     b04:	0020      	movs	r0, r4
     b06:	4b0b      	ldr	r3, [pc, #44]	; (b34 <usart_sync_read+0x68>)
     b08:	4798      	blx	r3
     b0a:	7038      	strb	r0, [r7, #0]
	} while (++offset < length);
     b0c:	3601      	adds	r6, #1
     b0e:	454e      	cmp	r6, r9
     b10:	d3ef      	bcc.n	af2 <usart_sync_read+0x26>

	return (int32_t)offset;
}
     b12:	0030      	movs	r0, r6
     b14:	bc0c      	pop	{r2, r3}
     b16:	4690      	mov	r8, r2
     b18:	4699      	mov	r9, r3
     b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
     b1c:	2000      	movs	r0, #0
     b1e:	e7e2      	b.n	ae6 <usart_sync_read+0x1a>
     b20:	2000      	movs	r0, #0
     b22:	e7e0      	b.n	ae6 <usart_sync_read+0x1a>
     b24:	2001      	movs	r0, #1
     b26:	e7de      	b.n	ae6 <usart_sync_read+0x1a>
     b28:	00004f50 	.word	0x00004f50
     b2c:	00000be1 	.word	0x00000be1
     b30:	00001455 	.word	0x00001455
     b34:	00001437 	.word	0x00001437

00000b38 <usart_sync_init>:
{
     b38:	b570      	push	{r4, r5, r6, lr}
     b3a:	0004      	movs	r4, r0
     b3c:	000d      	movs	r5, r1
	ASSERT(descr && hw);
     b3e:	2800      	cmp	r0, #0
     b40:	d014      	beq.n	b6c <usart_sync_init+0x34>
     b42:	2900      	cmp	r1, #0
     b44:	d010      	beq.n	b68 <usart_sync_init+0x30>
     b46:	2001      	movs	r0, #1
     b48:	2234      	movs	r2, #52	; 0x34
     b4a:	4909      	ldr	r1, [pc, #36]	; (b70 <usart_sync_init+0x38>)
     b4c:	4b09      	ldr	r3, [pc, #36]	; (b74 <usart_sync_init+0x3c>)
     b4e:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
     b50:	0020      	movs	r0, r4
     b52:	3008      	adds	r0, #8
     b54:	0029      	movs	r1, r5
     b56:	4b08      	ldr	r3, [pc, #32]	; (b78 <usart_sync_init+0x40>)
     b58:	4798      	blx	r3
	if (init_status) {
     b5a:	2800      	cmp	r0, #0
     b5c:	d103      	bne.n	b66 <usart_sync_init+0x2e>
	descr->io.read  = usart_sync_read;
     b5e:	4b07      	ldr	r3, [pc, #28]	; (b7c <usart_sync_init+0x44>)
     b60:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_sync_write;
     b62:	4b07      	ldr	r3, [pc, #28]	; (b80 <usart_sync_init+0x48>)
     b64:	6023      	str	r3, [r4, #0]
}
     b66:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw);
     b68:	2000      	movs	r0, #0
     b6a:	e7ed      	b.n	b48 <usart_sync_init+0x10>
     b6c:	2000      	movs	r0, #0
     b6e:	e7eb      	b.n	b48 <usart_sync_init+0x10>
     b70:	00004f50 	.word	0x00004f50
     b74:	00000be1 	.word	0x00000be1
     b78:	000013f1 	.word	0x000013f1
     b7c:	00000acd 	.word	0x00000acd
     b80:	00000a59 	.word	0x00000a59

00000b84 <usart_sync_enable>:
{
     b84:	b510      	push	{r4, lr}
     b86:	0004      	movs	r4, r0
	ASSERT(descr);
     b88:	1e43      	subs	r3, r0, #1
     b8a:	4198      	sbcs	r0, r3
     b8c:	b2c0      	uxtb	r0, r0
     b8e:	2253      	movs	r2, #83	; 0x53
     b90:	4904      	ldr	r1, [pc, #16]	; (ba4 <usart_sync_enable+0x20>)
     b92:	4b05      	ldr	r3, [pc, #20]	; (ba8 <usart_sync_enable+0x24>)
     b94:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
     b96:	0020      	movs	r0, r4
     b98:	3008      	adds	r0, #8
     b9a:	4b04      	ldr	r3, [pc, #16]	; (bac <usart_sync_enable+0x28>)
     b9c:	4798      	blx	r3
}
     b9e:	2000      	movs	r0, #0
     ba0:	bd10      	pop	{r4, pc}
     ba2:	46c0      	nop			; (mov r8, r8)
     ba4:	00004f50 	.word	0x00004f50
     ba8:	00000be1 	.word	0x00000be1
     bac:	0000141d 	.word	0x0000141d

00000bb0 <usart_sync_get_io_descriptor>:
{
     bb0:	b570      	push	{r4, r5, r6, lr}
     bb2:	0004      	movs	r4, r0
     bb4:	000d      	movs	r5, r1
	ASSERT(descr && io);
     bb6:	2800      	cmp	r0, #0
     bb8:	d00b      	beq.n	bd2 <usart_sync_get_io_descriptor+0x22>
     bba:	2900      	cmp	r1, #0
     bbc:	d007      	beq.n	bce <usart_sync_get_io_descriptor+0x1e>
     bbe:	2001      	movs	r0, #1
     bc0:	2269      	movs	r2, #105	; 0x69
     bc2:	4905      	ldr	r1, [pc, #20]	; (bd8 <usart_sync_get_io_descriptor+0x28>)
     bc4:	4b05      	ldr	r3, [pc, #20]	; (bdc <usart_sync_get_io_descriptor+0x2c>)
     bc6:	4798      	blx	r3
	*io = &descr->io;
     bc8:	602c      	str	r4, [r5, #0]
}
     bca:	2000      	movs	r0, #0
     bcc:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && io);
     bce:	2000      	movs	r0, #0
     bd0:	e7f6      	b.n	bc0 <usart_sync_get_io_descriptor+0x10>
     bd2:	2000      	movs	r0, #0
     bd4:	e7f4      	b.n	bc0 <usart_sync_get_io_descriptor+0x10>
     bd6:	46c0      	nop			; (mov r8, r8)
     bd8:	00004f50 	.word	0x00004f50
     bdc:	00000be1 	.word	0x00000be1

00000be0 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     be0:	2800      	cmp	r0, #0
     be2:	d100      	bne.n	be6 <assert+0x6>
		__asm("BKPT #0");
     be4:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     be6:	4770      	bx	lr

00000be8 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
     be8:	b570      	push	{r4, r5, r6, lr}
     bea:	0004      	movs	r4, r0
     bec:	000e      	movs	r6, r1
     bee:	0015      	movs	r5, r2
	ASSERT(rb && buf && size);
     bf0:	2800      	cmp	r0, #0
     bf2:	d012      	beq.n	c1a <ringbuffer_init+0x32>
     bf4:	2900      	cmp	r1, #0
     bf6:	d012      	beq.n	c1e <ringbuffer_init+0x36>
     bf8:	2a00      	cmp	r2, #0
     bfa:	d112      	bne.n	c22 <ringbuffer_init+0x3a>
     bfc:	2000      	movs	r0, #0
     bfe:	2228      	movs	r2, #40	; 0x28
     c00:	490a      	ldr	r1, [pc, #40]	; (c2c <ringbuffer_init+0x44>)
     c02:	4b0b      	ldr	r3, [pc, #44]	; (c30 <ringbuffer_init+0x48>)
     c04:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
     c06:	1e6b      	subs	r3, r5, #1
     c08:	422b      	tst	r3, r5
     c0a:	d10c      	bne.n	c26 <ringbuffer_init+0x3e>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
     c0c:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
     c0e:	2300      	movs	r3, #0
     c10:	60a3      	str	r3, [r4, #8]
	rb->write_index = rb->read_index;
     c12:	60e3      	str	r3, [r4, #12]
	rb->buf         = (uint8_t *)buf;
     c14:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
     c16:	2000      	movs	r0, #0
}
     c18:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
     c1a:	2000      	movs	r0, #0
     c1c:	e7ef      	b.n	bfe <ringbuffer_init+0x16>
     c1e:	2000      	movs	r0, #0
     c20:	e7ed      	b.n	bfe <ringbuffer_init+0x16>
     c22:	2001      	movs	r0, #1
     c24:	e7eb      	b.n	bfe <ringbuffer_init+0x16>
		return ERR_INVALID_ARG;
     c26:	200d      	movs	r0, #13
     c28:	4240      	negs	r0, r0
     c2a:	e7f5      	b.n	c18 <ringbuffer_init+0x30>
     c2c:	00004f6c 	.word	0x00004f6c
     c30:	00000be1 	.word	0x00000be1

00000c34 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
     c34:	b570      	push	{r4, r5, r6, lr}
     c36:	0004      	movs	r4, r0
     c38:	000d      	movs	r5, r1
	ASSERT(rb && data);
     c3a:	2800      	cmp	r0, #0
     c3c:	d016      	beq.n	c6c <ringbuffer_get+0x38>
     c3e:	2900      	cmp	r1, #0
     c40:	d012      	beq.n	c68 <ringbuffer_get+0x34>
     c42:	2001      	movs	r0, #1
     c44:	2240      	movs	r2, #64	; 0x40
     c46:	490c      	ldr	r1, [pc, #48]	; (c78 <ringbuffer_get+0x44>)
     c48:	4b0c      	ldr	r3, [pc, #48]	; (c7c <ringbuffer_get+0x48>)
     c4a:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
     c4c:	68a3      	ldr	r3, [r4, #8]
     c4e:	68e2      	ldr	r2, [r4, #12]
     c50:	429a      	cmp	r2, r3
     c52:	d00d      	beq.n	c70 <ringbuffer_get+0x3c>
		*data = rb->buf[rb->read_index & rb->size];
     c54:	6862      	ldr	r2, [r4, #4]
     c56:	4013      	ands	r3, r2
     c58:	6822      	ldr	r2, [r4, #0]
     c5a:	5cd3      	ldrb	r3, [r2, r3]
     c5c:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
     c5e:	68a3      	ldr	r3, [r4, #8]
     c60:	3301      	adds	r3, #1
     c62:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
     c64:	2000      	movs	r0, #0
	}

	return ERR_NOT_FOUND;
}
     c66:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && data);
     c68:	2000      	movs	r0, #0
     c6a:	e7eb      	b.n	c44 <ringbuffer_get+0x10>
     c6c:	2000      	movs	r0, #0
     c6e:	e7e9      	b.n	c44 <ringbuffer_get+0x10>
	return ERR_NOT_FOUND;
     c70:	200a      	movs	r0, #10
     c72:	4240      	negs	r0, r0
     c74:	e7f7      	b.n	c66 <ringbuffer_get+0x32>
     c76:	46c0      	nop			; (mov r8, r8)
     c78:	00004f6c 	.word	0x00004f6c
     c7c:	00000be1 	.word	0x00000be1

00000c80 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
     c80:	b570      	push	{r4, r5, r6, lr}
     c82:	0004      	movs	r4, r0
     c84:	000d      	movs	r5, r1
	ASSERT(rb);
     c86:	1e43      	subs	r3, r0, #1
     c88:	4198      	sbcs	r0, r3
     c8a:	b2c0      	uxtb	r0, r0
     c8c:	2251      	movs	r2, #81	; 0x51
     c8e:	490a      	ldr	r1, [pc, #40]	; (cb8 <ringbuffer_put+0x38>)
     c90:	4b0a      	ldr	r3, [pc, #40]	; (cbc <ringbuffer_put+0x3c>)
     c92:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
     c94:	6863      	ldr	r3, [r4, #4]
     c96:	68e2      	ldr	r2, [r4, #12]
     c98:	4013      	ands	r3, r2
     c9a:	6822      	ldr	r2, [r4, #0]
     c9c:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
     c9e:	68e3      	ldr	r3, [r4, #12]
     ca0:	68a2      	ldr	r2, [r4, #8]
     ca2:	1a9a      	subs	r2, r3, r2
     ca4:	6861      	ldr	r1, [r4, #4]
     ca6:	428a      	cmp	r2, r1
     ca8:	d901      	bls.n	cae <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
     caa:	1a59      	subs	r1, r3, r1
     cac:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
     cae:	3301      	adds	r3, #1
     cb0:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
     cb2:	2000      	movs	r0, #0
     cb4:	bd70      	pop	{r4, r5, r6, pc}
     cb6:	46c0      	nop			; (mov r8, r8)
     cb8:	00004f6c 	.word	0x00004f6c
     cbc:	00000be1 	.word	0x00000be1

00000cc0 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
     cc0:	b510      	push	{r4, lr}
     cc2:	0004      	movs	r4, r0
	ASSERT(rb);
     cc4:	1e43      	subs	r3, r0, #1
     cc6:	4198      	sbcs	r0, r3
     cc8:	b2c0      	uxtb	r0, r0
     cca:	2267      	movs	r2, #103	; 0x67
     ccc:	4903      	ldr	r1, [pc, #12]	; (cdc <ringbuffer_num+0x1c>)
     cce:	4b04      	ldr	r3, [pc, #16]	; (ce0 <ringbuffer_num+0x20>)
     cd0:	4798      	blx	r3

	return rb->write_index - rb->read_index;
     cd2:	68e0      	ldr	r0, [r4, #12]
     cd4:	68a3      	ldr	r3, [r4, #8]
     cd6:	1ac0      	subs	r0, r0, r3
}
     cd8:	bd10      	pop	{r4, pc}
     cda:	46c0      	nop			; (mov r8, r8)
     cdc:	00004f6c 	.word	0x00004f6c
     ce0:	00000be1 	.word	0x00000be1

00000ce4 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
     ce4:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
     ce6:	4a06      	ldr	r2, [pc, #24]	; (d00 <_sbrk+0x1c>)
     ce8:	6812      	ldr	r2, [r2, #0]
     cea:	2a00      	cmp	r2, #0
     cec:	d004      	beq.n	cf8 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
     cee:	4a04      	ldr	r2, [pc, #16]	; (d00 <_sbrk+0x1c>)
     cf0:	6810      	ldr	r0, [r2, #0]

	heap += incr;
     cf2:	18c3      	adds	r3, r0, r3
     cf4:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
     cf6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
     cf8:	4902      	ldr	r1, [pc, #8]	; (d04 <_sbrk+0x20>)
     cfa:	4a01      	ldr	r2, [pc, #4]	; (d00 <_sbrk+0x1c>)
     cfc:	6011      	str	r1, [r2, #0]
     cfe:	e7f6      	b.n	cee <_sbrk+0xa>
     d00:	20000098 	.word	0x20000098
     d04:	20002138 	.word	0x20002138

00000d08 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
     d08:	2001      	movs	r0, #1
     d0a:	4240      	negs	r0, r0
     d0c:	4770      	bx	lr

00000d0e <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
     d0e:	2380      	movs	r3, #128	; 0x80
     d10:	019b      	lsls	r3, r3, #6
     d12:	604b      	str	r3, [r1, #4]

	return 0;
}
     d14:	2000      	movs	r0, #0
     d16:	4770      	bx	lr

00000d18 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
     d18:	2001      	movs	r0, #1
     d1a:	4770      	bx	lr

00000d1c <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
     d1c:	2000      	movs	r0, #0
     d1e:	4770      	bx	lr

00000d20 <_adc_get_hardware_index>:
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	(void)hw;
	return 0;
}
     d20:	2000      	movs	r0, #0
     d22:	4770      	bx	lr

00000d24 <_adc_get_regs>:
/** \brief Return the pointer to register settings of specific ADC
 *  \param[in] hw_addr The hardware register base address.
 *  \return Pointer to register settings of specific ADC.
 */
static uint8_t _adc_get_regs(const uint32_t hw_addr)
{
     d24:	b510      	push	{r4, lr}
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
     d26:	4b0b      	ldr	r3, [pc, #44]	; (d54 <_adc_get_regs+0x30>)
     d28:	4798      	blx	r3
     d2a:	0002      	movs	r2, r0
	uint8_t i;

	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
     d2c:	2000      	movs	r0, #0
     d2e:	2800      	cmp	r0, #0
     d30:	d006      	beq.n	d40 <_adc_get_regs+0x1c>
		if (_adcs[i].number == n) {
			return i;
		}
	}

	ASSERT(false);
     d32:	227f      	movs	r2, #127	; 0x7f
     d34:	4908      	ldr	r1, [pc, #32]	; (d58 <_adc_get_regs+0x34>)
     d36:	2000      	movs	r0, #0
     d38:	4b08      	ldr	r3, [pc, #32]	; (d5c <_adc_get_regs+0x38>)
     d3a:	4798      	blx	r3
	return 0;
     d3c:	2000      	movs	r0, #0
}
     d3e:	bd10      	pop	{r4, pc}
		if (_adcs[i].number == n) {
     d40:	00c3      	lsls	r3, r0, #3
     d42:	1a1b      	subs	r3, r3, r0
     d44:	0099      	lsls	r1, r3, #2
     d46:	4b06      	ldr	r3, [pc, #24]	; (d60 <_adc_get_regs+0x3c>)
     d48:	5ccb      	ldrb	r3, [r1, r3]
     d4a:	429a      	cmp	r2, r3
     d4c:	d0f7      	beq.n	d3e <_adc_get_regs+0x1a>
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
     d4e:	3001      	adds	r0, #1
     d50:	b2c0      	uxtb	r0, r0
     d52:	e7ec      	b.n	d2e <_adc_get_regs+0xa>
     d54:	00000d21 	.word	0x00000d21
     d58:	00004fac 	.word	0x00004fac
     d5c:	00000be1 	.word	0x00000be1
     d60:	00004f90 	.word	0x00004f90

00000d64 <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i  The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
     d64:	b570      	push	{r4, r5, r6, lr}
     d66:	0004      	movs	r4, r0
     d68:	000d      	movs	r5, r1
	ASSERT(hw == ADC);
     d6a:	4b27      	ldr	r3, [pc, #156]	; (e08 <_adc_init+0xa4>)
     d6c:	18c0      	adds	r0, r0, r3
     d6e:	4242      	negs	r2, r0
     d70:	4142      	adcs	r2, r0
     d72:	b2d0      	uxtb	r0, r2
     d74:	2294      	movs	r2, #148	; 0x94
     d76:	4925      	ldr	r1, [pc, #148]	; (e0c <_adc_init+0xa8>)
     d78:	4b25      	ldr	r3, [pc, #148]	; (e10 <_adc_init+0xac>)
     d7a:	4798      	blx	r3

	uint16_t calib_reg;

	calib_reg = ADC_CALIB_BIAS_CAL((*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos))
     d7c:	4b25      	ldr	r3, [pc, #148]	; (e14 <_adc_init+0xb0>)
     d7e:	681a      	ldr	r2, [r3, #0]
     d80:	08d2      	lsrs	r2, r2, #3
     d82:	0212      	lsls	r2, r2, #8
     d84:	23e0      	movs	r3, #224	; 0xe0
     d86:	00db      	lsls	r3, r3, #3
     d88:	401a      	ands	r2, r3
	            | ADC_CALIB_LINEARITY_CAL((*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos));
     d8a:	4923      	ldr	r1, [pc, #140]	; (e18 <_adc_init+0xb4>)
     d8c:	680b      	ldr	r3, [r1, #0]
     d8e:	6849      	ldr	r1, [r1, #4]
     d90:	0149      	lsls	r1, r1, #5
     d92:	0edb      	lsrs	r3, r3, #27
     d94:	430b      	orrs	r3, r1
     d96:	21ff      	movs	r1, #255	; 0xff
     d98:	400b      	ands	r3, r1
	calib_reg = ADC_CALIB_BIAS_CAL((*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos))
     d9a:	431a      	orrs	r2, r3
typedef uint8_t  hri_adc_swtrig_reg_t;
typedef uint8_t  hri_adc_winctrl_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw)
{
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     d9c:	7e63      	ldrb	r3, [r4, #25]
     d9e:	09db      	lsrs	r3, r3, #7
     da0:	d1fc      	bne.n	d9c <_adc_init+0x38>
}

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Adc *)hw)->CTRLA.reg;
     da2:	7823      	ldrb	r3, [r4, #0]

	hri_adc_wait_for_sync(hw);
	if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
     da4:	079b      	lsls	r3, r3, #30
     da6:	d504      	bpl.n	db2 <_adc_init+0x4e>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
     da8:	2300      	movs	r3, #0
     daa:	7023      	strb	r3, [r4, #0]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     dac:	7e63      	ldrb	r3, [r4, #25]
     dae:	09db      	lsrs	r3, r3, #7
     db0:	d1fc      	bne.n	dac <_adc_init+0x48>
	((Adc *)hw)->CTRLA.reg = data;
     db2:	2301      	movs	r3, #1
     db4:	7023      	strb	r3, [r4, #0]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     db6:	7e63      	ldrb	r3, [r4, #25]
     db8:	09db      	lsrs	r3, r3, #7
     dba:	d1fc      	bne.n	db6 <_adc_init+0x52>
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
     dbc:	8522      	strh	r2, [r4, #40]	; 0x28
	}
	hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	hri_adc_wait_for_sync(hw);

	hri_adc_write_CALIB_reg(hw, calib_reg);
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
     dbe:	4917      	ldr	r1, [pc, #92]	; (e1c <_adc_init+0xb8>)
     dc0:	00ea      	lsls	r2, r5, #3
     dc2:	1b50      	subs	r0, r2, r5
     dc4:	0083      	lsls	r3, r0, #2
     dc6:	18cb      	adds	r3, r1, r3
     dc8:	7898      	ldrb	r0, [r3, #2]
	((Adc *)hw)->REFCTRL.reg = data;
     dca:	7060      	strb	r0, [r4, #1]
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
     dcc:	78d8      	ldrb	r0, [r3, #3]
	((Adc *)hw)->AVGCTRL.reg = data;
     dce:	70a0      	strb	r0, [r4, #2]
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
     dd0:	7918      	ldrb	r0, [r3, #4]
	((Adc *)hw)->SAMPCTRL.reg = data;
     dd2:	70e0      	strb	r0, [r4, #3]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
     dd4:	7c18      	ldrb	r0, [r3, #16]
	((Adc *)hw)->EVCTRL.reg = data;
     dd6:	7520      	strb	r0, [r4, #20]
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
     dd8:	8ad8      	ldrh	r0, [r3, #22]
	((Adc *)hw)->GAINCORR.reg = data;
     dda:	84a0      	strh	r0, [r4, #36]	; 0x24
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
     ddc:	8b18      	ldrh	r0, [r3, #24]
	((Adc *)hw)->OFFSETCORR.reg = data;
     dde:	84e0      	strh	r0, [r4, #38]	; 0x26
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
     de0:	7e9e      	ldrb	r6, [r3, #26]
}

static inline void hri_adc_write_DBGCTRL_reg(const void *const hw, hri_adc_dbgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->DBGCTRL.reg = data;
     de2:	202a      	movs	r0, #42	; 0x2a
     de4:	5426      	strb	r6, [r4, r0]
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
     de6:	88d8      	ldrh	r0, [r3, #6]
	((Adc *)hw)->CTRLB.reg = data;
     de8:	80a0      	strh	r0, [r4, #4]
	((Adc *)hw)->INPUTCTRL.reg = data;
     dea:	68d8      	ldr	r0, [r3, #12]
     dec:	6120      	str	r0, [r4, #16]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
	hri_adc_write_WINCTRL_reg(hw, _adcs[i].win_ctrl);
     dee:	7a18      	ldrb	r0, [r3, #8]
	((Adc *)hw)->WINCTRL.reg = data;
     df0:	7220      	strb	r0, [r4, #8]
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
     df2:	8a58      	ldrh	r0, [r3, #18]
	((Adc *)hw)->WINLT.reg = data;
     df4:	83a0      	strh	r0, [r4, #28]
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
     df6:	8a9b      	ldrh	r3, [r3, #20]
	((Adc *)hw)->WINUT.reg = data;
     df8:	8423      	strh	r3, [r4, #32]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
     dfa:	1b55      	subs	r5, r2, r5
     dfc:	00ab      	lsls	r3, r5, #2
     dfe:	18cb      	adds	r3, r1, r3
     e00:	785b      	ldrb	r3, [r3, #1]
	((Adc *)hw)->CTRLA.reg = data;
     e02:	7023      	strb	r3, [r4, #0]

	return ERR_NONE;
}
     e04:	2000      	movs	r0, #0
     e06:	bd70      	pop	{r4, r5, r6, pc}
     e08:	bdffc000 	.word	0xbdffc000
     e0c:	00004fac 	.word	0x00004fac
     e10:	00000be1 	.word	0x00000be1
     e14:	00806024 	.word	0x00806024
     e18:	00806020 	.word	0x00806020
     e1c:	00004f90 	.word	0x00004f90

00000e20 <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
     e20:	b570      	push	{r4, r5, r6, lr}
     e22:	0005      	movs	r5, r0
     e24:	000c      	movs	r4, r1
	int32_t init_status;

	ASSERT(device);
     e26:	1e43      	subs	r3, r0, #1
     e28:	4198      	sbcs	r0, r3
     e2a:	b2c0      	uxtb	r0, r0
     e2c:	22d3      	movs	r2, #211	; 0xd3
     e2e:	490e      	ldr	r1, [pc, #56]	; (e68 <_adc_async_init+0x48>)
     e30:	4b0e      	ldr	r3, [pc, #56]	; (e6c <_adc_async_init+0x4c>)
     e32:	4798      	blx	r3

	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
     e34:	0020      	movs	r0, r4
     e36:	4b0e      	ldr	r3, [pc, #56]	; (e70 <_adc_async_init+0x50>)
     e38:	4798      	blx	r3
     e3a:	0001      	movs	r1, r0
     e3c:	0020      	movs	r0, r4
     e3e:	4b0d      	ldr	r3, [pc, #52]	; (e74 <_adc_async_init+0x54>)
     e40:	4798      	blx	r3
	if (init_status) {
     e42:	2800      	cmp	r0, #0
     e44:	d10f      	bne.n	e66 <_adc_async_init+0x46>
		return init_status;
	}
	device->hw = hw;
     e46:	616c      	str	r4, [r5, #20]
	_adc_dev   = device;
     e48:	4b0b      	ldr	r3, [pc, #44]	; (e78 <_adc_async_init+0x58>)
     e4a:	601d      	str	r5, [r3, #0]
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e4c:	4b0b      	ldr	r3, [pc, #44]	; (e7c <_adc_async_init+0x5c>)
     e4e:	2280      	movs	r2, #128	; 0x80
     e50:	0412      	lsls	r2, r2, #16
     e52:	2180      	movs	r1, #128	; 0x80
     e54:	505a      	str	r2, [r3, r1]
  __ASM volatile ("dsb 0xF":::"memory");
     e56:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     e5a:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e5e:	3101      	adds	r1, #1
     e60:	31ff      	adds	r1, #255	; 0xff
     e62:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e64:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(ADC_IRQn);
	NVIC_ClearPendingIRQ(ADC_IRQn);
	NVIC_EnableIRQ(ADC_IRQn);

	return ERR_NONE;
}
     e66:	bd70      	pop	{r4, r5, r6, pc}
     e68:	00004fac 	.word	0x00004fac
     e6c:	00000be1 	.word	0x00000be1
     e70:	00000d25 	.word	0x00000d25
     e74:	00000d65 	.word	0x00000d65
     e78:	2000009c 	.word	0x2000009c
     e7c:	e000e100 	.word	0xe000e100

00000e80 <_adc_async_enable_channel>:
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	(void)channel;

	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
     e80:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
     e82:	7813      	ldrb	r3, [r2, #0]
     e84:	2102      	movs	r1, #2
     e86:	430b      	orrs	r3, r1
     e88:	b2db      	uxtb	r3, r3
     e8a:	7013      	strb	r3, [r2, #0]
}
     e8c:	4770      	bx	lr

00000e8e <_adc_async_get_data_size>:
/**
 * \brief Retrieve ADC conversion data size
 */
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
     e8e:	6942      	ldr	r2, [r0, #20]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     e90:	7e53      	ldrb	r3, [r2, #25]
     e92:	09db      	lsrs	r3, r3, #7
     e94:	d1fc      	bne.n	e90 <_adc_async_get_data_size+0x2>
	tmp = ((Adc *)hw)->CTRLB.reg;
     e96:	8892      	ldrh	r2, [r2, #4]
	tmp = (tmp & ADC_CTRLB_RESSEL_Msk) >> ADC_CTRLB_RESSEL_Pos;
     e98:	0912      	lsrs	r2, r2, #4
     e9a:	3303      	adds	r3, #3
     e9c:	4013      	ands	r3, r2
     e9e:	2b03      	cmp	r3, #3
     ea0:	d001      	beq.n	ea6 <_adc_async_get_data_size+0x18>
     ea2:	2002      	movs	r0, #2
}
     ea4:	4770      	bx	lr
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
     ea6:	2001      	movs	r0, #1
     ea8:	e7fc      	b.n	ea4 <_adc_async_get_data_size+0x16>

00000eaa <_adc_async_convert>:
/**
 * \brief Make conversion
 */
void _adc_async_convert(struct _adc_async_device *const device)
{
	hri_adc_set_SWTRIG_START_bit(device->hw);
     eaa:	6942      	ldr	r2, [r0, #20]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     eac:	7e53      	ldrb	r3, [r2, #25]
     eae:	09db      	lsrs	r3, r3, #7
     eb0:	d1fc      	bne.n	eac <_adc_async_convert+0x2>
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
     eb2:	7b13      	ldrb	r3, [r2, #12]
     eb4:	2102      	movs	r1, #2
     eb6:	430b      	orrs	r3, r1
     eb8:	b2db      	uxtb	r3, r3
     eba:	7313      	strb	r3, [r2, #12]
}
     ebc:	4770      	bx	lr

00000ebe <_adc_async_set_irq_state>:
void _adc_async_set_irq_state(struct _adc_async_device *const device, const uint8_t channel,
                              const enum _adc_async_callback_type type, const bool state)
{
	(void)channel;

	void *const hw = device->hw;
     ebe:	6941      	ldr	r1, [r0, #20]

	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
     ec0:	2a01      	cmp	r2, #1
     ec2:	d008      	beq.n	ed6 <_adc_async_set_irq_state+0x18>
		hri_adc_write_INTEN_WINMON_bit(hw, state);
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
     ec4:	2a02      	cmp	r2, #2
     ec6:	d00e      	beq.n	ee6 <_adc_async_set_irq_state+0x28>
		hri_adc_write_INTEN_OVERRUN_bit(hw, state);
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
     ec8:	2a00      	cmp	r2, #0
     eca:	d103      	bne.n	ed4 <_adc_async_set_irq_state+0x16>
	if (value == 0x0) {
     ecc:	2b00      	cmp	r3, #0
     ece:	d012      	beq.n	ef6 <_adc_async_set_irq_state+0x38>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
     ed0:	2301      	movs	r3, #1
     ed2:	75cb      	strb	r3, [r1, #23]
		hri_adc_write_INTEN_RESRDY_bit(hw, state);
	}
}
     ed4:	4770      	bx	lr
	if (value == 0x0) {
     ed6:	2b00      	cmp	r3, #0
     ed8:	d102      	bne.n	ee0 <_adc_async_set_irq_state+0x22>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
     eda:	3304      	adds	r3, #4
     edc:	758b      	strb	r3, [r1, #22]
     ede:	e7f9      	b.n	ed4 <_adc_async_set_irq_state+0x16>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
     ee0:	2304      	movs	r3, #4
     ee2:	75cb      	strb	r3, [r1, #23]
     ee4:	e7f6      	b.n	ed4 <_adc_async_set_irq_state+0x16>
	if (value == 0x0) {
     ee6:	2b00      	cmp	r3, #0
     ee8:	d102      	bne.n	ef0 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
     eea:	3302      	adds	r3, #2
     eec:	758b      	strb	r3, [r1, #22]
     eee:	e7f1      	b.n	ed4 <_adc_async_set_irq_state+0x16>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
     ef0:	2302      	movs	r3, #2
     ef2:	75cb      	strb	r3, [r1, #23]
     ef4:	e7ee      	b.n	ed4 <_adc_async_set_irq_state+0x16>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
     ef6:	3301      	adds	r3, #1
     ef8:	758b      	strb	r3, [r1, #22]
     efa:	e7eb      	b.n	ed4 <_adc_async_set_irq_state+0x16>

00000efc <ADC_Handler>:

/**
 * \internal ADC interrupt handler
 */
void ADC_Handler(void)
{
     efc:	b510      	push	{r4, lr}
	void *const hw      = _adc_dev->hw;
     efe:	4b10      	ldr	r3, [pc, #64]	; (f40 <ADC_Handler+0x44>)
     f00:	6818      	ldr	r0, [r3, #0]
     f02:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
     f04:	7e11      	ldrb	r1, [r2, #24]
	return ((Adc *)hw)->INTENSET.reg;
     f06:	7dd3      	ldrb	r3, [r2, #23]
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
     f08:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
     f0a:	07d9      	lsls	r1, r3, #31
     f0c:	d404      	bmi.n	f18 <ADC_Handler+0x1c>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		_adc_dev->adc_async_ch_cb.convert_done(_adc_dev, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
     f0e:	0799      	lsls	r1, r3, #30
     f10:	d40a      	bmi.n	f28 <ADC_Handler+0x2c>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		_adc_dev->adc_async_cb.error_cb(_adc_dev, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
     f12:	075b      	lsls	r3, r3, #29
     f14:	d40e      	bmi.n	f34 <ADC_Handler+0x38>
		hri_adc_clear_interrupt_WINMON_bit(hw);
		_adc_dev->adc_async_cb.window_cb(_adc_dev, 0);
	}
}
     f16:	bd10      	pop	{r4, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     f18:	2301      	movs	r3, #1
     f1a:	7613      	strb	r3, [r2, #24]
		_adc_dev->adc_async_ch_cb.convert_done(_adc_dev, 0, hri_adc_read_RESULT_reg(hw));
     f1c:	6883      	ldr	r3, [r0, #8]
	return tmp;
}

static inline hri_adc_result_reg_t hri_adc_read_RESULT_reg(const void *const hw)
{
	return ((Adc *)hw)->RESULT.reg;
     f1e:	8b52      	ldrh	r2, [r2, #26]
     f20:	b292      	uxth	r2, r2
     f22:	2100      	movs	r1, #0
     f24:	4798      	blx	r3
     f26:	e7f6      	b.n	f16 <ADC_Handler+0x1a>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     f28:	2302      	movs	r3, #2
     f2a:	7613      	strb	r3, [r2, #24]
		_adc_dev->adc_async_cb.error_cb(_adc_dev, 0);
     f2c:	6843      	ldr	r3, [r0, #4]
     f2e:	2100      	movs	r1, #0
     f30:	4798      	blx	r3
     f32:	e7f0      	b.n	f16 <ADC_Handler+0x1a>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
     f34:	2304      	movs	r3, #4
     f36:	7613      	strb	r3, [r2, #24]
		_adc_dev->adc_async_cb.window_cb(_adc_dev, 0);
     f38:	6803      	ldr	r3, [r0, #0]
     f3a:	2100      	movs	r1, #0
     f3c:	4798      	blx	r3
}
     f3e:	e7ea      	b.n	f16 <ADC_Handler+0x1a>
     f40:	2000009c 	.word	0x2000009c

00000f44 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     f44:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     f46:	4b07      	ldr	r3, [pc, #28]	; (f64 <_init_chip+0x20>)
     f48:	685a      	ldr	r2, [r3, #4]
     f4a:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
     f4c:	4b06      	ldr	r3, [pc, #24]	; (f68 <_init_chip+0x24>)
     f4e:	4798      	blx	r3
	_sysctrl_init_sources();
     f50:	4b06      	ldr	r3, [pc, #24]	; (f6c <_init_chip+0x28>)
     f52:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
     f54:	2008      	movs	r0, #8
     f56:	4c06      	ldr	r4, [pc, #24]	; (f70 <_init_chip+0x2c>)
     f58:	47a0      	blx	r4
#endif
	_sysctrl_init_referenced_generators();
     f5a:	4b06      	ldr	r3, [pc, #24]	; (f74 <_init_chip+0x30>)
     f5c:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     f5e:	20f7      	movs	r0, #247	; 0xf7
     f60:	47a0      	blx	r4
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
     f62:	bd10      	pop	{r4, pc}
     f64:	41004000 	.word	0x41004000
     f68:	00000f91 	.word	0x00000f91
     f6c:	00001775 	.word	0x00001775
     f70:	00000f79 	.word	0x00000f79
     f74:	000017c1 	.word	0x000017c1

00000f78 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
     f78:	07c3      	lsls	r3, r0, #31
     f7a:	d506      	bpl.n	f8a <_gclk_init_generators_by_fref+0x12>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
     f7c:	4b03      	ldr	r3, [pc, #12]	; (f8c <_gclk_init_generators_by_fref+0x14>)
     f7e:	2280      	movs	r2, #128	; 0x80
     f80:	0052      	lsls	r2, r2, #1
     f82:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
     f84:	2283      	movs	r2, #131	; 0x83
     f86:	0252      	lsls	r2, r2, #9
     f88:	605a      	str	r2, [r3, #4]
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
     f8a:	4770      	bx	lr
     f8c:	40000c00 	.word	0x40000c00

00000f90 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
     f90:	4b06      	ldr	r3, [pc, #24]	; (fac <_pm_init+0x1c>)
     f92:	7a1a      	ldrb	r2, [r3, #8]
     f94:	b2d2      	uxtb	r2, r2
     f96:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
     f98:	7a5a      	ldrb	r2, [r3, #9]
     f9a:	b2d2      	uxtb	r2, r2
     f9c:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
     f9e:	7a9a      	ldrb	r2, [r3, #10]
     fa0:	b2d2      	uxtb	r2, r2
     fa2:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
     fa4:	7ada      	ldrb	r2, [r3, #11]
     fa6:	b2d2      	uxtb	r2, r2
     fa8:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
     faa:	4770      	bx	lr
     fac:	40000400 	.word	0x40000400

00000fb0 <_sercom_get_hardware_index>:
{
#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)SERCOM0) / sizeof(Sercom);
#endif

	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
     fb0:	4b02      	ldr	r3, [pc, #8]	; (fbc <_sercom_get_hardware_index+0xc>)
     fb2:	469c      	mov	ip, r3
     fb4:	4460      	add	r0, ip
     fb6:	0a80      	lsrs	r0, r0, #10
     fb8:	b2c0      	uxtb	r0, r0
}
     fba:	4770      	bx	lr
     fbc:	bdfff800 	.word	0xbdfff800

00000fc0 <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
     fc0:	b510      	push	{r4, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
     fc2:	4b0b      	ldr	r3, [pc, #44]	; (ff0 <_get_sercom_index+0x30>)
     fc4:	4798      	blx	r3
     fc6:	0002      	movs	r2, r0
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
     fc8:	2000      	movs	r0, #0
     fca:	2800      	cmp	r0, #0
     fcc:	d006      	beq.n	fdc <_get_sercom_index+0x1c>
		if (_usarts[i].number == sercom_offset) {
			return i;
		}
	}

	ASSERT(false);
     fce:	4a09      	ldr	r2, [pc, #36]	; (ff4 <_get_sercom_index+0x34>)
     fd0:	4909      	ldr	r1, [pc, #36]	; (ff8 <_get_sercom_index+0x38>)
     fd2:	2000      	movs	r0, #0
     fd4:	4b09      	ldr	r3, [pc, #36]	; (ffc <_get_sercom_index+0x3c>)
     fd6:	4798      	blx	r3
	return 0;
     fd8:	2000      	movs	r0, #0
}
     fda:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == sercom_offset) {
     fdc:	0083      	lsls	r3, r0, #2
     fde:	181b      	adds	r3, r3, r0
     fe0:	0099      	lsls	r1, r3, #2
     fe2:	4b07      	ldr	r3, [pc, #28]	; (1000 <_get_sercom_index+0x40>)
     fe4:	5ccb      	ldrb	r3, [r1, r3]
     fe6:	429a      	cmp	r2, r3
     fe8:	d0f7      	beq.n	fda <_get_sercom_index+0x1a>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
     fea:	3001      	adds	r0, #1
     fec:	b2c0      	uxtb	r0, r0
     fee:	e7ec      	b.n	fca <_get_sercom_index+0xa>
     ff0:	00000fb1 	.word	0x00000fb1
     ff4:	0000023a 	.word	0x0000023a
     ff8:	00005014 	.word	0x00005014
     ffc:	00000be1 	.word	0x00000be1
    1000:	00004fc4 	.word	0x00004fc4

00001004 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    1004:	b570      	push	{r4, r5, r6, lr}
    1006:	0004      	movs	r4, r0
	uint8_t i = _get_sercom_index(hw);
    1008:	4b2d      	ldr	r3, [pc, #180]	; (10c0 <_usart_init+0xbc>)
    100a:	4798      	blx	r3
	};
}

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    100c:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    100e:	07db      	lsls	r3, r3, #31
    1010:	d417      	bmi.n	1042 <_usart_init+0x3e>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    1012:	0083      	lsls	r3, r0, #2
    1014:	181b      	adds	r3, r3, r0
    1016:	009a      	lsls	r2, r3, #2
    1018:	4b2a      	ldr	r3, [pc, #168]	; (10c4 <_usart_init+0xc0>)
    101a:	189b      	adds	r3, r3, r2
    101c:	685a      	ldr	r2, [r3, #4]
    101e:	231c      	movs	r3, #28
    1020:	401a      	ands	r2, r3

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1022:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    1024:	079b      	lsls	r3, r3, #30
    1026:	d509      	bpl.n	103c <_usart_init+0x38>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1028:	69e3      	ldr	r3, [r4, #28]
    102a:	079b      	lsls	r3, r3, #30
    102c:	d1fc      	bne.n	1028 <_usart_init+0x24>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    102e:	6823      	ldr	r3, [r4, #0]
    1030:	2102      	movs	r1, #2
    1032:	438b      	bics	r3, r1
    1034:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1036:	69e3      	ldr	r3, [r4, #28]
    1038:	079b      	lsls	r3, r3, #30
    103a:	d4fc      	bmi.n	1036 <_usart_init+0x32>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    103c:	2301      	movs	r3, #1
    103e:	4313      	orrs	r3, r2
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1040:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1042:	69e3      	ldr	r3, [r4, #28]
    1044:	07db      	lsls	r3, r3, #31
    1046:	d4fc      	bmi.n	1042 <_usart_init+0x3e>
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    1048:	0082      	lsls	r2, r0, #2
    104a:	1812      	adds	r2, r2, r0
    104c:	0091      	lsls	r1, r2, #2
    104e:	4b1d      	ldr	r3, [pc, #116]	; (10c4 <_usart_init+0xc0>)
    1050:	185b      	adds	r3, r3, r1
    1052:	685a      	ldr	r2, [r3, #4]
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1054:	6022      	str	r2, [r4, #0]
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    1056:	689b      	ldr	r3, [r3, #8]
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    1058:	6063      	str	r3, [r4, #4]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    105a:	0493      	lsls	r3, r2, #18
    105c:	d40b      	bmi.n	1076 <_usart_init+0x72>
    105e:	23c0      	movs	r3, #192	; 0xc0
    1060:	01db      	lsls	r3, r3, #7
    1062:	421a      	tst	r2, r3
    1064:	d107      	bne.n	1076 <_usart_init+0x72>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    1066:	0083      	lsls	r3, r0, #2
    1068:	181b      	adds	r3, r3, r0
    106a:	009a      	lsls	r2, r3, #2
    106c:	4b15      	ldr	r3, [pc, #84]	; (10c4 <_usart_init+0xc0>)
    106e:	189b      	adds	r3, r3, r2
    1070:	899b      	ldrh	r3, [r3, #12]
	((Sercom *)hw)->USART.BAUD.reg = data;
    1072:	81a3      	strh	r3, [r4, #12]
    1074:	e015      	b.n	10a2 <_usart_init+0x9e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    1076:	0083      	lsls	r3, r0, #2
    1078:	181b      	adds	r3, r3, r0
    107a:	009a      	lsls	r2, r3, #2
    107c:	4911      	ldr	r1, [pc, #68]	; (10c4 <_usart_init+0xc0>)
    107e:	1889      	adds	r1, r1, r2
    1080:	898a      	ldrh	r2, [r1, #12]
    1082:	89a3      	ldrh	r3, [r4, #12]
    1084:	04d2      	lsls	r2, r2, #19
    1086:	0cd2      	lsrs	r2, r2, #19
    1088:	0b5b      	lsrs	r3, r3, #13
    108a:	035b      	lsls	r3, r3, #13
    108c:	4313      	orrs	r3, r2
    108e:	81a3      	strh	r3, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    1090:	7b8b      	ldrb	r3, [r1, #14]
    1092:	2207      	movs	r2, #7
    1094:	401a      	ands	r2, r3
    1096:	89a3      	ldrh	r3, [r4, #12]
    1098:	0352      	lsls	r2, r2, #13
    109a:	04db      	lsls	r3, r3, #19
    109c:	0cdb      	lsrs	r3, r3, #19
    109e:	4313      	orrs	r3, r2
    10a0:	81a3      	strh	r3, [r4, #12]
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    10a2:	4a08      	ldr	r2, [pc, #32]	; (10c4 <_usart_init+0xc0>)
    10a4:	0083      	lsls	r3, r0, #2
    10a6:	181d      	adds	r5, r3, r0
    10a8:	00a9      	lsls	r1, r5, #2
    10aa:	000d      	movs	r5, r1
    10ac:	1851      	adds	r1, r2, r1
    10ae:	7bc9      	ldrb	r1, [r1, #15]
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    10b0:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    10b2:	1952      	adds	r2, r2, r5
    10b4:	7c12      	ldrb	r2, [r2, #16]
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    10b6:	2330      	movs	r3, #48	; 0x30
    10b8:	54e2      	strb	r2, [r4, r3]

	return ERR_NONE;
}
    10ba:	2000      	movs	r0, #0
    10bc:	bd70      	pop	{r4, r5, r6, pc}
    10be:	46c0      	nop			; (mov r8, r8)
    10c0:	00000fc1 	.word	0x00000fc1
    10c4:	00004fc4 	.word	0x00004fc4

000010c8 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    10c8:	b510      	push	{r4, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    10ca:	4b0d      	ldr	r3, [pc, #52]	; (1100 <_get_i2cm_index+0x38>)
    10cc:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    10ce:	2300      	movs	r3, #0
    10d0:	2b00      	cmp	r3, #0
    10d2:	d008      	beq.n	10e6 <_get_i2cm_index+0x1e>
		if (_i2cms[i].number == sercom_offset) {
			return i;
		}
	}

	ASSERT(false);
    10d4:	22e6      	movs	r2, #230	; 0xe6
    10d6:	0092      	lsls	r2, r2, #2
    10d8:	490a      	ldr	r1, [pc, #40]	; (1104 <_get_i2cm_index+0x3c>)
    10da:	2000      	movs	r0, #0
    10dc:	4b0a      	ldr	r3, [pc, #40]	; (1108 <_get_i2cm_index+0x40>)
    10de:	4798      	blx	r3
	return -1;
    10e0:	2001      	movs	r0, #1
    10e2:	4240      	negs	r0, r0
}
    10e4:	bd10      	pop	{r4, pc}
		if (_i2cms[i].number == sercom_offset) {
    10e6:	005a      	lsls	r2, r3, #1
    10e8:	18d2      	adds	r2, r2, r3
    10ea:	00d1      	lsls	r1, r2, #3
    10ec:	4a07      	ldr	r2, [pc, #28]	; (110c <_get_i2cm_index+0x44>)
    10ee:	1852      	adds	r2, r2, r1
    10f0:	7d12      	ldrb	r2, [r2, #20]
    10f2:	4290      	cmp	r0, r2
    10f4:	d002      	beq.n	10fc <_get_i2cm_index+0x34>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    10f6:	3301      	adds	r3, #1
    10f8:	b2db      	uxtb	r3, r3
    10fa:	e7e9      	b.n	10d0 <_get_i2cm_index+0x8>
			return i;
    10fc:	b258      	sxtb	r0, r3
    10fe:	e7f1      	b.n	10e4 <_get_i2cm_index+0x1c>
    1100:	00000fb1 	.word	0x00000fb1
    1104:	00005014 	.word	0x00005014
    1108:	00000be1 	.word	0x00000be1
    110c:	00004fc4 	.word	0x00004fc4

00001110 <_i2c_m_sync_init_impl>:
	}
	return ERR_NONE;
}

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    1110:	b570      	push	{r4, r5, r6, lr}
    1112:	0005      	movs	r5, r0
    1114:	000c      	movs	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    1116:	0008      	movs	r0, r1
    1118:	4b22      	ldr	r3, [pc, #136]	; (11a4 <_i2c_m_sync_init_impl+0x94>)
    111a:	4798      	blx	r3
    111c:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    111e:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    1120:	07db      	lsls	r3, r3, #31
    1122:	d417      	bmi.n	1154 <_i2c_m_sync_init_impl+0x44>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    1124:	0043      	lsls	r3, r0, #1
    1126:	181b      	adds	r3, r3, r0
    1128:	00da      	lsls	r2, r3, #3
    112a:	4b1f      	ldr	r3, [pc, #124]	; (11a8 <_i2c_m_sync_init_impl+0x98>)
    112c:	189b      	adds	r3, r3, r2
    112e:	699a      	ldr	r2, [r3, #24]
    1130:	231c      	movs	r3, #28
    1132:	401a      	ands	r2, r3
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    1134:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    1136:	079b      	lsls	r3, r3, #30
    1138:	d509      	bpl.n	114e <_i2c_m_sync_init_impl+0x3e>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    113a:	69e3      	ldr	r3, [r4, #28]
    113c:	079b      	lsls	r3, r3, #30
    113e:	d1fc      	bne.n	113a <_i2c_m_sync_init_impl+0x2a>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    1140:	6823      	ldr	r3, [r4, #0]
    1142:	2102      	movs	r1, #2
    1144:	438b      	bics	r3, r1
    1146:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1148:	69e3      	ldr	r3, [r4, #28]
    114a:	079b      	lsls	r3, r3, #30
    114c:	d4fc      	bmi.n	1148 <_i2c_m_sync_init_impl+0x38>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    114e:	2301      	movs	r3, #1
    1150:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    1152:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1154:	69e3      	ldr	r3, [r4, #28]
    1156:	07db      	lsls	r3, r3, #31
    1158:	d4fc      	bmi.n	1154 <_i2c_m_sync_init_impl+0x44>
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    115a:	0043      	lsls	r3, r0, #1
    115c:	181b      	adds	r3, r3, r0
    115e:	00da      	lsls	r2, r3, #3
    1160:	4911      	ldr	r1, [pc, #68]	; (11a8 <_i2c_m_sync_init_impl+0x98>)
    1162:	1889      	adds	r1, r1, r2
    1164:	698a      	ldr	r2, [r1, #24]
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    1166:	6022      	str	r2, [r4, #0]
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    1168:	69cb      	ldr	r3, [r1, #28]
    116a:	6063      	str	r3, [r4, #4]
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    116c:	6a0b      	ldr	r3, [r1, #32]
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    116e:	60e3      	str	r3, [r4, #12]

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    1170:	0e13      	lsrs	r3, r2, #24
    1172:	2203      	movs	r2, #3
    1174:	401a      	ands	r2, r3
    1176:	81aa      	strh	r2, [r5, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    1178:	2301      	movs	r3, #1
    117a:	4293      	cmp	r3, r2
    117c:	4192      	sbcs	r2, r2
    117e:	4252      	negs	r2, r2
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1180:	69e3      	ldr	r3, [r4, #28]
    1182:	075b      	lsls	r3, r3, #29
    1184:	d4fc      	bmi.n	1180 <_i2c_m_sync_init_impl+0x70>
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    1186:	6a63      	ldr	r3, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    1188:	4908      	ldr	r1, [pc, #32]	; (11ac <_i2c_m_sync_init_impl+0x9c>)
    118a:	4019      	ands	r1, r3
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    118c:	0393      	lsls	r3, r2, #14
    118e:	430b      	orrs	r3, r1
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    1190:	6263      	str	r3, [r4, #36]	; 0x24

	service->trise = _i2cms[i].trise;
    1192:	0043      	lsls	r3, r0, #1
    1194:	1818      	adds	r0, r3, r0
    1196:	00c2      	lsls	r2, r0, #3
    1198:	4b03      	ldr	r3, [pc, #12]	; (11a8 <_i2c_m_sync_init_impl+0x98>)
    119a:	189b      	adds	r3, r3, r2
    119c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    119e:	81eb      	strh	r3, [r5, #14]

	return ERR_NONE;
}
    11a0:	2000      	movs	r0, #0
    11a2:	bd70      	pop	{r4, r5, r6, pc}
    11a4:	000010c9 	.word	0x000010c9
    11a8:	00004fc4 	.word	0x00004fc4
    11ac:	ffffbfff 	.word	0xffffbfff

000011b0 <_sercom_i2c_sync_send_address>:
{
    11b0:	b570      	push	{r4, r5, r6, lr}
    11b2:	0005      	movs	r5, r0
	void *             hw    = i2c_dev->hw;
    11b4:	6904      	ldr	r4, [r0, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    11b6:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    11b8:	0edb      	lsrs	r3, r3, #27
    11ba:	2601      	movs	r6, #1
    11bc:	401e      	ands	r6, r3
	ASSERT(i2c_dev);
    11be:	1e43      	subs	r3, r0, #1
    11c0:	4198      	sbcs	r0, r3
    11c2:	b2c0      	uxtb	r0, r0
    11c4:	4a82      	ldr	r2, [pc, #520]	; (13d0 <_sercom_i2c_sync_send_address+0x220>)
    11c6:	4983      	ldr	r1, [pc, #524]	; (13d4 <_sercom_i2c_sync_send_address+0x224>)
    11c8:	4b83      	ldr	r3, [pc, #524]	; (13d8 <_sercom_i2c_sync_send_address+0x228>)
    11ca:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    11cc:	686b      	ldr	r3, [r5, #4]
    11ce:	2b01      	cmp	r3, #1
    11d0:	d047      	beq.n	1262 <_sercom_i2c_sync_send_address+0xb2>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    11d2:	69e3      	ldr	r3, [r4, #28]
    11d4:	075b      	lsls	r3, r3, #29
    11d6:	d4fc      	bmi.n	11d2 <_sercom_i2c_sync_send_address+0x22>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    11d8:	6863      	ldr	r3, [r4, #4]
    11da:	4a80      	ldr	r2, [pc, #512]	; (13dc <_sercom_i2c_sync_send_address+0x22c>)
    11dc:	4013      	ands	r3, r2
    11de:	6063      	str	r3, [r4, #4]
	if (msg->addr & I2C_M_TEN) {
    11e0:	882b      	ldrh	r3, [r5, #0]
    11e2:	055a      	lsls	r2, r3, #21
    11e4:	d548      	bpl.n	1278 <_sercom_i2c_sync_send_address+0xc8>
		if (msg->flags & I2C_M_RD) {
    11e6:	886a      	ldrh	r2, [r5, #2]
    11e8:	07d2      	lsls	r2, r2, #31
    11ea:	d504      	bpl.n	11f6 <_sercom_i2c_sync_send_address+0x46>
			msg->flags |= I2C_M_TEN;
    11ec:	886a      	ldrh	r2, [r5, #2]
    11ee:	2180      	movs	r1, #128	; 0x80
    11f0:	00c9      	lsls	r1, r1, #3
    11f2:	430a      	orrs	r2, r1
    11f4:	806a      	strh	r2, [r5, #2]
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
    11f6:	005b      	lsls	r3, r3, #1
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    11f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    11fa:	2180      	movs	r1, #128	; 0x80
    11fc:	01c9      	lsls	r1, r1, #7
    11fe:	400a      	ands	r2, r1
    1200:	4977      	ldr	r1, [pc, #476]	; (13e0 <_sercom_i2c_sync_send_address+0x230>)
    1202:	400b      	ands	r3, r1
    1204:	4313      	orrs	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    1206:	2280      	movs	r2, #128	; 0x80
    1208:	0212      	lsls	r2, r2, #8
    120a:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    120c:	6263      	str	r3, [r4, #36]	; 0x24
	void *   hw      = i2c_dev->hw;
    120e:	692e      	ldr	r6, [r5, #16]
	uint32_t timeout = 65535;
    1210:	4a74      	ldr	r2, [pc, #464]	; (13e4 <_sercom_i2c_sync_send_address+0x234>)
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    1212:	7e33      	ldrb	r3, [r6, #24]
    1214:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    1216:	0018      	movs	r0, r3
		if (timeout-- == 0) {
    1218:	1e51      	subs	r1, r2, #1
    121a:	2a00      	cmp	r2, #0
    121c:	d002      	beq.n	1224 <_sercom_i2c_sync_send_address+0x74>
    121e:	000a      	movs	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    1220:	079b      	lsls	r3, r3, #30
    1222:	d0f6      	beq.n	1212 <_sercom_i2c_sync_send_address+0x62>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    1224:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    1226:	0edb      	lsrs	r3, r3, #27
    1228:	2201      	movs	r2, #1
    122a:	401a      	ands	r2, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    122c:	69e3      	ldr	r3, [r4, #28]
    122e:	075b      	lsls	r3, r3, #29
    1230:	d4fc      	bmi.n	122c <_sercom_i2c_sync_send_address+0x7c>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    1232:	8b63      	ldrh	r3, [r4, #26]
    1234:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    1236:	07c1      	lsls	r1, r0, #31
    1238:	d400      	bmi.n	123c <_sercom_i2c_sync_send_address+0x8c>
    123a:	e080      	b.n	133e <_sercom_i2c_sync_send_address+0x18e>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    123c:	079a      	lsls	r2, r3, #30
    123e:	d529      	bpl.n	1294 <_sercom_i2c_sync_send_address+0xe4>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1240:	2201      	movs	r2, #1
    1242:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    1244:	886a      	ldrh	r2, [r5, #2]
    1246:	2180      	movs	r1, #128	; 0x80
    1248:	0149      	lsls	r1, r1, #5
    124a:	430a      	orrs	r2, r1
    124c:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    124e:	886a      	ldrh	r2, [r5, #2]
    1250:	4965      	ldr	r1, [pc, #404]	; (13e8 <_sercom_i2c_sync_send_address+0x238>)
    1252:	400a      	ands	r2, r1
    1254:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    1256:	07db      	lsls	r3, r3, #31
    1258:	d400      	bmi.n	125c <_sercom_i2c_sync_send_address+0xac>
    125a:	e0b4      	b.n	13c6 <_sercom_i2c_sync_send_address+0x216>
				return I2C_ERR_BUS;
    125c:	2005      	movs	r0, #5
    125e:	4240      	negs	r0, r0
    1260:	e090      	b.n	1384 <_sercom_i2c_sync_send_address+0x1d4>
	if (msg->len == 1 && sclsm) {
    1262:	2e00      	cmp	r6, #0
    1264:	d0b5      	beq.n	11d2 <_sercom_i2c_sync_send_address+0x22>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1266:	69e3      	ldr	r3, [r4, #28]
    1268:	075b      	lsls	r3, r3, #29
    126a:	d4fc      	bmi.n	1266 <_sercom_i2c_sync_send_address+0xb6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    126c:	6862      	ldr	r2, [r4, #4]
    126e:	2380      	movs	r3, #128	; 0x80
    1270:	02db      	lsls	r3, r3, #11
    1272:	4313      	orrs	r3, r2
    1274:	6063      	str	r3, [r4, #4]
    1276:	e7b3      	b.n	11e0 <_sercom_i2c_sync_send_address+0x30>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    1278:	005b      	lsls	r3, r3, #1
    127a:	22ff      	movs	r2, #255	; 0xff
    127c:	4013      	ands	r3, r2
    127e:	886a      	ldrh	r2, [r5, #2]
    1280:	2101      	movs	r1, #1
    1282:	400a      	ands	r2, r1
    1284:	4313      	orrs	r3, r2
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    1286:	6a62      	ldr	r2, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    1288:	2180      	movs	r1, #128	; 0x80
    128a:	01c9      	lsls	r1, r1, #7
    128c:	400a      	ands	r2, r1
		hri_sercomi2cm_write_ADDR_reg(hw,
    128e:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1290:	6263      	str	r3, [r4, #36]	; 0x24
    1292:	e7bc      	b.n	120e <_sercom_i2c_sync_send_address+0x5e>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    1294:	075b      	lsls	r3, r3, #29
    1296:	d40e      	bmi.n	12b6 <_sercom_i2c_sync_send_address+0x106>
			if (msg->flags & I2C_M_TEN) {
    1298:	886b      	ldrh	r3, [r5, #2]
    129a:	055b      	lsls	r3, r3, #21
    129c:	d427      	bmi.n	12ee <_sercom_i2c_sync_send_address+0x13e>
			if (msg->len == 0) {
    129e:	6868      	ldr	r0, [r5, #4]
    12a0:	2800      	cmp	r0, #0
    12a2:	d140      	bne.n	1326 <_sercom_i2c_sync_send_address+0x176>
				if (msg->flags & I2C_M_STOP) {
    12a4:	886b      	ldrh	r3, [r5, #2]
    12a6:	b21b      	sxth	r3, r3
    12a8:	2b00      	cmp	r3, #0
    12aa:	db33      	blt.n	1314 <_sercom_i2c_sync_send_address+0x164>
				msg->flags &= ~I2C_M_BUSY;
    12ac:	886b      	ldrh	r3, [r5, #2]
    12ae:	4a4e      	ldr	r2, [pc, #312]	; (13e8 <_sercom_i2c_sync_send_address+0x238>)
    12b0:	4013      	ands	r3, r2
    12b2:	806b      	strh	r3, [r5, #2]
    12b4:	e066      	b.n	1384 <_sercom_i2c_sync_send_address+0x1d4>
				if (msg->len > 0) {
    12b6:	686b      	ldr	r3, [r5, #4]
    12b8:	2b00      	cmp	r3, #0
    12ba:	dd04      	ble.n	12c6 <_sercom_i2c_sync_send_address+0x116>
					msg->flags |= I2C_M_FAIL;
    12bc:	886b      	ldrh	r3, [r5, #2]
    12be:	2280      	movs	r2, #128	; 0x80
    12c0:	0152      	lsls	r2, r2, #5
    12c2:	4313      	orrs	r3, r2
    12c4:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    12c6:	886b      	ldrh	r3, [r5, #2]
    12c8:	b21b      	sxth	r3, r3
    12ca:	2b00      	cmp	r3, #0
    12cc:	db06      	blt.n	12dc <_sercom_i2c_sync_send_address+0x12c>
				msg->flags &= ~I2C_M_BUSY;
    12ce:	886b      	ldrh	r3, [r5, #2]
    12d0:	4a45      	ldr	r2, [pc, #276]	; (13e8 <_sercom_i2c_sync_send_address+0x238>)
    12d2:	4013      	ands	r3, r2
    12d4:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    12d6:	2002      	movs	r0, #2
    12d8:	4240      	negs	r0, r0
    12da:	e053      	b.n	1384 <_sercom_i2c_sync_send_address+0x1d4>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12dc:	69e3      	ldr	r3, [r4, #28]
    12de:	075b      	lsls	r3, r3, #29
    12e0:	d4fc      	bmi.n	12dc <_sercom_i2c_sync_send_address+0x12c>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    12e2:	6862      	ldr	r2, [r4, #4]
    12e4:	23c0      	movs	r3, #192	; 0xc0
    12e6:	029b      	lsls	r3, r3, #10
    12e8:	4313      	orrs	r3, r2
    12ea:	6063      	str	r3, [r4, #4]
    12ec:	e7ef      	b.n	12ce <_sercom_i2c_sync_send_address+0x11e>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    12ee:	882b      	ldrh	r3, [r5, #0]
    12f0:	121b      	asrs	r3, r3, #8
    12f2:	005a      	lsls	r2, r3, #1
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    12f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    12f6:	2180      	movs	r1, #128	; 0x80
    12f8:	01c9      	lsls	r1, r1, #7
    12fa:	4019      	ands	r1, r3
    12fc:	2306      	movs	r3, #6
    12fe:	4013      	ands	r3, r2
    1300:	430b      	orrs	r3, r1
				hri_sercomi2cm_write_ADDR_reg(hw,
    1302:	22f1      	movs	r2, #241	; 0xf1
    1304:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1306:	6263      	str	r3, [r4, #36]	; 0x24
				msg->flags &= ~I2C_M_TEN;
    1308:	886b      	ldrh	r3, [r5, #2]
    130a:	4a38      	ldr	r2, [pc, #224]	; (13ec <_sercom_i2c_sync_send_address+0x23c>)
    130c:	4013      	ands	r3, r2
    130e:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    1310:	2000      	movs	r0, #0
    1312:	e037      	b.n	1384 <_sercom_i2c_sync_send_address+0x1d4>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1314:	69e3      	ldr	r3, [r4, #28]
    1316:	075b      	lsls	r3, r3, #29
    1318:	d4fc      	bmi.n	1314 <_sercom_i2c_sync_send_address+0x164>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    131a:	6862      	ldr	r2, [r4, #4]
    131c:	23c0      	movs	r3, #192	; 0xc0
    131e:	029b      	lsls	r3, r3, #10
    1320:	4313      	orrs	r3, r2
    1322:	6063      	str	r3, [r4, #4]
    1324:	e7c2      	b.n	12ac <_sercom_i2c_sync_send_address+0xfc>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    1326:	68ab      	ldr	r3, [r5, #8]
    1328:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    132a:	2328      	movs	r3, #40	; 0x28
    132c:	54e2      	strb	r2, [r4, r3]
				msg->buffer++;
    132e:	68ab      	ldr	r3, [r5, #8]
    1330:	3301      	adds	r3, #1
    1332:	60ab      	str	r3, [r5, #8]
				msg->len--;
    1334:	686b      	ldr	r3, [r5, #4]
    1336:	3b01      	subs	r3, #1
    1338:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    133a:	2000      	movs	r0, #0
    133c:	e022      	b.n	1384 <_sercom_i2c_sync_send_address+0x1d4>
	} else if (flags & SB_FLAG) {
    133e:	0781      	lsls	r1, r0, #30
    1340:	d544      	bpl.n	13cc <_sercom_i2c_sync_send_address+0x21c>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    1342:	6869      	ldr	r1, [r5, #4]
    1344:	2900      	cmp	r1, #0
    1346:	d039      	beq.n	13bc <_sercom_i2c_sync_send_address+0x20c>
    1348:	075b      	lsls	r3, r3, #29
    134a:	d437      	bmi.n	13bc <_sercom_i2c_sync_send_address+0x20c>
			msg->len--;
    134c:	3901      	subs	r1, #1
    134e:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1350:	2900      	cmp	r1, #0
    1352:	d101      	bne.n	1358 <_sercom_i2c_sync_send_address+0x1a8>
    1354:	2a00      	cmp	r2, #0
    1356:	d018      	beq.n	138a <_sercom_i2c_sync_send_address+0x1da>
    1358:	2901      	cmp	r1, #1
    135a:	d014      	beq.n	1386 <_sercom_i2c_sync_send_address+0x1d6>
			if (msg->len == 0) {
    135c:	686b      	ldr	r3, [r5, #4]
    135e:	2b00      	cmp	r3, #0
    1360:	d107      	bne.n	1372 <_sercom_i2c_sync_send_address+0x1c2>
				if (msg->flags & I2C_M_STOP) {
    1362:	886b      	ldrh	r3, [r5, #2]
    1364:	b21b      	sxth	r3, r3
    1366:	2b00      	cmp	r3, #0
    1368:	db18      	blt.n	139c <_sercom_i2c_sync_send_address+0x1ec>
				msg->flags &= ~I2C_M_BUSY;
    136a:	886b      	ldrh	r3, [r5, #2]
    136c:	4a1e      	ldr	r2, [pc, #120]	; (13e8 <_sercom_i2c_sync_send_address+0x238>)
    136e:	4013      	ands	r3, r2
    1370:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    1372:	68ab      	ldr	r3, [r5, #8]
    1374:	1c5a      	adds	r2, r3, #1
    1376:	60aa      	str	r2, [r5, #8]
	return ((Sercom *)hw)->I2CM.DATA.reg;
    1378:	2228      	movs	r2, #40	; 0x28
    137a:	5ca2      	ldrb	r2, [r4, r2]
    137c:	701a      	strb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    137e:	2302      	movs	r3, #2
    1380:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    1382:	2000      	movs	r0, #0
}
    1384:	bd70      	pop	{r4, r5, r6, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1386:	2a00      	cmp	r2, #0
    1388:	d0e8      	beq.n	135c <_sercom_i2c_sync_send_address+0x1ac>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    138a:	69e3      	ldr	r3, [r4, #28]
    138c:	075b      	lsls	r3, r3, #29
    138e:	d4fc      	bmi.n	138a <_sercom_i2c_sync_send_address+0x1da>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1390:	6862      	ldr	r2, [r4, #4]
    1392:	2380      	movs	r3, #128	; 0x80
    1394:	02db      	lsls	r3, r3, #11
    1396:	4313      	orrs	r3, r2
    1398:	6063      	str	r3, [r4, #4]
    139a:	e7df      	b.n	135c <_sercom_i2c_sync_send_address+0x1ac>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    139c:	69e3      	ldr	r3, [r4, #28]
    139e:	075b      	lsls	r3, r3, #29
    13a0:	d4fc      	bmi.n	139c <_sercom_i2c_sync_send_address+0x1ec>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    13a2:	6863      	ldr	r3, [r4, #4]
    13a4:	4a10      	ldr	r2, [pc, #64]	; (13e8 <_sercom_i2c_sync_send_address+0x238>)
    13a6:	4013      	ands	r3, r2
    13a8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13aa:	69e3      	ldr	r3, [r4, #28]
    13ac:	075b      	lsls	r3, r3, #29
    13ae:	d4fc      	bmi.n	13aa <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    13b0:	6862      	ldr	r2, [r4, #4]
    13b2:	23c0      	movs	r3, #192	; 0xc0
    13b4:	029b      	lsls	r3, r3, #10
    13b6:	4313      	orrs	r3, r2
    13b8:	6063      	str	r3, [r4, #4]
    13ba:	e7d6      	b.n	136a <_sercom_i2c_sync_send_address+0x1ba>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    13bc:	2302      	movs	r3, #2
    13be:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    13c0:	2002      	movs	r0, #2
    13c2:	4240      	negs	r0, r0
    13c4:	e7de      	b.n	1384 <_sercom_i2c_sync_send_address+0x1d4>
			return I2C_ERR_BAD_ADDRESS;
    13c6:	2004      	movs	r0, #4
    13c8:	4240      	negs	r0, r0
    13ca:	e7db      	b.n	1384 <_sercom_i2c_sync_send_address+0x1d4>
	return I2C_OK;
    13cc:	2000      	movs	r0, #0
	return _sercom_i2c_sync_analyse_flags(hw, flags, msg);
    13ce:	e7d9      	b.n	1384 <_sercom_i2c_sync_send_address+0x1d4>
    13d0:	00000594 	.word	0x00000594
    13d4:	00005014 	.word	0x00005014
    13d8:	00000be1 	.word	0x00000be1
    13dc:	fffbffff 	.word	0xfffbffff
    13e0:	000007fe 	.word	0x000007fe
    13e4:	0000ffff 	.word	0x0000ffff
    13e8:	fffffeff 	.word	0xfffffeff
    13ec:	fffffbff 	.word	0xfffffbff

000013f0 <_usart_sync_init>:
{
    13f0:	b570      	push	{r4, r5, r6, lr}
    13f2:	0005      	movs	r5, r0
    13f4:	000c      	movs	r4, r1
	ASSERT(device);
    13f6:	1e43      	subs	r3, r0, #1
    13f8:	4198      	sbcs	r0, r3
    13fa:	b2c0      	uxtb	r0, r0
    13fc:	22b4      	movs	r2, #180	; 0xb4
    13fe:	4904      	ldr	r1, [pc, #16]	; (1410 <_usart_sync_init+0x20>)
    1400:	4b04      	ldr	r3, [pc, #16]	; (1414 <_usart_sync_init+0x24>)
    1402:	4798      	blx	r3
	device->hw = hw;
    1404:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
    1406:	0020      	movs	r0, r4
    1408:	4b03      	ldr	r3, [pc, #12]	; (1418 <_usart_sync_init+0x28>)
    140a:	4798      	blx	r3
}
    140c:	bd70      	pop	{r4, r5, r6, pc}
    140e:	46c0      	nop			; (mov r8, r8)
    1410:	00005014 	.word	0x00005014
    1414:	00000be1 	.word	0x00000be1
    1418:	00001005 	.word	0x00001005

0000141c <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    141c:	6802      	ldr	r2, [r0, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    141e:	69d3      	ldr	r3, [r2, #28]
    1420:	079b      	lsls	r3, r3, #30
    1422:	d1fc      	bne.n	141e <_usart_sync_enable+0x2>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1424:	6813      	ldr	r3, [r2, #0]
    1426:	2102      	movs	r1, #2
    1428:	430b      	orrs	r3, r1
    142a:	6013      	str	r3, [r2, #0]
}
    142c:	4770      	bx	lr

0000142e <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    142e:	6803      	ldr	r3, [r0, #0]
    1430:	b289      	uxth	r1, r1
	((Sercom *)hw)->USART.DATA.reg = data;
    1432:	8519      	strh	r1, [r3, #40]	; 0x28
}
    1434:	4770      	bx	lr

00001436 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    1436:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    1438:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    143a:	b2c0      	uxtb	r0, r0
}
    143c:	4770      	bx	lr

0000143e <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    143e:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    1440:	7e18      	ldrb	r0, [r3, #24]
    1442:	2301      	movs	r3, #1
    1444:	4018      	ands	r0, r3
}
    1446:	4770      	bx	lr

00001448 <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    1448:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    144a:	7e1b      	ldrb	r3, [r3, #24]
    144c:	085b      	lsrs	r3, r3, #1
    144e:	2001      	movs	r0, #1
    1450:	4018      	ands	r0, r3
}
    1452:	4770      	bx	lr

00001454 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    1454:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    1456:	7e1b      	ldrb	r3, [r3, #24]
    1458:	089b      	lsrs	r3, r3, #2
    145a:	2001      	movs	r0, #1
    145c:	4018      	ands	r0, r3
}
    145e:	4770      	bx	lr

00001460 <_i2c_m_sync_init>:
{
    1460:	b570      	push	{r4, r5, r6, lr}
    1462:	0004      	movs	r4, r0
    1464:	000d      	movs	r5, r1
	ASSERT(i2c_dev);
    1466:	1e43      	subs	r3, r0, #1
    1468:	4198      	sbcs	r0, r3
    146a:	b2c0      	uxtb	r0, r0
    146c:	4a04      	ldr	r2, [pc, #16]	; (1480 <_i2c_m_sync_init+0x20>)
    146e:	4905      	ldr	r1, [pc, #20]	; (1484 <_i2c_m_sync_init+0x24>)
    1470:	4b05      	ldr	r3, [pc, #20]	; (1488 <_i2c_m_sync_init+0x28>)
    1472:	4798      	blx	r3
	i2c_dev->hw = hw;
    1474:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    1476:	0029      	movs	r1, r5
    1478:	0020      	movs	r0, r4
    147a:	4b04      	ldr	r3, [pc, #16]	; (148c <_i2c_m_sync_init+0x2c>)
    147c:	4798      	blx	r3
}
    147e:	bd70      	pop	{r4, r5, r6, pc}
    1480:	00000507 	.word	0x00000507
    1484:	00005014 	.word	0x00005014
    1488:	00000be1 	.word	0x00000be1
    148c:	00001111 	.word	0x00001111

00001490 <_i2c_m_sync_enable>:
{
    1490:	b570      	push	{r4, r5, r6, lr}
    1492:	0004      	movs	r4, r0
	ASSERT(i2c_dev);
    1494:	4d19      	ldr	r5, [pc, #100]	; (14fc <_i2c_m_sync_enable+0x6c>)
    1496:	1e43      	subs	r3, r0, #1
    1498:	4198      	sbcs	r0, r3
    149a:	b2c0      	uxtb	r0, r0
    149c:	4a18      	ldr	r2, [pc, #96]	; (1500 <_i2c_m_sync_enable+0x70>)
    149e:	0029      	movs	r1, r5
    14a0:	4e18      	ldr	r6, [pc, #96]	; (1504 <_i2c_m_sync_enable+0x74>)
    14a2:	47b0      	blx	r6
	return _i2c_m_enable_implementation(i2c_dev->hw);
    14a4:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    14a6:	0020      	movs	r0, r4
    14a8:	1e43      	subs	r3, r0, #1
    14aa:	4198      	sbcs	r0, r3
    14ac:	b2c0      	uxtb	r0, r0
    14ae:	4a16      	ldr	r2, [pc, #88]	; (1508 <_i2c_m_sync_enable+0x78>)
    14b0:	0029      	movs	r1, r5
    14b2:	47b0      	blx	r6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    14b4:	69e3      	ldr	r3, [r4, #28]
    14b6:	079b      	lsls	r3, r3, #30
    14b8:	d1fc      	bne.n	14b4 <_i2c_m_sync_enable+0x24>
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    14ba:	6823      	ldr	r3, [r4, #0]
    14bc:	2202      	movs	r2, #2
    14be:	4313      	orrs	r3, r2
    14c0:	6023      	str	r3, [r4, #0]
	int timeout_attempt = 4;
    14c2:	2004      	movs	r0, #4
    14c4:	4911      	ldr	r1, [pc, #68]	; (150c <_i2c_m_sync_enable+0x7c>)
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    14c6:	69e3      	ldr	r3, [r4, #28]
    14c8:	075b      	lsls	r3, r3, #29
    14ca:	d4fc      	bmi.n	14c6 <_i2c_m_sync_enable+0x36>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    14cc:	8b62      	ldrh	r2, [r4, #26]
    14ce:	0912      	lsrs	r2, r2, #4
    14d0:	2303      	movs	r3, #3
    14d2:	4013      	ands	r3, r2
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    14d4:	2b01      	cmp	r3, #1
    14d6:	d00b      	beq.n	14f0 <_i2c_m_sync_enable+0x60>
		timeout--;
    14d8:	3901      	subs	r1, #1
		if (timeout <= 0) {
    14da:	2900      	cmp	r1, #0
    14dc:	dcf3      	bgt.n	14c6 <_i2c_m_sync_enable+0x36>
			if (--timeout_attempt)
    14de:	3801      	subs	r0, #1
    14e0:	2800      	cmp	r0, #0
    14e2:	d007      	beq.n	14f4 <_i2c_m_sync_enable+0x64>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    14e4:	69e3      	ldr	r3, [r4, #28]
    14e6:	075b      	lsls	r3, r3, #29
    14e8:	d4fc      	bmi.n	14e4 <_i2c_m_sync_enable+0x54>
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    14ea:	2310      	movs	r3, #16
    14ec:	8363      	strh	r3, [r4, #26]
    14ee:	e7e9      	b.n	14c4 <_i2c_m_sync_enable+0x34>
	return ERR_NONE;
    14f0:	2000      	movs	r0, #0
}
    14f2:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    14f4:	2006      	movs	r0, #6
    14f6:	4240      	negs	r0, r0
	return _i2c_m_enable_implementation(i2c_dev->hw);
    14f8:	e7fb      	b.n	14f2 <_i2c_m_sync_enable+0x62>
    14fa:	46c0      	nop			; (mov r8, r8)
    14fc:	00005014 	.word	0x00005014
    1500:	00000524 	.word	0x00000524
    1504:	00000be1 	.word	0x00000be1
    1508:	000005f4 	.word	0x000005f4
    150c:	0000ffff 	.word	0x0000ffff

00001510 <_i2c_m_sync_transfer>:
{
    1510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1512:	0005      	movs	r5, r0
    1514:	000e      	movs	r6, r1
	void *   hw = i2c_dev->hw;
    1516:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    1518:	1e43      	subs	r3, r0, #1
    151a:	4198      	sbcs	r0, r3
    151c:	b2c0      	uxtb	r0, r0
    151e:	4a8d      	ldr	r2, [pc, #564]	; (1754 <_i2c_m_sync_transfer+0x244>)
    1520:	498d      	ldr	r1, [pc, #564]	; (1758 <_i2c_m_sync_transfer+0x248>)
    1522:	4f8e      	ldr	r7, [pc, #568]	; (175c <_i2c_m_sync_transfer+0x24c>)
    1524:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    1526:	6928      	ldr	r0, [r5, #16]
    1528:	1e43      	subs	r3, r0, #1
    152a:	4198      	sbcs	r0, r3
    152c:	b2c0      	uxtb	r0, r0
    152e:	22b8      	movs	r2, #184	; 0xb8
    1530:	00d2      	lsls	r2, r2, #3
    1532:	4989      	ldr	r1, [pc, #548]	; (1758 <_i2c_m_sync_transfer+0x248>)
    1534:	47b8      	blx	r7
	ASSERT(msg);
    1536:	0030      	movs	r0, r6
    1538:	1e43      	subs	r3, r0, #1
    153a:	4198      	sbcs	r0, r3
    153c:	b2c0      	uxtb	r0, r0
    153e:	4a88      	ldr	r2, [pc, #544]	; (1760 <_i2c_m_sync_transfer+0x250>)
    1540:	4985      	ldr	r1, [pc, #532]	; (1758 <_i2c_m_sync_transfer+0x248>)
    1542:	47b8      	blx	r7
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    1544:	886b      	ldrh	r3, [r5, #2]
    1546:	05db      	lsls	r3, r3, #23
    1548:	d500      	bpl.n	154c <_i2c_m_sync_transfer+0x3c>
    154a:	e0ff      	b.n	174c <_i2c_m_sync_transfer+0x23c>
	msg->flags |= I2C_M_BUSY;
    154c:	8873      	ldrh	r3, [r6, #2]
    154e:	2280      	movs	r2, #128	; 0x80
    1550:	0052      	lsls	r2, r2, #1
    1552:	4313      	orrs	r3, r2
    1554:	8073      	strh	r3, [r6, #2]
	i2c_dev->service.msg = *msg;
    1556:	002b      	movs	r3, r5
    1558:	0032      	movs	r2, r6
    155a:	ca83      	ldmia	r2!, {r0, r1, r7}
    155c:	c383      	stmia	r3!, {r0, r1, r7}
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    155e:	69e3      	ldr	r3, [r4, #28]
    1560:	075b      	lsls	r3, r3, #29
    1562:	d4fc      	bmi.n	155e <_i2c_m_sync_transfer+0x4e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    1564:	6862      	ldr	r2, [r4, #4]
    1566:	2380      	movs	r3, #128	; 0x80
    1568:	005b      	lsls	r3, r3, #1
    156a:	4313      	orrs	r3, r2
    156c:	6063      	str	r3, [r4, #4]
	ret = _sercom_i2c_sync_send_address(i2c_dev);
    156e:	0028      	movs	r0, r5
    1570:	4b7c      	ldr	r3, [pc, #496]	; (1764 <_i2c_m_sync_transfer+0x254>)
    1572:	4798      	blx	r3
	if (ret) {
    1574:	2800      	cmp	r0, #0
    1576:	d100      	bne.n	157a <_i2c_m_sync_transfer+0x6a>
    1578:	e091      	b.n	169e <_i2c_m_sync_transfer+0x18e>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    157a:	886b      	ldrh	r3, [r5, #2]
    157c:	4a7a      	ldr	r2, [pc, #488]	; (1768 <_i2c_m_sync_transfer+0x258>)
    157e:	4013      	ands	r3, r2
    1580:	806b      	strh	r3, [r5, #2]
}
    1582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return I2C_ERR_BUS;
    1584:	2005      	movs	r0, #5
    1586:	4240      	negs	r0, r0
    1588:	e09a      	b.n	16c0 <_i2c_m_sync_transfer+0x1b0>
			if (msg->flags & I2C_M_STOP) {
    158a:	8873      	ldrh	r3, [r6, #2]
    158c:	b21b      	sxth	r3, r3
    158e:	2b00      	cmp	r3, #0
    1590:	db04      	blt.n	159c <_i2c_m_sync_transfer+0x8c>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    1592:	886b      	ldrh	r3, [r5, #2]
    1594:	4a74      	ldr	r2, [pc, #464]	; (1768 <_i2c_m_sync_transfer+0x258>)
    1596:	4013      	ands	r3, r2
    1598:	806b      	strh	r3, [r5, #2]
			return ret;
    159a:	e7f2      	b.n	1582 <_i2c_m_sync_transfer+0x72>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    159c:	69e3      	ldr	r3, [r4, #28]
    159e:	075b      	lsls	r3, r3, #29
    15a0:	d4fc      	bmi.n	159c <_i2c_m_sync_transfer+0x8c>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    15a2:	6862      	ldr	r2, [r4, #4]
    15a4:	23c0      	movs	r3, #192	; 0xc0
    15a6:	029b      	lsls	r3, r3, #10
    15a8:	4313      	orrs	r3, r2
    15aa:	6063      	str	r3, [r4, #4]
    15ac:	e7f1      	b.n	1592 <_i2c_m_sync_transfer+0x82>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    15ae:	0753      	lsls	r3, r2, #29
    15b0:	d40e      	bmi.n	15d0 <_i2c_m_sync_transfer+0xc0>
			if (msg->flags & I2C_M_TEN) {
    15b2:	886b      	ldrh	r3, [r5, #2]
    15b4:	055b      	lsls	r3, r3, #21
    15b6:	d427      	bmi.n	1608 <_i2c_m_sync_transfer+0xf8>
			if (msg->len == 0) {
    15b8:	6868      	ldr	r0, [r5, #4]
    15ba:	2800      	cmp	r0, #0
    15bc:	d140      	bne.n	1640 <_i2c_m_sync_transfer+0x130>
				if (msg->flags & I2C_M_STOP) {
    15be:	886b      	ldrh	r3, [r5, #2]
    15c0:	b21b      	sxth	r3, r3
    15c2:	2b00      	cmp	r3, #0
    15c4:	db33      	blt.n	162e <_i2c_m_sync_transfer+0x11e>
				msg->flags &= ~I2C_M_BUSY;
    15c6:	886b      	ldrh	r3, [r5, #2]
    15c8:	4a67      	ldr	r2, [pc, #412]	; (1768 <_i2c_m_sync_transfer+0x258>)
    15ca:	4013      	ands	r3, r2
    15cc:	806b      	strh	r3, [r5, #2]
    15ce:	e066      	b.n	169e <_i2c_m_sync_transfer+0x18e>
				if (msg->len > 0) {
    15d0:	686b      	ldr	r3, [r5, #4]
    15d2:	2b00      	cmp	r3, #0
    15d4:	dd04      	ble.n	15e0 <_i2c_m_sync_transfer+0xd0>
					msg->flags |= I2C_M_FAIL;
    15d6:	886b      	ldrh	r3, [r5, #2]
    15d8:	2280      	movs	r2, #128	; 0x80
    15da:	0152      	lsls	r2, r2, #5
    15dc:	4313      	orrs	r3, r2
    15de:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    15e0:	886b      	ldrh	r3, [r5, #2]
    15e2:	b21b      	sxth	r3, r3
    15e4:	2b00      	cmp	r3, #0
    15e6:	db06      	blt.n	15f6 <_i2c_m_sync_transfer+0xe6>
				msg->flags &= ~I2C_M_BUSY;
    15e8:	886b      	ldrh	r3, [r5, #2]
    15ea:	4a5f      	ldr	r2, [pc, #380]	; (1768 <_i2c_m_sync_transfer+0x258>)
    15ec:	4013      	ands	r3, r2
    15ee:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    15f0:	2002      	movs	r0, #2
    15f2:	4240      	negs	r0, r0
    15f4:	e053      	b.n	169e <_i2c_m_sync_transfer+0x18e>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15f6:	69e3      	ldr	r3, [r4, #28]
    15f8:	075b      	lsls	r3, r3, #29
    15fa:	d4fc      	bmi.n	15f6 <_i2c_m_sync_transfer+0xe6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    15fc:	6862      	ldr	r2, [r4, #4]
    15fe:	23c0      	movs	r3, #192	; 0xc0
    1600:	029b      	lsls	r3, r3, #10
    1602:	4313      	orrs	r3, r2
    1604:	6063      	str	r3, [r4, #4]
    1606:	e7ef      	b.n	15e8 <_i2c_m_sync_transfer+0xd8>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    1608:	882b      	ldrh	r3, [r5, #0]
    160a:	121b      	asrs	r3, r3, #8
    160c:	005a      	lsls	r2, r3, #1
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    160e:	6a63      	ldr	r3, [r4, #36]	; 0x24
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    1610:	2180      	movs	r1, #128	; 0x80
    1612:	01c9      	lsls	r1, r1, #7
    1614:	4019      	ands	r1, r3
    1616:	2306      	movs	r3, #6
    1618:	4013      	ands	r3, r2
    161a:	430b      	orrs	r3, r1
				hri_sercomi2cm_write_ADDR_reg(hw,
    161c:	22f1      	movs	r2, #241	; 0xf1
    161e:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1620:	6263      	str	r3, [r4, #36]	; 0x24
				msg->flags &= ~I2C_M_TEN;
    1622:	886b      	ldrh	r3, [r5, #2]
    1624:	4a51      	ldr	r2, [pc, #324]	; (176c <_i2c_m_sync_transfer+0x25c>)
    1626:	4013      	ands	r3, r2
    1628:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    162a:	2000      	movs	r0, #0
    162c:	e037      	b.n	169e <_i2c_m_sync_transfer+0x18e>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    162e:	69e3      	ldr	r3, [r4, #28]
    1630:	075b      	lsls	r3, r3, #29
    1632:	d4fc      	bmi.n	162e <_i2c_m_sync_transfer+0x11e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1634:	6862      	ldr	r2, [r4, #4]
    1636:	23c0      	movs	r3, #192	; 0xc0
    1638:	029b      	lsls	r3, r3, #10
    163a:	4313      	orrs	r3, r2
    163c:	6063      	str	r3, [r4, #4]
    163e:	e7c2      	b.n	15c6 <_i2c_m_sync_transfer+0xb6>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    1640:	68ab      	ldr	r3, [r5, #8]
    1642:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    1644:	2328      	movs	r3, #40	; 0x28
    1646:	54e2      	strb	r2, [r4, r3]
				msg->buffer++;
    1648:	68ab      	ldr	r3, [r5, #8]
    164a:	3301      	adds	r3, #1
    164c:	60ab      	str	r3, [r5, #8]
				msg->len--;
    164e:	686b      	ldr	r3, [r5, #4]
    1650:	3b01      	subs	r3, #1
    1652:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    1654:	2000      	movs	r0, #0
    1656:	e022      	b.n	169e <_i2c_m_sync_transfer+0x18e>
	} else if (flags & SB_FLAG) {
    1658:	07bb      	lsls	r3, r7, #30
    165a:	d575      	bpl.n	1748 <_i2c_m_sync_transfer+0x238>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    165c:	686b      	ldr	r3, [r5, #4]
    165e:	2b00      	cmp	r3, #0
    1660:	d06a      	beq.n	1738 <_i2c_m_sync_transfer+0x228>
    1662:	0752      	lsls	r2, r2, #29
    1664:	d468      	bmi.n	1738 <_i2c_m_sync_transfer+0x228>
			msg->len--;
    1666:	3b01      	subs	r3, #1
    1668:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    166a:	2b00      	cmp	r3, #0
    166c:	d101      	bne.n	1672 <_i2c_m_sync_transfer+0x162>
    166e:	2900      	cmp	r1, #0
    1670:	d049      	beq.n	1706 <_i2c_m_sync_transfer+0x1f6>
    1672:	2b01      	cmp	r3, #1
    1674:	d045      	beq.n	1702 <_i2c_m_sync_transfer+0x1f2>
			if (msg->len == 0) {
    1676:	686b      	ldr	r3, [r5, #4]
    1678:	2b00      	cmp	r3, #0
    167a:	d107      	bne.n	168c <_i2c_m_sync_transfer+0x17c>
				if (msg->flags & I2C_M_STOP) {
    167c:	886b      	ldrh	r3, [r5, #2]
    167e:	b21b      	sxth	r3, r3
    1680:	2b00      	cmp	r3, #0
    1682:	db49      	blt.n	1718 <_i2c_m_sync_transfer+0x208>
				msg->flags &= ~I2C_M_BUSY;
    1684:	886b      	ldrh	r3, [r5, #2]
    1686:	4a38      	ldr	r2, [pc, #224]	; (1768 <_i2c_m_sync_transfer+0x258>)
    1688:	4013      	ands	r3, r2
    168a:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    168c:	68ab      	ldr	r3, [r5, #8]
    168e:	1c5a      	adds	r2, r3, #1
    1690:	60aa      	str	r2, [r5, #8]
	return ((Sercom *)hw)->I2CM.DATA.reg;
    1692:	2228      	movs	r2, #40	; 0x28
    1694:	5ca2      	ldrb	r2, [r4, r2]
    1696:	701a      	strb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1698:	2302      	movs	r3, #2
    169a:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    169c:	2000      	movs	r0, #0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    169e:	886b      	ldrh	r3, [r5, #2]
    16a0:	05db      	lsls	r3, r3, #23
    16a2:	d400      	bmi.n	16a6 <_i2c_m_sync_transfer+0x196>
    16a4:	e76d      	b.n	1582 <_i2c_m_sync_transfer+0x72>
	void *   hw      = i2c_dev->hw;
    16a6:	6928      	ldr	r0, [r5, #16]
	uint32_t timeout = 65535;
    16a8:	4a31      	ldr	r2, [pc, #196]	; (1770 <_i2c_m_sync_transfer+0x260>)
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    16aa:	7e03      	ldrb	r3, [r0, #24]
    16ac:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    16ae:	001f      	movs	r7, r3
		if (timeout-- == 0) {
    16b0:	1e51      	subs	r1, r2, #1
    16b2:	2a00      	cmp	r2, #0
    16b4:	d100      	bne.n	16b8 <_i2c_m_sync_transfer+0x1a8>
    16b6:	e765      	b.n	1584 <_i2c_m_sync_transfer+0x74>
    16b8:	000a      	movs	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    16ba:	079b      	lsls	r3, r3, #30
    16bc:	d0f5      	beq.n	16aa <_i2c_m_sync_transfer+0x19a>
	return I2C_OK;
    16be:	2000      	movs	r0, #0
		if (ret) {
    16c0:	2800      	cmp	r0, #0
    16c2:	d000      	beq.n	16c6 <_i2c_m_sync_transfer+0x1b6>
    16c4:	e761      	b.n	158a <_i2c_m_sync_transfer+0x7a>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    16c6:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    16c8:	0edb      	lsrs	r3, r3, #27
    16ca:	2101      	movs	r1, #1
    16cc:	4019      	ands	r1, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    16ce:	69e3      	ldr	r3, [r4, #28]
    16d0:	075b      	lsls	r3, r3, #29
    16d2:	d4fc      	bmi.n	16ce <_i2c_m_sync_transfer+0x1be>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    16d4:	8b62      	ldrh	r2, [r4, #26]
    16d6:	b292      	uxth	r2, r2
	if (flags & MB_FLAG) {
    16d8:	07fb      	lsls	r3, r7, #31
    16da:	d5bd      	bpl.n	1658 <_i2c_m_sync_transfer+0x148>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    16dc:	0793      	lsls	r3, r2, #30
    16de:	d400      	bmi.n	16e2 <_i2c_m_sync_transfer+0x1d2>
    16e0:	e765      	b.n	15ae <_i2c_m_sync_transfer+0x9e>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    16e2:	2301      	movs	r3, #1
    16e4:	7623      	strb	r3, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    16e6:	886b      	ldrh	r3, [r5, #2]
    16e8:	2180      	movs	r1, #128	; 0x80
    16ea:	0149      	lsls	r1, r1, #5
    16ec:	430b      	orrs	r3, r1
    16ee:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    16f0:	886b      	ldrh	r3, [r5, #2]
    16f2:	491d      	ldr	r1, [pc, #116]	; (1768 <_i2c_m_sync_transfer+0x258>)
    16f4:	400b      	ands	r3, r1
    16f6:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    16f8:	07d3      	lsls	r3, r2, #31
    16fa:	d522      	bpl.n	1742 <_i2c_m_sync_transfer+0x232>
				return I2C_ERR_BUS;
    16fc:	2005      	movs	r0, #5
    16fe:	4240      	negs	r0, r0
    1700:	e7cd      	b.n	169e <_i2c_m_sync_transfer+0x18e>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1702:	2900      	cmp	r1, #0
    1704:	d0b7      	beq.n	1676 <_i2c_m_sync_transfer+0x166>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1706:	69e3      	ldr	r3, [r4, #28]
    1708:	075b      	lsls	r3, r3, #29
    170a:	d4fc      	bmi.n	1706 <_i2c_m_sync_transfer+0x1f6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    170c:	6862      	ldr	r2, [r4, #4]
    170e:	2380      	movs	r3, #128	; 0x80
    1710:	02db      	lsls	r3, r3, #11
    1712:	4313      	orrs	r3, r2
    1714:	6063      	str	r3, [r4, #4]
    1716:	e7ae      	b.n	1676 <_i2c_m_sync_transfer+0x166>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1718:	69e3      	ldr	r3, [r4, #28]
    171a:	075b      	lsls	r3, r3, #29
    171c:	d4fc      	bmi.n	1718 <_i2c_m_sync_transfer+0x208>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    171e:	6863      	ldr	r3, [r4, #4]
    1720:	4a11      	ldr	r2, [pc, #68]	; (1768 <_i2c_m_sync_transfer+0x258>)
    1722:	4013      	ands	r3, r2
    1724:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1726:	69e3      	ldr	r3, [r4, #28]
    1728:	075b      	lsls	r3, r3, #29
    172a:	d4fc      	bmi.n	1726 <_i2c_m_sync_transfer+0x216>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    172c:	6862      	ldr	r2, [r4, #4]
    172e:	23c0      	movs	r3, #192	; 0xc0
    1730:	029b      	lsls	r3, r3, #10
    1732:	4313      	orrs	r3, r2
    1734:	6063      	str	r3, [r4, #4]
    1736:	e7a5      	b.n	1684 <_i2c_m_sync_transfer+0x174>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1738:	2302      	movs	r3, #2
    173a:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    173c:	2002      	movs	r0, #2
    173e:	4240      	negs	r0, r0
    1740:	e7ad      	b.n	169e <_i2c_m_sync_transfer+0x18e>
			return I2C_ERR_BAD_ADDRESS;
    1742:	2004      	movs	r0, #4
    1744:	4240      	negs	r0, r0
    1746:	e7aa      	b.n	169e <_i2c_m_sync_transfer+0x18e>
	return I2C_OK;
    1748:	2000      	movs	r0, #0
    174a:	e7a8      	b.n	169e <_i2c_m_sync_transfer+0x18e>
		return I2C_ERR_BUSY;
    174c:	2006      	movs	r0, #6
    174e:	4240      	negs	r0, r0
    1750:	e717      	b.n	1582 <_i2c_m_sync_transfer+0x72>
    1752:	46c0      	nop			; (mov r8, r8)
    1754:	000005bf 	.word	0x000005bf
    1758:	00005014 	.word	0x00005014
    175c:	00000be1 	.word	0x00000be1
    1760:	000005c1 	.word	0x000005c1
    1764:	000011b1 	.word	0x000011b1
    1768:	fffffeff 	.word	0xfffffeff
    176c:	fffffbff 	.word	0xfffffbff
    1770:	0000ffff 	.word	0x0000ffff

00001774 <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    1774:	4b0f      	ldr	r3, [pc, #60]	; (17b4 <_sysctrl_init_sources+0x40>)
    1776:	6a19      	ldr	r1, [r3, #32]
	tmp = (tmp & SYSCTRL_OSC8M_CALIB_Msk) >> SYSCTRL_OSC8M_CALIB_Pos;
    1778:	0c09      	lsrs	r1, r1, #16
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    177a:	6a1a      	ldr	r2, [r3, #32]

#if CONF_OSC8M_CONFIG == 1
	calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);

	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    177c:	0f92      	lsrs	r2, r2, #30
    177e:	0792      	lsls	r2, r2, #30
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
    1780:	0409      	lsls	r1, r1, #16
    1782:	480d      	ldr	r0, [pc, #52]	; (17b8 <_sysctrl_init_sources+0x44>)
    1784:	4001      	ands	r1, r0
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    1786:	430a      	orrs	r2, r1
	hri_sysctrl_write_OSC8M_reg(hw,
    1788:	490c      	ldr	r1, [pc, #48]	; (17bc <_sysctrl_init_sources+0x48>)
    178a:	430a      	orrs	r2, r1
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
    178c:	621a      	str	r2, [r3, #32]
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    178e:	699a      	ldr	r2, [r3, #24]
    1790:	2102      	movs	r1, #2
    1792:	430a      	orrs	r2, r1
    1794:	619a      	str	r2, [r3, #24]
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
    1796:	7f1a      	ldrb	r2, [r3, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
    1798:	311d      	adds	r1, #29
    179a:	400a      	ands	r2, r1
	((Sysctrl *)hw)->OSCULP32K.reg = data;
    179c:	771a      	strb	r2, [r3, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY) >> SYSCTRL_PCLKSR_OSC32KRDY_Pos;
}

static inline bool hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(const void *const hw)
{
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
    179e:	4b05      	ldr	r3, [pc, #20]	; (17b4 <_sysctrl_init_sources+0x40>)
    17a0:	68db      	ldr	r3, [r3, #12]
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
    17a2:	071b      	lsls	r3, r3, #28
    17a4:	d5fb      	bpl.n	179e <_sysctrl_init_sources+0x2a>
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
    17a6:	4a03      	ldr	r2, [pc, #12]	; (17b4 <_sysctrl_init_sources+0x40>)
    17a8:	6a13      	ldr	r3, [r2, #32]
    17aa:	2180      	movs	r1, #128	; 0x80
    17ac:	430b      	orrs	r3, r1
    17ae:	6213      	str	r3, [r2, #32]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
    17b0:	4770      	bx	lr
    17b2:	46c0      	nop			; (mov r8, r8)
    17b4:	40000800 	.word	0x40000800
    17b8:	0fff0000 	.word	0x0fff0000
    17bc:	00000302 	.word	0x00000302

000017c0 <_sysctrl_init_referenced_generators>:
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
    17c0:	4a02      	ldr	r2, [pc, #8]	; (17cc <_sysctrl_init_referenced_generators+0xc>)
    17c2:	6993      	ldr	r3, [r2, #24]
    17c4:	2102      	movs	r1, #2
    17c6:	438b      	bics	r3, r1
    17c8:	6193      	str	r3, [r2, #24]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
    17ca:	4770      	bx	lr
    17cc:	40000800 	.word	0x40000800

000017d0 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    17d0:	4b02      	ldr	r3, [pc, #8]	; (17dc <_system_time_init+0xc>)
    17d2:	4a03      	ldr	r2, [pc, #12]	; (17e0 <_system_time_init+0x10>)
    17d4:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    17d6:	2205      	movs	r2, #5
    17d8:	601a      	str	r2, [r3, #0]
	                | (1 << SysTick_CTRL_CLKSOURCE_Pos);
}
    17da:	4770      	bx	lr
    17dc:	e000e010 	.word	0xe000e010
    17e0:	00ffffff 	.word	0x00ffffff

000017e4 <_delay_init>:
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    17e4:	b510      	push	{r4, lr}
	_system_time_init(hw);
    17e6:	4b01      	ldr	r3, [pc, #4]	; (17ec <_delay_init+0x8>)
    17e8:	4798      	blx	r3
}
    17ea:	bd10      	pop	{r4, pc}
    17ec:	000017d1 	.word	0x000017d1

000017f0 <lightSensor_ADC_conversion_callback>:
 * Faz a conversão analógico digital do sensor de luz e avisa quando terminar 
 */
volatile bool conversion_done = false;

static void lightSensor_ADC_conversion_callback(const struct adc_async_descriptor *const descr, const uint8_t channel) {
	conversion_done = true;
    17f0:	2201      	movs	r2, #1
    17f2:	4b01      	ldr	r3, [pc, #4]	; (17f8 <lightSensor_ADC_conversion_callback+0x8>)
    17f4:	701a      	strb	r2, [r3, #0]
}
    17f6:	4770      	bx	lr
    17f8:	200000a0 	.word	0x200000a0

000017fc <IO_SENSOR_INIT>:
void IO_SENSOR_INIT(void){
    17fc:	b570      	push	{r4, r5, r6, lr}
   /* Inicialização parâmetros sensor de luz */
   adc_async_register_callback(&IO_SENSOR_ADC, 0, ADC_ASYNC_CONVERT_CB, lightSensor_ADC_conversion_callback);
    17fe:	4c0f      	ldr	r4, [pc, #60]	; (183c <IO_SENSOR_INIT+0x40>)
    1800:	4b0f      	ldr	r3, [pc, #60]	; (1840 <IO_SENSOR_INIT+0x44>)
    1802:	2200      	movs	r2, #0
    1804:	2100      	movs	r1, #0
    1806:	0020      	movs	r0, r4
    1808:	4d0e      	ldr	r5, [pc, #56]	; (1844 <IO_SENSOR_INIT+0x48>)
    180a:	47a8      	blx	r5
   adc_async_enable_channel(&IO_SENSOR_ADC, 0);
    180c:	2100      	movs	r1, #0
    180e:	0020      	movs	r0, r4
    1810:	4b0d      	ldr	r3, [pc, #52]	; (1848 <IO_SENSOR_INIT+0x4c>)
    1812:	4798      	blx	r3
   adc_async_start_conversion(&IO_SENSOR_ADC);
    1814:	0020      	movs	r0, r4
    1816:	4b0d      	ldr	r3, [pc, #52]	; (184c <IO_SENSOR_INIT+0x50>)
    1818:	4798      	blx	r3
   
   /* Inicialização parâmetros USART */
   usart_sync_get_io_descriptor(&TARGETIO, &TARGETIO_DEBUG);
    181a:	490d      	ldr	r1, [pc, #52]	; (1850 <IO_SENSOR_INIT+0x54>)
    181c:	480d      	ldr	r0, [pc, #52]	; (1854 <IO_SENSOR_INIT+0x58>)
    181e:	4b0e      	ldr	r3, [pc, #56]	; (1858 <IO_SENSOR_INIT+0x5c>)
    1820:	4798      	blx	r3
   
   /* Inicialização parâmetros do sensor de temperatura */
   i2c_m_sync_enable(&I2C_INSTANCE);
    1822:	4c0e      	ldr	r4, [pc, #56]	; (185c <IO_SENSOR_INIT+0x60>)
    1824:	0020      	movs	r0, r4
    1826:	4b0e      	ldr	r3, [pc, #56]	; (1860 <IO_SENSOR_INIT+0x64>)
    1828:	4798      	blx	r3
   AT30TSE75X = at30tse75x_construct(&AT30TSE75X_descr.parent, &I2C_INSTANCE, CONF_AT30TSE75X_RESOLUTION);
    182a:	2202      	movs	r2, #2
    182c:	0021      	movs	r1, r4
    182e:	480d      	ldr	r0, [pc, #52]	; (1864 <IO_SENSOR_INIT+0x68>)
    1830:	3004      	adds	r0, #4
    1832:	4b0d      	ldr	r3, [pc, #52]	; (1868 <IO_SENSOR_INIT+0x6c>)
    1834:	4798      	blx	r3
    1836:	4b0d      	ldr	r3, [pc, #52]	; (186c <IO_SENSOR_INIT+0x70>)
    1838:	6018      	str	r0, [r3, #0]
}
    183a:	bd70      	pop	{r4, r5, r6, pc}
    183c:	200000e0 	.word	0x200000e0
    1840:	000017f1 	.word	0x000017f1
    1844:	00000775 	.word	0x00000775
    1848:	00000735 	.word	0x00000735
    184c:	000008c9 	.word	0x000008c9
    1850:	2000012c 	.word	0x2000012c
    1854:	200000bc 	.word	0x200000bc
    1858:	00000bb1 	.word	0x00000bb1
    185c:	2000010c 	.word	0x2000010c
    1860:	000009c9 	.word	0x000009c9
    1864:	200000a0 	.word	0x200000a0
    1868:	000001e5 	.word	0x000001e5
    186c:	20000130 	.word	0x20000130

00001870 <readLightSensor>:
}

/**
 * Le o valor digital do sensor de luz após passar pelo ADC e calcula e entrega a iluminancia com base nas caracteristicas elétricas do sensor
 */
float readLightSensor(void){
    1870:	b570      	push	{r4, r5, r6, lr}
    1872:	b082      	sub	sp, #8
	uint8_t IO_SENSOR_VALUE;  //Armazena o valor lido do sensor de luz
	float IO_SENSOR_VOLTAGE; //Armazena a tensão medida pelo sensor
	float IO_ILUMINANCE;    //Representa a iluminância calculada com base nos valores medidos
	
	/* Faz a conversão AD do sensor de luz*/
	adc_async_start_conversion(&IO_SENSOR_ADC);
    1874:	4814      	ldr	r0, [pc, #80]	; (18c8 <readLightSensor+0x58>)
    1876:	4b15      	ldr	r3, [pc, #84]	; (18cc <readLightSensor+0x5c>)
    1878:	4798      	blx	r3
	while(!conversion_done){}
    187a:	4b15      	ldr	r3, [pc, #84]	; (18d0 <readLightSensor+0x60>)
    187c:	781b      	ldrb	r3, [r3, #0]
    187e:	2b00      	cmp	r3, #0
    1880:	d0fb      	beq.n	187a <readLightSensor+0xa>
	adc_async_read_channel(&IO_SENSOR_ADC, 0, &IO_SENSOR_VALUE, 1);
    1882:	466b      	mov	r3, sp
    1884:	1ddc      	adds	r4, r3, #7
    1886:	2301      	movs	r3, #1
    1888:	0022      	movs	r2, r4
    188a:	2100      	movs	r1, #0
    188c:	480e      	ldr	r0, [pc, #56]	; (18c8 <readLightSensor+0x58>)
    188e:	4d11      	ldr	r5, [pc, #68]	; (18d4 <readLightSensor+0x64>)
    1890:	47a8      	blx	r5
	
	/* Faz a definição dos valores de tensão lidos do sensor a partir dos dados quantizados do ADC*/
	IO_SENSOR_VOLTAGE = IO_SENSOR_VALUE * VCC_TARGET / 255;
    1892:	7820      	ldrb	r0, [r4, #0]
    1894:	4b10      	ldr	r3, [pc, #64]	; (18d8 <readLightSensor+0x68>)
    1896:	4798      	blx	r3
    1898:	4d10      	ldr	r5, [pc, #64]	; (18dc <readLightSensor+0x6c>)
    189a:	4a11      	ldr	r2, [pc, #68]	; (18e0 <readLightSensor+0x70>)
    189c:	4b11      	ldr	r3, [pc, #68]	; (18e4 <readLightSensor+0x74>)
    189e:	47a8      	blx	r5
    18a0:	2200      	movs	r2, #0
    18a2:	4b11      	ldr	r3, [pc, #68]	; (18e8 <readLightSensor+0x78>)
    18a4:	4c11      	ldr	r4, [pc, #68]	; (18ec <readLightSensor+0x7c>)
    18a6:	47a0      	blx	r4
    18a8:	4c11      	ldr	r4, [pc, #68]	; (18f0 <readLightSensor+0x80>)
    18aa:	47a0      	blx	r4
	
	/* Calcula a iluminancia com base na diferença entre a tensão de referência e a tensão medida,
	 considerando a relação entre a corrente do fototransistor e a iluminância*/
	IO_ILUMINANCE = (VCC_TARGET - IO_SENSOR_VOLTAGE) * 200;
    18ac:	4b11      	ldr	r3, [pc, #68]	; (18f4 <readLightSensor+0x84>)
    18ae:	4798      	blx	r3
    18b0:	0002      	movs	r2, r0
    18b2:	000b      	movs	r3, r1
    18b4:	480a      	ldr	r0, [pc, #40]	; (18e0 <readLightSensor+0x70>)
    18b6:	490b      	ldr	r1, [pc, #44]	; (18e4 <readLightSensor+0x74>)
    18b8:	4e0f      	ldr	r6, [pc, #60]	; (18f8 <readLightSensor+0x88>)
    18ba:	47b0      	blx	r6
    18bc:	2200      	movs	r2, #0
    18be:	4b0f      	ldr	r3, [pc, #60]	; (18fc <readLightSensor+0x8c>)
    18c0:	47a8      	blx	r5
    18c2:	47a0      	blx	r4
	
	return IO_ILUMINANCE;
}
    18c4:	b002      	add	sp, #8
    18c6:	bd70      	pop	{r4, r5, r6, pc}
    18c8:	200000e0 	.word	0x200000e0
    18cc:	000008c9 	.word	0x000008c9
    18d0:	200000a0 	.word	0x200000a0
    18d4:	000007f1 	.word	0x000007f1
    18d8:	000036e9 	.word	0x000036e9
    18dc:	00002bbd 	.word	0x00002bbd
    18e0:	66666666 	.word	0x66666666
    18e4:	400a6666 	.word	0x400a6666
    18e8:	406fe000 	.word	0x406fe000
    18ec:	00002555 	.word	0x00002555
    18f0:	00003811 	.word	0x00003811
    18f4:	0000376d 	.word	0x0000376d
    18f8:	000030bd 	.word	0x000030bd
    18fc:	40690000 	.word	0x40690000

00001900 <readTemperatureSensor>:

uint16_t readTemperatureSensor(void){
    1900:	b510      	push	{r4, lr}
	return (uint16_t)temperature_sensor_read(AT30TSE75X);
    1902:	4b04      	ldr	r3, [pc, #16]	; (1914 <readTemperatureSensor+0x14>)
    1904:	6818      	ldr	r0, [r3, #0]
    1906:	4b04      	ldr	r3, [pc, #16]	; (1918 <readTemperatureSensor+0x18>)
    1908:	4798      	blx	r3
    190a:	4b04      	ldr	r3, [pc, #16]	; (191c <readTemperatureSensor+0x1c>)
    190c:	4798      	blx	r3
    190e:	b280      	uxth	r0, r0
}
    1910:	bd10      	pop	{r4, pc}
    1912:	46c0      	nop			; (mov r8, r8)
    1914:	20000130 	.word	0x20000130
    1918:	00001b4b 	.word	0x00001b4b
    191c:	00001e41 	.word	0x00001e41

00001920 <IO1X_LED_ON>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1920:	2280      	movs	r2, #128	; 0x80
    1922:	02d2      	lsls	r2, r2, #11
    1924:	23c0      	movs	r3, #192	; 0xc0
    1926:	05db      	lsls	r3, r3, #23
    1928:	615a      	str	r2, [r3, #20]
/**
 * Liga o LED da placa de expansão IO1X
 */
void IO1X_LED_ON(void){
	gpio_set_pin_level(LED, false);
}
    192a:	4770      	bx	lr

0000192c <floatToString>:
/**
 * Converte um número float em string com a precisão informada
 * É usada para poder printar valor float em tela usando o sprintf
 * O compilador usado não aceita float no sprintf
 */
void floatToString(float num, char* str, int precision) {
    192c:	b5f0      	push	{r4, r5, r6, r7, lr}
    192e:	46de      	mov	lr, fp
    1930:	4647      	mov	r7, r8
    1932:	b580      	push	{r7, lr}
    1934:	b083      	sub	sp, #12
    1936:	9001      	str	r0, [sp, #4]
    1938:	000f      	movs	r7, r1
    193a:	4693      	mov	fp, r2
	int i = 0;
	int integralPart = (int)num;
    193c:	4b27      	ldr	r3, [pc, #156]	; (19dc <floatToString+0xb0>)
    193e:	4798      	blx	r3
    1940:	9000      	str	r0, [sp, #0]
    1942:	0004      	movs	r4, r0
	int i = 0;
    1944:	2300      	movs	r3, #0
    1946:	4698      	mov	r8, r3
    1948:	e000      	b.n	194c <floatToString+0x20>
	
	/* Converte a parte inteira para string */
	do {
		str[i++] = integralPart % 10 + '0';
    194a:	46b0      	mov	r8, r6
    194c:	4643      	mov	r3, r8
    194e:	1c5e      	adds	r6, r3, #1
    1950:	18fd      	adds	r5, r7, r3
    1952:	210a      	movs	r1, #10
    1954:	0020      	movs	r0, r4
    1956:	4b22      	ldr	r3, [pc, #136]	; (19e0 <floatToString+0xb4>)
    1958:	4798      	blx	r3
    195a:	3130      	adds	r1, #48	; 0x30
    195c:	7029      	strb	r1, [r5, #0]
		integralPart /= 10;
    195e:	210a      	movs	r1, #10
    1960:	0020      	movs	r0, r4
    1962:	4b20      	ldr	r3, [pc, #128]	; (19e4 <floatToString+0xb8>)
    1964:	4798      	blx	r3
    1966:	1e04      	subs	r4, r0, #0
	} while (integralPart > 0);
    1968:	dcef      	bgt.n	194a <floatToString+0x1e>
    196a:	2200      	movs	r2, #0
    196c:	e008      	b.n	1980 <floatToString+0x54>
	
	/* Inverte a string da parte inteira */
	int j;
	int len = i;
	for (j = 0; j < len / 2; j++) {
		char temp = str[j];
    196e:	18b9      	adds	r1, r7, r2
    1970:	7808      	ldrb	r0, [r1, #0]
		str[j] = str[len - j - 1];
    1972:	1ab3      	subs	r3, r6, r2
    1974:	3b01      	subs	r3, #1
    1976:	18fb      	adds	r3, r7, r3
    1978:	781c      	ldrb	r4, [r3, #0]
    197a:	700c      	strb	r4, [r1, #0]
		str[len - j - 1] = temp;
    197c:	7018      	strb	r0, [r3, #0]
	for (j = 0; j < len / 2; j++) {
    197e:	3201      	adds	r2, #1
    1980:	0ff3      	lsrs	r3, r6, #31
    1982:	199b      	adds	r3, r3, r6
    1984:	105b      	asrs	r3, r3, #1
    1986:	429a      	cmp	r2, r3
    1988:	dbf1      	blt.n	196e <floatToString+0x42>
	}
	
	/* Adiciona ponto decimal */
	str[i++] = '.';
    198a:	4644      	mov	r4, r8
    198c:	3402      	adds	r4, #2
    198e:	232e      	movs	r3, #46	; 0x2e
    1990:	55bb      	strb	r3, [r7, r6]
	
	/* Converte a parte fracionária para string */
	float fractionalPart = num - (int)num;
    1992:	9800      	ldr	r0, [sp, #0]
    1994:	4b14      	ldr	r3, [pc, #80]	; (19e8 <floatToString+0xbc>)
    1996:	4798      	blx	r3
    1998:	1c01      	adds	r1, r0, #0
    199a:	9801      	ldr	r0, [sp, #4]
    199c:	4b13      	ldr	r3, [pc, #76]	; (19ec <floatToString+0xc0>)
    199e:	4798      	blx	r3
	int k;
	for (k = 0; k < precision; k++) {
    19a0:	2600      	movs	r6, #0
    19a2:	e011      	b.n	19c8 <floatToString+0x9c>
		fractionalPart *= 10;
    19a4:	4912      	ldr	r1, [pc, #72]	; (19f0 <floatToString+0xc4>)
    19a6:	4b13      	ldr	r3, [pc, #76]	; (19f4 <floatToString+0xc8>)
    19a8:	4798      	blx	r3
		int digit = (int)fractionalPart;
    19aa:	9000      	str	r0, [sp, #0]
    19ac:	4b0b      	ldr	r3, [pc, #44]	; (19dc <floatToString+0xb0>)
    19ae:	4798      	blx	r3
		str[i++] = digit + '0';
    19b0:	1c65      	adds	r5, r4, #1
    19b2:	0003      	movs	r3, r0
    19b4:	3330      	adds	r3, #48	; 0x30
    19b6:	553b      	strb	r3, [r7, r4]
		fractionalPart -= digit;
    19b8:	4b0b      	ldr	r3, [pc, #44]	; (19e8 <floatToString+0xbc>)
    19ba:	4798      	blx	r3
    19bc:	1c01      	adds	r1, r0, #0
    19be:	9800      	ldr	r0, [sp, #0]
    19c0:	4b0a      	ldr	r3, [pc, #40]	; (19ec <floatToString+0xc0>)
    19c2:	4798      	blx	r3
	for (k = 0; k < precision; k++) {
    19c4:	3601      	adds	r6, #1
		str[i++] = digit + '0';
    19c6:	002c      	movs	r4, r5
	for (k = 0; k < precision; k++) {
    19c8:	455e      	cmp	r6, fp
    19ca:	dbeb      	blt.n	19a4 <floatToString+0x78>
	}
	
	/* Adiciona caractere de término */
	str[i] = '\0';
    19cc:	193c      	adds	r4, r7, r4
    19ce:	2200      	movs	r2, #0
    19d0:	7022      	strb	r2, [r4, #0]
}
    19d2:	b003      	add	sp, #12
    19d4:	bc0c      	pop	{r2, r3}
    19d6:	4690      	mov	r8, r2
    19d8:	469b      	mov	fp, r3
    19da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19dc:	000023e9 	.word	0x000023e9
    19e0:	00001e35 	.word	0x00001e35
    19e4:	00001c69 	.word	0x00001c69
    19e8:	00002429 	.word	0x00002429
    19ec:	000020b1 	.word	0x000020b1
    19f0:	41200000 	.word	0x41200000
    19f4:	00001e71 	.word	0x00001e71

000019f8 <main>:
#include <atmel_start.h>
#include <stdio.h>
#include <IO1_drivers.h> // Inclui os arquivos de função dos sensores da placa IO1X Plained

int main(void)
{
    19f8:	b530      	push	{r4, r5, lr}
    19fa:	b08b      	sub	sp, #44	; 0x2c
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    19fc:	4b0e      	ldr	r3, [pc, #56]	; (1a38 <main+0x40>)
    19fe:	4798      	blx	r3
	IO_SENSOR_INIT();
    1a00:	4b0e      	ldr	r3, [pc, #56]	; (1a3c <main+0x44>)
    1a02:	4798      	blx	r3
	char message[15]; // Mensagem a ser enviada pela serial para o terminal
	
	while (1) {
				
			//Liga LED da placa de expansão
			IO1X_LED_ON();
    1a04:	4b0e      	ldr	r3, [pc, #56]	; (1a40 <main+0x48>)
    1a06:	4798      	blx	r3
			
			 // Leitura e envio da iluminância calculada
			float light_sensor = readLightSensor(); // Iluminância medida pelo sensor de luz
    1a08:	4b0e      	ldr	r3, [pc, #56]	; (1a44 <main+0x4c>)
    1a0a:	4798      	blx	r3
			char iluminance_str[20];
			floatToString(light_sensor, iluminance_str, 4);
    1a0c:	2204      	movs	r2, #4
    1a0e:	a901      	add	r1, sp, #4
    1a10:	4b0d      	ldr	r3, [pc, #52]	; (1a48 <main+0x50>)
    1a12:	4798      	blx	r3
			
			sprintf(message, "Iluminancia: %s lux\r\n", iluminance_str);
    1a14:	aa01      	add	r2, sp, #4
    1a16:	490d      	ldr	r1, [pc, #52]	; (1a4c <main+0x54>)
    1a18:	a806      	add	r0, sp, #24
    1a1a:	4d0d      	ldr	r5, [pc, #52]	; (1a50 <main+0x58>)
    1a1c:	47a8      	blx	r5
			printf(message);
    1a1e:	a806      	add	r0, sp, #24
    1a20:	4c0c      	ldr	r4, [pc, #48]	; (1a54 <main+0x5c>)
    1a22:	47a0      	blx	r4
			
			// Leitura e envio da temperatura
			uint16_t temperature = readTemperatureSensor(); // Temperatura medida pelo sensor
    1a24:	4b0c      	ldr	r3, [pc, #48]	; (1a58 <main+0x60>)
    1a26:	4798      	blx	r3
			sprintf(message, "Temperatura: %d C\r\n", temperature);
    1a28:	0402      	lsls	r2, r0, #16
    1a2a:	0c12      	lsrs	r2, r2, #16
    1a2c:	490b      	ldr	r1, [pc, #44]	; (1a5c <main+0x64>)
    1a2e:	a806      	add	r0, sp, #24
    1a30:	47a8      	blx	r5
			printf(message);
    1a32:	a806      	add	r0, sp, #24
    1a34:	47a0      	blx	r4
    1a36:	e7e5      	b.n	1a04 <main+0xc>
    1a38:	00000235 	.word	0x00000235
    1a3c:	000017fd 	.word	0x000017fd
    1a40:	00001921 	.word	0x00001921
    1a44:	00001871 	.word	0x00001871
    1a48:	0000192d 	.word	0x0000192d
    1a4c:	00005030 	.word	0x00005030
    1a50:	00003d1d 	.word	0x00003d1d
    1a54:	00003b7d 	.word	0x00003b7d
    1a58:	00001901 	.word	0x00001901
    1a5c:	00005048 	.word	0x00005048

00001a60 <_read>:
#include <stdio.h>

int __attribute__((weak)) _read(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
    1a60:	b510      	push	{r4, lr}
    1a62:	000b      	movs	r3, r1
	int n = 0;

	if (file != 0) {
    1a64:	2800      	cmp	r0, #0
    1a66:	d109      	bne.n	1a7c <_read+0x1c>
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    1a68:	0011      	movs	r1, r2
    1a6a:	0018      	movs	r0, r3
    1a6c:	4b05      	ldr	r3, [pc, #20]	; (1a84 <_read+0x24>)
    1a6e:	4798      	blx	r3
	if (n < 0) {
    1a70:	2800      	cmp	r0, #0
    1a72:	db00      	blt.n	1a76 <_read+0x16>
		return -1;
	}

	return n;
}
    1a74:	bd10      	pop	{r4, pc}
		return -1;
    1a76:	2001      	movs	r0, #1
    1a78:	4240      	negs	r0, r0
    1a7a:	e7fb      	b.n	1a74 <_read+0x14>
		return -1;
    1a7c:	2001      	movs	r0, #1
    1a7e:	4240      	negs	r0, r0
    1a80:	e7f8      	b.n	1a74 <_read+0x14>
    1a82:	46c0      	nop			; (mov r8, r8)
    1a84:	00001add 	.word	0x00001add

00001a88 <_write>:
#include <stdio.h>

int __attribute__((weak)) _write(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
    1a88:	b510      	push	{r4, lr}
    1a8a:	000b      	movs	r3, r1
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    1a8c:	3801      	subs	r0, #1
    1a8e:	2802      	cmp	r0, #2
    1a90:	d809      	bhi.n	1aa6 <_write+0x1e>
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    1a92:	0011      	movs	r1, r2
    1a94:	0018      	movs	r0, r3
    1a96:	4b05      	ldr	r3, [pc, #20]	; (1aac <_write+0x24>)
    1a98:	4798      	blx	r3
	if (n < 0) {
    1a9a:	2800      	cmp	r0, #0
    1a9c:	db00      	blt.n	1aa0 <_write+0x18>
		return -1;
	}

	return n;
}
    1a9e:	bd10      	pop	{r4, pc}
		return -1;
    1aa0:	2001      	movs	r0, #1
    1aa2:	4240      	negs	r0, r0
    1aa4:	e7fb      	b.n	1a9e <_write+0x16>
		return -1;
    1aa6:	2001      	movs	r0, #1
    1aa8:	4240      	negs	r0, r0
    1aaa:	e7f8      	b.n	1a9e <_write+0x16>
    1aac:	00001b01 	.word	0x00001b01

00001ab0 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    1ab0:	b570      	push	{r4, r5, r6, lr}
    1ab2:	0006      	movs	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    1ab4:	4d06      	ldr	r5, [pc, #24]	; (1ad0 <stdio_io_init+0x20>)
    1ab6:	682b      	ldr	r3, [r5, #0]
    1ab8:	6898      	ldr	r0, [r3, #8]
    1aba:	2100      	movs	r1, #0
    1abc:	4c05      	ldr	r4, [pc, #20]	; (1ad4 <stdio_io_init+0x24>)
    1abe:	47a0      	blx	r4
	setbuf(stdin, NULL);
    1ac0:	682b      	ldr	r3, [r5, #0]
    1ac2:	6858      	ldr	r0, [r3, #4]
    1ac4:	2100      	movs	r1, #0
    1ac6:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    1ac8:	4b03      	ldr	r3, [pc, #12]	; (1ad8 <stdio_io_init+0x28>)
    1aca:	601e      	str	r6, [r3, #0]
}
    1acc:	bd70      	pop	{r4, r5, r6, pc}
    1ace:	46c0      	nop			; (mov r8, r8)
    1ad0:	20000000 	.word	0x20000000
    1ad4:	00003bb1 	.word	0x00003bb1
    1ad8:	200000b0 	.word	0x200000b0

00001adc <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    1adc:	b510      	push	{r4, lr}
    1ade:	0004      	movs	r4, r0
	if (stdio_io == NULL) {
    1ae0:	4b05      	ldr	r3, [pc, #20]	; (1af8 <stdio_io_read+0x1c>)
    1ae2:	6818      	ldr	r0, [r3, #0]
    1ae4:	2800      	cmp	r0, #0
    1ae6:	d004      	beq.n	1af2 <stdio_io_read+0x16>
		return 0;
	}
	return io_read(stdio_io, buf, len);
    1ae8:	b28a      	uxth	r2, r1
    1aea:	0021      	movs	r1, r4
    1aec:	4b03      	ldr	r3, [pc, #12]	; (1afc <stdio_io_read+0x20>)
    1aee:	4798      	blx	r3
}
    1af0:	bd10      	pop	{r4, pc}
		return 0;
    1af2:	2000      	movs	r0, #0
    1af4:	e7fc      	b.n	1af0 <stdio_io_read+0x14>
    1af6:	46c0      	nop			; (mov r8, r8)
    1af8:	200000b0 	.word	0x200000b0
    1afc:	00000a21 	.word	0x00000a21

00001b00 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    1b00:	b510      	push	{r4, lr}
    1b02:	0004      	movs	r4, r0
	if (stdio_io == NULL) {
    1b04:	4b05      	ldr	r3, [pc, #20]	; (1b1c <stdio_io_write+0x1c>)
    1b06:	6818      	ldr	r0, [r3, #0]
    1b08:	2800      	cmp	r0, #0
    1b0a:	d004      	beq.n	1b16 <stdio_io_write+0x16>
		return 0;
	}
	return io_write(stdio_io, buf, len);
    1b0c:	b28a      	uxth	r2, r1
    1b0e:	0021      	movs	r1, r4
    1b10:	4b03      	ldr	r3, [pc, #12]	; (1b20 <stdio_io_write+0x20>)
    1b12:	4798      	blx	r3
}
    1b14:	bd10      	pop	{r4, pc}
		return 0;
    1b16:	2000      	movs	r0, #0
    1b18:	e7fc      	b.n	1b14 <stdio_io_write+0x14>
    1b1a:	46c0      	nop			; (mov r8, r8)
    1b1c:	200000b0 	.word	0x200000b0
    1b20:	000009e9 	.word	0x000009e9

00001b24 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    1b24:	b510      	push	{r4, lr}

	usart_sync_enable(&TARGETIO);
    1b26:	4c04      	ldr	r4, [pc, #16]	; (1b38 <stdio_redirect_init+0x14>)
    1b28:	0020      	movs	r0, r4
    1b2a:	4b04      	ldr	r3, [pc, #16]	; (1b3c <stdio_redirect_init+0x18>)
    1b2c:	4798      	blx	r3
	stdio_io_init(&TARGETIO.io);
    1b2e:	0020      	movs	r0, r4
    1b30:	4b03      	ldr	r3, [pc, #12]	; (1b40 <stdio_redirect_init+0x1c>)
    1b32:	4798      	blx	r3
}
    1b34:	bd10      	pop	{r4, pc}
    1b36:	46c0      	nop			; (mov r8, r8)
    1b38:	200000bc 	.word	0x200000bc
    1b3c:	00000b85 	.word	0x00000b85
    1b40:	00001ab1 	.word	0x00001ab1

00001b44 <temperature_sensor_construct>:
 * \brief Construct abstract temperature sensor
 */
struct temperature_sensor *temperature_sensor_construct(struct temperature_sensor *const me, void *const io,
                                                        const struct temperature_sensor_interface *const interface)
{
	me->io        = io;
    1b44:	6001      	str	r1, [r0, #0]
	me->interface = interface;
    1b46:	6042      	str	r2, [r0, #4]

	return me;
}
    1b48:	4770      	bx	lr

00001b4a <temperature_sensor_read>:

/**
 * \brief Read temperature from the given sensor
 */
float temperature_sensor_read(const struct temperature_sensor *const me)
{
    1b4a:	b510      	push	{r4, lr}
	return me->interface->read(me);
    1b4c:	6843      	ldr	r3, [r0, #4]
    1b4e:	681b      	ldr	r3, [r3, #0]
    1b50:	4798      	blx	r3
}
    1b52:	bd10      	pop	{r4, pc}

00001b54 <__udivsi3>:
    1b54:	2200      	movs	r2, #0
    1b56:	0843      	lsrs	r3, r0, #1
    1b58:	428b      	cmp	r3, r1
    1b5a:	d374      	bcc.n	1c46 <__udivsi3+0xf2>
    1b5c:	0903      	lsrs	r3, r0, #4
    1b5e:	428b      	cmp	r3, r1
    1b60:	d35f      	bcc.n	1c22 <__udivsi3+0xce>
    1b62:	0a03      	lsrs	r3, r0, #8
    1b64:	428b      	cmp	r3, r1
    1b66:	d344      	bcc.n	1bf2 <__udivsi3+0x9e>
    1b68:	0b03      	lsrs	r3, r0, #12
    1b6a:	428b      	cmp	r3, r1
    1b6c:	d328      	bcc.n	1bc0 <__udivsi3+0x6c>
    1b6e:	0c03      	lsrs	r3, r0, #16
    1b70:	428b      	cmp	r3, r1
    1b72:	d30d      	bcc.n	1b90 <__udivsi3+0x3c>
    1b74:	22ff      	movs	r2, #255	; 0xff
    1b76:	0209      	lsls	r1, r1, #8
    1b78:	ba12      	rev	r2, r2
    1b7a:	0c03      	lsrs	r3, r0, #16
    1b7c:	428b      	cmp	r3, r1
    1b7e:	d302      	bcc.n	1b86 <__udivsi3+0x32>
    1b80:	1212      	asrs	r2, r2, #8
    1b82:	0209      	lsls	r1, r1, #8
    1b84:	d065      	beq.n	1c52 <__udivsi3+0xfe>
    1b86:	0b03      	lsrs	r3, r0, #12
    1b88:	428b      	cmp	r3, r1
    1b8a:	d319      	bcc.n	1bc0 <__udivsi3+0x6c>
    1b8c:	e000      	b.n	1b90 <__udivsi3+0x3c>
    1b8e:	0a09      	lsrs	r1, r1, #8
    1b90:	0bc3      	lsrs	r3, r0, #15
    1b92:	428b      	cmp	r3, r1
    1b94:	d301      	bcc.n	1b9a <__udivsi3+0x46>
    1b96:	03cb      	lsls	r3, r1, #15
    1b98:	1ac0      	subs	r0, r0, r3
    1b9a:	4152      	adcs	r2, r2
    1b9c:	0b83      	lsrs	r3, r0, #14
    1b9e:	428b      	cmp	r3, r1
    1ba0:	d301      	bcc.n	1ba6 <__udivsi3+0x52>
    1ba2:	038b      	lsls	r3, r1, #14
    1ba4:	1ac0      	subs	r0, r0, r3
    1ba6:	4152      	adcs	r2, r2
    1ba8:	0b43      	lsrs	r3, r0, #13
    1baa:	428b      	cmp	r3, r1
    1bac:	d301      	bcc.n	1bb2 <__udivsi3+0x5e>
    1bae:	034b      	lsls	r3, r1, #13
    1bb0:	1ac0      	subs	r0, r0, r3
    1bb2:	4152      	adcs	r2, r2
    1bb4:	0b03      	lsrs	r3, r0, #12
    1bb6:	428b      	cmp	r3, r1
    1bb8:	d301      	bcc.n	1bbe <__udivsi3+0x6a>
    1bba:	030b      	lsls	r3, r1, #12
    1bbc:	1ac0      	subs	r0, r0, r3
    1bbe:	4152      	adcs	r2, r2
    1bc0:	0ac3      	lsrs	r3, r0, #11
    1bc2:	428b      	cmp	r3, r1
    1bc4:	d301      	bcc.n	1bca <__udivsi3+0x76>
    1bc6:	02cb      	lsls	r3, r1, #11
    1bc8:	1ac0      	subs	r0, r0, r3
    1bca:	4152      	adcs	r2, r2
    1bcc:	0a83      	lsrs	r3, r0, #10
    1bce:	428b      	cmp	r3, r1
    1bd0:	d301      	bcc.n	1bd6 <__udivsi3+0x82>
    1bd2:	028b      	lsls	r3, r1, #10
    1bd4:	1ac0      	subs	r0, r0, r3
    1bd6:	4152      	adcs	r2, r2
    1bd8:	0a43      	lsrs	r3, r0, #9
    1bda:	428b      	cmp	r3, r1
    1bdc:	d301      	bcc.n	1be2 <__udivsi3+0x8e>
    1bde:	024b      	lsls	r3, r1, #9
    1be0:	1ac0      	subs	r0, r0, r3
    1be2:	4152      	adcs	r2, r2
    1be4:	0a03      	lsrs	r3, r0, #8
    1be6:	428b      	cmp	r3, r1
    1be8:	d301      	bcc.n	1bee <__udivsi3+0x9a>
    1bea:	020b      	lsls	r3, r1, #8
    1bec:	1ac0      	subs	r0, r0, r3
    1bee:	4152      	adcs	r2, r2
    1bf0:	d2cd      	bcs.n	1b8e <__udivsi3+0x3a>
    1bf2:	09c3      	lsrs	r3, r0, #7
    1bf4:	428b      	cmp	r3, r1
    1bf6:	d301      	bcc.n	1bfc <__udivsi3+0xa8>
    1bf8:	01cb      	lsls	r3, r1, #7
    1bfa:	1ac0      	subs	r0, r0, r3
    1bfc:	4152      	adcs	r2, r2
    1bfe:	0983      	lsrs	r3, r0, #6
    1c00:	428b      	cmp	r3, r1
    1c02:	d301      	bcc.n	1c08 <__udivsi3+0xb4>
    1c04:	018b      	lsls	r3, r1, #6
    1c06:	1ac0      	subs	r0, r0, r3
    1c08:	4152      	adcs	r2, r2
    1c0a:	0943      	lsrs	r3, r0, #5
    1c0c:	428b      	cmp	r3, r1
    1c0e:	d301      	bcc.n	1c14 <__udivsi3+0xc0>
    1c10:	014b      	lsls	r3, r1, #5
    1c12:	1ac0      	subs	r0, r0, r3
    1c14:	4152      	adcs	r2, r2
    1c16:	0903      	lsrs	r3, r0, #4
    1c18:	428b      	cmp	r3, r1
    1c1a:	d301      	bcc.n	1c20 <__udivsi3+0xcc>
    1c1c:	010b      	lsls	r3, r1, #4
    1c1e:	1ac0      	subs	r0, r0, r3
    1c20:	4152      	adcs	r2, r2
    1c22:	08c3      	lsrs	r3, r0, #3
    1c24:	428b      	cmp	r3, r1
    1c26:	d301      	bcc.n	1c2c <__udivsi3+0xd8>
    1c28:	00cb      	lsls	r3, r1, #3
    1c2a:	1ac0      	subs	r0, r0, r3
    1c2c:	4152      	adcs	r2, r2
    1c2e:	0883      	lsrs	r3, r0, #2
    1c30:	428b      	cmp	r3, r1
    1c32:	d301      	bcc.n	1c38 <__udivsi3+0xe4>
    1c34:	008b      	lsls	r3, r1, #2
    1c36:	1ac0      	subs	r0, r0, r3
    1c38:	4152      	adcs	r2, r2
    1c3a:	0843      	lsrs	r3, r0, #1
    1c3c:	428b      	cmp	r3, r1
    1c3e:	d301      	bcc.n	1c44 <__udivsi3+0xf0>
    1c40:	004b      	lsls	r3, r1, #1
    1c42:	1ac0      	subs	r0, r0, r3
    1c44:	4152      	adcs	r2, r2
    1c46:	1a41      	subs	r1, r0, r1
    1c48:	d200      	bcs.n	1c4c <__udivsi3+0xf8>
    1c4a:	4601      	mov	r1, r0
    1c4c:	4152      	adcs	r2, r2
    1c4e:	4610      	mov	r0, r2
    1c50:	4770      	bx	lr
    1c52:	e7ff      	b.n	1c54 <__udivsi3+0x100>
    1c54:	b501      	push	{r0, lr}
    1c56:	2000      	movs	r0, #0
    1c58:	f000 f8f0 	bl	1e3c <__aeabi_idiv0>
    1c5c:	bd02      	pop	{r1, pc}
    1c5e:	46c0      	nop			; (mov r8, r8)

00001c60 <__aeabi_uidivmod>:
    1c60:	2900      	cmp	r1, #0
    1c62:	d0f7      	beq.n	1c54 <__udivsi3+0x100>
    1c64:	e776      	b.n	1b54 <__udivsi3>
    1c66:	4770      	bx	lr

00001c68 <__divsi3>:
    1c68:	4603      	mov	r3, r0
    1c6a:	430b      	orrs	r3, r1
    1c6c:	d47f      	bmi.n	1d6e <__divsi3+0x106>
    1c6e:	2200      	movs	r2, #0
    1c70:	0843      	lsrs	r3, r0, #1
    1c72:	428b      	cmp	r3, r1
    1c74:	d374      	bcc.n	1d60 <__divsi3+0xf8>
    1c76:	0903      	lsrs	r3, r0, #4
    1c78:	428b      	cmp	r3, r1
    1c7a:	d35f      	bcc.n	1d3c <__divsi3+0xd4>
    1c7c:	0a03      	lsrs	r3, r0, #8
    1c7e:	428b      	cmp	r3, r1
    1c80:	d344      	bcc.n	1d0c <__divsi3+0xa4>
    1c82:	0b03      	lsrs	r3, r0, #12
    1c84:	428b      	cmp	r3, r1
    1c86:	d328      	bcc.n	1cda <__divsi3+0x72>
    1c88:	0c03      	lsrs	r3, r0, #16
    1c8a:	428b      	cmp	r3, r1
    1c8c:	d30d      	bcc.n	1caa <__divsi3+0x42>
    1c8e:	22ff      	movs	r2, #255	; 0xff
    1c90:	0209      	lsls	r1, r1, #8
    1c92:	ba12      	rev	r2, r2
    1c94:	0c03      	lsrs	r3, r0, #16
    1c96:	428b      	cmp	r3, r1
    1c98:	d302      	bcc.n	1ca0 <__divsi3+0x38>
    1c9a:	1212      	asrs	r2, r2, #8
    1c9c:	0209      	lsls	r1, r1, #8
    1c9e:	d065      	beq.n	1d6c <__divsi3+0x104>
    1ca0:	0b03      	lsrs	r3, r0, #12
    1ca2:	428b      	cmp	r3, r1
    1ca4:	d319      	bcc.n	1cda <__divsi3+0x72>
    1ca6:	e000      	b.n	1caa <__divsi3+0x42>
    1ca8:	0a09      	lsrs	r1, r1, #8
    1caa:	0bc3      	lsrs	r3, r0, #15
    1cac:	428b      	cmp	r3, r1
    1cae:	d301      	bcc.n	1cb4 <__divsi3+0x4c>
    1cb0:	03cb      	lsls	r3, r1, #15
    1cb2:	1ac0      	subs	r0, r0, r3
    1cb4:	4152      	adcs	r2, r2
    1cb6:	0b83      	lsrs	r3, r0, #14
    1cb8:	428b      	cmp	r3, r1
    1cba:	d301      	bcc.n	1cc0 <__divsi3+0x58>
    1cbc:	038b      	lsls	r3, r1, #14
    1cbe:	1ac0      	subs	r0, r0, r3
    1cc0:	4152      	adcs	r2, r2
    1cc2:	0b43      	lsrs	r3, r0, #13
    1cc4:	428b      	cmp	r3, r1
    1cc6:	d301      	bcc.n	1ccc <__divsi3+0x64>
    1cc8:	034b      	lsls	r3, r1, #13
    1cca:	1ac0      	subs	r0, r0, r3
    1ccc:	4152      	adcs	r2, r2
    1cce:	0b03      	lsrs	r3, r0, #12
    1cd0:	428b      	cmp	r3, r1
    1cd2:	d301      	bcc.n	1cd8 <__divsi3+0x70>
    1cd4:	030b      	lsls	r3, r1, #12
    1cd6:	1ac0      	subs	r0, r0, r3
    1cd8:	4152      	adcs	r2, r2
    1cda:	0ac3      	lsrs	r3, r0, #11
    1cdc:	428b      	cmp	r3, r1
    1cde:	d301      	bcc.n	1ce4 <__divsi3+0x7c>
    1ce0:	02cb      	lsls	r3, r1, #11
    1ce2:	1ac0      	subs	r0, r0, r3
    1ce4:	4152      	adcs	r2, r2
    1ce6:	0a83      	lsrs	r3, r0, #10
    1ce8:	428b      	cmp	r3, r1
    1cea:	d301      	bcc.n	1cf0 <__divsi3+0x88>
    1cec:	028b      	lsls	r3, r1, #10
    1cee:	1ac0      	subs	r0, r0, r3
    1cf0:	4152      	adcs	r2, r2
    1cf2:	0a43      	lsrs	r3, r0, #9
    1cf4:	428b      	cmp	r3, r1
    1cf6:	d301      	bcc.n	1cfc <__divsi3+0x94>
    1cf8:	024b      	lsls	r3, r1, #9
    1cfa:	1ac0      	subs	r0, r0, r3
    1cfc:	4152      	adcs	r2, r2
    1cfe:	0a03      	lsrs	r3, r0, #8
    1d00:	428b      	cmp	r3, r1
    1d02:	d301      	bcc.n	1d08 <__divsi3+0xa0>
    1d04:	020b      	lsls	r3, r1, #8
    1d06:	1ac0      	subs	r0, r0, r3
    1d08:	4152      	adcs	r2, r2
    1d0a:	d2cd      	bcs.n	1ca8 <__divsi3+0x40>
    1d0c:	09c3      	lsrs	r3, r0, #7
    1d0e:	428b      	cmp	r3, r1
    1d10:	d301      	bcc.n	1d16 <__divsi3+0xae>
    1d12:	01cb      	lsls	r3, r1, #7
    1d14:	1ac0      	subs	r0, r0, r3
    1d16:	4152      	adcs	r2, r2
    1d18:	0983      	lsrs	r3, r0, #6
    1d1a:	428b      	cmp	r3, r1
    1d1c:	d301      	bcc.n	1d22 <__divsi3+0xba>
    1d1e:	018b      	lsls	r3, r1, #6
    1d20:	1ac0      	subs	r0, r0, r3
    1d22:	4152      	adcs	r2, r2
    1d24:	0943      	lsrs	r3, r0, #5
    1d26:	428b      	cmp	r3, r1
    1d28:	d301      	bcc.n	1d2e <__divsi3+0xc6>
    1d2a:	014b      	lsls	r3, r1, #5
    1d2c:	1ac0      	subs	r0, r0, r3
    1d2e:	4152      	adcs	r2, r2
    1d30:	0903      	lsrs	r3, r0, #4
    1d32:	428b      	cmp	r3, r1
    1d34:	d301      	bcc.n	1d3a <__divsi3+0xd2>
    1d36:	010b      	lsls	r3, r1, #4
    1d38:	1ac0      	subs	r0, r0, r3
    1d3a:	4152      	adcs	r2, r2
    1d3c:	08c3      	lsrs	r3, r0, #3
    1d3e:	428b      	cmp	r3, r1
    1d40:	d301      	bcc.n	1d46 <__divsi3+0xde>
    1d42:	00cb      	lsls	r3, r1, #3
    1d44:	1ac0      	subs	r0, r0, r3
    1d46:	4152      	adcs	r2, r2
    1d48:	0883      	lsrs	r3, r0, #2
    1d4a:	428b      	cmp	r3, r1
    1d4c:	d301      	bcc.n	1d52 <__divsi3+0xea>
    1d4e:	008b      	lsls	r3, r1, #2
    1d50:	1ac0      	subs	r0, r0, r3
    1d52:	4152      	adcs	r2, r2
    1d54:	0843      	lsrs	r3, r0, #1
    1d56:	428b      	cmp	r3, r1
    1d58:	d301      	bcc.n	1d5e <__divsi3+0xf6>
    1d5a:	004b      	lsls	r3, r1, #1
    1d5c:	1ac0      	subs	r0, r0, r3
    1d5e:	4152      	adcs	r2, r2
    1d60:	1a41      	subs	r1, r0, r1
    1d62:	d200      	bcs.n	1d66 <__divsi3+0xfe>
    1d64:	4601      	mov	r1, r0
    1d66:	4152      	adcs	r2, r2
    1d68:	4610      	mov	r0, r2
    1d6a:	4770      	bx	lr
    1d6c:	e05d      	b.n	1e2a <__divsi3+0x1c2>
    1d6e:	0fca      	lsrs	r2, r1, #31
    1d70:	d000      	beq.n	1d74 <__divsi3+0x10c>
    1d72:	4249      	negs	r1, r1
    1d74:	1003      	asrs	r3, r0, #32
    1d76:	d300      	bcc.n	1d7a <__divsi3+0x112>
    1d78:	4240      	negs	r0, r0
    1d7a:	4053      	eors	r3, r2
    1d7c:	2200      	movs	r2, #0
    1d7e:	469c      	mov	ip, r3
    1d80:	0903      	lsrs	r3, r0, #4
    1d82:	428b      	cmp	r3, r1
    1d84:	d32d      	bcc.n	1de2 <__divsi3+0x17a>
    1d86:	0a03      	lsrs	r3, r0, #8
    1d88:	428b      	cmp	r3, r1
    1d8a:	d312      	bcc.n	1db2 <__divsi3+0x14a>
    1d8c:	22fc      	movs	r2, #252	; 0xfc
    1d8e:	0189      	lsls	r1, r1, #6
    1d90:	ba12      	rev	r2, r2
    1d92:	0a03      	lsrs	r3, r0, #8
    1d94:	428b      	cmp	r3, r1
    1d96:	d30c      	bcc.n	1db2 <__divsi3+0x14a>
    1d98:	0189      	lsls	r1, r1, #6
    1d9a:	1192      	asrs	r2, r2, #6
    1d9c:	428b      	cmp	r3, r1
    1d9e:	d308      	bcc.n	1db2 <__divsi3+0x14a>
    1da0:	0189      	lsls	r1, r1, #6
    1da2:	1192      	asrs	r2, r2, #6
    1da4:	428b      	cmp	r3, r1
    1da6:	d304      	bcc.n	1db2 <__divsi3+0x14a>
    1da8:	0189      	lsls	r1, r1, #6
    1daa:	d03a      	beq.n	1e22 <__divsi3+0x1ba>
    1dac:	1192      	asrs	r2, r2, #6
    1dae:	e000      	b.n	1db2 <__divsi3+0x14a>
    1db0:	0989      	lsrs	r1, r1, #6
    1db2:	09c3      	lsrs	r3, r0, #7
    1db4:	428b      	cmp	r3, r1
    1db6:	d301      	bcc.n	1dbc <__divsi3+0x154>
    1db8:	01cb      	lsls	r3, r1, #7
    1dba:	1ac0      	subs	r0, r0, r3
    1dbc:	4152      	adcs	r2, r2
    1dbe:	0983      	lsrs	r3, r0, #6
    1dc0:	428b      	cmp	r3, r1
    1dc2:	d301      	bcc.n	1dc8 <__divsi3+0x160>
    1dc4:	018b      	lsls	r3, r1, #6
    1dc6:	1ac0      	subs	r0, r0, r3
    1dc8:	4152      	adcs	r2, r2
    1dca:	0943      	lsrs	r3, r0, #5
    1dcc:	428b      	cmp	r3, r1
    1dce:	d301      	bcc.n	1dd4 <__divsi3+0x16c>
    1dd0:	014b      	lsls	r3, r1, #5
    1dd2:	1ac0      	subs	r0, r0, r3
    1dd4:	4152      	adcs	r2, r2
    1dd6:	0903      	lsrs	r3, r0, #4
    1dd8:	428b      	cmp	r3, r1
    1dda:	d301      	bcc.n	1de0 <__divsi3+0x178>
    1ddc:	010b      	lsls	r3, r1, #4
    1dde:	1ac0      	subs	r0, r0, r3
    1de0:	4152      	adcs	r2, r2
    1de2:	08c3      	lsrs	r3, r0, #3
    1de4:	428b      	cmp	r3, r1
    1de6:	d301      	bcc.n	1dec <__divsi3+0x184>
    1de8:	00cb      	lsls	r3, r1, #3
    1dea:	1ac0      	subs	r0, r0, r3
    1dec:	4152      	adcs	r2, r2
    1dee:	0883      	lsrs	r3, r0, #2
    1df0:	428b      	cmp	r3, r1
    1df2:	d301      	bcc.n	1df8 <__divsi3+0x190>
    1df4:	008b      	lsls	r3, r1, #2
    1df6:	1ac0      	subs	r0, r0, r3
    1df8:	4152      	adcs	r2, r2
    1dfa:	d2d9      	bcs.n	1db0 <__divsi3+0x148>
    1dfc:	0843      	lsrs	r3, r0, #1
    1dfe:	428b      	cmp	r3, r1
    1e00:	d301      	bcc.n	1e06 <__divsi3+0x19e>
    1e02:	004b      	lsls	r3, r1, #1
    1e04:	1ac0      	subs	r0, r0, r3
    1e06:	4152      	adcs	r2, r2
    1e08:	1a41      	subs	r1, r0, r1
    1e0a:	d200      	bcs.n	1e0e <__divsi3+0x1a6>
    1e0c:	4601      	mov	r1, r0
    1e0e:	4663      	mov	r3, ip
    1e10:	4152      	adcs	r2, r2
    1e12:	105b      	asrs	r3, r3, #1
    1e14:	4610      	mov	r0, r2
    1e16:	d301      	bcc.n	1e1c <__divsi3+0x1b4>
    1e18:	4240      	negs	r0, r0
    1e1a:	2b00      	cmp	r3, #0
    1e1c:	d500      	bpl.n	1e20 <__divsi3+0x1b8>
    1e1e:	4249      	negs	r1, r1
    1e20:	4770      	bx	lr
    1e22:	4663      	mov	r3, ip
    1e24:	105b      	asrs	r3, r3, #1
    1e26:	d300      	bcc.n	1e2a <__divsi3+0x1c2>
    1e28:	4240      	negs	r0, r0
    1e2a:	b501      	push	{r0, lr}
    1e2c:	2000      	movs	r0, #0
    1e2e:	f000 f805 	bl	1e3c <__aeabi_idiv0>
    1e32:	bd02      	pop	{r1, pc}

00001e34 <__aeabi_idivmod>:
    1e34:	2900      	cmp	r1, #0
    1e36:	d0f8      	beq.n	1e2a <__divsi3+0x1c2>
    1e38:	e716      	b.n	1c68 <__divsi3>
    1e3a:	4770      	bx	lr

00001e3c <__aeabi_idiv0>:
    1e3c:	4770      	bx	lr
    1e3e:	46c0      	nop			; (mov r8, r8)

00001e40 <__aeabi_f2uiz>:
    1e40:	219e      	movs	r1, #158	; 0x9e
    1e42:	b510      	push	{r4, lr}
    1e44:	05c9      	lsls	r1, r1, #23
    1e46:	1c04      	adds	r4, r0, #0
    1e48:	f001 fd9c 	bl	3984 <__aeabi_fcmpge>
    1e4c:	2800      	cmp	r0, #0
    1e4e:	d103      	bne.n	1e58 <__aeabi_f2uiz+0x18>
    1e50:	1c20      	adds	r0, r4, #0
    1e52:	f000 fac9 	bl	23e8 <__aeabi_f2iz>
    1e56:	bd10      	pop	{r4, pc}
    1e58:	219e      	movs	r1, #158	; 0x9e
    1e5a:	1c20      	adds	r0, r4, #0
    1e5c:	05c9      	lsls	r1, r1, #23
    1e5e:	f000 f927 	bl	20b0 <__aeabi_fsub>
    1e62:	f000 fac1 	bl	23e8 <__aeabi_f2iz>
    1e66:	2380      	movs	r3, #128	; 0x80
    1e68:	061b      	lsls	r3, r3, #24
    1e6a:	469c      	mov	ip, r3
    1e6c:	4460      	add	r0, ip
    1e6e:	e7f2      	b.n	1e56 <__aeabi_f2uiz+0x16>

00001e70 <__aeabi_fmul>:
    1e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1e72:	4657      	mov	r7, sl
    1e74:	464e      	mov	r6, r9
    1e76:	4645      	mov	r5, r8
    1e78:	46de      	mov	lr, fp
    1e7a:	b5e0      	push	{r5, r6, r7, lr}
    1e7c:	0247      	lsls	r7, r0, #9
    1e7e:	0046      	lsls	r6, r0, #1
    1e80:	4688      	mov	r8, r1
    1e82:	0a7f      	lsrs	r7, r7, #9
    1e84:	0e36      	lsrs	r6, r6, #24
    1e86:	0fc4      	lsrs	r4, r0, #31
    1e88:	2e00      	cmp	r6, #0
    1e8a:	d047      	beq.n	1f1c <__aeabi_fmul+0xac>
    1e8c:	2eff      	cmp	r6, #255	; 0xff
    1e8e:	d024      	beq.n	1eda <__aeabi_fmul+0x6a>
    1e90:	00fb      	lsls	r3, r7, #3
    1e92:	2780      	movs	r7, #128	; 0x80
    1e94:	04ff      	lsls	r7, r7, #19
    1e96:	431f      	orrs	r7, r3
    1e98:	2300      	movs	r3, #0
    1e9a:	4699      	mov	r9, r3
    1e9c:	469a      	mov	sl, r3
    1e9e:	3e7f      	subs	r6, #127	; 0x7f
    1ea0:	4643      	mov	r3, r8
    1ea2:	025d      	lsls	r5, r3, #9
    1ea4:	0058      	lsls	r0, r3, #1
    1ea6:	0fdb      	lsrs	r3, r3, #31
    1ea8:	0a6d      	lsrs	r5, r5, #9
    1eaa:	0e00      	lsrs	r0, r0, #24
    1eac:	4698      	mov	r8, r3
    1eae:	d043      	beq.n	1f38 <__aeabi_fmul+0xc8>
    1eb0:	28ff      	cmp	r0, #255	; 0xff
    1eb2:	d03b      	beq.n	1f2c <__aeabi_fmul+0xbc>
    1eb4:	00eb      	lsls	r3, r5, #3
    1eb6:	2580      	movs	r5, #128	; 0x80
    1eb8:	2200      	movs	r2, #0
    1eba:	04ed      	lsls	r5, r5, #19
    1ebc:	431d      	orrs	r5, r3
    1ebe:	387f      	subs	r0, #127	; 0x7f
    1ec0:	1836      	adds	r6, r6, r0
    1ec2:	1c73      	adds	r3, r6, #1
    1ec4:	4641      	mov	r1, r8
    1ec6:	469b      	mov	fp, r3
    1ec8:	464b      	mov	r3, r9
    1eca:	4061      	eors	r1, r4
    1ecc:	4313      	orrs	r3, r2
    1ece:	2b0f      	cmp	r3, #15
    1ed0:	d864      	bhi.n	1f9c <__aeabi_fmul+0x12c>
    1ed2:	4875      	ldr	r0, [pc, #468]	; (20a8 <STACK_SIZE+0xa8>)
    1ed4:	009b      	lsls	r3, r3, #2
    1ed6:	58c3      	ldr	r3, [r0, r3]
    1ed8:	469f      	mov	pc, r3
    1eda:	2f00      	cmp	r7, #0
    1edc:	d142      	bne.n	1f64 <__aeabi_fmul+0xf4>
    1ede:	2308      	movs	r3, #8
    1ee0:	4699      	mov	r9, r3
    1ee2:	3b06      	subs	r3, #6
    1ee4:	26ff      	movs	r6, #255	; 0xff
    1ee6:	469a      	mov	sl, r3
    1ee8:	e7da      	b.n	1ea0 <__aeabi_fmul+0x30>
    1eea:	4641      	mov	r1, r8
    1eec:	2a02      	cmp	r2, #2
    1eee:	d028      	beq.n	1f42 <__aeabi_fmul+0xd2>
    1ef0:	2a03      	cmp	r2, #3
    1ef2:	d100      	bne.n	1ef6 <__aeabi_fmul+0x86>
    1ef4:	e0ce      	b.n	2094 <STACK_SIZE+0x94>
    1ef6:	2a01      	cmp	r2, #1
    1ef8:	d000      	beq.n	1efc <__aeabi_fmul+0x8c>
    1efa:	e0ac      	b.n	2056 <STACK_SIZE+0x56>
    1efc:	4011      	ands	r1, r2
    1efe:	2000      	movs	r0, #0
    1f00:	2200      	movs	r2, #0
    1f02:	b2cc      	uxtb	r4, r1
    1f04:	0240      	lsls	r0, r0, #9
    1f06:	05d2      	lsls	r2, r2, #23
    1f08:	0a40      	lsrs	r0, r0, #9
    1f0a:	07e4      	lsls	r4, r4, #31
    1f0c:	4310      	orrs	r0, r2
    1f0e:	4320      	orrs	r0, r4
    1f10:	bc3c      	pop	{r2, r3, r4, r5}
    1f12:	4690      	mov	r8, r2
    1f14:	4699      	mov	r9, r3
    1f16:	46a2      	mov	sl, r4
    1f18:	46ab      	mov	fp, r5
    1f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1f1c:	2f00      	cmp	r7, #0
    1f1e:	d115      	bne.n	1f4c <__aeabi_fmul+0xdc>
    1f20:	2304      	movs	r3, #4
    1f22:	4699      	mov	r9, r3
    1f24:	3b03      	subs	r3, #3
    1f26:	2600      	movs	r6, #0
    1f28:	469a      	mov	sl, r3
    1f2a:	e7b9      	b.n	1ea0 <__aeabi_fmul+0x30>
    1f2c:	20ff      	movs	r0, #255	; 0xff
    1f2e:	2202      	movs	r2, #2
    1f30:	2d00      	cmp	r5, #0
    1f32:	d0c5      	beq.n	1ec0 <__aeabi_fmul+0x50>
    1f34:	2203      	movs	r2, #3
    1f36:	e7c3      	b.n	1ec0 <__aeabi_fmul+0x50>
    1f38:	2d00      	cmp	r5, #0
    1f3a:	d119      	bne.n	1f70 <__aeabi_fmul+0x100>
    1f3c:	2000      	movs	r0, #0
    1f3e:	2201      	movs	r2, #1
    1f40:	e7be      	b.n	1ec0 <__aeabi_fmul+0x50>
    1f42:	2401      	movs	r4, #1
    1f44:	22ff      	movs	r2, #255	; 0xff
    1f46:	400c      	ands	r4, r1
    1f48:	2000      	movs	r0, #0
    1f4a:	e7db      	b.n	1f04 <__aeabi_fmul+0x94>
    1f4c:	0038      	movs	r0, r7
    1f4e:	f001 fd23 	bl	3998 <__clzsi2>
    1f52:	2676      	movs	r6, #118	; 0x76
    1f54:	1f43      	subs	r3, r0, #5
    1f56:	409f      	lsls	r7, r3
    1f58:	2300      	movs	r3, #0
    1f5a:	4276      	negs	r6, r6
    1f5c:	1a36      	subs	r6, r6, r0
    1f5e:	4699      	mov	r9, r3
    1f60:	469a      	mov	sl, r3
    1f62:	e79d      	b.n	1ea0 <__aeabi_fmul+0x30>
    1f64:	230c      	movs	r3, #12
    1f66:	4699      	mov	r9, r3
    1f68:	3b09      	subs	r3, #9
    1f6a:	26ff      	movs	r6, #255	; 0xff
    1f6c:	469a      	mov	sl, r3
    1f6e:	e797      	b.n	1ea0 <__aeabi_fmul+0x30>
    1f70:	0028      	movs	r0, r5
    1f72:	f001 fd11 	bl	3998 <__clzsi2>
    1f76:	1f43      	subs	r3, r0, #5
    1f78:	409d      	lsls	r5, r3
    1f7a:	2376      	movs	r3, #118	; 0x76
    1f7c:	425b      	negs	r3, r3
    1f7e:	1a18      	subs	r0, r3, r0
    1f80:	2200      	movs	r2, #0
    1f82:	e79d      	b.n	1ec0 <__aeabi_fmul+0x50>
    1f84:	2080      	movs	r0, #128	; 0x80
    1f86:	2400      	movs	r4, #0
    1f88:	03c0      	lsls	r0, r0, #15
    1f8a:	22ff      	movs	r2, #255	; 0xff
    1f8c:	e7ba      	b.n	1f04 <__aeabi_fmul+0x94>
    1f8e:	003d      	movs	r5, r7
    1f90:	4652      	mov	r2, sl
    1f92:	e7ab      	b.n	1eec <__aeabi_fmul+0x7c>
    1f94:	003d      	movs	r5, r7
    1f96:	0021      	movs	r1, r4
    1f98:	4652      	mov	r2, sl
    1f9a:	e7a7      	b.n	1eec <__aeabi_fmul+0x7c>
    1f9c:	0c3b      	lsrs	r3, r7, #16
    1f9e:	469c      	mov	ip, r3
    1fa0:	042a      	lsls	r2, r5, #16
    1fa2:	0c12      	lsrs	r2, r2, #16
    1fa4:	0c2b      	lsrs	r3, r5, #16
    1fa6:	0014      	movs	r4, r2
    1fa8:	4660      	mov	r0, ip
    1faa:	4665      	mov	r5, ip
    1fac:	043f      	lsls	r7, r7, #16
    1fae:	0c3f      	lsrs	r7, r7, #16
    1fb0:	437c      	muls	r4, r7
    1fb2:	4342      	muls	r2, r0
    1fb4:	435d      	muls	r5, r3
    1fb6:	437b      	muls	r3, r7
    1fb8:	0c27      	lsrs	r7, r4, #16
    1fba:	189b      	adds	r3, r3, r2
    1fbc:	18ff      	adds	r7, r7, r3
    1fbe:	42ba      	cmp	r2, r7
    1fc0:	d903      	bls.n	1fca <__aeabi_fmul+0x15a>
    1fc2:	2380      	movs	r3, #128	; 0x80
    1fc4:	025b      	lsls	r3, r3, #9
    1fc6:	469c      	mov	ip, r3
    1fc8:	4465      	add	r5, ip
    1fca:	0424      	lsls	r4, r4, #16
    1fcc:	043a      	lsls	r2, r7, #16
    1fce:	0c24      	lsrs	r4, r4, #16
    1fd0:	1912      	adds	r2, r2, r4
    1fd2:	0193      	lsls	r3, r2, #6
    1fd4:	1e5c      	subs	r4, r3, #1
    1fd6:	41a3      	sbcs	r3, r4
    1fd8:	0c3f      	lsrs	r7, r7, #16
    1fda:	0e92      	lsrs	r2, r2, #26
    1fdc:	197d      	adds	r5, r7, r5
    1fde:	431a      	orrs	r2, r3
    1fe0:	01ad      	lsls	r5, r5, #6
    1fe2:	4315      	orrs	r5, r2
    1fe4:	012b      	lsls	r3, r5, #4
    1fe6:	d504      	bpl.n	1ff2 <__aeabi_fmul+0x182>
    1fe8:	2301      	movs	r3, #1
    1fea:	465e      	mov	r6, fp
    1fec:	086a      	lsrs	r2, r5, #1
    1fee:	401d      	ands	r5, r3
    1ff0:	4315      	orrs	r5, r2
    1ff2:	0032      	movs	r2, r6
    1ff4:	327f      	adds	r2, #127	; 0x7f
    1ff6:	2a00      	cmp	r2, #0
    1ff8:	dd25      	ble.n	2046 <STACK_SIZE+0x46>
    1ffa:	076b      	lsls	r3, r5, #29
    1ffc:	d004      	beq.n	2008 <STACK_SIZE+0x8>
    1ffe:	230f      	movs	r3, #15
    2000:	402b      	ands	r3, r5
    2002:	2b04      	cmp	r3, #4
    2004:	d000      	beq.n	2008 <STACK_SIZE+0x8>
    2006:	3504      	adds	r5, #4
    2008:	012b      	lsls	r3, r5, #4
    200a:	d503      	bpl.n	2014 <STACK_SIZE+0x14>
    200c:	0032      	movs	r2, r6
    200e:	4b27      	ldr	r3, [pc, #156]	; (20ac <STACK_SIZE+0xac>)
    2010:	3280      	adds	r2, #128	; 0x80
    2012:	401d      	ands	r5, r3
    2014:	2afe      	cmp	r2, #254	; 0xfe
    2016:	dc94      	bgt.n	1f42 <__aeabi_fmul+0xd2>
    2018:	2401      	movs	r4, #1
    201a:	01a8      	lsls	r0, r5, #6
    201c:	0a40      	lsrs	r0, r0, #9
    201e:	b2d2      	uxtb	r2, r2
    2020:	400c      	ands	r4, r1
    2022:	e76f      	b.n	1f04 <__aeabi_fmul+0x94>
    2024:	2080      	movs	r0, #128	; 0x80
    2026:	03c0      	lsls	r0, r0, #15
    2028:	4207      	tst	r7, r0
    202a:	d007      	beq.n	203c <STACK_SIZE+0x3c>
    202c:	4205      	tst	r5, r0
    202e:	d105      	bne.n	203c <STACK_SIZE+0x3c>
    2030:	4328      	orrs	r0, r5
    2032:	0240      	lsls	r0, r0, #9
    2034:	0a40      	lsrs	r0, r0, #9
    2036:	4644      	mov	r4, r8
    2038:	22ff      	movs	r2, #255	; 0xff
    203a:	e763      	b.n	1f04 <__aeabi_fmul+0x94>
    203c:	4338      	orrs	r0, r7
    203e:	0240      	lsls	r0, r0, #9
    2040:	0a40      	lsrs	r0, r0, #9
    2042:	22ff      	movs	r2, #255	; 0xff
    2044:	e75e      	b.n	1f04 <__aeabi_fmul+0x94>
    2046:	2401      	movs	r4, #1
    2048:	1aa3      	subs	r3, r4, r2
    204a:	2b1b      	cmp	r3, #27
    204c:	dd05      	ble.n	205a <STACK_SIZE+0x5a>
    204e:	400c      	ands	r4, r1
    2050:	2200      	movs	r2, #0
    2052:	2000      	movs	r0, #0
    2054:	e756      	b.n	1f04 <__aeabi_fmul+0x94>
    2056:	465e      	mov	r6, fp
    2058:	e7cb      	b.n	1ff2 <__aeabi_fmul+0x182>
    205a:	002a      	movs	r2, r5
    205c:	2020      	movs	r0, #32
    205e:	40da      	lsrs	r2, r3
    2060:	1ac3      	subs	r3, r0, r3
    2062:	409d      	lsls	r5, r3
    2064:	002b      	movs	r3, r5
    2066:	1e5d      	subs	r5, r3, #1
    2068:	41ab      	sbcs	r3, r5
    206a:	4313      	orrs	r3, r2
    206c:	075a      	lsls	r2, r3, #29
    206e:	d004      	beq.n	207a <STACK_SIZE+0x7a>
    2070:	220f      	movs	r2, #15
    2072:	401a      	ands	r2, r3
    2074:	2a04      	cmp	r2, #4
    2076:	d000      	beq.n	207a <STACK_SIZE+0x7a>
    2078:	3304      	adds	r3, #4
    207a:	015a      	lsls	r2, r3, #5
    207c:	d504      	bpl.n	2088 <STACK_SIZE+0x88>
    207e:	2401      	movs	r4, #1
    2080:	2201      	movs	r2, #1
    2082:	400c      	ands	r4, r1
    2084:	2000      	movs	r0, #0
    2086:	e73d      	b.n	1f04 <__aeabi_fmul+0x94>
    2088:	2401      	movs	r4, #1
    208a:	019b      	lsls	r3, r3, #6
    208c:	0a58      	lsrs	r0, r3, #9
    208e:	400c      	ands	r4, r1
    2090:	2200      	movs	r2, #0
    2092:	e737      	b.n	1f04 <__aeabi_fmul+0x94>
    2094:	2080      	movs	r0, #128	; 0x80
    2096:	2401      	movs	r4, #1
    2098:	03c0      	lsls	r0, r0, #15
    209a:	4328      	orrs	r0, r5
    209c:	0240      	lsls	r0, r0, #9
    209e:	0a40      	lsrs	r0, r0, #9
    20a0:	400c      	ands	r4, r1
    20a2:	22ff      	movs	r2, #255	; 0xff
    20a4:	e72e      	b.n	1f04 <__aeabi_fmul+0x94>
    20a6:	46c0      	nop			; (mov r8, r8)
    20a8:	0000505c 	.word	0x0000505c
    20ac:	f7ffffff 	.word	0xf7ffffff

000020b0 <__aeabi_fsub>:
    20b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    20b2:	464f      	mov	r7, r9
    20b4:	46d6      	mov	lr, sl
    20b6:	4646      	mov	r6, r8
    20b8:	0044      	lsls	r4, r0, #1
    20ba:	b5c0      	push	{r6, r7, lr}
    20bc:	0fc2      	lsrs	r2, r0, #31
    20be:	0247      	lsls	r7, r0, #9
    20c0:	0248      	lsls	r0, r1, #9
    20c2:	0a40      	lsrs	r0, r0, #9
    20c4:	4684      	mov	ip, r0
    20c6:	4666      	mov	r6, ip
    20c8:	0a7b      	lsrs	r3, r7, #9
    20ca:	0048      	lsls	r0, r1, #1
    20cc:	0fc9      	lsrs	r1, r1, #31
    20ce:	469a      	mov	sl, r3
    20d0:	0e24      	lsrs	r4, r4, #24
    20d2:	0015      	movs	r5, r2
    20d4:	00db      	lsls	r3, r3, #3
    20d6:	0e00      	lsrs	r0, r0, #24
    20d8:	4689      	mov	r9, r1
    20da:	00f6      	lsls	r6, r6, #3
    20dc:	28ff      	cmp	r0, #255	; 0xff
    20de:	d100      	bne.n	20e2 <__aeabi_fsub+0x32>
    20e0:	e08f      	b.n	2202 <__aeabi_fsub+0x152>
    20e2:	2101      	movs	r1, #1
    20e4:	464f      	mov	r7, r9
    20e6:	404f      	eors	r7, r1
    20e8:	0039      	movs	r1, r7
    20ea:	4291      	cmp	r1, r2
    20ec:	d066      	beq.n	21bc <__aeabi_fsub+0x10c>
    20ee:	1a22      	subs	r2, r4, r0
    20f0:	2a00      	cmp	r2, #0
    20f2:	dc00      	bgt.n	20f6 <__aeabi_fsub+0x46>
    20f4:	e09d      	b.n	2232 <__aeabi_fsub+0x182>
    20f6:	2800      	cmp	r0, #0
    20f8:	d13d      	bne.n	2176 <__aeabi_fsub+0xc6>
    20fa:	2e00      	cmp	r6, #0
    20fc:	d100      	bne.n	2100 <__aeabi_fsub+0x50>
    20fe:	e08b      	b.n	2218 <__aeabi_fsub+0x168>
    2100:	1e51      	subs	r1, r2, #1
    2102:	2900      	cmp	r1, #0
    2104:	d000      	beq.n	2108 <__aeabi_fsub+0x58>
    2106:	e0b5      	b.n	2274 <__aeabi_fsub+0x1c4>
    2108:	2401      	movs	r4, #1
    210a:	1b9b      	subs	r3, r3, r6
    210c:	015a      	lsls	r2, r3, #5
    210e:	d544      	bpl.n	219a <__aeabi_fsub+0xea>
    2110:	019b      	lsls	r3, r3, #6
    2112:	099f      	lsrs	r7, r3, #6
    2114:	0038      	movs	r0, r7
    2116:	f001 fc3f 	bl	3998 <__clzsi2>
    211a:	3805      	subs	r0, #5
    211c:	4087      	lsls	r7, r0
    211e:	4284      	cmp	r4, r0
    2120:	dd00      	ble.n	2124 <__aeabi_fsub+0x74>
    2122:	e096      	b.n	2252 <__aeabi_fsub+0x1a2>
    2124:	1b04      	subs	r4, r0, r4
    2126:	003a      	movs	r2, r7
    2128:	2020      	movs	r0, #32
    212a:	3401      	adds	r4, #1
    212c:	40e2      	lsrs	r2, r4
    212e:	1b04      	subs	r4, r0, r4
    2130:	40a7      	lsls	r7, r4
    2132:	003b      	movs	r3, r7
    2134:	1e5f      	subs	r7, r3, #1
    2136:	41bb      	sbcs	r3, r7
    2138:	2400      	movs	r4, #0
    213a:	4313      	orrs	r3, r2
    213c:	075a      	lsls	r2, r3, #29
    213e:	d004      	beq.n	214a <__aeabi_fsub+0x9a>
    2140:	220f      	movs	r2, #15
    2142:	401a      	ands	r2, r3
    2144:	2a04      	cmp	r2, #4
    2146:	d000      	beq.n	214a <__aeabi_fsub+0x9a>
    2148:	3304      	adds	r3, #4
    214a:	015a      	lsls	r2, r3, #5
    214c:	d527      	bpl.n	219e <__aeabi_fsub+0xee>
    214e:	3401      	adds	r4, #1
    2150:	2cff      	cmp	r4, #255	; 0xff
    2152:	d100      	bne.n	2156 <__aeabi_fsub+0xa6>
    2154:	e079      	b.n	224a <__aeabi_fsub+0x19a>
    2156:	2201      	movs	r2, #1
    2158:	019b      	lsls	r3, r3, #6
    215a:	0a5b      	lsrs	r3, r3, #9
    215c:	b2e4      	uxtb	r4, r4
    215e:	402a      	ands	r2, r5
    2160:	025b      	lsls	r3, r3, #9
    2162:	05e4      	lsls	r4, r4, #23
    2164:	0a58      	lsrs	r0, r3, #9
    2166:	07d2      	lsls	r2, r2, #31
    2168:	4320      	orrs	r0, r4
    216a:	4310      	orrs	r0, r2
    216c:	bc1c      	pop	{r2, r3, r4}
    216e:	4690      	mov	r8, r2
    2170:	4699      	mov	r9, r3
    2172:	46a2      	mov	sl, r4
    2174:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2176:	2cff      	cmp	r4, #255	; 0xff
    2178:	d0e0      	beq.n	213c <__aeabi_fsub+0x8c>
    217a:	2180      	movs	r1, #128	; 0x80
    217c:	04c9      	lsls	r1, r1, #19
    217e:	430e      	orrs	r6, r1
    2180:	2a1b      	cmp	r2, #27
    2182:	dc7b      	bgt.n	227c <__aeabi_fsub+0x1cc>
    2184:	0031      	movs	r1, r6
    2186:	2020      	movs	r0, #32
    2188:	40d1      	lsrs	r1, r2
    218a:	1a82      	subs	r2, r0, r2
    218c:	4096      	lsls	r6, r2
    218e:	1e72      	subs	r2, r6, #1
    2190:	4196      	sbcs	r6, r2
    2192:	430e      	orrs	r6, r1
    2194:	1b9b      	subs	r3, r3, r6
    2196:	015a      	lsls	r2, r3, #5
    2198:	d4ba      	bmi.n	2110 <__aeabi_fsub+0x60>
    219a:	075a      	lsls	r2, r3, #29
    219c:	d1d0      	bne.n	2140 <__aeabi_fsub+0x90>
    219e:	2201      	movs	r2, #1
    21a0:	08df      	lsrs	r7, r3, #3
    21a2:	402a      	ands	r2, r5
    21a4:	2cff      	cmp	r4, #255	; 0xff
    21a6:	d133      	bne.n	2210 <__aeabi_fsub+0x160>
    21a8:	2f00      	cmp	r7, #0
    21aa:	d100      	bne.n	21ae <__aeabi_fsub+0xfe>
    21ac:	e0a8      	b.n	2300 <__aeabi_fsub+0x250>
    21ae:	2380      	movs	r3, #128	; 0x80
    21b0:	03db      	lsls	r3, r3, #15
    21b2:	433b      	orrs	r3, r7
    21b4:	025b      	lsls	r3, r3, #9
    21b6:	0a5b      	lsrs	r3, r3, #9
    21b8:	24ff      	movs	r4, #255	; 0xff
    21ba:	e7d1      	b.n	2160 <__aeabi_fsub+0xb0>
    21bc:	1a21      	subs	r1, r4, r0
    21be:	2900      	cmp	r1, #0
    21c0:	dd4c      	ble.n	225c <__aeabi_fsub+0x1ac>
    21c2:	2800      	cmp	r0, #0
    21c4:	d02a      	beq.n	221c <__aeabi_fsub+0x16c>
    21c6:	2cff      	cmp	r4, #255	; 0xff
    21c8:	d0b8      	beq.n	213c <__aeabi_fsub+0x8c>
    21ca:	2080      	movs	r0, #128	; 0x80
    21cc:	04c0      	lsls	r0, r0, #19
    21ce:	4306      	orrs	r6, r0
    21d0:	291b      	cmp	r1, #27
    21d2:	dd00      	ble.n	21d6 <__aeabi_fsub+0x126>
    21d4:	e0af      	b.n	2336 <__aeabi_fsub+0x286>
    21d6:	0030      	movs	r0, r6
    21d8:	2720      	movs	r7, #32
    21da:	40c8      	lsrs	r0, r1
    21dc:	1a79      	subs	r1, r7, r1
    21de:	408e      	lsls	r6, r1
    21e0:	1e71      	subs	r1, r6, #1
    21e2:	418e      	sbcs	r6, r1
    21e4:	4306      	orrs	r6, r0
    21e6:	199b      	adds	r3, r3, r6
    21e8:	0159      	lsls	r1, r3, #5
    21ea:	d5d6      	bpl.n	219a <__aeabi_fsub+0xea>
    21ec:	3401      	adds	r4, #1
    21ee:	2cff      	cmp	r4, #255	; 0xff
    21f0:	d100      	bne.n	21f4 <__aeabi_fsub+0x144>
    21f2:	e085      	b.n	2300 <__aeabi_fsub+0x250>
    21f4:	2201      	movs	r2, #1
    21f6:	497a      	ldr	r1, [pc, #488]	; (23e0 <__aeabi_fsub+0x330>)
    21f8:	401a      	ands	r2, r3
    21fa:	085b      	lsrs	r3, r3, #1
    21fc:	400b      	ands	r3, r1
    21fe:	4313      	orrs	r3, r2
    2200:	e79c      	b.n	213c <__aeabi_fsub+0x8c>
    2202:	2e00      	cmp	r6, #0
    2204:	d000      	beq.n	2208 <__aeabi_fsub+0x158>
    2206:	e770      	b.n	20ea <__aeabi_fsub+0x3a>
    2208:	e76b      	b.n	20e2 <__aeabi_fsub+0x32>
    220a:	1e3b      	subs	r3, r7, #0
    220c:	d1c5      	bne.n	219a <__aeabi_fsub+0xea>
    220e:	2200      	movs	r2, #0
    2210:	027b      	lsls	r3, r7, #9
    2212:	0a5b      	lsrs	r3, r3, #9
    2214:	b2e4      	uxtb	r4, r4
    2216:	e7a3      	b.n	2160 <__aeabi_fsub+0xb0>
    2218:	0014      	movs	r4, r2
    221a:	e78f      	b.n	213c <__aeabi_fsub+0x8c>
    221c:	2e00      	cmp	r6, #0
    221e:	d04d      	beq.n	22bc <__aeabi_fsub+0x20c>
    2220:	1e48      	subs	r0, r1, #1
    2222:	2800      	cmp	r0, #0
    2224:	d157      	bne.n	22d6 <__aeabi_fsub+0x226>
    2226:	199b      	adds	r3, r3, r6
    2228:	2401      	movs	r4, #1
    222a:	015a      	lsls	r2, r3, #5
    222c:	d5b5      	bpl.n	219a <__aeabi_fsub+0xea>
    222e:	2402      	movs	r4, #2
    2230:	e7e0      	b.n	21f4 <__aeabi_fsub+0x144>
    2232:	2a00      	cmp	r2, #0
    2234:	d125      	bne.n	2282 <__aeabi_fsub+0x1d2>
    2236:	1c62      	adds	r2, r4, #1
    2238:	b2d2      	uxtb	r2, r2
    223a:	2a01      	cmp	r2, #1
    223c:	dd72      	ble.n	2324 <__aeabi_fsub+0x274>
    223e:	1b9f      	subs	r7, r3, r6
    2240:	017a      	lsls	r2, r7, #5
    2242:	d535      	bpl.n	22b0 <__aeabi_fsub+0x200>
    2244:	1af7      	subs	r7, r6, r3
    2246:	000d      	movs	r5, r1
    2248:	e764      	b.n	2114 <__aeabi_fsub+0x64>
    224a:	2201      	movs	r2, #1
    224c:	2300      	movs	r3, #0
    224e:	402a      	ands	r2, r5
    2250:	e786      	b.n	2160 <__aeabi_fsub+0xb0>
    2252:	003b      	movs	r3, r7
    2254:	4a63      	ldr	r2, [pc, #396]	; (23e4 <__aeabi_fsub+0x334>)
    2256:	1a24      	subs	r4, r4, r0
    2258:	4013      	ands	r3, r2
    225a:	e76f      	b.n	213c <__aeabi_fsub+0x8c>
    225c:	2900      	cmp	r1, #0
    225e:	d16c      	bne.n	233a <__aeabi_fsub+0x28a>
    2260:	1c61      	adds	r1, r4, #1
    2262:	b2c8      	uxtb	r0, r1
    2264:	2801      	cmp	r0, #1
    2266:	dd4e      	ble.n	2306 <__aeabi_fsub+0x256>
    2268:	29ff      	cmp	r1, #255	; 0xff
    226a:	d049      	beq.n	2300 <__aeabi_fsub+0x250>
    226c:	199b      	adds	r3, r3, r6
    226e:	085b      	lsrs	r3, r3, #1
    2270:	000c      	movs	r4, r1
    2272:	e763      	b.n	213c <__aeabi_fsub+0x8c>
    2274:	2aff      	cmp	r2, #255	; 0xff
    2276:	d041      	beq.n	22fc <__aeabi_fsub+0x24c>
    2278:	000a      	movs	r2, r1
    227a:	e781      	b.n	2180 <__aeabi_fsub+0xd0>
    227c:	2601      	movs	r6, #1
    227e:	1b9b      	subs	r3, r3, r6
    2280:	e789      	b.n	2196 <__aeabi_fsub+0xe6>
    2282:	2c00      	cmp	r4, #0
    2284:	d01c      	beq.n	22c0 <__aeabi_fsub+0x210>
    2286:	28ff      	cmp	r0, #255	; 0xff
    2288:	d021      	beq.n	22ce <__aeabi_fsub+0x21e>
    228a:	2480      	movs	r4, #128	; 0x80
    228c:	04e4      	lsls	r4, r4, #19
    228e:	4252      	negs	r2, r2
    2290:	4323      	orrs	r3, r4
    2292:	2a1b      	cmp	r2, #27
    2294:	dd00      	ble.n	2298 <__aeabi_fsub+0x1e8>
    2296:	e096      	b.n	23c6 <__aeabi_fsub+0x316>
    2298:	001c      	movs	r4, r3
    229a:	2520      	movs	r5, #32
    229c:	40d4      	lsrs	r4, r2
    229e:	1aaa      	subs	r2, r5, r2
    22a0:	4093      	lsls	r3, r2
    22a2:	1e5a      	subs	r2, r3, #1
    22a4:	4193      	sbcs	r3, r2
    22a6:	4323      	orrs	r3, r4
    22a8:	1af3      	subs	r3, r6, r3
    22aa:	0004      	movs	r4, r0
    22ac:	000d      	movs	r5, r1
    22ae:	e72d      	b.n	210c <__aeabi_fsub+0x5c>
    22b0:	2f00      	cmp	r7, #0
    22b2:	d000      	beq.n	22b6 <__aeabi_fsub+0x206>
    22b4:	e72e      	b.n	2114 <__aeabi_fsub+0x64>
    22b6:	2200      	movs	r2, #0
    22b8:	2400      	movs	r4, #0
    22ba:	e7a9      	b.n	2210 <__aeabi_fsub+0x160>
    22bc:	000c      	movs	r4, r1
    22be:	e73d      	b.n	213c <__aeabi_fsub+0x8c>
    22c0:	2b00      	cmp	r3, #0
    22c2:	d058      	beq.n	2376 <__aeabi_fsub+0x2c6>
    22c4:	43d2      	mvns	r2, r2
    22c6:	2a00      	cmp	r2, #0
    22c8:	d0ee      	beq.n	22a8 <__aeabi_fsub+0x1f8>
    22ca:	28ff      	cmp	r0, #255	; 0xff
    22cc:	d1e1      	bne.n	2292 <__aeabi_fsub+0x1e2>
    22ce:	0033      	movs	r3, r6
    22d0:	24ff      	movs	r4, #255	; 0xff
    22d2:	000d      	movs	r5, r1
    22d4:	e732      	b.n	213c <__aeabi_fsub+0x8c>
    22d6:	29ff      	cmp	r1, #255	; 0xff
    22d8:	d010      	beq.n	22fc <__aeabi_fsub+0x24c>
    22da:	0001      	movs	r1, r0
    22dc:	e778      	b.n	21d0 <__aeabi_fsub+0x120>
    22de:	2b00      	cmp	r3, #0
    22e0:	d06e      	beq.n	23c0 <__aeabi_fsub+0x310>
    22e2:	24ff      	movs	r4, #255	; 0xff
    22e4:	2e00      	cmp	r6, #0
    22e6:	d100      	bne.n	22ea <__aeabi_fsub+0x23a>
    22e8:	e728      	b.n	213c <__aeabi_fsub+0x8c>
    22ea:	2280      	movs	r2, #128	; 0x80
    22ec:	4651      	mov	r1, sl
    22ee:	03d2      	lsls	r2, r2, #15
    22f0:	4211      	tst	r1, r2
    22f2:	d003      	beq.n	22fc <__aeabi_fsub+0x24c>
    22f4:	4661      	mov	r1, ip
    22f6:	4211      	tst	r1, r2
    22f8:	d100      	bne.n	22fc <__aeabi_fsub+0x24c>
    22fa:	0033      	movs	r3, r6
    22fc:	24ff      	movs	r4, #255	; 0xff
    22fe:	e71d      	b.n	213c <__aeabi_fsub+0x8c>
    2300:	24ff      	movs	r4, #255	; 0xff
    2302:	2300      	movs	r3, #0
    2304:	e72c      	b.n	2160 <__aeabi_fsub+0xb0>
    2306:	2c00      	cmp	r4, #0
    2308:	d1e9      	bne.n	22de <__aeabi_fsub+0x22e>
    230a:	2b00      	cmp	r3, #0
    230c:	d063      	beq.n	23d6 <__aeabi_fsub+0x326>
    230e:	2e00      	cmp	r6, #0
    2310:	d100      	bne.n	2314 <__aeabi_fsub+0x264>
    2312:	e713      	b.n	213c <__aeabi_fsub+0x8c>
    2314:	199b      	adds	r3, r3, r6
    2316:	015a      	lsls	r2, r3, #5
    2318:	d400      	bmi.n	231c <__aeabi_fsub+0x26c>
    231a:	e73e      	b.n	219a <__aeabi_fsub+0xea>
    231c:	4a31      	ldr	r2, [pc, #196]	; (23e4 <__aeabi_fsub+0x334>)
    231e:	000c      	movs	r4, r1
    2320:	4013      	ands	r3, r2
    2322:	e70b      	b.n	213c <__aeabi_fsub+0x8c>
    2324:	2c00      	cmp	r4, #0
    2326:	d11e      	bne.n	2366 <__aeabi_fsub+0x2b6>
    2328:	2b00      	cmp	r3, #0
    232a:	d12f      	bne.n	238c <__aeabi_fsub+0x2dc>
    232c:	2e00      	cmp	r6, #0
    232e:	d04f      	beq.n	23d0 <__aeabi_fsub+0x320>
    2330:	0033      	movs	r3, r6
    2332:	000d      	movs	r5, r1
    2334:	e702      	b.n	213c <__aeabi_fsub+0x8c>
    2336:	2601      	movs	r6, #1
    2338:	e755      	b.n	21e6 <__aeabi_fsub+0x136>
    233a:	2c00      	cmp	r4, #0
    233c:	d11f      	bne.n	237e <__aeabi_fsub+0x2ce>
    233e:	2b00      	cmp	r3, #0
    2340:	d043      	beq.n	23ca <__aeabi_fsub+0x31a>
    2342:	43c9      	mvns	r1, r1
    2344:	2900      	cmp	r1, #0
    2346:	d00b      	beq.n	2360 <__aeabi_fsub+0x2b0>
    2348:	28ff      	cmp	r0, #255	; 0xff
    234a:	d039      	beq.n	23c0 <__aeabi_fsub+0x310>
    234c:	291b      	cmp	r1, #27
    234e:	dc44      	bgt.n	23da <__aeabi_fsub+0x32a>
    2350:	001c      	movs	r4, r3
    2352:	2720      	movs	r7, #32
    2354:	40cc      	lsrs	r4, r1
    2356:	1a79      	subs	r1, r7, r1
    2358:	408b      	lsls	r3, r1
    235a:	1e59      	subs	r1, r3, #1
    235c:	418b      	sbcs	r3, r1
    235e:	4323      	orrs	r3, r4
    2360:	199b      	adds	r3, r3, r6
    2362:	0004      	movs	r4, r0
    2364:	e740      	b.n	21e8 <__aeabi_fsub+0x138>
    2366:	2b00      	cmp	r3, #0
    2368:	d11a      	bne.n	23a0 <__aeabi_fsub+0x2f0>
    236a:	2e00      	cmp	r6, #0
    236c:	d124      	bne.n	23b8 <__aeabi_fsub+0x308>
    236e:	2780      	movs	r7, #128	; 0x80
    2370:	2200      	movs	r2, #0
    2372:	03ff      	lsls	r7, r7, #15
    2374:	e71b      	b.n	21ae <__aeabi_fsub+0xfe>
    2376:	0033      	movs	r3, r6
    2378:	0004      	movs	r4, r0
    237a:	000d      	movs	r5, r1
    237c:	e6de      	b.n	213c <__aeabi_fsub+0x8c>
    237e:	28ff      	cmp	r0, #255	; 0xff
    2380:	d01e      	beq.n	23c0 <__aeabi_fsub+0x310>
    2382:	2480      	movs	r4, #128	; 0x80
    2384:	04e4      	lsls	r4, r4, #19
    2386:	4249      	negs	r1, r1
    2388:	4323      	orrs	r3, r4
    238a:	e7df      	b.n	234c <__aeabi_fsub+0x29c>
    238c:	2e00      	cmp	r6, #0
    238e:	d100      	bne.n	2392 <__aeabi_fsub+0x2e2>
    2390:	e6d4      	b.n	213c <__aeabi_fsub+0x8c>
    2392:	1b9f      	subs	r7, r3, r6
    2394:	017a      	lsls	r2, r7, #5
    2396:	d400      	bmi.n	239a <__aeabi_fsub+0x2ea>
    2398:	e737      	b.n	220a <__aeabi_fsub+0x15a>
    239a:	1af3      	subs	r3, r6, r3
    239c:	000d      	movs	r5, r1
    239e:	e6cd      	b.n	213c <__aeabi_fsub+0x8c>
    23a0:	24ff      	movs	r4, #255	; 0xff
    23a2:	2e00      	cmp	r6, #0
    23a4:	d100      	bne.n	23a8 <__aeabi_fsub+0x2f8>
    23a6:	e6c9      	b.n	213c <__aeabi_fsub+0x8c>
    23a8:	2280      	movs	r2, #128	; 0x80
    23aa:	4650      	mov	r0, sl
    23ac:	03d2      	lsls	r2, r2, #15
    23ae:	4210      	tst	r0, r2
    23b0:	d0a4      	beq.n	22fc <__aeabi_fsub+0x24c>
    23b2:	4660      	mov	r0, ip
    23b4:	4210      	tst	r0, r2
    23b6:	d1a1      	bne.n	22fc <__aeabi_fsub+0x24c>
    23b8:	0033      	movs	r3, r6
    23ba:	000d      	movs	r5, r1
    23bc:	24ff      	movs	r4, #255	; 0xff
    23be:	e6bd      	b.n	213c <__aeabi_fsub+0x8c>
    23c0:	0033      	movs	r3, r6
    23c2:	24ff      	movs	r4, #255	; 0xff
    23c4:	e6ba      	b.n	213c <__aeabi_fsub+0x8c>
    23c6:	2301      	movs	r3, #1
    23c8:	e76e      	b.n	22a8 <__aeabi_fsub+0x1f8>
    23ca:	0033      	movs	r3, r6
    23cc:	0004      	movs	r4, r0
    23ce:	e6b5      	b.n	213c <__aeabi_fsub+0x8c>
    23d0:	2700      	movs	r7, #0
    23d2:	2200      	movs	r2, #0
    23d4:	e71c      	b.n	2210 <__aeabi_fsub+0x160>
    23d6:	0033      	movs	r3, r6
    23d8:	e6b0      	b.n	213c <__aeabi_fsub+0x8c>
    23da:	2301      	movs	r3, #1
    23dc:	e7c0      	b.n	2360 <__aeabi_fsub+0x2b0>
    23de:	46c0      	nop			; (mov r8, r8)
    23e0:	7dffffff 	.word	0x7dffffff
    23e4:	fbffffff 	.word	0xfbffffff

000023e8 <__aeabi_f2iz>:
    23e8:	0241      	lsls	r1, r0, #9
    23ea:	0043      	lsls	r3, r0, #1
    23ec:	0fc2      	lsrs	r2, r0, #31
    23ee:	0a49      	lsrs	r1, r1, #9
    23f0:	0e1b      	lsrs	r3, r3, #24
    23f2:	2000      	movs	r0, #0
    23f4:	2b7e      	cmp	r3, #126	; 0x7e
    23f6:	dd0d      	ble.n	2414 <__aeabi_f2iz+0x2c>
    23f8:	2b9d      	cmp	r3, #157	; 0x9d
    23fa:	dc0c      	bgt.n	2416 <__aeabi_f2iz+0x2e>
    23fc:	2080      	movs	r0, #128	; 0x80
    23fe:	0400      	lsls	r0, r0, #16
    2400:	4301      	orrs	r1, r0
    2402:	2b95      	cmp	r3, #149	; 0x95
    2404:	dc0a      	bgt.n	241c <__aeabi_f2iz+0x34>
    2406:	2096      	movs	r0, #150	; 0x96
    2408:	1ac3      	subs	r3, r0, r3
    240a:	40d9      	lsrs	r1, r3
    240c:	4248      	negs	r0, r1
    240e:	2a00      	cmp	r2, #0
    2410:	d100      	bne.n	2414 <__aeabi_f2iz+0x2c>
    2412:	0008      	movs	r0, r1
    2414:	4770      	bx	lr
    2416:	4b03      	ldr	r3, [pc, #12]	; (2424 <__aeabi_f2iz+0x3c>)
    2418:	18d0      	adds	r0, r2, r3
    241a:	e7fb      	b.n	2414 <__aeabi_f2iz+0x2c>
    241c:	3b96      	subs	r3, #150	; 0x96
    241e:	4099      	lsls	r1, r3
    2420:	e7f4      	b.n	240c <__aeabi_f2iz+0x24>
    2422:	46c0      	nop			; (mov r8, r8)
    2424:	7fffffff 	.word	0x7fffffff

00002428 <__aeabi_i2f>:
    2428:	b570      	push	{r4, r5, r6, lr}
    242a:	2800      	cmp	r0, #0
    242c:	d030      	beq.n	2490 <__aeabi_i2f+0x68>
    242e:	17c3      	asrs	r3, r0, #31
    2430:	18c4      	adds	r4, r0, r3
    2432:	405c      	eors	r4, r3
    2434:	0fc5      	lsrs	r5, r0, #31
    2436:	0020      	movs	r0, r4
    2438:	f001 faae 	bl	3998 <__clzsi2>
    243c:	239e      	movs	r3, #158	; 0x9e
    243e:	1a1b      	subs	r3, r3, r0
    2440:	2b96      	cmp	r3, #150	; 0x96
    2442:	dc0d      	bgt.n	2460 <__aeabi_i2f+0x38>
    2444:	2296      	movs	r2, #150	; 0x96
    2446:	1ad2      	subs	r2, r2, r3
    2448:	4094      	lsls	r4, r2
    244a:	002a      	movs	r2, r5
    244c:	0264      	lsls	r4, r4, #9
    244e:	0a64      	lsrs	r4, r4, #9
    2450:	b2db      	uxtb	r3, r3
    2452:	0264      	lsls	r4, r4, #9
    2454:	05db      	lsls	r3, r3, #23
    2456:	0a60      	lsrs	r0, r4, #9
    2458:	07d2      	lsls	r2, r2, #31
    245a:	4318      	orrs	r0, r3
    245c:	4310      	orrs	r0, r2
    245e:	bd70      	pop	{r4, r5, r6, pc}
    2460:	2b99      	cmp	r3, #153	; 0x99
    2462:	dc19      	bgt.n	2498 <__aeabi_i2f+0x70>
    2464:	2299      	movs	r2, #153	; 0x99
    2466:	1ad2      	subs	r2, r2, r3
    2468:	2a00      	cmp	r2, #0
    246a:	dd29      	ble.n	24c0 <__aeabi_i2f+0x98>
    246c:	4094      	lsls	r4, r2
    246e:	0022      	movs	r2, r4
    2470:	4c14      	ldr	r4, [pc, #80]	; (24c4 <__aeabi_i2f+0x9c>)
    2472:	4014      	ands	r4, r2
    2474:	0751      	lsls	r1, r2, #29
    2476:	d004      	beq.n	2482 <__aeabi_i2f+0x5a>
    2478:	210f      	movs	r1, #15
    247a:	400a      	ands	r2, r1
    247c:	2a04      	cmp	r2, #4
    247e:	d000      	beq.n	2482 <__aeabi_i2f+0x5a>
    2480:	3404      	adds	r4, #4
    2482:	0162      	lsls	r2, r4, #5
    2484:	d413      	bmi.n	24ae <__aeabi_i2f+0x86>
    2486:	01a4      	lsls	r4, r4, #6
    2488:	0a64      	lsrs	r4, r4, #9
    248a:	b2db      	uxtb	r3, r3
    248c:	002a      	movs	r2, r5
    248e:	e7e0      	b.n	2452 <__aeabi_i2f+0x2a>
    2490:	2200      	movs	r2, #0
    2492:	2300      	movs	r3, #0
    2494:	2400      	movs	r4, #0
    2496:	e7dc      	b.n	2452 <__aeabi_i2f+0x2a>
    2498:	2205      	movs	r2, #5
    249a:	0021      	movs	r1, r4
    249c:	1a12      	subs	r2, r2, r0
    249e:	40d1      	lsrs	r1, r2
    24a0:	22b9      	movs	r2, #185	; 0xb9
    24a2:	1ad2      	subs	r2, r2, r3
    24a4:	4094      	lsls	r4, r2
    24a6:	1e62      	subs	r2, r4, #1
    24a8:	4194      	sbcs	r4, r2
    24aa:	430c      	orrs	r4, r1
    24ac:	e7da      	b.n	2464 <__aeabi_i2f+0x3c>
    24ae:	4b05      	ldr	r3, [pc, #20]	; (24c4 <__aeabi_i2f+0x9c>)
    24b0:	002a      	movs	r2, r5
    24b2:	401c      	ands	r4, r3
    24b4:	239f      	movs	r3, #159	; 0x9f
    24b6:	01a4      	lsls	r4, r4, #6
    24b8:	1a1b      	subs	r3, r3, r0
    24ba:	0a64      	lsrs	r4, r4, #9
    24bc:	b2db      	uxtb	r3, r3
    24be:	e7c8      	b.n	2452 <__aeabi_i2f+0x2a>
    24c0:	0022      	movs	r2, r4
    24c2:	e7d5      	b.n	2470 <__aeabi_i2f+0x48>
    24c4:	fbffffff 	.word	0xfbffffff

000024c8 <__aeabi_ui2f>:
    24c8:	b510      	push	{r4, lr}
    24ca:	1e04      	subs	r4, r0, #0
    24cc:	d027      	beq.n	251e <__aeabi_ui2f+0x56>
    24ce:	f001 fa63 	bl	3998 <__clzsi2>
    24d2:	239e      	movs	r3, #158	; 0x9e
    24d4:	1a1b      	subs	r3, r3, r0
    24d6:	2b96      	cmp	r3, #150	; 0x96
    24d8:	dc0a      	bgt.n	24f0 <__aeabi_ui2f+0x28>
    24da:	2296      	movs	r2, #150	; 0x96
    24dc:	1ad2      	subs	r2, r2, r3
    24de:	4094      	lsls	r4, r2
    24e0:	0264      	lsls	r4, r4, #9
    24e2:	0a64      	lsrs	r4, r4, #9
    24e4:	b2db      	uxtb	r3, r3
    24e6:	0264      	lsls	r4, r4, #9
    24e8:	05db      	lsls	r3, r3, #23
    24ea:	0a60      	lsrs	r0, r4, #9
    24ec:	4318      	orrs	r0, r3
    24ee:	bd10      	pop	{r4, pc}
    24f0:	2b99      	cmp	r3, #153	; 0x99
    24f2:	dc17      	bgt.n	2524 <__aeabi_ui2f+0x5c>
    24f4:	2299      	movs	r2, #153	; 0x99
    24f6:	1ad2      	subs	r2, r2, r3
    24f8:	2a00      	cmp	r2, #0
    24fa:	dd27      	ble.n	254c <__aeabi_ui2f+0x84>
    24fc:	4094      	lsls	r4, r2
    24fe:	0022      	movs	r2, r4
    2500:	4c13      	ldr	r4, [pc, #76]	; (2550 <__aeabi_ui2f+0x88>)
    2502:	4014      	ands	r4, r2
    2504:	0751      	lsls	r1, r2, #29
    2506:	d004      	beq.n	2512 <__aeabi_ui2f+0x4a>
    2508:	210f      	movs	r1, #15
    250a:	400a      	ands	r2, r1
    250c:	2a04      	cmp	r2, #4
    250e:	d000      	beq.n	2512 <__aeabi_ui2f+0x4a>
    2510:	3404      	adds	r4, #4
    2512:	0162      	lsls	r2, r4, #5
    2514:	d412      	bmi.n	253c <__aeabi_ui2f+0x74>
    2516:	01a4      	lsls	r4, r4, #6
    2518:	0a64      	lsrs	r4, r4, #9
    251a:	b2db      	uxtb	r3, r3
    251c:	e7e3      	b.n	24e6 <__aeabi_ui2f+0x1e>
    251e:	2300      	movs	r3, #0
    2520:	2400      	movs	r4, #0
    2522:	e7e0      	b.n	24e6 <__aeabi_ui2f+0x1e>
    2524:	22b9      	movs	r2, #185	; 0xb9
    2526:	0021      	movs	r1, r4
    2528:	1ad2      	subs	r2, r2, r3
    252a:	4091      	lsls	r1, r2
    252c:	000a      	movs	r2, r1
    252e:	1e51      	subs	r1, r2, #1
    2530:	418a      	sbcs	r2, r1
    2532:	2105      	movs	r1, #5
    2534:	1a09      	subs	r1, r1, r0
    2536:	40cc      	lsrs	r4, r1
    2538:	4314      	orrs	r4, r2
    253a:	e7db      	b.n	24f4 <__aeabi_ui2f+0x2c>
    253c:	4b04      	ldr	r3, [pc, #16]	; (2550 <__aeabi_ui2f+0x88>)
    253e:	401c      	ands	r4, r3
    2540:	239f      	movs	r3, #159	; 0x9f
    2542:	01a4      	lsls	r4, r4, #6
    2544:	1a1b      	subs	r3, r3, r0
    2546:	0a64      	lsrs	r4, r4, #9
    2548:	b2db      	uxtb	r3, r3
    254a:	e7cc      	b.n	24e6 <__aeabi_ui2f+0x1e>
    254c:	0022      	movs	r2, r4
    254e:	e7d7      	b.n	2500 <__aeabi_ui2f+0x38>
    2550:	fbffffff 	.word	0xfbffffff

00002554 <__aeabi_ddiv>:
    2554:	b5f0      	push	{r4, r5, r6, r7, lr}
    2556:	4657      	mov	r7, sl
    2558:	4645      	mov	r5, r8
    255a:	46de      	mov	lr, fp
    255c:	464e      	mov	r6, r9
    255e:	b5e0      	push	{r5, r6, r7, lr}
    2560:	004c      	lsls	r4, r1, #1
    2562:	030e      	lsls	r6, r1, #12
    2564:	b087      	sub	sp, #28
    2566:	4683      	mov	fp, r0
    2568:	4692      	mov	sl, r2
    256a:	001d      	movs	r5, r3
    256c:	4680      	mov	r8, r0
    256e:	0b36      	lsrs	r6, r6, #12
    2570:	0d64      	lsrs	r4, r4, #21
    2572:	0fcf      	lsrs	r7, r1, #31
    2574:	2c00      	cmp	r4, #0
    2576:	d04f      	beq.n	2618 <__aeabi_ddiv+0xc4>
    2578:	4b6f      	ldr	r3, [pc, #444]	; (2738 <__aeabi_ddiv+0x1e4>)
    257a:	429c      	cmp	r4, r3
    257c:	d035      	beq.n	25ea <__aeabi_ddiv+0x96>
    257e:	2380      	movs	r3, #128	; 0x80
    2580:	0f42      	lsrs	r2, r0, #29
    2582:	041b      	lsls	r3, r3, #16
    2584:	00f6      	lsls	r6, r6, #3
    2586:	4313      	orrs	r3, r2
    2588:	4333      	orrs	r3, r6
    258a:	4699      	mov	r9, r3
    258c:	00c3      	lsls	r3, r0, #3
    258e:	4698      	mov	r8, r3
    2590:	4b6a      	ldr	r3, [pc, #424]	; (273c <__aeabi_ddiv+0x1e8>)
    2592:	2600      	movs	r6, #0
    2594:	469c      	mov	ip, r3
    2596:	2300      	movs	r3, #0
    2598:	4464      	add	r4, ip
    259a:	9303      	str	r3, [sp, #12]
    259c:	032b      	lsls	r3, r5, #12
    259e:	0b1b      	lsrs	r3, r3, #12
    25a0:	469b      	mov	fp, r3
    25a2:	006b      	lsls	r3, r5, #1
    25a4:	0fed      	lsrs	r5, r5, #31
    25a6:	4650      	mov	r0, sl
    25a8:	0d5b      	lsrs	r3, r3, #21
    25aa:	9501      	str	r5, [sp, #4]
    25ac:	d05e      	beq.n	266c <__aeabi_ddiv+0x118>
    25ae:	4a62      	ldr	r2, [pc, #392]	; (2738 <__aeabi_ddiv+0x1e4>)
    25b0:	4293      	cmp	r3, r2
    25b2:	d053      	beq.n	265c <__aeabi_ddiv+0x108>
    25b4:	465a      	mov	r2, fp
    25b6:	00d1      	lsls	r1, r2, #3
    25b8:	2280      	movs	r2, #128	; 0x80
    25ba:	0f40      	lsrs	r0, r0, #29
    25bc:	0412      	lsls	r2, r2, #16
    25be:	4302      	orrs	r2, r0
    25c0:	430a      	orrs	r2, r1
    25c2:	4693      	mov	fp, r2
    25c4:	4652      	mov	r2, sl
    25c6:	00d1      	lsls	r1, r2, #3
    25c8:	4a5c      	ldr	r2, [pc, #368]	; (273c <__aeabi_ddiv+0x1e8>)
    25ca:	4694      	mov	ip, r2
    25cc:	2200      	movs	r2, #0
    25ce:	4463      	add	r3, ip
    25d0:	0038      	movs	r0, r7
    25d2:	4068      	eors	r0, r5
    25d4:	4684      	mov	ip, r0
    25d6:	9002      	str	r0, [sp, #8]
    25d8:	1ae4      	subs	r4, r4, r3
    25da:	4316      	orrs	r6, r2
    25dc:	2e0f      	cmp	r6, #15
    25de:	d900      	bls.n	25e2 <__aeabi_ddiv+0x8e>
    25e0:	e0b4      	b.n	274c <__aeabi_ddiv+0x1f8>
    25e2:	4b57      	ldr	r3, [pc, #348]	; (2740 <__aeabi_ddiv+0x1ec>)
    25e4:	00b6      	lsls	r6, r6, #2
    25e6:	599b      	ldr	r3, [r3, r6]
    25e8:	469f      	mov	pc, r3
    25ea:	0003      	movs	r3, r0
    25ec:	4333      	orrs	r3, r6
    25ee:	4699      	mov	r9, r3
    25f0:	d16c      	bne.n	26cc <__aeabi_ddiv+0x178>
    25f2:	2300      	movs	r3, #0
    25f4:	4698      	mov	r8, r3
    25f6:	3302      	adds	r3, #2
    25f8:	2608      	movs	r6, #8
    25fa:	9303      	str	r3, [sp, #12]
    25fc:	e7ce      	b.n	259c <__aeabi_ddiv+0x48>
    25fe:	46cb      	mov	fp, r9
    2600:	4641      	mov	r1, r8
    2602:	9a03      	ldr	r2, [sp, #12]
    2604:	9701      	str	r7, [sp, #4]
    2606:	2a02      	cmp	r2, #2
    2608:	d165      	bne.n	26d6 <__aeabi_ddiv+0x182>
    260a:	9b01      	ldr	r3, [sp, #4]
    260c:	4c4a      	ldr	r4, [pc, #296]	; (2738 <__aeabi_ddiv+0x1e4>)
    260e:	469c      	mov	ip, r3
    2610:	2300      	movs	r3, #0
    2612:	2200      	movs	r2, #0
    2614:	4698      	mov	r8, r3
    2616:	e06b      	b.n	26f0 <__aeabi_ddiv+0x19c>
    2618:	0003      	movs	r3, r0
    261a:	4333      	orrs	r3, r6
    261c:	4699      	mov	r9, r3
    261e:	d04e      	beq.n	26be <__aeabi_ddiv+0x16a>
    2620:	2e00      	cmp	r6, #0
    2622:	d100      	bne.n	2626 <__aeabi_ddiv+0xd2>
    2624:	e1bc      	b.n	29a0 <__aeabi_ddiv+0x44c>
    2626:	0030      	movs	r0, r6
    2628:	f001 f9b6 	bl	3998 <__clzsi2>
    262c:	0003      	movs	r3, r0
    262e:	3b0b      	subs	r3, #11
    2630:	2b1c      	cmp	r3, #28
    2632:	dd00      	ble.n	2636 <__aeabi_ddiv+0xe2>
    2634:	e1ac      	b.n	2990 <__aeabi_ddiv+0x43c>
    2636:	221d      	movs	r2, #29
    2638:	1ad3      	subs	r3, r2, r3
    263a:	465a      	mov	r2, fp
    263c:	0001      	movs	r1, r0
    263e:	40da      	lsrs	r2, r3
    2640:	3908      	subs	r1, #8
    2642:	408e      	lsls	r6, r1
    2644:	0013      	movs	r3, r2
    2646:	4333      	orrs	r3, r6
    2648:	4699      	mov	r9, r3
    264a:	465b      	mov	r3, fp
    264c:	408b      	lsls	r3, r1
    264e:	4698      	mov	r8, r3
    2650:	2300      	movs	r3, #0
    2652:	4c3c      	ldr	r4, [pc, #240]	; (2744 <__aeabi_ddiv+0x1f0>)
    2654:	2600      	movs	r6, #0
    2656:	1a24      	subs	r4, r4, r0
    2658:	9303      	str	r3, [sp, #12]
    265a:	e79f      	b.n	259c <__aeabi_ddiv+0x48>
    265c:	4651      	mov	r1, sl
    265e:	465a      	mov	r2, fp
    2660:	4311      	orrs	r1, r2
    2662:	d129      	bne.n	26b8 <__aeabi_ddiv+0x164>
    2664:	2200      	movs	r2, #0
    2666:	4693      	mov	fp, r2
    2668:	3202      	adds	r2, #2
    266a:	e7b1      	b.n	25d0 <__aeabi_ddiv+0x7c>
    266c:	4659      	mov	r1, fp
    266e:	4301      	orrs	r1, r0
    2670:	d01e      	beq.n	26b0 <__aeabi_ddiv+0x15c>
    2672:	465b      	mov	r3, fp
    2674:	2b00      	cmp	r3, #0
    2676:	d100      	bne.n	267a <__aeabi_ddiv+0x126>
    2678:	e19e      	b.n	29b8 <__aeabi_ddiv+0x464>
    267a:	4658      	mov	r0, fp
    267c:	f001 f98c 	bl	3998 <__clzsi2>
    2680:	0003      	movs	r3, r0
    2682:	3b0b      	subs	r3, #11
    2684:	2b1c      	cmp	r3, #28
    2686:	dd00      	ble.n	268a <__aeabi_ddiv+0x136>
    2688:	e18f      	b.n	29aa <__aeabi_ddiv+0x456>
    268a:	0002      	movs	r2, r0
    268c:	4659      	mov	r1, fp
    268e:	3a08      	subs	r2, #8
    2690:	4091      	lsls	r1, r2
    2692:	468b      	mov	fp, r1
    2694:	211d      	movs	r1, #29
    2696:	1acb      	subs	r3, r1, r3
    2698:	4651      	mov	r1, sl
    269a:	40d9      	lsrs	r1, r3
    269c:	000b      	movs	r3, r1
    269e:	4659      	mov	r1, fp
    26a0:	430b      	orrs	r3, r1
    26a2:	4651      	mov	r1, sl
    26a4:	469b      	mov	fp, r3
    26a6:	4091      	lsls	r1, r2
    26a8:	4b26      	ldr	r3, [pc, #152]	; (2744 <__aeabi_ddiv+0x1f0>)
    26aa:	2200      	movs	r2, #0
    26ac:	1a1b      	subs	r3, r3, r0
    26ae:	e78f      	b.n	25d0 <__aeabi_ddiv+0x7c>
    26b0:	2300      	movs	r3, #0
    26b2:	2201      	movs	r2, #1
    26b4:	469b      	mov	fp, r3
    26b6:	e78b      	b.n	25d0 <__aeabi_ddiv+0x7c>
    26b8:	4651      	mov	r1, sl
    26ba:	2203      	movs	r2, #3
    26bc:	e788      	b.n	25d0 <__aeabi_ddiv+0x7c>
    26be:	2300      	movs	r3, #0
    26c0:	4698      	mov	r8, r3
    26c2:	3301      	adds	r3, #1
    26c4:	2604      	movs	r6, #4
    26c6:	2400      	movs	r4, #0
    26c8:	9303      	str	r3, [sp, #12]
    26ca:	e767      	b.n	259c <__aeabi_ddiv+0x48>
    26cc:	2303      	movs	r3, #3
    26ce:	46b1      	mov	r9, r6
    26d0:	9303      	str	r3, [sp, #12]
    26d2:	260c      	movs	r6, #12
    26d4:	e762      	b.n	259c <__aeabi_ddiv+0x48>
    26d6:	2a03      	cmp	r2, #3
    26d8:	d100      	bne.n	26dc <__aeabi_ddiv+0x188>
    26da:	e25c      	b.n	2b96 <__aeabi_ddiv+0x642>
    26dc:	9b01      	ldr	r3, [sp, #4]
    26de:	2a01      	cmp	r2, #1
    26e0:	d000      	beq.n	26e4 <__aeabi_ddiv+0x190>
    26e2:	e1e4      	b.n	2aae <__aeabi_ddiv+0x55a>
    26e4:	4013      	ands	r3, r2
    26e6:	469c      	mov	ip, r3
    26e8:	2300      	movs	r3, #0
    26ea:	2400      	movs	r4, #0
    26ec:	2200      	movs	r2, #0
    26ee:	4698      	mov	r8, r3
    26f0:	2100      	movs	r1, #0
    26f2:	0312      	lsls	r2, r2, #12
    26f4:	0b13      	lsrs	r3, r2, #12
    26f6:	0d0a      	lsrs	r2, r1, #20
    26f8:	0512      	lsls	r2, r2, #20
    26fa:	431a      	orrs	r2, r3
    26fc:	0523      	lsls	r3, r4, #20
    26fe:	4c12      	ldr	r4, [pc, #72]	; (2748 <__aeabi_ddiv+0x1f4>)
    2700:	4640      	mov	r0, r8
    2702:	4022      	ands	r2, r4
    2704:	4313      	orrs	r3, r2
    2706:	4662      	mov	r2, ip
    2708:	005b      	lsls	r3, r3, #1
    270a:	07d2      	lsls	r2, r2, #31
    270c:	085b      	lsrs	r3, r3, #1
    270e:	4313      	orrs	r3, r2
    2710:	0019      	movs	r1, r3
    2712:	b007      	add	sp, #28
    2714:	bc3c      	pop	{r2, r3, r4, r5}
    2716:	4690      	mov	r8, r2
    2718:	4699      	mov	r9, r3
    271a:	46a2      	mov	sl, r4
    271c:	46ab      	mov	fp, r5
    271e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2720:	2300      	movs	r3, #0
    2722:	2280      	movs	r2, #128	; 0x80
    2724:	469c      	mov	ip, r3
    2726:	0312      	lsls	r2, r2, #12
    2728:	4698      	mov	r8, r3
    272a:	4c03      	ldr	r4, [pc, #12]	; (2738 <__aeabi_ddiv+0x1e4>)
    272c:	e7e0      	b.n	26f0 <__aeabi_ddiv+0x19c>
    272e:	2300      	movs	r3, #0
    2730:	4c01      	ldr	r4, [pc, #4]	; (2738 <__aeabi_ddiv+0x1e4>)
    2732:	2200      	movs	r2, #0
    2734:	4698      	mov	r8, r3
    2736:	e7db      	b.n	26f0 <__aeabi_ddiv+0x19c>
    2738:	000007ff 	.word	0x000007ff
    273c:	fffffc01 	.word	0xfffffc01
    2740:	0000509c 	.word	0x0000509c
    2744:	fffffc0d 	.word	0xfffffc0d
    2748:	800fffff 	.word	0x800fffff
    274c:	45d9      	cmp	r9, fp
    274e:	d900      	bls.n	2752 <__aeabi_ddiv+0x1fe>
    2750:	e139      	b.n	29c6 <__aeabi_ddiv+0x472>
    2752:	d100      	bne.n	2756 <__aeabi_ddiv+0x202>
    2754:	e134      	b.n	29c0 <__aeabi_ddiv+0x46c>
    2756:	2300      	movs	r3, #0
    2758:	4646      	mov	r6, r8
    275a:	464d      	mov	r5, r9
    275c:	469a      	mov	sl, r3
    275e:	3c01      	subs	r4, #1
    2760:	465b      	mov	r3, fp
    2762:	0e0a      	lsrs	r2, r1, #24
    2764:	021b      	lsls	r3, r3, #8
    2766:	431a      	orrs	r2, r3
    2768:	020b      	lsls	r3, r1, #8
    276a:	0c17      	lsrs	r7, r2, #16
    276c:	9303      	str	r3, [sp, #12]
    276e:	0413      	lsls	r3, r2, #16
    2770:	0c1b      	lsrs	r3, r3, #16
    2772:	0039      	movs	r1, r7
    2774:	0028      	movs	r0, r5
    2776:	4690      	mov	r8, r2
    2778:	9301      	str	r3, [sp, #4]
    277a:	f7ff f9eb 	bl	1b54 <__udivsi3>
    277e:	0002      	movs	r2, r0
    2780:	9b01      	ldr	r3, [sp, #4]
    2782:	4683      	mov	fp, r0
    2784:	435a      	muls	r2, r3
    2786:	0028      	movs	r0, r5
    2788:	0039      	movs	r1, r7
    278a:	4691      	mov	r9, r2
    278c:	f7ff fa68 	bl	1c60 <__aeabi_uidivmod>
    2790:	0c35      	lsrs	r5, r6, #16
    2792:	0409      	lsls	r1, r1, #16
    2794:	430d      	orrs	r5, r1
    2796:	45a9      	cmp	r9, r5
    2798:	d90d      	bls.n	27b6 <__aeabi_ddiv+0x262>
    279a:	465b      	mov	r3, fp
    279c:	4445      	add	r5, r8
    279e:	3b01      	subs	r3, #1
    27a0:	45a8      	cmp	r8, r5
    27a2:	d900      	bls.n	27a6 <__aeabi_ddiv+0x252>
    27a4:	e13a      	b.n	2a1c <__aeabi_ddiv+0x4c8>
    27a6:	45a9      	cmp	r9, r5
    27a8:	d800      	bhi.n	27ac <__aeabi_ddiv+0x258>
    27aa:	e137      	b.n	2a1c <__aeabi_ddiv+0x4c8>
    27ac:	2302      	movs	r3, #2
    27ae:	425b      	negs	r3, r3
    27b0:	469c      	mov	ip, r3
    27b2:	4445      	add	r5, r8
    27b4:	44e3      	add	fp, ip
    27b6:	464b      	mov	r3, r9
    27b8:	1aeb      	subs	r3, r5, r3
    27ba:	0039      	movs	r1, r7
    27bc:	0018      	movs	r0, r3
    27be:	9304      	str	r3, [sp, #16]
    27c0:	f7ff f9c8 	bl	1b54 <__udivsi3>
    27c4:	9b01      	ldr	r3, [sp, #4]
    27c6:	0005      	movs	r5, r0
    27c8:	4343      	muls	r3, r0
    27ca:	0039      	movs	r1, r7
    27cc:	9804      	ldr	r0, [sp, #16]
    27ce:	4699      	mov	r9, r3
    27d0:	f7ff fa46 	bl	1c60 <__aeabi_uidivmod>
    27d4:	0433      	lsls	r3, r6, #16
    27d6:	0409      	lsls	r1, r1, #16
    27d8:	0c1b      	lsrs	r3, r3, #16
    27da:	430b      	orrs	r3, r1
    27dc:	4599      	cmp	r9, r3
    27de:	d909      	bls.n	27f4 <__aeabi_ddiv+0x2a0>
    27e0:	4443      	add	r3, r8
    27e2:	1e6a      	subs	r2, r5, #1
    27e4:	4598      	cmp	r8, r3
    27e6:	d900      	bls.n	27ea <__aeabi_ddiv+0x296>
    27e8:	e11a      	b.n	2a20 <__aeabi_ddiv+0x4cc>
    27ea:	4599      	cmp	r9, r3
    27ec:	d800      	bhi.n	27f0 <__aeabi_ddiv+0x29c>
    27ee:	e117      	b.n	2a20 <__aeabi_ddiv+0x4cc>
    27f0:	3d02      	subs	r5, #2
    27f2:	4443      	add	r3, r8
    27f4:	464a      	mov	r2, r9
    27f6:	1a9b      	subs	r3, r3, r2
    27f8:	465a      	mov	r2, fp
    27fa:	0412      	lsls	r2, r2, #16
    27fc:	432a      	orrs	r2, r5
    27fe:	9903      	ldr	r1, [sp, #12]
    2800:	4693      	mov	fp, r2
    2802:	0c10      	lsrs	r0, r2, #16
    2804:	0c0a      	lsrs	r2, r1, #16
    2806:	4691      	mov	r9, r2
    2808:	0409      	lsls	r1, r1, #16
    280a:	465a      	mov	r2, fp
    280c:	0c09      	lsrs	r1, r1, #16
    280e:	464e      	mov	r6, r9
    2810:	000d      	movs	r5, r1
    2812:	0412      	lsls	r2, r2, #16
    2814:	0c12      	lsrs	r2, r2, #16
    2816:	4345      	muls	r5, r0
    2818:	9105      	str	r1, [sp, #20]
    281a:	4351      	muls	r1, r2
    281c:	4372      	muls	r2, r6
    281e:	4370      	muls	r0, r6
    2820:	1952      	adds	r2, r2, r5
    2822:	0c0e      	lsrs	r6, r1, #16
    2824:	18b2      	adds	r2, r6, r2
    2826:	4295      	cmp	r5, r2
    2828:	d903      	bls.n	2832 <__aeabi_ddiv+0x2de>
    282a:	2580      	movs	r5, #128	; 0x80
    282c:	026d      	lsls	r5, r5, #9
    282e:	46ac      	mov	ip, r5
    2830:	4460      	add	r0, ip
    2832:	0c15      	lsrs	r5, r2, #16
    2834:	0409      	lsls	r1, r1, #16
    2836:	0412      	lsls	r2, r2, #16
    2838:	0c09      	lsrs	r1, r1, #16
    283a:	1828      	adds	r0, r5, r0
    283c:	1852      	adds	r2, r2, r1
    283e:	4283      	cmp	r3, r0
    2840:	d200      	bcs.n	2844 <__aeabi_ddiv+0x2f0>
    2842:	e0ce      	b.n	29e2 <__aeabi_ddiv+0x48e>
    2844:	d100      	bne.n	2848 <__aeabi_ddiv+0x2f4>
    2846:	e0c8      	b.n	29da <__aeabi_ddiv+0x486>
    2848:	1a1d      	subs	r5, r3, r0
    284a:	4653      	mov	r3, sl
    284c:	1a9e      	subs	r6, r3, r2
    284e:	45b2      	cmp	sl, r6
    2850:	4192      	sbcs	r2, r2
    2852:	4252      	negs	r2, r2
    2854:	1aab      	subs	r3, r5, r2
    2856:	469a      	mov	sl, r3
    2858:	4598      	cmp	r8, r3
    285a:	d100      	bne.n	285e <__aeabi_ddiv+0x30a>
    285c:	e117      	b.n	2a8e <__aeabi_ddiv+0x53a>
    285e:	0039      	movs	r1, r7
    2860:	0018      	movs	r0, r3
    2862:	f7ff f977 	bl	1b54 <__udivsi3>
    2866:	9b01      	ldr	r3, [sp, #4]
    2868:	0005      	movs	r5, r0
    286a:	4343      	muls	r3, r0
    286c:	0039      	movs	r1, r7
    286e:	4650      	mov	r0, sl
    2870:	9304      	str	r3, [sp, #16]
    2872:	f7ff f9f5 	bl	1c60 <__aeabi_uidivmod>
    2876:	9804      	ldr	r0, [sp, #16]
    2878:	040b      	lsls	r3, r1, #16
    287a:	0c31      	lsrs	r1, r6, #16
    287c:	4319      	orrs	r1, r3
    287e:	4288      	cmp	r0, r1
    2880:	d909      	bls.n	2896 <__aeabi_ddiv+0x342>
    2882:	4441      	add	r1, r8
    2884:	1e6b      	subs	r3, r5, #1
    2886:	4588      	cmp	r8, r1
    2888:	d900      	bls.n	288c <__aeabi_ddiv+0x338>
    288a:	e107      	b.n	2a9c <__aeabi_ddiv+0x548>
    288c:	4288      	cmp	r0, r1
    288e:	d800      	bhi.n	2892 <__aeabi_ddiv+0x33e>
    2890:	e104      	b.n	2a9c <__aeabi_ddiv+0x548>
    2892:	3d02      	subs	r5, #2
    2894:	4441      	add	r1, r8
    2896:	9b04      	ldr	r3, [sp, #16]
    2898:	1acb      	subs	r3, r1, r3
    289a:	0018      	movs	r0, r3
    289c:	0039      	movs	r1, r7
    289e:	9304      	str	r3, [sp, #16]
    28a0:	f7ff f958 	bl	1b54 <__udivsi3>
    28a4:	9b01      	ldr	r3, [sp, #4]
    28a6:	4682      	mov	sl, r0
    28a8:	4343      	muls	r3, r0
    28aa:	0039      	movs	r1, r7
    28ac:	9804      	ldr	r0, [sp, #16]
    28ae:	9301      	str	r3, [sp, #4]
    28b0:	f7ff f9d6 	bl	1c60 <__aeabi_uidivmod>
    28b4:	9801      	ldr	r0, [sp, #4]
    28b6:	040b      	lsls	r3, r1, #16
    28b8:	0431      	lsls	r1, r6, #16
    28ba:	0c09      	lsrs	r1, r1, #16
    28bc:	4319      	orrs	r1, r3
    28be:	4288      	cmp	r0, r1
    28c0:	d90d      	bls.n	28de <__aeabi_ddiv+0x38a>
    28c2:	4653      	mov	r3, sl
    28c4:	4441      	add	r1, r8
    28c6:	3b01      	subs	r3, #1
    28c8:	4588      	cmp	r8, r1
    28ca:	d900      	bls.n	28ce <__aeabi_ddiv+0x37a>
    28cc:	e0e8      	b.n	2aa0 <__aeabi_ddiv+0x54c>
    28ce:	4288      	cmp	r0, r1
    28d0:	d800      	bhi.n	28d4 <__aeabi_ddiv+0x380>
    28d2:	e0e5      	b.n	2aa0 <__aeabi_ddiv+0x54c>
    28d4:	2302      	movs	r3, #2
    28d6:	425b      	negs	r3, r3
    28d8:	469c      	mov	ip, r3
    28da:	4441      	add	r1, r8
    28dc:	44e2      	add	sl, ip
    28de:	9b01      	ldr	r3, [sp, #4]
    28e0:	042d      	lsls	r5, r5, #16
    28e2:	1ace      	subs	r6, r1, r3
    28e4:	4651      	mov	r1, sl
    28e6:	4329      	orrs	r1, r5
    28e8:	9d05      	ldr	r5, [sp, #20]
    28ea:	464f      	mov	r7, r9
    28ec:	002a      	movs	r2, r5
    28ee:	040b      	lsls	r3, r1, #16
    28f0:	0c08      	lsrs	r0, r1, #16
    28f2:	0c1b      	lsrs	r3, r3, #16
    28f4:	435a      	muls	r2, r3
    28f6:	4345      	muls	r5, r0
    28f8:	437b      	muls	r3, r7
    28fa:	4378      	muls	r0, r7
    28fc:	195b      	adds	r3, r3, r5
    28fe:	0c17      	lsrs	r7, r2, #16
    2900:	18fb      	adds	r3, r7, r3
    2902:	429d      	cmp	r5, r3
    2904:	d903      	bls.n	290e <__aeabi_ddiv+0x3ba>
    2906:	2580      	movs	r5, #128	; 0x80
    2908:	026d      	lsls	r5, r5, #9
    290a:	46ac      	mov	ip, r5
    290c:	4460      	add	r0, ip
    290e:	0c1d      	lsrs	r5, r3, #16
    2910:	0412      	lsls	r2, r2, #16
    2912:	041b      	lsls	r3, r3, #16
    2914:	0c12      	lsrs	r2, r2, #16
    2916:	1828      	adds	r0, r5, r0
    2918:	189b      	adds	r3, r3, r2
    291a:	4286      	cmp	r6, r0
    291c:	d200      	bcs.n	2920 <__aeabi_ddiv+0x3cc>
    291e:	e093      	b.n	2a48 <__aeabi_ddiv+0x4f4>
    2920:	d100      	bne.n	2924 <__aeabi_ddiv+0x3d0>
    2922:	e08e      	b.n	2a42 <__aeabi_ddiv+0x4ee>
    2924:	2301      	movs	r3, #1
    2926:	4319      	orrs	r1, r3
    2928:	4ba0      	ldr	r3, [pc, #640]	; (2bac <__aeabi_ddiv+0x658>)
    292a:	18e3      	adds	r3, r4, r3
    292c:	2b00      	cmp	r3, #0
    292e:	dc00      	bgt.n	2932 <__aeabi_ddiv+0x3de>
    2930:	e099      	b.n	2a66 <__aeabi_ddiv+0x512>
    2932:	074a      	lsls	r2, r1, #29
    2934:	d000      	beq.n	2938 <__aeabi_ddiv+0x3e4>
    2936:	e09e      	b.n	2a76 <__aeabi_ddiv+0x522>
    2938:	465a      	mov	r2, fp
    293a:	01d2      	lsls	r2, r2, #7
    293c:	d506      	bpl.n	294c <__aeabi_ddiv+0x3f8>
    293e:	465a      	mov	r2, fp
    2940:	4b9b      	ldr	r3, [pc, #620]	; (2bb0 <__aeabi_ddiv+0x65c>)
    2942:	401a      	ands	r2, r3
    2944:	2380      	movs	r3, #128	; 0x80
    2946:	4693      	mov	fp, r2
    2948:	00db      	lsls	r3, r3, #3
    294a:	18e3      	adds	r3, r4, r3
    294c:	4a99      	ldr	r2, [pc, #612]	; (2bb4 <__aeabi_ddiv+0x660>)
    294e:	4293      	cmp	r3, r2
    2950:	dd68      	ble.n	2a24 <__aeabi_ddiv+0x4d0>
    2952:	2301      	movs	r3, #1
    2954:	9a02      	ldr	r2, [sp, #8]
    2956:	4c98      	ldr	r4, [pc, #608]	; (2bb8 <__aeabi_ddiv+0x664>)
    2958:	401a      	ands	r2, r3
    295a:	2300      	movs	r3, #0
    295c:	4694      	mov	ip, r2
    295e:	4698      	mov	r8, r3
    2960:	2200      	movs	r2, #0
    2962:	e6c5      	b.n	26f0 <__aeabi_ddiv+0x19c>
    2964:	2280      	movs	r2, #128	; 0x80
    2966:	464b      	mov	r3, r9
    2968:	0312      	lsls	r2, r2, #12
    296a:	4213      	tst	r3, r2
    296c:	d00a      	beq.n	2984 <__aeabi_ddiv+0x430>
    296e:	465b      	mov	r3, fp
    2970:	4213      	tst	r3, r2
    2972:	d106      	bne.n	2982 <__aeabi_ddiv+0x42e>
    2974:	431a      	orrs	r2, r3
    2976:	0312      	lsls	r2, r2, #12
    2978:	0b12      	lsrs	r2, r2, #12
    297a:	46ac      	mov	ip, r5
    297c:	4688      	mov	r8, r1
    297e:	4c8e      	ldr	r4, [pc, #568]	; (2bb8 <__aeabi_ddiv+0x664>)
    2980:	e6b6      	b.n	26f0 <__aeabi_ddiv+0x19c>
    2982:	464b      	mov	r3, r9
    2984:	431a      	orrs	r2, r3
    2986:	0312      	lsls	r2, r2, #12
    2988:	0b12      	lsrs	r2, r2, #12
    298a:	46bc      	mov	ip, r7
    298c:	4c8a      	ldr	r4, [pc, #552]	; (2bb8 <__aeabi_ddiv+0x664>)
    298e:	e6af      	b.n	26f0 <__aeabi_ddiv+0x19c>
    2990:	0003      	movs	r3, r0
    2992:	465a      	mov	r2, fp
    2994:	3b28      	subs	r3, #40	; 0x28
    2996:	409a      	lsls	r2, r3
    2998:	2300      	movs	r3, #0
    299a:	4691      	mov	r9, r2
    299c:	4698      	mov	r8, r3
    299e:	e657      	b.n	2650 <__aeabi_ddiv+0xfc>
    29a0:	4658      	mov	r0, fp
    29a2:	f000 fff9 	bl	3998 <__clzsi2>
    29a6:	3020      	adds	r0, #32
    29a8:	e640      	b.n	262c <__aeabi_ddiv+0xd8>
    29aa:	0003      	movs	r3, r0
    29ac:	4652      	mov	r2, sl
    29ae:	3b28      	subs	r3, #40	; 0x28
    29b0:	409a      	lsls	r2, r3
    29b2:	2100      	movs	r1, #0
    29b4:	4693      	mov	fp, r2
    29b6:	e677      	b.n	26a8 <__aeabi_ddiv+0x154>
    29b8:	f000 ffee 	bl	3998 <__clzsi2>
    29bc:	3020      	adds	r0, #32
    29be:	e65f      	b.n	2680 <__aeabi_ddiv+0x12c>
    29c0:	4588      	cmp	r8, r1
    29c2:	d200      	bcs.n	29c6 <__aeabi_ddiv+0x472>
    29c4:	e6c7      	b.n	2756 <__aeabi_ddiv+0x202>
    29c6:	464b      	mov	r3, r9
    29c8:	07de      	lsls	r6, r3, #31
    29ca:	085d      	lsrs	r5, r3, #1
    29cc:	4643      	mov	r3, r8
    29ce:	085b      	lsrs	r3, r3, #1
    29d0:	431e      	orrs	r6, r3
    29d2:	4643      	mov	r3, r8
    29d4:	07db      	lsls	r3, r3, #31
    29d6:	469a      	mov	sl, r3
    29d8:	e6c2      	b.n	2760 <__aeabi_ddiv+0x20c>
    29da:	2500      	movs	r5, #0
    29dc:	4592      	cmp	sl, r2
    29de:	d300      	bcc.n	29e2 <__aeabi_ddiv+0x48e>
    29e0:	e733      	b.n	284a <__aeabi_ddiv+0x2f6>
    29e2:	9e03      	ldr	r6, [sp, #12]
    29e4:	4659      	mov	r1, fp
    29e6:	46b4      	mov	ip, r6
    29e8:	44e2      	add	sl, ip
    29ea:	45b2      	cmp	sl, r6
    29ec:	41ad      	sbcs	r5, r5
    29ee:	426d      	negs	r5, r5
    29f0:	4445      	add	r5, r8
    29f2:	18eb      	adds	r3, r5, r3
    29f4:	3901      	subs	r1, #1
    29f6:	4598      	cmp	r8, r3
    29f8:	d207      	bcs.n	2a0a <__aeabi_ddiv+0x4b6>
    29fa:	4298      	cmp	r0, r3
    29fc:	d900      	bls.n	2a00 <__aeabi_ddiv+0x4ac>
    29fe:	e07f      	b.n	2b00 <__aeabi_ddiv+0x5ac>
    2a00:	d100      	bne.n	2a04 <__aeabi_ddiv+0x4b0>
    2a02:	e0bc      	b.n	2b7e <__aeabi_ddiv+0x62a>
    2a04:	1a1d      	subs	r5, r3, r0
    2a06:	468b      	mov	fp, r1
    2a08:	e71f      	b.n	284a <__aeabi_ddiv+0x2f6>
    2a0a:	4598      	cmp	r8, r3
    2a0c:	d1fa      	bne.n	2a04 <__aeabi_ddiv+0x4b0>
    2a0e:	9d03      	ldr	r5, [sp, #12]
    2a10:	4555      	cmp	r5, sl
    2a12:	d9f2      	bls.n	29fa <__aeabi_ddiv+0x4a6>
    2a14:	4643      	mov	r3, r8
    2a16:	468b      	mov	fp, r1
    2a18:	1a1d      	subs	r5, r3, r0
    2a1a:	e716      	b.n	284a <__aeabi_ddiv+0x2f6>
    2a1c:	469b      	mov	fp, r3
    2a1e:	e6ca      	b.n	27b6 <__aeabi_ddiv+0x262>
    2a20:	0015      	movs	r5, r2
    2a22:	e6e7      	b.n	27f4 <__aeabi_ddiv+0x2a0>
    2a24:	465a      	mov	r2, fp
    2a26:	08c9      	lsrs	r1, r1, #3
    2a28:	0752      	lsls	r2, r2, #29
    2a2a:	430a      	orrs	r2, r1
    2a2c:	055b      	lsls	r3, r3, #21
    2a2e:	4690      	mov	r8, r2
    2a30:	0d5c      	lsrs	r4, r3, #21
    2a32:	465a      	mov	r2, fp
    2a34:	2301      	movs	r3, #1
    2a36:	9902      	ldr	r1, [sp, #8]
    2a38:	0252      	lsls	r2, r2, #9
    2a3a:	4019      	ands	r1, r3
    2a3c:	0b12      	lsrs	r2, r2, #12
    2a3e:	468c      	mov	ip, r1
    2a40:	e656      	b.n	26f0 <__aeabi_ddiv+0x19c>
    2a42:	2b00      	cmp	r3, #0
    2a44:	d100      	bne.n	2a48 <__aeabi_ddiv+0x4f4>
    2a46:	e76f      	b.n	2928 <__aeabi_ddiv+0x3d4>
    2a48:	4446      	add	r6, r8
    2a4a:	1e4a      	subs	r2, r1, #1
    2a4c:	45b0      	cmp	r8, r6
    2a4e:	d929      	bls.n	2aa4 <__aeabi_ddiv+0x550>
    2a50:	0011      	movs	r1, r2
    2a52:	4286      	cmp	r6, r0
    2a54:	d000      	beq.n	2a58 <__aeabi_ddiv+0x504>
    2a56:	e765      	b.n	2924 <__aeabi_ddiv+0x3d0>
    2a58:	9a03      	ldr	r2, [sp, #12]
    2a5a:	4293      	cmp	r3, r2
    2a5c:	d000      	beq.n	2a60 <__aeabi_ddiv+0x50c>
    2a5e:	e761      	b.n	2924 <__aeabi_ddiv+0x3d0>
    2a60:	e762      	b.n	2928 <__aeabi_ddiv+0x3d4>
    2a62:	2101      	movs	r1, #1
    2a64:	4249      	negs	r1, r1
    2a66:	2001      	movs	r0, #1
    2a68:	1ac2      	subs	r2, r0, r3
    2a6a:	2a38      	cmp	r2, #56	; 0x38
    2a6c:	dd21      	ble.n	2ab2 <__aeabi_ddiv+0x55e>
    2a6e:	9b02      	ldr	r3, [sp, #8]
    2a70:	4003      	ands	r3, r0
    2a72:	469c      	mov	ip, r3
    2a74:	e638      	b.n	26e8 <__aeabi_ddiv+0x194>
    2a76:	220f      	movs	r2, #15
    2a78:	400a      	ands	r2, r1
    2a7a:	2a04      	cmp	r2, #4
    2a7c:	d100      	bne.n	2a80 <__aeabi_ddiv+0x52c>
    2a7e:	e75b      	b.n	2938 <__aeabi_ddiv+0x3e4>
    2a80:	000a      	movs	r2, r1
    2a82:	1d11      	adds	r1, r2, #4
    2a84:	4291      	cmp	r1, r2
    2a86:	4192      	sbcs	r2, r2
    2a88:	4252      	negs	r2, r2
    2a8a:	4493      	add	fp, r2
    2a8c:	e754      	b.n	2938 <__aeabi_ddiv+0x3e4>
    2a8e:	4b47      	ldr	r3, [pc, #284]	; (2bac <__aeabi_ddiv+0x658>)
    2a90:	18e3      	adds	r3, r4, r3
    2a92:	2b00      	cmp	r3, #0
    2a94:	dde5      	ble.n	2a62 <__aeabi_ddiv+0x50e>
    2a96:	2201      	movs	r2, #1
    2a98:	4252      	negs	r2, r2
    2a9a:	e7f2      	b.n	2a82 <__aeabi_ddiv+0x52e>
    2a9c:	001d      	movs	r5, r3
    2a9e:	e6fa      	b.n	2896 <__aeabi_ddiv+0x342>
    2aa0:	469a      	mov	sl, r3
    2aa2:	e71c      	b.n	28de <__aeabi_ddiv+0x38a>
    2aa4:	42b0      	cmp	r0, r6
    2aa6:	d839      	bhi.n	2b1c <__aeabi_ddiv+0x5c8>
    2aa8:	d06e      	beq.n	2b88 <__aeabi_ddiv+0x634>
    2aaa:	0011      	movs	r1, r2
    2aac:	e73a      	b.n	2924 <__aeabi_ddiv+0x3d0>
    2aae:	9302      	str	r3, [sp, #8]
    2ab0:	e73a      	b.n	2928 <__aeabi_ddiv+0x3d4>
    2ab2:	2a1f      	cmp	r2, #31
    2ab4:	dc3c      	bgt.n	2b30 <__aeabi_ddiv+0x5dc>
    2ab6:	2320      	movs	r3, #32
    2ab8:	1a9b      	subs	r3, r3, r2
    2aba:	000c      	movs	r4, r1
    2abc:	4658      	mov	r0, fp
    2abe:	4099      	lsls	r1, r3
    2ac0:	4098      	lsls	r0, r3
    2ac2:	1e4b      	subs	r3, r1, #1
    2ac4:	4199      	sbcs	r1, r3
    2ac6:	465b      	mov	r3, fp
    2ac8:	40d4      	lsrs	r4, r2
    2aca:	40d3      	lsrs	r3, r2
    2acc:	4320      	orrs	r0, r4
    2ace:	4308      	orrs	r0, r1
    2ad0:	001a      	movs	r2, r3
    2ad2:	0743      	lsls	r3, r0, #29
    2ad4:	d009      	beq.n	2aea <__aeabi_ddiv+0x596>
    2ad6:	230f      	movs	r3, #15
    2ad8:	4003      	ands	r3, r0
    2ada:	2b04      	cmp	r3, #4
    2adc:	d005      	beq.n	2aea <__aeabi_ddiv+0x596>
    2ade:	0001      	movs	r1, r0
    2ae0:	1d08      	adds	r0, r1, #4
    2ae2:	4288      	cmp	r0, r1
    2ae4:	419b      	sbcs	r3, r3
    2ae6:	425b      	negs	r3, r3
    2ae8:	18d2      	adds	r2, r2, r3
    2aea:	0213      	lsls	r3, r2, #8
    2aec:	d53a      	bpl.n	2b64 <__aeabi_ddiv+0x610>
    2aee:	2301      	movs	r3, #1
    2af0:	9a02      	ldr	r2, [sp, #8]
    2af2:	2401      	movs	r4, #1
    2af4:	401a      	ands	r2, r3
    2af6:	2300      	movs	r3, #0
    2af8:	4694      	mov	ip, r2
    2afa:	4698      	mov	r8, r3
    2afc:	2200      	movs	r2, #0
    2afe:	e5f7      	b.n	26f0 <__aeabi_ddiv+0x19c>
    2b00:	2102      	movs	r1, #2
    2b02:	4249      	negs	r1, r1
    2b04:	468c      	mov	ip, r1
    2b06:	9d03      	ldr	r5, [sp, #12]
    2b08:	44e3      	add	fp, ip
    2b0a:	46ac      	mov	ip, r5
    2b0c:	44e2      	add	sl, ip
    2b0e:	45aa      	cmp	sl, r5
    2b10:	41ad      	sbcs	r5, r5
    2b12:	426d      	negs	r5, r5
    2b14:	4445      	add	r5, r8
    2b16:	18ed      	adds	r5, r5, r3
    2b18:	1a2d      	subs	r5, r5, r0
    2b1a:	e696      	b.n	284a <__aeabi_ddiv+0x2f6>
    2b1c:	1e8a      	subs	r2, r1, #2
    2b1e:	9903      	ldr	r1, [sp, #12]
    2b20:	004d      	lsls	r5, r1, #1
    2b22:	428d      	cmp	r5, r1
    2b24:	4189      	sbcs	r1, r1
    2b26:	4249      	negs	r1, r1
    2b28:	4441      	add	r1, r8
    2b2a:	1876      	adds	r6, r6, r1
    2b2c:	9503      	str	r5, [sp, #12]
    2b2e:	e78f      	b.n	2a50 <__aeabi_ddiv+0x4fc>
    2b30:	201f      	movs	r0, #31
    2b32:	4240      	negs	r0, r0
    2b34:	1ac3      	subs	r3, r0, r3
    2b36:	4658      	mov	r0, fp
    2b38:	40d8      	lsrs	r0, r3
    2b3a:	0003      	movs	r3, r0
    2b3c:	2a20      	cmp	r2, #32
    2b3e:	d028      	beq.n	2b92 <__aeabi_ddiv+0x63e>
    2b40:	2040      	movs	r0, #64	; 0x40
    2b42:	465d      	mov	r5, fp
    2b44:	1a82      	subs	r2, r0, r2
    2b46:	4095      	lsls	r5, r2
    2b48:	4329      	orrs	r1, r5
    2b4a:	1e4a      	subs	r2, r1, #1
    2b4c:	4191      	sbcs	r1, r2
    2b4e:	4319      	orrs	r1, r3
    2b50:	2307      	movs	r3, #7
    2b52:	2200      	movs	r2, #0
    2b54:	400b      	ands	r3, r1
    2b56:	d009      	beq.n	2b6c <__aeabi_ddiv+0x618>
    2b58:	230f      	movs	r3, #15
    2b5a:	2200      	movs	r2, #0
    2b5c:	400b      	ands	r3, r1
    2b5e:	0008      	movs	r0, r1
    2b60:	2b04      	cmp	r3, #4
    2b62:	d1bd      	bne.n	2ae0 <__aeabi_ddiv+0x58c>
    2b64:	0001      	movs	r1, r0
    2b66:	0753      	lsls	r3, r2, #29
    2b68:	0252      	lsls	r2, r2, #9
    2b6a:	0b12      	lsrs	r2, r2, #12
    2b6c:	08c9      	lsrs	r1, r1, #3
    2b6e:	4319      	orrs	r1, r3
    2b70:	2301      	movs	r3, #1
    2b72:	4688      	mov	r8, r1
    2b74:	9902      	ldr	r1, [sp, #8]
    2b76:	2400      	movs	r4, #0
    2b78:	4019      	ands	r1, r3
    2b7a:	468c      	mov	ip, r1
    2b7c:	e5b8      	b.n	26f0 <__aeabi_ddiv+0x19c>
    2b7e:	4552      	cmp	r2, sl
    2b80:	d8be      	bhi.n	2b00 <__aeabi_ddiv+0x5ac>
    2b82:	468b      	mov	fp, r1
    2b84:	2500      	movs	r5, #0
    2b86:	e660      	b.n	284a <__aeabi_ddiv+0x2f6>
    2b88:	9d03      	ldr	r5, [sp, #12]
    2b8a:	429d      	cmp	r5, r3
    2b8c:	d3c6      	bcc.n	2b1c <__aeabi_ddiv+0x5c8>
    2b8e:	0011      	movs	r1, r2
    2b90:	e762      	b.n	2a58 <__aeabi_ddiv+0x504>
    2b92:	2500      	movs	r5, #0
    2b94:	e7d8      	b.n	2b48 <__aeabi_ddiv+0x5f4>
    2b96:	2280      	movs	r2, #128	; 0x80
    2b98:	465b      	mov	r3, fp
    2b9a:	0312      	lsls	r2, r2, #12
    2b9c:	431a      	orrs	r2, r3
    2b9e:	9b01      	ldr	r3, [sp, #4]
    2ba0:	0312      	lsls	r2, r2, #12
    2ba2:	0b12      	lsrs	r2, r2, #12
    2ba4:	469c      	mov	ip, r3
    2ba6:	4688      	mov	r8, r1
    2ba8:	4c03      	ldr	r4, [pc, #12]	; (2bb8 <__aeabi_ddiv+0x664>)
    2baa:	e5a1      	b.n	26f0 <__aeabi_ddiv+0x19c>
    2bac:	000003ff 	.word	0x000003ff
    2bb0:	feffffff 	.word	0xfeffffff
    2bb4:	000007fe 	.word	0x000007fe
    2bb8:	000007ff 	.word	0x000007ff

00002bbc <__aeabi_dmul>:
    2bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bbe:	4657      	mov	r7, sl
    2bc0:	4645      	mov	r5, r8
    2bc2:	46de      	mov	lr, fp
    2bc4:	464e      	mov	r6, r9
    2bc6:	b5e0      	push	{r5, r6, r7, lr}
    2bc8:	030c      	lsls	r4, r1, #12
    2bca:	4698      	mov	r8, r3
    2bcc:	004e      	lsls	r6, r1, #1
    2bce:	0b23      	lsrs	r3, r4, #12
    2bd0:	b087      	sub	sp, #28
    2bd2:	0007      	movs	r7, r0
    2bd4:	4692      	mov	sl, r2
    2bd6:	469b      	mov	fp, r3
    2bd8:	0d76      	lsrs	r6, r6, #21
    2bda:	0fcd      	lsrs	r5, r1, #31
    2bdc:	2e00      	cmp	r6, #0
    2bde:	d06b      	beq.n	2cb8 <__aeabi_dmul+0xfc>
    2be0:	4b6d      	ldr	r3, [pc, #436]	; (2d98 <__aeabi_dmul+0x1dc>)
    2be2:	429e      	cmp	r6, r3
    2be4:	d035      	beq.n	2c52 <__aeabi_dmul+0x96>
    2be6:	2480      	movs	r4, #128	; 0x80
    2be8:	465b      	mov	r3, fp
    2bea:	0f42      	lsrs	r2, r0, #29
    2bec:	0424      	lsls	r4, r4, #16
    2bee:	00db      	lsls	r3, r3, #3
    2bf0:	4314      	orrs	r4, r2
    2bf2:	431c      	orrs	r4, r3
    2bf4:	00c3      	lsls	r3, r0, #3
    2bf6:	4699      	mov	r9, r3
    2bf8:	4b68      	ldr	r3, [pc, #416]	; (2d9c <__aeabi_dmul+0x1e0>)
    2bfa:	46a3      	mov	fp, r4
    2bfc:	469c      	mov	ip, r3
    2bfe:	2300      	movs	r3, #0
    2c00:	2700      	movs	r7, #0
    2c02:	4466      	add	r6, ip
    2c04:	9302      	str	r3, [sp, #8]
    2c06:	4643      	mov	r3, r8
    2c08:	031c      	lsls	r4, r3, #12
    2c0a:	005a      	lsls	r2, r3, #1
    2c0c:	0fdb      	lsrs	r3, r3, #31
    2c0e:	4650      	mov	r0, sl
    2c10:	0b24      	lsrs	r4, r4, #12
    2c12:	0d52      	lsrs	r2, r2, #21
    2c14:	4698      	mov	r8, r3
    2c16:	d100      	bne.n	2c1a <__aeabi_dmul+0x5e>
    2c18:	e076      	b.n	2d08 <__aeabi_dmul+0x14c>
    2c1a:	4b5f      	ldr	r3, [pc, #380]	; (2d98 <__aeabi_dmul+0x1dc>)
    2c1c:	429a      	cmp	r2, r3
    2c1e:	d06d      	beq.n	2cfc <__aeabi_dmul+0x140>
    2c20:	2380      	movs	r3, #128	; 0x80
    2c22:	0f41      	lsrs	r1, r0, #29
    2c24:	041b      	lsls	r3, r3, #16
    2c26:	430b      	orrs	r3, r1
    2c28:	495c      	ldr	r1, [pc, #368]	; (2d9c <__aeabi_dmul+0x1e0>)
    2c2a:	00e4      	lsls	r4, r4, #3
    2c2c:	468c      	mov	ip, r1
    2c2e:	431c      	orrs	r4, r3
    2c30:	00c3      	lsls	r3, r0, #3
    2c32:	2000      	movs	r0, #0
    2c34:	4462      	add	r2, ip
    2c36:	4641      	mov	r1, r8
    2c38:	18b6      	adds	r6, r6, r2
    2c3a:	4069      	eors	r1, r5
    2c3c:	1c72      	adds	r2, r6, #1
    2c3e:	9101      	str	r1, [sp, #4]
    2c40:	4694      	mov	ip, r2
    2c42:	4307      	orrs	r7, r0
    2c44:	2f0f      	cmp	r7, #15
    2c46:	d900      	bls.n	2c4a <__aeabi_dmul+0x8e>
    2c48:	e0b0      	b.n	2dac <__aeabi_dmul+0x1f0>
    2c4a:	4a55      	ldr	r2, [pc, #340]	; (2da0 <__aeabi_dmul+0x1e4>)
    2c4c:	00bf      	lsls	r7, r7, #2
    2c4e:	59d2      	ldr	r2, [r2, r7]
    2c50:	4697      	mov	pc, r2
    2c52:	465b      	mov	r3, fp
    2c54:	4303      	orrs	r3, r0
    2c56:	4699      	mov	r9, r3
    2c58:	d000      	beq.n	2c5c <__aeabi_dmul+0xa0>
    2c5a:	e087      	b.n	2d6c <__aeabi_dmul+0x1b0>
    2c5c:	2300      	movs	r3, #0
    2c5e:	469b      	mov	fp, r3
    2c60:	3302      	adds	r3, #2
    2c62:	2708      	movs	r7, #8
    2c64:	9302      	str	r3, [sp, #8]
    2c66:	e7ce      	b.n	2c06 <__aeabi_dmul+0x4a>
    2c68:	4642      	mov	r2, r8
    2c6a:	9201      	str	r2, [sp, #4]
    2c6c:	2802      	cmp	r0, #2
    2c6e:	d067      	beq.n	2d40 <__aeabi_dmul+0x184>
    2c70:	2803      	cmp	r0, #3
    2c72:	d100      	bne.n	2c76 <__aeabi_dmul+0xba>
    2c74:	e20e      	b.n	3094 <__aeabi_dmul+0x4d8>
    2c76:	2801      	cmp	r0, #1
    2c78:	d000      	beq.n	2c7c <__aeabi_dmul+0xc0>
    2c7a:	e162      	b.n	2f42 <__aeabi_dmul+0x386>
    2c7c:	2300      	movs	r3, #0
    2c7e:	2400      	movs	r4, #0
    2c80:	2200      	movs	r2, #0
    2c82:	4699      	mov	r9, r3
    2c84:	9901      	ldr	r1, [sp, #4]
    2c86:	4001      	ands	r1, r0
    2c88:	b2cd      	uxtb	r5, r1
    2c8a:	2100      	movs	r1, #0
    2c8c:	0312      	lsls	r2, r2, #12
    2c8e:	0d0b      	lsrs	r3, r1, #20
    2c90:	0b12      	lsrs	r2, r2, #12
    2c92:	051b      	lsls	r3, r3, #20
    2c94:	4313      	orrs	r3, r2
    2c96:	4a43      	ldr	r2, [pc, #268]	; (2da4 <__aeabi_dmul+0x1e8>)
    2c98:	0524      	lsls	r4, r4, #20
    2c9a:	4013      	ands	r3, r2
    2c9c:	431c      	orrs	r4, r3
    2c9e:	0064      	lsls	r4, r4, #1
    2ca0:	07ed      	lsls	r5, r5, #31
    2ca2:	0864      	lsrs	r4, r4, #1
    2ca4:	432c      	orrs	r4, r5
    2ca6:	4648      	mov	r0, r9
    2ca8:	0021      	movs	r1, r4
    2caa:	b007      	add	sp, #28
    2cac:	bc3c      	pop	{r2, r3, r4, r5}
    2cae:	4690      	mov	r8, r2
    2cb0:	4699      	mov	r9, r3
    2cb2:	46a2      	mov	sl, r4
    2cb4:	46ab      	mov	fp, r5
    2cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2cb8:	4303      	orrs	r3, r0
    2cba:	4699      	mov	r9, r3
    2cbc:	d04f      	beq.n	2d5e <__aeabi_dmul+0x1a2>
    2cbe:	465b      	mov	r3, fp
    2cc0:	2b00      	cmp	r3, #0
    2cc2:	d100      	bne.n	2cc6 <__aeabi_dmul+0x10a>
    2cc4:	e189      	b.n	2fda <__aeabi_dmul+0x41e>
    2cc6:	4658      	mov	r0, fp
    2cc8:	f000 fe66 	bl	3998 <__clzsi2>
    2ccc:	0003      	movs	r3, r0
    2cce:	3b0b      	subs	r3, #11
    2cd0:	2b1c      	cmp	r3, #28
    2cd2:	dd00      	ble.n	2cd6 <__aeabi_dmul+0x11a>
    2cd4:	e17a      	b.n	2fcc <__aeabi_dmul+0x410>
    2cd6:	221d      	movs	r2, #29
    2cd8:	1ad3      	subs	r3, r2, r3
    2cda:	003a      	movs	r2, r7
    2cdc:	0001      	movs	r1, r0
    2cde:	465c      	mov	r4, fp
    2ce0:	40da      	lsrs	r2, r3
    2ce2:	3908      	subs	r1, #8
    2ce4:	408c      	lsls	r4, r1
    2ce6:	0013      	movs	r3, r2
    2ce8:	408f      	lsls	r7, r1
    2cea:	4323      	orrs	r3, r4
    2cec:	469b      	mov	fp, r3
    2cee:	46b9      	mov	r9, r7
    2cf0:	2300      	movs	r3, #0
    2cf2:	4e2d      	ldr	r6, [pc, #180]	; (2da8 <__aeabi_dmul+0x1ec>)
    2cf4:	2700      	movs	r7, #0
    2cf6:	1a36      	subs	r6, r6, r0
    2cf8:	9302      	str	r3, [sp, #8]
    2cfa:	e784      	b.n	2c06 <__aeabi_dmul+0x4a>
    2cfc:	4653      	mov	r3, sl
    2cfe:	4323      	orrs	r3, r4
    2d00:	d12a      	bne.n	2d58 <__aeabi_dmul+0x19c>
    2d02:	2400      	movs	r4, #0
    2d04:	2002      	movs	r0, #2
    2d06:	e796      	b.n	2c36 <__aeabi_dmul+0x7a>
    2d08:	4653      	mov	r3, sl
    2d0a:	4323      	orrs	r3, r4
    2d0c:	d020      	beq.n	2d50 <__aeabi_dmul+0x194>
    2d0e:	2c00      	cmp	r4, #0
    2d10:	d100      	bne.n	2d14 <__aeabi_dmul+0x158>
    2d12:	e157      	b.n	2fc4 <__aeabi_dmul+0x408>
    2d14:	0020      	movs	r0, r4
    2d16:	f000 fe3f 	bl	3998 <__clzsi2>
    2d1a:	0003      	movs	r3, r0
    2d1c:	3b0b      	subs	r3, #11
    2d1e:	2b1c      	cmp	r3, #28
    2d20:	dd00      	ble.n	2d24 <__aeabi_dmul+0x168>
    2d22:	e149      	b.n	2fb8 <__aeabi_dmul+0x3fc>
    2d24:	211d      	movs	r1, #29
    2d26:	1acb      	subs	r3, r1, r3
    2d28:	4651      	mov	r1, sl
    2d2a:	0002      	movs	r2, r0
    2d2c:	40d9      	lsrs	r1, r3
    2d2e:	4653      	mov	r3, sl
    2d30:	3a08      	subs	r2, #8
    2d32:	4094      	lsls	r4, r2
    2d34:	4093      	lsls	r3, r2
    2d36:	430c      	orrs	r4, r1
    2d38:	4a1b      	ldr	r2, [pc, #108]	; (2da8 <__aeabi_dmul+0x1ec>)
    2d3a:	1a12      	subs	r2, r2, r0
    2d3c:	2000      	movs	r0, #0
    2d3e:	e77a      	b.n	2c36 <__aeabi_dmul+0x7a>
    2d40:	2501      	movs	r5, #1
    2d42:	9b01      	ldr	r3, [sp, #4]
    2d44:	4c14      	ldr	r4, [pc, #80]	; (2d98 <__aeabi_dmul+0x1dc>)
    2d46:	401d      	ands	r5, r3
    2d48:	2300      	movs	r3, #0
    2d4a:	2200      	movs	r2, #0
    2d4c:	4699      	mov	r9, r3
    2d4e:	e79c      	b.n	2c8a <__aeabi_dmul+0xce>
    2d50:	2400      	movs	r4, #0
    2d52:	2200      	movs	r2, #0
    2d54:	2001      	movs	r0, #1
    2d56:	e76e      	b.n	2c36 <__aeabi_dmul+0x7a>
    2d58:	4653      	mov	r3, sl
    2d5a:	2003      	movs	r0, #3
    2d5c:	e76b      	b.n	2c36 <__aeabi_dmul+0x7a>
    2d5e:	2300      	movs	r3, #0
    2d60:	469b      	mov	fp, r3
    2d62:	3301      	adds	r3, #1
    2d64:	2704      	movs	r7, #4
    2d66:	2600      	movs	r6, #0
    2d68:	9302      	str	r3, [sp, #8]
    2d6a:	e74c      	b.n	2c06 <__aeabi_dmul+0x4a>
    2d6c:	2303      	movs	r3, #3
    2d6e:	4681      	mov	r9, r0
    2d70:	270c      	movs	r7, #12
    2d72:	9302      	str	r3, [sp, #8]
    2d74:	e747      	b.n	2c06 <__aeabi_dmul+0x4a>
    2d76:	2280      	movs	r2, #128	; 0x80
    2d78:	2300      	movs	r3, #0
    2d7a:	2500      	movs	r5, #0
    2d7c:	0312      	lsls	r2, r2, #12
    2d7e:	4699      	mov	r9, r3
    2d80:	4c05      	ldr	r4, [pc, #20]	; (2d98 <__aeabi_dmul+0x1dc>)
    2d82:	e782      	b.n	2c8a <__aeabi_dmul+0xce>
    2d84:	465c      	mov	r4, fp
    2d86:	464b      	mov	r3, r9
    2d88:	9802      	ldr	r0, [sp, #8]
    2d8a:	e76f      	b.n	2c6c <__aeabi_dmul+0xb0>
    2d8c:	465c      	mov	r4, fp
    2d8e:	464b      	mov	r3, r9
    2d90:	9501      	str	r5, [sp, #4]
    2d92:	9802      	ldr	r0, [sp, #8]
    2d94:	e76a      	b.n	2c6c <__aeabi_dmul+0xb0>
    2d96:	46c0      	nop			; (mov r8, r8)
    2d98:	000007ff 	.word	0x000007ff
    2d9c:	fffffc01 	.word	0xfffffc01
    2da0:	000050dc 	.word	0x000050dc
    2da4:	800fffff 	.word	0x800fffff
    2da8:	fffffc0d 	.word	0xfffffc0d
    2dac:	464a      	mov	r2, r9
    2dae:	4649      	mov	r1, r9
    2db0:	0c17      	lsrs	r7, r2, #16
    2db2:	0c1a      	lsrs	r2, r3, #16
    2db4:	041b      	lsls	r3, r3, #16
    2db6:	0c1b      	lsrs	r3, r3, #16
    2db8:	0408      	lsls	r0, r1, #16
    2dba:	0019      	movs	r1, r3
    2dbc:	0c00      	lsrs	r0, r0, #16
    2dbe:	4341      	muls	r1, r0
    2dc0:	0015      	movs	r5, r2
    2dc2:	4688      	mov	r8, r1
    2dc4:	0019      	movs	r1, r3
    2dc6:	437d      	muls	r5, r7
    2dc8:	4379      	muls	r1, r7
    2dca:	9503      	str	r5, [sp, #12]
    2dcc:	4689      	mov	r9, r1
    2dce:	0029      	movs	r1, r5
    2dd0:	0015      	movs	r5, r2
    2dd2:	4345      	muls	r5, r0
    2dd4:	444d      	add	r5, r9
    2dd6:	9502      	str	r5, [sp, #8]
    2dd8:	4645      	mov	r5, r8
    2dda:	0c2d      	lsrs	r5, r5, #16
    2ddc:	46aa      	mov	sl, r5
    2dde:	9d02      	ldr	r5, [sp, #8]
    2de0:	4455      	add	r5, sl
    2de2:	45a9      	cmp	r9, r5
    2de4:	d906      	bls.n	2df4 <__aeabi_dmul+0x238>
    2de6:	468a      	mov	sl, r1
    2de8:	2180      	movs	r1, #128	; 0x80
    2dea:	0249      	lsls	r1, r1, #9
    2dec:	4689      	mov	r9, r1
    2dee:	44ca      	add	sl, r9
    2df0:	4651      	mov	r1, sl
    2df2:	9103      	str	r1, [sp, #12]
    2df4:	0c29      	lsrs	r1, r5, #16
    2df6:	9104      	str	r1, [sp, #16]
    2df8:	4641      	mov	r1, r8
    2dfa:	0409      	lsls	r1, r1, #16
    2dfc:	042d      	lsls	r5, r5, #16
    2dfe:	0c09      	lsrs	r1, r1, #16
    2e00:	4688      	mov	r8, r1
    2e02:	0029      	movs	r1, r5
    2e04:	0c25      	lsrs	r5, r4, #16
    2e06:	0424      	lsls	r4, r4, #16
    2e08:	4441      	add	r1, r8
    2e0a:	0c24      	lsrs	r4, r4, #16
    2e0c:	9105      	str	r1, [sp, #20]
    2e0e:	0021      	movs	r1, r4
    2e10:	4341      	muls	r1, r0
    2e12:	4688      	mov	r8, r1
    2e14:	0021      	movs	r1, r4
    2e16:	4379      	muls	r1, r7
    2e18:	468a      	mov	sl, r1
    2e1a:	4368      	muls	r0, r5
    2e1c:	4641      	mov	r1, r8
    2e1e:	4450      	add	r0, sl
    2e20:	4681      	mov	r9, r0
    2e22:	0c08      	lsrs	r0, r1, #16
    2e24:	4448      	add	r0, r9
    2e26:	436f      	muls	r7, r5
    2e28:	4582      	cmp	sl, r0
    2e2a:	d903      	bls.n	2e34 <__aeabi_dmul+0x278>
    2e2c:	2180      	movs	r1, #128	; 0x80
    2e2e:	0249      	lsls	r1, r1, #9
    2e30:	4689      	mov	r9, r1
    2e32:	444f      	add	r7, r9
    2e34:	0c01      	lsrs	r1, r0, #16
    2e36:	4689      	mov	r9, r1
    2e38:	0039      	movs	r1, r7
    2e3a:	4449      	add	r1, r9
    2e3c:	9102      	str	r1, [sp, #8]
    2e3e:	4641      	mov	r1, r8
    2e40:	040f      	lsls	r7, r1, #16
    2e42:	9904      	ldr	r1, [sp, #16]
    2e44:	0c3f      	lsrs	r7, r7, #16
    2e46:	4688      	mov	r8, r1
    2e48:	0400      	lsls	r0, r0, #16
    2e4a:	19c0      	adds	r0, r0, r7
    2e4c:	4480      	add	r8, r0
    2e4e:	4641      	mov	r1, r8
    2e50:	9104      	str	r1, [sp, #16]
    2e52:	4659      	mov	r1, fp
    2e54:	0c0f      	lsrs	r7, r1, #16
    2e56:	0409      	lsls	r1, r1, #16
    2e58:	0c09      	lsrs	r1, r1, #16
    2e5a:	4688      	mov	r8, r1
    2e5c:	4359      	muls	r1, r3
    2e5e:	468a      	mov	sl, r1
    2e60:	0039      	movs	r1, r7
    2e62:	4351      	muls	r1, r2
    2e64:	4689      	mov	r9, r1
    2e66:	4641      	mov	r1, r8
    2e68:	434a      	muls	r2, r1
    2e6a:	4651      	mov	r1, sl
    2e6c:	0c09      	lsrs	r1, r1, #16
    2e6e:	468b      	mov	fp, r1
    2e70:	437b      	muls	r3, r7
    2e72:	18d2      	adds	r2, r2, r3
    2e74:	445a      	add	r2, fp
    2e76:	4293      	cmp	r3, r2
    2e78:	d903      	bls.n	2e82 <__aeabi_dmul+0x2c6>
    2e7a:	2380      	movs	r3, #128	; 0x80
    2e7c:	025b      	lsls	r3, r3, #9
    2e7e:	469b      	mov	fp, r3
    2e80:	44d9      	add	r9, fp
    2e82:	4651      	mov	r1, sl
    2e84:	0409      	lsls	r1, r1, #16
    2e86:	0c09      	lsrs	r1, r1, #16
    2e88:	468a      	mov	sl, r1
    2e8a:	4641      	mov	r1, r8
    2e8c:	4361      	muls	r1, r4
    2e8e:	437c      	muls	r4, r7
    2e90:	0c13      	lsrs	r3, r2, #16
    2e92:	0412      	lsls	r2, r2, #16
    2e94:	444b      	add	r3, r9
    2e96:	4452      	add	r2, sl
    2e98:	46a1      	mov	r9, r4
    2e9a:	468a      	mov	sl, r1
    2e9c:	003c      	movs	r4, r7
    2e9e:	4641      	mov	r1, r8
    2ea0:	436c      	muls	r4, r5
    2ea2:	434d      	muls	r5, r1
    2ea4:	4651      	mov	r1, sl
    2ea6:	444d      	add	r5, r9
    2ea8:	0c0f      	lsrs	r7, r1, #16
    2eaa:	197d      	adds	r5, r7, r5
    2eac:	45a9      	cmp	r9, r5
    2eae:	d903      	bls.n	2eb8 <__aeabi_dmul+0x2fc>
    2eb0:	2180      	movs	r1, #128	; 0x80
    2eb2:	0249      	lsls	r1, r1, #9
    2eb4:	4688      	mov	r8, r1
    2eb6:	4444      	add	r4, r8
    2eb8:	9f04      	ldr	r7, [sp, #16]
    2eba:	9903      	ldr	r1, [sp, #12]
    2ebc:	46b8      	mov	r8, r7
    2ebe:	4441      	add	r1, r8
    2ec0:	468b      	mov	fp, r1
    2ec2:	4583      	cmp	fp, r0
    2ec4:	4180      	sbcs	r0, r0
    2ec6:	4241      	negs	r1, r0
    2ec8:	4688      	mov	r8, r1
    2eca:	4651      	mov	r1, sl
    2ecc:	0408      	lsls	r0, r1, #16
    2ece:	042f      	lsls	r7, r5, #16
    2ed0:	0c00      	lsrs	r0, r0, #16
    2ed2:	183f      	adds	r7, r7, r0
    2ed4:	4658      	mov	r0, fp
    2ed6:	9902      	ldr	r1, [sp, #8]
    2ed8:	1810      	adds	r0, r2, r0
    2eda:	4689      	mov	r9, r1
    2edc:	4290      	cmp	r0, r2
    2ede:	4192      	sbcs	r2, r2
    2ee0:	444f      	add	r7, r9
    2ee2:	46ba      	mov	sl, r7
    2ee4:	4252      	negs	r2, r2
    2ee6:	4699      	mov	r9, r3
    2ee8:	4693      	mov	fp, r2
    2eea:	44c2      	add	sl, r8
    2eec:	44d1      	add	r9, sl
    2eee:	44cb      	add	fp, r9
    2ef0:	428f      	cmp	r7, r1
    2ef2:	41bf      	sbcs	r7, r7
    2ef4:	45c2      	cmp	sl, r8
    2ef6:	4189      	sbcs	r1, r1
    2ef8:	4599      	cmp	r9, r3
    2efa:	419b      	sbcs	r3, r3
    2efc:	4593      	cmp	fp, r2
    2efe:	4192      	sbcs	r2, r2
    2f00:	427f      	negs	r7, r7
    2f02:	4249      	negs	r1, r1
    2f04:	0c2d      	lsrs	r5, r5, #16
    2f06:	4252      	negs	r2, r2
    2f08:	430f      	orrs	r7, r1
    2f0a:	425b      	negs	r3, r3
    2f0c:	4313      	orrs	r3, r2
    2f0e:	197f      	adds	r7, r7, r5
    2f10:	18ff      	adds	r7, r7, r3
    2f12:	465b      	mov	r3, fp
    2f14:	193c      	adds	r4, r7, r4
    2f16:	0ddb      	lsrs	r3, r3, #23
    2f18:	9a05      	ldr	r2, [sp, #20]
    2f1a:	0264      	lsls	r4, r4, #9
    2f1c:	431c      	orrs	r4, r3
    2f1e:	0243      	lsls	r3, r0, #9
    2f20:	4313      	orrs	r3, r2
    2f22:	1e5d      	subs	r5, r3, #1
    2f24:	41ab      	sbcs	r3, r5
    2f26:	465a      	mov	r2, fp
    2f28:	0dc0      	lsrs	r0, r0, #23
    2f2a:	4303      	orrs	r3, r0
    2f2c:	0252      	lsls	r2, r2, #9
    2f2e:	4313      	orrs	r3, r2
    2f30:	01e2      	lsls	r2, r4, #7
    2f32:	d556      	bpl.n	2fe2 <__aeabi_dmul+0x426>
    2f34:	2001      	movs	r0, #1
    2f36:	085a      	lsrs	r2, r3, #1
    2f38:	4003      	ands	r3, r0
    2f3a:	4313      	orrs	r3, r2
    2f3c:	07e2      	lsls	r2, r4, #31
    2f3e:	4313      	orrs	r3, r2
    2f40:	0864      	lsrs	r4, r4, #1
    2f42:	485a      	ldr	r0, [pc, #360]	; (30ac <__aeabi_dmul+0x4f0>)
    2f44:	4460      	add	r0, ip
    2f46:	2800      	cmp	r0, #0
    2f48:	dd4d      	ble.n	2fe6 <__aeabi_dmul+0x42a>
    2f4a:	075a      	lsls	r2, r3, #29
    2f4c:	d009      	beq.n	2f62 <__aeabi_dmul+0x3a6>
    2f4e:	220f      	movs	r2, #15
    2f50:	401a      	ands	r2, r3
    2f52:	2a04      	cmp	r2, #4
    2f54:	d005      	beq.n	2f62 <__aeabi_dmul+0x3a6>
    2f56:	1d1a      	adds	r2, r3, #4
    2f58:	429a      	cmp	r2, r3
    2f5a:	419b      	sbcs	r3, r3
    2f5c:	425b      	negs	r3, r3
    2f5e:	18e4      	adds	r4, r4, r3
    2f60:	0013      	movs	r3, r2
    2f62:	01e2      	lsls	r2, r4, #7
    2f64:	d504      	bpl.n	2f70 <__aeabi_dmul+0x3b4>
    2f66:	2080      	movs	r0, #128	; 0x80
    2f68:	4a51      	ldr	r2, [pc, #324]	; (30b0 <__aeabi_dmul+0x4f4>)
    2f6a:	00c0      	lsls	r0, r0, #3
    2f6c:	4014      	ands	r4, r2
    2f6e:	4460      	add	r0, ip
    2f70:	4a50      	ldr	r2, [pc, #320]	; (30b4 <__aeabi_dmul+0x4f8>)
    2f72:	4290      	cmp	r0, r2
    2f74:	dd00      	ble.n	2f78 <__aeabi_dmul+0x3bc>
    2f76:	e6e3      	b.n	2d40 <__aeabi_dmul+0x184>
    2f78:	2501      	movs	r5, #1
    2f7a:	08db      	lsrs	r3, r3, #3
    2f7c:	0762      	lsls	r2, r4, #29
    2f7e:	431a      	orrs	r2, r3
    2f80:	0264      	lsls	r4, r4, #9
    2f82:	9b01      	ldr	r3, [sp, #4]
    2f84:	4691      	mov	r9, r2
    2f86:	0b22      	lsrs	r2, r4, #12
    2f88:	0544      	lsls	r4, r0, #21
    2f8a:	0d64      	lsrs	r4, r4, #21
    2f8c:	401d      	ands	r5, r3
    2f8e:	e67c      	b.n	2c8a <__aeabi_dmul+0xce>
    2f90:	2280      	movs	r2, #128	; 0x80
    2f92:	4659      	mov	r1, fp
    2f94:	0312      	lsls	r2, r2, #12
    2f96:	4211      	tst	r1, r2
    2f98:	d008      	beq.n	2fac <__aeabi_dmul+0x3f0>
    2f9a:	4214      	tst	r4, r2
    2f9c:	d106      	bne.n	2fac <__aeabi_dmul+0x3f0>
    2f9e:	4322      	orrs	r2, r4
    2fa0:	0312      	lsls	r2, r2, #12
    2fa2:	0b12      	lsrs	r2, r2, #12
    2fa4:	4645      	mov	r5, r8
    2fa6:	4699      	mov	r9, r3
    2fa8:	4c43      	ldr	r4, [pc, #268]	; (30b8 <__aeabi_dmul+0x4fc>)
    2faa:	e66e      	b.n	2c8a <__aeabi_dmul+0xce>
    2fac:	465b      	mov	r3, fp
    2fae:	431a      	orrs	r2, r3
    2fb0:	0312      	lsls	r2, r2, #12
    2fb2:	0b12      	lsrs	r2, r2, #12
    2fb4:	4c40      	ldr	r4, [pc, #256]	; (30b8 <__aeabi_dmul+0x4fc>)
    2fb6:	e668      	b.n	2c8a <__aeabi_dmul+0xce>
    2fb8:	0003      	movs	r3, r0
    2fba:	4654      	mov	r4, sl
    2fbc:	3b28      	subs	r3, #40	; 0x28
    2fbe:	409c      	lsls	r4, r3
    2fc0:	2300      	movs	r3, #0
    2fc2:	e6b9      	b.n	2d38 <__aeabi_dmul+0x17c>
    2fc4:	f000 fce8 	bl	3998 <__clzsi2>
    2fc8:	3020      	adds	r0, #32
    2fca:	e6a6      	b.n	2d1a <__aeabi_dmul+0x15e>
    2fcc:	0003      	movs	r3, r0
    2fce:	3b28      	subs	r3, #40	; 0x28
    2fd0:	409f      	lsls	r7, r3
    2fd2:	2300      	movs	r3, #0
    2fd4:	46bb      	mov	fp, r7
    2fd6:	4699      	mov	r9, r3
    2fd8:	e68a      	b.n	2cf0 <__aeabi_dmul+0x134>
    2fda:	f000 fcdd 	bl	3998 <__clzsi2>
    2fde:	3020      	adds	r0, #32
    2fe0:	e674      	b.n	2ccc <__aeabi_dmul+0x110>
    2fe2:	46b4      	mov	ip, r6
    2fe4:	e7ad      	b.n	2f42 <__aeabi_dmul+0x386>
    2fe6:	2501      	movs	r5, #1
    2fe8:	1a2a      	subs	r2, r5, r0
    2fea:	2a38      	cmp	r2, #56	; 0x38
    2fec:	dd06      	ble.n	2ffc <__aeabi_dmul+0x440>
    2fee:	9b01      	ldr	r3, [sp, #4]
    2ff0:	2400      	movs	r4, #0
    2ff2:	401d      	ands	r5, r3
    2ff4:	2300      	movs	r3, #0
    2ff6:	2200      	movs	r2, #0
    2ff8:	4699      	mov	r9, r3
    2ffa:	e646      	b.n	2c8a <__aeabi_dmul+0xce>
    2ffc:	2a1f      	cmp	r2, #31
    2ffe:	dc21      	bgt.n	3044 <__aeabi_dmul+0x488>
    3000:	2520      	movs	r5, #32
    3002:	0020      	movs	r0, r4
    3004:	1aad      	subs	r5, r5, r2
    3006:	001e      	movs	r6, r3
    3008:	40ab      	lsls	r3, r5
    300a:	40a8      	lsls	r0, r5
    300c:	40d6      	lsrs	r6, r2
    300e:	1e5d      	subs	r5, r3, #1
    3010:	41ab      	sbcs	r3, r5
    3012:	4330      	orrs	r0, r6
    3014:	4318      	orrs	r0, r3
    3016:	40d4      	lsrs	r4, r2
    3018:	0743      	lsls	r3, r0, #29
    301a:	d009      	beq.n	3030 <__aeabi_dmul+0x474>
    301c:	230f      	movs	r3, #15
    301e:	4003      	ands	r3, r0
    3020:	2b04      	cmp	r3, #4
    3022:	d005      	beq.n	3030 <__aeabi_dmul+0x474>
    3024:	0003      	movs	r3, r0
    3026:	1d18      	adds	r0, r3, #4
    3028:	4298      	cmp	r0, r3
    302a:	419b      	sbcs	r3, r3
    302c:	425b      	negs	r3, r3
    302e:	18e4      	adds	r4, r4, r3
    3030:	0223      	lsls	r3, r4, #8
    3032:	d521      	bpl.n	3078 <__aeabi_dmul+0x4bc>
    3034:	2501      	movs	r5, #1
    3036:	9b01      	ldr	r3, [sp, #4]
    3038:	2401      	movs	r4, #1
    303a:	401d      	ands	r5, r3
    303c:	2300      	movs	r3, #0
    303e:	2200      	movs	r2, #0
    3040:	4699      	mov	r9, r3
    3042:	e622      	b.n	2c8a <__aeabi_dmul+0xce>
    3044:	251f      	movs	r5, #31
    3046:	0021      	movs	r1, r4
    3048:	426d      	negs	r5, r5
    304a:	1a28      	subs	r0, r5, r0
    304c:	40c1      	lsrs	r1, r0
    304e:	0008      	movs	r0, r1
    3050:	2a20      	cmp	r2, #32
    3052:	d01d      	beq.n	3090 <__aeabi_dmul+0x4d4>
    3054:	355f      	adds	r5, #95	; 0x5f
    3056:	1aaa      	subs	r2, r5, r2
    3058:	4094      	lsls	r4, r2
    305a:	4323      	orrs	r3, r4
    305c:	1e5c      	subs	r4, r3, #1
    305e:	41a3      	sbcs	r3, r4
    3060:	2507      	movs	r5, #7
    3062:	4303      	orrs	r3, r0
    3064:	401d      	ands	r5, r3
    3066:	2200      	movs	r2, #0
    3068:	2d00      	cmp	r5, #0
    306a:	d009      	beq.n	3080 <__aeabi_dmul+0x4c4>
    306c:	220f      	movs	r2, #15
    306e:	2400      	movs	r4, #0
    3070:	401a      	ands	r2, r3
    3072:	0018      	movs	r0, r3
    3074:	2a04      	cmp	r2, #4
    3076:	d1d6      	bne.n	3026 <__aeabi_dmul+0x46a>
    3078:	0003      	movs	r3, r0
    307a:	0765      	lsls	r5, r4, #29
    307c:	0264      	lsls	r4, r4, #9
    307e:	0b22      	lsrs	r2, r4, #12
    3080:	08db      	lsrs	r3, r3, #3
    3082:	432b      	orrs	r3, r5
    3084:	2501      	movs	r5, #1
    3086:	4699      	mov	r9, r3
    3088:	9b01      	ldr	r3, [sp, #4]
    308a:	2400      	movs	r4, #0
    308c:	401d      	ands	r5, r3
    308e:	e5fc      	b.n	2c8a <__aeabi_dmul+0xce>
    3090:	2400      	movs	r4, #0
    3092:	e7e2      	b.n	305a <__aeabi_dmul+0x49e>
    3094:	2280      	movs	r2, #128	; 0x80
    3096:	2501      	movs	r5, #1
    3098:	0312      	lsls	r2, r2, #12
    309a:	4322      	orrs	r2, r4
    309c:	9901      	ldr	r1, [sp, #4]
    309e:	0312      	lsls	r2, r2, #12
    30a0:	0b12      	lsrs	r2, r2, #12
    30a2:	400d      	ands	r5, r1
    30a4:	4699      	mov	r9, r3
    30a6:	4c04      	ldr	r4, [pc, #16]	; (30b8 <__aeabi_dmul+0x4fc>)
    30a8:	e5ef      	b.n	2c8a <__aeabi_dmul+0xce>
    30aa:	46c0      	nop			; (mov r8, r8)
    30ac:	000003ff 	.word	0x000003ff
    30b0:	feffffff 	.word	0xfeffffff
    30b4:	000007fe 	.word	0x000007fe
    30b8:	000007ff 	.word	0x000007ff

000030bc <__aeabi_dsub>:
    30bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    30be:	4646      	mov	r6, r8
    30c0:	46d6      	mov	lr, sl
    30c2:	464f      	mov	r7, r9
    30c4:	030c      	lsls	r4, r1, #12
    30c6:	b5c0      	push	{r6, r7, lr}
    30c8:	0fcd      	lsrs	r5, r1, #31
    30ca:	004e      	lsls	r6, r1, #1
    30cc:	0a61      	lsrs	r1, r4, #9
    30ce:	0f44      	lsrs	r4, r0, #29
    30d0:	430c      	orrs	r4, r1
    30d2:	00c1      	lsls	r1, r0, #3
    30d4:	0058      	lsls	r0, r3, #1
    30d6:	0d40      	lsrs	r0, r0, #21
    30d8:	4684      	mov	ip, r0
    30da:	468a      	mov	sl, r1
    30dc:	000f      	movs	r7, r1
    30de:	0319      	lsls	r1, r3, #12
    30e0:	0f50      	lsrs	r0, r2, #29
    30e2:	0a49      	lsrs	r1, r1, #9
    30e4:	4301      	orrs	r1, r0
    30e6:	48c6      	ldr	r0, [pc, #792]	; (3400 <__aeabi_dsub+0x344>)
    30e8:	0d76      	lsrs	r6, r6, #21
    30ea:	46a8      	mov	r8, r5
    30ec:	0fdb      	lsrs	r3, r3, #31
    30ee:	00d2      	lsls	r2, r2, #3
    30f0:	4584      	cmp	ip, r0
    30f2:	d100      	bne.n	30f6 <__aeabi_dsub+0x3a>
    30f4:	e0d8      	b.n	32a8 <__aeabi_dsub+0x1ec>
    30f6:	2001      	movs	r0, #1
    30f8:	4043      	eors	r3, r0
    30fa:	42ab      	cmp	r3, r5
    30fc:	d100      	bne.n	3100 <__aeabi_dsub+0x44>
    30fe:	e0a6      	b.n	324e <__aeabi_dsub+0x192>
    3100:	4660      	mov	r0, ip
    3102:	1a35      	subs	r5, r6, r0
    3104:	2d00      	cmp	r5, #0
    3106:	dc00      	bgt.n	310a <__aeabi_dsub+0x4e>
    3108:	e105      	b.n	3316 <__aeabi_dsub+0x25a>
    310a:	2800      	cmp	r0, #0
    310c:	d110      	bne.n	3130 <__aeabi_dsub+0x74>
    310e:	000b      	movs	r3, r1
    3110:	4313      	orrs	r3, r2
    3112:	d100      	bne.n	3116 <__aeabi_dsub+0x5a>
    3114:	e0d7      	b.n	32c6 <__aeabi_dsub+0x20a>
    3116:	1e6b      	subs	r3, r5, #1
    3118:	2b00      	cmp	r3, #0
    311a:	d000      	beq.n	311e <__aeabi_dsub+0x62>
    311c:	e14b      	b.n	33b6 <__aeabi_dsub+0x2fa>
    311e:	4653      	mov	r3, sl
    3120:	1a9f      	subs	r7, r3, r2
    3122:	45ba      	cmp	sl, r7
    3124:	4180      	sbcs	r0, r0
    3126:	1a64      	subs	r4, r4, r1
    3128:	4240      	negs	r0, r0
    312a:	1a24      	subs	r4, r4, r0
    312c:	2601      	movs	r6, #1
    312e:	e01e      	b.n	316e <__aeabi_dsub+0xb2>
    3130:	4bb3      	ldr	r3, [pc, #716]	; (3400 <__aeabi_dsub+0x344>)
    3132:	429e      	cmp	r6, r3
    3134:	d048      	beq.n	31c8 <__aeabi_dsub+0x10c>
    3136:	2380      	movs	r3, #128	; 0x80
    3138:	041b      	lsls	r3, r3, #16
    313a:	4319      	orrs	r1, r3
    313c:	2d38      	cmp	r5, #56	; 0x38
    313e:	dd00      	ble.n	3142 <__aeabi_dsub+0x86>
    3140:	e119      	b.n	3376 <__aeabi_dsub+0x2ba>
    3142:	2d1f      	cmp	r5, #31
    3144:	dd00      	ble.n	3148 <__aeabi_dsub+0x8c>
    3146:	e14c      	b.n	33e2 <__aeabi_dsub+0x326>
    3148:	2320      	movs	r3, #32
    314a:	000f      	movs	r7, r1
    314c:	1b5b      	subs	r3, r3, r5
    314e:	0010      	movs	r0, r2
    3150:	409a      	lsls	r2, r3
    3152:	409f      	lsls	r7, r3
    3154:	40e8      	lsrs	r0, r5
    3156:	1e53      	subs	r3, r2, #1
    3158:	419a      	sbcs	r2, r3
    315a:	40e9      	lsrs	r1, r5
    315c:	4307      	orrs	r7, r0
    315e:	4317      	orrs	r7, r2
    3160:	4653      	mov	r3, sl
    3162:	1bdf      	subs	r7, r3, r7
    3164:	1a61      	subs	r1, r4, r1
    3166:	45ba      	cmp	sl, r7
    3168:	41a4      	sbcs	r4, r4
    316a:	4264      	negs	r4, r4
    316c:	1b0c      	subs	r4, r1, r4
    316e:	0223      	lsls	r3, r4, #8
    3170:	d400      	bmi.n	3174 <__aeabi_dsub+0xb8>
    3172:	e0c5      	b.n	3300 <__aeabi_dsub+0x244>
    3174:	0264      	lsls	r4, r4, #9
    3176:	0a65      	lsrs	r5, r4, #9
    3178:	2d00      	cmp	r5, #0
    317a:	d100      	bne.n	317e <__aeabi_dsub+0xc2>
    317c:	e0f6      	b.n	336c <__aeabi_dsub+0x2b0>
    317e:	0028      	movs	r0, r5
    3180:	f000 fc0a 	bl	3998 <__clzsi2>
    3184:	0003      	movs	r3, r0
    3186:	3b08      	subs	r3, #8
    3188:	2b1f      	cmp	r3, #31
    318a:	dd00      	ble.n	318e <__aeabi_dsub+0xd2>
    318c:	e0e9      	b.n	3362 <__aeabi_dsub+0x2a6>
    318e:	2220      	movs	r2, #32
    3190:	003c      	movs	r4, r7
    3192:	1ad2      	subs	r2, r2, r3
    3194:	409d      	lsls	r5, r3
    3196:	40d4      	lsrs	r4, r2
    3198:	409f      	lsls	r7, r3
    319a:	4325      	orrs	r5, r4
    319c:	429e      	cmp	r6, r3
    319e:	dd00      	ble.n	31a2 <__aeabi_dsub+0xe6>
    31a0:	e0db      	b.n	335a <__aeabi_dsub+0x29e>
    31a2:	1b9e      	subs	r6, r3, r6
    31a4:	1c73      	adds	r3, r6, #1
    31a6:	2b1f      	cmp	r3, #31
    31a8:	dd00      	ble.n	31ac <__aeabi_dsub+0xf0>
    31aa:	e10a      	b.n	33c2 <__aeabi_dsub+0x306>
    31ac:	2220      	movs	r2, #32
    31ae:	0038      	movs	r0, r7
    31b0:	1ad2      	subs	r2, r2, r3
    31b2:	0029      	movs	r1, r5
    31b4:	4097      	lsls	r7, r2
    31b6:	002c      	movs	r4, r5
    31b8:	4091      	lsls	r1, r2
    31ba:	40d8      	lsrs	r0, r3
    31bc:	1e7a      	subs	r2, r7, #1
    31be:	4197      	sbcs	r7, r2
    31c0:	40dc      	lsrs	r4, r3
    31c2:	2600      	movs	r6, #0
    31c4:	4301      	orrs	r1, r0
    31c6:	430f      	orrs	r7, r1
    31c8:	077b      	lsls	r3, r7, #29
    31ca:	d009      	beq.n	31e0 <__aeabi_dsub+0x124>
    31cc:	230f      	movs	r3, #15
    31ce:	403b      	ands	r3, r7
    31d0:	2b04      	cmp	r3, #4
    31d2:	d005      	beq.n	31e0 <__aeabi_dsub+0x124>
    31d4:	1d3b      	adds	r3, r7, #4
    31d6:	42bb      	cmp	r3, r7
    31d8:	41bf      	sbcs	r7, r7
    31da:	427f      	negs	r7, r7
    31dc:	19e4      	adds	r4, r4, r7
    31de:	001f      	movs	r7, r3
    31e0:	0223      	lsls	r3, r4, #8
    31e2:	d525      	bpl.n	3230 <__aeabi_dsub+0x174>
    31e4:	4b86      	ldr	r3, [pc, #536]	; (3400 <__aeabi_dsub+0x344>)
    31e6:	3601      	adds	r6, #1
    31e8:	429e      	cmp	r6, r3
    31ea:	d100      	bne.n	31ee <__aeabi_dsub+0x132>
    31ec:	e0af      	b.n	334e <__aeabi_dsub+0x292>
    31ee:	4b85      	ldr	r3, [pc, #532]	; (3404 <__aeabi_dsub+0x348>)
    31f0:	2501      	movs	r5, #1
    31f2:	401c      	ands	r4, r3
    31f4:	4643      	mov	r3, r8
    31f6:	0762      	lsls	r2, r4, #29
    31f8:	08ff      	lsrs	r7, r7, #3
    31fa:	0264      	lsls	r4, r4, #9
    31fc:	0576      	lsls	r6, r6, #21
    31fe:	4317      	orrs	r7, r2
    3200:	0b24      	lsrs	r4, r4, #12
    3202:	0d76      	lsrs	r6, r6, #21
    3204:	401d      	ands	r5, r3
    3206:	2100      	movs	r1, #0
    3208:	0324      	lsls	r4, r4, #12
    320a:	0b23      	lsrs	r3, r4, #12
    320c:	0d0c      	lsrs	r4, r1, #20
    320e:	4a7e      	ldr	r2, [pc, #504]	; (3408 <__aeabi_dsub+0x34c>)
    3210:	0524      	lsls	r4, r4, #20
    3212:	431c      	orrs	r4, r3
    3214:	4014      	ands	r4, r2
    3216:	0533      	lsls	r3, r6, #20
    3218:	4323      	orrs	r3, r4
    321a:	005b      	lsls	r3, r3, #1
    321c:	07ed      	lsls	r5, r5, #31
    321e:	085b      	lsrs	r3, r3, #1
    3220:	432b      	orrs	r3, r5
    3222:	0038      	movs	r0, r7
    3224:	0019      	movs	r1, r3
    3226:	bc1c      	pop	{r2, r3, r4}
    3228:	4690      	mov	r8, r2
    322a:	4699      	mov	r9, r3
    322c:	46a2      	mov	sl, r4
    322e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3230:	2501      	movs	r5, #1
    3232:	4643      	mov	r3, r8
    3234:	0762      	lsls	r2, r4, #29
    3236:	08ff      	lsrs	r7, r7, #3
    3238:	4317      	orrs	r7, r2
    323a:	08e4      	lsrs	r4, r4, #3
    323c:	401d      	ands	r5, r3
    323e:	4b70      	ldr	r3, [pc, #448]	; (3400 <__aeabi_dsub+0x344>)
    3240:	429e      	cmp	r6, r3
    3242:	d036      	beq.n	32b2 <__aeabi_dsub+0x1f6>
    3244:	0324      	lsls	r4, r4, #12
    3246:	0576      	lsls	r6, r6, #21
    3248:	0b24      	lsrs	r4, r4, #12
    324a:	0d76      	lsrs	r6, r6, #21
    324c:	e7db      	b.n	3206 <__aeabi_dsub+0x14a>
    324e:	4663      	mov	r3, ip
    3250:	1af3      	subs	r3, r6, r3
    3252:	2b00      	cmp	r3, #0
    3254:	dc00      	bgt.n	3258 <__aeabi_dsub+0x19c>
    3256:	e094      	b.n	3382 <__aeabi_dsub+0x2c6>
    3258:	4660      	mov	r0, ip
    325a:	2800      	cmp	r0, #0
    325c:	d035      	beq.n	32ca <__aeabi_dsub+0x20e>
    325e:	4868      	ldr	r0, [pc, #416]	; (3400 <__aeabi_dsub+0x344>)
    3260:	4286      	cmp	r6, r0
    3262:	d0b1      	beq.n	31c8 <__aeabi_dsub+0x10c>
    3264:	2780      	movs	r7, #128	; 0x80
    3266:	043f      	lsls	r7, r7, #16
    3268:	4339      	orrs	r1, r7
    326a:	2b38      	cmp	r3, #56	; 0x38
    326c:	dc00      	bgt.n	3270 <__aeabi_dsub+0x1b4>
    326e:	e0fd      	b.n	346c <__aeabi_dsub+0x3b0>
    3270:	430a      	orrs	r2, r1
    3272:	0017      	movs	r7, r2
    3274:	2100      	movs	r1, #0
    3276:	1e7a      	subs	r2, r7, #1
    3278:	4197      	sbcs	r7, r2
    327a:	4457      	add	r7, sl
    327c:	4557      	cmp	r7, sl
    327e:	4180      	sbcs	r0, r0
    3280:	1909      	adds	r1, r1, r4
    3282:	4244      	negs	r4, r0
    3284:	190c      	adds	r4, r1, r4
    3286:	0223      	lsls	r3, r4, #8
    3288:	d53a      	bpl.n	3300 <__aeabi_dsub+0x244>
    328a:	4b5d      	ldr	r3, [pc, #372]	; (3400 <__aeabi_dsub+0x344>)
    328c:	3601      	adds	r6, #1
    328e:	429e      	cmp	r6, r3
    3290:	d100      	bne.n	3294 <__aeabi_dsub+0x1d8>
    3292:	e14b      	b.n	352c <__aeabi_dsub+0x470>
    3294:	2201      	movs	r2, #1
    3296:	4b5b      	ldr	r3, [pc, #364]	; (3404 <__aeabi_dsub+0x348>)
    3298:	401c      	ands	r4, r3
    329a:	087b      	lsrs	r3, r7, #1
    329c:	4017      	ands	r7, r2
    329e:	431f      	orrs	r7, r3
    32a0:	07e2      	lsls	r2, r4, #31
    32a2:	4317      	orrs	r7, r2
    32a4:	0864      	lsrs	r4, r4, #1
    32a6:	e78f      	b.n	31c8 <__aeabi_dsub+0x10c>
    32a8:	0008      	movs	r0, r1
    32aa:	4310      	orrs	r0, r2
    32ac:	d000      	beq.n	32b0 <__aeabi_dsub+0x1f4>
    32ae:	e724      	b.n	30fa <__aeabi_dsub+0x3e>
    32b0:	e721      	b.n	30f6 <__aeabi_dsub+0x3a>
    32b2:	0023      	movs	r3, r4
    32b4:	433b      	orrs	r3, r7
    32b6:	d100      	bne.n	32ba <__aeabi_dsub+0x1fe>
    32b8:	e1b9      	b.n	362e <__aeabi_dsub+0x572>
    32ba:	2280      	movs	r2, #128	; 0x80
    32bc:	0312      	lsls	r2, r2, #12
    32be:	4314      	orrs	r4, r2
    32c0:	0324      	lsls	r4, r4, #12
    32c2:	0b24      	lsrs	r4, r4, #12
    32c4:	e79f      	b.n	3206 <__aeabi_dsub+0x14a>
    32c6:	002e      	movs	r6, r5
    32c8:	e77e      	b.n	31c8 <__aeabi_dsub+0x10c>
    32ca:	0008      	movs	r0, r1
    32cc:	4310      	orrs	r0, r2
    32ce:	d100      	bne.n	32d2 <__aeabi_dsub+0x216>
    32d0:	e0ca      	b.n	3468 <__aeabi_dsub+0x3ac>
    32d2:	1e58      	subs	r0, r3, #1
    32d4:	4684      	mov	ip, r0
    32d6:	2800      	cmp	r0, #0
    32d8:	d000      	beq.n	32dc <__aeabi_dsub+0x220>
    32da:	e0e7      	b.n	34ac <__aeabi_dsub+0x3f0>
    32dc:	4452      	add	r2, sl
    32de:	4552      	cmp	r2, sl
    32e0:	4180      	sbcs	r0, r0
    32e2:	1864      	adds	r4, r4, r1
    32e4:	4240      	negs	r0, r0
    32e6:	1824      	adds	r4, r4, r0
    32e8:	0017      	movs	r7, r2
    32ea:	2601      	movs	r6, #1
    32ec:	0223      	lsls	r3, r4, #8
    32ee:	d507      	bpl.n	3300 <__aeabi_dsub+0x244>
    32f0:	2602      	movs	r6, #2
    32f2:	e7cf      	b.n	3294 <__aeabi_dsub+0x1d8>
    32f4:	4664      	mov	r4, ip
    32f6:	432c      	orrs	r4, r5
    32f8:	d100      	bne.n	32fc <__aeabi_dsub+0x240>
    32fa:	e1b3      	b.n	3664 <__aeabi_dsub+0x5a8>
    32fc:	002c      	movs	r4, r5
    32fe:	4667      	mov	r7, ip
    3300:	077b      	lsls	r3, r7, #29
    3302:	d000      	beq.n	3306 <__aeabi_dsub+0x24a>
    3304:	e762      	b.n	31cc <__aeabi_dsub+0x110>
    3306:	0763      	lsls	r3, r4, #29
    3308:	08ff      	lsrs	r7, r7, #3
    330a:	431f      	orrs	r7, r3
    330c:	2501      	movs	r5, #1
    330e:	4643      	mov	r3, r8
    3310:	08e4      	lsrs	r4, r4, #3
    3312:	401d      	ands	r5, r3
    3314:	e793      	b.n	323e <__aeabi_dsub+0x182>
    3316:	2d00      	cmp	r5, #0
    3318:	d178      	bne.n	340c <__aeabi_dsub+0x350>
    331a:	1c75      	adds	r5, r6, #1
    331c:	056d      	lsls	r5, r5, #21
    331e:	0d6d      	lsrs	r5, r5, #21
    3320:	2d01      	cmp	r5, #1
    3322:	dc00      	bgt.n	3326 <__aeabi_dsub+0x26a>
    3324:	e0f2      	b.n	350c <__aeabi_dsub+0x450>
    3326:	4650      	mov	r0, sl
    3328:	1a80      	subs	r0, r0, r2
    332a:	4582      	cmp	sl, r0
    332c:	41bf      	sbcs	r7, r7
    332e:	1a65      	subs	r5, r4, r1
    3330:	427f      	negs	r7, r7
    3332:	1bed      	subs	r5, r5, r7
    3334:	4684      	mov	ip, r0
    3336:	0228      	lsls	r0, r5, #8
    3338:	d400      	bmi.n	333c <__aeabi_dsub+0x280>
    333a:	e08c      	b.n	3456 <__aeabi_dsub+0x39a>
    333c:	4650      	mov	r0, sl
    333e:	1a17      	subs	r7, r2, r0
    3340:	42ba      	cmp	r2, r7
    3342:	4192      	sbcs	r2, r2
    3344:	1b0c      	subs	r4, r1, r4
    3346:	4255      	negs	r5, r2
    3348:	1b65      	subs	r5, r4, r5
    334a:	4698      	mov	r8, r3
    334c:	e714      	b.n	3178 <__aeabi_dsub+0xbc>
    334e:	2501      	movs	r5, #1
    3350:	4643      	mov	r3, r8
    3352:	2400      	movs	r4, #0
    3354:	401d      	ands	r5, r3
    3356:	2700      	movs	r7, #0
    3358:	e755      	b.n	3206 <__aeabi_dsub+0x14a>
    335a:	4c2a      	ldr	r4, [pc, #168]	; (3404 <__aeabi_dsub+0x348>)
    335c:	1af6      	subs	r6, r6, r3
    335e:	402c      	ands	r4, r5
    3360:	e732      	b.n	31c8 <__aeabi_dsub+0x10c>
    3362:	003d      	movs	r5, r7
    3364:	3828      	subs	r0, #40	; 0x28
    3366:	4085      	lsls	r5, r0
    3368:	2700      	movs	r7, #0
    336a:	e717      	b.n	319c <__aeabi_dsub+0xe0>
    336c:	0038      	movs	r0, r7
    336e:	f000 fb13 	bl	3998 <__clzsi2>
    3372:	3020      	adds	r0, #32
    3374:	e706      	b.n	3184 <__aeabi_dsub+0xc8>
    3376:	430a      	orrs	r2, r1
    3378:	0017      	movs	r7, r2
    337a:	2100      	movs	r1, #0
    337c:	1e7a      	subs	r2, r7, #1
    337e:	4197      	sbcs	r7, r2
    3380:	e6ee      	b.n	3160 <__aeabi_dsub+0xa4>
    3382:	2b00      	cmp	r3, #0
    3384:	d000      	beq.n	3388 <__aeabi_dsub+0x2cc>
    3386:	e0e5      	b.n	3554 <__aeabi_dsub+0x498>
    3388:	1c73      	adds	r3, r6, #1
    338a:	469c      	mov	ip, r3
    338c:	055b      	lsls	r3, r3, #21
    338e:	0d5b      	lsrs	r3, r3, #21
    3390:	2b01      	cmp	r3, #1
    3392:	dc00      	bgt.n	3396 <__aeabi_dsub+0x2da>
    3394:	e09f      	b.n	34d6 <__aeabi_dsub+0x41a>
    3396:	4b1a      	ldr	r3, [pc, #104]	; (3400 <__aeabi_dsub+0x344>)
    3398:	459c      	cmp	ip, r3
    339a:	d100      	bne.n	339e <__aeabi_dsub+0x2e2>
    339c:	e0c5      	b.n	352a <__aeabi_dsub+0x46e>
    339e:	4452      	add	r2, sl
    33a0:	4552      	cmp	r2, sl
    33a2:	4180      	sbcs	r0, r0
    33a4:	1864      	adds	r4, r4, r1
    33a6:	4240      	negs	r0, r0
    33a8:	1824      	adds	r4, r4, r0
    33aa:	07e7      	lsls	r7, r4, #31
    33ac:	0852      	lsrs	r2, r2, #1
    33ae:	4317      	orrs	r7, r2
    33b0:	0864      	lsrs	r4, r4, #1
    33b2:	4666      	mov	r6, ip
    33b4:	e708      	b.n	31c8 <__aeabi_dsub+0x10c>
    33b6:	4812      	ldr	r0, [pc, #72]	; (3400 <__aeabi_dsub+0x344>)
    33b8:	4285      	cmp	r5, r0
    33ba:	d100      	bne.n	33be <__aeabi_dsub+0x302>
    33bc:	e085      	b.n	34ca <__aeabi_dsub+0x40e>
    33be:	001d      	movs	r5, r3
    33c0:	e6bc      	b.n	313c <__aeabi_dsub+0x80>
    33c2:	0029      	movs	r1, r5
    33c4:	3e1f      	subs	r6, #31
    33c6:	40f1      	lsrs	r1, r6
    33c8:	2b20      	cmp	r3, #32
    33ca:	d100      	bne.n	33ce <__aeabi_dsub+0x312>
    33cc:	e07f      	b.n	34ce <__aeabi_dsub+0x412>
    33ce:	2240      	movs	r2, #64	; 0x40
    33d0:	1ad3      	subs	r3, r2, r3
    33d2:	409d      	lsls	r5, r3
    33d4:	432f      	orrs	r7, r5
    33d6:	1e7d      	subs	r5, r7, #1
    33d8:	41af      	sbcs	r7, r5
    33da:	2400      	movs	r4, #0
    33dc:	430f      	orrs	r7, r1
    33de:	2600      	movs	r6, #0
    33e0:	e78e      	b.n	3300 <__aeabi_dsub+0x244>
    33e2:	002b      	movs	r3, r5
    33e4:	000f      	movs	r7, r1
    33e6:	3b20      	subs	r3, #32
    33e8:	40df      	lsrs	r7, r3
    33ea:	2d20      	cmp	r5, #32
    33ec:	d071      	beq.n	34d2 <__aeabi_dsub+0x416>
    33ee:	2340      	movs	r3, #64	; 0x40
    33f0:	1b5d      	subs	r5, r3, r5
    33f2:	40a9      	lsls	r1, r5
    33f4:	430a      	orrs	r2, r1
    33f6:	1e51      	subs	r1, r2, #1
    33f8:	418a      	sbcs	r2, r1
    33fa:	2100      	movs	r1, #0
    33fc:	4317      	orrs	r7, r2
    33fe:	e6af      	b.n	3160 <__aeabi_dsub+0xa4>
    3400:	000007ff 	.word	0x000007ff
    3404:	ff7fffff 	.word	0xff7fffff
    3408:	800fffff 	.word	0x800fffff
    340c:	2e00      	cmp	r6, #0
    340e:	d03e      	beq.n	348e <__aeabi_dsub+0x3d2>
    3410:	4eb3      	ldr	r6, [pc, #716]	; (36e0 <__aeabi_dsub+0x624>)
    3412:	45b4      	cmp	ip, r6
    3414:	d045      	beq.n	34a2 <__aeabi_dsub+0x3e6>
    3416:	2680      	movs	r6, #128	; 0x80
    3418:	0436      	lsls	r6, r6, #16
    341a:	426d      	negs	r5, r5
    341c:	4334      	orrs	r4, r6
    341e:	2d38      	cmp	r5, #56	; 0x38
    3420:	dd00      	ble.n	3424 <__aeabi_dsub+0x368>
    3422:	e0a8      	b.n	3576 <__aeabi_dsub+0x4ba>
    3424:	2d1f      	cmp	r5, #31
    3426:	dd00      	ble.n	342a <__aeabi_dsub+0x36e>
    3428:	e11f      	b.n	366a <__aeabi_dsub+0x5ae>
    342a:	2620      	movs	r6, #32
    342c:	0027      	movs	r7, r4
    342e:	4650      	mov	r0, sl
    3430:	1b76      	subs	r6, r6, r5
    3432:	40b7      	lsls	r7, r6
    3434:	40e8      	lsrs	r0, r5
    3436:	4307      	orrs	r7, r0
    3438:	4650      	mov	r0, sl
    343a:	40b0      	lsls	r0, r6
    343c:	1e46      	subs	r6, r0, #1
    343e:	41b0      	sbcs	r0, r6
    3440:	40ec      	lsrs	r4, r5
    3442:	4338      	orrs	r0, r7
    3444:	1a17      	subs	r7, r2, r0
    3446:	42ba      	cmp	r2, r7
    3448:	4192      	sbcs	r2, r2
    344a:	1b0c      	subs	r4, r1, r4
    344c:	4252      	negs	r2, r2
    344e:	1aa4      	subs	r4, r4, r2
    3450:	4666      	mov	r6, ip
    3452:	4698      	mov	r8, r3
    3454:	e68b      	b.n	316e <__aeabi_dsub+0xb2>
    3456:	4664      	mov	r4, ip
    3458:	4667      	mov	r7, ip
    345a:	432c      	orrs	r4, r5
    345c:	d000      	beq.n	3460 <__aeabi_dsub+0x3a4>
    345e:	e68b      	b.n	3178 <__aeabi_dsub+0xbc>
    3460:	2500      	movs	r5, #0
    3462:	2600      	movs	r6, #0
    3464:	2700      	movs	r7, #0
    3466:	e6ea      	b.n	323e <__aeabi_dsub+0x182>
    3468:	001e      	movs	r6, r3
    346a:	e6ad      	b.n	31c8 <__aeabi_dsub+0x10c>
    346c:	2b1f      	cmp	r3, #31
    346e:	dc60      	bgt.n	3532 <__aeabi_dsub+0x476>
    3470:	2720      	movs	r7, #32
    3472:	1af8      	subs	r0, r7, r3
    3474:	000f      	movs	r7, r1
    3476:	4684      	mov	ip, r0
    3478:	4087      	lsls	r7, r0
    347a:	0010      	movs	r0, r2
    347c:	40d8      	lsrs	r0, r3
    347e:	4307      	orrs	r7, r0
    3480:	4660      	mov	r0, ip
    3482:	4082      	lsls	r2, r0
    3484:	1e50      	subs	r0, r2, #1
    3486:	4182      	sbcs	r2, r0
    3488:	40d9      	lsrs	r1, r3
    348a:	4317      	orrs	r7, r2
    348c:	e6f5      	b.n	327a <__aeabi_dsub+0x1be>
    348e:	0026      	movs	r6, r4
    3490:	4650      	mov	r0, sl
    3492:	4306      	orrs	r6, r0
    3494:	d005      	beq.n	34a2 <__aeabi_dsub+0x3e6>
    3496:	43ed      	mvns	r5, r5
    3498:	2d00      	cmp	r5, #0
    349a:	d0d3      	beq.n	3444 <__aeabi_dsub+0x388>
    349c:	4e90      	ldr	r6, [pc, #576]	; (36e0 <__aeabi_dsub+0x624>)
    349e:	45b4      	cmp	ip, r6
    34a0:	d1bd      	bne.n	341e <__aeabi_dsub+0x362>
    34a2:	000c      	movs	r4, r1
    34a4:	0017      	movs	r7, r2
    34a6:	4666      	mov	r6, ip
    34a8:	4698      	mov	r8, r3
    34aa:	e68d      	b.n	31c8 <__aeabi_dsub+0x10c>
    34ac:	488c      	ldr	r0, [pc, #560]	; (36e0 <__aeabi_dsub+0x624>)
    34ae:	4283      	cmp	r3, r0
    34b0:	d00b      	beq.n	34ca <__aeabi_dsub+0x40e>
    34b2:	4663      	mov	r3, ip
    34b4:	e6d9      	b.n	326a <__aeabi_dsub+0x1ae>
    34b6:	2d00      	cmp	r5, #0
    34b8:	d000      	beq.n	34bc <__aeabi_dsub+0x400>
    34ba:	e096      	b.n	35ea <__aeabi_dsub+0x52e>
    34bc:	0008      	movs	r0, r1
    34be:	4310      	orrs	r0, r2
    34c0:	d100      	bne.n	34c4 <__aeabi_dsub+0x408>
    34c2:	e0e2      	b.n	368a <__aeabi_dsub+0x5ce>
    34c4:	000c      	movs	r4, r1
    34c6:	0017      	movs	r7, r2
    34c8:	4698      	mov	r8, r3
    34ca:	4e85      	ldr	r6, [pc, #532]	; (36e0 <__aeabi_dsub+0x624>)
    34cc:	e67c      	b.n	31c8 <__aeabi_dsub+0x10c>
    34ce:	2500      	movs	r5, #0
    34d0:	e780      	b.n	33d4 <__aeabi_dsub+0x318>
    34d2:	2100      	movs	r1, #0
    34d4:	e78e      	b.n	33f4 <__aeabi_dsub+0x338>
    34d6:	0023      	movs	r3, r4
    34d8:	4650      	mov	r0, sl
    34da:	4303      	orrs	r3, r0
    34dc:	2e00      	cmp	r6, #0
    34de:	d000      	beq.n	34e2 <__aeabi_dsub+0x426>
    34e0:	e0a8      	b.n	3634 <__aeabi_dsub+0x578>
    34e2:	2b00      	cmp	r3, #0
    34e4:	d100      	bne.n	34e8 <__aeabi_dsub+0x42c>
    34e6:	e0de      	b.n	36a6 <__aeabi_dsub+0x5ea>
    34e8:	000b      	movs	r3, r1
    34ea:	4313      	orrs	r3, r2
    34ec:	d100      	bne.n	34f0 <__aeabi_dsub+0x434>
    34ee:	e66b      	b.n	31c8 <__aeabi_dsub+0x10c>
    34f0:	4452      	add	r2, sl
    34f2:	4552      	cmp	r2, sl
    34f4:	4180      	sbcs	r0, r0
    34f6:	1864      	adds	r4, r4, r1
    34f8:	4240      	negs	r0, r0
    34fa:	1824      	adds	r4, r4, r0
    34fc:	0017      	movs	r7, r2
    34fe:	0223      	lsls	r3, r4, #8
    3500:	d400      	bmi.n	3504 <__aeabi_dsub+0x448>
    3502:	e6fd      	b.n	3300 <__aeabi_dsub+0x244>
    3504:	4b77      	ldr	r3, [pc, #476]	; (36e4 <__aeabi_dsub+0x628>)
    3506:	4666      	mov	r6, ip
    3508:	401c      	ands	r4, r3
    350a:	e65d      	b.n	31c8 <__aeabi_dsub+0x10c>
    350c:	0025      	movs	r5, r4
    350e:	4650      	mov	r0, sl
    3510:	4305      	orrs	r5, r0
    3512:	2e00      	cmp	r6, #0
    3514:	d1cf      	bne.n	34b6 <__aeabi_dsub+0x3fa>
    3516:	2d00      	cmp	r5, #0
    3518:	d14f      	bne.n	35ba <__aeabi_dsub+0x4fe>
    351a:	000c      	movs	r4, r1
    351c:	4314      	orrs	r4, r2
    351e:	d100      	bne.n	3522 <__aeabi_dsub+0x466>
    3520:	e0a0      	b.n	3664 <__aeabi_dsub+0x5a8>
    3522:	000c      	movs	r4, r1
    3524:	0017      	movs	r7, r2
    3526:	4698      	mov	r8, r3
    3528:	e64e      	b.n	31c8 <__aeabi_dsub+0x10c>
    352a:	4666      	mov	r6, ip
    352c:	2400      	movs	r4, #0
    352e:	2700      	movs	r7, #0
    3530:	e685      	b.n	323e <__aeabi_dsub+0x182>
    3532:	001f      	movs	r7, r3
    3534:	0008      	movs	r0, r1
    3536:	3f20      	subs	r7, #32
    3538:	40f8      	lsrs	r0, r7
    353a:	0007      	movs	r7, r0
    353c:	2b20      	cmp	r3, #32
    353e:	d100      	bne.n	3542 <__aeabi_dsub+0x486>
    3540:	e08e      	b.n	3660 <__aeabi_dsub+0x5a4>
    3542:	2040      	movs	r0, #64	; 0x40
    3544:	1ac3      	subs	r3, r0, r3
    3546:	4099      	lsls	r1, r3
    3548:	430a      	orrs	r2, r1
    354a:	1e51      	subs	r1, r2, #1
    354c:	418a      	sbcs	r2, r1
    354e:	2100      	movs	r1, #0
    3550:	4317      	orrs	r7, r2
    3552:	e692      	b.n	327a <__aeabi_dsub+0x1be>
    3554:	2e00      	cmp	r6, #0
    3556:	d114      	bne.n	3582 <__aeabi_dsub+0x4c6>
    3558:	0026      	movs	r6, r4
    355a:	4650      	mov	r0, sl
    355c:	4306      	orrs	r6, r0
    355e:	d062      	beq.n	3626 <__aeabi_dsub+0x56a>
    3560:	43db      	mvns	r3, r3
    3562:	2b00      	cmp	r3, #0
    3564:	d15c      	bne.n	3620 <__aeabi_dsub+0x564>
    3566:	1887      	adds	r7, r0, r2
    3568:	4297      	cmp	r7, r2
    356a:	4192      	sbcs	r2, r2
    356c:	1864      	adds	r4, r4, r1
    356e:	4252      	negs	r2, r2
    3570:	18a4      	adds	r4, r4, r2
    3572:	4666      	mov	r6, ip
    3574:	e687      	b.n	3286 <__aeabi_dsub+0x1ca>
    3576:	4650      	mov	r0, sl
    3578:	4320      	orrs	r0, r4
    357a:	1e44      	subs	r4, r0, #1
    357c:	41a0      	sbcs	r0, r4
    357e:	2400      	movs	r4, #0
    3580:	e760      	b.n	3444 <__aeabi_dsub+0x388>
    3582:	4e57      	ldr	r6, [pc, #348]	; (36e0 <__aeabi_dsub+0x624>)
    3584:	45b4      	cmp	ip, r6
    3586:	d04e      	beq.n	3626 <__aeabi_dsub+0x56a>
    3588:	2680      	movs	r6, #128	; 0x80
    358a:	0436      	lsls	r6, r6, #16
    358c:	425b      	negs	r3, r3
    358e:	4334      	orrs	r4, r6
    3590:	2b38      	cmp	r3, #56	; 0x38
    3592:	dd00      	ble.n	3596 <__aeabi_dsub+0x4da>
    3594:	e07f      	b.n	3696 <__aeabi_dsub+0x5da>
    3596:	2b1f      	cmp	r3, #31
    3598:	dd00      	ble.n	359c <__aeabi_dsub+0x4e0>
    359a:	e08b      	b.n	36b4 <__aeabi_dsub+0x5f8>
    359c:	2620      	movs	r6, #32
    359e:	0027      	movs	r7, r4
    35a0:	4650      	mov	r0, sl
    35a2:	1af6      	subs	r6, r6, r3
    35a4:	40b7      	lsls	r7, r6
    35a6:	40d8      	lsrs	r0, r3
    35a8:	4307      	orrs	r7, r0
    35aa:	4650      	mov	r0, sl
    35ac:	40b0      	lsls	r0, r6
    35ae:	1e46      	subs	r6, r0, #1
    35b0:	41b0      	sbcs	r0, r6
    35b2:	4307      	orrs	r7, r0
    35b4:	40dc      	lsrs	r4, r3
    35b6:	18bf      	adds	r7, r7, r2
    35b8:	e7d6      	b.n	3568 <__aeabi_dsub+0x4ac>
    35ba:	000d      	movs	r5, r1
    35bc:	4315      	orrs	r5, r2
    35be:	d100      	bne.n	35c2 <__aeabi_dsub+0x506>
    35c0:	e602      	b.n	31c8 <__aeabi_dsub+0x10c>
    35c2:	4650      	mov	r0, sl
    35c4:	1a80      	subs	r0, r0, r2
    35c6:	4582      	cmp	sl, r0
    35c8:	41bf      	sbcs	r7, r7
    35ca:	1a65      	subs	r5, r4, r1
    35cc:	427f      	negs	r7, r7
    35ce:	1bed      	subs	r5, r5, r7
    35d0:	4684      	mov	ip, r0
    35d2:	0228      	lsls	r0, r5, #8
    35d4:	d400      	bmi.n	35d8 <__aeabi_dsub+0x51c>
    35d6:	e68d      	b.n	32f4 <__aeabi_dsub+0x238>
    35d8:	4650      	mov	r0, sl
    35da:	1a17      	subs	r7, r2, r0
    35dc:	42ba      	cmp	r2, r7
    35de:	4192      	sbcs	r2, r2
    35e0:	1b0c      	subs	r4, r1, r4
    35e2:	4252      	negs	r2, r2
    35e4:	1aa4      	subs	r4, r4, r2
    35e6:	4698      	mov	r8, r3
    35e8:	e5ee      	b.n	31c8 <__aeabi_dsub+0x10c>
    35ea:	000d      	movs	r5, r1
    35ec:	4315      	orrs	r5, r2
    35ee:	d100      	bne.n	35f2 <__aeabi_dsub+0x536>
    35f0:	e76b      	b.n	34ca <__aeabi_dsub+0x40e>
    35f2:	4650      	mov	r0, sl
    35f4:	0767      	lsls	r7, r4, #29
    35f6:	08c0      	lsrs	r0, r0, #3
    35f8:	4307      	orrs	r7, r0
    35fa:	2080      	movs	r0, #128	; 0x80
    35fc:	08e4      	lsrs	r4, r4, #3
    35fe:	0300      	lsls	r0, r0, #12
    3600:	4204      	tst	r4, r0
    3602:	d007      	beq.n	3614 <__aeabi_dsub+0x558>
    3604:	08cd      	lsrs	r5, r1, #3
    3606:	4205      	tst	r5, r0
    3608:	d104      	bne.n	3614 <__aeabi_dsub+0x558>
    360a:	002c      	movs	r4, r5
    360c:	4698      	mov	r8, r3
    360e:	08d7      	lsrs	r7, r2, #3
    3610:	0749      	lsls	r1, r1, #29
    3612:	430f      	orrs	r7, r1
    3614:	0f7b      	lsrs	r3, r7, #29
    3616:	00e4      	lsls	r4, r4, #3
    3618:	431c      	orrs	r4, r3
    361a:	00ff      	lsls	r7, r7, #3
    361c:	4e30      	ldr	r6, [pc, #192]	; (36e0 <__aeabi_dsub+0x624>)
    361e:	e5d3      	b.n	31c8 <__aeabi_dsub+0x10c>
    3620:	4e2f      	ldr	r6, [pc, #188]	; (36e0 <__aeabi_dsub+0x624>)
    3622:	45b4      	cmp	ip, r6
    3624:	d1b4      	bne.n	3590 <__aeabi_dsub+0x4d4>
    3626:	000c      	movs	r4, r1
    3628:	0017      	movs	r7, r2
    362a:	4666      	mov	r6, ip
    362c:	e5cc      	b.n	31c8 <__aeabi_dsub+0x10c>
    362e:	2700      	movs	r7, #0
    3630:	2400      	movs	r4, #0
    3632:	e5e8      	b.n	3206 <__aeabi_dsub+0x14a>
    3634:	2b00      	cmp	r3, #0
    3636:	d039      	beq.n	36ac <__aeabi_dsub+0x5f0>
    3638:	000b      	movs	r3, r1
    363a:	4313      	orrs	r3, r2
    363c:	d100      	bne.n	3640 <__aeabi_dsub+0x584>
    363e:	e744      	b.n	34ca <__aeabi_dsub+0x40e>
    3640:	08c0      	lsrs	r0, r0, #3
    3642:	0767      	lsls	r7, r4, #29
    3644:	4307      	orrs	r7, r0
    3646:	2080      	movs	r0, #128	; 0x80
    3648:	08e4      	lsrs	r4, r4, #3
    364a:	0300      	lsls	r0, r0, #12
    364c:	4204      	tst	r4, r0
    364e:	d0e1      	beq.n	3614 <__aeabi_dsub+0x558>
    3650:	08cb      	lsrs	r3, r1, #3
    3652:	4203      	tst	r3, r0
    3654:	d1de      	bne.n	3614 <__aeabi_dsub+0x558>
    3656:	08d7      	lsrs	r7, r2, #3
    3658:	0749      	lsls	r1, r1, #29
    365a:	430f      	orrs	r7, r1
    365c:	001c      	movs	r4, r3
    365e:	e7d9      	b.n	3614 <__aeabi_dsub+0x558>
    3660:	2100      	movs	r1, #0
    3662:	e771      	b.n	3548 <__aeabi_dsub+0x48c>
    3664:	2500      	movs	r5, #0
    3666:	2700      	movs	r7, #0
    3668:	e5e9      	b.n	323e <__aeabi_dsub+0x182>
    366a:	002e      	movs	r6, r5
    366c:	0027      	movs	r7, r4
    366e:	3e20      	subs	r6, #32
    3670:	40f7      	lsrs	r7, r6
    3672:	2d20      	cmp	r5, #32
    3674:	d02f      	beq.n	36d6 <__aeabi_dsub+0x61a>
    3676:	2640      	movs	r6, #64	; 0x40
    3678:	1b75      	subs	r5, r6, r5
    367a:	40ac      	lsls	r4, r5
    367c:	4650      	mov	r0, sl
    367e:	4320      	orrs	r0, r4
    3680:	1e44      	subs	r4, r0, #1
    3682:	41a0      	sbcs	r0, r4
    3684:	2400      	movs	r4, #0
    3686:	4338      	orrs	r0, r7
    3688:	e6dc      	b.n	3444 <__aeabi_dsub+0x388>
    368a:	2480      	movs	r4, #128	; 0x80
    368c:	2500      	movs	r5, #0
    368e:	0324      	lsls	r4, r4, #12
    3690:	4e13      	ldr	r6, [pc, #76]	; (36e0 <__aeabi_dsub+0x624>)
    3692:	2700      	movs	r7, #0
    3694:	e5d3      	b.n	323e <__aeabi_dsub+0x182>
    3696:	4650      	mov	r0, sl
    3698:	4320      	orrs	r0, r4
    369a:	0007      	movs	r7, r0
    369c:	1e78      	subs	r0, r7, #1
    369e:	4187      	sbcs	r7, r0
    36a0:	2400      	movs	r4, #0
    36a2:	18bf      	adds	r7, r7, r2
    36a4:	e760      	b.n	3568 <__aeabi_dsub+0x4ac>
    36a6:	000c      	movs	r4, r1
    36a8:	0017      	movs	r7, r2
    36aa:	e58d      	b.n	31c8 <__aeabi_dsub+0x10c>
    36ac:	000c      	movs	r4, r1
    36ae:	0017      	movs	r7, r2
    36b0:	4e0b      	ldr	r6, [pc, #44]	; (36e0 <__aeabi_dsub+0x624>)
    36b2:	e589      	b.n	31c8 <__aeabi_dsub+0x10c>
    36b4:	001e      	movs	r6, r3
    36b6:	0027      	movs	r7, r4
    36b8:	3e20      	subs	r6, #32
    36ba:	40f7      	lsrs	r7, r6
    36bc:	2b20      	cmp	r3, #32
    36be:	d00c      	beq.n	36da <__aeabi_dsub+0x61e>
    36c0:	2640      	movs	r6, #64	; 0x40
    36c2:	1af3      	subs	r3, r6, r3
    36c4:	409c      	lsls	r4, r3
    36c6:	4650      	mov	r0, sl
    36c8:	4320      	orrs	r0, r4
    36ca:	1e44      	subs	r4, r0, #1
    36cc:	41a0      	sbcs	r0, r4
    36ce:	4307      	orrs	r7, r0
    36d0:	2400      	movs	r4, #0
    36d2:	18bf      	adds	r7, r7, r2
    36d4:	e748      	b.n	3568 <__aeabi_dsub+0x4ac>
    36d6:	2400      	movs	r4, #0
    36d8:	e7d0      	b.n	367c <__aeabi_dsub+0x5c0>
    36da:	2400      	movs	r4, #0
    36dc:	e7f3      	b.n	36c6 <__aeabi_dsub+0x60a>
    36de:	46c0      	nop			; (mov r8, r8)
    36e0:	000007ff 	.word	0x000007ff
    36e4:	ff7fffff 	.word	0xff7fffff

000036e8 <__aeabi_i2d>:
    36e8:	b570      	push	{r4, r5, r6, lr}
    36ea:	2800      	cmp	r0, #0
    36ec:	d030      	beq.n	3750 <__aeabi_i2d+0x68>
    36ee:	17c3      	asrs	r3, r0, #31
    36f0:	18c4      	adds	r4, r0, r3
    36f2:	405c      	eors	r4, r3
    36f4:	0fc5      	lsrs	r5, r0, #31
    36f6:	0020      	movs	r0, r4
    36f8:	f000 f94e 	bl	3998 <__clzsi2>
    36fc:	4b17      	ldr	r3, [pc, #92]	; (375c <__aeabi_i2d+0x74>)
    36fe:	4a18      	ldr	r2, [pc, #96]	; (3760 <__aeabi_i2d+0x78>)
    3700:	1a1b      	subs	r3, r3, r0
    3702:	1ad2      	subs	r2, r2, r3
    3704:	2a1f      	cmp	r2, #31
    3706:	dd18      	ble.n	373a <__aeabi_i2d+0x52>
    3708:	4a16      	ldr	r2, [pc, #88]	; (3764 <__aeabi_i2d+0x7c>)
    370a:	1ad2      	subs	r2, r2, r3
    370c:	4094      	lsls	r4, r2
    370e:	2200      	movs	r2, #0
    3710:	0324      	lsls	r4, r4, #12
    3712:	055b      	lsls	r3, r3, #21
    3714:	0b24      	lsrs	r4, r4, #12
    3716:	0d5b      	lsrs	r3, r3, #21
    3718:	2100      	movs	r1, #0
    371a:	0010      	movs	r0, r2
    371c:	0324      	lsls	r4, r4, #12
    371e:	0d0a      	lsrs	r2, r1, #20
    3720:	0b24      	lsrs	r4, r4, #12
    3722:	0512      	lsls	r2, r2, #20
    3724:	4322      	orrs	r2, r4
    3726:	4c10      	ldr	r4, [pc, #64]	; (3768 <__aeabi_i2d+0x80>)
    3728:	051b      	lsls	r3, r3, #20
    372a:	4022      	ands	r2, r4
    372c:	4313      	orrs	r3, r2
    372e:	005b      	lsls	r3, r3, #1
    3730:	07ed      	lsls	r5, r5, #31
    3732:	085b      	lsrs	r3, r3, #1
    3734:	432b      	orrs	r3, r5
    3736:	0019      	movs	r1, r3
    3738:	bd70      	pop	{r4, r5, r6, pc}
    373a:	0021      	movs	r1, r4
    373c:	4091      	lsls	r1, r2
    373e:	000a      	movs	r2, r1
    3740:	210b      	movs	r1, #11
    3742:	1a08      	subs	r0, r1, r0
    3744:	40c4      	lsrs	r4, r0
    3746:	055b      	lsls	r3, r3, #21
    3748:	0324      	lsls	r4, r4, #12
    374a:	0b24      	lsrs	r4, r4, #12
    374c:	0d5b      	lsrs	r3, r3, #21
    374e:	e7e3      	b.n	3718 <__aeabi_i2d+0x30>
    3750:	2500      	movs	r5, #0
    3752:	2300      	movs	r3, #0
    3754:	2400      	movs	r4, #0
    3756:	2200      	movs	r2, #0
    3758:	e7de      	b.n	3718 <__aeabi_i2d+0x30>
    375a:	46c0      	nop			; (mov r8, r8)
    375c:	0000041e 	.word	0x0000041e
    3760:	00000433 	.word	0x00000433
    3764:	00000413 	.word	0x00000413
    3768:	800fffff 	.word	0x800fffff

0000376c <__aeabi_f2d>:
    376c:	0041      	lsls	r1, r0, #1
    376e:	0e09      	lsrs	r1, r1, #24
    3770:	1c4b      	adds	r3, r1, #1
    3772:	b570      	push	{r4, r5, r6, lr}
    3774:	b2db      	uxtb	r3, r3
    3776:	0246      	lsls	r6, r0, #9
    3778:	0a75      	lsrs	r5, r6, #9
    377a:	0fc4      	lsrs	r4, r0, #31
    377c:	2b01      	cmp	r3, #1
    377e:	dd14      	ble.n	37aa <__aeabi_f2d+0x3e>
    3780:	23e0      	movs	r3, #224	; 0xe0
    3782:	009b      	lsls	r3, r3, #2
    3784:	076d      	lsls	r5, r5, #29
    3786:	0b36      	lsrs	r6, r6, #12
    3788:	18cb      	adds	r3, r1, r3
    378a:	2100      	movs	r1, #0
    378c:	0d0a      	lsrs	r2, r1, #20
    378e:	0028      	movs	r0, r5
    3790:	0512      	lsls	r2, r2, #20
    3792:	4d1c      	ldr	r5, [pc, #112]	; (3804 <__aeabi_f2d+0x98>)
    3794:	4332      	orrs	r2, r6
    3796:	055b      	lsls	r3, r3, #21
    3798:	402a      	ands	r2, r5
    379a:	085b      	lsrs	r3, r3, #1
    379c:	4313      	orrs	r3, r2
    379e:	005b      	lsls	r3, r3, #1
    37a0:	07e4      	lsls	r4, r4, #31
    37a2:	085b      	lsrs	r3, r3, #1
    37a4:	4323      	orrs	r3, r4
    37a6:	0019      	movs	r1, r3
    37a8:	bd70      	pop	{r4, r5, r6, pc}
    37aa:	2900      	cmp	r1, #0
    37ac:	d114      	bne.n	37d8 <__aeabi_f2d+0x6c>
    37ae:	2d00      	cmp	r5, #0
    37b0:	d01e      	beq.n	37f0 <__aeabi_f2d+0x84>
    37b2:	0028      	movs	r0, r5
    37b4:	f000 f8f0 	bl	3998 <__clzsi2>
    37b8:	280a      	cmp	r0, #10
    37ba:	dc1c      	bgt.n	37f6 <__aeabi_f2d+0x8a>
    37bc:	230b      	movs	r3, #11
    37be:	002a      	movs	r2, r5
    37c0:	1a1b      	subs	r3, r3, r0
    37c2:	40da      	lsrs	r2, r3
    37c4:	0003      	movs	r3, r0
    37c6:	3315      	adds	r3, #21
    37c8:	409d      	lsls	r5, r3
    37ca:	4b0f      	ldr	r3, [pc, #60]	; (3808 <__aeabi_f2d+0x9c>)
    37cc:	0312      	lsls	r2, r2, #12
    37ce:	1a1b      	subs	r3, r3, r0
    37d0:	055b      	lsls	r3, r3, #21
    37d2:	0b16      	lsrs	r6, r2, #12
    37d4:	0d5b      	lsrs	r3, r3, #21
    37d6:	e7d8      	b.n	378a <__aeabi_f2d+0x1e>
    37d8:	2d00      	cmp	r5, #0
    37da:	d006      	beq.n	37ea <__aeabi_f2d+0x7e>
    37dc:	0b32      	lsrs	r2, r6, #12
    37de:	2680      	movs	r6, #128	; 0x80
    37e0:	0336      	lsls	r6, r6, #12
    37e2:	076d      	lsls	r5, r5, #29
    37e4:	4316      	orrs	r6, r2
    37e6:	4b09      	ldr	r3, [pc, #36]	; (380c <__aeabi_f2d+0xa0>)
    37e8:	e7cf      	b.n	378a <__aeabi_f2d+0x1e>
    37ea:	4b08      	ldr	r3, [pc, #32]	; (380c <__aeabi_f2d+0xa0>)
    37ec:	2600      	movs	r6, #0
    37ee:	e7cc      	b.n	378a <__aeabi_f2d+0x1e>
    37f0:	2300      	movs	r3, #0
    37f2:	2600      	movs	r6, #0
    37f4:	e7c9      	b.n	378a <__aeabi_f2d+0x1e>
    37f6:	0003      	movs	r3, r0
    37f8:	002a      	movs	r2, r5
    37fa:	3b0b      	subs	r3, #11
    37fc:	409a      	lsls	r2, r3
    37fe:	2500      	movs	r5, #0
    3800:	e7e3      	b.n	37ca <__aeabi_f2d+0x5e>
    3802:	46c0      	nop			; (mov r8, r8)
    3804:	800fffff 	.word	0x800fffff
    3808:	00000389 	.word	0x00000389
    380c:	000007ff 	.word	0x000007ff

00003810 <__aeabi_d2f>:
    3810:	b5f0      	push	{r4, r5, r6, r7, lr}
    3812:	004c      	lsls	r4, r1, #1
    3814:	0d64      	lsrs	r4, r4, #21
    3816:	030b      	lsls	r3, r1, #12
    3818:	1c62      	adds	r2, r4, #1
    381a:	0f45      	lsrs	r5, r0, #29
    381c:	0a5b      	lsrs	r3, r3, #9
    381e:	0552      	lsls	r2, r2, #21
    3820:	432b      	orrs	r3, r5
    3822:	0fc9      	lsrs	r1, r1, #31
    3824:	00c5      	lsls	r5, r0, #3
    3826:	0d52      	lsrs	r2, r2, #21
    3828:	2a01      	cmp	r2, #1
    382a:	dd28      	ble.n	387e <__aeabi_d2f+0x6e>
    382c:	4a3a      	ldr	r2, [pc, #232]	; (3918 <__aeabi_d2f+0x108>)
    382e:	18a6      	adds	r6, r4, r2
    3830:	2efe      	cmp	r6, #254	; 0xfe
    3832:	dc1b      	bgt.n	386c <__aeabi_d2f+0x5c>
    3834:	2e00      	cmp	r6, #0
    3836:	dd3e      	ble.n	38b6 <__aeabi_d2f+0xa6>
    3838:	0180      	lsls	r0, r0, #6
    383a:	0002      	movs	r2, r0
    383c:	1e50      	subs	r0, r2, #1
    383e:	4182      	sbcs	r2, r0
    3840:	0f6d      	lsrs	r5, r5, #29
    3842:	432a      	orrs	r2, r5
    3844:	00db      	lsls	r3, r3, #3
    3846:	4313      	orrs	r3, r2
    3848:	075a      	lsls	r2, r3, #29
    384a:	d004      	beq.n	3856 <__aeabi_d2f+0x46>
    384c:	220f      	movs	r2, #15
    384e:	401a      	ands	r2, r3
    3850:	2a04      	cmp	r2, #4
    3852:	d000      	beq.n	3856 <__aeabi_d2f+0x46>
    3854:	3304      	adds	r3, #4
    3856:	2280      	movs	r2, #128	; 0x80
    3858:	04d2      	lsls	r2, r2, #19
    385a:	401a      	ands	r2, r3
    385c:	d05a      	beq.n	3914 <__aeabi_d2f+0x104>
    385e:	3601      	adds	r6, #1
    3860:	2eff      	cmp	r6, #255	; 0xff
    3862:	d003      	beq.n	386c <__aeabi_d2f+0x5c>
    3864:	019b      	lsls	r3, r3, #6
    3866:	0a5b      	lsrs	r3, r3, #9
    3868:	b2f4      	uxtb	r4, r6
    386a:	e001      	b.n	3870 <__aeabi_d2f+0x60>
    386c:	24ff      	movs	r4, #255	; 0xff
    386e:	2300      	movs	r3, #0
    3870:	0258      	lsls	r0, r3, #9
    3872:	05e4      	lsls	r4, r4, #23
    3874:	0a40      	lsrs	r0, r0, #9
    3876:	07c9      	lsls	r1, r1, #31
    3878:	4320      	orrs	r0, r4
    387a:	4308      	orrs	r0, r1
    387c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    387e:	2c00      	cmp	r4, #0
    3880:	d007      	beq.n	3892 <__aeabi_d2f+0x82>
    3882:	431d      	orrs	r5, r3
    3884:	d0f2      	beq.n	386c <__aeabi_d2f+0x5c>
    3886:	2080      	movs	r0, #128	; 0x80
    3888:	00db      	lsls	r3, r3, #3
    388a:	0480      	lsls	r0, r0, #18
    388c:	4303      	orrs	r3, r0
    388e:	26ff      	movs	r6, #255	; 0xff
    3890:	e7da      	b.n	3848 <__aeabi_d2f+0x38>
    3892:	432b      	orrs	r3, r5
    3894:	d003      	beq.n	389e <__aeabi_d2f+0x8e>
    3896:	2305      	movs	r3, #5
    3898:	08db      	lsrs	r3, r3, #3
    389a:	2cff      	cmp	r4, #255	; 0xff
    389c:	d003      	beq.n	38a6 <__aeabi_d2f+0x96>
    389e:	025b      	lsls	r3, r3, #9
    38a0:	0a5b      	lsrs	r3, r3, #9
    38a2:	b2e4      	uxtb	r4, r4
    38a4:	e7e4      	b.n	3870 <__aeabi_d2f+0x60>
    38a6:	2b00      	cmp	r3, #0
    38a8:	d032      	beq.n	3910 <__aeabi_d2f+0x100>
    38aa:	2080      	movs	r0, #128	; 0x80
    38ac:	03c0      	lsls	r0, r0, #15
    38ae:	4303      	orrs	r3, r0
    38b0:	025b      	lsls	r3, r3, #9
    38b2:	0a5b      	lsrs	r3, r3, #9
    38b4:	e7dc      	b.n	3870 <__aeabi_d2f+0x60>
    38b6:	0032      	movs	r2, r6
    38b8:	3217      	adds	r2, #23
    38ba:	db14      	blt.n	38e6 <__aeabi_d2f+0xd6>
    38bc:	2280      	movs	r2, #128	; 0x80
    38be:	271e      	movs	r7, #30
    38c0:	0412      	lsls	r2, r2, #16
    38c2:	4313      	orrs	r3, r2
    38c4:	1bbf      	subs	r7, r7, r6
    38c6:	2f1f      	cmp	r7, #31
    38c8:	dc0f      	bgt.n	38ea <__aeabi_d2f+0xda>
    38ca:	4a14      	ldr	r2, [pc, #80]	; (391c <__aeabi_d2f+0x10c>)
    38cc:	4694      	mov	ip, r2
    38ce:	4464      	add	r4, ip
    38d0:	002a      	movs	r2, r5
    38d2:	40a5      	lsls	r5, r4
    38d4:	002e      	movs	r6, r5
    38d6:	40a3      	lsls	r3, r4
    38d8:	1e75      	subs	r5, r6, #1
    38da:	41ae      	sbcs	r6, r5
    38dc:	40fa      	lsrs	r2, r7
    38de:	4333      	orrs	r3, r6
    38e0:	4313      	orrs	r3, r2
    38e2:	2600      	movs	r6, #0
    38e4:	e7b0      	b.n	3848 <__aeabi_d2f+0x38>
    38e6:	2400      	movs	r4, #0
    38e8:	e7d5      	b.n	3896 <__aeabi_d2f+0x86>
    38ea:	2202      	movs	r2, #2
    38ec:	4252      	negs	r2, r2
    38ee:	1b96      	subs	r6, r2, r6
    38f0:	001a      	movs	r2, r3
    38f2:	40f2      	lsrs	r2, r6
    38f4:	2f20      	cmp	r7, #32
    38f6:	d009      	beq.n	390c <__aeabi_d2f+0xfc>
    38f8:	4809      	ldr	r0, [pc, #36]	; (3920 <__aeabi_d2f+0x110>)
    38fa:	4684      	mov	ip, r0
    38fc:	4464      	add	r4, ip
    38fe:	40a3      	lsls	r3, r4
    3900:	432b      	orrs	r3, r5
    3902:	1e5d      	subs	r5, r3, #1
    3904:	41ab      	sbcs	r3, r5
    3906:	2600      	movs	r6, #0
    3908:	4313      	orrs	r3, r2
    390a:	e79d      	b.n	3848 <__aeabi_d2f+0x38>
    390c:	2300      	movs	r3, #0
    390e:	e7f7      	b.n	3900 <__aeabi_d2f+0xf0>
    3910:	2300      	movs	r3, #0
    3912:	e7ad      	b.n	3870 <__aeabi_d2f+0x60>
    3914:	0034      	movs	r4, r6
    3916:	e7bf      	b.n	3898 <__aeabi_d2f+0x88>
    3918:	fffffc80 	.word	0xfffffc80
    391c:	fffffc82 	.word	0xfffffc82
    3920:	fffffca2 	.word	0xfffffca2

00003924 <__aeabi_cfrcmple>:
    3924:	4684      	mov	ip, r0
    3926:	1c08      	adds	r0, r1, #0
    3928:	4661      	mov	r1, ip
    392a:	e7ff      	b.n	392c <__aeabi_cfcmpeq>

0000392c <__aeabi_cfcmpeq>:
    392c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    392e:	f000 f8b7 	bl	3aa0 <__lesf2>
    3932:	2800      	cmp	r0, #0
    3934:	d401      	bmi.n	393a <__aeabi_cfcmpeq+0xe>
    3936:	2100      	movs	r1, #0
    3938:	42c8      	cmn	r0, r1
    393a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000393c <__aeabi_fcmpeq>:
    393c:	b510      	push	{r4, lr}
    393e:	f000 f849 	bl	39d4 <__eqsf2>
    3942:	4240      	negs	r0, r0
    3944:	3001      	adds	r0, #1
    3946:	bd10      	pop	{r4, pc}

00003948 <__aeabi_fcmplt>:
    3948:	b510      	push	{r4, lr}
    394a:	f000 f8a9 	bl	3aa0 <__lesf2>
    394e:	2800      	cmp	r0, #0
    3950:	db01      	blt.n	3956 <__aeabi_fcmplt+0xe>
    3952:	2000      	movs	r0, #0
    3954:	bd10      	pop	{r4, pc}
    3956:	2001      	movs	r0, #1
    3958:	bd10      	pop	{r4, pc}
    395a:	46c0      	nop			; (mov r8, r8)

0000395c <__aeabi_fcmple>:
    395c:	b510      	push	{r4, lr}
    395e:	f000 f89f 	bl	3aa0 <__lesf2>
    3962:	2800      	cmp	r0, #0
    3964:	dd01      	ble.n	396a <__aeabi_fcmple+0xe>
    3966:	2000      	movs	r0, #0
    3968:	bd10      	pop	{r4, pc}
    396a:	2001      	movs	r0, #1
    396c:	bd10      	pop	{r4, pc}
    396e:	46c0      	nop			; (mov r8, r8)

00003970 <__aeabi_fcmpgt>:
    3970:	b510      	push	{r4, lr}
    3972:	f000 f855 	bl	3a20 <__gesf2>
    3976:	2800      	cmp	r0, #0
    3978:	dc01      	bgt.n	397e <__aeabi_fcmpgt+0xe>
    397a:	2000      	movs	r0, #0
    397c:	bd10      	pop	{r4, pc}
    397e:	2001      	movs	r0, #1
    3980:	bd10      	pop	{r4, pc}
    3982:	46c0      	nop			; (mov r8, r8)

00003984 <__aeabi_fcmpge>:
    3984:	b510      	push	{r4, lr}
    3986:	f000 f84b 	bl	3a20 <__gesf2>
    398a:	2800      	cmp	r0, #0
    398c:	da01      	bge.n	3992 <__aeabi_fcmpge+0xe>
    398e:	2000      	movs	r0, #0
    3990:	bd10      	pop	{r4, pc}
    3992:	2001      	movs	r0, #1
    3994:	bd10      	pop	{r4, pc}
    3996:	46c0      	nop			; (mov r8, r8)

00003998 <__clzsi2>:
    3998:	211c      	movs	r1, #28
    399a:	2301      	movs	r3, #1
    399c:	041b      	lsls	r3, r3, #16
    399e:	4298      	cmp	r0, r3
    39a0:	d301      	bcc.n	39a6 <__clzsi2+0xe>
    39a2:	0c00      	lsrs	r0, r0, #16
    39a4:	3910      	subs	r1, #16
    39a6:	0a1b      	lsrs	r3, r3, #8
    39a8:	4298      	cmp	r0, r3
    39aa:	d301      	bcc.n	39b0 <__clzsi2+0x18>
    39ac:	0a00      	lsrs	r0, r0, #8
    39ae:	3908      	subs	r1, #8
    39b0:	091b      	lsrs	r3, r3, #4
    39b2:	4298      	cmp	r0, r3
    39b4:	d301      	bcc.n	39ba <__clzsi2+0x22>
    39b6:	0900      	lsrs	r0, r0, #4
    39b8:	3904      	subs	r1, #4
    39ba:	a202      	add	r2, pc, #8	; (adr r2, 39c4 <__clzsi2+0x2c>)
    39bc:	5c10      	ldrb	r0, [r2, r0]
    39be:	1840      	adds	r0, r0, r1
    39c0:	4770      	bx	lr
    39c2:	46c0      	nop			; (mov r8, r8)
    39c4:	02020304 	.word	0x02020304
    39c8:	01010101 	.word	0x01010101
	...

000039d4 <__eqsf2>:
    39d4:	b570      	push	{r4, r5, r6, lr}
    39d6:	0042      	lsls	r2, r0, #1
    39d8:	0245      	lsls	r5, r0, #9
    39da:	024e      	lsls	r6, r1, #9
    39dc:	004c      	lsls	r4, r1, #1
    39de:	0fc3      	lsrs	r3, r0, #31
    39e0:	0a6d      	lsrs	r5, r5, #9
    39e2:	0e12      	lsrs	r2, r2, #24
    39e4:	0a76      	lsrs	r6, r6, #9
    39e6:	0e24      	lsrs	r4, r4, #24
    39e8:	0fc9      	lsrs	r1, r1, #31
    39ea:	2001      	movs	r0, #1
    39ec:	2aff      	cmp	r2, #255	; 0xff
    39ee:	d006      	beq.n	39fe <__eqsf2+0x2a>
    39f0:	2cff      	cmp	r4, #255	; 0xff
    39f2:	d003      	beq.n	39fc <__eqsf2+0x28>
    39f4:	42a2      	cmp	r2, r4
    39f6:	d101      	bne.n	39fc <__eqsf2+0x28>
    39f8:	42b5      	cmp	r5, r6
    39fa:	d006      	beq.n	3a0a <__eqsf2+0x36>
    39fc:	bd70      	pop	{r4, r5, r6, pc}
    39fe:	2d00      	cmp	r5, #0
    3a00:	d1fc      	bne.n	39fc <__eqsf2+0x28>
    3a02:	2cff      	cmp	r4, #255	; 0xff
    3a04:	d1fa      	bne.n	39fc <__eqsf2+0x28>
    3a06:	2e00      	cmp	r6, #0
    3a08:	d1f8      	bne.n	39fc <__eqsf2+0x28>
    3a0a:	428b      	cmp	r3, r1
    3a0c:	d006      	beq.n	3a1c <__eqsf2+0x48>
    3a0e:	2001      	movs	r0, #1
    3a10:	2a00      	cmp	r2, #0
    3a12:	d1f3      	bne.n	39fc <__eqsf2+0x28>
    3a14:	0028      	movs	r0, r5
    3a16:	1e45      	subs	r5, r0, #1
    3a18:	41a8      	sbcs	r0, r5
    3a1a:	e7ef      	b.n	39fc <__eqsf2+0x28>
    3a1c:	2000      	movs	r0, #0
    3a1e:	e7ed      	b.n	39fc <__eqsf2+0x28>

00003a20 <__gesf2>:
    3a20:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a22:	0042      	lsls	r2, r0, #1
    3a24:	0245      	lsls	r5, r0, #9
    3a26:	024c      	lsls	r4, r1, #9
    3a28:	0fc3      	lsrs	r3, r0, #31
    3a2a:	0048      	lsls	r0, r1, #1
    3a2c:	0a6d      	lsrs	r5, r5, #9
    3a2e:	0e12      	lsrs	r2, r2, #24
    3a30:	0a64      	lsrs	r4, r4, #9
    3a32:	0e00      	lsrs	r0, r0, #24
    3a34:	0fc9      	lsrs	r1, r1, #31
    3a36:	2aff      	cmp	r2, #255	; 0xff
    3a38:	d01e      	beq.n	3a78 <__gesf2+0x58>
    3a3a:	28ff      	cmp	r0, #255	; 0xff
    3a3c:	d021      	beq.n	3a82 <__gesf2+0x62>
    3a3e:	2a00      	cmp	r2, #0
    3a40:	d10a      	bne.n	3a58 <__gesf2+0x38>
    3a42:	426e      	negs	r6, r5
    3a44:	416e      	adcs	r6, r5
    3a46:	b2f6      	uxtb	r6, r6
    3a48:	2800      	cmp	r0, #0
    3a4a:	d10f      	bne.n	3a6c <__gesf2+0x4c>
    3a4c:	2c00      	cmp	r4, #0
    3a4e:	d10d      	bne.n	3a6c <__gesf2+0x4c>
    3a50:	2000      	movs	r0, #0
    3a52:	2d00      	cmp	r5, #0
    3a54:	d009      	beq.n	3a6a <__gesf2+0x4a>
    3a56:	e005      	b.n	3a64 <__gesf2+0x44>
    3a58:	2800      	cmp	r0, #0
    3a5a:	d101      	bne.n	3a60 <__gesf2+0x40>
    3a5c:	2c00      	cmp	r4, #0
    3a5e:	d001      	beq.n	3a64 <__gesf2+0x44>
    3a60:	428b      	cmp	r3, r1
    3a62:	d011      	beq.n	3a88 <__gesf2+0x68>
    3a64:	2101      	movs	r1, #1
    3a66:	4258      	negs	r0, r3
    3a68:	4308      	orrs	r0, r1
    3a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a6c:	2e00      	cmp	r6, #0
    3a6e:	d0f7      	beq.n	3a60 <__gesf2+0x40>
    3a70:	2001      	movs	r0, #1
    3a72:	3901      	subs	r1, #1
    3a74:	4308      	orrs	r0, r1
    3a76:	e7f8      	b.n	3a6a <__gesf2+0x4a>
    3a78:	2d00      	cmp	r5, #0
    3a7a:	d0de      	beq.n	3a3a <__gesf2+0x1a>
    3a7c:	2002      	movs	r0, #2
    3a7e:	4240      	negs	r0, r0
    3a80:	e7f3      	b.n	3a6a <__gesf2+0x4a>
    3a82:	2c00      	cmp	r4, #0
    3a84:	d0db      	beq.n	3a3e <__gesf2+0x1e>
    3a86:	e7f9      	b.n	3a7c <__gesf2+0x5c>
    3a88:	4282      	cmp	r2, r0
    3a8a:	dceb      	bgt.n	3a64 <__gesf2+0x44>
    3a8c:	db04      	blt.n	3a98 <__gesf2+0x78>
    3a8e:	42a5      	cmp	r5, r4
    3a90:	d8e8      	bhi.n	3a64 <__gesf2+0x44>
    3a92:	2000      	movs	r0, #0
    3a94:	42a5      	cmp	r5, r4
    3a96:	d2e8      	bcs.n	3a6a <__gesf2+0x4a>
    3a98:	2101      	movs	r1, #1
    3a9a:	1e58      	subs	r0, r3, #1
    3a9c:	4308      	orrs	r0, r1
    3a9e:	e7e4      	b.n	3a6a <__gesf2+0x4a>

00003aa0 <__lesf2>:
    3aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3aa2:	0042      	lsls	r2, r0, #1
    3aa4:	024d      	lsls	r5, r1, #9
    3aa6:	004c      	lsls	r4, r1, #1
    3aa8:	0246      	lsls	r6, r0, #9
    3aaa:	0a76      	lsrs	r6, r6, #9
    3aac:	0e12      	lsrs	r2, r2, #24
    3aae:	0fc3      	lsrs	r3, r0, #31
    3ab0:	0a6d      	lsrs	r5, r5, #9
    3ab2:	0e24      	lsrs	r4, r4, #24
    3ab4:	0fc9      	lsrs	r1, r1, #31
    3ab6:	2aff      	cmp	r2, #255	; 0xff
    3ab8:	d016      	beq.n	3ae8 <__lesf2+0x48>
    3aba:	2cff      	cmp	r4, #255	; 0xff
    3abc:	d018      	beq.n	3af0 <__lesf2+0x50>
    3abe:	2a00      	cmp	r2, #0
    3ac0:	d10a      	bne.n	3ad8 <__lesf2+0x38>
    3ac2:	4270      	negs	r0, r6
    3ac4:	4170      	adcs	r0, r6
    3ac6:	b2c0      	uxtb	r0, r0
    3ac8:	2c00      	cmp	r4, #0
    3aca:	d015      	beq.n	3af8 <__lesf2+0x58>
    3acc:	2800      	cmp	r0, #0
    3ace:	d005      	beq.n	3adc <__lesf2+0x3c>
    3ad0:	2001      	movs	r0, #1
    3ad2:	3901      	subs	r1, #1
    3ad4:	4308      	orrs	r0, r1
    3ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ad8:	2c00      	cmp	r4, #0
    3ada:	d013      	beq.n	3b04 <__lesf2+0x64>
    3adc:	4299      	cmp	r1, r3
    3ade:	d014      	beq.n	3b0a <__lesf2+0x6a>
    3ae0:	2001      	movs	r0, #1
    3ae2:	425b      	negs	r3, r3
    3ae4:	4318      	orrs	r0, r3
    3ae6:	e7f6      	b.n	3ad6 <__lesf2+0x36>
    3ae8:	2002      	movs	r0, #2
    3aea:	2e00      	cmp	r6, #0
    3aec:	d1f3      	bne.n	3ad6 <__lesf2+0x36>
    3aee:	e7e4      	b.n	3aba <__lesf2+0x1a>
    3af0:	2002      	movs	r0, #2
    3af2:	2d00      	cmp	r5, #0
    3af4:	d1ef      	bne.n	3ad6 <__lesf2+0x36>
    3af6:	e7e2      	b.n	3abe <__lesf2+0x1e>
    3af8:	2d00      	cmp	r5, #0
    3afa:	d1e7      	bne.n	3acc <__lesf2+0x2c>
    3afc:	2000      	movs	r0, #0
    3afe:	2e00      	cmp	r6, #0
    3b00:	d0e9      	beq.n	3ad6 <__lesf2+0x36>
    3b02:	e7ed      	b.n	3ae0 <__lesf2+0x40>
    3b04:	2d00      	cmp	r5, #0
    3b06:	d1e9      	bne.n	3adc <__lesf2+0x3c>
    3b08:	e7ea      	b.n	3ae0 <__lesf2+0x40>
    3b0a:	42a2      	cmp	r2, r4
    3b0c:	dc06      	bgt.n	3b1c <__lesf2+0x7c>
    3b0e:	dbdf      	blt.n	3ad0 <__lesf2+0x30>
    3b10:	42ae      	cmp	r6, r5
    3b12:	d803      	bhi.n	3b1c <__lesf2+0x7c>
    3b14:	2000      	movs	r0, #0
    3b16:	42ae      	cmp	r6, r5
    3b18:	d3da      	bcc.n	3ad0 <__lesf2+0x30>
    3b1a:	e7dc      	b.n	3ad6 <__lesf2+0x36>
    3b1c:	2001      	movs	r0, #1
    3b1e:	4249      	negs	r1, r1
    3b20:	4308      	orrs	r0, r1
    3b22:	e7d8      	b.n	3ad6 <__lesf2+0x36>

00003b24 <__libc_init_array>:
    3b24:	b570      	push	{r4, r5, r6, lr}
    3b26:	2600      	movs	r6, #0
    3b28:	4d0c      	ldr	r5, [pc, #48]	; (3b5c <__libc_init_array+0x38>)
    3b2a:	4c0d      	ldr	r4, [pc, #52]	; (3b60 <__libc_init_array+0x3c>)
    3b2c:	1b64      	subs	r4, r4, r5
    3b2e:	10a4      	asrs	r4, r4, #2
    3b30:	42a6      	cmp	r6, r4
    3b32:	d109      	bne.n	3b48 <__libc_init_array+0x24>
    3b34:	2600      	movs	r6, #0
    3b36:	f001 fb3d 	bl	51b4 <_init>
    3b3a:	4d0a      	ldr	r5, [pc, #40]	; (3b64 <__libc_init_array+0x40>)
    3b3c:	4c0a      	ldr	r4, [pc, #40]	; (3b68 <__libc_init_array+0x44>)
    3b3e:	1b64      	subs	r4, r4, r5
    3b40:	10a4      	asrs	r4, r4, #2
    3b42:	42a6      	cmp	r6, r4
    3b44:	d105      	bne.n	3b52 <__libc_init_array+0x2e>
    3b46:	bd70      	pop	{r4, r5, r6, pc}
    3b48:	00b3      	lsls	r3, r6, #2
    3b4a:	58eb      	ldr	r3, [r5, r3]
    3b4c:	4798      	blx	r3
    3b4e:	3601      	adds	r6, #1
    3b50:	e7ee      	b.n	3b30 <__libc_init_array+0xc>
    3b52:	00b3      	lsls	r3, r6, #2
    3b54:	58eb      	ldr	r3, [r5, r3]
    3b56:	4798      	blx	r3
    3b58:	3601      	adds	r6, #1
    3b5a:	e7f2      	b.n	3b42 <__libc_init_array+0x1e>
    3b5c:	000051c0 	.word	0x000051c0
    3b60:	000051c0 	.word	0x000051c0
    3b64:	000051c0 	.word	0x000051c0
    3b68:	000051c4 	.word	0x000051c4

00003b6c <memset>:
    3b6c:	0003      	movs	r3, r0
    3b6e:	1882      	adds	r2, r0, r2
    3b70:	4293      	cmp	r3, r2
    3b72:	d100      	bne.n	3b76 <memset+0xa>
    3b74:	4770      	bx	lr
    3b76:	7019      	strb	r1, [r3, #0]
    3b78:	3301      	adds	r3, #1
    3b7a:	e7f9      	b.n	3b70 <memset+0x4>

00003b7c <iprintf>:
    3b7c:	b40f      	push	{r0, r1, r2, r3}
    3b7e:	4b0b      	ldr	r3, [pc, #44]	; (3bac <iprintf+0x30>)
    3b80:	b513      	push	{r0, r1, r4, lr}
    3b82:	681c      	ldr	r4, [r3, #0]
    3b84:	2c00      	cmp	r4, #0
    3b86:	d005      	beq.n	3b94 <iprintf+0x18>
    3b88:	69a3      	ldr	r3, [r4, #24]
    3b8a:	2b00      	cmp	r3, #0
    3b8c:	d102      	bne.n	3b94 <iprintf+0x18>
    3b8e:	0020      	movs	r0, r4
    3b90:	f000 faaa 	bl	40e8 <__sinit>
    3b94:	ab05      	add	r3, sp, #20
    3b96:	9a04      	ldr	r2, [sp, #16]
    3b98:	68a1      	ldr	r1, [r4, #8]
    3b9a:	0020      	movs	r0, r4
    3b9c:	9301      	str	r3, [sp, #4]
    3b9e:	f000 fde5 	bl	476c <_vfiprintf_r>
    3ba2:	bc16      	pop	{r1, r2, r4}
    3ba4:	bc08      	pop	{r3}
    3ba6:	b004      	add	sp, #16
    3ba8:	4718      	bx	r3
    3baa:	46c0      	nop			; (mov r8, r8)
    3bac:	20000000 	.word	0x20000000

00003bb0 <setbuf>:
    3bb0:	424a      	negs	r2, r1
    3bb2:	414a      	adcs	r2, r1
    3bb4:	2380      	movs	r3, #128	; 0x80
    3bb6:	b510      	push	{r4, lr}
    3bb8:	0052      	lsls	r2, r2, #1
    3bba:	00db      	lsls	r3, r3, #3
    3bbc:	f000 f802 	bl	3bc4 <setvbuf>
    3bc0:	bd10      	pop	{r4, pc}
	...

00003bc4 <setvbuf>:
    3bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bc6:	001d      	movs	r5, r3
    3bc8:	4b4f      	ldr	r3, [pc, #316]	; (3d08 <setvbuf+0x144>)
    3bca:	b085      	sub	sp, #20
    3bcc:	681e      	ldr	r6, [r3, #0]
    3bce:	0004      	movs	r4, r0
    3bd0:	000f      	movs	r7, r1
    3bd2:	9200      	str	r2, [sp, #0]
    3bd4:	2e00      	cmp	r6, #0
    3bd6:	d005      	beq.n	3be4 <setvbuf+0x20>
    3bd8:	69b3      	ldr	r3, [r6, #24]
    3bda:	2b00      	cmp	r3, #0
    3bdc:	d102      	bne.n	3be4 <setvbuf+0x20>
    3bde:	0030      	movs	r0, r6
    3be0:	f000 fa82 	bl	40e8 <__sinit>
    3be4:	4b49      	ldr	r3, [pc, #292]	; (3d0c <setvbuf+0x148>)
    3be6:	429c      	cmp	r4, r3
    3be8:	d150      	bne.n	3c8c <setvbuf+0xc8>
    3bea:	6874      	ldr	r4, [r6, #4]
    3bec:	9b00      	ldr	r3, [sp, #0]
    3bee:	2b02      	cmp	r3, #2
    3bf0:	d005      	beq.n	3bfe <setvbuf+0x3a>
    3bf2:	2b01      	cmp	r3, #1
    3bf4:	d900      	bls.n	3bf8 <setvbuf+0x34>
    3bf6:	e084      	b.n	3d02 <setvbuf+0x13e>
    3bf8:	2d00      	cmp	r5, #0
    3bfa:	da00      	bge.n	3bfe <setvbuf+0x3a>
    3bfc:	e081      	b.n	3d02 <setvbuf+0x13e>
    3bfe:	0021      	movs	r1, r4
    3c00:	0030      	movs	r0, r6
    3c02:	f000 fa03 	bl	400c <_fflush_r>
    3c06:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3c08:	2900      	cmp	r1, #0
    3c0a:	d008      	beq.n	3c1e <setvbuf+0x5a>
    3c0c:	0023      	movs	r3, r4
    3c0e:	3344      	adds	r3, #68	; 0x44
    3c10:	4299      	cmp	r1, r3
    3c12:	d002      	beq.n	3c1a <setvbuf+0x56>
    3c14:	0030      	movs	r0, r6
    3c16:	f000 fb73 	bl	4300 <_free_r>
    3c1a:	2300      	movs	r3, #0
    3c1c:	6363      	str	r3, [r4, #52]	; 0x34
    3c1e:	2300      	movs	r3, #0
    3c20:	61a3      	str	r3, [r4, #24]
    3c22:	6063      	str	r3, [r4, #4]
    3c24:	89a3      	ldrh	r3, [r4, #12]
    3c26:	061b      	lsls	r3, r3, #24
    3c28:	d503      	bpl.n	3c32 <setvbuf+0x6e>
    3c2a:	6921      	ldr	r1, [r4, #16]
    3c2c:	0030      	movs	r0, r6
    3c2e:	f000 fb67 	bl	4300 <_free_r>
    3c32:	89a3      	ldrh	r3, [r4, #12]
    3c34:	4a36      	ldr	r2, [pc, #216]	; (3d10 <setvbuf+0x14c>)
    3c36:	4013      	ands	r3, r2
    3c38:	81a3      	strh	r3, [r4, #12]
    3c3a:	9b00      	ldr	r3, [sp, #0]
    3c3c:	2b02      	cmp	r3, #2
    3c3e:	d05a      	beq.n	3cf6 <setvbuf+0x132>
    3c40:	ab03      	add	r3, sp, #12
    3c42:	aa02      	add	r2, sp, #8
    3c44:	0021      	movs	r1, r4
    3c46:	0030      	movs	r0, r6
    3c48:	f000 fae4 	bl	4214 <__swhatbuf_r>
    3c4c:	89a3      	ldrh	r3, [r4, #12]
    3c4e:	4318      	orrs	r0, r3
    3c50:	81a0      	strh	r0, [r4, #12]
    3c52:	2d00      	cmp	r5, #0
    3c54:	d124      	bne.n	3ca0 <setvbuf+0xdc>
    3c56:	9d02      	ldr	r5, [sp, #8]
    3c58:	0028      	movs	r0, r5
    3c5a:	f000 fb47 	bl	42ec <malloc>
    3c5e:	9501      	str	r5, [sp, #4]
    3c60:	1e07      	subs	r7, r0, #0
    3c62:	d142      	bne.n	3cea <setvbuf+0x126>
    3c64:	9b02      	ldr	r3, [sp, #8]
    3c66:	9301      	str	r3, [sp, #4]
    3c68:	42ab      	cmp	r3, r5
    3c6a:	d139      	bne.n	3ce0 <setvbuf+0x11c>
    3c6c:	2001      	movs	r0, #1
    3c6e:	4240      	negs	r0, r0
    3c70:	2302      	movs	r3, #2
    3c72:	89a2      	ldrh	r2, [r4, #12]
    3c74:	4313      	orrs	r3, r2
    3c76:	81a3      	strh	r3, [r4, #12]
    3c78:	2300      	movs	r3, #0
    3c7a:	60a3      	str	r3, [r4, #8]
    3c7c:	0023      	movs	r3, r4
    3c7e:	3347      	adds	r3, #71	; 0x47
    3c80:	6023      	str	r3, [r4, #0]
    3c82:	6123      	str	r3, [r4, #16]
    3c84:	2301      	movs	r3, #1
    3c86:	6163      	str	r3, [r4, #20]
    3c88:	b005      	add	sp, #20
    3c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c8c:	4b21      	ldr	r3, [pc, #132]	; (3d14 <setvbuf+0x150>)
    3c8e:	429c      	cmp	r4, r3
    3c90:	d101      	bne.n	3c96 <setvbuf+0xd2>
    3c92:	68b4      	ldr	r4, [r6, #8]
    3c94:	e7aa      	b.n	3bec <setvbuf+0x28>
    3c96:	4b20      	ldr	r3, [pc, #128]	; (3d18 <setvbuf+0x154>)
    3c98:	429c      	cmp	r4, r3
    3c9a:	d1a7      	bne.n	3bec <setvbuf+0x28>
    3c9c:	68f4      	ldr	r4, [r6, #12]
    3c9e:	e7a5      	b.n	3bec <setvbuf+0x28>
    3ca0:	2f00      	cmp	r7, #0
    3ca2:	d0d9      	beq.n	3c58 <setvbuf+0x94>
    3ca4:	69b3      	ldr	r3, [r6, #24]
    3ca6:	2b00      	cmp	r3, #0
    3ca8:	d102      	bne.n	3cb0 <setvbuf+0xec>
    3caa:	0030      	movs	r0, r6
    3cac:	f000 fa1c 	bl	40e8 <__sinit>
    3cb0:	9b00      	ldr	r3, [sp, #0]
    3cb2:	2b01      	cmp	r3, #1
    3cb4:	d103      	bne.n	3cbe <setvbuf+0xfa>
    3cb6:	89a3      	ldrh	r3, [r4, #12]
    3cb8:	9a00      	ldr	r2, [sp, #0]
    3cba:	431a      	orrs	r2, r3
    3cbc:	81a2      	strh	r2, [r4, #12]
    3cbe:	2008      	movs	r0, #8
    3cc0:	89a3      	ldrh	r3, [r4, #12]
    3cc2:	6027      	str	r7, [r4, #0]
    3cc4:	6127      	str	r7, [r4, #16]
    3cc6:	6165      	str	r5, [r4, #20]
    3cc8:	4018      	ands	r0, r3
    3cca:	d018      	beq.n	3cfe <setvbuf+0x13a>
    3ccc:	2001      	movs	r0, #1
    3cce:	4018      	ands	r0, r3
    3cd0:	2300      	movs	r3, #0
    3cd2:	4298      	cmp	r0, r3
    3cd4:	d011      	beq.n	3cfa <setvbuf+0x136>
    3cd6:	426d      	negs	r5, r5
    3cd8:	60a3      	str	r3, [r4, #8]
    3cda:	61a5      	str	r5, [r4, #24]
    3cdc:	0018      	movs	r0, r3
    3cde:	e7d3      	b.n	3c88 <setvbuf+0xc4>
    3ce0:	9801      	ldr	r0, [sp, #4]
    3ce2:	f000 fb03 	bl	42ec <malloc>
    3ce6:	1e07      	subs	r7, r0, #0
    3ce8:	d0c0      	beq.n	3c6c <setvbuf+0xa8>
    3cea:	2380      	movs	r3, #128	; 0x80
    3cec:	89a2      	ldrh	r2, [r4, #12]
    3cee:	9d01      	ldr	r5, [sp, #4]
    3cf0:	4313      	orrs	r3, r2
    3cf2:	81a3      	strh	r3, [r4, #12]
    3cf4:	e7d6      	b.n	3ca4 <setvbuf+0xe0>
    3cf6:	2000      	movs	r0, #0
    3cf8:	e7ba      	b.n	3c70 <setvbuf+0xac>
    3cfa:	60a5      	str	r5, [r4, #8]
    3cfc:	e7c4      	b.n	3c88 <setvbuf+0xc4>
    3cfe:	60a0      	str	r0, [r4, #8]
    3d00:	e7c2      	b.n	3c88 <setvbuf+0xc4>
    3d02:	2001      	movs	r0, #1
    3d04:	4240      	negs	r0, r0
    3d06:	e7bf      	b.n	3c88 <setvbuf+0xc4>
    3d08:	20000000 	.word	0x20000000
    3d0c:	00005140 	.word	0x00005140
    3d10:	fffff35c 	.word	0xfffff35c
    3d14:	00005160 	.word	0x00005160
    3d18:	00005120 	.word	0x00005120

00003d1c <siprintf>:
    3d1c:	b40e      	push	{r1, r2, r3}
    3d1e:	b510      	push	{r4, lr}
    3d20:	b09d      	sub	sp, #116	; 0x74
    3d22:	a902      	add	r1, sp, #8
    3d24:	9002      	str	r0, [sp, #8]
    3d26:	6108      	str	r0, [r1, #16]
    3d28:	480b      	ldr	r0, [pc, #44]	; (3d58 <siprintf+0x3c>)
    3d2a:	2482      	movs	r4, #130	; 0x82
    3d2c:	6088      	str	r0, [r1, #8]
    3d2e:	6148      	str	r0, [r1, #20]
    3d30:	2001      	movs	r0, #1
    3d32:	4240      	negs	r0, r0
    3d34:	ab1f      	add	r3, sp, #124	; 0x7c
    3d36:	81c8      	strh	r0, [r1, #14]
    3d38:	4808      	ldr	r0, [pc, #32]	; (3d5c <siprintf+0x40>)
    3d3a:	cb04      	ldmia	r3!, {r2}
    3d3c:	00a4      	lsls	r4, r4, #2
    3d3e:	6800      	ldr	r0, [r0, #0]
    3d40:	9301      	str	r3, [sp, #4]
    3d42:	818c      	strh	r4, [r1, #12]
    3d44:	f000 fbe6 	bl	4514 <_svfiprintf_r>
    3d48:	2300      	movs	r3, #0
    3d4a:	9a02      	ldr	r2, [sp, #8]
    3d4c:	7013      	strb	r3, [r2, #0]
    3d4e:	b01d      	add	sp, #116	; 0x74
    3d50:	bc10      	pop	{r4}
    3d52:	bc08      	pop	{r3}
    3d54:	b003      	add	sp, #12
    3d56:	4718      	bx	r3
    3d58:	7fffffff 	.word	0x7fffffff
    3d5c:	20000000 	.word	0x20000000

00003d60 <__swbuf_r>:
    3d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3d62:	0005      	movs	r5, r0
    3d64:	000e      	movs	r6, r1
    3d66:	0014      	movs	r4, r2
    3d68:	2800      	cmp	r0, #0
    3d6a:	d004      	beq.n	3d76 <__swbuf_r+0x16>
    3d6c:	6983      	ldr	r3, [r0, #24]
    3d6e:	2b00      	cmp	r3, #0
    3d70:	d101      	bne.n	3d76 <__swbuf_r+0x16>
    3d72:	f000 f9b9 	bl	40e8 <__sinit>
    3d76:	4b22      	ldr	r3, [pc, #136]	; (3e00 <__swbuf_r+0xa0>)
    3d78:	429c      	cmp	r4, r3
    3d7a:	d12d      	bne.n	3dd8 <__swbuf_r+0x78>
    3d7c:	686c      	ldr	r4, [r5, #4]
    3d7e:	69a3      	ldr	r3, [r4, #24]
    3d80:	60a3      	str	r3, [r4, #8]
    3d82:	89a3      	ldrh	r3, [r4, #12]
    3d84:	071b      	lsls	r3, r3, #28
    3d86:	d531      	bpl.n	3dec <__swbuf_r+0x8c>
    3d88:	6923      	ldr	r3, [r4, #16]
    3d8a:	2b00      	cmp	r3, #0
    3d8c:	d02e      	beq.n	3dec <__swbuf_r+0x8c>
    3d8e:	6823      	ldr	r3, [r4, #0]
    3d90:	6922      	ldr	r2, [r4, #16]
    3d92:	b2f7      	uxtb	r7, r6
    3d94:	1a98      	subs	r0, r3, r2
    3d96:	6963      	ldr	r3, [r4, #20]
    3d98:	b2f6      	uxtb	r6, r6
    3d9a:	4298      	cmp	r0, r3
    3d9c:	db05      	blt.n	3daa <__swbuf_r+0x4a>
    3d9e:	0021      	movs	r1, r4
    3da0:	0028      	movs	r0, r5
    3da2:	f000 f933 	bl	400c <_fflush_r>
    3da6:	2800      	cmp	r0, #0
    3da8:	d126      	bne.n	3df8 <__swbuf_r+0x98>
    3daa:	68a3      	ldr	r3, [r4, #8]
    3dac:	3001      	adds	r0, #1
    3dae:	3b01      	subs	r3, #1
    3db0:	60a3      	str	r3, [r4, #8]
    3db2:	6823      	ldr	r3, [r4, #0]
    3db4:	1c5a      	adds	r2, r3, #1
    3db6:	6022      	str	r2, [r4, #0]
    3db8:	701f      	strb	r7, [r3, #0]
    3dba:	6963      	ldr	r3, [r4, #20]
    3dbc:	4298      	cmp	r0, r3
    3dbe:	d004      	beq.n	3dca <__swbuf_r+0x6a>
    3dc0:	89a3      	ldrh	r3, [r4, #12]
    3dc2:	07db      	lsls	r3, r3, #31
    3dc4:	d51a      	bpl.n	3dfc <__swbuf_r+0x9c>
    3dc6:	2e0a      	cmp	r6, #10
    3dc8:	d118      	bne.n	3dfc <__swbuf_r+0x9c>
    3dca:	0021      	movs	r1, r4
    3dcc:	0028      	movs	r0, r5
    3dce:	f000 f91d 	bl	400c <_fflush_r>
    3dd2:	2800      	cmp	r0, #0
    3dd4:	d012      	beq.n	3dfc <__swbuf_r+0x9c>
    3dd6:	e00f      	b.n	3df8 <__swbuf_r+0x98>
    3dd8:	4b0a      	ldr	r3, [pc, #40]	; (3e04 <__swbuf_r+0xa4>)
    3dda:	429c      	cmp	r4, r3
    3ddc:	d101      	bne.n	3de2 <__swbuf_r+0x82>
    3dde:	68ac      	ldr	r4, [r5, #8]
    3de0:	e7cd      	b.n	3d7e <__swbuf_r+0x1e>
    3de2:	4b09      	ldr	r3, [pc, #36]	; (3e08 <__swbuf_r+0xa8>)
    3de4:	429c      	cmp	r4, r3
    3de6:	d1ca      	bne.n	3d7e <__swbuf_r+0x1e>
    3de8:	68ec      	ldr	r4, [r5, #12]
    3dea:	e7c8      	b.n	3d7e <__swbuf_r+0x1e>
    3dec:	0021      	movs	r1, r4
    3dee:	0028      	movs	r0, r5
    3df0:	f000 f80c 	bl	3e0c <__swsetup_r>
    3df4:	2800      	cmp	r0, #0
    3df6:	d0ca      	beq.n	3d8e <__swbuf_r+0x2e>
    3df8:	2601      	movs	r6, #1
    3dfa:	4276      	negs	r6, r6
    3dfc:	0030      	movs	r0, r6
    3dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3e00:	00005140 	.word	0x00005140
    3e04:	00005160 	.word	0x00005160
    3e08:	00005120 	.word	0x00005120

00003e0c <__swsetup_r>:
    3e0c:	4b36      	ldr	r3, [pc, #216]	; (3ee8 <__swsetup_r+0xdc>)
    3e0e:	b570      	push	{r4, r5, r6, lr}
    3e10:	681d      	ldr	r5, [r3, #0]
    3e12:	0006      	movs	r6, r0
    3e14:	000c      	movs	r4, r1
    3e16:	2d00      	cmp	r5, #0
    3e18:	d005      	beq.n	3e26 <__swsetup_r+0x1a>
    3e1a:	69ab      	ldr	r3, [r5, #24]
    3e1c:	2b00      	cmp	r3, #0
    3e1e:	d102      	bne.n	3e26 <__swsetup_r+0x1a>
    3e20:	0028      	movs	r0, r5
    3e22:	f000 f961 	bl	40e8 <__sinit>
    3e26:	4b31      	ldr	r3, [pc, #196]	; (3eec <__swsetup_r+0xe0>)
    3e28:	429c      	cmp	r4, r3
    3e2a:	d10f      	bne.n	3e4c <__swsetup_r+0x40>
    3e2c:	686c      	ldr	r4, [r5, #4]
    3e2e:	230c      	movs	r3, #12
    3e30:	5ee2      	ldrsh	r2, [r4, r3]
    3e32:	b293      	uxth	r3, r2
    3e34:	0719      	lsls	r1, r3, #28
    3e36:	d42d      	bmi.n	3e94 <__swsetup_r+0x88>
    3e38:	06d9      	lsls	r1, r3, #27
    3e3a:	d411      	bmi.n	3e60 <__swsetup_r+0x54>
    3e3c:	2309      	movs	r3, #9
    3e3e:	2001      	movs	r0, #1
    3e40:	6033      	str	r3, [r6, #0]
    3e42:	3337      	adds	r3, #55	; 0x37
    3e44:	4313      	orrs	r3, r2
    3e46:	81a3      	strh	r3, [r4, #12]
    3e48:	4240      	negs	r0, r0
    3e4a:	bd70      	pop	{r4, r5, r6, pc}
    3e4c:	4b28      	ldr	r3, [pc, #160]	; (3ef0 <__swsetup_r+0xe4>)
    3e4e:	429c      	cmp	r4, r3
    3e50:	d101      	bne.n	3e56 <__swsetup_r+0x4a>
    3e52:	68ac      	ldr	r4, [r5, #8]
    3e54:	e7eb      	b.n	3e2e <__swsetup_r+0x22>
    3e56:	4b27      	ldr	r3, [pc, #156]	; (3ef4 <__swsetup_r+0xe8>)
    3e58:	429c      	cmp	r4, r3
    3e5a:	d1e8      	bne.n	3e2e <__swsetup_r+0x22>
    3e5c:	68ec      	ldr	r4, [r5, #12]
    3e5e:	e7e6      	b.n	3e2e <__swsetup_r+0x22>
    3e60:	075b      	lsls	r3, r3, #29
    3e62:	d513      	bpl.n	3e8c <__swsetup_r+0x80>
    3e64:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3e66:	2900      	cmp	r1, #0
    3e68:	d008      	beq.n	3e7c <__swsetup_r+0x70>
    3e6a:	0023      	movs	r3, r4
    3e6c:	3344      	adds	r3, #68	; 0x44
    3e6e:	4299      	cmp	r1, r3
    3e70:	d002      	beq.n	3e78 <__swsetup_r+0x6c>
    3e72:	0030      	movs	r0, r6
    3e74:	f000 fa44 	bl	4300 <_free_r>
    3e78:	2300      	movs	r3, #0
    3e7a:	6363      	str	r3, [r4, #52]	; 0x34
    3e7c:	2224      	movs	r2, #36	; 0x24
    3e7e:	89a3      	ldrh	r3, [r4, #12]
    3e80:	4393      	bics	r3, r2
    3e82:	81a3      	strh	r3, [r4, #12]
    3e84:	2300      	movs	r3, #0
    3e86:	6063      	str	r3, [r4, #4]
    3e88:	6923      	ldr	r3, [r4, #16]
    3e8a:	6023      	str	r3, [r4, #0]
    3e8c:	2308      	movs	r3, #8
    3e8e:	89a2      	ldrh	r2, [r4, #12]
    3e90:	4313      	orrs	r3, r2
    3e92:	81a3      	strh	r3, [r4, #12]
    3e94:	6923      	ldr	r3, [r4, #16]
    3e96:	2b00      	cmp	r3, #0
    3e98:	d10b      	bne.n	3eb2 <__swsetup_r+0xa6>
    3e9a:	21a0      	movs	r1, #160	; 0xa0
    3e9c:	2280      	movs	r2, #128	; 0x80
    3e9e:	89a3      	ldrh	r3, [r4, #12]
    3ea0:	0089      	lsls	r1, r1, #2
    3ea2:	0092      	lsls	r2, r2, #2
    3ea4:	400b      	ands	r3, r1
    3ea6:	4293      	cmp	r3, r2
    3ea8:	d003      	beq.n	3eb2 <__swsetup_r+0xa6>
    3eaa:	0021      	movs	r1, r4
    3eac:	0030      	movs	r0, r6
    3eae:	f000 f9d9 	bl	4264 <__smakebuf_r>
    3eb2:	2301      	movs	r3, #1
    3eb4:	89a2      	ldrh	r2, [r4, #12]
    3eb6:	4013      	ands	r3, r2
    3eb8:	d011      	beq.n	3ede <__swsetup_r+0xd2>
    3eba:	2300      	movs	r3, #0
    3ebc:	60a3      	str	r3, [r4, #8]
    3ebe:	6963      	ldr	r3, [r4, #20]
    3ec0:	425b      	negs	r3, r3
    3ec2:	61a3      	str	r3, [r4, #24]
    3ec4:	2000      	movs	r0, #0
    3ec6:	6923      	ldr	r3, [r4, #16]
    3ec8:	4283      	cmp	r3, r0
    3eca:	d1be      	bne.n	3e4a <__swsetup_r+0x3e>
    3ecc:	230c      	movs	r3, #12
    3ece:	5ee2      	ldrsh	r2, [r4, r3]
    3ed0:	0613      	lsls	r3, r2, #24
    3ed2:	d5ba      	bpl.n	3e4a <__swsetup_r+0x3e>
    3ed4:	2340      	movs	r3, #64	; 0x40
    3ed6:	4313      	orrs	r3, r2
    3ed8:	81a3      	strh	r3, [r4, #12]
    3eda:	3801      	subs	r0, #1
    3edc:	e7b5      	b.n	3e4a <__swsetup_r+0x3e>
    3ede:	0792      	lsls	r2, r2, #30
    3ee0:	d400      	bmi.n	3ee4 <__swsetup_r+0xd8>
    3ee2:	6963      	ldr	r3, [r4, #20]
    3ee4:	60a3      	str	r3, [r4, #8]
    3ee6:	e7ed      	b.n	3ec4 <__swsetup_r+0xb8>
    3ee8:	20000000 	.word	0x20000000
    3eec:	00005140 	.word	0x00005140
    3ef0:	00005160 	.word	0x00005160
    3ef4:	00005120 	.word	0x00005120

00003ef8 <__sflush_r>:
    3ef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3efa:	898a      	ldrh	r2, [r1, #12]
    3efc:	0005      	movs	r5, r0
    3efe:	000c      	movs	r4, r1
    3f00:	0713      	lsls	r3, r2, #28
    3f02:	d460      	bmi.n	3fc6 <__sflush_r+0xce>
    3f04:	684b      	ldr	r3, [r1, #4]
    3f06:	2b00      	cmp	r3, #0
    3f08:	dc04      	bgt.n	3f14 <__sflush_r+0x1c>
    3f0a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3f0c:	2b00      	cmp	r3, #0
    3f0e:	dc01      	bgt.n	3f14 <__sflush_r+0x1c>
    3f10:	2000      	movs	r0, #0
    3f12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3f14:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3f16:	2f00      	cmp	r7, #0
    3f18:	d0fa      	beq.n	3f10 <__sflush_r+0x18>
    3f1a:	2300      	movs	r3, #0
    3f1c:	682e      	ldr	r6, [r5, #0]
    3f1e:	602b      	str	r3, [r5, #0]
    3f20:	2380      	movs	r3, #128	; 0x80
    3f22:	015b      	lsls	r3, r3, #5
    3f24:	401a      	ands	r2, r3
    3f26:	d034      	beq.n	3f92 <__sflush_r+0x9a>
    3f28:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3f2a:	89a3      	ldrh	r3, [r4, #12]
    3f2c:	075b      	lsls	r3, r3, #29
    3f2e:	d506      	bpl.n	3f3e <__sflush_r+0x46>
    3f30:	6863      	ldr	r3, [r4, #4]
    3f32:	1ac0      	subs	r0, r0, r3
    3f34:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3f36:	2b00      	cmp	r3, #0
    3f38:	d001      	beq.n	3f3e <__sflush_r+0x46>
    3f3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3f3c:	1ac0      	subs	r0, r0, r3
    3f3e:	0002      	movs	r2, r0
    3f40:	6a21      	ldr	r1, [r4, #32]
    3f42:	2300      	movs	r3, #0
    3f44:	0028      	movs	r0, r5
    3f46:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3f48:	47b8      	blx	r7
    3f4a:	89a1      	ldrh	r1, [r4, #12]
    3f4c:	1c43      	adds	r3, r0, #1
    3f4e:	d106      	bne.n	3f5e <__sflush_r+0x66>
    3f50:	682b      	ldr	r3, [r5, #0]
    3f52:	2b1d      	cmp	r3, #29
    3f54:	d831      	bhi.n	3fba <__sflush_r+0xc2>
    3f56:	4a2c      	ldr	r2, [pc, #176]	; (4008 <__sflush_r+0x110>)
    3f58:	40da      	lsrs	r2, r3
    3f5a:	07d3      	lsls	r3, r2, #31
    3f5c:	d52d      	bpl.n	3fba <__sflush_r+0xc2>
    3f5e:	2300      	movs	r3, #0
    3f60:	6063      	str	r3, [r4, #4]
    3f62:	6923      	ldr	r3, [r4, #16]
    3f64:	6023      	str	r3, [r4, #0]
    3f66:	04cb      	lsls	r3, r1, #19
    3f68:	d505      	bpl.n	3f76 <__sflush_r+0x7e>
    3f6a:	1c43      	adds	r3, r0, #1
    3f6c:	d102      	bne.n	3f74 <__sflush_r+0x7c>
    3f6e:	682b      	ldr	r3, [r5, #0]
    3f70:	2b00      	cmp	r3, #0
    3f72:	d100      	bne.n	3f76 <__sflush_r+0x7e>
    3f74:	6560      	str	r0, [r4, #84]	; 0x54
    3f76:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3f78:	602e      	str	r6, [r5, #0]
    3f7a:	2900      	cmp	r1, #0
    3f7c:	d0c8      	beq.n	3f10 <__sflush_r+0x18>
    3f7e:	0023      	movs	r3, r4
    3f80:	3344      	adds	r3, #68	; 0x44
    3f82:	4299      	cmp	r1, r3
    3f84:	d002      	beq.n	3f8c <__sflush_r+0x94>
    3f86:	0028      	movs	r0, r5
    3f88:	f000 f9ba 	bl	4300 <_free_r>
    3f8c:	2000      	movs	r0, #0
    3f8e:	6360      	str	r0, [r4, #52]	; 0x34
    3f90:	e7bf      	b.n	3f12 <__sflush_r+0x1a>
    3f92:	2301      	movs	r3, #1
    3f94:	6a21      	ldr	r1, [r4, #32]
    3f96:	0028      	movs	r0, r5
    3f98:	47b8      	blx	r7
    3f9a:	1c43      	adds	r3, r0, #1
    3f9c:	d1c5      	bne.n	3f2a <__sflush_r+0x32>
    3f9e:	682b      	ldr	r3, [r5, #0]
    3fa0:	2b00      	cmp	r3, #0
    3fa2:	d0c2      	beq.n	3f2a <__sflush_r+0x32>
    3fa4:	2b1d      	cmp	r3, #29
    3fa6:	d001      	beq.n	3fac <__sflush_r+0xb4>
    3fa8:	2b16      	cmp	r3, #22
    3faa:	d101      	bne.n	3fb0 <__sflush_r+0xb8>
    3fac:	602e      	str	r6, [r5, #0]
    3fae:	e7af      	b.n	3f10 <__sflush_r+0x18>
    3fb0:	2340      	movs	r3, #64	; 0x40
    3fb2:	89a2      	ldrh	r2, [r4, #12]
    3fb4:	4313      	orrs	r3, r2
    3fb6:	81a3      	strh	r3, [r4, #12]
    3fb8:	e7ab      	b.n	3f12 <__sflush_r+0x1a>
    3fba:	2340      	movs	r3, #64	; 0x40
    3fbc:	430b      	orrs	r3, r1
    3fbe:	2001      	movs	r0, #1
    3fc0:	81a3      	strh	r3, [r4, #12]
    3fc2:	4240      	negs	r0, r0
    3fc4:	e7a5      	b.n	3f12 <__sflush_r+0x1a>
    3fc6:	690f      	ldr	r7, [r1, #16]
    3fc8:	2f00      	cmp	r7, #0
    3fca:	d0a1      	beq.n	3f10 <__sflush_r+0x18>
    3fcc:	680b      	ldr	r3, [r1, #0]
    3fce:	600f      	str	r7, [r1, #0]
    3fd0:	1bdb      	subs	r3, r3, r7
    3fd2:	9301      	str	r3, [sp, #4]
    3fd4:	2300      	movs	r3, #0
    3fd6:	0792      	lsls	r2, r2, #30
    3fd8:	d100      	bne.n	3fdc <__sflush_r+0xe4>
    3fda:	694b      	ldr	r3, [r1, #20]
    3fdc:	60a3      	str	r3, [r4, #8]
    3fde:	9b01      	ldr	r3, [sp, #4]
    3fe0:	2b00      	cmp	r3, #0
    3fe2:	dc00      	bgt.n	3fe6 <__sflush_r+0xee>
    3fe4:	e794      	b.n	3f10 <__sflush_r+0x18>
    3fe6:	9b01      	ldr	r3, [sp, #4]
    3fe8:	003a      	movs	r2, r7
    3fea:	6a21      	ldr	r1, [r4, #32]
    3fec:	0028      	movs	r0, r5
    3fee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3ff0:	47b0      	blx	r6
    3ff2:	2800      	cmp	r0, #0
    3ff4:	dc03      	bgt.n	3ffe <__sflush_r+0x106>
    3ff6:	2340      	movs	r3, #64	; 0x40
    3ff8:	89a2      	ldrh	r2, [r4, #12]
    3ffa:	4313      	orrs	r3, r2
    3ffc:	e7df      	b.n	3fbe <__sflush_r+0xc6>
    3ffe:	9b01      	ldr	r3, [sp, #4]
    4000:	183f      	adds	r7, r7, r0
    4002:	1a1b      	subs	r3, r3, r0
    4004:	9301      	str	r3, [sp, #4]
    4006:	e7ea      	b.n	3fde <__sflush_r+0xe6>
    4008:	20400001 	.word	0x20400001

0000400c <_fflush_r>:
    400c:	690b      	ldr	r3, [r1, #16]
    400e:	b570      	push	{r4, r5, r6, lr}
    4010:	0005      	movs	r5, r0
    4012:	000c      	movs	r4, r1
    4014:	2b00      	cmp	r3, #0
    4016:	d101      	bne.n	401c <_fflush_r+0x10>
    4018:	2000      	movs	r0, #0
    401a:	bd70      	pop	{r4, r5, r6, pc}
    401c:	2800      	cmp	r0, #0
    401e:	d004      	beq.n	402a <_fflush_r+0x1e>
    4020:	6983      	ldr	r3, [r0, #24]
    4022:	2b00      	cmp	r3, #0
    4024:	d101      	bne.n	402a <_fflush_r+0x1e>
    4026:	f000 f85f 	bl	40e8 <__sinit>
    402a:	4b0b      	ldr	r3, [pc, #44]	; (4058 <_fflush_r+0x4c>)
    402c:	429c      	cmp	r4, r3
    402e:	d109      	bne.n	4044 <_fflush_r+0x38>
    4030:	686c      	ldr	r4, [r5, #4]
    4032:	220c      	movs	r2, #12
    4034:	5ea3      	ldrsh	r3, [r4, r2]
    4036:	2b00      	cmp	r3, #0
    4038:	d0ee      	beq.n	4018 <_fflush_r+0xc>
    403a:	0021      	movs	r1, r4
    403c:	0028      	movs	r0, r5
    403e:	f7ff ff5b 	bl	3ef8 <__sflush_r>
    4042:	e7ea      	b.n	401a <_fflush_r+0xe>
    4044:	4b05      	ldr	r3, [pc, #20]	; (405c <_fflush_r+0x50>)
    4046:	429c      	cmp	r4, r3
    4048:	d101      	bne.n	404e <_fflush_r+0x42>
    404a:	68ac      	ldr	r4, [r5, #8]
    404c:	e7f1      	b.n	4032 <_fflush_r+0x26>
    404e:	4b04      	ldr	r3, [pc, #16]	; (4060 <_fflush_r+0x54>)
    4050:	429c      	cmp	r4, r3
    4052:	d1ee      	bne.n	4032 <_fflush_r+0x26>
    4054:	68ec      	ldr	r4, [r5, #12]
    4056:	e7ec      	b.n	4032 <_fflush_r+0x26>
    4058:	00005140 	.word	0x00005140
    405c:	00005160 	.word	0x00005160
    4060:	00005120 	.word	0x00005120

00004064 <_cleanup_r>:
    4064:	b510      	push	{r4, lr}
    4066:	4902      	ldr	r1, [pc, #8]	; (4070 <_cleanup_r+0xc>)
    4068:	f000 f8b2 	bl	41d0 <_fwalk_reent>
    406c:	bd10      	pop	{r4, pc}
    406e:	46c0      	nop			; (mov r8, r8)
    4070:	0000400d 	.word	0x0000400d

00004074 <std.isra.0>:
    4074:	2300      	movs	r3, #0
    4076:	b510      	push	{r4, lr}
    4078:	0004      	movs	r4, r0
    407a:	6003      	str	r3, [r0, #0]
    407c:	6043      	str	r3, [r0, #4]
    407e:	6083      	str	r3, [r0, #8]
    4080:	8181      	strh	r1, [r0, #12]
    4082:	6643      	str	r3, [r0, #100]	; 0x64
    4084:	81c2      	strh	r2, [r0, #14]
    4086:	6103      	str	r3, [r0, #16]
    4088:	6143      	str	r3, [r0, #20]
    408a:	6183      	str	r3, [r0, #24]
    408c:	0019      	movs	r1, r3
    408e:	2208      	movs	r2, #8
    4090:	305c      	adds	r0, #92	; 0x5c
    4092:	f7ff fd6b 	bl	3b6c <memset>
    4096:	4b05      	ldr	r3, [pc, #20]	; (40ac <std.isra.0+0x38>)
    4098:	6224      	str	r4, [r4, #32]
    409a:	6263      	str	r3, [r4, #36]	; 0x24
    409c:	4b04      	ldr	r3, [pc, #16]	; (40b0 <std.isra.0+0x3c>)
    409e:	62a3      	str	r3, [r4, #40]	; 0x28
    40a0:	4b04      	ldr	r3, [pc, #16]	; (40b4 <std.isra.0+0x40>)
    40a2:	62e3      	str	r3, [r4, #44]	; 0x2c
    40a4:	4b04      	ldr	r3, [pc, #16]	; (40b8 <std.isra.0+0x44>)
    40a6:	6323      	str	r3, [r4, #48]	; 0x30
    40a8:	bd10      	pop	{r4, pc}
    40aa:	46c0      	nop			; (mov r8, r8)
    40ac:	00004cd9 	.word	0x00004cd9
    40b0:	00004d01 	.word	0x00004d01
    40b4:	00004d39 	.word	0x00004d39
    40b8:	00004d65 	.word	0x00004d65

000040bc <__sfmoreglue>:
    40bc:	b570      	push	{r4, r5, r6, lr}
    40be:	2568      	movs	r5, #104	; 0x68
    40c0:	1e4a      	subs	r2, r1, #1
    40c2:	4355      	muls	r5, r2
    40c4:	000e      	movs	r6, r1
    40c6:	0029      	movs	r1, r5
    40c8:	3174      	adds	r1, #116	; 0x74
    40ca:	f000 f963 	bl	4394 <_malloc_r>
    40ce:	1e04      	subs	r4, r0, #0
    40d0:	d008      	beq.n	40e4 <__sfmoreglue+0x28>
    40d2:	2100      	movs	r1, #0
    40d4:	002a      	movs	r2, r5
    40d6:	6001      	str	r1, [r0, #0]
    40d8:	6046      	str	r6, [r0, #4]
    40da:	300c      	adds	r0, #12
    40dc:	60a0      	str	r0, [r4, #8]
    40de:	3268      	adds	r2, #104	; 0x68
    40e0:	f7ff fd44 	bl	3b6c <memset>
    40e4:	0020      	movs	r0, r4
    40e6:	bd70      	pop	{r4, r5, r6, pc}

000040e8 <__sinit>:
    40e8:	6983      	ldr	r3, [r0, #24]
    40ea:	b513      	push	{r0, r1, r4, lr}
    40ec:	0004      	movs	r4, r0
    40ee:	2b00      	cmp	r3, #0
    40f0:	d128      	bne.n	4144 <__sinit+0x5c>
    40f2:	6483      	str	r3, [r0, #72]	; 0x48
    40f4:	64c3      	str	r3, [r0, #76]	; 0x4c
    40f6:	6503      	str	r3, [r0, #80]	; 0x50
    40f8:	4b13      	ldr	r3, [pc, #76]	; (4148 <__sinit+0x60>)
    40fa:	4a14      	ldr	r2, [pc, #80]	; (414c <__sinit+0x64>)
    40fc:	681b      	ldr	r3, [r3, #0]
    40fe:	6282      	str	r2, [r0, #40]	; 0x28
    4100:	9301      	str	r3, [sp, #4]
    4102:	4298      	cmp	r0, r3
    4104:	d101      	bne.n	410a <__sinit+0x22>
    4106:	2301      	movs	r3, #1
    4108:	6183      	str	r3, [r0, #24]
    410a:	0020      	movs	r0, r4
    410c:	f000 f820 	bl	4150 <__sfp>
    4110:	6060      	str	r0, [r4, #4]
    4112:	0020      	movs	r0, r4
    4114:	f000 f81c 	bl	4150 <__sfp>
    4118:	60a0      	str	r0, [r4, #8]
    411a:	0020      	movs	r0, r4
    411c:	f000 f818 	bl	4150 <__sfp>
    4120:	2200      	movs	r2, #0
    4122:	60e0      	str	r0, [r4, #12]
    4124:	2104      	movs	r1, #4
    4126:	6860      	ldr	r0, [r4, #4]
    4128:	f7ff ffa4 	bl	4074 <std.isra.0>
    412c:	2201      	movs	r2, #1
    412e:	2109      	movs	r1, #9
    4130:	68a0      	ldr	r0, [r4, #8]
    4132:	f7ff ff9f 	bl	4074 <std.isra.0>
    4136:	2202      	movs	r2, #2
    4138:	2112      	movs	r1, #18
    413a:	68e0      	ldr	r0, [r4, #12]
    413c:	f7ff ff9a 	bl	4074 <std.isra.0>
    4140:	2301      	movs	r3, #1
    4142:	61a3      	str	r3, [r4, #24]
    4144:	bd13      	pop	{r0, r1, r4, pc}
    4146:	46c0      	nop			; (mov r8, r8)
    4148:	0000511c 	.word	0x0000511c
    414c:	00004065 	.word	0x00004065

00004150 <__sfp>:
    4150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4152:	4b1e      	ldr	r3, [pc, #120]	; (41cc <__sfp+0x7c>)
    4154:	0007      	movs	r7, r0
    4156:	681e      	ldr	r6, [r3, #0]
    4158:	69b3      	ldr	r3, [r6, #24]
    415a:	2b00      	cmp	r3, #0
    415c:	d102      	bne.n	4164 <__sfp+0x14>
    415e:	0030      	movs	r0, r6
    4160:	f7ff ffc2 	bl	40e8 <__sinit>
    4164:	3648      	adds	r6, #72	; 0x48
    4166:	68b4      	ldr	r4, [r6, #8]
    4168:	6873      	ldr	r3, [r6, #4]
    416a:	3b01      	subs	r3, #1
    416c:	d504      	bpl.n	4178 <__sfp+0x28>
    416e:	6833      	ldr	r3, [r6, #0]
    4170:	2b00      	cmp	r3, #0
    4172:	d007      	beq.n	4184 <__sfp+0x34>
    4174:	6836      	ldr	r6, [r6, #0]
    4176:	e7f6      	b.n	4166 <__sfp+0x16>
    4178:	220c      	movs	r2, #12
    417a:	5ea5      	ldrsh	r5, [r4, r2]
    417c:	2d00      	cmp	r5, #0
    417e:	d00d      	beq.n	419c <__sfp+0x4c>
    4180:	3468      	adds	r4, #104	; 0x68
    4182:	e7f2      	b.n	416a <__sfp+0x1a>
    4184:	2104      	movs	r1, #4
    4186:	0038      	movs	r0, r7
    4188:	f7ff ff98 	bl	40bc <__sfmoreglue>
    418c:	6030      	str	r0, [r6, #0]
    418e:	2800      	cmp	r0, #0
    4190:	d1f0      	bne.n	4174 <__sfp+0x24>
    4192:	230c      	movs	r3, #12
    4194:	0004      	movs	r4, r0
    4196:	603b      	str	r3, [r7, #0]
    4198:	0020      	movs	r0, r4
    419a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    419c:	2301      	movs	r3, #1
    419e:	0020      	movs	r0, r4
    41a0:	425b      	negs	r3, r3
    41a2:	81e3      	strh	r3, [r4, #14]
    41a4:	3302      	adds	r3, #2
    41a6:	81a3      	strh	r3, [r4, #12]
    41a8:	6665      	str	r5, [r4, #100]	; 0x64
    41aa:	6025      	str	r5, [r4, #0]
    41ac:	60a5      	str	r5, [r4, #8]
    41ae:	6065      	str	r5, [r4, #4]
    41b0:	6125      	str	r5, [r4, #16]
    41b2:	6165      	str	r5, [r4, #20]
    41b4:	61a5      	str	r5, [r4, #24]
    41b6:	2208      	movs	r2, #8
    41b8:	0029      	movs	r1, r5
    41ba:	305c      	adds	r0, #92	; 0x5c
    41bc:	f7ff fcd6 	bl	3b6c <memset>
    41c0:	6365      	str	r5, [r4, #52]	; 0x34
    41c2:	63a5      	str	r5, [r4, #56]	; 0x38
    41c4:	64a5      	str	r5, [r4, #72]	; 0x48
    41c6:	64e5      	str	r5, [r4, #76]	; 0x4c
    41c8:	e7e6      	b.n	4198 <__sfp+0x48>
    41ca:	46c0      	nop			; (mov r8, r8)
    41cc:	0000511c 	.word	0x0000511c

000041d0 <_fwalk_reent>:
    41d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    41d2:	0004      	movs	r4, r0
    41d4:	0007      	movs	r7, r0
    41d6:	2600      	movs	r6, #0
    41d8:	9101      	str	r1, [sp, #4]
    41da:	3448      	adds	r4, #72	; 0x48
    41dc:	2c00      	cmp	r4, #0
    41de:	d101      	bne.n	41e4 <_fwalk_reent+0x14>
    41e0:	0030      	movs	r0, r6
    41e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    41e4:	6863      	ldr	r3, [r4, #4]
    41e6:	68a5      	ldr	r5, [r4, #8]
    41e8:	9300      	str	r3, [sp, #0]
    41ea:	9b00      	ldr	r3, [sp, #0]
    41ec:	3b01      	subs	r3, #1
    41ee:	9300      	str	r3, [sp, #0]
    41f0:	d501      	bpl.n	41f6 <_fwalk_reent+0x26>
    41f2:	6824      	ldr	r4, [r4, #0]
    41f4:	e7f2      	b.n	41dc <_fwalk_reent+0xc>
    41f6:	89ab      	ldrh	r3, [r5, #12]
    41f8:	2b01      	cmp	r3, #1
    41fa:	d908      	bls.n	420e <_fwalk_reent+0x3e>
    41fc:	220e      	movs	r2, #14
    41fe:	5eab      	ldrsh	r3, [r5, r2]
    4200:	3301      	adds	r3, #1
    4202:	d004      	beq.n	420e <_fwalk_reent+0x3e>
    4204:	0029      	movs	r1, r5
    4206:	0038      	movs	r0, r7
    4208:	9b01      	ldr	r3, [sp, #4]
    420a:	4798      	blx	r3
    420c:	4306      	orrs	r6, r0
    420e:	3568      	adds	r5, #104	; 0x68
    4210:	e7eb      	b.n	41ea <_fwalk_reent+0x1a>
	...

00004214 <__swhatbuf_r>:
    4214:	b570      	push	{r4, r5, r6, lr}
    4216:	000e      	movs	r6, r1
    4218:	001d      	movs	r5, r3
    421a:	230e      	movs	r3, #14
    421c:	5ec9      	ldrsh	r1, [r1, r3]
    421e:	b090      	sub	sp, #64	; 0x40
    4220:	0014      	movs	r4, r2
    4222:	2900      	cmp	r1, #0
    4224:	da07      	bge.n	4236 <__swhatbuf_r+0x22>
    4226:	2300      	movs	r3, #0
    4228:	602b      	str	r3, [r5, #0]
    422a:	89b3      	ldrh	r3, [r6, #12]
    422c:	061b      	lsls	r3, r3, #24
    422e:	d411      	bmi.n	4254 <__swhatbuf_r+0x40>
    4230:	2380      	movs	r3, #128	; 0x80
    4232:	00db      	lsls	r3, r3, #3
    4234:	e00f      	b.n	4256 <__swhatbuf_r+0x42>
    4236:	aa01      	add	r2, sp, #4
    4238:	f000 fdc0 	bl	4dbc <_fstat_r>
    423c:	2800      	cmp	r0, #0
    423e:	dbf2      	blt.n	4226 <__swhatbuf_r+0x12>
    4240:	22f0      	movs	r2, #240	; 0xf0
    4242:	9b02      	ldr	r3, [sp, #8]
    4244:	0212      	lsls	r2, r2, #8
    4246:	4013      	ands	r3, r2
    4248:	4a05      	ldr	r2, [pc, #20]	; (4260 <__swhatbuf_r+0x4c>)
    424a:	189b      	adds	r3, r3, r2
    424c:	425a      	negs	r2, r3
    424e:	4153      	adcs	r3, r2
    4250:	602b      	str	r3, [r5, #0]
    4252:	e7ed      	b.n	4230 <__swhatbuf_r+0x1c>
    4254:	2340      	movs	r3, #64	; 0x40
    4256:	2000      	movs	r0, #0
    4258:	6023      	str	r3, [r4, #0]
    425a:	b010      	add	sp, #64	; 0x40
    425c:	bd70      	pop	{r4, r5, r6, pc}
    425e:	46c0      	nop			; (mov r8, r8)
    4260:	ffffe000 	.word	0xffffe000

00004264 <__smakebuf_r>:
    4264:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4266:	2602      	movs	r6, #2
    4268:	898b      	ldrh	r3, [r1, #12]
    426a:	0005      	movs	r5, r0
    426c:	000c      	movs	r4, r1
    426e:	4233      	tst	r3, r6
    4270:	d006      	beq.n	4280 <__smakebuf_r+0x1c>
    4272:	0023      	movs	r3, r4
    4274:	3347      	adds	r3, #71	; 0x47
    4276:	6023      	str	r3, [r4, #0]
    4278:	6123      	str	r3, [r4, #16]
    427a:	2301      	movs	r3, #1
    427c:	6163      	str	r3, [r4, #20]
    427e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    4280:	ab01      	add	r3, sp, #4
    4282:	466a      	mov	r2, sp
    4284:	f7ff ffc6 	bl	4214 <__swhatbuf_r>
    4288:	9900      	ldr	r1, [sp, #0]
    428a:	0007      	movs	r7, r0
    428c:	0028      	movs	r0, r5
    428e:	f000 f881 	bl	4394 <_malloc_r>
    4292:	2800      	cmp	r0, #0
    4294:	d108      	bne.n	42a8 <__smakebuf_r+0x44>
    4296:	220c      	movs	r2, #12
    4298:	5ea3      	ldrsh	r3, [r4, r2]
    429a:	059a      	lsls	r2, r3, #22
    429c:	d4ef      	bmi.n	427e <__smakebuf_r+0x1a>
    429e:	2203      	movs	r2, #3
    42a0:	4393      	bics	r3, r2
    42a2:	431e      	orrs	r6, r3
    42a4:	81a6      	strh	r6, [r4, #12]
    42a6:	e7e4      	b.n	4272 <__smakebuf_r+0xe>
    42a8:	4b0f      	ldr	r3, [pc, #60]	; (42e8 <__smakebuf_r+0x84>)
    42aa:	62ab      	str	r3, [r5, #40]	; 0x28
    42ac:	2380      	movs	r3, #128	; 0x80
    42ae:	89a2      	ldrh	r2, [r4, #12]
    42b0:	6020      	str	r0, [r4, #0]
    42b2:	4313      	orrs	r3, r2
    42b4:	81a3      	strh	r3, [r4, #12]
    42b6:	9b00      	ldr	r3, [sp, #0]
    42b8:	6120      	str	r0, [r4, #16]
    42ba:	6163      	str	r3, [r4, #20]
    42bc:	9b01      	ldr	r3, [sp, #4]
    42be:	2b00      	cmp	r3, #0
    42c0:	d00d      	beq.n	42de <__smakebuf_r+0x7a>
    42c2:	230e      	movs	r3, #14
    42c4:	5ee1      	ldrsh	r1, [r4, r3]
    42c6:	0028      	movs	r0, r5
    42c8:	f000 fd8a 	bl	4de0 <_isatty_r>
    42cc:	2800      	cmp	r0, #0
    42ce:	d006      	beq.n	42de <__smakebuf_r+0x7a>
    42d0:	2203      	movs	r2, #3
    42d2:	89a3      	ldrh	r3, [r4, #12]
    42d4:	4393      	bics	r3, r2
    42d6:	001a      	movs	r2, r3
    42d8:	2301      	movs	r3, #1
    42da:	4313      	orrs	r3, r2
    42dc:	81a3      	strh	r3, [r4, #12]
    42de:	89a0      	ldrh	r0, [r4, #12]
    42e0:	4338      	orrs	r0, r7
    42e2:	81a0      	strh	r0, [r4, #12]
    42e4:	e7cb      	b.n	427e <__smakebuf_r+0x1a>
    42e6:	46c0      	nop			; (mov r8, r8)
    42e8:	00004065 	.word	0x00004065

000042ec <malloc>:
    42ec:	b510      	push	{r4, lr}
    42ee:	4b03      	ldr	r3, [pc, #12]	; (42fc <malloc+0x10>)
    42f0:	0001      	movs	r1, r0
    42f2:	6818      	ldr	r0, [r3, #0]
    42f4:	f000 f84e 	bl	4394 <_malloc_r>
    42f8:	bd10      	pop	{r4, pc}
    42fa:	46c0      	nop			; (mov r8, r8)
    42fc:	20000000 	.word	0x20000000

00004300 <_free_r>:
    4300:	b570      	push	{r4, r5, r6, lr}
    4302:	0005      	movs	r5, r0
    4304:	2900      	cmp	r1, #0
    4306:	d010      	beq.n	432a <_free_r+0x2a>
    4308:	1f0c      	subs	r4, r1, #4
    430a:	6823      	ldr	r3, [r4, #0]
    430c:	2b00      	cmp	r3, #0
    430e:	da00      	bge.n	4312 <_free_r+0x12>
    4310:	18e4      	adds	r4, r4, r3
    4312:	0028      	movs	r0, r5
    4314:	f000 fdb0 	bl	4e78 <__malloc_lock>
    4318:	4a1d      	ldr	r2, [pc, #116]	; (4390 <_free_r+0x90>)
    431a:	6813      	ldr	r3, [r2, #0]
    431c:	2b00      	cmp	r3, #0
    431e:	d105      	bne.n	432c <_free_r+0x2c>
    4320:	6063      	str	r3, [r4, #4]
    4322:	6014      	str	r4, [r2, #0]
    4324:	0028      	movs	r0, r5
    4326:	f000 fda8 	bl	4e7a <__malloc_unlock>
    432a:	bd70      	pop	{r4, r5, r6, pc}
    432c:	42a3      	cmp	r3, r4
    432e:	d909      	bls.n	4344 <_free_r+0x44>
    4330:	6821      	ldr	r1, [r4, #0]
    4332:	1860      	adds	r0, r4, r1
    4334:	4283      	cmp	r3, r0
    4336:	d1f3      	bne.n	4320 <_free_r+0x20>
    4338:	6818      	ldr	r0, [r3, #0]
    433a:	685b      	ldr	r3, [r3, #4]
    433c:	1841      	adds	r1, r0, r1
    433e:	6021      	str	r1, [r4, #0]
    4340:	e7ee      	b.n	4320 <_free_r+0x20>
    4342:	0013      	movs	r3, r2
    4344:	685a      	ldr	r2, [r3, #4]
    4346:	2a00      	cmp	r2, #0
    4348:	d001      	beq.n	434e <_free_r+0x4e>
    434a:	42a2      	cmp	r2, r4
    434c:	d9f9      	bls.n	4342 <_free_r+0x42>
    434e:	6819      	ldr	r1, [r3, #0]
    4350:	1858      	adds	r0, r3, r1
    4352:	42a0      	cmp	r0, r4
    4354:	d10b      	bne.n	436e <_free_r+0x6e>
    4356:	6820      	ldr	r0, [r4, #0]
    4358:	1809      	adds	r1, r1, r0
    435a:	1858      	adds	r0, r3, r1
    435c:	6019      	str	r1, [r3, #0]
    435e:	4282      	cmp	r2, r0
    4360:	d1e0      	bne.n	4324 <_free_r+0x24>
    4362:	6810      	ldr	r0, [r2, #0]
    4364:	6852      	ldr	r2, [r2, #4]
    4366:	1841      	adds	r1, r0, r1
    4368:	6019      	str	r1, [r3, #0]
    436a:	605a      	str	r2, [r3, #4]
    436c:	e7da      	b.n	4324 <_free_r+0x24>
    436e:	42a0      	cmp	r0, r4
    4370:	d902      	bls.n	4378 <_free_r+0x78>
    4372:	230c      	movs	r3, #12
    4374:	602b      	str	r3, [r5, #0]
    4376:	e7d5      	b.n	4324 <_free_r+0x24>
    4378:	6821      	ldr	r1, [r4, #0]
    437a:	1860      	adds	r0, r4, r1
    437c:	4282      	cmp	r2, r0
    437e:	d103      	bne.n	4388 <_free_r+0x88>
    4380:	6810      	ldr	r0, [r2, #0]
    4382:	6852      	ldr	r2, [r2, #4]
    4384:	1841      	adds	r1, r0, r1
    4386:	6021      	str	r1, [r4, #0]
    4388:	6062      	str	r2, [r4, #4]
    438a:	605c      	str	r4, [r3, #4]
    438c:	e7ca      	b.n	4324 <_free_r+0x24>
    438e:	46c0      	nop			; (mov r8, r8)
    4390:	200000b4 	.word	0x200000b4

00004394 <_malloc_r>:
    4394:	2303      	movs	r3, #3
    4396:	b570      	push	{r4, r5, r6, lr}
    4398:	1ccd      	adds	r5, r1, #3
    439a:	439d      	bics	r5, r3
    439c:	3508      	adds	r5, #8
    439e:	0006      	movs	r6, r0
    43a0:	2d0c      	cmp	r5, #12
    43a2:	d21e      	bcs.n	43e2 <_malloc_r+0x4e>
    43a4:	250c      	movs	r5, #12
    43a6:	42a9      	cmp	r1, r5
    43a8:	d81d      	bhi.n	43e6 <_malloc_r+0x52>
    43aa:	0030      	movs	r0, r6
    43ac:	f000 fd64 	bl	4e78 <__malloc_lock>
    43b0:	4a25      	ldr	r2, [pc, #148]	; (4448 <_malloc_r+0xb4>)
    43b2:	6814      	ldr	r4, [r2, #0]
    43b4:	0021      	movs	r1, r4
    43b6:	2900      	cmp	r1, #0
    43b8:	d119      	bne.n	43ee <_malloc_r+0x5a>
    43ba:	4c24      	ldr	r4, [pc, #144]	; (444c <_malloc_r+0xb8>)
    43bc:	6823      	ldr	r3, [r4, #0]
    43be:	2b00      	cmp	r3, #0
    43c0:	d103      	bne.n	43ca <_malloc_r+0x36>
    43c2:	0030      	movs	r0, r6
    43c4:	f000 fc76 	bl	4cb4 <_sbrk_r>
    43c8:	6020      	str	r0, [r4, #0]
    43ca:	0029      	movs	r1, r5
    43cc:	0030      	movs	r0, r6
    43ce:	f000 fc71 	bl	4cb4 <_sbrk_r>
    43d2:	1c43      	adds	r3, r0, #1
    43d4:	d12c      	bne.n	4430 <_malloc_r+0x9c>
    43d6:	230c      	movs	r3, #12
    43d8:	0030      	movs	r0, r6
    43da:	6033      	str	r3, [r6, #0]
    43dc:	f000 fd4d 	bl	4e7a <__malloc_unlock>
    43e0:	e003      	b.n	43ea <_malloc_r+0x56>
    43e2:	2d00      	cmp	r5, #0
    43e4:	dadf      	bge.n	43a6 <_malloc_r+0x12>
    43e6:	230c      	movs	r3, #12
    43e8:	6033      	str	r3, [r6, #0]
    43ea:	2000      	movs	r0, #0
    43ec:	bd70      	pop	{r4, r5, r6, pc}
    43ee:	680b      	ldr	r3, [r1, #0]
    43f0:	1b5b      	subs	r3, r3, r5
    43f2:	d41a      	bmi.n	442a <_malloc_r+0x96>
    43f4:	2b0b      	cmp	r3, #11
    43f6:	d903      	bls.n	4400 <_malloc_r+0x6c>
    43f8:	600b      	str	r3, [r1, #0]
    43fa:	18cc      	adds	r4, r1, r3
    43fc:	6025      	str	r5, [r4, #0]
    43fe:	e003      	b.n	4408 <_malloc_r+0x74>
    4400:	428c      	cmp	r4, r1
    4402:	d10e      	bne.n	4422 <_malloc_r+0x8e>
    4404:	6863      	ldr	r3, [r4, #4]
    4406:	6013      	str	r3, [r2, #0]
    4408:	0030      	movs	r0, r6
    440a:	f000 fd36 	bl	4e7a <__malloc_unlock>
    440e:	0020      	movs	r0, r4
    4410:	2207      	movs	r2, #7
    4412:	300b      	adds	r0, #11
    4414:	1d23      	adds	r3, r4, #4
    4416:	4390      	bics	r0, r2
    4418:	1ac3      	subs	r3, r0, r3
    441a:	d0e7      	beq.n	43ec <_malloc_r+0x58>
    441c:	425a      	negs	r2, r3
    441e:	50e2      	str	r2, [r4, r3]
    4420:	e7e4      	b.n	43ec <_malloc_r+0x58>
    4422:	684b      	ldr	r3, [r1, #4]
    4424:	6063      	str	r3, [r4, #4]
    4426:	000c      	movs	r4, r1
    4428:	e7ee      	b.n	4408 <_malloc_r+0x74>
    442a:	000c      	movs	r4, r1
    442c:	6849      	ldr	r1, [r1, #4]
    442e:	e7c2      	b.n	43b6 <_malloc_r+0x22>
    4430:	2303      	movs	r3, #3
    4432:	1cc4      	adds	r4, r0, #3
    4434:	439c      	bics	r4, r3
    4436:	42a0      	cmp	r0, r4
    4438:	d0e0      	beq.n	43fc <_malloc_r+0x68>
    443a:	1a21      	subs	r1, r4, r0
    443c:	0030      	movs	r0, r6
    443e:	f000 fc39 	bl	4cb4 <_sbrk_r>
    4442:	1c43      	adds	r3, r0, #1
    4444:	d1da      	bne.n	43fc <_malloc_r+0x68>
    4446:	e7c6      	b.n	43d6 <_malloc_r+0x42>
    4448:	200000b4 	.word	0x200000b4
    444c:	200000b8 	.word	0x200000b8

00004450 <__ssputs_r>:
    4450:	b5f0      	push	{r4, r5, r6, r7, lr}
    4452:	688e      	ldr	r6, [r1, #8]
    4454:	b085      	sub	sp, #20
    4456:	0007      	movs	r7, r0
    4458:	000c      	movs	r4, r1
    445a:	9203      	str	r2, [sp, #12]
    445c:	9301      	str	r3, [sp, #4]
    445e:	429e      	cmp	r6, r3
    4460:	d839      	bhi.n	44d6 <__ssputs_r+0x86>
    4462:	2390      	movs	r3, #144	; 0x90
    4464:	898a      	ldrh	r2, [r1, #12]
    4466:	00db      	lsls	r3, r3, #3
    4468:	421a      	tst	r2, r3
    446a:	d034      	beq.n	44d6 <__ssputs_r+0x86>
    446c:	2503      	movs	r5, #3
    446e:	6909      	ldr	r1, [r1, #16]
    4470:	6823      	ldr	r3, [r4, #0]
    4472:	1a5b      	subs	r3, r3, r1
    4474:	9302      	str	r3, [sp, #8]
    4476:	6963      	ldr	r3, [r4, #20]
    4478:	9802      	ldr	r0, [sp, #8]
    447a:	435d      	muls	r5, r3
    447c:	0feb      	lsrs	r3, r5, #31
    447e:	195d      	adds	r5, r3, r5
    4480:	9b01      	ldr	r3, [sp, #4]
    4482:	106d      	asrs	r5, r5, #1
    4484:	3301      	adds	r3, #1
    4486:	181b      	adds	r3, r3, r0
    4488:	42ab      	cmp	r3, r5
    448a:	d900      	bls.n	448e <__ssputs_r+0x3e>
    448c:	001d      	movs	r5, r3
    448e:	0553      	lsls	r3, r2, #21
    4490:	d532      	bpl.n	44f8 <__ssputs_r+0xa8>
    4492:	0029      	movs	r1, r5
    4494:	0038      	movs	r0, r7
    4496:	f7ff ff7d 	bl	4394 <_malloc_r>
    449a:	1e06      	subs	r6, r0, #0
    449c:	d109      	bne.n	44b2 <__ssputs_r+0x62>
    449e:	230c      	movs	r3, #12
    44a0:	603b      	str	r3, [r7, #0]
    44a2:	2340      	movs	r3, #64	; 0x40
    44a4:	2001      	movs	r0, #1
    44a6:	89a2      	ldrh	r2, [r4, #12]
    44a8:	4240      	negs	r0, r0
    44aa:	4313      	orrs	r3, r2
    44ac:	81a3      	strh	r3, [r4, #12]
    44ae:	b005      	add	sp, #20
    44b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44b2:	9a02      	ldr	r2, [sp, #8]
    44b4:	6921      	ldr	r1, [r4, #16]
    44b6:	f000 fcc4 	bl	4e42 <memcpy>
    44ba:	89a3      	ldrh	r3, [r4, #12]
    44bc:	4a14      	ldr	r2, [pc, #80]	; (4510 <__ssputs_r+0xc0>)
    44be:	401a      	ands	r2, r3
    44c0:	2380      	movs	r3, #128	; 0x80
    44c2:	4313      	orrs	r3, r2
    44c4:	81a3      	strh	r3, [r4, #12]
    44c6:	9b02      	ldr	r3, [sp, #8]
    44c8:	6126      	str	r6, [r4, #16]
    44ca:	18f6      	adds	r6, r6, r3
    44cc:	6026      	str	r6, [r4, #0]
    44ce:	6165      	str	r5, [r4, #20]
    44d0:	9e01      	ldr	r6, [sp, #4]
    44d2:	1aed      	subs	r5, r5, r3
    44d4:	60a5      	str	r5, [r4, #8]
    44d6:	9b01      	ldr	r3, [sp, #4]
    44d8:	42b3      	cmp	r3, r6
    44da:	d200      	bcs.n	44de <__ssputs_r+0x8e>
    44dc:	001e      	movs	r6, r3
    44de:	0032      	movs	r2, r6
    44e0:	9903      	ldr	r1, [sp, #12]
    44e2:	6820      	ldr	r0, [r4, #0]
    44e4:	f000 fcb6 	bl	4e54 <memmove>
    44e8:	68a3      	ldr	r3, [r4, #8]
    44ea:	2000      	movs	r0, #0
    44ec:	1b9b      	subs	r3, r3, r6
    44ee:	60a3      	str	r3, [r4, #8]
    44f0:	6823      	ldr	r3, [r4, #0]
    44f2:	199e      	adds	r6, r3, r6
    44f4:	6026      	str	r6, [r4, #0]
    44f6:	e7da      	b.n	44ae <__ssputs_r+0x5e>
    44f8:	002a      	movs	r2, r5
    44fa:	0038      	movs	r0, r7
    44fc:	f000 fcbe 	bl	4e7c <_realloc_r>
    4500:	1e06      	subs	r6, r0, #0
    4502:	d1e0      	bne.n	44c6 <__ssputs_r+0x76>
    4504:	6921      	ldr	r1, [r4, #16]
    4506:	0038      	movs	r0, r7
    4508:	f7ff fefa 	bl	4300 <_free_r>
    450c:	e7c7      	b.n	449e <__ssputs_r+0x4e>
    450e:	46c0      	nop			; (mov r8, r8)
    4510:	fffffb7f 	.word	0xfffffb7f

00004514 <_svfiprintf_r>:
    4514:	b5f0      	push	{r4, r5, r6, r7, lr}
    4516:	b09f      	sub	sp, #124	; 0x7c
    4518:	9002      	str	r0, [sp, #8]
    451a:	9305      	str	r3, [sp, #20]
    451c:	898b      	ldrh	r3, [r1, #12]
    451e:	000f      	movs	r7, r1
    4520:	0016      	movs	r6, r2
    4522:	061b      	lsls	r3, r3, #24
    4524:	d511      	bpl.n	454a <_svfiprintf_r+0x36>
    4526:	690b      	ldr	r3, [r1, #16]
    4528:	2b00      	cmp	r3, #0
    452a:	d10e      	bne.n	454a <_svfiprintf_r+0x36>
    452c:	2140      	movs	r1, #64	; 0x40
    452e:	f7ff ff31 	bl	4394 <_malloc_r>
    4532:	6038      	str	r0, [r7, #0]
    4534:	6138      	str	r0, [r7, #16]
    4536:	2800      	cmp	r0, #0
    4538:	d105      	bne.n	4546 <_svfiprintf_r+0x32>
    453a:	230c      	movs	r3, #12
    453c:	9a02      	ldr	r2, [sp, #8]
    453e:	3801      	subs	r0, #1
    4540:	6013      	str	r3, [r2, #0]
    4542:	b01f      	add	sp, #124	; 0x7c
    4544:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4546:	2340      	movs	r3, #64	; 0x40
    4548:	617b      	str	r3, [r7, #20]
    454a:	2300      	movs	r3, #0
    454c:	ad06      	add	r5, sp, #24
    454e:	616b      	str	r3, [r5, #20]
    4550:	3320      	adds	r3, #32
    4552:	766b      	strb	r3, [r5, #25]
    4554:	3310      	adds	r3, #16
    4556:	76ab      	strb	r3, [r5, #26]
    4558:	0034      	movs	r4, r6
    455a:	7823      	ldrb	r3, [r4, #0]
    455c:	2b00      	cmp	r3, #0
    455e:	d147      	bne.n	45f0 <_svfiprintf_r+0xdc>
    4560:	1ba3      	subs	r3, r4, r6
    4562:	9304      	str	r3, [sp, #16]
    4564:	d00d      	beq.n	4582 <_svfiprintf_r+0x6e>
    4566:	1ba3      	subs	r3, r4, r6
    4568:	0032      	movs	r2, r6
    456a:	0039      	movs	r1, r7
    456c:	9802      	ldr	r0, [sp, #8]
    456e:	f7ff ff6f 	bl	4450 <__ssputs_r>
    4572:	1c43      	adds	r3, r0, #1
    4574:	d100      	bne.n	4578 <_svfiprintf_r+0x64>
    4576:	e0b5      	b.n	46e4 <_svfiprintf_r+0x1d0>
    4578:	696a      	ldr	r2, [r5, #20]
    457a:	9b04      	ldr	r3, [sp, #16]
    457c:	4694      	mov	ip, r2
    457e:	4463      	add	r3, ip
    4580:	616b      	str	r3, [r5, #20]
    4582:	7823      	ldrb	r3, [r4, #0]
    4584:	2b00      	cmp	r3, #0
    4586:	d100      	bne.n	458a <_svfiprintf_r+0x76>
    4588:	e0ac      	b.n	46e4 <_svfiprintf_r+0x1d0>
    458a:	2201      	movs	r2, #1
    458c:	2300      	movs	r3, #0
    458e:	4252      	negs	r2, r2
    4590:	606a      	str	r2, [r5, #4]
    4592:	a902      	add	r1, sp, #8
    4594:	3254      	adds	r2, #84	; 0x54
    4596:	1852      	adds	r2, r2, r1
    4598:	3401      	adds	r4, #1
    459a:	602b      	str	r3, [r5, #0]
    459c:	60eb      	str	r3, [r5, #12]
    459e:	60ab      	str	r3, [r5, #8]
    45a0:	7013      	strb	r3, [r2, #0]
    45a2:	65ab      	str	r3, [r5, #88]	; 0x58
    45a4:	4e58      	ldr	r6, [pc, #352]	; (4708 <_svfiprintf_r+0x1f4>)
    45a6:	2205      	movs	r2, #5
    45a8:	7821      	ldrb	r1, [r4, #0]
    45aa:	0030      	movs	r0, r6
    45ac:	f000 fc3e 	bl	4e2c <memchr>
    45b0:	1c62      	adds	r2, r4, #1
    45b2:	2800      	cmp	r0, #0
    45b4:	d120      	bne.n	45f8 <_svfiprintf_r+0xe4>
    45b6:	6829      	ldr	r1, [r5, #0]
    45b8:	06cb      	lsls	r3, r1, #27
    45ba:	d504      	bpl.n	45c6 <_svfiprintf_r+0xb2>
    45bc:	2353      	movs	r3, #83	; 0x53
    45be:	ae02      	add	r6, sp, #8
    45c0:	3020      	adds	r0, #32
    45c2:	199b      	adds	r3, r3, r6
    45c4:	7018      	strb	r0, [r3, #0]
    45c6:	070b      	lsls	r3, r1, #28
    45c8:	d504      	bpl.n	45d4 <_svfiprintf_r+0xc0>
    45ca:	2353      	movs	r3, #83	; 0x53
    45cc:	202b      	movs	r0, #43	; 0x2b
    45ce:	ae02      	add	r6, sp, #8
    45d0:	199b      	adds	r3, r3, r6
    45d2:	7018      	strb	r0, [r3, #0]
    45d4:	7823      	ldrb	r3, [r4, #0]
    45d6:	2b2a      	cmp	r3, #42	; 0x2a
    45d8:	d016      	beq.n	4608 <_svfiprintf_r+0xf4>
    45da:	2000      	movs	r0, #0
    45dc:	210a      	movs	r1, #10
    45de:	9b09      	ldr	r3, [sp, #36]	; 0x24
    45e0:	7822      	ldrb	r2, [r4, #0]
    45e2:	3a30      	subs	r2, #48	; 0x30
    45e4:	2a09      	cmp	r2, #9
    45e6:	d955      	bls.n	4694 <_svfiprintf_r+0x180>
    45e8:	2800      	cmp	r0, #0
    45ea:	d015      	beq.n	4618 <_svfiprintf_r+0x104>
    45ec:	9309      	str	r3, [sp, #36]	; 0x24
    45ee:	e013      	b.n	4618 <_svfiprintf_r+0x104>
    45f0:	2b25      	cmp	r3, #37	; 0x25
    45f2:	d0b5      	beq.n	4560 <_svfiprintf_r+0x4c>
    45f4:	3401      	adds	r4, #1
    45f6:	e7b0      	b.n	455a <_svfiprintf_r+0x46>
    45f8:	2301      	movs	r3, #1
    45fa:	1b80      	subs	r0, r0, r6
    45fc:	4083      	lsls	r3, r0
    45fe:	6829      	ldr	r1, [r5, #0]
    4600:	0014      	movs	r4, r2
    4602:	430b      	orrs	r3, r1
    4604:	602b      	str	r3, [r5, #0]
    4606:	e7cd      	b.n	45a4 <_svfiprintf_r+0x90>
    4608:	9b05      	ldr	r3, [sp, #20]
    460a:	1d18      	adds	r0, r3, #4
    460c:	681b      	ldr	r3, [r3, #0]
    460e:	9005      	str	r0, [sp, #20]
    4610:	2b00      	cmp	r3, #0
    4612:	db39      	blt.n	4688 <_svfiprintf_r+0x174>
    4614:	9309      	str	r3, [sp, #36]	; 0x24
    4616:	0014      	movs	r4, r2
    4618:	7823      	ldrb	r3, [r4, #0]
    461a:	2b2e      	cmp	r3, #46	; 0x2e
    461c:	d10b      	bne.n	4636 <_svfiprintf_r+0x122>
    461e:	7863      	ldrb	r3, [r4, #1]
    4620:	1c62      	adds	r2, r4, #1
    4622:	2b2a      	cmp	r3, #42	; 0x2a
    4624:	d13e      	bne.n	46a4 <_svfiprintf_r+0x190>
    4626:	9b05      	ldr	r3, [sp, #20]
    4628:	3402      	adds	r4, #2
    462a:	1d1a      	adds	r2, r3, #4
    462c:	681b      	ldr	r3, [r3, #0]
    462e:	9205      	str	r2, [sp, #20]
    4630:	2b00      	cmp	r3, #0
    4632:	db34      	blt.n	469e <_svfiprintf_r+0x18a>
    4634:	9307      	str	r3, [sp, #28]
    4636:	4e35      	ldr	r6, [pc, #212]	; (470c <_svfiprintf_r+0x1f8>)
    4638:	7821      	ldrb	r1, [r4, #0]
    463a:	2203      	movs	r2, #3
    463c:	0030      	movs	r0, r6
    463e:	f000 fbf5 	bl	4e2c <memchr>
    4642:	2800      	cmp	r0, #0
    4644:	d006      	beq.n	4654 <_svfiprintf_r+0x140>
    4646:	2340      	movs	r3, #64	; 0x40
    4648:	1b80      	subs	r0, r0, r6
    464a:	4083      	lsls	r3, r0
    464c:	682a      	ldr	r2, [r5, #0]
    464e:	3401      	adds	r4, #1
    4650:	4313      	orrs	r3, r2
    4652:	602b      	str	r3, [r5, #0]
    4654:	7821      	ldrb	r1, [r4, #0]
    4656:	2206      	movs	r2, #6
    4658:	482d      	ldr	r0, [pc, #180]	; (4710 <_svfiprintf_r+0x1fc>)
    465a:	1c66      	adds	r6, r4, #1
    465c:	7629      	strb	r1, [r5, #24]
    465e:	f000 fbe5 	bl	4e2c <memchr>
    4662:	2800      	cmp	r0, #0
    4664:	d046      	beq.n	46f4 <_svfiprintf_r+0x1e0>
    4666:	4b2b      	ldr	r3, [pc, #172]	; (4714 <_svfiprintf_r+0x200>)
    4668:	2b00      	cmp	r3, #0
    466a:	d12f      	bne.n	46cc <_svfiprintf_r+0x1b8>
    466c:	6829      	ldr	r1, [r5, #0]
    466e:	9b05      	ldr	r3, [sp, #20]
    4670:	2207      	movs	r2, #7
    4672:	05c9      	lsls	r1, r1, #23
    4674:	d528      	bpl.n	46c8 <_svfiprintf_r+0x1b4>
    4676:	189b      	adds	r3, r3, r2
    4678:	4393      	bics	r3, r2
    467a:	3308      	adds	r3, #8
    467c:	9305      	str	r3, [sp, #20]
    467e:	696b      	ldr	r3, [r5, #20]
    4680:	9a03      	ldr	r2, [sp, #12]
    4682:	189b      	adds	r3, r3, r2
    4684:	616b      	str	r3, [r5, #20]
    4686:	e767      	b.n	4558 <_svfiprintf_r+0x44>
    4688:	425b      	negs	r3, r3
    468a:	60eb      	str	r3, [r5, #12]
    468c:	2302      	movs	r3, #2
    468e:	430b      	orrs	r3, r1
    4690:	602b      	str	r3, [r5, #0]
    4692:	e7c0      	b.n	4616 <_svfiprintf_r+0x102>
    4694:	434b      	muls	r3, r1
    4696:	3401      	adds	r4, #1
    4698:	189b      	adds	r3, r3, r2
    469a:	2001      	movs	r0, #1
    469c:	e7a0      	b.n	45e0 <_svfiprintf_r+0xcc>
    469e:	2301      	movs	r3, #1
    46a0:	425b      	negs	r3, r3
    46a2:	e7c7      	b.n	4634 <_svfiprintf_r+0x120>
    46a4:	2300      	movs	r3, #0
    46a6:	0014      	movs	r4, r2
    46a8:	200a      	movs	r0, #10
    46aa:	001a      	movs	r2, r3
    46ac:	606b      	str	r3, [r5, #4]
    46ae:	7821      	ldrb	r1, [r4, #0]
    46b0:	3930      	subs	r1, #48	; 0x30
    46b2:	2909      	cmp	r1, #9
    46b4:	d903      	bls.n	46be <_svfiprintf_r+0x1aa>
    46b6:	2b00      	cmp	r3, #0
    46b8:	d0bd      	beq.n	4636 <_svfiprintf_r+0x122>
    46ba:	9207      	str	r2, [sp, #28]
    46bc:	e7bb      	b.n	4636 <_svfiprintf_r+0x122>
    46be:	4342      	muls	r2, r0
    46c0:	3401      	adds	r4, #1
    46c2:	1852      	adds	r2, r2, r1
    46c4:	2301      	movs	r3, #1
    46c6:	e7f2      	b.n	46ae <_svfiprintf_r+0x19a>
    46c8:	3307      	adds	r3, #7
    46ca:	e7d5      	b.n	4678 <_svfiprintf_r+0x164>
    46cc:	ab05      	add	r3, sp, #20
    46ce:	9300      	str	r3, [sp, #0]
    46d0:	003a      	movs	r2, r7
    46d2:	4b11      	ldr	r3, [pc, #68]	; (4718 <_svfiprintf_r+0x204>)
    46d4:	0029      	movs	r1, r5
    46d6:	9802      	ldr	r0, [sp, #8]
    46d8:	e000      	b.n	46dc <_svfiprintf_r+0x1c8>
    46da:	bf00      	nop
    46dc:	9003      	str	r0, [sp, #12]
    46de:	9b03      	ldr	r3, [sp, #12]
    46e0:	3301      	adds	r3, #1
    46e2:	d1cc      	bne.n	467e <_svfiprintf_r+0x16a>
    46e4:	89bb      	ldrh	r3, [r7, #12]
    46e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    46e8:	065b      	lsls	r3, r3, #25
    46ea:	d400      	bmi.n	46ee <_svfiprintf_r+0x1da>
    46ec:	e729      	b.n	4542 <_svfiprintf_r+0x2e>
    46ee:	2001      	movs	r0, #1
    46f0:	4240      	negs	r0, r0
    46f2:	e726      	b.n	4542 <_svfiprintf_r+0x2e>
    46f4:	ab05      	add	r3, sp, #20
    46f6:	9300      	str	r3, [sp, #0]
    46f8:	003a      	movs	r2, r7
    46fa:	4b07      	ldr	r3, [pc, #28]	; (4718 <_svfiprintf_r+0x204>)
    46fc:	0029      	movs	r1, r5
    46fe:	9802      	ldr	r0, [sp, #8]
    4700:	f000 f9be 	bl	4a80 <_printf_i>
    4704:	e7ea      	b.n	46dc <_svfiprintf_r+0x1c8>
    4706:	46c0      	nop			; (mov r8, r8)
    4708:	00005180 	.word	0x00005180
    470c:	00005186 	.word	0x00005186
    4710:	0000518a 	.word	0x0000518a
    4714:	00000000 	.word	0x00000000
    4718:	00004451 	.word	0x00004451

0000471c <__sfputc_r>:
    471c:	6893      	ldr	r3, [r2, #8]
    471e:	b510      	push	{r4, lr}
    4720:	3b01      	subs	r3, #1
    4722:	6093      	str	r3, [r2, #8]
    4724:	2b00      	cmp	r3, #0
    4726:	da05      	bge.n	4734 <__sfputc_r+0x18>
    4728:	6994      	ldr	r4, [r2, #24]
    472a:	42a3      	cmp	r3, r4
    472c:	db08      	blt.n	4740 <__sfputc_r+0x24>
    472e:	b2cb      	uxtb	r3, r1
    4730:	2b0a      	cmp	r3, #10
    4732:	d005      	beq.n	4740 <__sfputc_r+0x24>
    4734:	6813      	ldr	r3, [r2, #0]
    4736:	1c58      	adds	r0, r3, #1
    4738:	6010      	str	r0, [r2, #0]
    473a:	7019      	strb	r1, [r3, #0]
    473c:	b2c8      	uxtb	r0, r1
    473e:	bd10      	pop	{r4, pc}
    4740:	f7ff fb0e 	bl	3d60 <__swbuf_r>
    4744:	e7fb      	b.n	473e <__sfputc_r+0x22>

00004746 <__sfputs_r>:
    4746:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4748:	0006      	movs	r6, r0
    474a:	000f      	movs	r7, r1
    474c:	0014      	movs	r4, r2
    474e:	18d5      	adds	r5, r2, r3
    4750:	42ac      	cmp	r4, r5
    4752:	d101      	bne.n	4758 <__sfputs_r+0x12>
    4754:	2000      	movs	r0, #0
    4756:	e007      	b.n	4768 <__sfputs_r+0x22>
    4758:	7821      	ldrb	r1, [r4, #0]
    475a:	003a      	movs	r2, r7
    475c:	0030      	movs	r0, r6
    475e:	f7ff ffdd 	bl	471c <__sfputc_r>
    4762:	3401      	adds	r4, #1
    4764:	1c43      	adds	r3, r0, #1
    4766:	d1f3      	bne.n	4750 <__sfputs_r+0xa>
    4768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000476c <_vfiprintf_r>:
    476c:	b5f0      	push	{r4, r5, r6, r7, lr}
    476e:	b09f      	sub	sp, #124	; 0x7c
    4770:	0006      	movs	r6, r0
    4772:	000f      	movs	r7, r1
    4774:	0014      	movs	r4, r2
    4776:	9305      	str	r3, [sp, #20]
    4778:	2800      	cmp	r0, #0
    477a:	d004      	beq.n	4786 <_vfiprintf_r+0x1a>
    477c:	6983      	ldr	r3, [r0, #24]
    477e:	2b00      	cmp	r3, #0
    4780:	d101      	bne.n	4786 <_vfiprintf_r+0x1a>
    4782:	f7ff fcb1 	bl	40e8 <__sinit>
    4786:	4b7f      	ldr	r3, [pc, #508]	; (4984 <_vfiprintf_r+0x218>)
    4788:	429f      	cmp	r7, r3
    478a:	d15c      	bne.n	4846 <_vfiprintf_r+0xda>
    478c:	6877      	ldr	r7, [r6, #4]
    478e:	89bb      	ldrh	r3, [r7, #12]
    4790:	071b      	lsls	r3, r3, #28
    4792:	d562      	bpl.n	485a <_vfiprintf_r+0xee>
    4794:	693b      	ldr	r3, [r7, #16]
    4796:	2b00      	cmp	r3, #0
    4798:	d05f      	beq.n	485a <_vfiprintf_r+0xee>
    479a:	2300      	movs	r3, #0
    479c:	ad06      	add	r5, sp, #24
    479e:	616b      	str	r3, [r5, #20]
    47a0:	3320      	adds	r3, #32
    47a2:	766b      	strb	r3, [r5, #25]
    47a4:	3310      	adds	r3, #16
    47a6:	76ab      	strb	r3, [r5, #26]
    47a8:	9402      	str	r4, [sp, #8]
    47aa:	9c02      	ldr	r4, [sp, #8]
    47ac:	7823      	ldrb	r3, [r4, #0]
    47ae:	2b00      	cmp	r3, #0
    47b0:	d15d      	bne.n	486e <_vfiprintf_r+0x102>
    47b2:	9b02      	ldr	r3, [sp, #8]
    47b4:	1ae3      	subs	r3, r4, r3
    47b6:	9304      	str	r3, [sp, #16]
    47b8:	d00d      	beq.n	47d6 <_vfiprintf_r+0x6a>
    47ba:	9b04      	ldr	r3, [sp, #16]
    47bc:	9a02      	ldr	r2, [sp, #8]
    47be:	0039      	movs	r1, r7
    47c0:	0030      	movs	r0, r6
    47c2:	f7ff ffc0 	bl	4746 <__sfputs_r>
    47c6:	1c43      	adds	r3, r0, #1
    47c8:	d100      	bne.n	47cc <_vfiprintf_r+0x60>
    47ca:	e0cc      	b.n	4966 <_vfiprintf_r+0x1fa>
    47cc:	696a      	ldr	r2, [r5, #20]
    47ce:	9b04      	ldr	r3, [sp, #16]
    47d0:	4694      	mov	ip, r2
    47d2:	4463      	add	r3, ip
    47d4:	616b      	str	r3, [r5, #20]
    47d6:	7823      	ldrb	r3, [r4, #0]
    47d8:	2b00      	cmp	r3, #0
    47da:	d100      	bne.n	47de <_vfiprintf_r+0x72>
    47dc:	e0c3      	b.n	4966 <_vfiprintf_r+0x1fa>
    47de:	2201      	movs	r2, #1
    47e0:	2300      	movs	r3, #0
    47e2:	4252      	negs	r2, r2
    47e4:	606a      	str	r2, [r5, #4]
    47e6:	a902      	add	r1, sp, #8
    47e8:	3254      	adds	r2, #84	; 0x54
    47ea:	1852      	adds	r2, r2, r1
    47ec:	3401      	adds	r4, #1
    47ee:	602b      	str	r3, [r5, #0]
    47f0:	60eb      	str	r3, [r5, #12]
    47f2:	60ab      	str	r3, [r5, #8]
    47f4:	7013      	strb	r3, [r2, #0]
    47f6:	65ab      	str	r3, [r5, #88]	; 0x58
    47f8:	7821      	ldrb	r1, [r4, #0]
    47fa:	2205      	movs	r2, #5
    47fc:	4862      	ldr	r0, [pc, #392]	; (4988 <_vfiprintf_r+0x21c>)
    47fe:	f000 fb15 	bl	4e2c <memchr>
    4802:	1c63      	adds	r3, r4, #1
    4804:	469c      	mov	ip, r3
    4806:	2800      	cmp	r0, #0
    4808:	d135      	bne.n	4876 <_vfiprintf_r+0x10a>
    480a:	6829      	ldr	r1, [r5, #0]
    480c:	06cb      	lsls	r3, r1, #27
    480e:	d504      	bpl.n	481a <_vfiprintf_r+0xae>
    4810:	2353      	movs	r3, #83	; 0x53
    4812:	aa02      	add	r2, sp, #8
    4814:	3020      	adds	r0, #32
    4816:	189b      	adds	r3, r3, r2
    4818:	7018      	strb	r0, [r3, #0]
    481a:	070b      	lsls	r3, r1, #28
    481c:	d504      	bpl.n	4828 <_vfiprintf_r+0xbc>
    481e:	2353      	movs	r3, #83	; 0x53
    4820:	202b      	movs	r0, #43	; 0x2b
    4822:	aa02      	add	r2, sp, #8
    4824:	189b      	adds	r3, r3, r2
    4826:	7018      	strb	r0, [r3, #0]
    4828:	7823      	ldrb	r3, [r4, #0]
    482a:	2b2a      	cmp	r3, #42	; 0x2a
    482c:	d02c      	beq.n	4888 <_vfiprintf_r+0x11c>
    482e:	2000      	movs	r0, #0
    4830:	210a      	movs	r1, #10
    4832:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4834:	7822      	ldrb	r2, [r4, #0]
    4836:	3a30      	subs	r2, #48	; 0x30
    4838:	2a09      	cmp	r2, #9
    483a:	d800      	bhi.n	483e <_vfiprintf_r+0xd2>
    483c:	e06b      	b.n	4916 <_vfiprintf_r+0x1aa>
    483e:	2800      	cmp	r0, #0
    4840:	d02a      	beq.n	4898 <_vfiprintf_r+0x12c>
    4842:	9309      	str	r3, [sp, #36]	; 0x24
    4844:	e028      	b.n	4898 <_vfiprintf_r+0x12c>
    4846:	4b51      	ldr	r3, [pc, #324]	; (498c <_vfiprintf_r+0x220>)
    4848:	429f      	cmp	r7, r3
    484a:	d101      	bne.n	4850 <_vfiprintf_r+0xe4>
    484c:	68b7      	ldr	r7, [r6, #8]
    484e:	e79e      	b.n	478e <_vfiprintf_r+0x22>
    4850:	4b4f      	ldr	r3, [pc, #316]	; (4990 <_vfiprintf_r+0x224>)
    4852:	429f      	cmp	r7, r3
    4854:	d19b      	bne.n	478e <_vfiprintf_r+0x22>
    4856:	68f7      	ldr	r7, [r6, #12]
    4858:	e799      	b.n	478e <_vfiprintf_r+0x22>
    485a:	0039      	movs	r1, r7
    485c:	0030      	movs	r0, r6
    485e:	f7ff fad5 	bl	3e0c <__swsetup_r>
    4862:	2800      	cmp	r0, #0
    4864:	d099      	beq.n	479a <_vfiprintf_r+0x2e>
    4866:	2001      	movs	r0, #1
    4868:	4240      	negs	r0, r0
    486a:	b01f      	add	sp, #124	; 0x7c
    486c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    486e:	2b25      	cmp	r3, #37	; 0x25
    4870:	d09f      	beq.n	47b2 <_vfiprintf_r+0x46>
    4872:	3401      	adds	r4, #1
    4874:	e79a      	b.n	47ac <_vfiprintf_r+0x40>
    4876:	4b44      	ldr	r3, [pc, #272]	; (4988 <_vfiprintf_r+0x21c>)
    4878:	6829      	ldr	r1, [r5, #0]
    487a:	1ac0      	subs	r0, r0, r3
    487c:	2301      	movs	r3, #1
    487e:	4083      	lsls	r3, r0
    4880:	430b      	orrs	r3, r1
    4882:	602b      	str	r3, [r5, #0]
    4884:	4664      	mov	r4, ip
    4886:	e7b7      	b.n	47f8 <_vfiprintf_r+0x8c>
    4888:	9b05      	ldr	r3, [sp, #20]
    488a:	1d18      	adds	r0, r3, #4
    488c:	681b      	ldr	r3, [r3, #0]
    488e:	9005      	str	r0, [sp, #20]
    4890:	2b00      	cmp	r3, #0
    4892:	db3a      	blt.n	490a <_vfiprintf_r+0x19e>
    4894:	9309      	str	r3, [sp, #36]	; 0x24
    4896:	4664      	mov	r4, ip
    4898:	7823      	ldrb	r3, [r4, #0]
    489a:	2b2e      	cmp	r3, #46	; 0x2e
    489c:	d10b      	bne.n	48b6 <_vfiprintf_r+0x14a>
    489e:	7863      	ldrb	r3, [r4, #1]
    48a0:	1c62      	adds	r2, r4, #1
    48a2:	2b2a      	cmp	r3, #42	; 0x2a
    48a4:	d13f      	bne.n	4926 <_vfiprintf_r+0x1ba>
    48a6:	9b05      	ldr	r3, [sp, #20]
    48a8:	3402      	adds	r4, #2
    48aa:	1d1a      	adds	r2, r3, #4
    48ac:	681b      	ldr	r3, [r3, #0]
    48ae:	9205      	str	r2, [sp, #20]
    48b0:	2b00      	cmp	r3, #0
    48b2:	db35      	blt.n	4920 <_vfiprintf_r+0x1b4>
    48b4:	9307      	str	r3, [sp, #28]
    48b6:	7821      	ldrb	r1, [r4, #0]
    48b8:	2203      	movs	r2, #3
    48ba:	4836      	ldr	r0, [pc, #216]	; (4994 <_vfiprintf_r+0x228>)
    48bc:	f000 fab6 	bl	4e2c <memchr>
    48c0:	2800      	cmp	r0, #0
    48c2:	d007      	beq.n	48d4 <_vfiprintf_r+0x168>
    48c4:	4b33      	ldr	r3, [pc, #204]	; (4994 <_vfiprintf_r+0x228>)
    48c6:	682a      	ldr	r2, [r5, #0]
    48c8:	1ac0      	subs	r0, r0, r3
    48ca:	2340      	movs	r3, #64	; 0x40
    48cc:	4083      	lsls	r3, r0
    48ce:	4313      	orrs	r3, r2
    48d0:	602b      	str	r3, [r5, #0]
    48d2:	3401      	adds	r4, #1
    48d4:	7821      	ldrb	r1, [r4, #0]
    48d6:	1c63      	adds	r3, r4, #1
    48d8:	2206      	movs	r2, #6
    48da:	482f      	ldr	r0, [pc, #188]	; (4998 <_vfiprintf_r+0x22c>)
    48dc:	9302      	str	r3, [sp, #8]
    48de:	7629      	strb	r1, [r5, #24]
    48e0:	f000 faa4 	bl	4e2c <memchr>
    48e4:	2800      	cmp	r0, #0
    48e6:	d044      	beq.n	4972 <_vfiprintf_r+0x206>
    48e8:	4b2c      	ldr	r3, [pc, #176]	; (499c <_vfiprintf_r+0x230>)
    48ea:	2b00      	cmp	r3, #0
    48ec:	d12f      	bne.n	494e <_vfiprintf_r+0x1e2>
    48ee:	6829      	ldr	r1, [r5, #0]
    48f0:	9b05      	ldr	r3, [sp, #20]
    48f2:	2207      	movs	r2, #7
    48f4:	05c9      	lsls	r1, r1, #23
    48f6:	d528      	bpl.n	494a <_vfiprintf_r+0x1de>
    48f8:	189b      	adds	r3, r3, r2
    48fa:	4393      	bics	r3, r2
    48fc:	3308      	adds	r3, #8
    48fe:	9305      	str	r3, [sp, #20]
    4900:	696b      	ldr	r3, [r5, #20]
    4902:	9a03      	ldr	r2, [sp, #12]
    4904:	189b      	adds	r3, r3, r2
    4906:	616b      	str	r3, [r5, #20]
    4908:	e74f      	b.n	47aa <_vfiprintf_r+0x3e>
    490a:	425b      	negs	r3, r3
    490c:	60eb      	str	r3, [r5, #12]
    490e:	2302      	movs	r3, #2
    4910:	430b      	orrs	r3, r1
    4912:	602b      	str	r3, [r5, #0]
    4914:	e7bf      	b.n	4896 <_vfiprintf_r+0x12a>
    4916:	434b      	muls	r3, r1
    4918:	3401      	adds	r4, #1
    491a:	189b      	adds	r3, r3, r2
    491c:	2001      	movs	r0, #1
    491e:	e789      	b.n	4834 <_vfiprintf_r+0xc8>
    4920:	2301      	movs	r3, #1
    4922:	425b      	negs	r3, r3
    4924:	e7c6      	b.n	48b4 <_vfiprintf_r+0x148>
    4926:	2300      	movs	r3, #0
    4928:	0014      	movs	r4, r2
    492a:	200a      	movs	r0, #10
    492c:	001a      	movs	r2, r3
    492e:	606b      	str	r3, [r5, #4]
    4930:	7821      	ldrb	r1, [r4, #0]
    4932:	3930      	subs	r1, #48	; 0x30
    4934:	2909      	cmp	r1, #9
    4936:	d903      	bls.n	4940 <_vfiprintf_r+0x1d4>
    4938:	2b00      	cmp	r3, #0
    493a:	d0bc      	beq.n	48b6 <_vfiprintf_r+0x14a>
    493c:	9207      	str	r2, [sp, #28]
    493e:	e7ba      	b.n	48b6 <_vfiprintf_r+0x14a>
    4940:	4342      	muls	r2, r0
    4942:	3401      	adds	r4, #1
    4944:	1852      	adds	r2, r2, r1
    4946:	2301      	movs	r3, #1
    4948:	e7f2      	b.n	4930 <_vfiprintf_r+0x1c4>
    494a:	3307      	adds	r3, #7
    494c:	e7d5      	b.n	48fa <_vfiprintf_r+0x18e>
    494e:	ab05      	add	r3, sp, #20
    4950:	9300      	str	r3, [sp, #0]
    4952:	003a      	movs	r2, r7
    4954:	4b12      	ldr	r3, [pc, #72]	; (49a0 <_vfiprintf_r+0x234>)
    4956:	0029      	movs	r1, r5
    4958:	0030      	movs	r0, r6
    495a:	e000      	b.n	495e <_vfiprintf_r+0x1f2>
    495c:	bf00      	nop
    495e:	9003      	str	r0, [sp, #12]
    4960:	9b03      	ldr	r3, [sp, #12]
    4962:	3301      	adds	r3, #1
    4964:	d1cc      	bne.n	4900 <_vfiprintf_r+0x194>
    4966:	89bb      	ldrh	r3, [r7, #12]
    4968:	065b      	lsls	r3, r3, #25
    496a:	d500      	bpl.n	496e <_vfiprintf_r+0x202>
    496c:	e77b      	b.n	4866 <_vfiprintf_r+0xfa>
    496e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4970:	e77b      	b.n	486a <_vfiprintf_r+0xfe>
    4972:	ab05      	add	r3, sp, #20
    4974:	9300      	str	r3, [sp, #0]
    4976:	003a      	movs	r2, r7
    4978:	4b09      	ldr	r3, [pc, #36]	; (49a0 <_vfiprintf_r+0x234>)
    497a:	0029      	movs	r1, r5
    497c:	0030      	movs	r0, r6
    497e:	f000 f87f 	bl	4a80 <_printf_i>
    4982:	e7ec      	b.n	495e <_vfiprintf_r+0x1f2>
    4984:	00005140 	.word	0x00005140
    4988:	00005180 	.word	0x00005180
    498c:	00005160 	.word	0x00005160
    4990:	00005120 	.word	0x00005120
    4994:	00005186 	.word	0x00005186
    4998:	0000518a 	.word	0x0000518a
    499c:	00000000 	.word	0x00000000
    49a0:	00004747 	.word	0x00004747

000049a4 <_printf_common>:
    49a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    49a6:	0015      	movs	r5, r2
    49a8:	9301      	str	r3, [sp, #4]
    49aa:	688a      	ldr	r2, [r1, #8]
    49ac:	690b      	ldr	r3, [r1, #16]
    49ae:	9000      	str	r0, [sp, #0]
    49b0:	000c      	movs	r4, r1
    49b2:	4293      	cmp	r3, r2
    49b4:	da00      	bge.n	49b8 <_printf_common+0x14>
    49b6:	0013      	movs	r3, r2
    49b8:	0022      	movs	r2, r4
    49ba:	602b      	str	r3, [r5, #0]
    49bc:	3243      	adds	r2, #67	; 0x43
    49be:	7812      	ldrb	r2, [r2, #0]
    49c0:	2a00      	cmp	r2, #0
    49c2:	d001      	beq.n	49c8 <_printf_common+0x24>
    49c4:	3301      	adds	r3, #1
    49c6:	602b      	str	r3, [r5, #0]
    49c8:	6823      	ldr	r3, [r4, #0]
    49ca:	069b      	lsls	r3, r3, #26
    49cc:	d502      	bpl.n	49d4 <_printf_common+0x30>
    49ce:	682b      	ldr	r3, [r5, #0]
    49d0:	3302      	adds	r3, #2
    49d2:	602b      	str	r3, [r5, #0]
    49d4:	2706      	movs	r7, #6
    49d6:	6823      	ldr	r3, [r4, #0]
    49d8:	401f      	ands	r7, r3
    49da:	d027      	beq.n	4a2c <_printf_common+0x88>
    49dc:	0023      	movs	r3, r4
    49de:	3343      	adds	r3, #67	; 0x43
    49e0:	781b      	ldrb	r3, [r3, #0]
    49e2:	1e5a      	subs	r2, r3, #1
    49e4:	4193      	sbcs	r3, r2
    49e6:	6822      	ldr	r2, [r4, #0]
    49e8:	0692      	lsls	r2, r2, #26
    49ea:	d430      	bmi.n	4a4e <_printf_common+0xaa>
    49ec:	0022      	movs	r2, r4
    49ee:	9901      	ldr	r1, [sp, #4]
    49f0:	3243      	adds	r2, #67	; 0x43
    49f2:	9800      	ldr	r0, [sp, #0]
    49f4:	9e08      	ldr	r6, [sp, #32]
    49f6:	47b0      	blx	r6
    49f8:	1c43      	adds	r3, r0, #1
    49fa:	d025      	beq.n	4a48 <_printf_common+0xa4>
    49fc:	2306      	movs	r3, #6
    49fe:	6820      	ldr	r0, [r4, #0]
    4a00:	682a      	ldr	r2, [r5, #0]
    4a02:	68e1      	ldr	r1, [r4, #12]
    4a04:	4003      	ands	r3, r0
    4a06:	2500      	movs	r5, #0
    4a08:	2b04      	cmp	r3, #4
    4a0a:	d103      	bne.n	4a14 <_printf_common+0x70>
    4a0c:	1a8d      	subs	r5, r1, r2
    4a0e:	43eb      	mvns	r3, r5
    4a10:	17db      	asrs	r3, r3, #31
    4a12:	401d      	ands	r5, r3
    4a14:	68a3      	ldr	r3, [r4, #8]
    4a16:	6922      	ldr	r2, [r4, #16]
    4a18:	4293      	cmp	r3, r2
    4a1a:	dd01      	ble.n	4a20 <_printf_common+0x7c>
    4a1c:	1a9b      	subs	r3, r3, r2
    4a1e:	18ed      	adds	r5, r5, r3
    4a20:	2700      	movs	r7, #0
    4a22:	42bd      	cmp	r5, r7
    4a24:	d120      	bne.n	4a68 <_printf_common+0xc4>
    4a26:	2000      	movs	r0, #0
    4a28:	e010      	b.n	4a4c <_printf_common+0xa8>
    4a2a:	3701      	adds	r7, #1
    4a2c:	68e3      	ldr	r3, [r4, #12]
    4a2e:	682a      	ldr	r2, [r5, #0]
    4a30:	1a9b      	subs	r3, r3, r2
    4a32:	429f      	cmp	r7, r3
    4a34:	dad2      	bge.n	49dc <_printf_common+0x38>
    4a36:	0022      	movs	r2, r4
    4a38:	2301      	movs	r3, #1
    4a3a:	3219      	adds	r2, #25
    4a3c:	9901      	ldr	r1, [sp, #4]
    4a3e:	9800      	ldr	r0, [sp, #0]
    4a40:	9e08      	ldr	r6, [sp, #32]
    4a42:	47b0      	blx	r6
    4a44:	1c43      	adds	r3, r0, #1
    4a46:	d1f0      	bne.n	4a2a <_printf_common+0x86>
    4a48:	2001      	movs	r0, #1
    4a4a:	4240      	negs	r0, r0
    4a4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4a4e:	2030      	movs	r0, #48	; 0x30
    4a50:	18e1      	adds	r1, r4, r3
    4a52:	3143      	adds	r1, #67	; 0x43
    4a54:	7008      	strb	r0, [r1, #0]
    4a56:	0021      	movs	r1, r4
    4a58:	1c5a      	adds	r2, r3, #1
    4a5a:	3145      	adds	r1, #69	; 0x45
    4a5c:	7809      	ldrb	r1, [r1, #0]
    4a5e:	18a2      	adds	r2, r4, r2
    4a60:	3243      	adds	r2, #67	; 0x43
    4a62:	3302      	adds	r3, #2
    4a64:	7011      	strb	r1, [r2, #0]
    4a66:	e7c1      	b.n	49ec <_printf_common+0x48>
    4a68:	0022      	movs	r2, r4
    4a6a:	2301      	movs	r3, #1
    4a6c:	321a      	adds	r2, #26
    4a6e:	9901      	ldr	r1, [sp, #4]
    4a70:	9800      	ldr	r0, [sp, #0]
    4a72:	9e08      	ldr	r6, [sp, #32]
    4a74:	47b0      	blx	r6
    4a76:	1c43      	adds	r3, r0, #1
    4a78:	d0e6      	beq.n	4a48 <_printf_common+0xa4>
    4a7a:	3701      	adds	r7, #1
    4a7c:	e7d1      	b.n	4a22 <_printf_common+0x7e>
	...

00004a80 <_printf_i>:
    4a80:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a82:	b08b      	sub	sp, #44	; 0x2c
    4a84:	9206      	str	r2, [sp, #24]
    4a86:	000a      	movs	r2, r1
    4a88:	3243      	adds	r2, #67	; 0x43
    4a8a:	9307      	str	r3, [sp, #28]
    4a8c:	9005      	str	r0, [sp, #20]
    4a8e:	9204      	str	r2, [sp, #16]
    4a90:	7e0a      	ldrb	r2, [r1, #24]
    4a92:	000c      	movs	r4, r1
    4a94:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4a96:	2a6e      	cmp	r2, #110	; 0x6e
    4a98:	d100      	bne.n	4a9c <_printf_i+0x1c>
    4a9a:	e08f      	b.n	4bbc <_printf_i+0x13c>
    4a9c:	d817      	bhi.n	4ace <_printf_i+0x4e>
    4a9e:	2a63      	cmp	r2, #99	; 0x63
    4aa0:	d02c      	beq.n	4afc <_printf_i+0x7c>
    4aa2:	d808      	bhi.n	4ab6 <_printf_i+0x36>
    4aa4:	2a00      	cmp	r2, #0
    4aa6:	d100      	bne.n	4aaa <_printf_i+0x2a>
    4aa8:	e099      	b.n	4bde <_printf_i+0x15e>
    4aaa:	2a58      	cmp	r2, #88	; 0x58
    4aac:	d054      	beq.n	4b58 <_printf_i+0xd8>
    4aae:	0026      	movs	r6, r4
    4ab0:	3642      	adds	r6, #66	; 0x42
    4ab2:	7032      	strb	r2, [r6, #0]
    4ab4:	e029      	b.n	4b0a <_printf_i+0x8a>
    4ab6:	2a64      	cmp	r2, #100	; 0x64
    4ab8:	d001      	beq.n	4abe <_printf_i+0x3e>
    4aba:	2a69      	cmp	r2, #105	; 0x69
    4abc:	d1f7      	bne.n	4aae <_printf_i+0x2e>
    4abe:	6821      	ldr	r1, [r4, #0]
    4ac0:	681a      	ldr	r2, [r3, #0]
    4ac2:	0608      	lsls	r0, r1, #24
    4ac4:	d523      	bpl.n	4b0e <_printf_i+0x8e>
    4ac6:	1d11      	adds	r1, r2, #4
    4ac8:	6019      	str	r1, [r3, #0]
    4aca:	6815      	ldr	r5, [r2, #0]
    4acc:	e025      	b.n	4b1a <_printf_i+0x9a>
    4ace:	2a73      	cmp	r2, #115	; 0x73
    4ad0:	d100      	bne.n	4ad4 <_printf_i+0x54>
    4ad2:	e088      	b.n	4be6 <_printf_i+0x166>
    4ad4:	d808      	bhi.n	4ae8 <_printf_i+0x68>
    4ad6:	2a6f      	cmp	r2, #111	; 0x6f
    4ad8:	d029      	beq.n	4b2e <_printf_i+0xae>
    4ada:	2a70      	cmp	r2, #112	; 0x70
    4adc:	d1e7      	bne.n	4aae <_printf_i+0x2e>
    4ade:	2220      	movs	r2, #32
    4ae0:	6809      	ldr	r1, [r1, #0]
    4ae2:	430a      	orrs	r2, r1
    4ae4:	6022      	str	r2, [r4, #0]
    4ae6:	e003      	b.n	4af0 <_printf_i+0x70>
    4ae8:	2a75      	cmp	r2, #117	; 0x75
    4aea:	d020      	beq.n	4b2e <_printf_i+0xae>
    4aec:	2a78      	cmp	r2, #120	; 0x78
    4aee:	d1de      	bne.n	4aae <_printf_i+0x2e>
    4af0:	0022      	movs	r2, r4
    4af2:	2178      	movs	r1, #120	; 0x78
    4af4:	3245      	adds	r2, #69	; 0x45
    4af6:	7011      	strb	r1, [r2, #0]
    4af8:	4a6c      	ldr	r2, [pc, #432]	; (4cac <_printf_i+0x22c>)
    4afa:	e030      	b.n	4b5e <_printf_i+0xde>
    4afc:	000e      	movs	r6, r1
    4afe:	681a      	ldr	r2, [r3, #0]
    4b00:	3642      	adds	r6, #66	; 0x42
    4b02:	1d11      	adds	r1, r2, #4
    4b04:	6019      	str	r1, [r3, #0]
    4b06:	6813      	ldr	r3, [r2, #0]
    4b08:	7033      	strb	r3, [r6, #0]
    4b0a:	2301      	movs	r3, #1
    4b0c:	e079      	b.n	4c02 <_printf_i+0x182>
    4b0e:	0649      	lsls	r1, r1, #25
    4b10:	d5d9      	bpl.n	4ac6 <_printf_i+0x46>
    4b12:	1d11      	adds	r1, r2, #4
    4b14:	6019      	str	r1, [r3, #0]
    4b16:	2300      	movs	r3, #0
    4b18:	5ed5      	ldrsh	r5, [r2, r3]
    4b1a:	2d00      	cmp	r5, #0
    4b1c:	da03      	bge.n	4b26 <_printf_i+0xa6>
    4b1e:	232d      	movs	r3, #45	; 0x2d
    4b20:	9a04      	ldr	r2, [sp, #16]
    4b22:	426d      	negs	r5, r5
    4b24:	7013      	strb	r3, [r2, #0]
    4b26:	4b62      	ldr	r3, [pc, #392]	; (4cb0 <_printf_i+0x230>)
    4b28:	270a      	movs	r7, #10
    4b2a:	9303      	str	r3, [sp, #12]
    4b2c:	e02f      	b.n	4b8e <_printf_i+0x10e>
    4b2e:	6820      	ldr	r0, [r4, #0]
    4b30:	6819      	ldr	r1, [r3, #0]
    4b32:	0605      	lsls	r5, r0, #24
    4b34:	d503      	bpl.n	4b3e <_printf_i+0xbe>
    4b36:	1d08      	adds	r0, r1, #4
    4b38:	6018      	str	r0, [r3, #0]
    4b3a:	680d      	ldr	r5, [r1, #0]
    4b3c:	e005      	b.n	4b4a <_printf_i+0xca>
    4b3e:	0640      	lsls	r0, r0, #25
    4b40:	d5f9      	bpl.n	4b36 <_printf_i+0xb6>
    4b42:	680d      	ldr	r5, [r1, #0]
    4b44:	1d08      	adds	r0, r1, #4
    4b46:	6018      	str	r0, [r3, #0]
    4b48:	b2ad      	uxth	r5, r5
    4b4a:	4b59      	ldr	r3, [pc, #356]	; (4cb0 <_printf_i+0x230>)
    4b4c:	2708      	movs	r7, #8
    4b4e:	9303      	str	r3, [sp, #12]
    4b50:	2a6f      	cmp	r2, #111	; 0x6f
    4b52:	d018      	beq.n	4b86 <_printf_i+0x106>
    4b54:	270a      	movs	r7, #10
    4b56:	e016      	b.n	4b86 <_printf_i+0x106>
    4b58:	3145      	adds	r1, #69	; 0x45
    4b5a:	700a      	strb	r2, [r1, #0]
    4b5c:	4a54      	ldr	r2, [pc, #336]	; (4cb0 <_printf_i+0x230>)
    4b5e:	9203      	str	r2, [sp, #12]
    4b60:	681a      	ldr	r2, [r3, #0]
    4b62:	6821      	ldr	r1, [r4, #0]
    4b64:	1d10      	adds	r0, r2, #4
    4b66:	6018      	str	r0, [r3, #0]
    4b68:	6815      	ldr	r5, [r2, #0]
    4b6a:	0608      	lsls	r0, r1, #24
    4b6c:	d522      	bpl.n	4bb4 <_printf_i+0x134>
    4b6e:	07cb      	lsls	r3, r1, #31
    4b70:	d502      	bpl.n	4b78 <_printf_i+0xf8>
    4b72:	2320      	movs	r3, #32
    4b74:	4319      	orrs	r1, r3
    4b76:	6021      	str	r1, [r4, #0]
    4b78:	2710      	movs	r7, #16
    4b7a:	2d00      	cmp	r5, #0
    4b7c:	d103      	bne.n	4b86 <_printf_i+0x106>
    4b7e:	2320      	movs	r3, #32
    4b80:	6822      	ldr	r2, [r4, #0]
    4b82:	439a      	bics	r2, r3
    4b84:	6022      	str	r2, [r4, #0]
    4b86:	0023      	movs	r3, r4
    4b88:	2200      	movs	r2, #0
    4b8a:	3343      	adds	r3, #67	; 0x43
    4b8c:	701a      	strb	r2, [r3, #0]
    4b8e:	6863      	ldr	r3, [r4, #4]
    4b90:	60a3      	str	r3, [r4, #8]
    4b92:	2b00      	cmp	r3, #0
    4b94:	db5c      	blt.n	4c50 <_printf_i+0x1d0>
    4b96:	2204      	movs	r2, #4
    4b98:	6821      	ldr	r1, [r4, #0]
    4b9a:	4391      	bics	r1, r2
    4b9c:	6021      	str	r1, [r4, #0]
    4b9e:	2d00      	cmp	r5, #0
    4ba0:	d158      	bne.n	4c54 <_printf_i+0x1d4>
    4ba2:	9e04      	ldr	r6, [sp, #16]
    4ba4:	2b00      	cmp	r3, #0
    4ba6:	d064      	beq.n	4c72 <_printf_i+0x1f2>
    4ba8:	0026      	movs	r6, r4
    4baa:	9b03      	ldr	r3, [sp, #12]
    4bac:	3642      	adds	r6, #66	; 0x42
    4bae:	781b      	ldrb	r3, [r3, #0]
    4bb0:	7033      	strb	r3, [r6, #0]
    4bb2:	e05e      	b.n	4c72 <_printf_i+0x1f2>
    4bb4:	0648      	lsls	r0, r1, #25
    4bb6:	d5da      	bpl.n	4b6e <_printf_i+0xee>
    4bb8:	b2ad      	uxth	r5, r5
    4bba:	e7d8      	b.n	4b6e <_printf_i+0xee>
    4bbc:	6809      	ldr	r1, [r1, #0]
    4bbe:	681a      	ldr	r2, [r3, #0]
    4bc0:	0608      	lsls	r0, r1, #24
    4bc2:	d505      	bpl.n	4bd0 <_printf_i+0x150>
    4bc4:	1d11      	adds	r1, r2, #4
    4bc6:	6019      	str	r1, [r3, #0]
    4bc8:	6813      	ldr	r3, [r2, #0]
    4bca:	6962      	ldr	r2, [r4, #20]
    4bcc:	601a      	str	r2, [r3, #0]
    4bce:	e006      	b.n	4bde <_printf_i+0x15e>
    4bd0:	0649      	lsls	r1, r1, #25
    4bd2:	d5f7      	bpl.n	4bc4 <_printf_i+0x144>
    4bd4:	1d11      	adds	r1, r2, #4
    4bd6:	6019      	str	r1, [r3, #0]
    4bd8:	6813      	ldr	r3, [r2, #0]
    4bda:	8aa2      	ldrh	r2, [r4, #20]
    4bdc:	801a      	strh	r2, [r3, #0]
    4bde:	2300      	movs	r3, #0
    4be0:	9e04      	ldr	r6, [sp, #16]
    4be2:	6123      	str	r3, [r4, #16]
    4be4:	e054      	b.n	4c90 <_printf_i+0x210>
    4be6:	681a      	ldr	r2, [r3, #0]
    4be8:	1d11      	adds	r1, r2, #4
    4bea:	6019      	str	r1, [r3, #0]
    4bec:	6816      	ldr	r6, [r2, #0]
    4bee:	2100      	movs	r1, #0
    4bf0:	6862      	ldr	r2, [r4, #4]
    4bf2:	0030      	movs	r0, r6
    4bf4:	f000 f91a 	bl	4e2c <memchr>
    4bf8:	2800      	cmp	r0, #0
    4bfa:	d001      	beq.n	4c00 <_printf_i+0x180>
    4bfc:	1b80      	subs	r0, r0, r6
    4bfe:	6060      	str	r0, [r4, #4]
    4c00:	6863      	ldr	r3, [r4, #4]
    4c02:	6123      	str	r3, [r4, #16]
    4c04:	2300      	movs	r3, #0
    4c06:	9a04      	ldr	r2, [sp, #16]
    4c08:	7013      	strb	r3, [r2, #0]
    4c0a:	e041      	b.n	4c90 <_printf_i+0x210>
    4c0c:	6923      	ldr	r3, [r4, #16]
    4c0e:	0032      	movs	r2, r6
    4c10:	9906      	ldr	r1, [sp, #24]
    4c12:	9805      	ldr	r0, [sp, #20]
    4c14:	9d07      	ldr	r5, [sp, #28]
    4c16:	47a8      	blx	r5
    4c18:	1c43      	adds	r3, r0, #1
    4c1a:	d043      	beq.n	4ca4 <_printf_i+0x224>
    4c1c:	6823      	ldr	r3, [r4, #0]
    4c1e:	2500      	movs	r5, #0
    4c20:	079b      	lsls	r3, r3, #30
    4c22:	d40f      	bmi.n	4c44 <_printf_i+0x1c4>
    4c24:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4c26:	68e0      	ldr	r0, [r4, #12]
    4c28:	4298      	cmp	r0, r3
    4c2a:	da3d      	bge.n	4ca8 <_printf_i+0x228>
    4c2c:	0018      	movs	r0, r3
    4c2e:	e03b      	b.n	4ca8 <_printf_i+0x228>
    4c30:	0022      	movs	r2, r4
    4c32:	2301      	movs	r3, #1
    4c34:	3219      	adds	r2, #25
    4c36:	9906      	ldr	r1, [sp, #24]
    4c38:	9805      	ldr	r0, [sp, #20]
    4c3a:	9e07      	ldr	r6, [sp, #28]
    4c3c:	47b0      	blx	r6
    4c3e:	1c43      	adds	r3, r0, #1
    4c40:	d030      	beq.n	4ca4 <_printf_i+0x224>
    4c42:	3501      	adds	r5, #1
    4c44:	68e3      	ldr	r3, [r4, #12]
    4c46:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4c48:	1a9b      	subs	r3, r3, r2
    4c4a:	429d      	cmp	r5, r3
    4c4c:	dbf0      	blt.n	4c30 <_printf_i+0x1b0>
    4c4e:	e7e9      	b.n	4c24 <_printf_i+0x1a4>
    4c50:	2d00      	cmp	r5, #0
    4c52:	d0a9      	beq.n	4ba8 <_printf_i+0x128>
    4c54:	9e04      	ldr	r6, [sp, #16]
    4c56:	0028      	movs	r0, r5
    4c58:	0039      	movs	r1, r7
    4c5a:	f7fd f801 	bl	1c60 <__aeabi_uidivmod>
    4c5e:	9b03      	ldr	r3, [sp, #12]
    4c60:	3e01      	subs	r6, #1
    4c62:	5c5b      	ldrb	r3, [r3, r1]
    4c64:	0028      	movs	r0, r5
    4c66:	7033      	strb	r3, [r6, #0]
    4c68:	0039      	movs	r1, r7
    4c6a:	f7fc ff73 	bl	1b54 <__udivsi3>
    4c6e:	1e05      	subs	r5, r0, #0
    4c70:	d1f1      	bne.n	4c56 <_printf_i+0x1d6>
    4c72:	2f08      	cmp	r7, #8
    4c74:	d109      	bne.n	4c8a <_printf_i+0x20a>
    4c76:	6823      	ldr	r3, [r4, #0]
    4c78:	07db      	lsls	r3, r3, #31
    4c7a:	d506      	bpl.n	4c8a <_printf_i+0x20a>
    4c7c:	6863      	ldr	r3, [r4, #4]
    4c7e:	6922      	ldr	r2, [r4, #16]
    4c80:	4293      	cmp	r3, r2
    4c82:	dc02      	bgt.n	4c8a <_printf_i+0x20a>
    4c84:	2330      	movs	r3, #48	; 0x30
    4c86:	3e01      	subs	r6, #1
    4c88:	7033      	strb	r3, [r6, #0]
    4c8a:	9b04      	ldr	r3, [sp, #16]
    4c8c:	1b9b      	subs	r3, r3, r6
    4c8e:	6123      	str	r3, [r4, #16]
    4c90:	9b07      	ldr	r3, [sp, #28]
    4c92:	aa09      	add	r2, sp, #36	; 0x24
    4c94:	9300      	str	r3, [sp, #0]
    4c96:	0021      	movs	r1, r4
    4c98:	9b06      	ldr	r3, [sp, #24]
    4c9a:	9805      	ldr	r0, [sp, #20]
    4c9c:	f7ff fe82 	bl	49a4 <_printf_common>
    4ca0:	1c43      	adds	r3, r0, #1
    4ca2:	d1b3      	bne.n	4c0c <_printf_i+0x18c>
    4ca4:	2001      	movs	r0, #1
    4ca6:	4240      	negs	r0, r0
    4ca8:	b00b      	add	sp, #44	; 0x2c
    4caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4cac:	000051a2 	.word	0x000051a2
    4cb0:	00005191 	.word	0x00005191

00004cb4 <_sbrk_r>:
    4cb4:	2300      	movs	r3, #0
    4cb6:	b570      	push	{r4, r5, r6, lr}
    4cb8:	4c06      	ldr	r4, [pc, #24]	; (4cd4 <_sbrk_r+0x20>)
    4cba:	0005      	movs	r5, r0
    4cbc:	0008      	movs	r0, r1
    4cbe:	6023      	str	r3, [r4, #0]
    4cc0:	f7fc f810 	bl	ce4 <_sbrk>
    4cc4:	1c43      	adds	r3, r0, #1
    4cc6:	d103      	bne.n	4cd0 <_sbrk_r+0x1c>
    4cc8:	6823      	ldr	r3, [r4, #0]
    4cca:	2b00      	cmp	r3, #0
    4ccc:	d000      	beq.n	4cd0 <_sbrk_r+0x1c>
    4cce:	602b      	str	r3, [r5, #0]
    4cd0:	bd70      	pop	{r4, r5, r6, pc}
    4cd2:	46c0      	nop			; (mov r8, r8)
    4cd4:	20000134 	.word	0x20000134

00004cd8 <__sread>:
    4cd8:	b570      	push	{r4, r5, r6, lr}
    4cda:	000c      	movs	r4, r1
    4cdc:	250e      	movs	r5, #14
    4cde:	5f49      	ldrsh	r1, [r1, r5]
    4ce0:	f000 f8f2 	bl	4ec8 <_read_r>
    4ce4:	2800      	cmp	r0, #0
    4ce6:	db03      	blt.n	4cf0 <__sread+0x18>
    4ce8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    4cea:	181b      	adds	r3, r3, r0
    4cec:	6563      	str	r3, [r4, #84]	; 0x54
    4cee:	bd70      	pop	{r4, r5, r6, pc}
    4cf0:	89a3      	ldrh	r3, [r4, #12]
    4cf2:	4a02      	ldr	r2, [pc, #8]	; (4cfc <__sread+0x24>)
    4cf4:	4013      	ands	r3, r2
    4cf6:	81a3      	strh	r3, [r4, #12]
    4cf8:	e7f9      	b.n	4cee <__sread+0x16>
    4cfa:	46c0      	nop			; (mov r8, r8)
    4cfc:	ffffefff 	.word	0xffffefff

00004d00 <__swrite>:
    4d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d02:	001f      	movs	r7, r3
    4d04:	898b      	ldrh	r3, [r1, #12]
    4d06:	0005      	movs	r5, r0
    4d08:	000c      	movs	r4, r1
    4d0a:	0016      	movs	r6, r2
    4d0c:	05db      	lsls	r3, r3, #23
    4d0e:	d505      	bpl.n	4d1c <__swrite+0x1c>
    4d10:	230e      	movs	r3, #14
    4d12:	5ec9      	ldrsh	r1, [r1, r3]
    4d14:	2200      	movs	r2, #0
    4d16:	2302      	movs	r3, #2
    4d18:	f000 f874 	bl	4e04 <_lseek_r>
    4d1c:	89a3      	ldrh	r3, [r4, #12]
    4d1e:	4a05      	ldr	r2, [pc, #20]	; (4d34 <__swrite+0x34>)
    4d20:	0028      	movs	r0, r5
    4d22:	4013      	ands	r3, r2
    4d24:	81a3      	strh	r3, [r4, #12]
    4d26:	0032      	movs	r2, r6
    4d28:	230e      	movs	r3, #14
    4d2a:	5ee1      	ldrsh	r1, [r4, r3]
    4d2c:	003b      	movs	r3, r7
    4d2e:	f000 f81f 	bl	4d70 <_write_r>
    4d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4d34:	ffffefff 	.word	0xffffefff

00004d38 <__sseek>:
    4d38:	b570      	push	{r4, r5, r6, lr}
    4d3a:	000c      	movs	r4, r1
    4d3c:	250e      	movs	r5, #14
    4d3e:	5f49      	ldrsh	r1, [r1, r5]
    4d40:	f000 f860 	bl	4e04 <_lseek_r>
    4d44:	89a3      	ldrh	r3, [r4, #12]
    4d46:	1c42      	adds	r2, r0, #1
    4d48:	d103      	bne.n	4d52 <__sseek+0x1a>
    4d4a:	4a05      	ldr	r2, [pc, #20]	; (4d60 <__sseek+0x28>)
    4d4c:	4013      	ands	r3, r2
    4d4e:	81a3      	strh	r3, [r4, #12]
    4d50:	bd70      	pop	{r4, r5, r6, pc}
    4d52:	2280      	movs	r2, #128	; 0x80
    4d54:	0152      	lsls	r2, r2, #5
    4d56:	4313      	orrs	r3, r2
    4d58:	81a3      	strh	r3, [r4, #12]
    4d5a:	6560      	str	r0, [r4, #84]	; 0x54
    4d5c:	e7f8      	b.n	4d50 <__sseek+0x18>
    4d5e:	46c0      	nop			; (mov r8, r8)
    4d60:	ffffefff 	.word	0xffffefff

00004d64 <__sclose>:
    4d64:	b510      	push	{r4, lr}
    4d66:	230e      	movs	r3, #14
    4d68:	5ec9      	ldrsh	r1, [r1, r3]
    4d6a:	f000 f815 	bl	4d98 <_close_r>
    4d6e:	bd10      	pop	{r4, pc}

00004d70 <_write_r>:
    4d70:	b570      	push	{r4, r5, r6, lr}
    4d72:	0005      	movs	r5, r0
    4d74:	0008      	movs	r0, r1
    4d76:	0011      	movs	r1, r2
    4d78:	2200      	movs	r2, #0
    4d7a:	4c06      	ldr	r4, [pc, #24]	; (4d94 <_write_r+0x24>)
    4d7c:	6022      	str	r2, [r4, #0]
    4d7e:	001a      	movs	r2, r3
    4d80:	f7fc fe82 	bl	1a88 <_write>
    4d84:	1c43      	adds	r3, r0, #1
    4d86:	d103      	bne.n	4d90 <_write_r+0x20>
    4d88:	6823      	ldr	r3, [r4, #0]
    4d8a:	2b00      	cmp	r3, #0
    4d8c:	d000      	beq.n	4d90 <_write_r+0x20>
    4d8e:	602b      	str	r3, [r5, #0]
    4d90:	bd70      	pop	{r4, r5, r6, pc}
    4d92:	46c0      	nop			; (mov r8, r8)
    4d94:	20000134 	.word	0x20000134

00004d98 <_close_r>:
    4d98:	2300      	movs	r3, #0
    4d9a:	b570      	push	{r4, r5, r6, lr}
    4d9c:	4c06      	ldr	r4, [pc, #24]	; (4db8 <_close_r+0x20>)
    4d9e:	0005      	movs	r5, r0
    4da0:	0008      	movs	r0, r1
    4da2:	6023      	str	r3, [r4, #0]
    4da4:	f7fb ffb0 	bl	d08 <_close>
    4da8:	1c43      	adds	r3, r0, #1
    4daa:	d103      	bne.n	4db4 <_close_r+0x1c>
    4dac:	6823      	ldr	r3, [r4, #0]
    4dae:	2b00      	cmp	r3, #0
    4db0:	d000      	beq.n	4db4 <_close_r+0x1c>
    4db2:	602b      	str	r3, [r5, #0]
    4db4:	bd70      	pop	{r4, r5, r6, pc}
    4db6:	46c0      	nop			; (mov r8, r8)
    4db8:	20000134 	.word	0x20000134

00004dbc <_fstat_r>:
    4dbc:	2300      	movs	r3, #0
    4dbe:	b570      	push	{r4, r5, r6, lr}
    4dc0:	4c06      	ldr	r4, [pc, #24]	; (4ddc <_fstat_r+0x20>)
    4dc2:	0005      	movs	r5, r0
    4dc4:	0008      	movs	r0, r1
    4dc6:	0011      	movs	r1, r2
    4dc8:	6023      	str	r3, [r4, #0]
    4dca:	f7fb ffa0 	bl	d0e <_fstat>
    4dce:	1c43      	adds	r3, r0, #1
    4dd0:	d103      	bne.n	4dda <_fstat_r+0x1e>
    4dd2:	6823      	ldr	r3, [r4, #0]
    4dd4:	2b00      	cmp	r3, #0
    4dd6:	d000      	beq.n	4dda <_fstat_r+0x1e>
    4dd8:	602b      	str	r3, [r5, #0]
    4dda:	bd70      	pop	{r4, r5, r6, pc}
    4ddc:	20000134 	.word	0x20000134

00004de0 <_isatty_r>:
    4de0:	2300      	movs	r3, #0
    4de2:	b570      	push	{r4, r5, r6, lr}
    4de4:	4c06      	ldr	r4, [pc, #24]	; (4e00 <_isatty_r+0x20>)
    4de6:	0005      	movs	r5, r0
    4de8:	0008      	movs	r0, r1
    4dea:	6023      	str	r3, [r4, #0]
    4dec:	f7fb ff94 	bl	d18 <_isatty>
    4df0:	1c43      	adds	r3, r0, #1
    4df2:	d103      	bne.n	4dfc <_isatty_r+0x1c>
    4df4:	6823      	ldr	r3, [r4, #0]
    4df6:	2b00      	cmp	r3, #0
    4df8:	d000      	beq.n	4dfc <_isatty_r+0x1c>
    4dfa:	602b      	str	r3, [r5, #0]
    4dfc:	bd70      	pop	{r4, r5, r6, pc}
    4dfe:	46c0      	nop			; (mov r8, r8)
    4e00:	20000134 	.word	0x20000134

00004e04 <_lseek_r>:
    4e04:	b570      	push	{r4, r5, r6, lr}
    4e06:	0005      	movs	r5, r0
    4e08:	0008      	movs	r0, r1
    4e0a:	0011      	movs	r1, r2
    4e0c:	2200      	movs	r2, #0
    4e0e:	4c06      	ldr	r4, [pc, #24]	; (4e28 <_lseek_r+0x24>)
    4e10:	6022      	str	r2, [r4, #0]
    4e12:	001a      	movs	r2, r3
    4e14:	f7fb ff82 	bl	d1c <_lseek>
    4e18:	1c43      	adds	r3, r0, #1
    4e1a:	d103      	bne.n	4e24 <_lseek_r+0x20>
    4e1c:	6823      	ldr	r3, [r4, #0]
    4e1e:	2b00      	cmp	r3, #0
    4e20:	d000      	beq.n	4e24 <_lseek_r+0x20>
    4e22:	602b      	str	r3, [r5, #0]
    4e24:	bd70      	pop	{r4, r5, r6, pc}
    4e26:	46c0      	nop			; (mov r8, r8)
    4e28:	20000134 	.word	0x20000134

00004e2c <memchr>:
    4e2c:	b2c9      	uxtb	r1, r1
    4e2e:	1882      	adds	r2, r0, r2
    4e30:	4290      	cmp	r0, r2
    4e32:	d101      	bne.n	4e38 <memchr+0xc>
    4e34:	2000      	movs	r0, #0
    4e36:	4770      	bx	lr
    4e38:	7803      	ldrb	r3, [r0, #0]
    4e3a:	428b      	cmp	r3, r1
    4e3c:	d0fb      	beq.n	4e36 <memchr+0xa>
    4e3e:	3001      	adds	r0, #1
    4e40:	e7f6      	b.n	4e30 <memchr+0x4>

00004e42 <memcpy>:
    4e42:	2300      	movs	r3, #0
    4e44:	b510      	push	{r4, lr}
    4e46:	429a      	cmp	r2, r3
    4e48:	d100      	bne.n	4e4c <memcpy+0xa>
    4e4a:	bd10      	pop	{r4, pc}
    4e4c:	5ccc      	ldrb	r4, [r1, r3]
    4e4e:	54c4      	strb	r4, [r0, r3]
    4e50:	3301      	adds	r3, #1
    4e52:	e7f8      	b.n	4e46 <memcpy+0x4>

00004e54 <memmove>:
    4e54:	b510      	push	{r4, lr}
    4e56:	4288      	cmp	r0, r1
    4e58:	d902      	bls.n	4e60 <memmove+0xc>
    4e5a:	188b      	adds	r3, r1, r2
    4e5c:	4298      	cmp	r0, r3
    4e5e:	d308      	bcc.n	4e72 <memmove+0x1e>
    4e60:	2300      	movs	r3, #0
    4e62:	429a      	cmp	r2, r3
    4e64:	d007      	beq.n	4e76 <memmove+0x22>
    4e66:	5ccc      	ldrb	r4, [r1, r3]
    4e68:	54c4      	strb	r4, [r0, r3]
    4e6a:	3301      	adds	r3, #1
    4e6c:	e7f9      	b.n	4e62 <memmove+0xe>
    4e6e:	5c8b      	ldrb	r3, [r1, r2]
    4e70:	5483      	strb	r3, [r0, r2]
    4e72:	3a01      	subs	r2, #1
    4e74:	d2fb      	bcs.n	4e6e <memmove+0x1a>
    4e76:	bd10      	pop	{r4, pc}

00004e78 <__malloc_lock>:
    4e78:	4770      	bx	lr

00004e7a <__malloc_unlock>:
    4e7a:	4770      	bx	lr

00004e7c <_realloc_r>:
    4e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e7e:	0007      	movs	r7, r0
    4e80:	000d      	movs	r5, r1
    4e82:	0016      	movs	r6, r2
    4e84:	2900      	cmp	r1, #0
    4e86:	d105      	bne.n	4e94 <_realloc_r+0x18>
    4e88:	0011      	movs	r1, r2
    4e8a:	f7ff fa83 	bl	4394 <_malloc_r>
    4e8e:	0004      	movs	r4, r0
    4e90:	0020      	movs	r0, r4
    4e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4e94:	2a00      	cmp	r2, #0
    4e96:	d103      	bne.n	4ea0 <_realloc_r+0x24>
    4e98:	f7ff fa32 	bl	4300 <_free_r>
    4e9c:	0034      	movs	r4, r6
    4e9e:	e7f7      	b.n	4e90 <_realloc_r+0x14>
    4ea0:	f000 f826 	bl	4ef0 <_malloc_usable_size_r>
    4ea4:	002c      	movs	r4, r5
    4ea6:	4286      	cmp	r6, r0
    4ea8:	d9f2      	bls.n	4e90 <_realloc_r+0x14>
    4eaa:	0031      	movs	r1, r6
    4eac:	0038      	movs	r0, r7
    4eae:	f7ff fa71 	bl	4394 <_malloc_r>
    4eb2:	1e04      	subs	r4, r0, #0
    4eb4:	d0ec      	beq.n	4e90 <_realloc_r+0x14>
    4eb6:	0029      	movs	r1, r5
    4eb8:	0032      	movs	r2, r6
    4eba:	f7ff ffc2 	bl	4e42 <memcpy>
    4ebe:	0029      	movs	r1, r5
    4ec0:	0038      	movs	r0, r7
    4ec2:	f7ff fa1d 	bl	4300 <_free_r>
    4ec6:	e7e3      	b.n	4e90 <_realloc_r+0x14>

00004ec8 <_read_r>:
    4ec8:	b570      	push	{r4, r5, r6, lr}
    4eca:	0005      	movs	r5, r0
    4ecc:	0008      	movs	r0, r1
    4ece:	0011      	movs	r1, r2
    4ed0:	2200      	movs	r2, #0
    4ed2:	4c06      	ldr	r4, [pc, #24]	; (4eec <_read_r+0x24>)
    4ed4:	6022      	str	r2, [r4, #0]
    4ed6:	001a      	movs	r2, r3
    4ed8:	f7fc fdc2 	bl	1a60 <_read>
    4edc:	1c43      	adds	r3, r0, #1
    4ede:	d103      	bne.n	4ee8 <_read_r+0x20>
    4ee0:	6823      	ldr	r3, [r4, #0]
    4ee2:	2b00      	cmp	r3, #0
    4ee4:	d000      	beq.n	4ee8 <_read_r+0x20>
    4ee6:	602b      	str	r3, [r5, #0]
    4ee8:	bd70      	pop	{r4, r5, r6, pc}
    4eea:	46c0      	nop			; (mov r8, r8)
    4eec:	20000134 	.word	0x20000134

00004ef0 <_malloc_usable_size_r>:
    4ef0:	1f0b      	subs	r3, r1, #4
    4ef2:	681b      	ldr	r3, [r3, #0]
    4ef4:	1f18      	subs	r0, r3, #4
    4ef6:	2b00      	cmp	r3, #0
    4ef8:	da01      	bge.n	4efe <_malloc_usable_size_r+0xe>
    4efa:	580b      	ldr	r3, [r1, r0]
    4efc:	18c0      	adds	r0, r0, r3
    4efe:	4770      	bx	lr

00004f00 <at30tse75x_interface>:
    4f00:	0115 0000 2e2e 682f 6c61 732f 6372 682f     ....../hal/src/h
    4f10:	6c61 615f 6364 615f 7973 636e 632e 0000     al_adc_async.c..
    4f20:	2e2e 682f 6c61 732f 6372 682f 6c61 695f     ../hal/src/hal_i
    4f30:	6332 6d5f 735f 6e79 2e63 0063 2e2e 682f     2c_m_sync.c.../h
    4f40:	6c61 732f 6372 682f 6c61 695f 2e6f 0063     al/src/hal_io.c.
    4f50:	2e2e 682f 6c61 732f 6372 682f 6c61 755f     ../hal/src/hal_u
    4f60:	6173 7472 735f 6e79 2e63 0063 2e2e 682f     sart_sync.c.../h
    4f70:	6c61 752f 6974 736c 732f 6372 752f 6974     al/utils/src/uti
    4f80:	736c 725f 6e69 6267 6675 6566 2e72 0063     ls_ringbuffer.c.

00004f90 <_adcs>:
    4f90:	0200 0000 0000 0030 0000 0000 1906 0000     ......0.........
	...
    4fac:	2e2e 682f 6c70 612f 6364 682f 6c70 615f     ../hpl/adc/hpl_a
    4fbc:	6364 632e 0000 0000                         dc.c....

00004fc4 <_usarts>:
    4fc4:	0000 0000 0004 4010 0000 0003 b15b 0000     .......@....[...
    4fd4:	0000 0000                                   ....

00004fd8 <_i2cms>:
    4fd8:	0001 0000 0014 0020 0100 0000 00ff 0000     ...... .........
    4fe8:	0000 00d7 4240 000f                         ....@B..

00004ff0 <_i2css>:
	...

00005000 <sercomspi_regs>:
	...
    5014:	2e2e 682f 6c70 732f 7265 6f63 2f6d 7068     ../hpl/sercom/hp
    5024:	5f6c 6573 6372 6d6f 632e 0000 6c49 6d75     l_sercom.c..Ilum
    5034:	6e69 6e61 6963 3a61 2520 2073 756c 0d78     inancia: %s lux.
    5044:	000a 0000 6554 706d 7265 7461 7275 3a61     ....Temperatura:
    5054:	2520 2064 0d43 000a 1f9c 0000 1eec 0000      %d C...........
    5064:	1eec 0000 1eea 0000 1f8e 0000 1f8e 0000     ................
    5074:	1f84 0000 1eea 0000 1f8e 0000 1f84 0000     ................
    5084:	1f8e 0000 1eea 0000 1f94 0000 1f94 0000     ................
    5094:	1f94 0000 2024 0000 274c 0000 272e 0000     ....$ ..L'...'..
    50a4:	26e8 0000 2606 0000 26e8 0000 2720 0000     .&...&...&.. '..
    50b4:	26e8 0000 2606 0000 272e 0000 272e 0000     .&...&...'...'..
    50c4:	2720 0000 2606 0000 25fe 0000 25fe 0000      '...&...%...%..
    50d4:	25fe 0000 2964 0000 2dac 0000 2c6c 0000     .%..d)...-..l,..
    50e4:	2c6c 0000 2c68 0000 2d84 0000 2d84 0000     l,..h,...-...-..
    50f4:	2d76 0000 2c68 0000 2d84 0000 2d76 0000     v-..h,...-..v-..
    5104:	2d84 0000 2c68 0000 2d8c 0000 2d8c 0000     .-..h,...-...-..
    5114:	2d8c 0000 2f90 0000                         .-.../..

0000511c <_global_impure_ptr>:
    511c:	0004 2000                                   ... 

00005120 <__sf_fake_stderr>:
	...

00005140 <__sf_fake_stdin>:
	...

00005160 <__sf_fake_stdout>:
	...
    5180:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    5190:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    51a0:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    51b0:	6665 0000                                   ef..

000051b4 <_init>:
    51b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    51b6:	46c0      	nop			; (mov r8, r8)
    51b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    51ba:	bc08      	pop	{r3}
    51bc:	469e      	mov	lr, r3
    51be:	4770      	bx	lr

000051c0 <__init_array_start>:
    51c0:	000000dd 	.word	0x000000dd

000051c4 <_fini>:
    51c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    51c6:	46c0      	nop			; (mov r8, r8)
    51c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    51ca:	bc08      	pop	{r3}
    51cc:	469e      	mov	lr, r3
    51ce:	4770      	bx	lr

000051d0 <__fini_array_start>:
    51d0:	000000b5 	.word	0x000000b5
