
raspbian-preinstalled/speaker-test:     file format elf32-littlearm


Disassembly of section .init:

000113ac <.init>:
   113ac:	push	{r3, lr}
   113b0:	bl	12b04 <snd_pcm_sw_params_set_start_threshold@plt+0x139c>
   113b4:	pop	{r3, pc}

Disassembly of section .plt:

000113b8 <open@plt-0x14>:
   113b8:	push	{lr}		; (str lr, [sp, #-4]!)
   113bc:	ldr	lr, [pc, #4]	; 113c8 <open@plt-0x4>
   113c0:	add	lr, pc, lr
   113c4:	ldr	pc, [lr, #8]!
   113c8:	andeq	r4, r1, ip, ror #21

000113cc <open@plt>:
   113cc:	add	ip, pc, #0, 12
   113d0:	add	ip, ip, #20, 20	; 0x14000
   113d4:	ldr	pc, [ip, #2796]!	; 0xaec

000113d8 <snd_pcm_get_chmap@plt>:
   113d8:	add	ip, pc, #0, 12
   113dc:	add	ip, ip, #20, 20	; 0x14000
   113e0:	ldr	pc, [ip, #2788]!	; 0xae4

000113e4 <qsort@plt>:
   113e4:	add	ip, pc, #0, 12
   113e8:	add	ip, ip, #20, 20	; 0x14000
   113ec:	ldr	pc, [ip, #2780]!	; 0xadc

000113f0 <snd_pcm_hw_params_any@plt>:
   113f0:	add	ip, pc, #0, 12
   113f4:	add	ip, ip, #20, 20	; 0x14000
   113f8:	ldr	pc, [ip, #2772]!	; 0xad4

000113fc <snd_output_close@plt>:
   113fc:	add	ip, pc, #0, 12
   11400:	add	ip, ip, #20, 20	; 0x14000
   11404:	ldr	pc, [ip, #2764]!	; 0xacc

00011408 <snd_pcm_close@plt>:
   11408:	add	ip, pc, #0, 12
   1140c:	add	ip, ip, #20, 20	; 0x14000
   11410:	ldr	pc, [ip, #2756]!	; 0xac4

00011414 <abort@plt>:
   11414:	add	ip, pc, #0, 12
   11418:	add	ip, ip, #20, 20	; 0x14000
   1141c:	ldr	pc, [ip, #2748]!	; 0xabc

00011420 <snd_pcm_frames_to_bytes@plt>:
   11420:	add	ip, pc, #0, 12
   11424:	add	ip, ip, #20, 20	; 0x14000
   11428:	ldr	pc, [ip, #2740]!	; 0xab4

0001142c <__libc_start_main@plt>:
   1142c:	add	ip, pc, #0, 12
   11430:	add	ip, ip, #20, 20	; 0x14000
   11434:	ldr	pc, [ip, #2732]!	; 0xaac

00011438 <signal@plt>:
   11438:	add	ip, pc, #0, 12
   1143c:	add	ip, ip, #20, 20	; 0x14000
   11440:	ldr	pc, [ip, #2724]!	; 0xaa4

00011444 <snd_pcm_hw_params_get_buffer_size_max@plt>:
   11444:	add	ip, pc, #0, 12
   11448:	add	ip, ip, #20, 20	; 0x14000
   1144c:	ldr	pc, [ip, #2716]!	; 0xa9c

00011450 <__gmon_start__@plt>:
   11450:	add	ip, pc, #0, 12
   11454:	add	ip, ip, #20, 20	; 0x14000
   11458:	ldr	pc, [ip, #2708]!	; 0xa94

0001145c <snd_pcm_dump@plt>:
   1145c:	add	ip, pc, #0, 12
   11460:	add	ip, ip, #20, 20	; 0x14000
   11464:	ldr	pc, [ip, #2700]!	; 0xa8c

00011468 <snd_pcm_hw_params_set_period_time_near@plt>:
   11468:	add	ip, pc, #0, 12
   1146c:	add	ip, ip, #20, 20	; 0x14000
   11470:	ldr	pc, [ip, #2692]!	; 0xa84

00011474 <snd_pcm_prepare@plt>:
   11474:	add	ip, pc, #0, 12
   11478:	add	ip, ip, #20, 20	; 0x14000
   1147c:	ldr	pc, [ip, #2684]!	; 0xa7c

00011480 <snd_pcm_sw_params_sizeof@plt>:
   11480:	add	ip, pc, #0, 12
   11484:	add	ip, ip, #20, 20	; 0x14000
   11488:	ldr	pc, [ip, #2676]!	; 0xa74

0001148c <fclose@plt>:
   1148c:	add	ip, pc, #0, 12
   11490:	add	ip, ip, #20, 20	; 0x14000
   11494:	ldr	pc, [ip, #2668]!	; 0xa6c

00011498 <__printf_chk@plt>:
   11498:	add	ip, pc, #0, 12
   1149c:	add	ip, ip, #20, 20	; 0x14000
   114a0:	ldr	pc, [ip, #2660]!	; 0xa64

000114a4 <strtod@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #20, 20	; 0x14000
   114ac:	ldr	pc, [ip, #2652]!	; 0xa5c

000114b0 <calloc@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #20, 20	; 0x14000
   114b8:	ldr	pc, [ip, #2644]!	; 0xa54

000114bc <fopen@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #20, 20	; 0x14000
   114c4:	ldr	pc, [ip, #2636]!	; 0xa4c

000114c8 <snd_pcm_hw_params_get_period_size@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #20, 20	; 0x14000
   114d0:	ldr	pc, [ip, #2628]!	; 0xa44

000114d4 <memset@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #20, 20	; 0x14000
   114dc:	ldr	pc, [ip, #2620]!	; 0xa3c

000114e0 <snd_pcm_drain@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #20, 20	; 0x14000
   114e8:	ldr	pc, [ip, #2612]!	; 0xa34

000114ec <snd_pcm_hw_params_set_rate@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #20, 20	; 0x14000
   114f4:	ldr	pc, [ip, #2604]!	; 0xa2c

000114f8 <snd_pcm_hw_params@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #20, 20	; 0x14000
   11500:	ldr	pc, [ip, #2596]!	; 0xa24

00011504 <snd_pcm_sw_params_set_avail_min@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #20, 20	; 0x14000
   1150c:	ldr	pc, [ip, #2588]!	; 0xa1c

00011510 <snd_pcm_hw_params_sizeof@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #20, 20	; 0x14000
   11518:	ldr	pc, [ip, #2580]!	; 0xa14

0001151c <snd_pcm_hw_params_set_periods_near@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #20, 20	; 0x14000
   11524:	ldr	pc, [ip, #2572]!	; 0xa0c

00011528 <snd_pcm_format_value@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #20, 20	; 0x14000
   11530:	ldr	pc, [ip, #2564]!	; 0xa04

00011534 <snd_pcm_open@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #20, 20	; 0x14000
   1153c:	ldr	pc, [ip, #2556]!	; 0x9fc

00011540 <snd_pcm_bytes_to_frames@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #20, 20	; 0x14000
   11548:	ldr	pc, [ip, #2548]!	; 0x9f4

0001154c <free@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #20, 20	; 0x14000
   11554:	ldr	pc, [ip, #2540]!	; 0x9ec

00011558 <read@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #20, 20	; 0x14000
   11560:	ldr	pc, [ip, #2532]!	; 0x9e4

00011564 <getopt_long@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #20, 20	; 0x14000
   1156c:	ldr	pc, [ip, #2524]!	; 0x9dc

00011570 <dcgettext@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #20, 20	; 0x14000
   11578:	ldr	pc, [ip, #2516]!	; 0x9d4

0001157c <gettimeofday@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #20, 20	; 0x14000
   11584:	ldr	pc, [ip, #2508]!	; 0x9cc

00011588 <fseek@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #20, 20	; 0x14000
   11590:	ldr	pc, [ip, #2500]!	; 0x9c4

00011594 <snd_pcm_sw_params@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #20, 20	; 0x14000
   1159c:	ldr	pc, [ip, #2492]!	; 0x9bc

000115a0 <snd_pcm_hw_params_get_period_size_max@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #20, 20	; 0x14000
   115a8:	ldr	pc, [ip, #2484]!	; 0x9b4

000115ac <snd_pcm_hw_params_get_period_size_min@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #20, 20	; 0x14000
   115b4:	ldr	pc, [ip, #2476]!	; 0x9ac

000115b8 <fflush@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #20, 20	; 0x14000
   115c0:	ldr	pc, [ip, #2468]!	; 0x9a4

000115c4 <snd_pcm_writei@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #20, 20	; 0x14000
   115cc:	ldr	pc, [ip, #2460]!	; 0x99c

000115d0 <strlen@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #20, 20	; 0x14000
   115d8:	ldr	pc, [ip, #2452]!	; 0x994

000115dc <setlocale@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #20, 20	; 0x14000
   115e4:	ldr	pc, [ip, #2444]!	; 0x98c

000115e8 <snd_pcm_resume@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #20, 20	; 0x14000
   115f0:	ldr	pc, [ip, #2436]!	; 0x984

000115f4 <snd_strerror@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #20, 20	; 0x14000
   115fc:	ldr	pc, [ip, #2428]!	; 0x97c

00011600 <strtol@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #20, 20	; 0x14000
   11608:	ldr	pc, [ip, #2420]!	; 0x974

0001160c <raise@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #20, 20	; 0x14000
   11614:	ldr	pc, [ip, #2412]!	; 0x96c

00011618 <close@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #20, 20	; 0x14000
   11620:	ldr	pc, [ip, #2404]!	; 0x964

00011624 <__ctype_b_loc@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #20, 20	; 0x14000
   1162c:	ldr	pc, [ip, #2396]!	; 0x95c

00011630 <snd_pcm_hw_params_get_buffer_size@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #20, 20	; 0x14000
   11638:	ldr	pc, [ip, #2388]!	; 0x954

0001163c <strdup@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #20, 20	; 0x14000
   11644:	ldr	pc, [ip, #2380]!	; 0x94c

00011648 <malloc@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #20, 20	; 0x14000
   11650:	ldr	pc, [ip, #2372]!	; 0x944

00011654 <__stack_chk_fail@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #20, 20	; 0x14000
   1165c:	ldr	pc, [ip, #2364]!	; 0x93c

00011660 <__fprintf_chk@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #20, 20	; 0x14000
   11668:	ldr	pc, [ip, #2356]!	; 0x934

0001166c <snd_pcm_chmap_long_name@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #20, 20	; 0x14000
   11674:	ldr	pc, [ip, #2348]!	; 0x92c

00011678 <snd_pcm_set_chmap@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #20, 20	; 0x14000
   11680:	ldr	pc, [ip, #2340]!	; 0x924

00011684 <snd_pcm_hw_params_set_access@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #20, 20	; 0x14000
   1168c:	ldr	pc, [ip, #2332]!	; 0x91c

00011690 <sleep@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #20, 20	; 0x14000
   11698:	ldr	pc, [ip, #2324]!	; 0x914

0001169c <snd_pcm_format_name@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #20, 20	; 0x14000
   116a4:	ldr	pc, [ip, #2316]!	; 0x90c

000116a8 <snd_pcm_hw_params_set_channels@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #20, 20	; 0x14000
   116b0:	ldr	pc, [ip, #2308]!	; 0x904

000116b4 <puts@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #20, 20	; 0x14000
   116bc:	ldr	pc, [ip, #2300]!	; 0x8fc

000116c0 <snd_pcm_nonblock@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #20, 20	; 0x14000
   116c8:	ldr	pc, [ip, #2292]!	; 0x8f4

000116cc <textdomain@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #20, 20	; 0x14000
   116d4:	ldr	pc, [ip, #2284]!	; 0x8ec

000116d8 <snd_pcm_hw_params_set_buffer_time_near@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #20, 20	; 0x14000
   116e0:	ldr	pc, [ip, #2276]!	; 0x8e4

000116e4 <sin@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #20, 20	; 0x14000
   116ec:	ldr	pc, [ip, #2268]!	; 0x8dc

000116f0 <__sprintf_chk@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #20, 20	; 0x14000
   116f8:	ldr	pc, [ip, #2260]!	; 0x8d4

000116fc <fread@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #20, 20	; 0x14000
   11704:	ldr	pc, [ip, #2252]!	; 0x8cc

00011708 <snd_pcm_hw_params_set_buffer_size_near@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #20, 20	; 0x14000
   11710:	ldr	pc, [ip, #2244]!	; 0x8c4

00011714 <snd_output_stdio_attach@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #20, 20	; 0x14000
   1171c:	ldr	pc, [ip, #2236]!	; 0x8bc

00011720 <snd_pcm_hw_params_get_buffer_size_min@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #20, 20	; 0x14000
   11728:	ldr	pc, [ip, #2228]!	; 0x8b4

0001172c <snd_pcm_chmap_parse_string@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #20, 20	; 0x14000
   11734:	ldr	pc, [ip, #2220]!	; 0x8ac

00011738 <exit@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #20, 20	; 0x14000
   11740:	ldr	pc, [ip, #2212]!	; 0x8a4

00011744 <__errno_location@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #20, 20	; 0x14000
   1174c:	ldr	pc, [ip, #2204]!	; 0x89c

00011750 <snd_pcm_hw_params_set_format@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #20, 20	; 0x14000
   11758:	ldr	pc, [ip, #2196]!	; 0x894

0001175c <snd_pcm_sw_params_current@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #20, 20	; 0x14000
   11764:	ldr	pc, [ip, #2188]!	; 0x88c

00011768 <snd_pcm_sw_params_set_start_threshold@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #20, 20	; 0x14000
   11770:	ldr	pc, [ip, #2180]!	; 0x884

Disassembly of section .text:

00011778 <.text>:
   11778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1177c:	vpush	{d8-d9}
   11780:	ldr	r3, [pc, #1000]	; 11b70 <snd_pcm_sw_params_set_start_threshold@plt+0x408>
   11784:	mov	r8, r0
   11788:	mov	r7, r1
   1178c:	add	fp, sp, #48	; 0x30
   11790:	sub	sp, sp, #76	; 0x4c
   11794:	ldr	r3, [r3]
   11798:	ldr	r1, [pc, #980]	; 11b74 <snd_pcm_sw_params_set_start_threshold@plt+0x40c>
   1179c:	mov	r0, #6
   117a0:	str	r3, [fp, #-56]	; 0xffffffc8
   117a4:	bl	115dc <setlocale@plt>
   117a8:	ldr	r0, [pc, #968]	; 11b78 <snd_pcm_sw_params_set_start_threshold@plt+0x410>
   117ac:	bl	116cc <textdomain@plt>
   117b0:	bl	11510 <snd_pcm_hw_params_sizeof@plt>
   117b4:	mov	r3, #0
   117b8:	str	r3, [fp, #-96]	; 0xffffffa0
   117bc:	str	r3, [fp, #-92]	; 0xffffffa4
   117c0:	str	r3, [fp, #-100]	; 0xffffff9c
   117c4:	str	r3, [fp, #-88]	; 0xffffffa8
   117c8:	vldr	d8, [pc, #920]	; 11b68 <snd_pcm_sw_params_set_start_threshold@plt+0x400>
   117cc:	ldr	r6, [pc, #936]	; 11b7c <snd_pcm_sw_params_set_start_threshold@plt+0x414>
   117d0:	ldr	r5, [pc, #936]	; 11b80 <snd_pcm_sw_params_set_start_threshold@plt+0x418>
   117d4:	ldr	r9, [pc, #936]	; 11b84 <snd_pcm_sw_params_set_start_threshold@plt+0x41c>
   117d8:	ldr	sl, [pc, #980]	; 11bb4 <snd_pcm_sw_params_set_start_threshold@plt+0x44c>
   117dc:	add	r0, r0, #7
   117e0:	bic	r0, r0, #7
   117e4:	sub	sp, sp, r0
   117e8:	add	r3, sp, #8
   117ec:	mov	r4, r3
   117f0:	str	r3, [fp, #-104]	; 0xffffff98
   117f4:	bl	11510 <snd_pcm_hw_params_sizeof@plt>
   117f8:	mov	r1, #0
   117fc:	mov	r2, r0
   11800:	mov	r0, r4
   11804:	bl	114d4 <memset@plt>
   11808:	bl	11480 <snd_pcm_sw_params_sizeof@plt>
   1180c:	add	r0, r0, #7
   11810:	bic	r0, r0, #7
   11814:	sub	sp, sp, r0
   11818:	add	r3, sp, #8
   1181c:	mov	r4, r3
   11820:	str	r3, [fp, #-108]	; 0xffffff94
   11824:	bl	11480 <snd_pcm_sw_params_sizeof@plt>
   11828:	mov	r1, #0
   1182c:	mov	r2, r0
   11830:	mov	r0, r4
   11834:	bl	114d4 <memset@plt>
   11838:	ldr	r2, [pc, #840]	; 11b88 <snd_pcm_sw_params_set_start_threshold@plt+0x420>
   1183c:	ldr	r1, [pc, #840]	; 11b8c <snd_pcm_sw_params_set_start_threshold@plt+0x424>
   11840:	mov	r0, #1
   11844:	bl	11498 <__printf_chk@plt>
   11848:	mov	r4, #0
   1184c:	str	r4, [sp]
   11850:	mov	r3, r6
   11854:	mov	r2, r5
   11858:	mov	r1, r7
   1185c:	mov	r0, r8
   11860:	bl	11564 <getopt_long@plt>
   11864:	cmp	r0, #0
   11868:	blt	11cb4 <snd_pcm_sw_params_set_start_threshold@plt+0x54c>
   1186c:	sub	r2, r0, #68	; 0x44
   11870:	cmp	r2, #51	; 0x33
   11874:	ldrls	pc, [pc, r2, lsl #2]
   11878:	b	11c7c <snd_pcm_sw_params_set_start_threshold@plt+0x514>
   1187c:	andeq	r1, r1, ip, ror #24
   11880:	andeq	r1, r1, ip, ror ip
   11884:	andeq	r1, r1, r4, lsl ip
   11888:	andeq	r1, r1, ip, ror ip
   1188c:	andeq	r1, r1, ip, ror ip
   11890:	andeq	r1, r1, ip, ror ip
   11894:	andeq	r1, r1, ip, ror ip
   11898:	andeq	r1, r1, ip, ror ip
   1189c:	andeq	r1, r1, ip, ror ip
   118a0:	andeq	r1, r1, ip, ror ip
   118a4:	andeq	r1, r1, ip, ror ip
   118a8:	andeq	r1, r1, ip, ror ip
   118ac:			; <UNDEFINED> instruction: 0x00011bbc
   118b0:	andeq	r1, r1, ip, ror ip
   118b4:	andeq	r1, r1, ip, ror ip
   118b8:	andeq	r1, r1, r0, asr #22
   118bc:	andeq	r1, r1, ip, ror ip
   118c0:	andeq	r1, r1, ip, ror ip
   118c4:	andeq	r1, r1, ip, ror ip
   118c8:	andeq	r1, r1, r4, lsr fp
   118cc:	andeq	r1, r1, r4, lsr #22
   118d0:	andeq	r1, r1, ip, ror ip
   118d4:	andeq	r1, r1, ip, ror ip
   118d8:	andeq	r1, r1, ip, ror ip
   118dc:	andeq	r1, r1, ip, ror ip
   118e0:	andeq	r1, r1, ip, ror ip
   118e4:	andeq	r1, r1, ip, ror ip
   118e8:	andeq	r1, r1, ip, ror ip
   118ec:	andeq	r1, r1, ip, ror ip
   118f0:	andeq	r1, r1, ip, ror ip
   118f4:	strdeq	r1, [r1], -ip
   118f8:	ldrdeq	r1, [r1], -r4
   118fc:	andeq	r1, r1, r4, asr #21
   11900:	andeq	r1, r1, ip, ror ip
   11904:			; <UNDEFINED> instruction: 0x00011ab0
   11908:	andeq	r1, r1, ip, ror ip
   1190c:	andeq	r1, r1, r0, lsr #21
   11910:	andeq	r1, r1, ip, ror ip
   11914:	andeq	r1, r1, ip, ror ip
   11918:	andeq	r1, r1, ip, ror ip
   1191c:	andeq	r1, r1, r8, lsl #21
   11920:	andeq	r1, r1, ip, ror sl
   11924:	andeq	r1, r1, ip, ror ip
   11928:	andeq	r1, r1, ip, ror ip
   1192c:	andeq	r1, r1, r4, asr sl
   11930:	andeq	r1, r1, ip, ror ip
   11934:	andeq	r1, r1, r8, lsr #20
   11938:	andeq	r1, r1, r4, lsl #20
   1193c:	andeq	r1, r1, ip, asr r9
   11940:	andeq	r1, r1, ip, ror ip
   11944:	andeq	r1, r1, ip, ror ip
   11948:	andeq	r1, r1, ip, asr #18
   1194c:	ldr	r2, [pc, #612]	; 11bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x450>
   11950:	ldr	r3, [r9]
   11954:	str	r3, [r2, #324]	; 0x144
   11958:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   1195c:	ldr	r3, [r9]
   11960:	ldrb	r4, [r3]
   11964:	cmp	r4, #112	; 0x70
   11968:	moveq	r3, #1
   1196c:	streq	r3, [sl, #20]
   11970:	beq	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11974:	cmp	r4, #115	; 0x73
   11978:	moveq	r3, #2
   1197c:	streq	r3, [sl, #20]
   11980:	beq	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11984:	cmp	r4, #119	; 0x77
   11988:	moveq	r3, #3
   1198c:	streq	r3, [sl, #20]
   11990:	beq	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11994:	cmp	r4, #116	; 0x74
   11998:	moveq	r3, #4
   1199c:	streq	r3, [sl, #20]
   119a0:	beq	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   119a4:	str	r3, [fp, #-112]	; 0xffffff90
   119a8:	bl	11624 <__ctype_b_loc@plt>
   119ac:	lsl	r4, r4, #1
   119b0:	ldr	r2, [r0]
   119b4:	ldrh	r2, [r2, r4]
   119b8:	ands	r0, r2, #2048	; 0x800
   119bc:	beq	1293c <snd_pcm_sw_params_set_start_threshold@plt+0x11d4>
   119c0:	ldr	r3, [fp, #-112]	; 0xffffff90
   119c4:	mov	r2, #10
   119c8:	mov	r0, r3
   119cc:	mov	r1, #0
   119d0:	bl	11600 <strtol@plt>
   119d4:	sub	r3, r0, #1
   119d8:	cmp	r3, #3
   119dc:	str	r0, [sl, #20]
   119e0:	bls	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   119e4:	ldr	r3, [pc, #448]	; 11bac <snd_pcm_sw_params_set_start_threshold@plt+0x444>
   119e8:	ldr	r1, [pc, #416]	; 11b90 <snd_pcm_sw_params_set_start_threshold@plt+0x428>
   119ec:	mov	r2, #5
   119f0:	mov	r0, #0
   119f4:	ldr	r4, [r3]
   119f8:	bl	11570 <dcgettext@plt>
   119fc:	ldr	r3, [r9]
   11a00:	b	11bfc <snd_pcm_sw_params_set_start_threshold@plt+0x494>
   11a04:	mov	r2, #10
   11a08:	mov	r1, #0
   11a0c:	ldr	r0, [r9]
   11a10:	bl	11600 <strtol@plt>
   11a14:	mov	r3, #1
   11a18:	str	r3, [fp, #-92]	; 0xffffffa4
   11a1c:	ldr	r3, [pc, #404]	; 11bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x450>
   11a20:	str	r0, [r3, #336]	; 0x150
   11a24:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11a28:	mov	r2, #10
   11a2c:	mov	r1, #0
   11a30:	ldr	r0, [r9]
   11a34:	bl	11600 <strtol@plt>
   11a38:	ldr	r3, [pc, #340]	; 11b94 <snd_pcm_sw_params_set_start_threshold@plt+0x42c>
   11a3c:	cmp	r0, #4000	; 0xfa0
   11a40:	movcc	r0, #4000	; 0xfa0
   11a44:	cmp	r0, r3
   11a48:	movcs	r0, r3
   11a4c:	str	r0, [sl, #16]
   11a50:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11a54:	mov	r2, #10
   11a58:	mov	r1, #0
   11a5c:	ldr	r0, [r9]
   11a60:	bl	11600 <strtol@plt>
   11a64:	ldr	r3, [pc, #300]	; 11b98 <snd_pcm_sw_params_set_start_threshold@plt+0x430>
   11a68:	cmp	r0, r3
   11a6c:	movcs	r0, r3
   11a70:	ldr	r3, [pc, #320]	; 11bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x450>
   11a74:	str	r0, [r3, #332]	; 0x14c
   11a78:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11a7c:	ldr	r3, [r9]
   11a80:	str	r3, [fp, #-96]	; 0xffffffa0
   11a84:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11a88:	mov	r2, #10
   11a8c:	mov	r1, #0
   11a90:	ldr	r0, [r9]
   11a94:	bl	11600 <strtol@plt>
   11a98:	str	r0, [fp, #-100]	; 0xffffff9c
   11a9c:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11aa0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   11aa4:	add	r3, r3, #1
   11aa8:	str	r3, [fp, #-88]	; 0xffffffa8
   11aac:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11ab0:	mov	r1, #0
   11ab4:	ldr	r0, [r9]
   11ab8:	bl	114a4 <strtod@plt>
   11abc:	vstr	d0, [sl, #32]
   11ac0:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11ac4:	ldr	r2, [pc, #236]	; 11bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x450>
   11ac8:	mov	r3, #1
   11acc:	str	r3, [r2, #340]	; 0x154
   11ad0:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11ad4:	mov	r2, #10
   11ad8:	mov	r1, #0
   11adc:	ldr	r0, [r9]
   11ae0:	bl	11600 <strtol@plt>
   11ae4:	cmp	r0, #0
   11ae8:	moveq	r0, #1
   11aec:	cmp	r0, #1024	; 0x400
   11af0:	movcs	r0, #1024	; 0x400
   11af4:	str	r0, [sl, #8]
   11af8:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11afc:	mov	r2, #10
   11b00:	mov	r1, #0
   11b04:	ldr	r0, [r9]
   11b08:	bl	11600 <strtol@plt>
   11b0c:	ldr	r3, [pc, #132]	; 11b98 <snd_pcm_sw_params_set_start_threshold@plt+0x430>
   11b10:	cmp	r0, r3
   11b14:	movcs	r0, r3
   11b18:	ldr	r3, [pc, #152]	; 11bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x450>
   11b1c:	str	r0, [r3, #328]	; 0x148
   11b20:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11b24:	ldr	r2, [pc, #140]	; 11bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x450>
   11b28:	mov	r3, #1
   11b2c:	str	r3, [r2, #344]	; 0x158
   11b30:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11b34:	ldr	r3, [r9]
   11b38:	str	r3, [sl, #12]
   11b3c:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11b40:	mov	r2, #10
   11b44:	mov	r1, #0
   11b48:	ldr	r0, [r9]
   11b4c:	bl	11600 <strtol@plt>
   11b50:	vmov	s15, r0
   11b54:	vcvt.f64.s32	d6, s15
   11b58:	vdiv.f64	d7, d6, d8
   11b5c:	vcvt.f32.f64	s14, d7
   11b60:	vstr	s14, [sl, #4]
   11b64:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11b68:	andeq	r0, r0, r0
   11b6c:	subsmi	r0, r9, r0
   11b70:	muleq	r2, r0, sp
   11b74:	andeq	r4, r1, r4, lsl #5
   11b78:	andeq	r4, r1, ip, ror #3
   11b7c:	strdeq	r3, [r1], -r8
   11b80:	andeq	r4, r1, r4, lsl r2
   11b84:	andeq	r6, r2, r8, asr #32
   11b88:	strdeq	r4, [r1], -r8
   11b8c:	andeq	r4, r1, r0, lsl #4
   11b90:	andeq	r4, r1, r8, asr r2
   11b94:	andeq	fp, fp, r0, lsl #16
   11b98:	andeq	r4, pc, r0, asr #4
   11b9c:	strdeq	r0, [r0], -lr
   11ba0:	andeq	r4, r1, r8, lsr r2
   11ba4:	ldrdeq	r3, [r1], -r8
   11ba8:	andeq	r4, r1, r0, lsl #23
   11bac:	andeq	r6, r2, r0, asr #32
   11bb0:	andeq	r4, r1, r0, ror r2
   11bb4:	andeq	r6, r2, r8
   11bb8:	andeq	r6, r2, r0, asr r0
   11bbc:	mov	r2, #10
   11bc0:	mov	r1, #0
   11bc4:	ldr	r0, [r9]
   11bc8:	bl	11600 <strtol@plt>
   11bcc:	ldr	r3, [pc, #-56]	; 11b9c <snd_pcm_sw_params_set_start_threshold@plt+0x434>
   11bd0:	sub	r2, r0, #2
   11bd4:	cmp	r2, r3
   11bd8:	str	r0, [sl, #40]	; 0x28
   11bdc:	bls	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11be0:	ldr	r3, [pc, #-60]	; 11bac <snd_pcm_sw_params_set_start_threshold@plt+0x444>
   11be4:	mov	r2, #5
   11be8:	ldr	r1, [pc, #-80]	; 11ba0 <snd_pcm_sw_params_set_start_threshold@plt+0x438>
   11bec:	mov	r0, #0
   11bf0:	ldr	r4, [r3]
   11bf4:	bl	11570 <dcgettext@plt>
   11bf8:	ldr	r3, [sl, #40]	; 0x28
   11bfc:	mov	r2, r0
   11c00:	mov	r1, #1
   11c04:	mov	r0, r4
   11c08:	bl	11660 <__fprintf_chk@plt>
   11c0c:	mov	r0, #1
   11c10:	bl	11738 <exit@plt>
   11c14:	ldr	r0, [r9]
   11c18:	bl	11528 <snd_pcm_format_value@plt>
   11c1c:	cmp	r0, #0
   11c20:	str	r0, [sl]
   11c24:	beq	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11c28:	ldr	r2, [pc, #-140]	; 11ba4 <snd_pcm_sw_params_set_start_threshold@plt+0x43c>
   11c2c:	mov	r3, #2
   11c30:	cmp	r0, r3
   11c34:	beq	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11c38:	ldr	r3, [r2, #4]!
   11c3c:	cmp	r3, #0
   11c40:	bge	11c30 <snd_pcm_sw_params_set_start_threshold@plt+0x4c8>
   11c44:	ldr	r3, [pc, #-160]	; 11bac <snd_pcm_sw_params_set_start_threshold@plt+0x444>
   11c48:	ldr	r4, [r3]
   11c4c:	bl	1169c <snd_pcm_format_name@plt>
   11c50:	ldr	r2, [pc, #-176]	; 11ba8 <snd_pcm_sw_params_set_start_threshold@plt+0x440>
   11c54:	mov	r1, #1
   11c58:	mov	r3, r0
   11c5c:	mov	r0, r4
   11c60:	bl	11660 <__fprintf_chk@plt>
   11c64:	mov	r0, #1
   11c68:	bl	11738 <exit@plt>
   11c6c:	ldr	r0, [r9]
   11c70:	bl	1163c <strdup@plt>
   11c74:	str	r0, [sl, #24]
   11c78:	b	11848 <snd_pcm_sw_params_set_start_threshold@plt+0xe0>
   11c7c:	str	r0, [fp, #-88]	; 0xffffffa8
   11c80:	ldr	r0, [pc, #-220]	; 11bac <snd_pcm_sw_params_set_start_threshold@plt+0x444>
   11c84:	mov	r2, #5
   11c88:	ldr	r1, [pc, #-224]	; 11bb0 <snd_pcm_sw_params_set_start_threshold@plt+0x448>
   11c8c:	ldr	r4, [r0]
   11c90:	mov	r0, #0
   11c94:	bl	11570 <dcgettext@plt>
   11c98:	ldr	r3, [fp, #-88]	; 0xffffffa8
   11c9c:	mov	r1, #1
   11ca0:	mov	r2, r0
   11ca4:	mov	r0, r4
   11ca8:	bl	11660 <__fprintf_chk@plt>
   11cac:	mov	r0, #1
   11cb0:	bl	11738 <exit@plt>
   11cb4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   11cb8:	cmp	r3, #0
   11cbc:	bne	122a4 <snd_pcm_sw_params_set_start_threshold@plt+0xb3c>
   11cc0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   11cc4:	cmp	r3, #0
   11cc8:	bne	1231c <snd_pcm_sw_params_set_start_threshold@plt+0xbb4>
   11ccc:	ldr	r4, [pc, #-288]	; 11bb4 <snd_pcm_sw_params_set_start_threshold@plt+0x44c>
   11cd0:	ldr	r5, [pc, #-288]	; 11bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x450>
   11cd4:	ldr	r3, [r5, #344]	; 0x158
   11cd8:	vldr	d7, [r4, #32]
   11cdc:	cmp	r3, #0
   11ce0:	bne	12374 <snd_pcm_sw_params_set_start_threshold@plt+0xc0c>
   11ce4:	vldr	d6, [pc, #1004]	; 120d8 <snd_pcm_sw_params_set_start_threshold@plt+0x970>
   11ce8:	vcmpe.f64	d7, d6
   11cec:	vmrs	APSR_nzcv, fpscr
   11cf0:	vmovmi.f64	d7, d6
   11cf4:	bpl	123e0 <snd_pcm_sw_params_set_start_threshold@plt+0xc78>
   11cf8:	ldr	r3, [r4, #20]
   11cfc:	mov	r2, #5
   11d00:	cmp	r3, #3
   11d04:	moveq	r3, #2
   11d08:	ldr	r1, [pc, #976]	; 120e0 <snd_pcm_sw_params_set_start_threshold@plt+0x978>
   11d0c:	mov	r0, #0
   11d10:	streq	r3, [r4]
   11d14:	vstr	d7, [r4, #32]
   11d18:	bl	11570 <dcgettext@plt>
   11d1c:	ldr	r2, [r4, #24]
   11d20:	mov	r1, r0
   11d24:	mov	r0, #1
   11d28:	bl	11498 <__printf_chk@plt>
   11d2c:	mov	r2, #5
   11d30:	ldr	r1, [pc, #940]	; 120e4 <snd_pcm_sw_params_set_start_threshold@plt+0x97c>
   11d34:	mov	r0, #0
   11d38:	bl	11570 <dcgettext@plt>
   11d3c:	ldr	r7, [r4, #16]
   11d40:	mov	r6, r0
   11d44:	ldr	r0, [r4]
   11d48:	bl	1169c <snd_pcm_format_name@plt>
   11d4c:	ldr	r3, [r4, #8]
   11d50:	mov	r1, r6
   11d54:	str	r3, [sp]
   11d58:	mov	r2, r7
   11d5c:	mov	r3, r0
   11d60:	mov	r0, #1
   11d64:	bl	11498 <__printf_chk@plt>
   11d68:	ldr	r6, [r4, #20]
   11d6c:	cmp	r6, #2
   11d70:	beq	12460 <snd_pcm_sw_params_set_start_threshold@plt+0xcf8>
   11d74:	cmp	r6, #3
   11d78:	beq	12388 <snd_pcm_sw_params_set_start_threshold@plt+0xc20>
   11d7c:	cmp	r6, #1
   11d80:	moveq	r2, #5
   11d84:	ldreq	r1, [pc, #860]	; 120e8 <snd_pcm_sw_params_set_start_threshold@plt+0x980>
   11d88:	beq	12390 <snd_pcm_sw_params_set_start_threshold@plt+0xc28>
   11d8c:	ldr	r1, [pc, #856]	; 120ec <snd_pcm_sw_params_set_start_threshold@plt+0x984>
   11d90:	mov	r0, #2
   11d94:	bl	11438 <signal@plt>
   11d98:	ldr	r1, [pc, #844]	; 120ec <snd_pcm_sw_params_set_start_threshold@plt+0x984>
   11d9c:	mov	r0, #15
   11da0:	bl	11438 <signal@plt>
   11da4:	ldr	r1, [pc, #832]	; 120ec <snd_pcm_sw_params_set_start_threshold@plt+0x984>
   11da8:	mov	r0, #6
   11dac:	bl	11438 <signal@plt>
   11db0:	mov	r3, #0
   11db4:	mov	r2, r3
   11db8:	ldr	r1, [r4, #24]
   11dbc:	sub	r0, fp, #84	; 0x54
   11dc0:	bl	11534 <snd_pcm_open@plt>
   11dc4:	subs	r6, r0, #0
   11dc8:	blt	123a8 <snd_pcm_sw_params_set_start_threshold@plt+0xc40>
   11dcc:	ldr	r7, [fp, #-84]	; 0xffffffac
   11dd0:	ldr	r1, [fp, #-104]	; 0xffffff98
   11dd4:	mov	r0, r7
   11dd8:	str	r7, [r5, #312]	; 0x138
   11ddc:	bl	113f0 <snd_pcm_hw_params_any@plt>
   11de0:	subs	r6, r0, #0
   11de4:	blt	12484 <snd_pcm_sw_params_set_start_threshold@plt+0xd1c>
   11de8:	mov	r2, #3
   11dec:	ldr	r1, [fp, #-104]	; 0xffffff98
   11df0:	mov	r0, r7
   11df4:	bl	11684 <snd_pcm_hw_params_set_access@plt>
   11df8:	subs	r6, r0, #0
   11dfc:	blt	123f4 <snd_pcm_sw_params_set_start_threshold@plt+0xc8c>
   11e00:	ldr	r2, [r4]
   11e04:	ldr	r1, [fp, #-104]	; 0xffffff98
   11e08:	mov	r0, r7
   11e0c:	bl	11750 <snd_pcm_hw_params_set_format@plt>
   11e10:	subs	r6, r0, #0
   11e14:	blt	124d8 <snd_pcm_sw_params_set_start_threshold@plt+0xd70>
   11e18:	ldr	r2, [r4, #8]
   11e1c:	ldr	r1, [fp, #-104]	; 0xffffff98
   11e20:	mov	r0, r7
   11e24:	bl	116a8 <snd_pcm_hw_params_set_channels@plt>
   11e28:	subs	r6, r0, #0
   11e2c:	blt	124f8 <snd_pcm_sw_params_set_start_threshold@plt+0xd90>
   11e30:	ldr	r8, [r4, #16]
   11e34:	mov	r3, #0
   11e38:	mov	r2, r8
   11e3c:	ldr	r1, [fp, #-104]	; 0xffffff98
   11e40:	mov	r0, r7
   11e44:	bl	114ec <snd_pcm_hw_params_set_rate@plt>
   11e48:	subs	r6, r0, #0
   11e4c:	blt	1289c <snd_pcm_sw_params_set_start_threshold@plt+0x1134>
   11e50:	ldr	r9, [r4, #16]
   11e54:	cmp	r8, r9
   11e58:	bne	12a2c <snd_pcm_sw_params_set_start_threshold@plt+0x12c4>
   11e5c:	mov	r2, #5
   11e60:	ldr	r1, [pc, #648]	; 120f0 <snd_pcm_sw_params_set_start_threshold@plt+0x988>
   11e64:	mov	r0, #0
   11e68:	bl	11570 <dcgettext@plt>
   11e6c:	mov	r3, r8
   11e70:	mov	r2, r8
   11e74:	mov	r1, r0
   11e78:	mov	r0, #1
   11e7c:	bl	11498 <__printf_chk@plt>
   11e80:	ldr	r6, [fp, #-104]	; 0xffffff98
   11e84:	sub	r1, fp, #72	; 0x48
   11e88:	mov	r0, r6
   11e8c:	bl	11720 <snd_pcm_hw_params_get_buffer_size_min@plt>
   11e90:	sub	r1, fp, #64	; 0x40
   11e94:	mov	r0, r6
   11e98:	bl	11444 <snd_pcm_hw_params_get_buffer_size_max@plt>
   11e9c:	mov	r2, #0
   11ea0:	sub	r1, fp, #80	; 0x50
   11ea4:	mov	r0, r6
   11ea8:	bl	115ac <snd_pcm_hw_params_get_period_size_min@plt>
   11eac:	mov	r2, #0
   11eb0:	sub	r1, fp, #76	; 0x4c
   11eb4:	mov	r0, r6
   11eb8:	bl	115a0 <snd_pcm_hw_params_get_period_size_max@plt>
   11ebc:	mov	r2, #5
   11ec0:	ldr	r1, [pc, #556]	; 120f4 <snd_pcm_sw_params_set_start_threshold@plt+0x98c>
   11ec4:	mov	r0, #0
   11ec8:	bl	11570 <dcgettext@plt>
   11ecc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   11ed0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   11ed4:	mov	r1, r0
   11ed8:	mov	r0, #1
   11edc:	bl	11498 <__printf_chk@plt>
   11ee0:	mov	r2, #5
   11ee4:	ldr	r1, [pc, #524]	; 120f8 <snd_pcm_sw_params_set_start_threshold@plt+0x990>
   11ee8:	mov	r0, #0
   11eec:	bl	11570 <dcgettext@plt>
   11ef0:	ldrd	r2, [fp, #-80]	; 0xffffffb0
   11ef4:	mov	r1, r0
   11ef8:	mov	r0, #1
   11efc:	bl	11498 <__printf_chk@plt>
   11f00:	ldr	r3, [r5, #332]	; 0x14c
   11f04:	cmp	r3, #0
   11f08:	bne	125e4 <snd_pcm_sw_params_set_start_threshold@plt+0xe7c>
   11f0c:	ldr	r3, [r5, #328]	; 0x148
   11f10:	cmp	r3, #0
   11f14:	beq	12638 <snd_pcm_sw_params_set_start_threshold@plt+0xed0>
   11f18:	mov	r2, #5
   11f1c:	ldr	r1, [pc, #472]	; 120fc <snd_pcm_sw_params_set_start_threshold@plt+0x994>
   11f20:	mov	r0, #0
   11f24:	bl	11570 <dcgettext@plt>
   11f28:	ldr	r2, [r5, #328]	; 0x148
   11f2c:	mov	r1, r0
   11f30:	mov	r0, #1
   11f34:	bl	11498 <__printf_chk@plt>
   11f38:	mov	r3, #0
   11f3c:	ldr	r2, [pc, #444]	; 12100 <snd_pcm_sw_params_set_start_threshold@plt+0x998>
   11f40:	ldr	r1, [fp, #-104]	; 0xffffff98
   11f44:	mov	r0, r7
   11f48:	bl	116d8 <snd_pcm_hw_params_set_buffer_time_near@plt>
   11f4c:	subs	r6, r0, #0
   11f50:	blt	12984 <snd_pcm_sw_params_set_start_threshold@plt+0x121c>
   11f54:	ldr	r3, [r5, #328]	; 0x148
   11f58:	cmp	r3, #0
   11f5c:	beq	1262c <snd_pcm_sw_params_set_start_threshold@plt+0xec4>
   11f60:	ldr	r3, [r5, #332]	; 0x14c
   11f64:	cmp	r3, #0
   11f68:	bne	11fa8 <snd_pcm_sw_params_set_start_threshold@plt+0x840>
   11f6c:	mov	r2, #5
   11f70:	ldr	r1, [pc, #396]	; 12104 <snd_pcm_sw_params_set_start_threshold@plt+0x99c>
   11f74:	mov	r0, #0
   11f78:	bl	11570 <dcgettext@plt>
   11f7c:	ldr	r2, [r4, #40]	; 0x28
   11f80:	mov	r1, r0
   11f84:	mov	r0, #1
   11f88:	bl	11498 <__printf_chk@plt>
   11f8c:	mov	r3, #0
   11f90:	ldr	r2, [pc, #368]	; 12108 <snd_pcm_sw_params_set_start_threshold@plt+0x9a0>
   11f94:	ldr	r1, [fp, #-104]	; 0xffffff98
   11f98:	mov	r0, r7
   11f9c:	bl	1151c <snd_pcm_hw_params_set_periods_near@plt>
   11fa0:	subs	r6, r0, #0
   11fa4:	blt	1295c <snd_pcm_sw_params_set_start_threshold@plt+0x11f4>
   11fa8:	mov	r0, r7
   11fac:	ldr	r1, [fp, #-104]	; 0xffffff98
   11fb0:	bl	114f8 <snd_pcm_hw_params@plt>
   11fb4:	subs	r6, r0, #0
   11fb8:	blt	128c4 <snd_pcm_sw_params_set_start_threshold@plt+0x115c>
   11fbc:	ldr	r6, [fp, #-104]	; 0xffffff98
   11fc0:	ldr	r1, [pc, #324]	; 1210c <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   11fc4:	mov	r0, r6
   11fc8:	bl	11630 <snd_pcm_hw_params_get_buffer_size@plt>
   11fcc:	mov	r2, #0
   11fd0:	ldr	r1, [pc, #312]	; 12110 <snd_pcm_sw_params_set_start_threshold@plt+0x9a8>
   11fd4:	mov	r0, r6
   11fd8:	bl	114c8 <snd_pcm_hw_params_get_period_size@plt>
   11fdc:	mov	r2, #5
   11fe0:	ldr	r1, [pc, #300]	; 12114 <snd_pcm_sw_params_set_start_threshold@plt+0x9ac>
   11fe4:	mov	r0, #0
   11fe8:	bl	11570 <dcgettext@plt>
   11fec:	ldr	r2, [r5, #136]	; 0x88
   11ff0:	mov	r1, r0
   11ff4:	mov	r0, #1
   11ff8:	bl	11498 <__printf_chk@plt>
   11ffc:	mov	r2, #5
   12000:	ldr	r1, [pc, #272]	; 12118 <snd_pcm_sw_params_set_start_threshold@plt+0x9b0>
   12004:	mov	r0, #0
   12008:	bl	11570 <dcgettext@plt>
   1200c:	ldr	r2, [r5, #144]	; 0x90
   12010:	mov	r1, r0
   12014:	mov	r0, #1
   12018:	bl	11498 <__printf_chk@plt>
   1201c:	ldr	r2, [r5, #136]	; 0x88
   12020:	ldr	r3, [r5, #144]	; 0x90
   12024:	cmp	r3, r2, lsl #1
   12028:	bcc	12a68 <snd_pcm_sw_params_set_start_threshold@plt+0x1300>
   1202c:	ldr	r7, [fp, #-84]	; 0xffffffac
   12030:	ldr	r1, [fp, #-108]	; 0xffffff94
   12034:	mov	r0, r7
   12038:	bl	1175c <snd_pcm_sw_params_current@plt>
   1203c:	subs	r6, r0, #0
   12040:	blt	12494 <snd_pcm_sw_params_set_start_threshold@plt+0xd2c>
   12044:	ldr	r2, [r5, #144]	; 0x90
   12048:	ldr	r1, [fp, #-108]	; 0xffffff94
   1204c:	mov	r0, r7
   12050:	bl	11768 <snd_pcm_sw_params_set_start_threshold@plt>
   12054:	subs	r6, r0, #0
   12058:	blt	124e8 <snd_pcm_sw_params_set_start_threshold@plt+0xd80>
   1205c:	ldr	r2, [r5, #136]	; 0x88
   12060:	ldr	r1, [fp, #-108]	; 0xffffff94
   12064:	mov	r0, r7
   12068:	bl	11504 <snd_pcm_sw_params_set_avail_min@plt>
   1206c:	subs	r6, r0, #0
   12070:	blt	127ec <snd_pcm_sw_params_set_start_threshold@plt+0x1084>
   12074:	ldr	r1, [fp, #-108]	; 0xffffff94
   12078:	mov	r0, r7
   1207c:	bl	11594 <snd_pcm_sw_params@plt>
   12080:	subs	r6, r0, #0
   12084:	blt	1294c <snd_pcm_sw_params_set_start_threshold@plt+0x11e4>
   12088:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1208c:	ldr	r6, [fp, #-84]	; 0xffffffac
   12090:	cmp	r3, #0
   12094:	beq	12698 <snd_pcm_sw_params_set_start_threshold@plt+0xf30>
   12098:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1209c:	bl	1172c <snd_pcm_chmap_parse_string@plt>
   120a0:	cmp	r0, #0
   120a4:	mov	r1, r0
   120a8:	str	r0, [r5]
   120ac:	beq	129f0 <snd_pcm_sw_params_set_start_threshold@plt+0x1288>
   120b0:	mov	r0, r6
   120b4:	bl	11678 <snd_pcm_set_chmap@plt>
   120b8:	cmp	r0, #0
   120bc:	movge	r3, #1
   120c0:	strge	r3, [r5, #316]	; 0x13c
   120c4:	blt	1286c <snd_pcm_sw_params_set_start_threshold@plt+0x1104>
   120c8:	ldr	r3, [r5, #340]	; 0x154
   120cc:	cmp	r3, #0
   120d0:	bne	127b8 <snd_pcm_sw_params_set_start_threshold@plt+0x1050>
   120d4:	b	1211c <snd_pcm_sw_params_set_start_threshold@plt+0x9b4>
   120d8:	andeq	r0, r0, r0
   120dc:	eorsmi	r0, lr, r0
   120e0:	andeq	r4, r1, r0, ror #11
   120e4:	strdeq	r4, [r1], -r8
   120e8:	andeq	r4, r1, r8, lsr #12
   120ec:	muleq	r1, r0, r9
   120f0:	andeq	r4, r1, ip, asr #15
   120f4:	strdeq	r4, [r1], -r0
   120f8:	andeq	r4, r1, r4, lsl r8
   120fc:	andeq	r4, r1, ip, lsl #17
   12100:	muleq	r2, r8, r1
   12104:	andeq	r4, r1, r0, ror #17
   12108:	andeq	r6, r2, r0, lsr r0
   1210c:	andeq	r6, r2, r0, ror #1
   12110:	ldrdeq	r6, [r2], -r8
   12114:	muleq	r1, r4, r9
   12118:			; <UNDEFINED> instruction: 0x000149b0
   1211c:	ldr	r1, [r5, #136]	; 0x88
   12120:	ldr	r0, [fp, #-84]	; 0xffffffac
   12124:	bl	11420 <snd_pcm_frames_to_bytes@plt>
   12128:	bl	11648 <malloc@plt>
   1212c:	subs	r8, r0, #0
   12130:	beq	127fc <snd_pcm_sw_params_set_start_threshold@plt+0x1094>
   12134:	ldr	r3, [r4, #20]
   12138:	cmp	r3, #2
   1213c:	beq	12908 <snd_pcm_sw_params_set_start_threshold@plt+0x11a0>
   12140:	cmp	r3, #4
   12144:	beq	128e4 <snd_pcm_sw_params_set_start_threshold@plt+0x117c>
   12148:	cmp	r3, #1
   1214c:	beq	128d4 <snd_pcm_sw_params_set_start_threshold@plt+0x116c>
   12150:	ldr	r0, [r5, #336]	; 0x150
   12154:	cmp	r0, #0
   12158:	bne	126f8 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1215c:	ldr	r3, [r4, #20]
   12160:	cmp	r3, #3
   12164:	ldreq	r6, [fp, #-88]	; 0xffffffa8
   12168:	beq	12188 <snd_pcm_sw_params_set_start_threshold@plt+0xa20>
   1216c:	b	12194 <snd_pcm_sw_params_set_start_threshold@plt+0xa2c>
   12170:	mov	r0, r6
   12174:	bl	1382c <snd_pcm_sw_params_set_start_threshold@plt+0x20c4>
   12178:	bl	138b4 <snd_pcm_sw_params_set_start_threshold@plt+0x214c>
   1217c:	cmp	r0, #0
   12180:	blt	12458 <snd_pcm_sw_params_set_start_threshold@plt+0xcf0>
   12184:	add	r6, r6, #1
   12188:	ldr	r3, [r4, #8]
   1218c:	cmp	r3, r6
   12190:	bhi	12170 <snd_pcm_sw_params_set_start_threshold@plt+0xa08>
   12194:	vldr	d9, [pc, #932]	; 12540 <snd_pcm_sw_params_set_start_threshold@plt+0xdd8>
   12198:	ldr	r9, [pc, #952]	; 12558 <snd_pcm_sw_params_set_start_threshold@plt+0xdf0>
   1219c:	mov	sl, #0
   121a0:	ldr	r2, [fp, #-100]	; 0xffffff9c
   121a4:	cmp	sl, r2
   121a8:	movcs	r3, #0
   121ac:	movcc	r3, #1
   121b0:	cmp	r2, #0
   121b4:	moveq	r3, #1
   121b8:	cmp	r3, #0
   121bc:	beq	12798 <snd_pcm_sw_params_set_start_threshold@plt+0x1030>
   121c0:	ldr	r6, [r5, #132]	; 0x84
   121c4:	cmp	r6, #0
   121c8:	bne	12798 <snd_pcm_sw_params_set_start_threshold@plt+0x1030>
   121cc:	mov	r1, r6
   121d0:	sub	r0, fp, #72	; 0x48
   121d4:	bl	1157c <gettimeofday@plt>
   121d8:	b	12230 <snd_pcm_sw_params_set_start_threshold@plt+0xac8>
   121dc:	mov	r0, r6
   121e0:	bl	1382c <snd_pcm_sw_params_set_start_threshold@plt+0x20c4>
   121e4:	mov	r7, r0
   121e8:	bl	13928 <snd_pcm_sw_params_set_start_threshold@plt+0x21c0>
   121ec:	mov	r2, r7
   121f0:	mov	r1, r9
   121f4:	mov	r3, r0
   121f8:	mov	r0, #1
   121fc:	bl	11498 <__printf_chk@plt>
   12200:	ldr	r0, [r4, #16]
   12204:	ldr	r1, [r5, #136]	; 0x88
   12208:	add	r0, r0, r0, lsl #1
   1220c:	bl	13af4 <snd_pcm_sw_params_set_start_threshold@plt+0x238c>
   12210:	mov	r3, r8
   12214:	mov	r1, r7
   12218:	mov	r2, r0
   1221c:	ldr	r0, [fp, #-84]	; 0xffffffac
   12220:	bl	13470 <snd_pcm_sw_params_set_start_threshold@plt+0x1d08>
   12224:	cmp	r0, #0
   12228:	blt	12828 <snd_pcm_sw_params_set_start_threshold@plt+0x10c0>
   1222c:	add	r6, r6, #1
   12230:	ldr	r3, [r4, #8]
   12234:	cmp	r3, r6
   12238:	bhi	121dc <snd_pcm_sw_params_set_start_threshold@plt+0xa74>
   1223c:	mov	r1, #0
   12240:	sub	r0, fp, #64	; 0x40
   12244:	bl	1157c <gettimeofday@plt>
   12248:	vldr	s13, [fp, #-68]	; 0xffffffbc
   1224c:	vldr	s15, [fp, #-60]	; 0xffffffc4
   12250:	mov	r2, #5
   12254:	ldr	r1, [pc, #768]	; 1255c <snd_pcm_sw_params_set_start_threshold@plt+0xdf4>
   12258:	vcvt.f64.s32	d4, s13
   1225c:	vcvt.f64.s32	d7, s15
   12260:	vldr	s13, [fp, #-64]	; 0xffffffc0
   12264:	mov	r0, #0
   12268:	add	sl, sl, #1
   1226c:	vcvt.f64.s32	d5, s13
   12270:	vldr	s13, [fp, #-72]	; 0xffffffb8
   12274:	vdiv.f64	d8, d7, d9
   12278:	vcvt.f64.s32	d6, s13
   1227c:	vdiv.f64	d7, d4, d9
   12280:	vadd.f64	d8, d8, d5
   12284:	vadd.f64	d7, d7, d6
   12288:	vsub.f64	d8, d8, d7
   1228c:	bl	11570 <dcgettext@plt>
   12290:	vmov	r2, r3, d8
   12294:	mov	r1, r0
   12298:	mov	r0, #1
   1229c:	bl	11498 <__printf_chk@plt>
   122a0:	b	121a0 <snd_pcm_sw_params_set_start_threshold@plt+0xa38>
   122a4:	mov	r2, #5
   122a8:	ldr	r1, [pc, #688]	; 12560 <snd_pcm_sw_params_set_start_threshold@plt+0xdf8>
   122ac:	mov	r0, r4
   122b0:	bl	11570 <dcgettext@plt>
   122b4:	ldr	r5, [pc, #680]	; 12564 <snd_pcm_sw_params_set_start_threshold@plt+0xdfc>
   122b8:	ldr	r6, [pc, #680]	; 12568 <snd_pcm_sw_params_set_start_threshold@plt+0xe00>
   122bc:	mov	r1, r0
   122c0:	mov	r0, #1
   122c4:	bl	11498 <__printf_chk@plt>
   122c8:	mov	r2, #5
   122cc:	ldr	r1, [pc, #664]	; 1256c <snd_pcm_sw_params_set_start_threshold@plt+0xe04>
   122d0:	mov	r0, r4
   122d4:	bl	11570 <dcgettext@plt>
   122d8:	mov	r1, r0
   122dc:	mov	r0, #1
   122e0:	bl	11498 <__printf_chk@plt>
   122e4:	mov	r0, r4
   122e8:	bl	1169c <snd_pcm_format_name@plt>
   122ec:	subs	r2, r0, #0
   122f0:	beq	12300 <snd_pcm_sw_params_set_start_threshold@plt+0xb98>
   122f4:	mov	r1, r6
   122f8:	mov	r0, #1
   122fc:	bl	11498 <__printf_chk@plt>
   12300:	ldr	r0, [r5, #4]!
   12304:	cmp	r0, #0
   12308:	bge	122e8 <snd_pcm_sw_params_set_start_threshold@plt+0xb80>
   1230c:	ldr	r0, [pc, #604]	; 12570 <snd_pcm_sw_params_set_start_threshold@plt+0xe08>
   12310:	bl	116b4 <puts@plt>
   12314:	mov	r0, #0
   12318:	bl	11738 <exit@plt>
   1231c:	ldr	r5, [pc, #592]	; 12574 <snd_pcm_sw_params_set_start_threshold@plt+0xe0c>
   12320:	ldr	r4, [pc, #592]	; 12578 <snd_pcm_sw_params_set_start_threshold@plt+0xe10>
   12324:	ldr	r3, [r5, #336]	; 0x150
   12328:	ldr	r2, [r4, #8]
   1232c:	cmp	r3, r2
   12330:	ldrhi	r3, [fp, #-88]	; 0xffffffa8
   12334:	strhi	r3, [r5, #336]	; 0x150
   12338:	bhi	12344 <snd_pcm_sw_params_set_start_threshold@plt+0xbdc>
   1233c:	cmp	r3, #0
   12340:	bne	11cd4 <snd_pcm_sw_params_set_start_threshold@plt+0x56c>
   12344:	ldr	r3, [pc, #652]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   12348:	mov	r2, #5
   1234c:	ldr	r1, [pc, #552]	; 1257c <snd_pcm_sw_params_set_start_threshold@plt+0xe14>
   12350:	mov	r0, #0
   12354:	ldr	r4, [r3]
   12358:	bl	11570 <dcgettext@plt>
   1235c:	mov	r1, #1
   12360:	mov	r2, r0
   12364:	mov	r0, r4
   12368:	bl	11660 <__fprintf_chk@plt>
   1236c:	mov	r0, #1
   12370:	bl	11738 <exit@plt>
   12374:	vldr	d6, [pc, #460]	; 12548 <snd_pcm_sw_params_set_start_threshold@plt+0xde0>
   12378:	vcmp.f64	d7, d6
   1237c:	vmrs	APSR_nzcv, fpscr
   12380:	vmovmi.f64	d7, d6
   12384:	b	11cf8 <snd_pcm_sw_params_set_start_threshold@plt+0x590>
   12388:	ldr	r1, [pc, #496]	; 12580 <snd_pcm_sw_params_set_start_threshold@plt+0xe18>
   1238c:	mov	r2, #5
   12390:	mov	r0, #0
   12394:	bl	11570 <dcgettext@plt>
   12398:	mov	r1, r0
   1239c:	mov	r0, #1
   123a0:	bl	11498 <__printf_chk@plt>
   123a4:	b	11d8c <snd_pcm_sw_params_set_start_threshold@plt+0x624>
   123a8:	mov	r2, #5
   123ac:	ldr	r1, [pc, #464]	; 12584 <snd_pcm_sw_params_set_start_threshold@plt+0xe1c>
   123b0:	mov	r0, #0
   123b4:	bl	11570 <dcgettext@plt>
   123b8:	mov	r4, r0
   123bc:	mov	r0, r6
   123c0:	bl	115f4 <snd_strerror@plt>
   123c4:	mov	r2, r6
   123c8:	mov	r1, r4
   123cc:	mov	r3, r0
   123d0:	mov	r0, #1
   123d4:	bl	11498 <__printf_chk@plt>
   123d8:	mov	r0, #1
   123dc:	bl	13804 <snd_pcm_sw_params_set_start_threshold@plt+0x209c>
   123e0:	vldr	d6, [pc, #360]	; 12550 <snd_pcm_sw_params_set_start_threshold@plt+0xde8>
   123e4:	vcmp.f64	d7, d6
   123e8:	vmrs	APSR_nzcv, fpscr
   123ec:	vmovgt.f64	d7, d6
   123f0:	b	11cf8 <snd_pcm_sw_params_set_start_threshold@plt+0x590>
   123f4:	ldr	r3, [pc, #476]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   123f8:	ldr	r1, [pc, #392]	; 12588 <snd_pcm_sw_params_set_start_threshold@plt+0xe20>
   123fc:	mov	r2, #5
   12400:	mov	r0, #0
   12404:	ldr	r4, [r3]
   12408:	bl	11570 <dcgettext@plt>
   1240c:	mov	r5, r0
   12410:	mov	r0, r6
   12414:	bl	115f4 <snd_strerror@plt>
   12418:	mov	r2, r5
   1241c:	mov	r1, #1
   12420:	mov	r3, r0
   12424:	mov	r0, r4
   12428:	bl	11660 <__fprintf_chk@plt>
   1242c:	ldr	r1, [pc, #344]	; 1258c <snd_pcm_sw_params_set_start_threshold@plt+0xe24>
   12430:	mov	r2, #5
   12434:	mov	r0, #0
   12438:	bl	11570 <dcgettext@plt>
   1243c:	mov	r4, r0
   12440:	mov	r0, r6
   12444:	bl	115f4 <snd_strerror@plt>
   12448:	mov	r1, r4
   1244c:	mov	r2, r0
   12450:	mov	r0, #1
   12454:	bl	11498 <__printf_chk@plt>
   12458:	mov	r0, #1
   1245c:	bl	13804 <snd_pcm_sw_params_set_start_threshold@plt+0x209c>
   12460:	mov	r2, #5
   12464:	ldr	r1, [pc, #292]	; 12590 <snd_pcm_sw_params_set_start_threshold@plt+0xe28>
   12468:	mov	r0, #0
   1246c:	bl	11570 <dcgettext@plt>
   12470:	ldrd	r2, [r4, #32]
   12474:	mov	r1, r0
   12478:	mov	r0, #1
   1247c:	bl	11498 <__printf_chk@plt>
   12480:	b	11d8c <snd_pcm_sw_params_set_start_threshold@plt+0x624>
   12484:	ldr	r3, [pc, #332]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   12488:	mov	r2, #5
   1248c:	ldr	r1, [pc, #256]	; 12594 <snd_pcm_sw_params_set_start_threshold@plt+0xe2c>
   12490:	b	12400 <snd_pcm_sw_params_set_start_threshold@plt+0xc98>
   12494:	ldr	r3, [pc, #316]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   12498:	ldr	r1, [pc, #248]	; 12598 <snd_pcm_sw_params_set_start_threshold@plt+0xe30>
   1249c:	mov	r2, #5
   124a0:	mov	r0, #0
   124a4:	ldr	r4, [r3]
   124a8:	bl	11570 <dcgettext@plt>
   124ac:	mov	r5, r0
   124b0:	mov	r0, r6
   124b4:	bl	115f4 <snd_strerror@plt>
   124b8:	mov	r2, r5
   124bc:	mov	r1, #1
   124c0:	mov	r3, r0
   124c4:	mov	r0, r4
   124c8:	bl	11660 <__fprintf_chk@plt>
   124cc:	mov	r2, #5
   124d0:	ldr	r1, [pc, #196]	; 1259c <snd_pcm_sw_params_set_start_threshold@plt+0xe34>
   124d4:	b	12434 <snd_pcm_sw_params_set_start_threshold@plt+0xccc>
   124d8:	ldr	r3, [pc, #248]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   124dc:	mov	r2, #5
   124e0:	ldr	r1, [pc, #184]	; 125a0 <snd_pcm_sw_params_set_start_threshold@plt+0xe38>
   124e4:	b	12400 <snd_pcm_sw_params_set_start_threshold@plt+0xc98>
   124e8:	ldr	r3, [pc, #232]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   124ec:	mov	r2, #5
   124f0:	ldr	r1, [pc, #172]	; 125a4 <snd_pcm_sw_params_set_start_threshold@plt+0xe3c>
   124f4:	b	124a0 <snd_pcm_sw_params_set_start_threshold@plt+0xd38>
   124f8:	ldr	r3, [pc, #216]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   124fc:	mov	r2, #5
   12500:	ldr	r1, [pc, #160]	; 125a8 <snd_pcm_sw_params_set_start_threshold@plt+0xe40>
   12504:	mov	r0, #0
   12508:	ldr	r5, [r3]
   1250c:	bl	11570 <dcgettext@plt>
   12510:	ldr	r4, [r4, #8]
   12514:	mov	r7, r0
   12518:	mov	r0, r6
   1251c:	bl	115f4 <snd_strerror@plt>
   12520:	mov	r3, r4
   12524:	mov	r2, r7
   12528:	mov	r1, #1
   1252c:	str	r0, [sp]
   12530:	mov	r0, r5
   12534:	bl	11660 <__fprintf_chk@plt>
   12538:	b	1242c <snd_pcm_sw_params_set_start_threshold@plt+0xcc4>
   1253c:	nop			; (mov r0, r0)
   12540:	andeq	r0, r0, r0
   12544:	smlawbmi	lr, r0, r4, r8
   12548:	andeq	r0, r0, r0
   1254c:	svccc	0x00f00000	; IMB
   12550:	andeq	r0, r0, r0
   12554:	adcsmi	r4, pc, r0
   12558:	andeq	r4, r1, ip, lsl fp
   1255c:	andeq	r4, r1, r0, asr #22
   12560:	andeq	r4, r1, r8, lsl #5
   12564:	ldrdeq	r3, [r1], -r4
   12568:			; <UNDEFINED> instruction: 0x000145b8
   1256c:	muleq	r1, r8, r5
   12570:	muleq	r1, r4, r5
   12574:	andeq	r6, r2, r0, asr r0
   12578:	andeq	r6, r2, r8
   1257c:			; <UNDEFINED> instruction: 0x000145bc
   12580:	andeq	r4, r1, r4, ror #12
   12584:	andeq	r4, r1, r4, ror r6
   12588:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1258c:	andeq	r4, r1, ip, ror #19
   12590:	andeq	r4, r1, r8, asr #12
   12594:	muleq	r1, r0, r6
   12598:	andeq	r4, r1, ip, lsl #20
   1259c:	andeq	r4, r1, r0, ror #22
   125a0:	andeq	r4, r1, r0, lsl #14
   125a4:	andeq	r4, r1, r4, asr #20
   125a8:	andeq	r4, r1, r0, lsr r7
   125ac:	andeq	r4, r1, r8, lsr r8
   125b0:	muleq	r2, ip, r1
   125b4:	strdeq	r4, [r1], -r0
   125b8:	andeq	r6, r2, r0, ror #1
   125bc:			; <UNDEFINED> instruction: 0x00012bb8
   125c0:	andeq	r4, r1, r8, asr fp
   125c4:	andeq	r4, r1, ip, ror sl
   125c8:	andeq	r4, r1, r0, lsr r0
   125cc:	andeq	r4, r1, r8, lsr #22
   125d0:	strdeq	r4, [r1], -ip
   125d4:	andeq	r4, r1, r8, ror #14
   125d8:	andeq	r6, r2, r0, asr #32
   125dc:	andeq	r4, r1, r8, ror #18
   125e0:	andeq	r6, r2, r4, ror #1
   125e4:	mov	r2, #5
   125e8:	ldr	r1, [pc, #-68]	; 125ac <snd_pcm_sw_params_set_start_threshold@plt+0xe44>
   125ec:	mov	r0, #0
   125f0:	bl	11570 <dcgettext@plt>
   125f4:	ldr	r2, [r5, #332]	; 0x14c
   125f8:	mov	r1, r0
   125fc:	mov	r0, #1
   12600:	bl	11498 <__printf_chk@plt>
   12604:	mov	r3, #0
   12608:	ldr	r2, [pc, #-96]	; 125b0 <snd_pcm_sw_params_set_start_threshold@plt+0xe48>
   1260c:	ldr	r1, [fp, #-104]	; 0xffffff98
   12610:	mov	r0, r7
   12614:	bl	11468 <snd_pcm_hw_params_set_period_time_near@plt>
   12618:	subs	r6, r0, #0
   1261c:	blt	129c8 <snd_pcm_sw_params_set_start_threshold@plt+0x1260>
   12620:	ldr	r3, [r5, #328]	; 0x148
   12624:	cmp	r3, #0
   12628:	bne	11f18 <snd_pcm_sw_params_set_start_threshold@plt+0x7b0>
   1262c:	ldr	r3, [r5, #332]	; 0x14c
   12630:	cmp	r3, #0
   12634:	bne	11f6c <snd_pcm_sw_params_set_start_threshold@plt+0x804>
   12638:	ldr	r6, [r4, #40]	; 0x28
   1263c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12640:	mov	r1, r6
   12644:	bl	13af4 <snd_pcm_sw_params_set_start_threshold@plt+0x238c>
   12648:	mov	r2, #5
   1264c:	ldr	r1, [pc, #-160]	; 125b4 <snd_pcm_sw_params_set_start_threshold@plt+0xe4c>
   12650:	mul	r6, r6, r0
   12654:	mov	r0, #0
   12658:	str	r6, [r5, #144]	; 0x90
   1265c:	bl	11570 <dcgettext@plt>
   12660:	ldr	r2, [r5, #144]	; 0x90
   12664:	mov	r1, r0
   12668:	mov	r0, #1
   1266c:	bl	11498 <__printf_chk@plt>
   12670:	ldr	r2, [pc, #-192]	; 125b8 <snd_pcm_sw_params_set_start_threshold@plt+0xe50>
   12674:	ldr	r1, [fp, #-104]	; 0xffffff98
   12678:	mov	r0, r7
   1267c:	bl	11708 <snd_pcm_hw_params_set_buffer_size_near@plt>
   12680:	subs	r6, r0, #0
   12684:	blt	12a04 <snd_pcm_sw_params_set_start_threshold@plt+0x129c>
   12688:	ldr	r3, [r5, #328]	; 0x148
   1268c:	cmp	r3, #0
   12690:	bne	11f60 <snd_pcm_sw_params_set_start_threshold@plt+0x7f8>
   12694:	b	11f6c <snd_pcm_sw_params_set_start_threshold@plt+0x804>
   12698:	mov	r0, r6
   1269c:	bl	113d8 <snd_pcm_get_chmap@plt>
   126a0:	cmp	r0, #0
   126a4:	mov	r7, r0
   126a8:	str	r0, [r5]
   126ac:	beq	120c8 <snd_pcm_sw_params_set_start_threshold@plt+0x960>
   126b0:	mov	r1, #4
   126b4:	ldr	r0, [r0]
   126b8:	bl	114b0 <calloc@plt>
   126bc:	subs	r6, r0, #0
   126c0:	beq	126f0 <snd_pcm_sw_params_set_start_threshold@plt+0xf88>
   126c4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   126c8:	b	126d4 <snd_pcm_sw_params_set_start_threshold@plt+0xf6c>
   126cc:	str	r3, [r6, r3, lsl #2]
   126d0:	add	r3, r3, #1
   126d4:	ldr	r1, [r7]
   126d8:	cmp	r3, r1
   126dc:	bcc	126cc <snd_pcm_sw_params_set_start_threshold@plt+0xf64>
   126e0:	ldr	r3, [pc, #-300]	; 125bc <snd_pcm_sw_params_set_start_threshold@plt+0xe54>
   126e4:	mov	r2, #4
   126e8:	mov	r0, r6
   126ec:	bl	113e4 <qsort@plt>
   126f0:	str	r6, [r5, #320]	; 0x140
   126f4:	b	120c8 <snd_pcm_sw_params_set_start_threshold@plt+0x960>
   126f8:	sub	r0, r0, #1
   126fc:	bl	1382c <snd_pcm_sw_params_set_start_threshold@plt+0x20c4>
   12700:	ldr	r3, [r4, #20]
   12704:	cmp	r3, #3
   12708:	mov	r6, r0
   1270c:	bne	1271c <snd_pcm_sw_params_set_start_threshold@plt+0xfb4>
   12710:	bl	138b4 <snd_pcm_sw_params_set_start_threshold@plt+0x214c>
   12714:	cmp	r0, #0
   12718:	blt	12458 <snd_pcm_sw_params_set_start_threshold@plt+0xcf0>
   1271c:	mov	r0, r6
   12720:	bl	13928 <snd_pcm_sw_params_set_start_threshold@plt+0x21c0>
   12724:	ldr	r1, [pc, #-364]	; 125c0 <snd_pcm_sw_params_set_start_threshold@plt+0xe58>
   12728:	mov	r2, r0
   1272c:	mov	r0, #1
   12730:	bl	11498 <__printf_chk@plt>
   12734:	ldr	r0, [r4, #16]
   12738:	ldr	r1, [r5, #136]	; 0x88
   1273c:	add	r0, r0, r0, lsl #2
   12740:	bl	13af4 <snd_pcm_sw_params_set_start_threshold@plt+0x238c>
   12744:	mov	r3, r8
   12748:	mov	r1, r6
   1274c:	mov	r2, r0
   12750:	ldr	r0, [fp, #-84]	; 0xffffffac
   12754:	bl	13470 <snd_pcm_sw_params_set_start_threshold@plt+0x1d08>
   12758:	subs	r7, r0, #0
   1275c:	bge	12798 <snd_pcm_sw_params_set_start_threshold@plt+0x1030>
   12760:	ldr	r3, [pc, #-400]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   12764:	mov	r2, #5
   12768:	ldr	r1, [pc, #-420]	; 125cc <snd_pcm_sw_params_set_start_threshold@plt+0xe64>
   1276c:	mov	r0, #0
   12770:	ldr	r4, [r3]
   12774:	bl	11570 <dcgettext@plt>
   12778:	mov	r6, r0
   1277c:	mov	r0, r7
   12780:	bl	115f4 <snd_strerror@plt>
   12784:	mov	r2, r6
   12788:	mov	r1, #1
   1278c:	mov	r3, r0
   12790:	mov	r0, r4
   12794:	bl	11660 <__fprintf_chk@plt>
   12798:	ldr	r0, [fp, #-84]	; 0xffffffac
   1279c:	bl	114e0 <snd_pcm_drain@plt>
   127a0:	mov	r0, r8
   127a4:	bl	1154c <free@plt>
   127a8:	ldr	r0, [r5, #320]	; 0x140
   127ac:	bl	1154c <free@plt>
   127b0:	mov	r0, #0
   127b4:	bl	13804 <snd_pcm_sw_params_set_start_threshold@plt+0x209c>
   127b8:	ldr	r3, [pc, #-488]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   127bc:	mov	r2, #0
   127c0:	sub	r0, fp, #64	; 0x40
   127c4:	ldr	r1, [r3]
   127c8:	bl	11714 <snd_output_stdio_attach@plt>
   127cc:	cmp	r0, #0
   127d0:	blt	1211c <snd_pcm_sw_params_set_start_threshold@plt+0x9b4>
   127d4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   127d8:	ldr	r0, [fp, #-84]	; 0xffffffac
   127dc:	bl	1145c <snd_pcm_dump@plt>
   127e0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   127e4:	bl	113fc <snd_output_close@plt>
   127e8:	b	1211c <snd_pcm_sw_params_set_start_threshold@plt+0x9b4>
   127ec:	ldr	r3, [pc, #-540]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   127f0:	mov	r2, #5
   127f4:	ldr	r1, [pc, #-568]	; 125c4 <snd_pcm_sw_params_set_start_threshold@plt+0xe5c>
   127f8:	b	124a0 <snd_pcm_sw_params_set_start_threshold@plt+0xd38>
   127fc:	ldr	r3, [pc, #-556]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   12800:	mov	r2, #5
   12804:	ldr	r1, [pc, #-580]	; 125c8 <snd_pcm_sw_params_set_start_threshold@plt+0xe60>
   12808:	ldr	r4, [r3]
   1280c:	bl	11570 <dcgettext@plt>
   12810:	mov	r1, #1
   12814:	mov	r2, r0
   12818:	mov	r0, r4
   1281c:	bl	11660 <__fprintf_chk@plt>
   12820:	mov	r0, #1
   12824:	bl	13804 <snd_pcm_sw_params_set_start_threshold@plt+0x209c>
   12828:	ldr	r3, [pc, #-600]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   1282c:	mov	r2, #5
   12830:	ldr	r1, [pc, #-620]	; 125cc <snd_pcm_sw_params_set_start_threshold@plt+0xe64>
   12834:	mov	r7, r0
   12838:	mov	r0, #0
   1283c:	ldr	r4, [r3]
   12840:	bl	11570 <dcgettext@plt>
   12844:	mov	r5, r0
   12848:	mov	r0, r7
   1284c:	bl	115f4 <snd_strerror@plt>
   12850:	mov	r2, r5
   12854:	mov	r1, #1
   12858:	mov	r3, r0
   1285c:	mov	r0, r4
   12860:	bl	11660 <__fprintf_chk@plt>
   12864:	mov	r0, #0
   12868:	bl	13804 <snd_pcm_sw_params_set_start_threshold@plt+0x209c>
   1286c:	ldr	r3, [pc, #-668]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   12870:	ldr	r1, [pc, #-680]	; 125d0 <snd_pcm_sw_params_set_start_threshold@plt+0xe68>
   12874:	mov	r2, #5
   12878:	ldr	r4, [r3]
   1287c:	mov	r0, #0
   12880:	bl	11570 <dcgettext@plt>
   12884:	ldr	r3, [fp, #-96]	; 0xffffffa0
   12888:	mov	r1, #1
   1288c:	mov	r2, r0
   12890:	mov	r0, r4
   12894:	bl	11660 <__fprintf_chk@plt>
   12898:	b	12458 <snd_pcm_sw_params_set_start_threshold@plt+0xcf0>
   1289c:	ldr	r3, [pc, #-716]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   128a0:	mov	r2, #5
   128a4:	ldr	r1, [pc, #-728]	; 125d4 <snd_pcm_sw_params_set_start_threshold@plt+0xe6c>
   128a8:	mov	r0, #0
   128ac:	ldr	r5, [r3]
   128b0:	bl	11570 <dcgettext@plt>
   128b4:	ldr	r4, [r4, #16]
   128b8:	mov	r7, r0
   128bc:	mov	r0, r6
   128c0:	b	1251c <snd_pcm_sw_params_set_start_threshold@plt+0xdb4>
   128c4:	ldr	r3, [pc, #-756]	; 125d8 <snd_pcm_sw_params_set_start_threshold@plt+0xe70>
   128c8:	mov	r2, #5
   128cc:	ldr	r1, [pc, #-760]	; 125dc <snd_pcm_sw_params_set_start_threshold@plt+0xe74>
   128d0:	b	12400 <snd_pcm_sw_params_set_start_threshold@plt+0xc98>
   128d4:	mov	r1, #16
   128d8:	ldr	r0, [pc, #-768]	; 125e0 <snd_pcm_sw_params_set_start_threshold@plt+0xe78>
   128dc:	bl	139f4 <snd_pcm_sw_params_set_start_threshold@plt+0x228c>
   128e0:	b	12150 <snd_pcm_sw_params_set_start_threshold@plt+0x9e8>
   128e4:	mov	r3, #0
   128e8:	str	r3, [r5, #284]	; 0x11c
   128ec:	ldr	r0, [r5, #336]	; 0x150
   128f0:	cmp	r0, #0
   128f4:	beq	12194 <snd_pcm_sw_params_set_start_threshold@plt+0xa2c>
   128f8:	sub	r0, r0, #1
   128fc:	bl	1382c <snd_pcm_sw_params_set_start_threshold@plt+0x20c4>
   12900:	mov	r6, r0
   12904:	b	1271c <snd_pcm_sw_params_set_start_threshold@plt+0xfb4>
   12908:	vldr	s15, [r4, #16]
   1290c:	vldr	d6, [pc, #388]	; 12a98 <snd_pcm_sw_params_set_start_threshold@plt+0x1330>
   12910:	vldr	d5, [r4, #32]
   12914:	mov	r2, #0
   12918:	vcvt.f64.u32	d7, s15
   1291c:	mov	r3, #0
   12920:	vdiv.f64	d4, d6, d5
   12924:	str	r2, [r5, #288]	; 0x120
   12928:	str	r3, [r5, #292]	; 0x124
   1292c:	vdiv.f64	d5, d6, d7
   12930:	vstr	d4, [r5, #296]	; 0x128
   12934:	vstr	d5, [r5, #304]	; 0x130
   12938:	b	128ec <snd_pcm_sw_params_set_start_threshold@plt+0x1184>
   1293c:	ldr	r3, [pc, #348]	; 12aa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1338>
   12940:	mov	r2, #5
   12944:	ldr	r1, [pc, #344]	; 12aa4 <snd_pcm_sw_params_set_start_threshold@plt+0x133c>
   12948:	b	119f4 <snd_pcm_sw_params_set_start_threshold@plt+0x28c>
   1294c:	ldr	r3, [pc, #332]	; 12aa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1338>
   12950:	mov	r2, #5
   12954:	ldr	r1, [pc, #332]	; 12aa8 <snd_pcm_sw_params_set_start_threshold@plt+0x1340>
   12958:	b	124a0 <snd_pcm_sw_params_set_start_threshold@plt+0xd38>
   1295c:	ldr	r3, [pc, #316]	; 12aa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1338>
   12960:	mov	r2, #5
   12964:	ldr	r1, [pc, #320]	; 12aac <snd_pcm_sw_params_set_start_threshold@plt+0x1344>
   12968:	mov	r0, #0
   1296c:	ldr	r5, [r3]
   12970:	bl	11570 <dcgettext@plt>
   12974:	ldr	r4, [r4, #40]	; 0x28
   12978:	mov	r7, r0
   1297c:	mov	r0, r6
   12980:	b	1251c <snd_pcm_sw_params_set_start_threshold@plt+0xdb4>
   12984:	ldr	r3, [pc, #276]	; 12aa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1338>
   12988:	mov	r2, #5
   1298c:	ldr	r1, [pc, #284]	; 12ab0 <snd_pcm_sw_params_set_start_threshold@plt+0x1348>
   12990:	mov	r0, #0
   12994:	ldr	r4, [r3]
   12998:	bl	11570 <dcgettext@plt>
   1299c:	ldr	r5, [r5, #328]	; 0x148
   129a0:	mov	r7, r0
   129a4:	mov	r0, r6
   129a8:	bl	115f4 <snd_strerror@plt>
   129ac:	mov	r3, r5
   129b0:	mov	r2, r7
   129b4:	mov	r1, #1
   129b8:	str	r0, [sp]
   129bc:	mov	r0, r4
   129c0:	bl	11660 <__fprintf_chk@plt>
   129c4:	b	1242c <snd_pcm_sw_params_set_start_threshold@plt+0xcc4>
   129c8:	ldr	r3, [pc, #208]	; 12aa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1338>
   129cc:	mov	r2, #5
   129d0:	ldr	r1, [pc, #220]	; 12ab4 <snd_pcm_sw_params_set_start_threshold@plt+0x134c>
   129d4:	mov	r0, #0
   129d8:	ldr	r4, [r3]
   129dc:	bl	11570 <dcgettext@plt>
   129e0:	ldr	r5, [r5, #332]	; 0x14c
   129e4:	mov	r7, r0
   129e8:	mov	r0, r6
   129ec:	b	129a8 <snd_pcm_sw_params_set_start_threshold@plt+0x1240>
   129f0:	ldr	r3, [pc, #168]	; 12aa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1338>
   129f4:	mov	r2, #5
   129f8:	ldr	r1, [pc, #184]	; 12ab8 <snd_pcm_sw_params_set_start_threshold@plt+0x1350>
   129fc:	ldr	r4, [r3]
   12a00:	b	12880 <snd_pcm_sw_params_set_start_threshold@plt+0x1118>
   12a04:	ldr	r3, [pc, #148]	; 12aa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1338>
   12a08:	mov	r2, #5
   12a0c:	ldr	r1, [pc, #168]	; 12abc <snd_pcm_sw_params_set_start_threshold@plt+0x1354>
   12a10:	mov	r0, #0
   12a14:	ldr	r4, [r3]
   12a18:	bl	11570 <dcgettext@plt>
   12a1c:	ldr	r5, [r5, #144]	; 0x90
   12a20:	mov	r7, r0
   12a24:	mov	r0, r6
   12a28:	b	129a8 <snd_pcm_sw_params_set_start_threshold@plt+0x1240>
   12a2c:	ldr	r3, [pc, #108]	; 12aa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1338>
   12a30:	mov	r2, #5
   12a34:	ldr	r1, [pc, #132]	; 12ac0 <snd_pcm_sw_params_set_start_threshold@plt+0x1358>
   12a38:	mov	r0, #0
   12a3c:	ldr	r4, [r3]
   12a40:	bl	11570 <dcgettext@plt>
   12a44:	str	r6, [sp, #4]
   12a48:	str	r8, [sp]
   12a4c:	mov	r3, r9
   12a50:	mov	r1, #1
   12a54:	mvn	r6, #21
   12a58:	mov	r2, r0
   12a5c:	mov	r0, r4
   12a60:	bl	11660 <__fprintf_chk@plt>
   12a64:	b	1242c <snd_pcm_sw_params_set_start_threshold@plt+0xcc4>
   12a68:	ldr	r3, [pc, #48]	; 12aa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1338>
   12a6c:	mov	r2, #5
   12a70:	ldr	r1, [pc, #76]	; 12ac4 <snd_pcm_sw_params_set_start_threshold@plt+0x135c>
   12a74:	mov	r0, #0
   12a78:	ldr	r4, [r3]
   12a7c:	bl	11570 <dcgettext@plt>
   12a80:	mov	r1, #1
   12a84:	mvn	r6, #21
   12a88:	mov	r2, r0
   12a8c:	mov	r0, r4
   12a90:	bl	11660 <__fprintf_chk@plt>
   12a94:	b	1242c <snd_pcm_sw_params_set_start_threshold@plt+0xcc4>
   12a98:	andeq	r0, r0, r0
   12a9c:	svccc	0x00f00000	; IMB
   12aa0:	andeq	r6, r2, r0, asr #32
   12aa4:	andeq	r4, r1, r8, asr r2
   12aa8:	andeq	r4, r1, r8, lsr #21
   12aac:	andeq	r4, r1, ip, lsr r9
   12ab0:	andeq	r4, r1, ip, lsr #17
   12ab4:	andeq	r4, r1, r8, asr r8
   12ab8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   12abc:	andeq	r4, r1, ip, lsl #18
   12ac0:	muleq	r1, r4, r7
   12ac4:	andeq	r4, r1, ip, asr #19
   12ac8:	mov	fp, #0
   12acc:	mov	lr, #0
   12ad0:	pop	{r1}		; (ldr r1, [sp], #4)
   12ad4:	mov	r2, sp
   12ad8:	push	{r2}		; (str r2, [sp, #-4]!)
   12adc:	push	{r0}		; (str r0, [sp, #-4]!)
   12ae0:	ldr	ip, [pc, #16]	; 12af8 <snd_pcm_sw_params_set_start_threshold@plt+0x1390>
   12ae4:	push	{ip}		; (str ip, [sp, #-4]!)
   12ae8:	ldr	r0, [pc, #12]	; 12afc <snd_pcm_sw_params_set_start_threshold@plt+0x1394>
   12aec:	ldr	r3, [pc, #12]	; 12b00 <snd_pcm_sw_params_set_start_threshold@plt+0x1398>
   12af0:	bl	1142c <__libc_start_main@plt>
   12af4:	bl	11414 <abort@plt>
   12af8:	andeq	r3, r1, r0, ror sp
   12afc:	andeq	r1, r1, r8, ror r7
   12b00:	andeq	r3, r1, r0, lsl sp
   12b04:	ldr	r3, [pc, #20]	; 12b20 <snd_pcm_sw_params_set_start_threshold@plt+0x13b8>
   12b08:	ldr	r2, [pc, #20]	; 12b24 <snd_pcm_sw_params_set_start_threshold@plt+0x13bc>
   12b0c:	add	r3, pc, r3
   12b10:	ldr	r2, [r3, r2]
   12b14:	cmp	r2, #0
   12b18:	bxeq	lr
   12b1c:	b	11450 <__gmon_start__@plt>
   12b20:	andeq	r3, r1, r0, lsr #7
   12b24:	andeq	r0, r0, r4, asr #2
   12b28:	ldr	r0, [pc, #24]	; 12b48 <snd_pcm_sw_params_set_start_threshold@plt+0x13e0>
   12b2c:	ldr	r3, [pc, #24]	; 12b4c <snd_pcm_sw_params_set_start_threshold@plt+0x13e4>
   12b30:	cmp	r3, r0
   12b34:	bxeq	lr
   12b38:	ldr	r3, [pc, #16]	; 12b50 <snd_pcm_sw_params_set_start_threshold@plt+0x13e8>
   12b3c:	cmp	r3, #0
   12b40:	bxeq	lr
   12b44:	bx	r3
   12b48:	andeq	r6, r2, r8, lsr r0
   12b4c:	andeq	r6, r2, r8, lsr r0
   12b50:	andeq	r0, r0, r0
   12b54:	ldr	r0, [pc, #36]	; 12b80 <snd_pcm_sw_params_set_start_threshold@plt+0x1418>
   12b58:	ldr	r1, [pc, #36]	; 12b84 <snd_pcm_sw_params_set_start_threshold@plt+0x141c>
   12b5c:	sub	r1, r1, r0
   12b60:	asr	r1, r1, #2
   12b64:	add	r1, r1, r1, lsr #31
   12b68:	asrs	r1, r1, #1
   12b6c:	bxeq	lr
   12b70:	ldr	r3, [pc, #16]	; 12b88 <snd_pcm_sw_params_set_start_threshold@plt+0x1420>
   12b74:	cmp	r3, #0
   12b78:	bxeq	lr
   12b7c:	bx	r3
   12b80:	andeq	r6, r2, r8, lsr r0
   12b84:	andeq	r6, r2, r8, lsr r0
   12b88:	andeq	r0, r0, r0
   12b8c:	push	{r4, lr}
   12b90:	ldr	r4, [pc, #24]	; 12bb0 <snd_pcm_sw_params_set_start_threshold@plt+0x1448>
   12b94:	ldrb	r3, [r4]
   12b98:	cmp	r3, #0
   12b9c:	popne	{r4, pc}
   12ba0:	bl	12b28 <snd_pcm_sw_params_set_start_threshold@plt+0x13c0>
   12ba4:	mov	r3, #1
   12ba8:	strb	r3, [r4]
   12bac:	pop	{r4, pc}
   12bb0:	andeq	r6, r2, ip, asr #32
   12bb4:	b	12b54 <snd_pcm_sw_params_set_start_threshold@plt+0x13ec>
   12bb8:	ldr	r3, [pc, #188]	; 12c7c <snd_pcm_sw_params_set_start_threshold@plt+0x1514>
   12bbc:	ldr	ip, [r0]
   12bc0:	ldr	r1, [r1]
   12bc4:	ldr	r3, [r3]
   12bc8:	add	r2, r3, ip, lsl #2
   12bcc:	add	r3, r3, r1, lsl #2
   12bd0:	ldr	r2, [r2, #4]
   12bd4:	ldr	r3, [r3, #4]
   12bd8:	cmp	r2, #34	; 0x22
   12bdc:	ble	12c0c <snd_pcm_sw_params_set_start_threshold@plt+0x14a4>
   12be0:	cmp	r3, #34	; 0x22
   12be4:	bgt	12c60 <snd_pcm_sw_params_set_start_threshold@plt+0x14f8>
   12be8:	ldr	r2, [pc, #144]	; 12c80 <snd_pcm_sw_params_set_start_threshold@plt+0x1518>
   12bec:	ldr	r3, [r2, r3, lsl #2]
   12bf0:	cmp	r3, #0
   12bf4:	beq	12c60 <snd_pcm_sw_params_set_start_threshold@plt+0x14f8>
   12bf8:	ldr	r0, [pc, #132]	; 12c84 <snd_pcm_sw_params_set_start_threshold@plt+0x151c>
   12bfc:	cmp	r3, r0
   12c00:	beq	12c60 <snd_pcm_sw_params_set_start_threshold@plt+0x14f8>
   12c04:	sub	r0, r0, r3
   12c08:	bx	lr
   12c0c:	push	{lr}		; (str lr, [sp, #-4]!)
   12c10:	ldr	lr, [pc, #104]	; 12c80 <snd_pcm_sw_params_set_start_threshold@plt+0x1518>
   12c14:	ldr	r0, [lr, r2, lsl #2]
   12c18:	cmp	r0, #0
   12c1c:	beq	12c3c <snd_pcm_sw_params_set_start_threshold@plt+0x14d4>
   12c20:	cmp	r3, #34	; 0x22
   12c24:	ldrgt	r3, [pc, #88]	; 12c84 <snd_pcm_sw_params_set_start_threshold@plt+0x151c>
   12c28:	ble	12c68 <snd_pcm_sw_params_set_start_threshold@plt+0x1500>
   12c2c:	cmp	r3, r0
   12c30:	beq	12c58 <snd_pcm_sw_params_set_start_threshold@plt+0x14f0>
   12c34:	sub	r0, r0, r3
   12c38:	pop	{pc}		; (ldr pc, [sp], #4)
   12c3c:	cmp	r3, #34	; 0x22
   12c40:	bgt	12c58 <snd_pcm_sw_params_set_start_threshold@plt+0x14f0>
   12c44:	ldr	r2, [pc, #52]	; 12c80 <snd_pcm_sw_params_set_start_threshold@plt+0x1518>
   12c48:	ldr	r3, [r2, r3, lsl #2]
   12c4c:	cmp	r3, #0
   12c50:	ldrne	r0, [pc, #44]	; 12c84 <snd_pcm_sw_params_set_start_threshold@plt+0x151c>
   12c54:	bne	12c2c <snd_pcm_sw_params_set_start_threshold@plt+0x14c4>
   12c58:	sub	r0, ip, r1
   12c5c:	pop	{pc}		; (ldr pc, [sp], #4)
   12c60:	sub	r0, ip, r1
   12c64:	bx	lr
   12c68:	ldr	r3, [lr, r3, lsl #2]
   12c6c:	ldr	r2, [pc, #16]	; 12c84 <snd_pcm_sw_params_set_start_threshold@plt+0x151c>
   12c70:	cmp	r3, #0
   12c74:	moveq	r3, r2
   12c78:	b	12c2c <snd_pcm_sw_params_set_start_threshold@plt+0x14c4>
   12c7c:	andeq	r6, r2, r0, asr r0
   12c80:	andeq	r3, r1, r0, lsl #27
   12c84:	andeq	r2, r0, r0, lsl r7
   12c88:	ldr	r3, [pc, #48]	; 12cc0 <snd_pcm_sw_params_set_start_threshold@plt+0x1558>
   12c8c:	ldr	r2, [r3]
   12c90:	ldr	r3, [r0]
   12c94:	cmp	r2, #14
   12c98:	add	r2, r3, #1
   12c9c:	vmovne	s15, r3
   12ca0:	vldrne	s14, [pc, #20]	; 12cbc <snd_pcm_sw_params_set_start_threshold@plt+0x1554>
   12ca4:	str	r2, [r0]
   12ca8:	vcvtne.f32.s32	s15, s15
   12cac:	vmulne.f32	s15, s15, s14
   12cb0:	vmovne	r3, s15
   12cb4:	mov	r0, r3
   12cb8:	bx	lr
   12cbc:	andcc	r0, r0, r0
   12cc0:	andeq	r6, r2, r8
   12cc4:	push	{r4, lr}
   12cc8:	vpush	{d8-d9}
   12ccc:	vldr	d8, [r0]
   12cd0:	vldr	d6, [pc, #112]	; 12d48 <snd_pcm_sw_params_set_start_threshold@plt+0x15e0>
   12cd4:	vldr	d9, [r0, #8]
   12cd8:	sub	sp, sp, #8
   12cdc:	vadd.f64	d7, d8, d8
   12ce0:	mov	r4, r0
   12ce4:	vmul.f64	d7, d7, d6
   12ce8:	vdiv.f64	d0, d7, d9
   12cec:	vsub.f64	d0, d0, d6
   12cf0:	bl	116e4 <sin@plt>
   12cf4:	ldr	r3, [pc, #88]	; 12d54 <snd_pcm_sw_params_set_start_threshold@plt+0x15ec>
   12cf8:	vldr	s15, [r3, #4]
   12cfc:	ldr	r3, [r3]
   12d00:	cmp	r3, #14
   12d04:	vcvt.f32.f64	s0, d0
   12d08:	vmul.f32	s0, s0, s15
   12d0c:	vldrne	s15, [pc, #60]	; 12d50 <snd_pcm_sw_params_set_start_threshold@plt+0x15e8>
   12d10:	vmulne.f32	s0, s0, s15
   12d14:	vstreq	s0, [sp, #4]
   12d18:	vcvtne.s32.f32	s15, s0
   12d1c:	vstrne	s15, [sp, #4]
   12d20:	vldr	d7, [r4, #16]
   12d24:	ldr	r0, [sp, #4]
   12d28:	vadd.f64	d8, d8, d7
   12d2c:	vcmpe.f64	d9, d8
   12d30:	vmrs	APSR_nzcv, fpscr
   12d34:	vsubls.f64	d8, d8, d9
   12d38:	vstr	d8, [r4]
   12d3c:	add	sp, sp, #8
   12d40:	vpop	{d8-d9}
   12d44:	pop	{r4, pc}
   12d48:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   12d4c:	strdmi	r2, [r9], -fp
   12d50:	svcmi	0x00000000
   12d54:	andeq	r6, r2, r8
   12d58:	push	{lr}		; (str lr, [sp, #-4]!)
   12d5c:	sub	sp, sp, #12
   12d60:	bl	13a50 <snd_pcm_sw_params_set_start_threshold@plt+0x22e8>
   12d64:	ldr	r3, [pc, #48]	; 12d9c <snd_pcm_sw_params_set_start_threshold@plt+0x1634>
   12d68:	vldr	s15, [r3, #4]
   12d6c:	ldr	r3, [r3]
   12d70:	cmp	r3, #14
   12d74:	vmul.f32	s0, s0, s15
   12d78:	vldrne	s15, [pc, #24]	; 12d98 <snd_pcm_sw_params_set_start_threshold@plt+0x1630>
   12d7c:	vmulne.f32	s0, s0, s15
   12d80:	vstreq	s0, [sp, #4]
   12d84:	vcvtne.s32.f32	s15, s0
   12d88:	vstrne	s15, [sp, #4]
   12d8c:	ldr	r0, [sp, #4]
   12d90:	add	sp, sp, #12
   12d94:	pop	{pc}		; (ldr pc, [sp], #4)
   12d98:	svcmi	0x00000000
   12d9c:	andeq	r6, r2, r8
   12da0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12da4:	mov	r8, r2
   12da8:	sub	sp, sp, #12
   12dac:	cmp	r8, #0
   12db0:	mov	r4, r0
   12db4:	mov	fp, r1
   12db8:	str	r3, [sp, #4]
   12dbc:	mov	r7, r0
   12dc0:	mov	r6, r0
   12dc4:	mov	r5, r0
   12dc8:	ldr	r9, [pc, #352]	; 12f30 <snd_pcm_sw_params_set_start_threshold@plt+0x17c8>
   12dcc:	ble	12eb4 <snd_pcm_sw_params_set_start_threshold@plt+0x174c>
   12dd0:	ldr	r3, [r9, #8]
   12dd4:	cmp	r3, #0
   12dd8:	movne	sl, #0
   12ddc:	beq	12ea8 <snd_pcm_sw_params_set_start_threshold@plt+0x1740>
   12de0:	cmp	fp, sl
   12de4:	movne	r0, #0
   12de8:	bne	12df8 <snd_pcm_sw_params_set_start_threshold@plt+0x1690>
   12dec:	ldr	r0, [sp, #48]	; 0x30
   12df0:	ldr	r3, [sp, #4]
   12df4:	blx	r3
   12df8:	ldr	r1, [r9]
   12dfc:	cmp	r1, #33	; 0x21
   12e00:	ldrls	pc, [pc, r1, lsl #2]
   12e04:	b	12e98 <snd_pcm_sw_params_set_start_threshold@plt+0x1730>
   12e08:	ldrdeq	r2, [r1], -r8
   12e0c:	muleq	r1, r8, lr
   12e10:	andeq	r2, r1, ip, asr #29
   12e14:			; <UNDEFINED> instruction: 0x00012ebc
   12e18:	muleq	r1, r8, lr
   12e1c:	muleq	r1, r8, lr
   12e20:	muleq	r1, r8, lr
   12e24:	muleq	r1, r8, lr
   12e28:	muleq	r1, r8, lr
   12e2c:	muleq	r1, r8, lr
   12e30:	muleq	r1, r4, lr
   12e34:	muleq	r1, r0, lr
   12e38:	muleq	r1, r8, lr
   12e3c:	muleq	r1, r8, lr
   12e40:	andeq	r2, r1, r8, lsr #30
   12e44:	muleq	r1, r8, lr
   12e48:	muleq	r1, r8, lr
   12e4c:	muleq	r1, r8, lr
   12e50:	muleq	r1, r8, lr
   12e54:	muleq	r1, r8, lr
   12e58:	muleq	r1, r8, lr
   12e5c:	muleq	r1, r8, lr
   12e60:	muleq	r1, r8, lr
   12e64:	muleq	r1, r8, lr
   12e68:	muleq	r1, r8, lr
   12e6c:	muleq	r1, r8, lr
   12e70:	muleq	r1, r8, lr
   12e74:	muleq	r1, r8, lr
   12e78:	muleq	r1, r8, lr
   12e7c:	muleq	r1, r8, lr
   12e80:	muleq	r1, r8, lr
   12e84:	muleq	r1, r8, lr
   12e88:	andeq	r2, r1, r8, lsl #30
   12e8c:	andeq	r2, r1, r4, ror #29
   12e90:	rev	r0, r0
   12e94:	str	r0, [r6], #4
   12e98:	ldr	r1, [r9, #8]
   12e9c:	add	sl, sl, #1
   12ea0:	cmp	r1, sl
   12ea4:	bhi	12de0 <snd_pcm_sw_params_set_start_threshold@plt+0x1678>
   12ea8:	sub	r8, r8, #1
   12eac:	cmp	r8, #0
   12eb0:	bgt	12dd0 <snd_pcm_sw_params_set_start_threshold@plt+0x1668>
   12eb4:	add	sp, sp, #12
   12eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ebc:	asr	r0, r0, #16
   12ec0:	rev16	r0, r0
   12ec4:	strh	r0, [r5], #2
   12ec8:	b	12e98 <snd_pcm_sw_params_set_start_threshold@plt+0x1730>
   12ecc:	asr	r0, r0, #16
   12ed0:	strh	r0, [r5], #2
   12ed4:	b	12e98 <snd_pcm_sw_params_set_start_threshold@plt+0x1730>
   12ed8:	asr	r0, r0, #24
   12edc:	strb	r0, [r4], #1
   12ee0:	b	12e98 <snd_pcm_sw_params_set_start_threshold@plt+0x1730>
   12ee4:	asr	r0, r0, #8
   12ee8:	rev	r0, r0
   12eec:	strb	r0, [r4]
   12ef0:	lsr	r1, r0, #8
   12ef4:	lsr	r0, r0, #16
   12ef8:	strb	r1, [r4, #1]
   12efc:	strb	r0, [r4, #2]
   12f00:	add	r4, r4, #3
   12f04:	b	12e98 <snd_pcm_sw_params_set_start_threshold@plt+0x1730>
   12f08:	asr	ip, r0, #8
   12f0c:	asr	r1, r0, #16
   12f10:	asr	r0, r0, #24
   12f14:	strb	ip, [r4]
   12f18:	strb	r1, [r4, #1]
   12f1c:	strb	r0, [r4, #2]
   12f20:	add	r4, r4, #3
   12f24:	b	12e98 <snd_pcm_sw_params_set_start_threshold@plt+0x1730>
   12f28:	str	r0, [r7], #4
   12f2c:	b	12e98 <snd_pcm_sw_params_set_start_threshold@plt+0x1730>
   12f30:	andeq	r6, r2, r8
   12f34:	push	{r4, r5, r6, r7, r8, sl, lr}
   12f38:	sub	sp, sp, #60	; 0x3c
   12f3c:	ldr	r7, [pc, #792]	; 1325c <snd_pcm_sw_params_set_start_threshold@plt+0x1af4>
   12f40:	ldrb	r2, [r1]
   12f44:	mov	r6, r1
   12f48:	ldr	r3, [r7]
   12f4c:	cmp	r2, #47	; 0x2f
   12f50:	mov	r4, r0
   12f54:	str	r3, [sp, #52]	; 0x34
   12f58:	beq	12fb8 <snd_pcm_sw_params_set_start_threshold@plt+0x1850>
   12f5c:	ldr	r3, [pc, #764]	; 13260 <snd_pcm_sw_params_set_start_threshold@plt+0x1af8>
   12f60:	ldr	r8, [r3, #12]
   12f64:	mov	r0, r8
   12f68:	bl	115d0 <strlen@plt>
   12f6c:	mov	r5, r0
   12f70:	mov	r0, r6
   12f74:	bl	115d0 <strlen@plt>
   12f78:	add	r0, r5, r0
   12f7c:	add	r0, r0, #2
   12f80:	bl	11648 <malloc@plt>
   12f84:	subs	r5, r0, #0
   12f88:	beq	130a4 <snd_pcm_sw_params_set_start_threshold@plt+0x193c>
   12f8c:	ldr	sl, [pc, #720]	; 13264 <snd_pcm_sw_params_set_start_threshold@plt+0x1afc>
   12f90:	ldr	r3, [pc, #720]	; 13268 <snd_pcm_sw_params_set_start_threshold@plt+0x1b00>
   12f94:	str	r6, [sp, #4]
   12f98:	str	r8, [sp]
   12f9c:	lsl	r4, r4, #2
   12fa0:	mvn	r2, #0
   12fa4:	mov	r1, #1
   12fa8:	bl	116f0 <__sprintf_chk@plt>
   12fac:	add	r3, sl, r4
   12fb0:	str	r5, [r3, #4]
   12fb4:	b	12fdc <snd_pcm_sw_params_set_start_threshold@plt+0x1874>
   12fb8:	mov	r0, r1
   12fbc:	bl	1163c <strdup@plt>
   12fc0:	ldr	sl, [pc, #668]	; 13264 <snd_pcm_sw_params_set_start_threshold@plt+0x1afc>
   12fc4:	lsl	r4, r4, #2
   12fc8:	add	r3, sl, r4
   12fcc:	cmp	r0, #0
   12fd0:	mov	r5, r0
   12fd4:	str	r0, [r3, #4]
   12fd8:	beq	130b0 <snd_pcm_sw_params_set_start_threshold@plt+0x1948>
   12fdc:	mov	r0, r5
   12fe0:	mov	r1, #0
   12fe4:	bl	113cc <open@plt>
   12fe8:	subs	r5, r0, #0
   12fec:	blt	13220 <snd_pcm_sw_params_set_start_threshold@plt+0x1ab8>
   12ff0:	mov	r2, #44	; 0x2c
   12ff4:	add	r1, sp, #8
   12ff8:	bl	11558 <read@plt>
   12ffc:	cmp	r0, #43	; 0x2b
   13000:	ble	13120 <snd_pcm_sw_params_set_start_threshold@plt+0x19b8>
   13004:	ldr	r3, [pc, #608]	; 1326c <snd_pcm_sw_params_set_start_threshold@plt+0x1b04>
   13008:	ldr	r2, [sp, #8]
   1300c:	cmp	r2, r3
   13010:	bne	130e0 <snd_pcm_sw_params_set_start_threshold@plt+0x1978>
   13014:	sub	r3, r3, #15728640	; 0xf00000
   13018:	sub	r3, r3, #2032	; 0x7f0
   1301c:	ldr	r2, [sp, #16]
   13020:	sub	r3, r3, #11
   13024:	cmp	r2, r3
   13028:	bne	130e0 <snd_pcm_sw_params_set_start_threshold@plt+0x1978>
   1302c:	ldrh	r6, [sp, #28]
   13030:	cmp	r6, #1
   13034:	bne	13130 <snd_pcm_sw_params_set_start_threshold@plt+0x19c8>
   13038:	ldrh	r8, [sp, #30]
   1303c:	cmp	r8, #1
   13040:	bne	1316c <snd_pcm_sw_params_set_start_threshold@plt+0x1a04>
   13044:	ldr	r3, [pc, #532]	; 13260 <snd_pcm_sw_params_set_start_threshold@plt+0x1af8>
   13048:	ldr	r2, [sp, #32]
   1304c:	ldr	r3, [r3, #16]
   13050:	cmp	r2, r3
   13054:	bne	131a8 <snd_pcm_sw_params_set_start_threshold@plt+0x1a40>
   13058:	ldrh	r3, [sp, #42]	; 0x2a
   1305c:	cmp	r3, #16
   13060:	bne	131e4 <snd_pcm_sw_params_set_start_threshold@plt+0x1a7c>
   13064:	ldr	r3, [pc, #516]	; 13270 <snd_pcm_sw_params_set_start_threshold@plt+0x1b08>
   13068:	ldr	r2, [sp, #44]	; 0x2c
   1306c:	cmp	r2, r3
   13070:	bne	13120 <snd_pcm_sw_params_set_start_threshold@plt+0x19b8>
   13074:	ldr	r3, [sp, #48]	; 0x30
   13078:	add	r4, sl, r4
   1307c:	mov	r0, r5
   13080:	str	r3, [r4, #68]	; 0x44
   13084:	bl	11618 <close@plt>
   13088:	mov	r0, #0
   1308c:	ldr	r2, [sp, #52]	; 0x34
   13090:	ldr	r3, [r7]
   13094:	cmp	r2, r3
   13098:	bne	13258 <snd_pcm_sw_params_set_start_threshold@plt+0x1af0>
   1309c:	add	sp, sp, #60	; 0x3c
   130a0:	pop	{r4, r5, r6, r7, r8, sl, pc}
   130a4:	ldr	r3, [pc, #440]	; 13264 <snd_pcm_sw_params_set_start_threshold@plt+0x1afc>
   130a8:	add	r4, r3, r4, lsl #2
   130ac:	str	r5, [r4, #4]
   130b0:	ldr	r3, [pc, #444]	; 13274 <snd_pcm_sw_params_set_start_threshold@plt+0x1b0c>
   130b4:	mov	r2, #5
   130b8:	ldr	r1, [pc, #440]	; 13278 <snd_pcm_sw_params_set_start_threshold@plt+0x1b10>
   130bc:	mov	r0, #0
   130c0:	ldr	r4, [r3]
   130c4:	bl	11570 <dcgettext@plt>
   130c8:	mov	r1, #1
   130cc:	mov	r2, r0
   130d0:	mov	r0, r4
   130d4:	bl	11660 <__fprintf_chk@plt>
   130d8:	mvn	r0, #11
   130dc:	b	1308c <snd_pcm_sw_params_set_start_threshold@plt+0x1924>
   130e0:	ldr	r3, [pc, #396]	; 13274 <snd_pcm_sw_params_set_start_threshold@plt+0x1b0c>
   130e4:	ldr	r1, [pc, #400]	; 1327c <snd_pcm_sw_params_set_start_threshold@plt+0x1b14>
   130e8:	mov	r2, #5
   130ec:	mov	r0, #0
   130f0:	ldr	r6, [r3]
   130f4:	bl	11570 <dcgettext@plt>
   130f8:	add	r4, sl, r4
   130fc:	mov	r1, #1
   13100:	ldr	r3, [r4, #4]
   13104:	mov	r2, r0
   13108:	mov	r0, r6
   1310c:	bl	11660 <__fprintf_chk@plt>
   13110:	mov	r0, r5
   13114:	bl	11618 <close@plt>
   13118:	mvn	r0, #21
   1311c:	b	1308c <snd_pcm_sw_params_set_start_threshold@plt+0x1924>
   13120:	ldr	r3, [pc, #332]	; 13274 <snd_pcm_sw_params_set_start_threshold@plt+0x1b0c>
   13124:	mov	r2, #5
   13128:	ldr	r1, [pc, #336]	; 13280 <snd_pcm_sw_params_set_start_threshold@plt+0x1b18>
   1312c:	b	130ec <snd_pcm_sw_params_set_start_threshold@plt+0x1984>
   13130:	ldr	r3, [pc, #316]	; 13274 <snd_pcm_sw_params_set_start_threshold@plt+0x1b0c>
   13134:	mov	r2, #5
   13138:	ldr	r1, [pc, #324]	; 13284 <snd_pcm_sw_params_set_start_threshold@plt+0x1b1c>
   1313c:	mov	r0, #0
   13140:	ldr	r6, [r3]
   13144:	bl	11570 <dcgettext@plt>
   13148:	add	r4, sl, r4
   1314c:	ldrh	r3, [sp, #28]
   13150:	ldr	r2, [r4, #4]
   13154:	mov	r1, #1
   13158:	str	r2, [sp]
   1315c:	mov	r2, r0
   13160:	mov	r0, r6
   13164:	bl	11660 <__fprintf_chk@plt>
   13168:	b	13110 <snd_pcm_sw_params_set_start_threshold@plt+0x19a8>
   1316c:	ldr	r3, [pc, #256]	; 13274 <snd_pcm_sw_params_set_start_threshold@plt+0x1b0c>
   13170:	mov	r2, #5
   13174:	ldr	r1, [pc, #268]	; 13288 <snd_pcm_sw_params_set_start_threshold@plt+0x1b20>
   13178:	mov	r0, #0
   1317c:	ldr	r8, [r3]
   13180:	bl	11570 <dcgettext@plt>
   13184:	ldrh	r2, [sp, #30]
   13188:	add	r4, sl, r4
   1318c:	mov	r1, r6
   13190:	ldr	r3, [r4, #4]
   13194:	str	r2, [sp]
   13198:	mov	r2, r0
   1319c:	mov	r0, r8
   131a0:	bl	11660 <__fprintf_chk@plt>
   131a4:	b	13110 <snd_pcm_sw_params_set_start_threshold@plt+0x19a8>
   131a8:	ldr	r3, [pc, #196]	; 13274 <snd_pcm_sw_params_set_start_threshold@plt+0x1b0c>
   131ac:	mov	r2, #5
   131b0:	ldr	r1, [pc, #212]	; 1328c <snd_pcm_sw_params_set_start_threshold@plt+0x1b24>
   131b4:	mov	r0, #0
   131b8:	ldr	r6, [r3]
   131bc:	bl	11570 <dcgettext@plt>
   131c0:	add	r4, sl, r4
   131c4:	mov	r1, r8
   131c8:	ldr	r2, [r4, #4]
   131cc:	ldr	r3, [sp, #32]
   131d0:	str	r2, [sp]
   131d4:	mov	r2, r0
   131d8:	mov	r0, r6
   131dc:	bl	11660 <__fprintf_chk@plt>
   131e0:	b	13110 <snd_pcm_sw_params_set_start_threshold@plt+0x19a8>
   131e4:	ldr	r3, [pc, #136]	; 13274 <snd_pcm_sw_params_set_start_threshold@plt+0x1b0c>
   131e8:	mov	r2, #5
   131ec:	ldr	r1, [pc, #156]	; 13290 <snd_pcm_sw_params_set_start_threshold@plt+0x1b28>
   131f0:	mov	r0, #0
   131f4:	ldr	r6, [r3]
   131f8:	bl	11570 <dcgettext@plt>
   131fc:	add	r4, sl, r4
   13200:	mov	r1, r8
   13204:	ldr	r2, [r4, #4]
   13208:	ldrh	r3, [sp, #42]	; 0x2a
   1320c:	str	r2, [sp]
   13210:	mov	r2, r0
   13214:	mov	r0, r6
   13218:	bl	11660 <__fprintf_chk@plt>
   1321c:	b	13110 <snd_pcm_sw_params_set_start_threshold@plt+0x19a8>
   13220:	ldr	r3, [pc, #76]	; 13274 <snd_pcm_sw_params_set_start_threshold@plt+0x1b0c>
   13224:	mov	r2, #5
   13228:	ldr	r1, [pc, #100]	; 13294 <snd_pcm_sw_params_set_start_threshold@plt+0x1b2c>
   1322c:	mov	r0, #0
   13230:	ldr	r5, [r3]
   13234:	bl	11570 <dcgettext@plt>
   13238:	add	r4, sl, r4
   1323c:	mov	r1, #1
   13240:	ldr	r3, [r4, #4]
   13244:	mov	r2, r0
   13248:	mov	r0, r5
   1324c:	bl	11660 <__fprintf_chk@plt>
   13250:	mvn	r0, #21
   13254:	b	1308c <snd_pcm_sw_params_set_start_threshold@plt+0x1924>
   13258:	bl	11654 <__stack_chk_fail@plt>
   1325c:	muleq	r2, r0, sp
   13260:	andeq	r6, r2, r8
   13264:	andeq	r6, r2, r0, asr r0
   13268:	andeq	r4, r1, r8, lsr #32
   1326c:			; <UNDEFINED> instruction: 0x46464952
   13270:	cmnvs	r4, r4, ror #2
   13274:	andeq	r6, r2, r0, asr #32
   13278:	andeq	r4, r1, r0, lsr r0
   1327c:	andeq	r4, r1, r8, ror r0
   13280:	andeq	r4, r1, r0, rrx
   13284:	andeq	r4, r1, ip, lsl #1
   13288:	strheq	r4, [r1], -r0
   1328c:	ldrdeq	r4, [r1], -r8
   13290:	andeq	r4, r1, r0, lsl #2
   13294:	andeq	r4, r1, r4, asr #32
   13298:	push	{r4, r5, r6, r7, r8, lr}
   1329c:	mov	r7, r0
   132a0:	sub	sp, sp, #8
   132a4:	mov	r6, r1
   132a8:	mov	r5, r2
   132ac:	ldr	r8, [pc, #420]	; 13458 <snd_pcm_sw_params_set_start_threshold@plt+0x1cf0>
   132b0:	b	132ec <snd_pcm_sw_params_set_start_threshold@plt+0x1b84>
   132b4:	mov	r2, r5
   132b8:	mov	r1, r6
   132bc:	mov	r0, r7
   132c0:	bl	115c4 <snd_pcm_writei@plt>
   132c4:	cmn	r0, #11
   132c8:	mov	r4, r0
   132cc:	beq	132f4 <snd_pcm_sw_params_set_start_threshold@plt+0x1b8c>
   132d0:	cmp	r0, #0
   132d4:	blt	13310 <snd_pcm_sw_params_set_start_threshold@plt+0x1ba8>
   132d8:	mov	r1, r0
   132dc:	mov	r0, r7
   132e0:	bl	11420 <snd_pcm_frames_to_bytes@plt>
   132e4:	sub	r5, r5, r4
   132e8:	add	r6, r6, r0
   132ec:	cmp	r5, #0
   132f0:	ble	13300 <snd_pcm_sw_params_set_start_threshold@plt+0x1b98>
   132f4:	ldr	r3, [r8, #132]	; 0x84
   132f8:	cmp	r3, #0
   132fc:	beq	132b4 <snd_pcm_sw_params_set_start_threshold@plt+0x1b4c>
   13300:	mov	r4, #0
   13304:	mov	r0, r4
   13308:	add	sp, sp, #8
   1330c:	pop	{r4, r5, r6, r7, r8, pc}
   13310:	ldr	r5, [pc, #324]	; 1345c <snd_pcm_sw_params_set_start_threshold@plt+0x1cf4>
   13314:	mov	r2, #5
   13318:	ldr	r1, [pc, #320]	; 13460 <snd_pcm_sw_params_set_start_threshold@plt+0x1cf8>
   1331c:	mov	r0, #0
   13320:	ldr	r6, [r5]
   13324:	bl	11570 <dcgettext@plt>
   13328:	mov	r8, r0
   1332c:	mov	r0, r4
   13330:	bl	115f4 <snd_strerror@plt>
   13334:	mov	r2, r8
   13338:	mov	r3, r4
   1333c:	mov	r1, #1
   13340:	str	r0, [sp]
   13344:	mov	r0, r6
   13348:	bl	11660 <__fprintf_chk@plt>
   1334c:	cmn	r4, #32
   13350:	beq	1340c <snd_pcm_sw_params_set_start_threshold@plt+0x1ca4>
   13354:	cmn	r4, #86	; 0x56
   13358:	beq	133a4 <snd_pcm_sw_params_set_start_threshold@plt+0x1c3c>
   1335c:	mov	r2, #5
   13360:	ldr	r1, [pc, #252]	; 13464 <snd_pcm_sw_params_set_start_threshold@plt+0x1cfc>
   13364:	mov	r0, #0
   13368:	ldr	r5, [r5]
   1336c:	bl	11570 <dcgettext@plt>
   13370:	mov	r6, r0
   13374:	mov	r0, r4
   13378:	bl	115f4 <snd_strerror@plt>
   1337c:	mov	r2, r6
   13380:	mov	r3, r4
   13384:	mov	r1, #1
   13388:	str	r0, [sp]
   1338c:	mov	r0, r5
   13390:	bl	11660 <__fprintf_chk@plt>
   13394:	mov	r0, r4
   13398:	add	sp, sp, #8
   1339c:	pop	{r4, r5, r6, r7, r8, pc}
   133a0:	bl	11690 <sleep@plt>
   133a4:	mov	r0, r7
   133a8:	bl	115e8 <snd_pcm_resume@plt>
   133ac:	mov	r3, r0
   133b0:	cmn	r3, #11
   133b4:	mov	r0, #1
   133b8:	beq	133a0 <snd_pcm_sw_params_set_start_threshold@plt+0x1c38>
   133bc:	cmp	r3, #0
   133c0:	bge	13300 <snd_pcm_sw_params_set_start_threshold@plt+0x1b98>
   133c4:	mov	r0, r7
   133c8:	bl	11474 <snd_pcm_prepare@plt>
   133cc:	subs	r6, r0, #0
   133d0:	bge	13300 <snd_pcm_sw_params_set_start_threshold@plt+0x1b98>
   133d4:	mov	r2, #5
   133d8:	ldr	r1, [pc, #136]	; 13468 <snd_pcm_sw_params_set_start_threshold@plt+0x1d00>
   133dc:	mov	r0, #0
   133e0:	ldr	r4, [r5]
   133e4:	bl	11570 <dcgettext@plt>
   133e8:	mov	r5, r0
   133ec:	mov	r0, r6
   133f0:	bl	115f4 <snd_strerror@plt>
   133f4:	mov	r2, r5
   133f8:	mov	r1, #1
   133fc:	mov	r3, r0
   13400:	mov	r0, r4
   13404:	bl	11660 <__fprintf_chk@plt>
   13408:	b	13300 <snd_pcm_sw_params_set_start_threshold@plt+0x1b98>
   1340c:	mov	r0, r7
   13410:	bl	11474 <snd_pcm_prepare@plt>
   13414:	subs	r4, r0, #0
   13418:	bge	13300 <snd_pcm_sw_params_set_start_threshold@plt+0x1b98>
   1341c:	mov	r2, #5
   13420:	ldr	r1, [pc, #68]	; 1346c <snd_pcm_sw_params_set_start_threshold@plt+0x1d04>
   13424:	mov	r0, #0
   13428:	ldr	r5, [r5]
   1342c:	bl	11570 <dcgettext@plt>
   13430:	mov	r6, r0
   13434:	mov	r0, r4
   13438:	bl	115f4 <snd_strerror@plt>
   1343c:	mov	r2, r6
   13440:	mov	r1, #1
   13444:	mov	r4, #0
   13448:	mov	r3, r0
   1344c:	mov	r0, r5
   13450:	bl	11660 <__fprintf_chk@plt>
   13454:	b	13304 <snd_pcm_sw_params_set_start_threshold@plt+0x1b9c>
   13458:	andeq	r6, r2, r0, asr r0
   1345c:	andeq	r6, r2, r0, asr #32
   13460:	andeq	r4, r1, ip, lsr #2
   13464:	andeq	r4, r1, r8, lsr #3
   13468:	andeq	r4, r1, r4, ror r1
   1346c:	andeq	r4, r1, r0, asr #2
   13470:	ldr	ip, [pc, #864]	; 137d8 <snd_pcm_sw_params_set_start_threshold@plt+0x2070>
   13474:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13478:	sub	sp, sp, #36	; 0x24
   1347c:	ldr	r8, [pc, #856]	; 137dc <snd_pcm_sw_params_set_start_threshold@plt+0x2074>
   13480:	str	r0, [sp, #8]
   13484:	ldr	r0, [ip]
   13488:	mov	fp, r3
   1348c:	mov	r7, r1
   13490:	mov	r6, r2
   13494:	bl	115b8 <fflush@plt>
   13498:	ldr	r3, [r8, #20]
   1349c:	ldr	r4, [pc, #828]	; 137e0 <snd_pcm_sw_params_set_start_threshold@plt+0x2078>
   134a0:	cmp	r3, #3
   134a4:	beq	135c8 <snd_pcm_sw_params_set_start_threshold@plt+0x1e60>
   134a8:	cmp	r6, #1
   134ac:	movlt	r6, #1
   134b0:	add	r9, r4, #288	; 0x120
   134b4:	mov	r5, #0
   134b8:	ldr	sl, [pc, #804]	; 137e4 <snd_pcm_sw_params_set_start_threshold@plt+0x207c>
   134bc:	b	13508 <snd_pcm_sw_params_set_start_threshold@plt+0x1da0>
   134c0:	cmp	ip, #4
   134c4:	moveq	r2, lr
   134c8:	ldreq	r3, [pc, #792]	; 137e8 <snd_pcm_sw_params_set_start_threshold@plt+0x2080>
   134cc:	moveq	r1, r7
   134d0:	streq	r3, [sp]
   134d4:	moveq	r0, fp
   134d8:	ldreq	r3, [pc, #780]	; 137ec <snd_pcm_sw_params_set_start_threshold@plt+0x2084>
   134dc:	strne	r9, [sp]
   134e0:	bl	12da0 <snd_pcm_sw_params_set_start_threshold@plt+0x1638>
   134e4:	ldr	r2, [r4, #136]	; 0x88
   134e8:	mov	r1, fp
   134ec:	ldr	r0, [sp, #8]
   134f0:	bl	13298 <snd_pcm_sw_params_set_start_threshold@plt+0x1b30>
   134f4:	add	r5, r5, #1
   134f8:	cmp	r0, #0
   134fc:	blt	135b8 <snd_pcm_sw_params_set_start_threshold@plt+0x1e50>
   13500:	cmp	r6, r5
   13504:	beq	13570 <snd_pcm_sw_params_set_start_threshold@plt+0x1e08>
   13508:	ldr	r2, [r4, #132]	; 0x84
   1350c:	mov	r3, sl
   13510:	cmp	r2, #0
   13514:	mov	r1, r7
   13518:	mov	r0, fp
   1351c:	ldr	lr, [r4, #136]	; 0x88
   13520:	bne	13560 <snd_pcm_sw_params_set_start_threshold@plt+0x1df8>
   13524:	ldr	ip, [r8, #20]
   13528:	mov	r2, lr
   1352c:	cmp	ip, #1
   13530:	bne	134c0 <snd_pcm_sw_params_set_start_threshold@plt+0x1d58>
   13534:	ldr	r3, [pc, #692]	; 137f0 <snd_pcm_sw_params_set_start_threshold@plt+0x2088>
   13538:	mov	r1, r7
   1353c:	str	r3, [sp]
   13540:	mov	r0, fp
   13544:	ldr	r3, [pc, #680]	; 137f4 <snd_pcm_sw_params_set_start_threshold@plt+0x208c>
   13548:	bl	12da0 <snd_pcm_sw_params_set_start_threshold@plt+0x1638>
   1354c:	b	134e4 <snd_pcm_sw_params_set_start_threshold@plt+0x1d7c>
   13550:	ldr	r2, [r4, #144]	; 0x90
   13554:	mov	r3, r5
   13558:	cmp	r2, fp
   1355c:	bhi	13758 <snd_pcm_sw_params_set_start_threshold@plt+0x1ff0>
   13560:	mov	r3, #0
   13564:	mov	r0, r3
   13568:	add	sp, sp, #36	; 0x24
   1356c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13570:	ldr	r3, [r4, #136]	; 0x88
   13574:	ldr	r2, [r4, #144]	; 0x90
   13578:	mul	r6, r3, r6
   1357c:	cmp	r6, r2
   13580:	bcs	13560 <snd_pcm_sw_params_set_start_threshold@plt+0x1df8>
   13584:	ldr	r3, [r4, #132]	; 0x84
   13588:	cmp	r3, #0
   1358c:	str	r3, [sp, #12]
   13590:	bne	13560 <snd_pcm_sw_params_set_start_threshold@plt+0x1df8>
   13594:	ldr	r4, [sp, #8]
   13598:	mov	r0, r4
   1359c:	bl	114e0 <snd_pcm_drain@plt>
   135a0:	mov	r0, r4
   135a4:	bl	11474 <snd_pcm_prepare@plt>
   135a8:	ldr	r3, [sp, #12]
   135ac:	mov	r0, r3
   135b0:	add	sp, sp, #36	; 0x24
   135b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   135b8:	mov	r3, r0
   135bc:	mov	r0, r3
   135c0:	add	sp, sp, #36	; 0x24
   135c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   135c8:	ldr	r0, [sp, #8]
   135cc:	ldr	r1, [r4, #136]	; 0x88
   135d0:	bl	11420 <snd_pcm_frames_to_bytes@plt>
   135d4:	mov	r5, #0
   135d8:	str	fp, [sp, #20]
   135dc:	mov	sl, r5
   135e0:	mov	fp, r5
   135e4:	add	r3, r4, r7, lsl #2
   135e8:	str	r3, [sp, #12]
   135ec:	str	r0, [sp, #28]
   135f0:	ldr	r5, [r4, #132]	; 0x84
   135f4:	cmp	r5, #0
   135f8:	bne	13788 <snd_pcm_sw_params_set_start_threshold@plt+0x2020>
   135fc:	ldr	r3, [sp, #12]
   13600:	ldr	r0, [r3, #4]
   13604:	cmp	r0, #0
   13608:	beq	13794 <snd_pcm_sw_params_set_start_threshold@plt+0x202c>
   1360c:	ldr	r6, [sp, #12]
   13610:	ldr	r3, [r6, #68]	; 0x44
   13614:	cmp	fp, r3
   13618:	bge	13550 <snd_pcm_sw_params_set_start_threshold@plt+0x1de8>
   1361c:	cmp	fp, #0
   13620:	bne	1366c <snd_pcm_sw_params_set_start_threshold@plt+0x1f04>
   13624:	ldr	r3, [r4, #140]	; 0x8c
   13628:	cmp	r3, #0
   1362c:	beq	1363c <snd_pcm_sw_params_set_start_threshold@plt+0x1ed4>
   13630:	mov	r0, r3
   13634:	bl	1148c <fclose@plt>
   13638:	ldr	r0, [r6, #4]
   1363c:	ldr	r1, [pc, #436]	; 137f8 <snd_pcm_sw_params_set_start_threshold@plt+0x2090>
   13640:	bl	114bc <fopen@plt>
   13644:	cmp	r0, #0
   13648:	str	r0, [r4, #140]	; 0x8c
   1364c:	beq	13778 <snd_pcm_sw_params_set_start_threshold@plt+0x2010>
   13650:	mov	r2, #0
   13654:	mov	r1, #44	; 0x2c
   13658:	bl	11588 <fseek@plt>
   1365c:	cmp	r0, #0
   13660:	blt	13778 <snd_pcm_sw_params_set_start_threshold@plt+0x2010>
   13664:	ldr	r3, [sp, #12]
   13668:	ldr	r3, [r3, #68]	; 0x44
   1366c:	ldr	r2, [sp, #28]
   13670:	add	r2, fp, r2
   13674:	cmp	r3, r2
   13678:	ldr	r2, [r8, #8]
   1367c:	sublt	r0, r3, fp
   13680:	ldrge	r0, [sp, #28]
   13684:	mov	r1, r2
   13688:	str	r2, [sp, #24]
   1368c:	bl	13af4 <snd_pcm_sw_params_set_start_threshold@plt+0x238c>
   13690:	ldr	r2, [sp, #24]
   13694:	subs	r3, r0, #0
   13698:	str	r3, [sp, #16]
   1369c:	ble	13738 <snd_pcm_sw_params_set_start_threshold@plt+0x1fd0>
   136a0:	ldr	r6, [sp, #20]
   136a4:	mov	r9, #0
   136a8:	cmp	r2, #0
   136ac:	movne	r5, #0
   136b0:	bne	136c8 <snd_pcm_sw_params_set_start_threshold@plt+0x1f60>
   136b4:	b	13760 <snd_pcm_sw_params_set_start_threshold@plt+0x1ff8>
   136b8:	ldr	r3, [r8, #8]
   136bc:	add	r6, r6, #2
   136c0:	cmp	r3, r5
   136c4:	bls	13760 <snd_pcm_sw_params_set_start_threshold@plt+0x1ff8>
   136c8:	cmp	r5, r7
   136cc:	strhne	sl, [r6]
   136d0:	add	r5, r5, #1
   136d4:	bne	136b8 <snd_pcm_sw_params_set_start_threshold@plt+0x1f50>
   136d8:	ldr	r3, [r4, #140]	; 0x8c
   136dc:	mov	r2, #1
   136e0:	mov	r1, #2
   136e4:	mov	r0, r6
   136e8:	bl	116fc <fread@plt>
   136ec:	cmp	r0, #1
   136f0:	beq	136b8 <snd_pcm_sw_params_set_start_threshold@plt+0x1f50>
   136f4:	cmp	r9, #0
   136f8:	ble	137cc <snd_pcm_sw_params_set_start_threshold@plt+0x2064>
   136fc:	ldr	r3, [r4, #132]	; 0x84
   13700:	cmp	r3, #0
   13704:	bne	1378c <snd_pcm_sw_params_set_start_threshold@plt+0x2024>
   13708:	ldr	r1, [r8, #8]
   1370c:	ldr	r5, [sp, #8]
   13710:	add	fp, fp, r9
   13714:	mov	r0, r5
   13718:	mul	r1, r1, r9
   1371c:	bl	11540 <snd_pcm_bytes_to_frames@plt>
   13720:	ldr	r1, [sp, #20]
   13724:	mov	r2, r0
   13728:	mov	r0, r5
   1372c:	bl	13298 <snd_pcm_sw_params_set_start_threshold@plt+0x1b30>
   13730:	subs	r5, r0, #0
   13734:	bge	135f0 <snd_pcm_sw_params_set_start_threshold@plt+0x1e88>
   13738:	mov	r6, fp
   1373c:	mov	r3, r5
   13740:	ldr	r2, [r4, #144]	; 0x90
   13744:	cmp	r2, r6
   13748:	bls	13564 <snd_pcm_sw_params_set_start_threshold@plt+0x1dfc>
   1374c:	ldr	r2, [r4, #132]	; 0x84
   13750:	cmp	r2, #0
   13754:	bne	13564 <snd_pcm_sw_params_set_start_threshold@plt+0x1dfc>
   13758:	str	r3, [sp, #12]
   1375c:	b	13594 <snd_pcm_sw_params_set_start_threshold@plt+0x1e2c>
   13760:	ldr	r3, [sp, #16]
   13764:	add	r9, r9, #2
   13768:	cmp	r3, r9
   1376c:	ble	136fc <snd_pcm_sw_params_set_start_threshold@plt+0x1f94>
   13770:	ldr	r2, [r8, #8]
   13774:	b	136a8 <snd_pcm_sw_params_set_start_threshold@plt+0x1f40>
   13778:	bl	11744 <__errno_location@plt>
   1377c:	ldr	r9, [r0]
   13780:	rsb	r9, r9, #0
   13784:	b	136f4 <snd_pcm_sw_params_set_start_threshold@plt+0x1f8c>
   13788:	mvn	r9, #13
   1378c:	mov	r3, r9
   13790:	b	13564 <snd_pcm_sw_params_set_start_threshold@plt+0x1dfc>
   13794:	ldr	r1, [pc, #96]	; 137fc <snd_pcm_sw_params_set_start_threshold@plt+0x2094>
   13798:	mov	r0, r5
   1379c:	mov	r2, #5
   137a0:	ldr	r5, [r1]
   137a4:	ldr	r1, [pc, #84]	; 13800 <snd_pcm_sw_params_set_start_threshold@plt+0x2098>
   137a8:	bl	11570 <dcgettext@plt>
   137ac:	mov	r3, r7
   137b0:	mov	r1, #1
   137b4:	mov	r6, fp
   137b8:	mov	r2, r0
   137bc:	mov	r0, r5
   137c0:	bl	11660 <__fprintf_chk@plt>
   137c4:	mvn	r3, #21
   137c8:	b	13740 <snd_pcm_sw_params_set_start_threshold@plt+0x1fd8>
   137cc:	mov	r6, fp
   137d0:	mov	r3, r9
   137d4:	b	13740 <snd_pcm_sw_params_set_start_threshold@plt+0x1fd8>
   137d8:	andeq	r6, r2, r8, lsr r0
   137dc:	andeq	r6, r2, r8
   137e0:	andeq	r6, r2, r0, asr r0
   137e4:	andeq	r2, r1, r4, asr #25
   137e8:	andeq	r6, r2, ip, ror #2
   137ec:	andeq	r2, r1, r8, lsl #25
   137f0:	andeq	r6, r2, r4, ror #1
   137f4:	andeq	r2, r1, r8, asr sp
   137f8:	andeq	r4, r1, r0, ror #3
   137fc:	andeq	r6, r2, r0, asr #32
   13800:	andeq	r4, r1, r8, asr #3
   13804:	ldr	r3, [pc, #28]	; 13828 <snd_pcm_sw_params_set_start_threshold@plt+0x20c0>
   13808:	push	{r4, lr}
   1380c:	mov	r4, r0
   13810:	ldr	r0, [r3, #312]	; 0x138
   13814:	cmp	r0, #0
   13818:	beq	13820 <snd_pcm_sw_params_set_start_threshold@plt+0x20b8>
   1381c:	bl	11408 <snd_pcm_close@plt>
   13820:	mov	r0, r4
   13824:	bl	11738 <exit@plt>
   13828:	andeq	r6, r2, r0, asr r0
   1382c:	ldr	r3, [pc, #116]	; 138a8 <snd_pcm_sw_params_set_start_threshold@plt+0x2140>
   13830:	ldr	r2, [r3, #316]	; 0x13c
   13834:	cmp	r2, #0
   13838:	bxne	lr
   1383c:	ldr	r2, [r3, #320]	; 0x140
   13840:	cmp	r2, #0
   13844:	beq	1385c <snd_pcm_sw_params_set_start_threshold@plt+0x20f4>
   13848:	ldr	r3, [r3]
   1384c:	ldr	r3, [r3]
   13850:	cmp	r3, r0
   13854:	ldrhi	r0, [r2, r0, lsl #2]
   13858:	bx	lr
   1385c:	ldr	r3, [pc, #72]	; 138ac <snd_pcm_sw_params_set_start_threshold@plt+0x2144>
   13860:	ldr	r3, [r3, #8]
   13864:	cmp	r3, #6
   13868:	beq	13898 <snd_pcm_sw_params_set_start_threshold@plt+0x2130>
   1386c:	cmp	r3, #8
   13870:	beq	13888 <snd_pcm_sw_params_set_start_threshold@plt+0x2120>
   13874:	cmp	r3, #4
   13878:	ldreq	r3, [pc, #48]	; 138b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2148>
   1387c:	addeq	r0, r3, r0, lsl #2
   13880:	ldreq	r0, [r0, #140]	; 0x8c
   13884:	bx	lr
   13888:	ldr	r3, [pc, #32]	; 138b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2148>
   1388c:	add	r0, r3, r0, lsl #2
   13890:	ldr	r0, [r0, #180]	; 0xb4
   13894:	bx	lr
   13898:	ldr	r3, [pc, #16]	; 138b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2148>
   1389c:	add	r0, r3, r0, lsl #2
   138a0:	ldr	r0, [r0, #156]	; 0x9c
   138a4:	bx	lr
   138a8:	andeq	r6, r2, r0, asr r0
   138ac:	andeq	r6, r2, r8
   138b0:	andeq	r3, r1, r0, lsl #27
   138b4:	ldr	r2, [pc, #100]	; 13920 <snd_pcm_sw_params_set_start_threshold@plt+0x21b8>
   138b8:	mov	r3, r0
   138bc:	ldr	r1, [r2, #324]	; 0x144
   138c0:	cmp	r1, #0
   138c4:	bne	138f8 <snd_pcm_sw_params_set_start_threshold@plt+0x2190>
   138c8:	ldr	r2, [r2]
   138cc:	cmp	r2, #0
   138d0:	lsleq	r1, r0, #2
   138d4:	beq	138e8 <snd_pcm_sw_params_set_start_threshold@plt+0x2180>
   138d8:	ldr	r1, [r2]
   138dc:	cmp	r1, r0
   138e0:	lsl	r1, r0, #2
   138e4:	bhi	138fc <snd_pcm_sw_params_set_start_threshold@plt+0x2194>
   138e8:	ldr	r2, [pc, #52]	; 13924 <snd_pcm_sw_params_set_start_threshold@plt+0x21bc>
   138ec:	mov	r0, r3
   138f0:	add	r3, r2, r1
   138f4:	ldr	r1, [r3, #212]	; 0xd4
   138f8:	b	12f34 <snd_pcm_sw_params_set_start_threshold@plt+0x17cc>
   138fc:	add	r2, r2, r1
   13900:	ldr	r2, [r2, #4]
   13904:	sub	r2, r2, #3
   13908:	cmp	r2, #15
   1390c:	bhi	138e8 <snd_pcm_sw_params_set_start_threshold@plt+0x2180>
   13910:	ldr	r3, [pc, #12]	; 13924 <snd_pcm_sw_params_set_start_threshold@plt+0x21bc>
   13914:	add	r2, r3, r2, lsl #2
   13918:	ldr	r1, [r2, #212]	; 0xd4
   1391c:	b	12f34 <snd_pcm_sw_params_set_start_threshold@plt+0x17cc>
   13920:	andeq	r6, r2, r0, asr r0
   13924:	andeq	r3, r1, r0, lsl #27
   13928:	ldr	r2, [pc, #84]	; 13984 <snd_pcm_sw_params_set_start_threshold@plt+0x221c>
   1392c:	mov	r3, r0
   13930:	ldr	r0, [r2]
   13934:	cmp	r0, #0
   13938:	beq	13970 <snd_pcm_sw_params_set_start_threshold@plt+0x2208>
   1393c:	ldr	r2, [r0]
   13940:	cmp	r2, r3
   13944:	bhi	13950 <snd_pcm_sw_params_set_start_threshold@plt+0x21e8>
   13948:	ldr	r0, [pc, #56]	; 13988 <snd_pcm_sw_params_set_start_threshold@plt+0x2220>
   1394c:	bx	lr
   13950:	add	r0, r0, r3, lsl #2
   13954:	push	{r4, lr}
   13958:	ldr	r0, [r0, #4]
   1395c:	bl	1166c <snd_pcm_chmap_long_name@plt>
   13960:	cmp	r0, #0
   13964:	popne	{r4, pc}
   13968:	ldr	r0, [pc, #24]	; 13988 <snd_pcm_sw_params_set_start_threshold@plt+0x2220>
   1396c:	pop	{r4, pc}
   13970:	ldr	r2, [pc, #20]	; 1398c <snd_pcm_sw_params_set_start_threshold@plt+0x2224>
   13974:	add	r3, r2, r3, lsl #2
   13978:	mov	r2, #5
   1397c:	ldr	r1, [r3, #276]	; 0x114
   13980:	b	11570 <dcgettext@plt>
   13984:	andeq	r6, r2, r0, asr r0
   13988:	andeq	r4, r1, r4, ror #3
   1398c:	andeq	r3, r1, r0, lsl #27
   13990:	push	{r4, r5, r6, lr}
   13994:	ldr	r5, [pc, #80]	; 139ec <snd_pcm_sw_params_set_start_threshold@plt+0x2284>
   13998:	ldr	r3, [r5, #132]	; 0x84
   1399c:	cmp	r3, #0
   139a0:	popne	{r4, r5, r6, pc}
   139a4:	mov	r4, r0
   139a8:	ldr	r0, [r5, #312]	; 0x138
   139ac:	mov	r3, #1
   139b0:	cmp	r0, #0
   139b4:	str	r3, [r5, #132]	; 0x84
   139b8:	beq	139c4 <snd_pcm_sw_params_set_start_threshold@plt+0x225c>
   139bc:	mov	r1, #2
   139c0:	bl	116c0 <snd_pcm_nonblock@plt>
   139c4:	cmp	r4, #6
   139c8:	beq	139dc <snd_pcm_sw_params_set_start_threshold@plt+0x2274>
   139cc:	mov	r0, r4
   139d0:	ldr	r1, [pc, #24]	; 139f0 <snd_pcm_sw_params_set_start_threshold@plt+0x2288>
   139d4:	pop	{r4, r5, r6, lr}
   139d8:	b	11438 <signal@plt>
   139dc:	mov	r3, #0
   139e0:	mov	r0, #1
   139e4:	str	r3, [r5, #312]	; 0x138
   139e8:	bl	13804 <snd_pcm_sw_params_set_start_threshold@plt+0x209c>
   139ec:	andeq	r6, r2, r0, asr r0
   139f0:	muleq	r1, r0, r9
   139f4:	add	r3, r1, #1
   139f8:	vldr	s13, [pc, #76]	; 13a4c <snd_pcm_sw_params_set_start_threshold@plt+0x22e4>
   139fc:	lsl	r3, r3, #23
   13a00:	mvn	r2, #0
   13a04:	vmov	s15, r3
   13a08:	mvn	r3, r2, lsl r1
   13a0c:	mov	r2, #0
   13a10:	vcvt.f32.s32	s15, s15
   13a14:	cmp	r1, #0
   13a18:	strd	r2, [r0, #124]	; 0x7c
   13a1c:	vdiv.f32	s14, s13, s15
   13a20:	vstr	s14, [r0, #132]	; 0x84
   13a24:	ble	13a40 <snd_pcm_sw_params_set_start_threshold@plt+0x22d8>
   13a28:	add	r1, r0, r1, lsl #2
   13a2c:	sub	r1, r1, #4
   13a30:	sub	r3, r0, #4
   13a34:	str	r2, [r3, #4]!
   13a38:	cmp	r3, r1
   13a3c:	bne	13a34 <snd_pcm_sw_params_set_start_threshold@plt+0x22cc>
   13a40:	mov	r3, #0
   13a44:	str	r3, [r0, #120]	; 0x78
   13a48:	bx	lr
   13a4c:	svccc	0x00800000
   13a50:	ldr	r3, [r0, #124]	; 0x7c
   13a54:	ldr	r2, [r0, #128]	; 0x80
   13a58:	push	{r4, r5, lr}
   13a5c:	add	r3, r3, #1
   13a60:	ldr	lr, [pc, #128]	; 13ae8 <snd_pcm_sw_params_set_start_threshold@plt+0x2380>
   13a64:	and	r3, r3, r2
   13a68:	cmp	r3, #0
   13a6c:	str	r3, [r0, #124]	; 0x7c
   13a70:	ldr	r1, [r0, #120]	; 0x78
   13a74:	ldr	ip, [lr]
   13a78:	beq	13ab8 <snd_pcm_sw_params_set_start_threshold@plt+0x2350>
   13a7c:	ands	r2, r3, #1
   13a80:	bne	13ae0 <snd_pcm_sw_params_set_start_threshold@plt+0x2378>
   13a84:	asr	r3, r3, #1
   13a88:	tst	r3, #1
   13a8c:	add	r2, r2, #1
   13a90:	beq	13a84 <snd_pcm_sw_params_set_start_threshold@plt+0x231c>
   13a94:	ldr	r5, [pc, #80]	; 13aec <snd_pcm_sw_params_set_start_threshold@plt+0x2384>
   13a98:	ldr	r4, [pc, #80]	; 13af0 <snd_pcm_sw_params_set_start_threshold@plt+0x2388>
   13a9c:	ldr	r3, [r0, r2, lsl #2]
   13aa0:	mla	ip, r5, ip, r4
   13aa4:	sub	r1, r1, r3
   13aa8:	asr	r3, ip, #8
   13aac:	add	r1, r1, r3
   13ab0:	str	r1, [r0, #120]	; 0x78
   13ab4:	str	r3, [r0, r2, lsl #2]
   13ab8:	ldr	r2, [pc, #44]	; 13aec <snd_pcm_sw_params_set_start_threshold@plt+0x2384>
   13abc:	ldr	r3, [pc, #44]	; 13af0 <snd_pcm_sw_params_set_start_threshold@plt+0x2388>
   13ac0:	vldr	s0, [r0, #132]	; 0x84
   13ac4:	mla	ip, r2, ip, r3
   13ac8:	str	ip, [lr]
   13acc:	add	r1, r1, ip, asr #8
   13ad0:	vmov	s15, r1
   13ad4:	vcvt.f32.s32	s15, s15
   13ad8:	vmul.f32	s0, s15, s0
   13adc:	pop	{r4, r5, pc}
   13ae0:	mov	r2, #0
   13ae4:	b	13a94 <snd_pcm_sw_params_set_start_threshold@plt+0x232c>
   13ae8:	andeq	r6, r2, r4, lsr r0
   13aec:	bleq	fecf4bc8 <optarg@@GLIBC_2.4+0xfecceb80>
   13af0:	ldrcc	r6, [r9], -fp, ror #6
   13af4:	subs	r2, r1, #1
   13af8:	bxeq	lr
   13afc:	bcc	13cd4 <snd_pcm_sw_params_set_start_threshold@plt+0x256c>
   13b00:	cmp	r0, r1
   13b04:	bls	13cb8 <snd_pcm_sw_params_set_start_threshold@plt+0x2550>
   13b08:	tst	r1, r2
   13b0c:	beq	13cc4 <snd_pcm_sw_params_set_start_threshold@plt+0x255c>
   13b10:	clz	r3, r0
   13b14:	clz	r2, r1
   13b18:	sub	r3, r2, r3
   13b1c:	rsbs	r3, r3, #31
   13b20:	addne	r3, r3, r3, lsl #1
   13b24:	mov	r2, #0
   13b28:	addne	pc, pc, r3, lsl #2
   13b2c:	nop			; (mov r0, r0)
   13b30:	cmp	r0, r1, lsl #31
   13b34:	adc	r2, r2, r2
   13b38:	subcs	r0, r0, r1, lsl #31
   13b3c:	cmp	r0, r1, lsl #30
   13b40:	adc	r2, r2, r2
   13b44:	subcs	r0, r0, r1, lsl #30
   13b48:	cmp	r0, r1, lsl #29
   13b4c:	adc	r2, r2, r2
   13b50:	subcs	r0, r0, r1, lsl #29
   13b54:	cmp	r0, r1, lsl #28
   13b58:	adc	r2, r2, r2
   13b5c:	subcs	r0, r0, r1, lsl #28
   13b60:	cmp	r0, r1, lsl #27
   13b64:	adc	r2, r2, r2
   13b68:	subcs	r0, r0, r1, lsl #27
   13b6c:	cmp	r0, r1, lsl #26
   13b70:	adc	r2, r2, r2
   13b74:	subcs	r0, r0, r1, lsl #26
   13b78:	cmp	r0, r1, lsl #25
   13b7c:	adc	r2, r2, r2
   13b80:	subcs	r0, r0, r1, lsl #25
   13b84:	cmp	r0, r1, lsl #24
   13b88:	adc	r2, r2, r2
   13b8c:	subcs	r0, r0, r1, lsl #24
   13b90:	cmp	r0, r1, lsl #23
   13b94:	adc	r2, r2, r2
   13b98:	subcs	r0, r0, r1, lsl #23
   13b9c:	cmp	r0, r1, lsl #22
   13ba0:	adc	r2, r2, r2
   13ba4:	subcs	r0, r0, r1, lsl #22
   13ba8:	cmp	r0, r1, lsl #21
   13bac:	adc	r2, r2, r2
   13bb0:	subcs	r0, r0, r1, lsl #21
   13bb4:	cmp	r0, r1, lsl #20
   13bb8:	adc	r2, r2, r2
   13bbc:	subcs	r0, r0, r1, lsl #20
   13bc0:	cmp	r0, r1, lsl #19
   13bc4:	adc	r2, r2, r2
   13bc8:	subcs	r0, r0, r1, lsl #19
   13bcc:	cmp	r0, r1, lsl #18
   13bd0:	adc	r2, r2, r2
   13bd4:	subcs	r0, r0, r1, lsl #18
   13bd8:	cmp	r0, r1, lsl #17
   13bdc:	adc	r2, r2, r2
   13be0:	subcs	r0, r0, r1, lsl #17
   13be4:	cmp	r0, r1, lsl #16
   13be8:	adc	r2, r2, r2
   13bec:	subcs	r0, r0, r1, lsl #16
   13bf0:	cmp	r0, r1, lsl #15
   13bf4:	adc	r2, r2, r2
   13bf8:	subcs	r0, r0, r1, lsl #15
   13bfc:	cmp	r0, r1, lsl #14
   13c00:	adc	r2, r2, r2
   13c04:	subcs	r0, r0, r1, lsl #14
   13c08:	cmp	r0, r1, lsl #13
   13c0c:	adc	r2, r2, r2
   13c10:	subcs	r0, r0, r1, lsl #13
   13c14:	cmp	r0, r1, lsl #12
   13c18:	adc	r2, r2, r2
   13c1c:	subcs	r0, r0, r1, lsl #12
   13c20:	cmp	r0, r1, lsl #11
   13c24:	adc	r2, r2, r2
   13c28:	subcs	r0, r0, r1, lsl #11
   13c2c:	cmp	r0, r1, lsl #10
   13c30:	adc	r2, r2, r2
   13c34:	subcs	r0, r0, r1, lsl #10
   13c38:	cmp	r0, r1, lsl #9
   13c3c:	adc	r2, r2, r2
   13c40:	subcs	r0, r0, r1, lsl #9
   13c44:	cmp	r0, r1, lsl #8
   13c48:	adc	r2, r2, r2
   13c4c:	subcs	r0, r0, r1, lsl #8
   13c50:	cmp	r0, r1, lsl #7
   13c54:	adc	r2, r2, r2
   13c58:	subcs	r0, r0, r1, lsl #7
   13c5c:	cmp	r0, r1, lsl #6
   13c60:	adc	r2, r2, r2
   13c64:	subcs	r0, r0, r1, lsl #6
   13c68:	cmp	r0, r1, lsl #5
   13c6c:	adc	r2, r2, r2
   13c70:	subcs	r0, r0, r1, lsl #5
   13c74:	cmp	r0, r1, lsl #4
   13c78:	adc	r2, r2, r2
   13c7c:	subcs	r0, r0, r1, lsl #4
   13c80:	cmp	r0, r1, lsl #3
   13c84:	adc	r2, r2, r2
   13c88:	subcs	r0, r0, r1, lsl #3
   13c8c:	cmp	r0, r1, lsl #2
   13c90:	adc	r2, r2, r2
   13c94:	subcs	r0, r0, r1, lsl #2
   13c98:	cmp	r0, r1, lsl #1
   13c9c:	adc	r2, r2, r2
   13ca0:	subcs	r0, r0, r1, lsl #1
   13ca4:	cmp	r0, r1
   13ca8:	adc	r2, r2, r2
   13cac:	subcs	r0, r0, r1
   13cb0:	mov	r0, r2
   13cb4:	bx	lr
   13cb8:	moveq	r0, #1
   13cbc:	movne	r0, #0
   13cc0:	bx	lr
   13cc4:	clz	r2, r1
   13cc8:	rsb	r2, r2, #31
   13ccc:	lsr	r0, r0, r2
   13cd0:	bx	lr
   13cd4:	cmp	r0, #0
   13cd8:	mvnne	r0, #0
   13cdc:	b	13d00 <snd_pcm_sw_params_set_start_threshold@plt+0x2598>
   13ce0:	cmp	r1, #0
   13ce4:	beq	13cd4 <snd_pcm_sw_params_set_start_threshold@plt+0x256c>
   13ce8:	push	{r0, r1, lr}
   13cec:	bl	13af4 <snd_pcm_sw_params_set_start_threshold@plt+0x238c>
   13cf0:	pop	{r1, r2, lr}
   13cf4:	mul	r3, r2, r0
   13cf8:	sub	r1, r1, r3
   13cfc:	bx	lr
   13d00:	push	{r1, lr}
   13d04:	mov	r0, #8
   13d08:	bl	1160c <raise@plt>
   13d0c:	pop	{r1, pc}
   13d10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13d14:	mov	r7, r0
   13d18:	ldr	r6, [pc, #72]	; 13d68 <snd_pcm_sw_params_set_start_threshold@plt+0x2600>
   13d1c:	ldr	r5, [pc, #72]	; 13d6c <snd_pcm_sw_params_set_start_threshold@plt+0x2604>
   13d20:	add	r6, pc, r6
   13d24:	add	r5, pc, r5
   13d28:	sub	r6, r6, r5
   13d2c:	mov	r8, r1
   13d30:	mov	r9, r2
   13d34:	bl	113ac <open@plt-0x20>
   13d38:	asrs	r6, r6, #2
   13d3c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d40:	mov	r4, #0
   13d44:	add	r4, r4, #1
   13d48:	ldr	r3, [r5], #4
   13d4c:	mov	r2, r9
   13d50:	mov	r1, r8
   13d54:	mov	r0, r7
   13d58:	blx	r3
   13d5c:	cmp	r6, r4
   13d60:	bne	13d44 <snd_pcm_sw_params_set_start_threshold@plt+0x25dc>
   13d64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d68:	andeq	r2, r1, r4, rrx
   13d6c:	andeq	r2, r1, ip, asr r0
   13d70:	bx	lr

Disassembly of section .fini:

00013d74 <.fini>:
   13d74:	push	{r3, lr}
   13d78:	pop	{r3, pc}
