# Reading F:/IntelFPGA/modelsim_ase/tcl/vsim/pref.tcl
# do sqrt_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/IntelFPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGA_Proj/sqrt/rtl {G:/FPGA_Proj/sqrt/rtl/sqrt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:36 on Apr 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGA_Proj/sqrt/rtl" G:/FPGA_Proj/sqrt/rtl/sqrt.v 
# -- Compiling module sqrt
# 
# Top level modules:
# 	sqrt
# End time: 09:23:36 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGA_Proj/sqrt/rtl {G:/FPGA_Proj/sqrt/rtl/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:37 on Apr 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGA_Proj/sqrt/rtl" G:/FPGA_Proj/sqrt/rtl/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:23:37 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGA_Proj/sqrt/rtl {G:/FPGA_Proj/sqrt/rtl/controlunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:37 on Apr 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGA_Proj/sqrt/rtl" G:/FPGA_Proj/sqrt/rtl/controlunit.v 
# -- Compiling module controlunit
# 
# Top level modules:
# 	controlunit
# End time: 09:23:37 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGA_Proj/sqrt/simulation/modelsim {G:/FPGA_Proj/sqrt/simulation/modelsim/sqrt.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:37 on Apr 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGA_Proj/sqrt/simulation/modelsim" G:/FPGA_Proj/sqrt/simulation/modelsim/sqrt.vt 
# -- Compiling module sqrt_test
# 
# Top level modules:
# 	sqrt_test
# End time: 09:23:37 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sqrt_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sqrt_test 
# Start time: 09:23:37 on Apr 13,2020
# Loading work.sqrt_test
# Loading work.sqrt
# Loading work.controlunit
# Loading work.datapath
# ** Warning: (vsim-PLI-3003) G:/FPGA_Proj/sqrt/simulation/modelsim/sqrt.vt(126): [TOFD] - System task or function '$STOP' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /sqrt_test File: G:/FPGA_Proj/sqrt/simulation/modelsim/sqrt.vt
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 09:24:57 on Apr 13,2020, Elapsed time: 0:01:20
# Errors: 0, Warnings: 1
