ARM GAS  D:\Temp\ccEageDI.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB69:
  26              		.file 1 "Src/stm32f1xx_it.c"
   1:Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_it.c **** /**
   3:Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Src/stm32f1xx_it.c ****   * @attention
   8:Src/stm32f1xx_it.c ****   *
   9:Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Src/stm32f1xx_it.c ****   *
  12:Src/stm32f1xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Src/stm32f1xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/stm32f1xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Src/stm32f1xx_it.c ****   *                             www.st.com/SLA0044
  16:Src/stm32f1xx_it.c ****   *
  17:Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Src/stm32f1xx_it.c ****   */
  19:Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Src/stm32f1xx_it.c **** 
  21:Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Src/stm32f1xx_it.c **** #include "main.h"
  23:Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Src/stm32f1xx_it.c **** #include "FreeRTOS.h"
  25:Src/stm32f1xx_it.c **** #include "task.h"
  26:Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  27:Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  28:Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  29:Src/stm32f1xx_it.c **** 
  30:Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  31:Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  32:Src/stm32f1xx_it.c **** 
ARM GAS  D:\Temp\ccEageDI.s 			page 2


  33:Src/stm32f1xx_it.c **** /* USER CODE END TD */
  34:Src/stm32f1xx_it.c **** 
  35:Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  36:Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  37:Src/stm32f1xx_it.c ****  
  38:Src/stm32f1xx_it.c **** /* USER CODE END PD */
  39:Src/stm32f1xx_it.c **** 
  40:Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  41:Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  42:Src/stm32f1xx_it.c **** 
  43:Src/stm32f1xx_it.c **** /* USER CODE END PM */
  44:Src/stm32f1xx_it.c **** 
  45:Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  46:Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  47:Src/stm32f1xx_it.c **** 
  48:Src/stm32f1xx_it.c **** /* USER CODE END PV */
  49:Src/stm32f1xx_it.c **** 
  50:Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  51:Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  52:Src/stm32f1xx_it.c **** 
  53:Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  54:Src/stm32f1xx_it.c **** 
  55:Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  56:Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  57:Src/stm32f1xx_it.c **** 
  58:Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  59:Src/stm32f1xx_it.c **** 
  60:Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  61:Src/stm32f1xx_it.c **** extern PCD_HandleTypeDef hpcd_USB_FS;
  62:Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim3;
  63:Src/stm32f1xx_it.c **** 
  64:Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  65:Src/stm32f1xx_it.c **** 
  66:Src/stm32f1xx_it.c **** /* USER CODE END EV */
  67:Src/stm32f1xx_it.c **** 
  68:Src/stm32f1xx_it.c **** /******************************************************************************/
  69:Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */ 
  70:Src/stm32f1xx_it.c **** /******************************************************************************/
  71:Src/stm32f1xx_it.c **** /**
  72:Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  73:Src/stm32f1xx_it.c ****   */
  74:Src/stm32f1xx_it.c **** void NMI_Handler(void)
  75:Src/stm32f1xx_it.c **** {
  27              		.loc 1 75 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  76:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  77:Src/stm32f1xx_it.c **** 
  78:Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  79:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  80:Src/stm32f1xx_it.c **** 
  81:Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  82:Src/stm32f1xx_it.c **** }
  32              		.loc 1 82 1 view .LVU1
  33 0000 7047     		bx	lr
ARM GAS  D:\Temp\ccEageDI.s 			page 3


  34              		.cfi_endproc
  35              	.LFE69:
  37              		.section	.text.HardFault_Handler,"ax",%progbits
  38              		.align	1
  39              		.global	HardFault_Handler
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu softvfp
  45              	HardFault_Handler:
  46              	.LFB70:
  83:Src/stm32f1xx_it.c **** 
  84:Src/stm32f1xx_it.c **** /**
  85:Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  86:Src/stm32f1xx_it.c ****   */
  87:Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  88:Src/stm32f1xx_it.c **** {
  47              		.loc 1 88 1 view -0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53              	.L3:
  89:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  90:Src/stm32f1xx_it.c **** 
  91:Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  92:Src/stm32f1xx_it.c ****   while (1)
  54              		.loc 1 92 3 discriminator 1 view .LVU3
  93:Src/stm32f1xx_it.c ****   {
  94:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  95:Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  96:Src/stm32f1xx_it.c ****   }
  55              		.loc 1 96 3 discriminator 1 view .LVU4
  56 0000 FEE7     		b	.L3
  57              		.cfi_endproc
  58              	.LFE70:
  60              		.section	.text.MemManage_Handler,"ax",%progbits
  61              		.align	1
  62              		.global	MemManage_Handler
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  66              		.fpu softvfp
  68              	MemManage_Handler:
  69              	.LFB71:
  97:Src/stm32f1xx_it.c **** }
  98:Src/stm32f1xx_it.c **** 
  99:Src/stm32f1xx_it.c **** /**
 100:Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 101:Src/stm32f1xx_it.c ****   */
 102:Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 103:Src/stm32f1xx_it.c **** {
  70              		.loc 1 103 1 view -0
  71              		.cfi_startproc
  72              		@ Volatile: function does not return.
  73              		@ args = 0, pretend = 0, frame = 0
ARM GAS  D:\Temp\ccEageDI.s 			page 4


  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  76              	.L5:
 104:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 105:Src/stm32f1xx_it.c **** 
 106:Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 107:Src/stm32f1xx_it.c ****   while (1)
  77              		.loc 1 107 3 discriminator 1 view .LVU6
 108:Src/stm32f1xx_it.c ****   {
 109:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 110:Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 111:Src/stm32f1xx_it.c ****   }
  78              		.loc 1 111 3 discriminator 1 view .LVU7
  79 0000 FEE7     		b	.L5
  80              		.cfi_endproc
  81              	.LFE71:
  83              		.section	.text.BusFault_Handler,"ax",%progbits
  84              		.align	1
  85              		.global	BusFault_Handler
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  89              		.fpu softvfp
  91              	BusFault_Handler:
  92              	.LFB72:
 112:Src/stm32f1xx_it.c **** }
 113:Src/stm32f1xx_it.c **** 
 114:Src/stm32f1xx_it.c **** /**
 115:Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 116:Src/stm32f1xx_it.c ****   */
 117:Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 118:Src/stm32f1xx_it.c **** {
  93              		.loc 1 118 1 view -0
  94              		.cfi_startproc
  95              		@ Volatile: function does not return.
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		@ link register save eliminated.
  99              	.L7:
 119:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 120:Src/stm32f1xx_it.c **** 
 121:Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 122:Src/stm32f1xx_it.c ****   while (1)
 100              		.loc 1 122 3 discriminator 1 view .LVU9
 123:Src/stm32f1xx_it.c ****   {
 124:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 125:Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 126:Src/stm32f1xx_it.c ****   }
 101              		.loc 1 126 3 discriminator 1 view .LVU10
 102 0000 FEE7     		b	.L7
 103              		.cfi_endproc
 104              	.LFE72:
 106              		.section	.text.UsageFault_Handler,"ax",%progbits
 107              		.align	1
 108              		.global	UsageFault_Handler
 109              		.syntax unified
 110              		.thumb
ARM GAS  D:\Temp\ccEageDI.s 			page 5


 111              		.thumb_func
 112              		.fpu softvfp
 114              	UsageFault_Handler:
 115              	.LFB73:
 127:Src/stm32f1xx_it.c **** }
 128:Src/stm32f1xx_it.c **** 
 129:Src/stm32f1xx_it.c **** /**
 130:Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 131:Src/stm32f1xx_it.c ****   */
 132:Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 133:Src/stm32f1xx_it.c **** {
 116              		.loc 1 133 1 view -0
 117              		.cfi_startproc
 118              		@ Volatile: function does not return.
 119              		@ args = 0, pretend = 0, frame = 0
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 122              	.L9:
 134:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 135:Src/stm32f1xx_it.c **** 
 136:Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 137:Src/stm32f1xx_it.c ****   while (1)
 123              		.loc 1 137 3 discriminator 1 view .LVU12
 138:Src/stm32f1xx_it.c ****   {
 139:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 140:Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 141:Src/stm32f1xx_it.c ****   }
 124              		.loc 1 141 3 discriminator 1 view .LVU13
 125 0000 FEE7     		b	.L9
 126              		.cfi_endproc
 127              	.LFE73:
 129              		.section	.text.DebugMon_Handler,"ax",%progbits
 130              		.align	1
 131              		.global	DebugMon_Handler
 132              		.syntax unified
 133              		.thumb
 134              		.thumb_func
 135              		.fpu softvfp
 137              	DebugMon_Handler:
 138              	.LFB74:
 142:Src/stm32f1xx_it.c **** }
 143:Src/stm32f1xx_it.c **** 
 144:Src/stm32f1xx_it.c **** /**
 145:Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 146:Src/stm32f1xx_it.c ****   */
 147:Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 148:Src/stm32f1xx_it.c **** {
 139              		.loc 1 148 1 view -0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 0, uses_anonymous_args = 0
 143              		@ link register save eliminated.
 149:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 150:Src/stm32f1xx_it.c **** 
 151:Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 152:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 153:Src/stm32f1xx_it.c **** 
ARM GAS  D:\Temp\ccEageDI.s 			page 6


 154:Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 155:Src/stm32f1xx_it.c **** }
 144              		.loc 1 155 1 view .LVU15
 145 0000 7047     		bx	lr
 146              		.cfi_endproc
 147              	.LFE74:
 149              		.section	.text.USB_LP_CAN1_RX0_IRQHandler,"ax",%progbits
 150              		.align	1
 151              		.global	USB_LP_CAN1_RX0_IRQHandler
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 155              		.fpu softvfp
 157              	USB_LP_CAN1_RX0_IRQHandler:
 158              	.LFB75:
 156:Src/stm32f1xx_it.c **** 
 157:Src/stm32f1xx_it.c **** /******************************************************************************/
 158:Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 159:Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 160:Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 161:Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 162:Src/stm32f1xx_it.c **** /******************************************************************************/
 163:Src/stm32f1xx_it.c **** 
 164:Src/stm32f1xx_it.c **** /**
 165:Src/stm32f1xx_it.c ****   * @brief This function handles USB low priority or CAN RX0 interrupts.
 166:Src/stm32f1xx_it.c ****   */
 167:Src/stm32f1xx_it.c **** void USB_LP_CAN1_RX0_IRQHandler(void)
 168:Src/stm32f1xx_it.c **** {
 159              		.loc 1 168 1 view -0
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 0
 162              		@ frame_needed = 0, uses_anonymous_args = 0
 163 0000 08B5     		push	{r3, lr}
 164              	.LCFI0:
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 3, -8
 167              		.cfi_offset 14, -4
 169:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */
 170:Src/stm32f1xx_it.c **** 
 171:Src/stm32f1xx_it.c ****   /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
 172:Src/stm32f1xx_it.c ****   HAL_PCD_IRQHandler(&hpcd_USB_FS);
 168              		.loc 1 172 3 view .LVU17
 169 0002 0248     		ldr	r0, .L13
 170 0004 FFF7FEFF 		bl	HAL_PCD_IRQHandler
 171              	.LVL0:
 173:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
 174:Src/stm32f1xx_it.c **** 
 175:Src/stm32f1xx_it.c ****   /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
 176:Src/stm32f1xx_it.c **** }
 172              		.loc 1 176 1 is_stmt 0 view .LVU18
 173 0008 08BD     		pop	{r3, pc}
 174              	.L14:
 175 000a 00BF     		.align	2
 176              	.L13:
 177 000c 00000000 		.word	hpcd_USB_FS
 178              		.cfi_endproc
 179              	.LFE75:
ARM GAS  D:\Temp\ccEageDI.s 			page 7


 181              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 182              		.align	1
 183              		.global	TIM3_IRQHandler
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 187              		.fpu softvfp
 189              	TIM3_IRQHandler:
 190              	.LFB76:
 177:Src/stm32f1xx_it.c **** 
 178:Src/stm32f1xx_it.c **** /**
 179:Src/stm32f1xx_it.c ****   * @brief This function handles TIM3 global interrupt.
 180:Src/stm32f1xx_it.c ****   */
 181:Src/stm32f1xx_it.c **** void TIM3_IRQHandler(void)
 182:Src/stm32f1xx_it.c **** {
 191              		.loc 1 182 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195 0000 08B5     		push	{r3, lr}
 196              	.LCFI1:
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 3, -8
 199              		.cfi_offset 14, -4
 183:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM3_IRQn 0 */
 184:Src/stm32f1xx_it.c **** 
 185:Src/stm32f1xx_it.c ****   /* USER CODE END TIM3_IRQn 0 */
 186:Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim3);
 200              		.loc 1 186 3 view .LVU20
 201 0002 0248     		ldr	r0, .L17
 202 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 203              	.LVL1:
 187:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM3_IRQn 1 */
 188:Src/stm32f1xx_it.c **** 
 189:Src/stm32f1xx_it.c ****   /* USER CODE END TIM3_IRQn 1 */
 190:Src/stm32f1xx_it.c **** }
 204              		.loc 1 190 1 is_stmt 0 view .LVU21
 205 0008 08BD     		pop	{r3, pc}
 206              	.L18:
 207 000a 00BF     		.align	2
 208              	.L17:
 209 000c 00000000 		.word	htim3
 210              		.cfi_endproc
 211              	.LFE76:
 213              		.text
 214              	.Letext0:
 215              		.file 2 "d:\\stm32\\gnu mcu eclipse\\arm embedded gcc\\8.2.1-1.4-20190214-0604\\arm-none-eabi\\inc
 216              		.file 3 "d:\\stm32\\gnu mcu eclipse\\arm embedded gcc\\8.2.1-1.4-20190214-0604\\arm-none-eabi\\inc
 217              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 218              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 219              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 220              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 221              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 222              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 223              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_usb.h"
 224              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pcd.h"
 225              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  D:\Temp\ccEageDI.s 			page 8


ARM GAS  D:\Temp\ccEageDI.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
  D:\Temp\ccEageDI.s:16     .text.NMI_Handler:0000000000000000 $t
  D:\Temp\ccEageDI.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
  D:\Temp\ccEageDI.s:38     .text.HardFault_Handler:0000000000000000 $t
  D:\Temp\ccEageDI.s:45     .text.HardFault_Handler:0000000000000000 HardFault_Handler
  D:\Temp\ccEageDI.s:61     .text.MemManage_Handler:0000000000000000 $t
  D:\Temp\ccEageDI.s:68     .text.MemManage_Handler:0000000000000000 MemManage_Handler
  D:\Temp\ccEageDI.s:84     .text.BusFault_Handler:0000000000000000 $t
  D:\Temp\ccEageDI.s:91     .text.BusFault_Handler:0000000000000000 BusFault_Handler
  D:\Temp\ccEageDI.s:107    .text.UsageFault_Handler:0000000000000000 $t
  D:\Temp\ccEageDI.s:114    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
  D:\Temp\ccEageDI.s:130    .text.DebugMon_Handler:0000000000000000 $t
  D:\Temp\ccEageDI.s:137    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
  D:\Temp\ccEageDI.s:150    .text.USB_LP_CAN1_RX0_IRQHandler:0000000000000000 $t
  D:\Temp\ccEageDI.s:157    .text.USB_LP_CAN1_RX0_IRQHandler:0000000000000000 USB_LP_CAN1_RX0_IRQHandler
  D:\Temp\ccEageDI.s:177    .text.USB_LP_CAN1_RX0_IRQHandler:000000000000000c $d
  D:\Temp\ccEageDI.s:182    .text.TIM3_IRQHandler:0000000000000000 $t
  D:\Temp\ccEageDI.s:189    .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
  D:\Temp\ccEageDI.s:209    .text.TIM3_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_PCD_IRQHandler
hpcd_USB_FS
HAL_TIM_IRQHandler
htim3
