// Seed: 1616544032
module module_0 (
    input wor id_0,
    input uwire id_1,
    input tri id_2,
    output wand id_3,
    input tri0 id_4,
    output tri id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri id_9
);
  assign id_5 = 1 ^ id_2 ? 1 : id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  tri1 id_3;
  wire id_4;
  id_5(
      .id_0(id_4), .id_1(), .id_2(id_3 == ""), .id_3(id_4), .id_4(id_3)
  );
  wire id_6;
  module_0(
      id_0, id_0, id_0, id_1, id_0, id_1, id_0, id_0, id_1, id_1
  );
  assign id_3 = 1'b0;
endmodule
