{
  "family": "LPC11E6x",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Unknown",
  "mcus": {
    "LPC11E6x": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40000000",
              "irq": 15
            },
            {
              "name": "I2C1",
              "base": "0x40020000",
              "irq": 10
            }
          ],
          "registers": {
            "CONSET": {
              "offset": "0x00",
              "size": 32,
              "description": "I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register."
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed."
            },
            "DAT": {
              "offset": "0x08",
              "size": 32,
              "description": "I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register."
            },
            "ADR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address."
            },
            "SCLH": {
              "offset": "0x10",
              "size": 32,
              "description": "SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock."
            },
            "SCLL": {
              "offset": "0x14",
              "size": 32,
              "description": "SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. I2nSCLL and I2nSCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode."
            },
            "CONCLR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register."
            },
            "MMCTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Monitor mode control register."
            },
            "ADR%s": {
              "offset": "0x20",
              "size": 32,
              "description": "I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address."
            },
            "DATA_BUFFER": {
              "offset": "0x2C",
              "size": 32,
              "description": "Data buffer register. The contents of the 8 MSBs of the I2DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus."
            },
            "MASK%s": {
              "offset": "0x30",
              "size": 32,
              "description": "I2C Slave address mask register. This mask register is associated with I2ADR0 to determine an address match. The mask register has no effect when comparing to the General Call address (0000000)."
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WWDT",
              "base": "0x40004000"
            }
          ],
          "registers": {
            "MOD": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog mode register. This register contains the basic mode and status of the Watchdog Timer."
            },
            "TC": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog timer constant register. This 24-bit register determines the time-out value."
            },
            "FEED": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in WDTC."
            },
            "TV": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog timer value register. This 24-bit register reads out the current value of the Watchdog timer."
            },
            "CLKSEL": {
              "offset": "0x10",
              "size": 32,
              "description": "Watchdog clock select register."
            },
            "WARNINT": {
              "offset": "0x14",
              "size": 32,
              "description": "Watchdog Warning Interrupt compare value."
            },
            "WINDOW": {
              "offset": "0x18",
              "size": 32,
              "description": "Watchdog Window compare value."
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART0",
              "base": "0x40008000",
              "irq": 21
            },
            {
              "name": "USART4",
              "base": "0x4004C000",
              "irq": 11
            },
            {
              "name": "USART1",
              "base": "0x4006C000"
            },
            {
              "name": "USART2",
              "base": "0x40070000",
              "irq": 12
            },
            {
              "name": "USART3",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "RBR": {
              "offset": "0x00",
              "size": 32,
              "description": "Receiver Buffer Register. Contains the next received character to be read. (DLAB=0)"
            },
            "THR": {
              "offset": "0x00",
              "size": 32,
              "description": "Transmit Holding Register. The next character to be transmitted is written here. (DLAB=0)"
            },
            "DLL": {
              "offset": "0x00",
              "size": 32,
              "description": "Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1)"
            },
            "DLM": {
              "offset": "0x04",
              "size": 32,
              "description": "Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1)"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential USART interrupts. (DLAB=0)"
            },
            "IIR": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt ID Register. Identifies which interrupt(s) are pending."
            },
            "FCR": {
              "offset": "0x08",
              "size": 32,
              "description": "FIFO Control Register. Controls USART FIFO usage and modes."
            },
            "LCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Line Control Register. Contains controls for frame formatting and break generation."
            },
            "MCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Modem Control Register."
            },
            "LSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Line Status Register. Contains flags for transmit and receive status, including line errors."
            },
            "MSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Modem Status Register."
            },
            "SCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Scratch Pad Register. Eight-bit temporary storage for software."
            },
            "ACR": {
              "offset": "0x20",
              "size": 32,
              "description": "Auto-baud Control Register. Contains controls for the auto-baud feature."
            },
            "ICR": {
              "offset": "0x24",
              "size": 32,
              "description": "IrDA Control Register. Enables and configures the IrDA (remote control) mode."
            },
            "FDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Fractional Divider Register. Generates a clock input for the baud rate divider."
            },
            "OSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Oversampling Register. Controls the degree of oversampling during each bit time."
            },
            "TER": {
              "offset": "0x30",
              "size": 32,
              "description": "Transmit Enable Register. Turns off USART transmitter for use with software flow control."
            },
            "HDEN": {
              "offset": "0x40",
              "size": 32,
              "description": "Half duplex enable register."
            },
            "SCICTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "Smart Card Interface Control register. Enables and configures the Smart Card Interface feature."
            },
            "RS485CTRL": {
              "offset": "0x4C",
              "size": 32,
              "description": "RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes."
            },
            "RS485ADRMATCH": {
              "offset": "0x50",
              "size": 32,
              "description": "RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode."
            },
            "RS485DLY": {
              "offset": "0x54",
              "size": 32,
              "description": "RS-485/EIA-485 direction control delay."
            },
            "SYNCCTRL": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronous mode control register."
            }
          }
        },
        "CT16B0": {
          "instances": [
            {
              "name": "CT16B0",
              "base": "0x4000C000",
              "irq": 16
            }
          ],
          "registers": {
            "IR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending."
            },
            "TCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR."
            },
            "TC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Counter. The 16-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR."
            },
            "PR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC."
            },
            "PC": {
              "offset": "0x10",
              "size": 32,
              "description": "Prescale Counter. The 16-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface."
            },
            "MCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs."
            },
            "MR%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC."
            },
            "CCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place."
            },
            "CR%s": {
              "offset": "0x2C",
              "size": 32,
              "description": "Capture Register. CR is loaded with the value of TC when there is an event on the CAP input."
            },
            "EMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "External Match Register. The EMR controls the match function and the external match pins CT16B0_MAT[1:0] and CT16B1_MAT[1:0]."
            },
            "CTCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting."
            },
            "PWMC": {
              "offset": "0x74",
              "size": 32,
              "description": "PWM Control Register. The PWMCON enables PWM mode for the external match pins CT16B0_MAT[1:0] and CT16B1_MAT[1:0]."
            }
          }
        },
        "CT16B1": {
          "instances": [
            {
              "name": "CT16B1",
              "base": "0x40010000",
              "irq": 17
            }
          ],
          "registers": {}
        },
        "CT32B0": {
          "instances": [
            {
              "name": "CT32B0",
              "base": "0x40014000",
              "irq": 18
            }
          ],
          "registers": {
            "IR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending."
            },
            "TCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR."
            },
            "TC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Counter. The 32-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR."
            },
            "PR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC."
            },
            "PC": {
              "offset": "0x10",
              "size": 32,
              "description": "Prescale Counter. The 32-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface."
            },
            "MCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs."
            },
            "MR%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC."
            },
            "CCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place."
            },
            "CR%s": {
              "offset": "0x2C",
              "size": 32,
              "description": "Capture Register. CR is loaded with the value of TC when there is an event on the CAP input."
            },
            "EMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "External Match Register. The EMR controls the match function and the external match pins CT32Bn_MAT[3:0]."
            },
            "CTCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting."
            },
            "PWMC": {
              "offset": "0x74",
              "size": 32,
              "description": "PWM Control Register. The PWMCON enables PWM mode for the external match pins CT32Bn_MAT[3:0]."
            }
          }
        },
        "CT32B1": {
          "instances": [
            {
              "name": "CT32B1",
              "base": "0x40018000",
              "irq": 19
            }
          ],
          "registers": {}
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x4001C000",
              "irq": 24
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "A/D Control Register. Contains the clock divide value, enable bits for each sequence and the A/D power-down bit."
            },
            "SEQA_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "A/D Conversion Sequence-A control Register: Controls triggering and channel selection for conversion sequence-A. Also specifies interrupt mode for sequence-A."
            },
            "SEQB_CTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "A/D Conversion Sequence-B Control Register: Controls triggering and channel selection for conversion sequence-B. Also specifies interrupt mode for sequence-B."
            },
            "SEQA_GDAT": {
              "offset": "0x10",
              "size": 32,
              "description": "A/D Sequence-A Global Data Register. This register contains the result of the most recent A/D conversion performed under sequence-A"
            },
            "SEQB_GDAT": {
              "offset": "0x14",
              "size": 32,
              "description": "A/D Sequence-B Global Data Register. This register contains the result of the most recent A/D conversion performed under sequence-B"
            },
            "DAT[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0."
            },
            "THR0_LOW": {
              "offset": "0x50",
              "size": 32,
              "description": "A/D Low Compare Threshold Register 0 : Contains the lower threshold level for automatic threshold comparison for any channels linked to threshold pair 0."
            },
            "THR1_LOW": {
              "offset": "0x54",
              "size": 32,
              "description": "A/D Low Compare Threshold Register 1: Contains the lower threshold level for automatic threshold comparison for any channels linked to threshold pair 1."
            },
            "THR0_HIGH": {
              "offset": "0x58",
              "size": 32,
              "description": "A/D High Compare Threshold Register 0: Contains the upper threshold level for automatic threshold comparison for any channels linked to threshold pair 0."
            },
            "THR1_HIGH": {
              "offset": "0x5C",
              "size": 32,
              "description": "A/D High Compare Threshold Register 1: Contains the upper threshold level for automatic threshold comparison for any channels linked to threshold pair 1."
            },
            "CHAN_THRSEL": {
              "offset": "0x60",
              "size": 32,
              "description": "A/D Channel-Threshold Select Register. Specifies which set of threshold compare registers are to be used for each channel"
            },
            "INTEN": {
              "offset": "0x64",
              "size": 32,
              "description": "A/D Interrupt Enable Register. This register contains enable bits that enable the sequence-A, sequence-B, threshold compare and data overrun interrupts to be generated."
            },
            "FLAGS": {
              "offset": "0x68",
              "size": 32,
              "description": "A/D Flags Register. Contains the four interrupt request flags and the individual component overrun and threshold-compare flags. (The overrun bits replicate information stored in the result registers)."
            },
            "TRM": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC trim register."
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40024000",
              "irq": 25
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC control register"
            },
            "MATCH": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC match register"
            },
            "COUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC counter register"
            },
            "WAKE": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC high-resolution/wake-up timer control register"
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMATRIGMUX",
              "base": "0x40028000"
            },
            {
              "name": "DMA",
              "base": "0x50004000",
              "irq": 28
            }
          ],
          "registers": {
            "DMA_ITRIG_PINMUX[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Trigger input select register for DMA channel 0."
            }
          }
        },
        "PMU": {
          "instances": [
            {
              "name": "PMU",
              "base": "0x40038000"
            }
          ],
          "registers": {
            "PCON": {
              "offset": "0x00",
              "size": 32,
              "description": "Power control register"
            },
            "GPREG%s": {
              "offset": "0x04",
              "size": 32,
              "description": "General purpose register 0"
            },
            "GPREG4": {
              "offset": "0x14",
              "size": 32,
              "description": "Deep power down control register"
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASHCTRL",
              "base": "0x4003C000",
              "irq": 27
            }
          ],
          "registers": {
            "FLASHCFG": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash configuration register"
            },
            "FMSSTART": {
              "offset": "0x20",
              "size": 32,
              "description": "Signature start address register"
            },
            "FMSSTOP": {
              "offset": "0x24",
              "size": 32,
              "description": "Signature stop-address register"
            },
            "FMSW0": {
              "offset": "0x2C",
              "size": 32,
              "description": "Signature Word"
            }
          }
        },
        "SSP0": {
          "instances": [
            {
              "name": "SSP0",
              "base": "0x40040000",
              "irq": 20
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register 0. Selects the serial clock rate, bus type, and data size."
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register 1. Selects master/slave and other modes."
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO."
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status Register"
            },
            "CPSR": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Prescale Register"
            },
            "IMSC": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Mask Set and Clear Register"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "Raw Interrupt Status Register"
            },
            "MIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "SSPICR Interrupt Clear Register"
            }
          }
        },
        "IOCON": {
          "instances": [
            {
              "name": "IOCON",
              "base": "0x40044000"
            }
          ],
          "registers": {
            "PIO0_%s": {
              "offset": "0x18",
              "size": 32,
              "description": "I/O configuration for  port PIO0"
            },
            "PIO0_4": {
              "offset": "0x10",
              "size": 32,
              "description": "I/O configuration for open-drain pin PIO0_4"
            },
            "PIO0_5": {
              "offset": "0x14",
              "size": 32,
              "description": "I/O configuration for open-drain pin PIO0_5"
            },
            "PIO1_%s": {
              "offset": "0x60",
              "size": 32,
              "description": "I/O configuration for port PIO1"
            },
            "PIO2_%s": {
              "offset": "0xFC",
              "size": 32,
              "description": "I/O configuration for port PIO2"
            }
          }
        },
        "SYSCON": {
          "instances": [
            {
              "name": "SYSCON",
              "base": "0x40048000",
              "irq": 26
            }
          ],
          "registers": {
            "SYSMEMREMAP": {
              "offset": "0x00",
              "size": 32,
              "description": "System memory remap"
            },
            "PRESETCTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Peripheral reset control"
            },
            "SYSPLLCTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "System PLL control"
            },
            "SYSPLLSTAT": {
              "offset": "0x0C",
              "size": 32,
              "description": "System PLL status"
            },
            "RTCOSCCTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC oscillator 32 kHz output control"
            },
            "SYSOSCCTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "System oscillator control"
            },
            "WDTOSCCTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "Watchdog oscillator control"
            },
            "IRCCTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "IRC control"
            },
            "SYSRSTSTAT": {
              "offset": "0x30",
              "size": 32,
              "description": "System reset status register"
            },
            "SYSPLLCLKSEL": {
              "offset": "0x40",
              "size": 32,
              "description": "System PLL clock source select"
            },
            "SYSPLLCLKUEN": {
              "offset": "0x44",
              "size": 32,
              "description": "System PLL clock source update enable"
            },
            "MAINCLKSEL": {
              "offset": "0x70",
              "size": 32,
              "description": "Main clock source select"
            },
            "MAINCLKUEN": {
              "offset": "0x74",
              "size": 32,
              "description": "Main clock source update enable"
            },
            "SYSAHBCLKDIV": {
              "offset": "0x78",
              "size": 32,
              "description": "System clock divider"
            },
            "SYSAHBCLKCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "System clock control"
            },
            "SSP0CLKDIV": {
              "offset": "0x94",
              "size": 32,
              "description": "SSP0 clock divider"
            },
            "USART0CLKDIV": {
              "offset": "0x98",
              "size": 32,
              "description": "USART0 clock divider"
            },
            "SSP1CLKDIV": {
              "offset": "0x9C",
              "size": 32,
              "description": "SSP1 clock divider"
            },
            "FRGCLKDIV": {
              "offset": "0xA0",
              "size": 32,
              "description": "Clock divider for the common fractional baud rate generator of USART1, USART2, USART3, USART4"
            },
            "CLKOUTSEL": {
              "offset": "0xE0",
              "size": 32,
              "description": "CLKOUT clock source select"
            },
            "CLKOUTUEN": {
              "offset": "0xE4",
              "size": 32,
              "description": "CLKOUT clock source update enable"
            },
            "CLKOUTDIV": {
              "offset": "0xE8",
              "size": 32,
              "description": "CLKOUT clock divider"
            },
            "UARTFRGDIV": {
              "offset": "0xF0",
              "size": 32,
              "description": "USART fractional generator divider value"
            },
            "UARTFRGMULT": {
              "offset": "0xF4",
              "size": 32,
              "description": "USART fractional generator multiplier value"
            },
            "EXTTRACECMD": {
              "offset": "0xFC",
              "size": 32,
              "description": "External trace buffer command register"
            },
            "PIOPORCAP0": {
              "offset": "0x100",
              "size": 32,
              "description": "POR captured PIO status 0"
            },
            "PIOPORCAP1": {
              "offset": "0x104",
              "size": 32,
              "description": "POR captured PIO status 1"
            },
            "PIOPORCAP2": {
              "offset": "0x108",
              "size": 32,
              "description": "POR captured PIO status 1"
            },
            "IOCONCLKDIV6": {
              "offset": "0x134",
              "size": 32,
              "description": "Peripheral clock  to the IOCON block for programmable glitch filter"
            },
            "IOCONCLKDIV5": {
              "offset": "0x138",
              "size": 32,
              "description": "Peripheral clock  to the IOCON block for programmable glitch filter"
            },
            "IOCONCLKDIV4": {
              "offset": "0x13C",
              "size": 32,
              "description": "Peripheral clock  to the IOCON block for programmable glitch filter"
            },
            "IOCONCLKDIV3": {
              "offset": "0x140",
              "size": 32,
              "description": "Peripheral clock  to the IOCON block for programmable glitch filter"
            },
            "IOCONCLKDIV2": {
              "offset": "0x144",
              "size": 32,
              "description": "Peripheral clock  to the IOCON block for programmable glitch filter"
            },
            "IOCONCLKDIV1": {
              "offset": "0x148",
              "size": 32,
              "description": "Peripheral clock  to the IOCON block for programmable glitch filter"
            },
            "IOCONCLKDIV0": {
              "offset": "0x14C",
              "size": 32,
              "description": "Peripheral clock  to the IOCON block for programmable glitch filter"
            },
            "BODCTRL": {
              "offset": "0x150",
              "size": 32,
              "description": "Brown-Out Detect"
            },
            "SYSTCKCAL": {
              "offset": "0x154",
              "size": 32,
              "description": "System tick counter calibration"
            },
            "IRQLATENCY": {
              "offset": "0x170",
              "size": 32,
              "description": "IRQ delay. Allows trade-off between interrupt latency and determinism."
            },
            "NMISRC": {
              "offset": "0x174",
              "size": 32,
              "description": "NMI Source Control"
            },
            "PINTSEL%s": {
              "offset": "0x178",
              "size": 32,
              "description": "GPIO Pin Interrupt Select register 0"
            },
            "STARTERP0": {
              "offset": "0x204",
              "size": 32,
              "description": "Start logic 0 interrupt wake-up enable register 0"
            },
            "STARTERP1": {
              "offset": "0x214",
              "size": 32,
              "description": "Start logic 1 interrupt wake-up enable register 1"
            },
            "PDSLEEPCFG": {
              "offset": "0x230",
              "size": 32,
              "description": "Power-down states in deep-sleep mode"
            },
            "PDAWAKECFG": {
              "offset": "0x234",
              "size": 32,
              "description": "Power-down states for wake-up from deep-sleep"
            },
            "PDRUNCFG": {
              "offset": "0x238",
              "size": 32,
              "description": "Power configuration register"
            },
            "DEVICE_ID": {
              "offset": "0x3F4",
              "size": 32,
              "description": "Device ID"
            }
          }
        },
        "SSP1": {
          "instances": [
            {
              "name": "SSP1",
              "base": "0x40058000",
              "irq": 14
            }
          ],
          "registers": {}
        },
        "GINT0": {
          "instances": [
            {
              "name": "GINT0",
              "base": "0x4005C000",
              "irq": 8
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO grouped interrupt control register"
            },
            "PORT_POL[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO grouped interrupt port 0 polarity register"
            },
            "PORT_ENA[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "GPIO grouped interrupt port  enable register"
            }
          }
        },
        "GINT1": {
          "instances": [
            {
              "name": "GINT1",
              "base": "0x40060000",
              "irq": 9
            }
          ],
          "registers": {}
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x50000000"
            }
          ],
          "registers": {
            "MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC mode register"
            },
            "SEED": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC seed register"
            },
            "SUM": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC checksum register"
            },
            "WR_DATA": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC data register"
            }
          }
        },
        "SCT0": {
          "instances": [
            {
              "name": "SCT0",
              "base": "0x5000C000",
              "irq": 13
            }
          ],
          "registers": {
            "CONFIG": {
              "offset": "0x00",
              "size": 32,
              "description": "SCT configuration register"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "SCT control register"
            },
            "LIMIT": {
              "offset": "0x08",
              "size": 32,
              "description": "SCT limit register"
            },
            "HALT": {
              "offset": "0x0C",
              "size": 32,
              "description": "SCT halt condition register"
            },
            "STOP": {
              "offset": "0x10",
              "size": 32,
              "description": "SCT stop condition register"
            },
            "START": {
              "offset": "0x14",
              "size": 32,
              "description": "SCT start condition register"
            },
            "COUNT": {
              "offset": "0x40",
              "size": 32,
              "description": "SCT counter register"
            },
            "STATE": {
              "offset": "0x44",
              "size": 32,
              "description": "SCT state register"
            },
            "INPUT": {
              "offset": "0x48",
              "size": 32,
              "description": "SCT input register"
            },
            "REGMODE": {
              "offset": "0x4C",
              "size": 32,
              "description": "SCT match/capture registers mode register"
            },
            "OUTPUT": {
              "offset": "0x50",
              "size": 32,
              "description": "SCT output register"
            },
            "OUTPUTDIRCTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "SCT output counter direction control register"
            },
            "RES": {
              "offset": "0x58",
              "size": 32,
              "description": "SCT conflict resolution register"
            },
            "DMAREQ0": {
              "offset": "0x5C",
              "size": 32,
              "description": "SCT DMA request 0 register"
            },
            "DMAREQ1": {
              "offset": "0x60",
              "size": 32,
              "description": "SCT DMA request 1 register"
            },
            "EVEN": {
              "offset": "0xF0",
              "size": 32,
              "description": "SCT event enable register"
            },
            "EVFLAG": {
              "offset": "0xF4",
              "size": 32,
              "description": "SCT event flag register"
            },
            "CONEN": {
              "offset": "0xF8",
              "size": 32,
              "description": "SCT conflict enable register"
            },
            "CONFLAG": {
              "offset": "0xFC",
              "size": 32,
              "description": "SCT conflict flag register"
            },
            "MATCH%s": {
              "offset": "0x100",
              "size": 32,
              "description": "SCT match value register of match channels 0 to 4; REGMOD0 to REGMODE4 = 0"
            },
            "CAP%s": {
              "offset": "0x100",
              "size": 32,
              "description": "SCT capture register of capture channel 0 to 4; REGMOD0 to REGMODE4 = 1"
            },
            "MATCHREL%s": {
              "offset": "0x200",
              "size": 32,
              "description": "SCT match reload value register 0 to 4; REGMOD0 = 0 to REGMODE4 = 0"
            },
            "CAPCTRL%s": {
              "offset": "0x200",
              "size": 32,
              "description": "SCT capture control register 0 to 4; REGMOD0 = 1 to REGMODE4 = 1"
            },
            "EV%s_STATE": {
              "offset": "0x300",
              "size": 32,
              "description": "SCT event state register 0"
            },
            "EV%s_CTRL": {
              "offset": "0x304",
              "size": 32,
              "description": "SCT event control register 0"
            },
            "OUT%s_SET": {
              "offset": "0x500",
              "size": 32,
              "description": "SCT output 0 set register"
            },
            "OUT%s_CLR": {
              "offset": "0x504",
              "size": 32,
              "description": "SCT output 0 clear register"
            }
          }
        },
        "SCT1": {
          "instances": [
            {
              "name": "SCT1",
              "base": "0x5000E000"
            }
          ],
          "registers": {}
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO_PORT",
              "base": "0xA0000000"
            }
          ],
          "registers": {
            "B[%s]": {
              "offset": "0x00",
              "size": 8,
              "description": "Byte pin registers"
            },
            "W[%s]": {
              "offset": "0x1000",
              "size": 32,
              "description": "Word pin registers"
            },
            "DIR[%s]": {
              "offset": "0x2000",
              "size": 32,
              "description": "Port Direction registers"
            },
            "MASK[%s]": {
              "offset": "0x2080",
              "size": 32,
              "description": "Port Mask register"
            },
            "PIN[%s]": {
              "offset": "0x2100",
              "size": 32,
              "description": "Port pin register"
            },
            "MPIN[%s]": {
              "offset": "0x2180",
              "size": 32,
              "description": "Masked port register"
            },
            "SET[%s]": {
              "offset": "0x2200",
              "size": 32,
              "description": "Write: Set port  register Read: port output bits"
            },
            "CLR[%s]": {
              "offset": "0x2280",
              "size": 32,
              "description": "Clear port"
            },
            "NOT[%s]": {
              "offset": "0x2300",
              "size": 32,
              "description": "Toggle port"
            }
          }
        },
        "PINT": {
          "instances": [
            {
              "name": "PINT",
              "base": "0xA0004000",
              "irq": 0
            }
          ],
          "registers": {
            "ISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Interrupt Mode register"
            },
            "IENR": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin interrupt level or rising edge  interrupt enable register"
            },
            "SIENR": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin interrupt level or rising edge  interrupt set register"
            },
            "CIENR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin interrupt level (rising edge interrupt) clear register"
            },
            "IENF": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin interrupt active level or falling edge  interrupt enable register"
            },
            "SIENF": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin interrupt active level or falling edge  interrupt set register"
            },
            "CIENF": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin interrupt active level or falling edge  interrupt clear register"
            },
            "RISE": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin interrupt rising edge register"
            },
            "FALL": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin interrupt falling edge register"
            },
            "IST": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin interrupt status register"
            },
            "PMCTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "Pattern match interrupt control register"
            },
            "PMSRC": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pattern match interrupt bit-slice source register"
            },
            "PMCFG": {
              "offset": "0x30",
              "size": 32,
              "description": "Pattern match interrupt bit slice configuration register"
            }
          }
        }
      },
      "interrupts": {
        "count": 45,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "PIN_INT0_IRQHandler"
          },
          {
            "number": 17,
            "name": "PIN_INT1_IRQHandler"
          },
          {
            "number": 18,
            "name": "PIN_INT2_IRQHandler"
          },
          {
            "number": 19,
            "name": "PIN_INT3_IRQHandler"
          },
          {
            "number": 20,
            "name": "PIN_INT4_IRQHandler"
          },
          {
            "number": 21,
            "name": "PIN_INT5_IRQHandler"
          },
          {
            "number": 22,
            "name": "PIN_INT6_IRQHandler"
          },
          {
            "number": 23,
            "name": "PIN_INT7_IRQHandler"
          },
          {
            "number": 24,
            "name": "GINT0_IRQHandler"
          },
          {
            "number": 25,
            "name": "GINT1_IRQHandler"
          },
          {
            "number": 26,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 27,
            "name": "USART1_4_IRQHandler"
          },
          {
            "number": 28,
            "name": "USART2_3_IRQHandler"
          },
          {
            "number": 29,
            "name": "SCT0_1_IRQHandler"
          },
          {
            "number": 30,
            "name": "SSP1_IRQHandler"
          },
          {
            "number": 31,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 32,
            "name": "CT16B0_IRQHandler"
          },
          {
            "number": 33,
            "name": "CT16B1_IRQHandler"
          },
          {
            "number": 34,
            "name": "CT32B0_IRQHandler"
          },
          {
            "number": 35,
            "name": "CT32B1_IRQHandler"
          },
          {
            "number": 36,
            "name": "SSP0_IRQHandler"
          },
          {
            "number": 37,
            "name": "USART_IRQHandler"
          },
          {
            "number": 40,
            "name": "ADC_A_IRQHandler"
          },
          {
            "number": 41,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 42,
            "name": "BOD_WDT_IRQHandler"
          },
          {
            "number": 43,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 44,
            "name": "DMA_IRQHandler"
          }
        ]
      }
    }
  }
}