{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 02 15:29:26 2016 " "Info: Processing started: Tue Feb 02 15:29:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder_top -c adder_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder_top -c adder_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "y\[5\] s\[7\] 11.331 ns Longest " "Info: Longest tpd from source pin \"y\[5\]\" to destination pin \"s\[7\]\" is 11.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[5\] 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'y\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } } { "adder_top.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder_top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.896 ns) 0.896 ns y\[5\]~input 2 COMB IOIBUF_X0_Y13_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.896 ns) = 0.896 ns; Loc. = IOIBUF_X0_Y13_N15; Fanout = 3; COMB Node = 'y\[5\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { y[5] y[5]~input } "NODE_NAME" } } { "adder_top.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder_top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.642 ns) + CELL(0.373 ns) 4.911 ns adder:U_ADDER\|cla4:U_CLA4_2\|cgen2:U_CGEN2\|Ci1~0 3 COMB LCCOMB_X9_Y23_N28 1 " "Info: 3: + IC(3.642 ns) + CELL(0.373 ns) = 4.911 ns; Loc. = LCCOMB_X9_Y23_N28; Fanout = 1; COMB Node = 'adder:U_ADDER\|cla4:U_CLA4_2\|cgen2:U_CGEN2\|Ci1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { y[5]~input adder:U_ADDER|cla4:U_CLA4_2|cgen2:U_CGEN2|Ci1~0 } "NODE_NAME" } } { "cgen2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/cgen2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.243 ns) 6.250 ns adder:U_ADDER\|cla4:U_CLA4_2\|cgen2:U_CGEN2\|Ci1~1 4 COMB LCCOMB_X4_Y13_N4 3 " "Info: 4: + IC(1.096 ns) + CELL(0.243 ns) = 6.250 ns; Loc. = LCCOMB_X4_Y13_N4; Fanout = 3; COMB Node = 'adder:U_ADDER\|cla4:U_CLA4_2\|cgen2:U_CGEN2\|Ci1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { adder:U_ADDER|cla4:U_CLA4_2|cgen2:U_CGEN2|Ci1~0 adder:U_ADDER|cla4:U_CLA4_2|cgen2:U_CGEN2|Ci1~1 } "NODE_NAME" } } { "cgen2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/cgen2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.130 ns) 7.741 ns adder:U_ADDER\|cla4:U_CLA4_2\|cla2:U_CLA2_2\|carry\[1\]~0 5 COMB LCCOMB_X9_Y23_N0 1 " "Info: 5: + IC(1.361 ns) + CELL(0.130 ns) = 7.741 ns; Loc. = LCCOMB_X9_Y23_N0; Fanout = 1; COMB Node = 'adder:U_ADDER\|cla4:U_CLA4_2\|cla2:U_CLA2_2\|carry\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { adder:U_ADDER|cla4:U_CLA4_2|cgen2:U_CGEN2|Ci1~1 adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_2|carry[1]~0 } "NODE_NAME" } } { "cla2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/cla2.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.130 ns) 8.070 ns adder:U_ADDER\|cla4:U_CLA4_2\|cla2:U_CLA2_2\|s\[1\] 6 COMB LCCOMB_X9_Y23_N2 1 " "Info: 6: + IC(0.199 ns) + CELL(0.130 ns) = 8.070 ns; Loc. = LCCOMB_X9_Y23_N2; Fanout = 1; COMB Node = 'adder:U_ADDER\|cla4:U_CLA4_2\|cla2:U_CLA2_2\|s\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.329 ns" { adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_2|carry[1]~0 adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_2|s[1] } "NODE_NAME" } } { "cla2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/cla2.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(2.226 ns) 11.331 ns s\[7\]~output 7 COMB IOOBUF_X0_Y22_N23 1 " "Info: 7: + IC(1.035 ns) + CELL(2.226 ns) = 11.331 ns; Loc. = IOOBUF_X0_Y22_N23; Fanout = 1; COMB Node = 's\[7\]~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.261 ns" { adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_2|s[1] s[7]~output } "NODE_NAME" } } { "adder_top.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 11.331 ns s\[7\] 8 PIN PIN_K7 0 " "Info: 8: + IC(0.000 ns) + CELL(0.000 ns) = 11.331 ns; Loc. = PIN_K7; Fanout = 0; PIN Node = 's\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { s[7]~output s[7] } "NODE_NAME" } } { "adder_top.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.998 ns ( 35.28 % ) " "Info: Total cell delay = 3.998 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.333 ns ( 64.72 % ) " "Info: Total interconnect delay = 7.333 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.331 ns" { y[5] y[5]~input adder:U_ADDER|cla4:U_CLA4_2|cgen2:U_CGEN2|Ci1~0 adder:U_ADDER|cla4:U_CLA4_2|cgen2:U_CGEN2|Ci1~1 adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_2|carry[1]~0 adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_2|s[1] s[7]~output s[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.331 ns" { y[5] {} y[5]~input {} adder:U_ADDER|cla4:U_CLA4_2|cgen2:U_CGEN2|Ci1~0 {} adder:U_ADDER|cla4:U_CLA4_2|cgen2:U_CGEN2|Ci1~1 {} adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_2|carry[1]~0 {} adder:U_ADDER|cla4:U_CLA4_2|cla2:U_CLA2_2|s[1] {} s[7]~output {} s[7] {} } { 0.000ns 0.000ns 3.642ns 1.096ns 1.361ns 0.199ns 1.035ns 0.000ns } { 0.000ns 0.896ns 0.373ns 0.243ns 0.130ns 0.130ns 2.226ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 02 15:29:27 2016 " "Info: Processing ended: Tue Feb 02 15:29:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
