

================================================================
== Vivado HLS Report for 'err_count'
================================================================
* Date:           Sat Jun 20 06:40:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        err_count
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     2.540|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  961|  961|  961|  961|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  960|  960|         2|          -|          -|   480|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %observed_output_V_data_V), !map !57"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %observed_output_V_keep_V), !map !63"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %observed_output_V_user_V), !map !67"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %observed_output_V_last_V), !map !71"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %error_count), !map !75"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iteration_count), !map !79"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @err_count_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iteration_count, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [err_count/err_count.cpp:13]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %error_count, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [err_count/err_count.cpp:14]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [err_count/err_count.cpp:15]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %observed_output_V_data_V, i16* %observed_output_V_keep_V, i7* %observed_output_V_user_V, i1* %observed_output_V_last_V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [err_count/err_count.cpp:16]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "br label %1" [err_count/err_count.cpp:23]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %0 ], [ %i_V, %._crit_edge ]"   --->   Operation 16 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%icmp_ln887 = icmp eq i9 %t_V, -32" [err_count/err_count.cpp:23]   --->   Operation 17 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.77ns)   --->   "%i_V = add i9 %t_V, 1" [err_count/err_count.cpp:23]   --->   Operation 19 'add' 'i_V' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %4, label %2" [err_count/err_count.cpp:23]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %t_V to i64" [err_count/err_count.cpp:25]   --->   Operation 21 'zext' 'zext_ln544' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%expOutput_V_addr = getelementptr [480 x i128]* @expOutput_V, i64 0, i64 %zext_ln544" [err_count/err_count.cpp:25]   --->   Operation 22 'getelementptr' 'expOutput_V_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.23ns)   --->   "%exp_out_V = load i128* %expOutput_V_addr, align 16" [err_count/err_count.cpp:25]   --->   Operation 23 'load' 'exp_out_V' <Predicate = (!icmp_ln887)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 128> <Depth = 480> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%temp_count_load = load i32* @temp_count, align 4" [err_count/err_count.cpp:31]   --->   Operation 24 'load' 'temp_count_load' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %error_count, i32 %temp_count_load)" [err_count/err_count.cpp:31]   --->   Operation 25 'write' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [err_count/err_count.cpp:32]   --->   Operation 26 'ret' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.54>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_2 = call { i128, i16, i7, i1 } @_ssdm_op_Read.axis.volatile.i128P.i16P.i7P.i1P(i128* %observed_output_V_data_V, i16* %observed_output_V_keep_V, i7* %observed_output_V_user_V, i1* %observed_output_V_last_V)" [err_count/err_count.cpp:24]   --->   Operation 27 'read' 'empty_2' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln883)   --->   "%tmp_data_V = extractvalue { i128, i16, i7, i1 } %empty_2, 0" [err_count/err_count.cpp:24]   --->   Operation 28 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (1.23ns)   --->   "%exp_out_V = load i128* %expOutput_V_addr, align 16" [err_count/err_count.cpp:25]   --->   Operation 29 'load' 'exp_out_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 128> <Depth = 480> <ROM>
ST_3 : Operation 30 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln883 = icmp eq i128 %exp_out_V, %tmp_data_V" [err_count/err_count.cpp:26]   --->   Operation 30 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %._crit_edge, label %3" [err_count/err_count.cpp:26]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%temp_count_load_1 = load i32* @temp_count, align 4" [err_count/err_count.cpp:27]   --->   Operation 32 'load' 'temp_count_load_1' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.01ns)   --->   "%add_ln27 = add nsw i32 %temp_count_load_1, 1" [err_count/err_count.cpp:27]   --->   Operation 33 'add' 'add_ln27' <Predicate = (!icmp_ln883)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %add_ln27, i32* @temp_count, align 4" [err_count/err_count.cpp:27]   --->   Operation 34 'store' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge" [err_count/err_count.cpp:28]   --->   Operation 35 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i9 %t_V to i32" [err_count/err_count.cpp:29]   --->   Operation 36 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %iteration_count, i32 %zext_ln29)" [err_count/err_count.cpp:29]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [err_count/err_count.cpp:23]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.4ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', err_count/err_count.cpp:23) [22]  (0.656 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', err_count/err_count.cpp:23) [22]  (0 ns)
	'getelementptr' operation ('expOutput_V_addr', err_count/err_count.cpp:25) [31]  (0 ns)
	'load' operation ('exp_out.V', err_count/err_count.cpp:25) on array 'expOutput_V' [32]  (1.24 ns)

 <State 3>: 2.54ns
The critical path consists of the following:
	'load' operation ('exp_out.V', err_count/err_count.cpp:25) on array 'expOutput_V' [32]  (1.24 ns)
	'icmp' operation ('icmp_ln883', err_count/err_count.cpp:26) [33]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
