# Reading E:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do skeleton_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:43 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 19:02:43 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:43 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 19:02:43 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/skeleton.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:43 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/skeleton.v 
# -- Compiling module skeleton
# 
# Top level modules:
# 	skeleton
# End time: 19:02:43 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:43 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 19:02:43 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/decoder_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:43 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/decoder_op.v 
# -- Compiling module decoder_op
# 
# Top level modules:
# 	decoder_op
# End time: 19:02:43 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:02:44 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/clock_divider_by4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/clock_divider_by4.v 
# -- Compiling module clock_divider_by4
# 
# Top level modules:
# 	clock_divider_by4
# End time: 19:02:44 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:02:44 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/reg_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/reg_32.v 
# -- Compiling module reg_32
# 
# Top level modules:
# 	reg_32
# End time: 19:02:44 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/dffe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/dffe.v 
# -- Compiling module dffe_r
# 
# Top level modules:
# 	dffe_r
# End time: 19:02:44 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/dec5to32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/dec5to32.v 
# -- Compiling module dec5to32
# 
# Top level modules:
# 	dec5to32
# End time: 19:02:44 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4 {E:/intelFPGA_lite/17.0/ECE550/Cp4/skeleton_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Nov 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelFPGA_lite/17.0/ECE550/Cp4" E:/intelFPGA_lite/17.0/ECE550/Cp4/skeleton_tb.v 
# -- Compiling module skeleton_tb
# 
# Top level modules:
# 	skeleton_tb
# End time: 19:02:44 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  skeleton_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" skeleton_tb 
# Start time: 19:02:44 on Nov 28,2022
# Loading work.skeleton_tb
# Loading work.skeleton
# Loading work.clock_divider_by4
# Loading work.imem
# Loading altera_mf_ver.altsyncram
# Loading work.dmem
# Loading work.regfile
# Loading work.dec5to32
# Loading work.processor
# Loading work.decoder_op
# Loading work.alu
# Loading work.reg_32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.dffe_r
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# ** Note: $stop    : E:/intelFPGA_lite/17.0/ECE550/Cp4/skeleton_tb.v(34)
#    Time: 100030 ns  Iteration: 0  Instance: /skeleton_tb
# Break in Module skeleton_tb at E:/intelFPGA_lite/17.0/ECE550/Cp4/skeleton_tb.v line 34
# End time: 19:04:34 on Nov 28,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
