#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Feb 21 07:43:06 2023
# Process ID: 26812
# Current directory: C:/Users/austi/CPE 233/reg_file
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36284 C:\Users\austi\CPE 233\reg_file\reg_file.xpr
# Log file: C:/Users/austi/CPE 233/reg_file/vivado.log
# Journal file: C:/Users/austi/CPE 233/reg_file\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/austi/CPE 233/reg_file/reg_file.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.949 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/austi/CPE -notrace
couldn't read file "C:/Users/austi/CPE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 22 21:44:17 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'rf_rs1' is driven by invalid combination of procedural drivers [C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv:30]
WARNING: [VRFC 10-2921] 'rf_rs1' driven by this always_comb block should not be driven by any other process [C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.949 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/reg_file/reg_file.runs/synth_1

launch_runs synth_1 -jobs 10
[Wed Feb 22 22:27:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/reg_file/reg_file.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/austi/CPE -notrace
couldn't read file "C:/Users/austi/CPE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 24 11:28:47 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1092.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1092.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
"xelab -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 128acdc763f34070a3b6ae9751a7e4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/reg_file/reg_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 16:32:04 2023...
v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [VRFC 10-2458] undeclared symbol IN, assumed default net type wire [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'IOBUS_IN' [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'csr_WE' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:78]
ERROR: [VRFC 10-3423] illegal output port connection to 'csr_WE' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:78]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'csr_WE' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:78]
ERROR: [VRFC 10-3423] illegal output port connection to 'csr_WE' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:78]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
ERROR: [VRFC 10-2934] 'csr_WE' is already declared [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:30]
WARNING: [VRFC 10-3703] second declaration of 'csr_WE' ignored [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:30]
ERROR: [VRFC 10-2865] module 'OTTER_MCU' ignored due to previous errors [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
ERROR: [VRFC 10-2934] 'csr_WE' is already declared [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:30]
WARNING: [VRFC 10-3703] second declaration of 'csr_WE' ignored [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:30]
ERROR: [VRFC 10-2865] module 'OTTER_MCU' ignored due to previous errors [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mret_exec' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:78]
ERROR: [VRFC 10-3423] illegal output port connection to 'mret_exec' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:78]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/austi/CPE -notrace
couldn't read file "C:/Users/austi/CPE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 22 20:10:08 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal hex digit '' found in data of file "otter_memory.mem"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal hex digit '' found in data of file "otter_memory.mem"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.035 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}}
set_property xsim.view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal hex digit '' found in data of file "otter_memory.mem"
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal hex digit '' found in data of file "otter_memory.mem"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.035 ; gain = 0.000
WARNING: [Wavedata 42-489] Can't add object "/OTTER_MCU_TB/UUT/mem/memory" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal hex digit '' found in data of file "otter_memory.mem"
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 2
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 3
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 4
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 5
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.035 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 2
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 3
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 4
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 5
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 2
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 3
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 4
WARNING: Data truncated while reading Datafile: otter_memory.mem, while loading at index: 5
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal hex digit '' found in data of file "otter_memory.mem"
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.035 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.035 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.035 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.035 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.035 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.035 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2692.469 ; gain = 9.266
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2692.469 ; gain = 9.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2711.547 ; gain = 16.961
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2711.547 ; gain = 16.961
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2725.965 ; gain = 12.953
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2725.965 ; gain = 12.953
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.812 ; gain = 9.270
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2741.812 ; gain = 9.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2760.969 ; gain = 12.352
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2760.969 ; gain = 12.352
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2776.762 ; gain = 12.418
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2776.762 ; gain = 12.418
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2793.195 ; gain = 12.859
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2793.195 ; gain = 12.859
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.348 ; gain = 13.660
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.348 ; gain = 13.660
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2827.680 ; gain = 7.559
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2827.680 ; gain = 7.559
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/CU_FSM.runs/synth_1

launch_runs synth_1 -jobs 10
[Wed Feb 22 23:06:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Feb 22 23:06:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/austi/CPE -notrace
couldn't read file "C:/Users/austi/CPE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 24 11:46:01 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2869.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2877.402 ; gain = 8.090
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2877.402 ; gain = 8.090
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2891.902 ; gain = 12.883
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.902 ; gain = 12.883
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/CU_FSM.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Feb 24 11:53:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/CU_FSM.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Feb 24 11:54:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/CU_FSM.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Feb 24 11:56:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Feb 24 11:56:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2911.871 ; gain = 9.543
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2911.871 ; gain = 9.543
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/CU_FSM.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Feb 24 12:06:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/synth_1/runme.log
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2926.934 ; gain = 9.098
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2926.934 ; gain = 9.098
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/CU_FSM.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Feb 24 12:29:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/CU_FSM.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Feb 24 12:31:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/synth_1/runme.log
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2945.125 ; gain = 9.016
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2945.125 ; gain = 9.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2961.754 ; gain = 11.414
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2961.754 ; gain = 11.414
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2977.523 ; gain = 6.070
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2977.523 ; gain = 6.070
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.227 ; gain = 11.520
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2993.227 ; gain = 11.520
save_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3009.020 ; gain = 8.613
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3009.020 ; gain = 8.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3032.027 ; gain = 13.594
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3032.027 ; gain = 13.594
create_project OTTER_WRAPPER {C:/Users/austi/CPE 233} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3052.055 ; gain = 15.699
add_files -norecurse {{C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv} {C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv} {C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv} {C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv} {C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv} {C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv} {C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv} {C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_compile_order -fileset sim_1
add_files -norecurse {{C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv} {C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv} {C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv} {C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/austi/Downloads/otter_memory_v1_07.sv {C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv} {C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\mux_two.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\rf_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\HW2TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\top_pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\IMMED_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_cond_gen\Branch_cond_gen.srcs\sources_1\new\BRANCH_COND_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\2_bit_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\alu_muxA.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\OTTER_MCU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_DCDR.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sources_1\new\reg_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sim_1\new\OTTER_MCU_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\CU_FSM.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\ALU_IMMED_GEN\ALU_IMMED_GEN.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\Branch_addr_gen\Branch_addr_gen.srcs\sources_1\new\BRANCH_ADDR_GEN.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\CU_FSM.srcs\sources_1\new\MUX.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\reg_file\reg_file.srcs\sim_1\new\reg_file_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\Downloads\otter_memory_v1_07.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\austi\CPE 233\HW2_PC_MUX\HW2_PC_MUX.srcs\sim_1\new\MUX.sv:]
update_compile_order -fileset sources_1
update_files -from_files {{C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv}} -to_files {{C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv' with file 'C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv'.
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project OTTERWRAPPER {C:/Users/austi/CPE 233} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files -norecurse {{C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv} C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv} {C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv} {C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv} {C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv} {C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv} C:/Users/austi/Downloads/otter_memory_v1_07.sv {C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv} {C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv} {C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv} {C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv}}
WARNING: [filemgmt 56-12] File 'C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv' cannot be added to the project because it already exists in the project, skipping this file
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 16:31:55 2023...
