# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 00:02:34  February 09, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		HelloWorld_from_NIOS_II_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY HelloWorld_from_NIOS_II
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:02:34  FEBRUARY 09, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name QSYS_FILE JSJCCA_QSYS.qsys
set_global_assignment -name SOURCE_FILE JSJCCA_QSYS.cmp
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_timer.v
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_demux.sv
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_test_bench.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_oci_test_bench.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_led_yellow.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_key.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_irq_mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE JSJCCA_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VHDL_FILE JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd
set_global_assignment -name VHDL_FILE JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd
set_global_assignment -name VHDL_FILE JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd
set_global_assignment -name VHDL_FILE JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd
set_global_assignment -name VHDL_FILE JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd
set_global_assignment -name VHDL_FILE JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd
set_global_assignment -name VHDL_FILE JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd
set_global_assignment -name VHDL_FILE JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd
set_global_assignment -name VHDL_FILE JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd
set_global_assignment -name VHDL_FILE HelloWorld_from_NIOS_II.vhd
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"