WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2739879 heartbeat IPC: 3.65 cumulative IPC: 3.65 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5469408 heartbeat IPC: 3.664 cumulative IPC: 3.657 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6838074 cumulative IPC: 3.656 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6838074 cumulative IPC: 3.656 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 15436682 heartbeat IPC: 1.003 cumulative IPC: 0.5815 (Simulation time: 00 hr 01 min 37 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_76.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 33112970 heartbeat IPC: 0.5657 cumulative IPC: 0.5709 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 50659674 heartbeat IPC: 0.5699 cumulative IPC: 0.5705 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 68034727 heartbeat IPC: 0.5755 cumulative IPC: 0.5719 (Simulation time: 00 hr 05 min 28 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_76.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 85722717 heartbeat IPC: 0.5654 cumulative IPC: 0.5705 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 103357072 heartbeat IPC: 0.5671 cumulative IPC: 0.5698 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 120746618 heartbeat IPC: 0.5751 cumulative IPC: 0.5706 (Simulation time: 00 hr 09 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_76.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 138394675 heartbeat IPC: 0.5666 cumulative IPC: 0.5701 (Simulation time: 00 hr 10 min 37 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 156109262 heartbeat IPC: 0.5645 cumulative IPC: 0.5694 (Simulation time: 00 hr 11 min 55 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 173610907 heartbeat IPC: 0.5714 cumulative IPC: 0.5696 (Simulation time: 00 hr 13 min 12 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 175525600 cumulative IPC: 0.5697 (Simulation time: 00 hr 13 min 51 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 175525600 cumulative IPC: 0.5697 (Simulation time: 00 hr 13 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_76.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5697 instructions: 100000002 cycles: 175525600
CPU 0 Branch Prediction Accuracy: 91.67% MPKI: 12.74 Average ROB Occupancy at Mispredict: 31.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0001
BRANCH_INDIRECT: 8.34
BRANCH_CONDITIONAL: 3.77
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0.631
BRANCH_RETURN: 0.00036

L1D TOTAL        ACCESS:   34559352 HIT:   22721161 MISS:   11838191
L1D LOAD         ACCESS:   17434919 HIT:   13466195 MISS:    3968724
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   17080683 HIT:    9240791 MISS:    7839892
L1D TRANSLATION  ACCESS:      43750 HIT:      14175 MISS:      29575
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 98.58 cycles
L1I TOTAL        ACCESS:   11590113 HIT:    7545014 MISS:    4045099
L1I LOAD         ACCESS:   11590113 HIT:    7545014 MISS:    4045099
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.11 cycles
L2C TOTAL        ACCESS:    8674615 HIT:    4957539 MISS:    3717076
L2C LOAD         ACCESS:    4622446 HIT:    2983475 MISS:    1638971
L2C RFO          ACCESS:    1851052 HIT:     113549 MISS:    1737503
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    2171645 HIT:    1850917 MISS:     320728
L2C TRANSLATION  ACCESS:      29472 HIT:       9598 MISS:      19874
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 319.4 cycles
LLC TOTAL        ACCESS:    5406575 HIT:    2380195 MISS:    3026380
LLC LOAD         ACCESS:    1638970 HIT:     862835 MISS:     776135
LLC RFO          ACCESS:    1737503 HIT:     442777 MISS:    1294726
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    2010228 HIT:    1072296 MISS:     937932
LLC TRANSLATION  ACCESS:      19874 HIT:       2287 MISS:      17587
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 369.1 cycles
cpu0_DTLB TOTAL        ACCESS:   25601375 HIT:   24197288 MISS:    1404087
cpu0_DTLB LOAD         ACCESS:   25601375 HIT:   24197288 MISS:    1404087
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.928 cycles
cpu0_ITLB TOTAL        ACCESS:   10062075 HIT:    8033336 MISS:    2028739
cpu0_ITLB LOAD         ACCESS:   10062075 HIT:    8033336 MISS:    2028739
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.808 cycles
cpu0_STLB TOTAL        ACCESS:    1465205 HIT:    1426154 MISS:      39051
cpu0_STLB LOAD         ACCESS:    1465205 HIT:    1426154 MISS:      39051
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 230.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1003410
  ROW_BUFFER_MISS:    1084688
 AVG DBUS CONGESTED CYCLE: 3.975
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      70168
  FULL:    1288253
