/*
 * CAUTION: This file is automatically generated by Xilinx.
 * Version:  
 * Today is: Wed Jul 12 15:43:09 2017
*/


/ {
	amba_pl: amba_pl {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges ;
		my_gpio_int_0: my_gpio_int@43c00000 {
			compatible = "xlnx,my-gpio-int-1.0";
			interrupt-parent = <&intc>;
			interrupts = <0 31 4>;
			reg = <0x43c00000 0x10000>;
			xlnx,s00-axi-addr-width = <0x5>;
			xlnx,s00-axi-data-width = <0x20>;
		};
		my_gpio_int_1: my_gpio_int@43c10000 {
			compatible = "xlnx,my-gpio-int-1.0";
			interrupt-parent = <&intc>;
			interrupts = <0 29 4>;
			reg = <0x43c10000 0x10000>;
			xlnx,s00-axi-addr-width = <0x5>;
			xlnx,s00-axi-data-width = <0x20>;
		};
		my_gpio_int_2: my_gpio_int@43c20000 {
			compatible = "xlnx,my-gpio-int-1.0";
			interrupt-parent = <&intc>;
			interrupts = <0 30 4>;
			reg = <0x43c20000 0x10000>;
			xlnx,s00-axi-addr-width = <0x5>;
			xlnx,s00-axi-data-width = <0x20>;
		};
	};
};
