// Seed: 587756827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  assign module_1._id_2 = 0;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_2 = 32'd51
) (
    input  tri   id_0,
    output wire  _id_1,
    output uwire _id_2
    , id_5,
    input  uwire id_3
);
  logic [id_2 : id_1] id_6[1 : id_1];
  wire id_7;
  assign id_5 = id_5;
  assign id_7 = id_5;
  assign id_6 = 1;
  assign id_7 = id_6;
  wire id_8;
  logic [1 : id_1] id_9 = id_5;
  wire id_10 = id_7;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10,
      id_8,
      id_6,
      id_7,
      id_8,
      id_5,
      id_5,
      id_5,
      id_9,
      id_7,
      id_5,
      id_5,
      id_7,
      id_5,
      id_9,
      id_5,
      id_8,
      id_6,
      id_5,
      id_10
  );
  logic [1 'b0 : -1 'b0] id_11;
endmodule
