
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033131                       # Number of seconds simulated
sim_ticks                                 33130607466                       # Number of ticks simulated
final_tick                               604633530585                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 119500                       # Simulator instruction rate (inst/s)
host_op_rate                                   155743                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1738344                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895312                       # Number of bytes of host memory used
host_seconds                                 19058.71                       # Real time elapsed on the host
sim_insts                                  2277525353                       # Number of instructions simulated
sim_ops                                    2968253143                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1847424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1120640                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2971776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1035520                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1035520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14433                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8755                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23217                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8090                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8090                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55761851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50225                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33824916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                89698808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50225                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             112041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31255690                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31255690                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31255690                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55761851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50225                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33824916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              120954498                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79449899                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28423614                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24851977                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800732                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14197892                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13675719                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044048                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56639                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33520314                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158145295                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28423614                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15719767                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32558313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8839937                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3999682                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16524674                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77107266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.360917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44548953     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614510      2.09%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950360      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768116      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557078      5.91%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749514      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126268      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848937      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13943530     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77107266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357755                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.990503                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34576098                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3870660                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31511206                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125541                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7023751                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093793                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176947072                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7023751                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36028117                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1435081                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       431560                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30172199                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2016549                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172298857                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690487                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       815560                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228767186                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784237940                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784237940                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79870905                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20343                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5387329                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26501605                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97884                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1920248                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163067636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137653909                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182441                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48891148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134252188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77107266                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26747655     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14386644     18.66%     53.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12527498     16.25%     69.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7668798      9.95%     79.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8026579     10.41%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4723985      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2086603      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556016      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383488      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77107266                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540844     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175235     21.45%     87.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100887     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107970994     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085181      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23693844     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4893969      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137653909                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.732588                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816966                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353414487                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211979078                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133162093                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138470875                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338840                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7571528                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          898                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409184                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7023751                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         839267                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58961                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163087503                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26501605                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762542                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019393                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135082150                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22772177                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571755                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27547017                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415728                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4774840                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700218                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133311600                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133162093                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81820417                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199688318                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676051                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409741                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49476524                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805494                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70083515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621089                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318489                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32273320     46.05%     46.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844952     21.18%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306569     11.85%     79.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816518      4.02%     83.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694650      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1122700      1.60%     88.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3005270      4.29%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876063      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4143473      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70083515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4143473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229028155                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333205733                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2342633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.794499                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.794499                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.258655                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.258655                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624852743                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174544099                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182377463                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79449899                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28726605                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23377102                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1918569                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12235432                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11324564                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2958508                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84686                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31754293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156873754                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28726605                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14283072                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32964883                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9848279                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5212793                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15518850                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766267                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77829007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.482713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44864124     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1778184      2.28%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2317168      2.98%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3495906      4.49%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3391269      4.36%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2578439      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1531878      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2297989      2.95%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15574050     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77829007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361569                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.974499                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32803014                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5103935                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31777367                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       247881                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7896808                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4865210                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     187686480                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7896808                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34538855                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         933632                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1641881                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30248433                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2569396                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     182230390                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          741                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1109930                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       806763                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           50                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    253913245                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    848692111                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    848692111                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    157906448                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96006742                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38628                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21829                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7254808                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16890397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8951159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       173363                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2994488                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169376415                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36764                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136429770                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       252444                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55060841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    167510856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5932                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77829007                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752942                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896427                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27138280     34.87%     34.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17079770     21.95%     56.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11047838     14.20%     71.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7507730      9.65%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7026823      9.03%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3752116      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2760059      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       828220      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       688171      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77829007                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         670168     69.26%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        137629     14.22%     83.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159797     16.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113529418     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927958      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15415      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13466086      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7490893      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136429770                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.717180                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             967597                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007092                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    351908586                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    224474762                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132605450                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137397367                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       461049                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6470276                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1981                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          777                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2272742                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          186                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7896808                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         545150                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89848                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169413179                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1147856                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16890397                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8951159                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21348                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          777                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1175005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1078966                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2253971                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133823437                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12677036                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2606331                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20002759                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18746477                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7325723                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.684375                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132640172                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132605450                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85197015                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239261596                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.669045                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356083                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92479768                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    113661077                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55752389                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1950276                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69932199                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625304                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27049509     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20058244     28.68%     67.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7382150     10.56%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4229790      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3531089      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1749339      2.50%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1719451      2.46%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       739610      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3473017      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69932199                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92479768                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     113661077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17098535                       # Number of memory references committed
system.switch_cpus1.commit.loads             10420118                       # Number of loads committed
system.switch_cpus1.commit.membars              15416                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16302344                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102449304                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2319192                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3473017                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235872648                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346727923                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1620892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92479768                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            113661077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92479768                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859106                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859106                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.164001                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.164001                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       602208602                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183153900                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173339029                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30832                       # number of misc regfile writes
system.l20.replacements                         14449                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213156                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22641                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.414602                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.693814                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.922729                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5148.563487                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2850.819970                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022668                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000845                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628487                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348000                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35082                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35082                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9316                       # number of Writeback hits
system.l20.Writeback_hits::total                 9316                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35082                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35082                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35082                       # number of overall hits
system.l20.overall_hits::total                  35082                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14433                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14449                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14433                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14449                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14433                       # number of overall misses
system.l20.overall_misses::total                14449                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2206679                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1438317479                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1440524158                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2206679                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1438317479                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1440524158                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2206679                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1438317479                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1440524158                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49515                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49531                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9316                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9316                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49515                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49531                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49515                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49531                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291487                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291716                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291487                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291716                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291487                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291716                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 137917.437500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99654.782720                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99697.152606                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 137917.437500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99654.782720                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99697.152606                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 137917.437500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99654.782720                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99697.152606                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2287                       # number of writebacks
system.l20.writebacks::total                     2287                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14433                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14449                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14433                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14449                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14433                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14449                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2086138                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1329964670                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1332050808                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2086138                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1329964670                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1332050808                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2086138                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1329964670                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1332050808                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291487                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291716                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291487                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291716                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291487                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291716                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130383.625000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92147.486316                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92189.826839                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 130383.625000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92147.486316                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92189.826839                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 130383.625000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92147.486316                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92189.826839                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8770                       # number of replacements
system.l21.tagsinuse                      8191.991185                       # Cycle average of tags in use
system.l21.total_refs                          594398                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16962                       # Sample count of references to valid blocks.
system.l21.avg_refs                         35.042919                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          348.629708                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.205725                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3764.492566                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4069.663185                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.042557                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001124                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.459533                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.496785                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39344                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39344                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23375                       # number of Writeback hits
system.l21.Writeback_hits::total                23375                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39344                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39344                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39344                       # number of overall hits
system.l21.overall_hits::total                  39344                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8754                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8767                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8755                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8768                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8755                       # number of overall misses
system.l21.overall_misses::total                 8768                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1233897                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    860104378                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      861338275                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       119305                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       119305                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1233897                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    860223683                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       861457580                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1233897                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    860223683                       # number of overall miss cycles
system.l21.overall_miss_latency::total      861457580                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        48098                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48111                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23375                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23375                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        48099                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48112                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        48099                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48112                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.182003                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.182224                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.182020                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.182241                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.182020                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.182241                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 94915.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 98252.727667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 98247.778602                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       119305                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       119305                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 94915.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 98255.132267                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 98250.180201                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 94915.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 98255.132267                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 98250.180201                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5803                       # number of writebacks
system.l21.writebacks::total                     5803                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8754                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8767                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8755                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8768                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8755                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8768                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1133504                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    792583197                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    793716701                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       111225                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       111225                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1133504                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    792694422                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    793827926                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1133504                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    792694422                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    793827926                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.182003                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.182224                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.182020                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.182241                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.182020                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.182241                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87192.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90539.547293                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 90534.584350                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       111225                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       111225                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 87192.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 90541.909994                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 90536.944115                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 87192.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 90541.909994                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 90536.944115                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.905606                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016556769                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872111.913444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.905606                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025490                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870041                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16524655                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16524655                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16524655                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16524655                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16524655                       # number of overall hits
system.cpu0.icache.overall_hits::total       16524655                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2957828                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2957828                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2957828                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2957828                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2957828                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2957828                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16524674                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16524674                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16524674                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16524674                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16524674                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16524674                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155675.157895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155675.157895                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155675.157895                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155675.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155675.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155675.157895                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2222956                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2222956                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2222956                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2222956                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2222956                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2222956                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138934.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138934.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 138934.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138934.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 138934.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138934.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49515                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246453467                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49771                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4951.748347                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.204586                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.795414                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825018                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174982                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20670695                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20670695                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004187                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004187                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004187                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004187                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158818                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158818                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158818                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158818                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158818                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158818                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10327149146                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10327149146                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10327149146                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10327149146                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10327149146                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10327149146                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20829513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20829513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25163005                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25163005                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25163005                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25163005                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007625                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006312                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006312                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006312                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006312                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65025.054754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65025.054754                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65025.054754                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65025.054754                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65025.054754                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65025.054754                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9316                       # number of writebacks
system.cpu0.dcache.writebacks::total             9316                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109303                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109303                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109303                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49515                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49515                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49515                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1695663901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1695663901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1695663901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1695663901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1695663901                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1695663901                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34245.458972                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34245.458972                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34245.458972                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34245.458972                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34245.458972                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34245.458972                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997004                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100572025                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218895.211694                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997004                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15518830                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15518830                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15518830                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15518830                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15518830                       # number of overall hits
system.cpu1.icache.overall_hits::total       15518830                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1879324                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1879324                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1879324                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1879324                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1879324                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1879324                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15518850                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15518850                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15518850                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15518850                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15518850                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15518850                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 93966.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93966.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 93966.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93966.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 93966.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93966.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1246897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1246897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1246897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1246897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1246897                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1246897                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95915.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 95915.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 95915.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 95915.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 95915.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 95915.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48099                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185403523                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48355                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3834.216172                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.557408                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.442592                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912334                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087666                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9646919                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9646919                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6643665                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6643665                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16344                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15416                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15416                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16290584                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16290584                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16290584                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16290584                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121735                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121735                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3035                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3035                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124770                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124770                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124770                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124770                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5511025760                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5511025760                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    277568844                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    277568844                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5788594604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5788594604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5788594604                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5788594604                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9768654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9768654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6646700                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6646700                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15416                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15416                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16415354                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16415354                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16415354                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16415354                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012462                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000457                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000457                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007601                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007601                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007601                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007601                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45270.676141                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45270.676141                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 91455.961779                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91455.961779                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46394.122017                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46394.122017                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46394.122017                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46394.122017                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       836961                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 83696.100000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23375                       # number of writebacks
system.cpu1.dcache.writebacks::total            23375                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73637                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73637                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3034                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3034                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76671                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76671                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48098                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48098                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48099                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48099                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1191531552                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1191531552                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       120305                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       120305                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1191651857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1191651857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1191651857                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1191651857                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24772.995800                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24772.995800                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       120305                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       120305                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24774.981954                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24774.981954                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24774.981954                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24774.981954                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
