{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458213372914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458213372917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 12:16:12 2016 " "Processing started: Thu Mar 17 12:16:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458213372917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213372917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213372917 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458213373121 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458213373121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458213373789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/MTL_SOPC.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/MTL_SOPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC " "Found entity 1: MTL_SOPC" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_irq_mapper " "Found entity 1: MTL_SOPC_irq_mapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0 " "Found entity 1: MTL_SOPC_mm_interconnect_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392951 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_mux_003 " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392962 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392962 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392962 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392962 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "MTL_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "MTL_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_005_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_005_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392975 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_005 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_005" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392977 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_003 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392979 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_002 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_002" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392980 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_001 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213392982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392983 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router " "Found entity 2: MTL_SOPC_mm_interconnect_0_router" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/mtl_interface_irq.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/mtl_interface_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_interface_irq " "Found entity 1: mtl_interface_irq" {  } { { "MTL_SOPC/synthesis/submodules/mtl_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/mtl_interface_irq.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mem " "Found entity 1: MTL_SOPC_mem" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/mapTransfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/mapTransfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mapTransfer " "Found entity 1: mapTransfer" {  } { { "MTL_SOPC/synthesis/submodules/mapTransfer.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/mapTransfer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TOUCHDATA " "Found entity 1: MTL_SOPC_TOUCHDATA" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213392999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213392999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TIMER " "Found entity 1: MTL_SOPC_TIMER" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TESTLED " "Found entity 1: MTL_SOPC_TESTLED" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_KEY " "Found entity 1: MTL_SOPC_KEY" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v 5 5 " "Found 5 design units, including 5 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_JTAG_UART_sim_scfifo_w " "Found entity 1: MTL_SOPC_JTAG_UART_sim_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393009 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_JTAG_UART_scfifo_w " "Found entity 2: MTL_SOPC_JTAG_UART_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393009 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_JTAG_UART_sim_scfifo_r " "Found entity 3: MTL_SOPC_JTAG_UART_sim_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393009 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_JTAG_UART_scfifo_r " "Found entity 4: MTL_SOPC_JTAG_UART_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393009 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_JTAG_UART " "Found entity 5: MTL_SOPC_JTAG_UART" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU " "Found entity 1: MTL_SOPC_CPU" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_register_bank_a_module " "Found entity 1: MTL_SOPC_CPU_cpu_register_bank_a_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_CPU_cpu_register_bank_b_module " "Found entity 2: MTL_SOPC_CPU_cpu_register_bank_b_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_CPU_cpu_nios2_oci_debug " "Found entity 3: MTL_SOPC_CPU_cpu_nios2_oci_debug" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_CPU_cpu_nios2_oci_break " "Found entity 4: MTL_SOPC_CPU_cpu_nios2_oci_break" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_CPU_cpu_nios2_oci_xbrk " "Found entity 5: MTL_SOPC_CPU_cpu_nios2_oci_xbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "6 MTL_SOPC_CPU_cpu_nios2_oci_dbrk " "Found entity 6: MTL_SOPC_CPU_cpu_nios2_oci_dbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "7 MTL_SOPC_CPU_cpu_nios2_oci_itrace " "Found entity 7: MTL_SOPC_CPU_cpu_nios2_oci_itrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "8 MTL_SOPC_CPU_cpu_nios2_oci_td_mode " "Found entity 8: MTL_SOPC_CPU_cpu_nios2_oci_td_mode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "9 MTL_SOPC_CPU_cpu_nios2_oci_dtrace " "Found entity 9: MTL_SOPC_CPU_cpu_nios2_oci_dtrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "10 MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "11 MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "12 MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "13 MTL_SOPC_CPU_cpu_nios2_oci_fifo " "Found entity 13: MTL_SOPC_CPU_cpu_nios2_oci_fifo" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "14 MTL_SOPC_CPU_cpu_nios2_oci_pib " "Found entity 14: MTL_SOPC_CPU_cpu_nios2_oci_pib" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "15 MTL_SOPC_CPU_cpu_nios2_oci_im " "Found entity 15: MTL_SOPC_CPU_cpu_nios2_oci_im" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "16 MTL_SOPC_CPU_cpu_nios2_performance_monitors " "Found entity 16: MTL_SOPC_CPU_cpu_nios2_performance_monitors" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "17 MTL_SOPC_CPU_cpu_nios2_avalon_reg " "Found entity 17: MTL_SOPC_CPU_cpu_nios2_avalon_reg" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "18 MTL_SOPC_CPU_cpu_ociram_sp_ram_module " "Found entity 18: MTL_SOPC_CPU_cpu_ociram_sp_ram_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "19 MTL_SOPC_CPU_cpu_nios2_ocimem " "Found entity 19: MTL_SOPC_CPU_cpu_nios2_ocimem" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "20 MTL_SOPC_CPU_cpu_nios2_oci " "Found entity 20: MTL_SOPC_CPU_cpu_nios2_oci" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""} { "Info" "ISGN_ENTITY_NAME" "21 MTL_SOPC_CPU_cpu " "Found entity 21: MTL_SOPC_CPU_cpu" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_debug_slave_wrapper " "Found entity 1: MTL_SOPC_CPU_cpu_debug_slave_wrapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_debug_slave_sysclk " "Found entity 1: MTL_SOPC_CPU_cpu_debug_slave_sysclk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_sysclk.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_debug_slave_tck " "Found entity 1: MTL_SOPC_CPU_cpu_debug_slave_tck" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_tck.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_test_bench " "Found entity 1: MTL_SOPC_CPU_cpu_test_bench" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_test_bench.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393041 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sdram_control/Sdram_RD_RAM.v " "Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1458213393044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 sdram_control.v(322) " "Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1458213393049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdram_control/sdr_data_path.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1458213393051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "sdram_control/sdr_data_path.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "sdram_control/control_interface.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458213393058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393060 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393060 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393060 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE0_NANO.sv(561) " "Verilog HDL Module Instantiation warning at DE0_NANO.sv(561): ignored dangling comma in List of Port Connections" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1458213393061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.sv 6 6 " "Found 6 design units, including 6 entities, in source file DE0_NANO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393063 ""} { "Info" "ISGN_ENTITY_NAME" "2 touch_buffer " "Found entity 2: touch_buffer" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393063 ""} { "Info" "ISGN_ENTITY_NAME" "3 reset_delay " "Found entity 3: reset_delay" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393063 ""} { "Info" "ISGN_ENTITY_NAME" "4 gestureMapping " "Found entity 4: gestureMapping" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 733 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393063 ""} { "Info" "ISGN_ENTITY_NAME" "5 hold_buffer " "Found entity 5: hold_buffer" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393063 ""} { "Info" "ISGN_ENTITY_NAME" "6 choose_draw_action " "Found entity 6: choose_draw_action" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL " "Found entity 1: MTL_PLL" {  } { { "MTL_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MySPI.sv 1 1 " "Found 1 design units, including 1 entities, in source file MySPI.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MySPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL " "Found entity 1: RAM_PLL" {  } { { "RAM_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/RAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller " "Found entity 1: mtl_controller" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Loading_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file Loading_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_ROM " "Found entity 1: Loading_ROM" {  } { { "Loading_ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/Loading_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapController.sv 1 1 " "Found 1 design units, including 1 entities, in source file mapController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mapController " "Found entity 1: mapController" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapAddresses.sv 3 3 " "Found 3 design units, including 3 entities, in source file mapAddresses.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mapAddresses " "Found entity 1: mapAddresses" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393071 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapPixels " "Found entity 2: mapPixels" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393071 ""} { "Info" "ISGN_ENTITY_NAME" "3 mapTiles " "Found entity 3: mapTiles" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testROM.v 1 1 " "Found 1 design units, including 1 entities, in source file testROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 testROM " "Found entity 1: testROM" {  } { { "testROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/testROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile0ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file tile0ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0ROM " "Found entity 1: tile0ROM" {  } { { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rampll.v 1 1 " "Found 1 design units, including 1 entities, in source file rampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rampll " "Found entity 1: rampll" {  } { { "rampll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/rampll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile2.v 1 1 " "Found 1 design units, including 1 entities, in source file tile2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile2 " "Found entity 1: tile2" {  } { { "tile2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458213393247 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_NANO.sv(125) " "Output port \"EPCS_ASDO\" at DE0_NANO.sv(125) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213393258 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_NANO.sv(127) " "Output port \"EPCS_DCLK\" at DE0_NANO.sv(127) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213393258 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_NANO.sv(128) " "Output port \"EPCS_NCSO\" at DE0_NANO.sv(128) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213393258 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_NANO.sv(131) " "Output port \"G_SENSOR_CS_N\" at DE0_NANO.sv(131) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213393258 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_NANO.sv(133) " "Output port \"I2C_SCLK\" at DE0_NANO.sv(133) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213393258 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_NANO.sv(137) " "Output port \"ADC_CS_N\" at DE0_NANO.sv(137) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213393258 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_NANO.sv(138) " "Output port \"ADC_SADDR\" at DE0_NANO.sv(138) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213393258 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_NANO.sv(139) " "Output port \"ADC_SCLK\" at DE0_NANO.sv(139) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213393258 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hold_buffer hold_buffer:hold_buffer_tchrdy " "Elaborating entity \"hold_buffer\" for hierarchy \"hold_buffer:hold_buffer_tchrdy\"" {  } { { "DE0_NANO.sv" "hold_buffer_tchrdy" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestureMapping gestureMapping:theGestureMapping " "Elaborating entity \"gestureMapping\" for hierarchy \"gestureMapping:theGestureMapping\"" {  } { { "DE0_NANO.sv" "theGestureMapping" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI MySPI:MySPI_instance " "Elaborating entity \"MySPI\" for hierarchy \"MySPI:MySPI_instance\"" {  } { { "DE0_NANO.sv" "MySPI_instance" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC MTL_SOPC:u0 " "Elaborating entity \"MTL_SOPC\" for hierarchy \"MTL_SOPC:u0\"" {  } { { "DE0_NANO.sv" "u0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU MTL_SOPC:u0\|MTL_SOPC_CPU:cpu " "Elaborating entity \"MTL_SOPC_CPU\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu " "Elaborating entity \"MTL_SOPC_CPU_cpu\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "cpu" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_test_bench MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_test_bench:the_MTL_SOPC_CPU_cpu_test_bench " "Elaborating entity \"MTL_SOPC_CPU_cpu_test_bench\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_test_bench:the_MTL_SOPC_CPU_cpu_test_bench\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_test_bench" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_register_bank_a_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a " "Elaborating entity \"MTL_SOPC_CPU_cpu_register_bank_a_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "MTL_SOPC_CPU_cpu_register_bank_a" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393656 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213393656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213393721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213393721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_register_bank_b_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_b_module:MTL_SOPC_CPU_cpu_register_bank_b " "Elaborating entity \"MTL_SOPC_CPU_cpu_register_bank_b_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_b_module:MTL_SOPC_CPU_cpu_register_bank_b\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "MTL_SOPC_CPU_cpu_register_bank_b" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 4241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 4727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_debug MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_debug\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_debug" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_altera_std_synchronizer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213393819 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213393819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_break MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_break:the_MTL_SOPC_CPU_cpu_nios2_oci_break " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_break\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_break:the_MTL_SOPC_CPU_cpu_nios2_oci_break\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_break" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_xbrk MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_xbrk:the_MTL_SOPC_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_xbrk:the_MTL_SOPC_CPU_cpu_nios2_oci_xbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_xbrk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_dbrk MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dbrk:the_MTL_SOPC_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dbrk:the_MTL_SOPC_CPU_cpu_nios2_oci_dbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_dbrk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_itrace MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_itrace:the_MTL_SOPC_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_itrace\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_itrace:the_MTL_SOPC_CPU_cpu_nios2_oci_itrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_itrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_dtrace MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dtrace:the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dtrace:the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_td_mode MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dtrace:the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace\|MTL_SOPC_CPU_cpu_nios2_oci_td_mode:MTL_SOPC_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dtrace:the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace\|MTL_SOPC_CPU_cpu_nios2_oci_td_mode:MTL_SOPC_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "MTL_SOPC_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_fifo MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_fifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_pib MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_pib:the_MTL_SOPC_CPU_cpu_nios2_oci_pib " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_pib\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_pib:the_MTL_SOPC_CPU_cpu_nios2_oci_pib\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_pib" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_im MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_im:the_MTL_SOPC_CPU_cpu_nios2_oci_im " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_im\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_im:the_MTL_SOPC_CPU_cpu_nios2_oci_im\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_im" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213393995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_avalon_reg MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_avalon_reg:the_MTL_SOPC_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_avalon_reg\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_avalon_reg:the_MTL_SOPC_CPU_cpu_nios2_avalon_reg\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_avalon_reg" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_ocimem MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_ocimem\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_ocimem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_ociram_sp_ram_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram " "Elaborating entity \"MTL_SOPC_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "MTL_SOPC_CPU_cpu_ociram_sp_ram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394066 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213394066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213394123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213394123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_debug_slave_wrapper MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"MTL_SOPC_CPU_cpu_debug_slave_wrapper\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_debug_slave_wrapper" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_debug_slave_tck MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|MTL_SOPC_CPU_cpu_debug_slave_tck:the_MTL_SOPC_CPU_cpu_debug_slave_tck " "Elaborating entity \"MTL_SOPC_CPU_cpu_debug_slave_tck\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|MTL_SOPC_CPU_cpu_debug_slave_tck:the_MTL_SOPC_CPU_cpu_debug_slave_tck\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "the_MTL_SOPC_CPU_cpu_debug_slave_tck" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_debug_slave_sysclk MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|MTL_SOPC_CPU_cpu_debug_slave_sysclk:the_MTL_SOPC_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"MTL_SOPC_CPU_cpu_debug_slave_sysclk\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|MTL_SOPC_CPU_cpu_debug_slave_sysclk:the_MTL_SOPC_CPU_cpu_debug_slave_sysclk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "the_MTL_SOPC_CPU_cpu_debug_slave_sysclk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "MTL_SOPC_CPU_cpu_debug_slave_phy" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213394211 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213394211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394212 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_JTAG_UART MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart " "Elaborating entity \"MTL_SOPC_JTAG_UART\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "jtag_uart" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_JTAG_UART_scfifo_w MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w " "Elaborating entity \"MTL_SOPC_JTAG_UART_scfifo_w\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "the_MTL_SOPC_JTAG_UART_scfifo_w" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213394836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "wfifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395096 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213395096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/scfifo_kr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213395149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213395149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213395158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213395158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/scfifo_kr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213395165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213395165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213395213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213395213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213395271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213395271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213395332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213395332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_JTAG_UART_scfifo_r MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r " "Elaborating entity \"MTL_SOPC_JTAG_UART_scfifo_r\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "the_MTL_SOPC_JTAG_UART_scfifo_r" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "MTL_SOPC_JTAG_UART_alt_jtag_atlantic" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395665 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213395665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_KEY MTL_SOPC:u0\|MTL_SOPC_KEY:key " "Elaborating entity \"MTL_SOPC_KEY\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_KEY:key\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "key" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TESTLED MTL_SOPC:u0\|MTL_SOPC_TESTLED:testled " "Elaborating entity \"MTL_SOPC_TESTLED\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TESTLED:testled\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "testled" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TIMER MTL_SOPC:u0\|MTL_SOPC_TIMER:timer " "Elaborating entity \"MTL_SOPC_TIMER\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TIMER:timer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "timer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TOUCHDATA MTL_SOPC:u0\|MTL_SOPC_TOUCHDATA:touchdata " "Elaborating entity \"MTL_SOPC_TOUCHDATA\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TOUCHDATA:touchdata\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "touchdata" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapTransfer MTL_SOPC:u0\|mapTransfer:maptransfer " "Elaborating entity \"mapTransfer\" for hierarchy \"MTL_SOPC:u0\|mapTransfer:maptransfer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "maptransfer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mem MTL_SOPC:u0\|MTL_SOPC_mem:mem " "Elaborating entity \"MTL_SOPC_mem\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "mem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MTL_SOPC_mem.hex " "Parameter \"init_file\" = \"MTL_SOPC_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213395778 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213395778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ub1 " "Found entity 1: altsyncram_5ub1" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_5ub1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213395833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213395833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ub1 MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated " "Elaborating entity \"altsyncram_5ub1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213395834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtl_interface_irq MTL_SOPC:u0\|mtl_interface_irq:mtl_interface_irq_0 " "Elaborating entity \"mtl_interface_irq\" for hierarchy \"MTL_SOPC:u0\|mtl_interface_irq:mtl_interface_irq_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "mtl_interface_irq_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "mm_interconnect_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:maptransfer_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:maptransfer_avalon_slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mtl_interface_irq_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mtl_interface_irq_0_avs_s0_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "mtl_interface_irq_0_avs_s0_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "key_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s1_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "mem_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:maptransfer_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:maptransfer_avalon_slave_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:maptransfer_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:maptransfer_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router\|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router\|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_001_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001\|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001\|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_002 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_002\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_002_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002\|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002\|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_003 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_003\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_003:router_003\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_003" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_003_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_003:router_003\|MTL_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_003:router_003\|MTL_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_005 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_005\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_005:router_005\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_005" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_005_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_005:router_005\|MTL_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_005:router_005\|MTL_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213396998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_demux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_demux_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_mux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_mux_003 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_mux_003\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_demux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_mux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_mux_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_rsp_width_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458213397264 "|DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458213397265 "|DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458213397265 "|DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_cmd_width_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_irq_mapper MTL_SOPC:u0\|MTL_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"MTL_SOPC_irq_mapper\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_irq_mapper:irq_mapper\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "irq_mapper" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL MTL_PLL:MTL_PLL_inst " "Elaborating entity \"MTL_PLL\" for hierarchy \"MTL_PLL:MTL_PLL_inst\"" {  } { { "DE0_NANO.sv" "MTL_PLL_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "altpll_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 33 " "Parameter \"clk1_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10101 " "Parameter \"clk1_phase_shift\" = \"10101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MTL_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MTL_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397492 ""}  } { { "MTL_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213397491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/MTL_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/MTL_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL_altpll " "Found entity 1: MTL_PLL_altpll" {  } { { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213397553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213397553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL_altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated " "Elaborating entity \"MTL_PLL_altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL RAM_PLL:RAM_PLL_inst " "Elaborating entity \"RAM_PLL\" for hierarchy \"RAM_PLL:RAM_PLL_inst\"" {  } { { "DE0_NANO.sv" "RAM_PLL_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "altpll_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=RAM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=RAM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213397592 ""}  } { { "RAM_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/RAM_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/RAM_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL_altpll " "Found entity 1: RAM_PLL_altpll" {  } { { "db/RAM_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/RAM_PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213397641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213397641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL_altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated " "Elaborating entity \"RAM_PLL_altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:reset_delay_inst " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:reset_delay_inst\"" {  } { { "DE0_NANO.sv" "reset_delay_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_draw_action choose_draw_action:choose_draw_action_inst " "Elaborating entity \"choose_draw_action\" for hierarchy \"choose_draw_action:choose_draw_action_inst\"" {  } { { "DE0_NANO.sv" "choose_draw_action_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:sdram_control_inst " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:sdram_control_inst\"" {  } { { "DE0_NANO.sv" "sdram_control_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sdram_control.v(342) " "Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213397667 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(390) " "Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213397668 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface sdram_control:sdram_control_inst\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"sdram_control:sdram_control_inst\|control_interface:u_control_interface\"" {  } { { "sdram_control/sdram_control.v" "u_control_interface" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213397735 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213397735 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213397736 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command sdram_control:sdram_control_inst\|command:u_command " "Elaborating entity \"command\" for hierarchy \"sdram_control:sdram_control_inst\|command:u_command\"" {  } { { "sdram_control/sdram_control.v" "u_command" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397752 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458213397756 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458213397756 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458213397756 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path\"" {  } { { "sdram_control/sdram_control.v" "u_sdr_data_path" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "sdram_control/sdr_data_path.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213397771 "|DE0_NANO|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_write1_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213397780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213398143 ""}  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213398143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pej1 " "Found entity 1: dcfifo_pej1" {  } { { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pej1 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated " "Elaborating entity \"dcfifo_pej1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g_gray2bin" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g1p" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "wrptr_g1p" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_pej1.tdf" "fifo_ram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_brp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_bwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_dgwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_hd9:dffpipe14 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_hd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe14" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_pej1.tdf" "wraclr" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_3ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_pej1.tdf" "ws_dgrp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_id9:dffpipe19 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe19" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_3ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_pej1.tdf" "rdempty_eq_comp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213398548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213398548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_pej1.tdf" "cntr_b" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_read1_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213398918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213399283 ""}  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213399283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hgj1 " "Found entity 1: dcfifo_hgj1" {  } { { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hgj1 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated " "Elaborating entity \"dcfifo_hgj1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g_gray2bin" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "rdptr_g1p" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g1p" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dm31 " "Found entity 1: altsyncram_dm31" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dm31 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram " "Elaborating entity \"altsyncram_dm31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\"" {  } { { "db/dcfifo_hgj1.tdf" "fifo_ram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_hgj1.tdf" "rs_dgwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_brp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_bwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_dgrp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_se9:dffpipe17 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe17" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213399660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213399660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_hgj1.tdf" "rdempty_eq_comp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213399663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapController mapController:mapController_inst " "Elaborating entity \"mapController\" for hierarchy \"mapController:mapController_inst\"" {  } { { "DE0_NANO.sv" "mapController_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400012 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_tile_cnt mapController.sv(18) " "Verilog HDL or VHDL warning at mapController.sv(18): object \"row_tile_cnt\" assigned a value but never read" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458213400012 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_tile_cnt mapController.sv(19) " "Verilog HDL or VHDL warning at mapController.sv(19): object \"line_tile_cnt\" assigned a value but never read" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458213400012 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mapController.sv(23) " "Verilog HDL assignment warning at mapController.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400012 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mapController.sv(28) " "Verilog HDL assignment warning at mapController.sv(28): truncated value with size 32 to match size of target (24)" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400013 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mapController.sv(29) " "Verilog HDL assignment warning at mapController.sv(29): truncated value with size 32 to match size of target (24)" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400013 "|DE0_NANO|mapController:mapController_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtl_controller mtl_controller:mtl_controller_inst " "Elaborating entity \"mtl_controller\" for hierarchy \"mtl_controller:mtl_controller_inst\"" {  } { { "DE0_NANO.sv" "mtl_controller_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mtl_controller.sv(157) " "Verilog HDL assignment warning at mtl_controller.sv(157): truncated value with size 32 to match size of target (11)" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400021 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mtl_controller.sv(158) " "Verilog HDL assignment warning at mtl_controller.sv(158): truncated value with size 32 to match size of target (10)" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400021 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mtl_controller.sv(224) " "Verilog HDL assignment warning at mtl_controller.sv(224): truncated value with size 32 to match size of target (19)" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400022 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtl_counter mtl_controller.sv(127) " "Output port \"mtl_counter\" at mtl_controller.sv(127) has no driver" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213400029 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtl_irq mtl_controller.sv(128) " "Output port \"mtl_irq\" at mtl_controller.sv(128) has no driver" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458213400029 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile0ROM mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst " "Elaborating entity \"tile0ROM\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\"" {  } { { "mtl_controller.sv" "tile0ROM_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "tile0ROM.v" "altsyncram_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tile_grass.hex " "Parameter \"init_file\" = \"tile_grass.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2500 " "Parameter \"numwords_a\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400080 ""}  } { { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213400080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ea1 " "Found entity 1: altsyncram_2ea1" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213400139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213400139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ea1 mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated " "Elaborating entity \"altsyncram_2ea1\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile2 mtl_controller:mtl_controller_inst\|tile2:tile2_inst " "Elaborating entity \"tile2\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\"" {  } { { "mtl_controller.sv" "tile2_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\"" {  } { { "tile2.v" "altsyncram_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\"" {  } { { "tile2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tile_peyo.hex " "Parameter \"init_file\" = \"tile_peyo.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2500 " "Parameter \"numwords_a\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213400271 ""}  } { { "tile2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213400271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vaa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vaa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vaa1 " "Found entity 1: altsyncram_vaa1" {  } { { "db/altsyncram_vaa1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_vaa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213400327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213400327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vaa1 mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_vaa1:auto_generated " "Elaborating entity \"altsyncram_vaa1\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_vaa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapAddresses mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance " "Elaborating entity \"mapAddresses\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\"" {  } { { "mtl_controller.sv" "mapAddressesInstance" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mapAddresses.sv(27) " "Verilog HDL assignment warning at mapAddresses.sv(27): truncated value with size 32 to match size of target (19)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400442 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mapAddresses.sv(31) " "Verilog HDL assignment warning at mapAddresses.sv(31): truncated value with size 32 to match size of target (19)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400443 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapPixels mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst " "Elaborating entity \"mapPixels\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\"" {  } { { "mapAddresses.sv" "mapPixelsInst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mapAddresses.sv(49) " "Verilog HDL assignment warning at mapAddresses.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400454 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mapAddresses.sv(50) " "Verilog HDL assignment warning at mapAddresses.sv(50): truncated value with size 32 to match size of target (6)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400454 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mapAddresses.sv(51) " "Verilog HDL assignment warning at mapAddresses.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400454 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mapAddresses.sv(52) " "Verilog HDL assignment warning at mapAddresses.sv(52): truncated value with size 32 to match size of target (3)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400455 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapTiles mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapTiles:mapTilesInst " "Elaborating entity \"mapTiles\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapTiles:mapTilesInst\"" {  } { { "mapAddresses.sv" "mapTilesInst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config i2c_touch_config:i2c_touch_config_inst " "Elaborating entity \"i2c_touch_config\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\"" {  } { { "DE0_NANO.sv" "i2c_touch_config_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iack i2c_touch_config.v(79) " "Verilog HDL or VHDL warning at i2c_touch_config.v(79): object \"iack\" assigned a value but never read" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458213400467 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(162) " "Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400468 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(184) " "Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400468 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(205) " "Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400468 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(232) " "Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400468 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_touch_config.v(241) " "Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400469 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(271) " "Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400469 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_touch_config.v(142) " "Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 142 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1458213400470 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(343) " "Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400474 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(344) " "Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400474 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(345) " "Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400474 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(346) " "Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400475 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(347) " "Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400475 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(348) " "Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400475 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(349) " "Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400475 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(350) " "Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400475 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(351) " "Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400475 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(352) " "Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458213400476 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_reg 0 i2c_touch_config.v(129) " "Net \"data_reg\" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458213400486 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "i2c_touch_config.v" "byte_controller" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "i2c_touch_config.v" "bit_controller" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400589 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_touch_config.v(880) " "Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 880 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1458213400590 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_buffer touch_buffer:touch_buffer_west " "Elaborating entity \"touch_buffer\" for hierarchy \"touch_buffer:touch_buffer_west\"" {  } { { "DE0_NANO.sv" "touch_buffer_west" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213400605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gu14 " "Found entity 1: altsyncram_gu14" {  } { { "db/altsyncram_gu14.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_gu14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213403760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213403760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213403936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213403936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213404011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213404011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213404111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213404111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213404165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213404165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213404234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213404234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213404333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213404333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213404384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213404384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213404457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213404457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213404508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213404508 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213404712 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458213404902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.17.12:16:54 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.03.17.12:16:54 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213414271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213418423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213418889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213420542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213420588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213420698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213420801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213420815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213420819 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458213422827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213423011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213423011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213423101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213423101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213423103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213423103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213423132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213423132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213423202 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213423202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213423202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213423247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213423247 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 42 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 76 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 110 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 144 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 178 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 212 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 246 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 280 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 314 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 348 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 382 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 416 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 450 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 484 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 518 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 552 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213424410 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1458213424410 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1458213424410 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mapController:mapController_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mapController:mapController_inst\|Mod0\"" {  } { { "mapController.sv" "Mod0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mapController:mapController_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mapController:mapController_inst\|Mult0\"" {  } { { "mapController.sv" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Div1\"" {  } { { "mapAddresses.sv" "Div1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i2c_touch_config:i2c_touch_config_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i2c_touch_config:i2c_touch_config_inst\|Div0\"" {  } { { "i2c_touch_config.v" "Div0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i2c_touch_config:i2c_touch_config_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i2c_touch_config:i2c_touch_config_inst\|Mult0\"" {  } { { "i2c_touch_config.v" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod0\"" {  } { { "mapAddresses.sv" "Mod0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod1\"" {  } { { "mapAddresses.sv" "Mod1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult0\"" {  } { { "mapAddresses.sv" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|Mult0\"" {  } { { "mtl_controller.sv" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult1\"" {  } { { "mapAddresses.sv" "Mult1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE0_NANO.sv" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 503 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213431305 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1458213431305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapController:mapController_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_divide:Mod0\"" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213431351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapController:mapController_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"mapController:mapController_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431351 ""}  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213431351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213431408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213431408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213431417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213431417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213431435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213431435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213431527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213431527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213431646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213431646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213431709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapController:mapController_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"mapController:mapController_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431709 ""}  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213431709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213431808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213431824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213431876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213431949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213431949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213431969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1\"" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213431985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213431985 ""}  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213431985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213432063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213432063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213432076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213432076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213432156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213432156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0\"" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 344 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213432343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0 " "Instantiated megafunction \"i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432343 ""}  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 344 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213432343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213432407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213432407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213432417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213432417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213432448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213432448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213432538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432539 ""}  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213432539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213432562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213432574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213432590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213432699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213432699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213432714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213432739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213432834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213432834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213432844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0\"" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213432863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213432863 ""}  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213432863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213432935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213432935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433068 ""}  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213433068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213433227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213433227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433309 ""}  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213433309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213433457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213433457 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213433606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213433606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 503 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213433708 ""}  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 503 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213433708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 503 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 503 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433752 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 503 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213433849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213433849 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 503 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213433858 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a16 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a17 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a18 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a19 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a20 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a21 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a22 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a23 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a8 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a9 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a10 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a11 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a12 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a13 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a14 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a15 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a0 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a1 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a2 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a3 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a4 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a5 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a6 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a7 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 191 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 561 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213435798 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1458213435798 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1458213435798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213435831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE tile_grass.hex " "Parameter \"INIT_FILE\" = \"tile_grass.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458213435832 ""}  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458213435832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl83.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tl83.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl83 " "Found entity 1: altsyncram_tl83" {  } { { "db/altsyncram_tl83.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_tl83.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213435913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213435913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/mux_job.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458213436142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213436142 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1458213436878 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[4\]\" and its non-tri-state driver." {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1458213437103 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1458213437103 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458213437103 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1458213437103 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c_touch_config:i2c_touch_config_inst\|scl_pad_i i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Converted the fanout from the open-drain buffer \"i2c_touch_config:i2c_touch_config_inst\|scl_pad_i\" to the node \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL\" into a wire" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 41 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1458213437134 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1458213437134 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 146 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 677 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 348 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 694 -1 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 148 -1 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 147 -1 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 419 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 691 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 681 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 745 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 3025 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 4040 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_677.tdf" 33 2 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 3644 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 393 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_677.tdf" 47 2 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_pjc.tdf" 33 2 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2252 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_s57.tdf" 38 2 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" 166 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" 175 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_1lc.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1458213437182 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1458213437183 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[9\] sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]~1 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[10\] sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]~5 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[10\] sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[2\] sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]~9 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[2\] sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[11\] sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~13 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[11\] sdram_control:sdram_control_inst\|rWR1_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[3\] sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]~17 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[12\] sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~21 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[4\] sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]~25 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[4\] sdram_control:sdram_control_inst\|rWR1_ADDR\[4\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[4\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[4\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[13\] sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~29 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[13\] sdram_control:sdram_control_inst\|rWR1_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[5\] sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]~33 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]~33\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[5\] sdram_control:sdram_control_inst\|rWR1_ADDR\[5\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[5\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[5\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[14\] sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~37 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~37\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[6\] sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]~41 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]~41\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[6\] sdram_control:sdram_control_inst\|rWR1_ADDR\[6\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[6\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[6\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[15\] sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~45 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~45\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[7\] sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~49 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~49\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[7\] sdram_control:sdram_control_inst\|rWR1_ADDR\[7\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[7\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[7\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[16\] sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~53 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~53\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[16\] sdram_control:sdram_control_inst\|rWR1_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[8\] sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]~57 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]~57\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[8\] sdram_control:sdram_control_inst\|rWR1_ADDR\[8\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[8\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[8\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[17\] sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~61 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~61\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[18\] sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~65 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~65\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[19\] sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~69 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~69\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[20\] sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~73 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~73\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[21\] sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~77 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~77\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[22\] sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~81 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~81\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[23\] sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~85 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~85\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~1 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~5 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~9 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~13 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~17 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~21 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~25 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~29 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~33 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~33\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~37 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~37\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~41 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~41\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~45 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~45\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~49 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~49\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]~53 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]~53\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]~57 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]~57\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]~61 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]~61\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]~65 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]~65\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]~69 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]~69\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]~73 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]~73\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]~77 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]~77\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]~81 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]~81\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]~85 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]~85\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[10\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[10\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[10\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[10\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458213437187 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1458213437187 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213442203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[5\]~synth " "Node \"GPIO_2\[5\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213442203 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1458213442203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458213442204 "|DE0_NANO|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458213442204 "|DE0_NANO|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458213442204 "|DE0_NANO|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458213442204 "|DE0_NANO|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458213442204 "|DE0_NANO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458213442204 "|DE0_NANO|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458213442204 "|DE0_NANO|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458213442204 "|DE0_NANO|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1458213442204 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213443014 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "276 " "276 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1458213449997 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213450029 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mapController:mapController_inst\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14 " "Logic cell \"mapController:mapController_inst\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~14" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_u_div_07f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|done " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|done\"" {  } { { "i2c_touch_config.v" "done" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|i2c_al " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|i2c_al\"" {  } { { "i2c_touch_config.v" "i2c_al" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|sto " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|sto\"" {  } { { "i2c_touch_config.v" "sto" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|rd " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|rd\"" {  } { { "i2c_touch_config.v" "rd" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|wr " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|wr\"" {  } { { "i2c_touch_config.v" "wr" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|sta " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|sta\"" {  } { { "i2c_touch_config.v" "sta" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|ack " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|ack\"" {  } { { "i2c_touch_config.v" "ack" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[0\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[0\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[0\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[4\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[4\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[4\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[2\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[2\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[2\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[7\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[7\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[7\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[6\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[6\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[6\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[5\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[5\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[5\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[1\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[1\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[1\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[3\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[3\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[3\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213450067 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1458213450067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.map.smsg " "Generated suppressed messages file /home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213450672 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 85 0 0 53 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 53 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1458213453976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458213454224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458213454224 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454655 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454655 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454655 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454655 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454656 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454656 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454656 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454656 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454657 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454657 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454657 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454657 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454658 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454658 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454658 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213454658 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213455161 "|DE0_NANO|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213455161 "|DE0_NANO|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213455161 "|DE0_NANO|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213455161 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213455161 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213455161 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213455161 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458213455161 "|DE0_NANO|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1458213455161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6490 " "Implemented 6490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458213455162 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458213455162 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1458213455162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6021 " "Implemented 6021 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458213455162 ""} { "Info" "ICUT_CUT_TM_RAMS" "314 " "Implemented 314 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1458213455162 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1458213455162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458213455162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 225 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1458 " "Peak virtual memory: 1458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458213455298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 12:17:35 2016 " "Processing ended: Thu Mar 17 12:17:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458213455298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458213455298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458213455298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458213455298 ""}
