void F_1 ( T_1 V_1 )\r\n{\r\nunsigned long V_2 ;\r\nF_2 ( V_2 ) ;\r\nswitch( V_1 ) {\r\ncase V_3 :\r\nV_4 |= V_5 ;\r\nV_6 = V_5 ;\r\nV_7 = V_8 ;\r\nbreak;\r\ncase V_9 :\r\nV_7 &= ~ V_8 ;\r\nbreak;\r\ncase V_10 :\r\nV_7 |= V_11 ;\r\nV_6 = V_5 ;\r\nbreak;\r\ncase V_12 :\r\nV_7 &= ~ V_11 ;\r\nV_6 = V_5 ;\r\nbreak;\r\n#ifdef F_3\r\ncase V_13 :\r\nif ( ! ( V_7 & V_11 ) )\r\nV_6 ^= V_14 ;\r\nbreak;\r\n#endif\r\n#ifdef F_4\r\ncase V_15 :\r\nif ( ! ( V_7 & V_11 ) )\r\nV_6 &= ~ V_16 ;\r\nbreak;\r\ncase V_17 :\r\nif ( ! ( V_7 & V_11 ) )\r\nV_6 |= V_16 ;\r\nbreak;\r\n#endif\r\ncase V_18 :\r\nif ( V_7 & V_11 )\r\nV_6 &= ~ V_16 ;\r\nbreak;\r\ncase V_19 :\r\nif ( V_7 & V_11 )\r\nV_6 |= V_16 ;\r\nbreak;\r\ncase V_20 :\r\nif ( V_7 & V_11 )\r\nV_6 &= ~ V_14 ;\r\nbreak;\r\ncase V_21 :\r\nif ( V_7 & V_11 )\r\nV_6 |= V_14 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_7 & V_8 ) {\r\nV_22 = V_6 ;\r\nV_23 = V_6 ^ V_5 ;\r\n}\r\nF_5 ( V_2 ) ;\r\n}
