<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='999' ll='1001' type='unsigned int llvm::GCNSubtarget::getMaxNumVGPRs(unsigned int WavesPerEU) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='997'>/// \returns Maximum number of VGPRs that meets given number of waves per
  /// execution unit requirement supported by the subtarget.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp' l='173' u='c' c='_ZN12_GLOBAL__N_123AMDGPUPromoteAllocaImpl3runERN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp' l='1079' u='c' c='_Z22promoteAllocasToVectorRN4llvm8FunctionERNS_13TargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='771' u='c' c='_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='781' u='c' c='_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='285' u='c' c='_ZN4llvm10GCNTTIImplC1EPKNS_19AMDGPUTargetMachineERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='232' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='812' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='44' u='c' c='_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2080' u='c' c='_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE'/>
