IP Upgrade report for Painter
Wed May 11 15:16:36 2016
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed May 11 15:16:36 2016           ;
; Quartus Prime Version        ; 15.1.2 Build 193 02/01/2016 SJ Lite Edition ;
; Revision Name                ; Painter                                     ;
; Top-level Entity Name        ; Painter                                     ;
; Family                       ; Cyclone IV E                                ;
+------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                          ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; Entity Name  ; Component Name ; Version ; Original Source File                    ; Generation File Path ; New Source File                         ; Message ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; DE2_115_SOPC ; Qsys           ; 13.1    ; DE2_115_SOPC/synthesis/DE2_115_SOPC.qip ; DE2_115_SOPC.qsys    ; DE2_115_SOPC/synthesis/DE2_115_SOPC.qip ;         ;
; vga_pll      ; ALTPLL         ; 12.1    ; vga_pll.qip                             ; vga_pll.v            ; vga_pll.qip                             ;         ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "DE2_115_SOPC.qsys" to "DE2_115_SOPC.BAK.qsys"
Info (11902): Backing up file "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" to "DE2_115_SOPC.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "DE2_115_SOPC.qsys"
Info: 2016.05.11.15:11:06 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2016.05.11.15:11:07 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1
Info: 2016.05.11.15:11:07 Info: Migration Successful
Info: 2016.05.11.15:11:07 Info: Finished upgrading the ip cores
Info: 2016.05.11.15:11:31 Info: Saving generation log to D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC
Info: 2016.05.11.15:11:31 Info: Starting: Create simulation model
Info: 2016.05.11.15:11:31 Info: qsys-generate D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC.qsys --simulation=VERILOG --output-directory=D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Info: 2016.05.11.15:11:31 Info: Loading DE2_115_MTL2_PAINTER
Info: 2016.05.11.15:11:31 Info: Reading input file
Info: 2016.05.11.15:11:31 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2016.05.11.15:11:31 Info: Parameterizing module alt_vip_itc_0
Info: 2016.05.11.15:11:31 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2016.05.11.15:11:31 Info: Parameterizing module alt_vip_vfr_0
Info: 2016.05.11.15:11:31 Info: Adding altpll_0 [altpll 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module altpll_0
Info: 2016.05.11.15:11:31 Info: Adding cfi_flash [altera_generic_tristate_controller 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module cfi_flash
Info: 2016.05.11.15:11:31 Info: Adding clk_50 [clock_source 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module clk_50
Info: 2016.05.11.15:11:31 Info: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module clock_crossing_io
Info: 2016.05.11.15:11:31 Info: Adding cpu [altera_nios2_gen2 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module cpu
Info: 2016.05.11.15:11:31 Info: Adding epcs_flash_controller [altera_avalon_epcs_flash_controller 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module epcs_flash_controller
Info: 2016.05.11.15:11:31 Info: Adding i2c_opencores_0 [i2c_opencores 12.0]
Info: 2016.05.11.15:11:31 Info: Parameterizing module i2c_opencores_0
Info: 2016.05.11.15:11:31 Info: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module jtag_uart
Info: 2016.05.11.15:11:31 Info: Adding key [altera_avalon_pio 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module key
Info: 2016.05.11.15:11:31 Info: Adding lcd [altera_avalon_lcd_16207 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module lcd
Info: 2016.05.11.15:11:31 Info: Adding lcd_touch_int [altera_avalon_pio 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module lcd_touch_int
Info: 2016.05.11.15:11:31 Info: Adding led [altera_avalon_pio 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module led
Info: 2016.05.11.15:11:31 Info: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module sdram
Info: 2016.05.11.15:11:31 Info: Adding sram [TERASIC_SRAM 1.0]
Info: 2016.05.11.15:11:31 Info: Parameterizing module sram
Info: 2016.05.11.15:11:31 Info: Adding sw [altera_avalon_pio 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module sw
Info: 2016.05.11.15:11:31 Info: Adding sysid [altera_avalon_sysid_qsys 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module sysid
Info: 2016.05.11.15:11:31 Info: Adding timer [altera_avalon_timer 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module timer
Info: 2016.05.11.15:11:31 Info: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module tri_state_bridge_flash_bridge_0
Info: 2016.05.11.15:11:31 Info: Adding tri_state_bridge_flash_pinSharer_0 [altera_tristate_conduit_pin_sharer 15.1]
Info: 2016.05.11.15:11:31 Info: Parameterizing module tri_state_bridge_flash_pinSharer_0
Info: 2016.05.11.15:11:31 Info: Building connections
Info: 2016.05.11.15:11:31 Info: Parameterizing connections
Info: 2016.05.11.15:11:31 Info: Validating
Info: 2016.05.11.15:11:34 Info: Done reading input file
Warning: 2016.05.11.15:11:36 Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl
Warning: 2016.05.11.15:11:36 Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: 2016.05.11.15:11:36 Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design.
Info: 2016.05.11.15:11:36 Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.05.11.15:11:36 Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.05.11.15:11:36 Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.05.11.15:11:36 Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2016.05.11.15:11:36 Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Info: 2016.05.11.15:11:37 Info: DE2_115_SOPC: Generating DE2_115_SOPC "DE2_115_SOPC" for SIM_VERILOG
Info: 2016.05.11.15:11:42 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0
Info: 2016.05.11.15:11:42 Info: Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0
Info: 2016.05.11.15:11:42 Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0
Info: 2016.05.11.15:11:42 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4
Info: 2016.05.11.15:11:42 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7
Info: 2016.05.11.15:11:42 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9
Warning: 2016.05.11.15:11:51 Warning: DE2_115_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:dataavailable (dataavailable)"
Warning: 2016.05.11.15:11:51 Warning: DE2_115_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:endofpacket (endofpacket)"
Warning: 2016.05.11.15:11:51 Warning: DE2_115_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:readyfordata (readyfordata)"
Info: 2016.05.11.15:11:58 Info: alt_vip_itc_0: "DE2_115_SOPC" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2016.05.11.15:12:03 Info: alt_vip_vfr_0: Generating Verilog simulation model
Warning: 2016.05.11.15:12:42 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "alt_vipvfr131_prc_read_master" File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for "master_clock" File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for "master_reset" File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object "wdata_fifo_wrusedw" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_full" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_full" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_empty" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_almost_empty" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_wrreq" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object "wdata_fifo_data" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_rdreq" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object "wdata_fifo_q" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 187
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object "wdata_fifo_empty_next" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_full" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 193
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_full" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_rdusedw" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_almost_empty" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 197
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_wrusedw" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 212
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_full" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 214
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object "cmd_fifo_rdusedw" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object "cmd_fifo_almost_empty" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 217
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "writing" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "reading" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object "wdata_en" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 239
2016.05.11.15:12:42 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal "byte_enable_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 260
2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 424
2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 425
2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 437
2016.05.11.15:12:42 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable "byte_enable", which holds its previous value in one or more paths through the process File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object "ram_fifo_empty" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_general_fifo.vhd Line: 230
2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_ram_fifo.vhd Line: 129
2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 86
2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 98
2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
2016.05.11.15:12:42 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
2016.05.11.15:12:42 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_slave.v Line: 72
2016.05.11.15:12:42 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable "control_data", which holds its previous value in one or more paths through the always construct File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Net "control_header_state[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Net "control_header_state[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Net "control_header_state[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Net "control_header_data[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Net "control_header_data[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Warning: 2016.05.11.15:12:42 Warning: Net "control_header_data[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap
Info: 2016.05.11.15:12:42 Info: alt_vip_vfr_0: Generated simulation model DE2_115_SOPC_alt_vip_vfr_0.vo
Info: 2016.05.11.15:12:42 Info: alt_vip_vfr_0: "DE2_115_SOPC" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2016.05.11.15:12:48 Info: altpll_0: Generating Verilog simulation model
Info: 2016.05.11.15:13:25 Info: altpll_0: Generated simulation model DE2_115_SOPC_altpll_0.vo
Info: 2016.05.11.15:13:25 Info: altpll_0: "DE2_115_SOPC" instantiated altpll "altpll_0"
Info: 2016.05.11.15:13:25 Info: cfi_flash: "DE2_115_SOPC" instantiated altera_generic_tristate_controller "cfi_flash"
Info: 2016.05.11.15:13:25 Info: clock_crossing_io: "DE2_115_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: 2016.05.11.15:13:25 Info: cpu: "DE2_115_SOPC" instantiated altera_nios2_gen2 "cpu"
Info: 2016.05.11.15:13:25 Info: epcs_flash_controller: Starting RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'
Info: 2016.05.11.15:13:25 Info: epcs_flash_controller:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE2_115_SOPC_epcs_flash_controller --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0013_epcs_flash_controller_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0013_epcs_flash_controller_gen//DE2_115_SOPC_epcs_flash_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0013_epcs_flash_controller_gen
Info: 2016.05.11.15:13:27 Info: epcs_flash_controller: Done RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'
Info: 2016.05.11.15:13:27 Info: epcs_flash_controller: "DE2_115_SOPC" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller"
Info: 2016.05.11.15:13:27 Info: i2c_opencores_0: "DE2_115_SOPC" instantiated i2c_opencores "i2c_opencores_0"
Info: 2016.05.11.15:13:27 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: 2016.05.11.15:13:27 Info: jtag_uart:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0015_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0015_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0015_jtag_uart_gen
Info: 2016.05.11.15:13:28 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: 2016.05.11.15:13:28 Info: jtag_uart: "DE2_115_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2016.05.11.15:13:28 Info: key: Starting RTL generation for module 'DE2_115_SOPC_key'
Info: 2016.05.11.15:13:28 Info: key:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_key --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0016_key_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0016_key_gen//DE2_115_SOPC_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0016_key_gen
Info: 2016.05.11.15:13:28 Info: key: Done RTL generation for module 'DE2_115_SOPC_key'
Info: 2016.05.11.15:13:28 Info: key: "DE2_115_SOPC" instantiated altera_avalon_pio "key"
Info: 2016.05.11.15:13:28 Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'
Info: 2016.05.11.15:13:28 Info: lcd:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0017_lcd_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0017_lcd_gen//DE2_115_SOPC_lcd_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0017_lcd_gen
Info: 2016.05.11.15:13:29 Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'
Info: 2016.05.11.15:13:29 Info: lcd: "DE2_115_SOPC" instantiated altera_avalon_lcd_16207 "lcd"
Info: 2016.05.11.15:13:29 Info: lcd_touch_int: Starting RTL generation for module 'DE2_115_SOPC_lcd_touch_int'
Info: 2016.05.11.15:13:29 Info: lcd_touch_int:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_lcd_touch_int --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0018_lcd_touch_int_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0018_lcd_touch_int_gen//DE2_115_SOPC_lcd_touch_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0018_lcd_touch_int_gen
Info: 2016.05.11.15:13:29 Info: lcd_touch_int: Done RTL generation for module 'DE2_115_SOPC_lcd_touch_int'
Info: 2016.05.11.15:13:29 Info: lcd_touch_int: "DE2_115_SOPC" instantiated altera_avalon_pio "lcd_touch_int"
Info: 2016.05.11.15:13:29 Info: led: Starting RTL generation for module 'DE2_115_SOPC_led'
Info: 2016.05.11.15:13:29 Info: led:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_led --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0019_led_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0019_led_gen//DE2_115_SOPC_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0019_led_gen
Info: 2016.05.11.15:13:29 Info: led: Done RTL generation for module 'DE2_115_SOPC_led'
Info: 2016.05.11.15:13:29 Info: led: "DE2_115_SOPC" instantiated altera_avalon_pio "led"
Info: 2016.05.11.15:13:29 Info: sdram: Starting RTL generation for module 'DE2_115_SOPC_sdram'
Info: 2016.05.11.15:13:29 Info: sdram:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_SOPC_sdram --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0020_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0020_sdram_gen//DE2_115_SOPC_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0020_sdram_gen
Info: 2016.05.11.15:13:30 Info: sdram: Done RTL generation for module 'DE2_115_SOPC_sdram'
Info: 2016.05.11.15:13:30 Info: sdram: "DE2_115_SOPC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2016.05.11.15:13:32 Info: sram: "DE2_115_SOPC" instantiated TERASIC_SRAM "sram"
Info: 2016.05.11.15:13:32 Info: sw: Starting RTL generation for module 'DE2_115_SOPC_sw'
Info: 2016.05.11.15:13:32 Info: sw:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sw --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0022_sw_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0022_sw_gen//DE2_115_SOPC_sw_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0022_sw_gen
Info: 2016.05.11.15:13:33 Info: sw: Done RTL generation for module 'DE2_115_SOPC_sw'
Info: 2016.05.11.15:13:33 Info: sw: "DE2_115_SOPC" instantiated altera_avalon_pio "sw"
Info: 2016.05.11.15:13:33 Info: sysid: Generating Verilog simulation model
Info: 2016.05.11.15:14:06 Info: sysid: Generated simulation model DE2_115_SOPC_sysid.vo
Info: 2016.05.11.15:14:06 Info: sysid: "DE2_115_SOPC" instantiated altera_avalon_sysid_qsys "sysid"
Info: 2016.05.11.15:14:07 Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'
Info: 2016.05.11.15:14:07 Info: timer:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0026_timer_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0026_timer_gen//DE2_115_SOPC_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0026_timer_gen
Info: 2016.05.11.15:14:09 Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'
Info: 2016.05.11.15:14:09 Info: timer: "DE2_115_SOPC" instantiated altera_avalon_timer "timer"
Info: 2016.05.11.15:14:10 Info: tri_state_bridge_flash_bridge_0: "DE2_115_SOPC" instantiated altera_tristate_conduit_bridge "tri_state_bridge_flash_bridge_0"
Info: 2016.05.11.15:14:11 Info: tri_state_bridge_flash_pinSharer_0: "DE2_115_SOPC" instantiated altera_tristate_conduit_pin_sharer "tri_state_bridge_flash_pinSharer_0"
Info: 2016.05.11.15:14:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:22 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:22 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:23 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:23 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:23 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:23 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:24 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:29 Info: mm_interconnect_0: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2016.05.11.15:14:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:35 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:35 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:36 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:36 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:14:37 Info: mm_interconnect_1: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2016.05.11.15:14:37 Info: irq_mapper: "DE2_115_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: 2016.05.11.15:14:37 Info: irq_synchronizer: "DE2_115_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: 2016.05.11.15:14:37 Info: rst_controller: "DE2_115_SOPC" instantiated altera_reset_controller "rst_controller"
Info: 2016.05.11.15:14:37 Info: tdt: "cfi_flash" instantiated altera_tristate_controller_translator "tdt"
Info: 2016.05.11.15:14:37 Info: slave_translator: "cfi_flash" instantiated altera_merlin_slave_translator "slave_translator"
Info: 2016.05.11.15:14:37 Info: tda: "cfi_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: 2016.05.11.15:14:38 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: 2016.05.11.15:14:38 Info: cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen//DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:40 (*) Starting Nios II generation
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:40 (*)   Checking for plaintext license.
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:42 (*)   Plaintext license not found.
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:42 (*)   Checking for encrypted license (non-evaluation).
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)   Elaborating CPU configuration settings
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)   Creating all objects for CPU
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)     Testbench
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:45 (*)     Instruction decoding
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:45 (*)       Instruction fields
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:45 (*)       Instruction decodes
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)       Signals for RTL simulation waveforms
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)       Instruction controls
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)     Pipeline frontend
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)     Pipeline backend
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:54 (*)   Creating 'C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen/
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:54 (*)   Generating RTL from CPU objects
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:59 (*)   Creating encrypted RTL
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:15:01 (*)   Creating IP functional simulation model
Info: 2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:15:34 (*) Done Nios II generation
Info: 2016.05.11.15:15:34 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: 2016.05.11.15:15:34 Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: 2016.05.11.15:15:34 Info: pin_sharer: "tri_state_bridge_flash_pinSharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: 2016.05.11.15:15:35 Info: arbiter: "tri_state_bridge_flash_pinSharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: 2016.05.11.15:15:35 Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: 2016.05.11.15:15:35 Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: 2016.05.11.15:15:35 Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: 2016.05.11.15:15:35 Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: 2016.05.11.15:15:35 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2016.05.11.15:15:35 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2016.05.11.15:15:35 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2016.05.11.15:15:35 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2016.05.11.15:15:35 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2016.05.11.15:15:35 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2016.05.11.15:15:35 Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: 2016.05.11.15:15:35 Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: 2016.05.11.15:15:35 Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:35 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:35 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2016.05.11.15:15:35 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2016.05.11.15:15:35 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2016.05.11.15:15:35 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2016.05.11.15:15:35 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:35 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2016.05.11.15:15:35 Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: 2016.05.11.15:15:35 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:35 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:35 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:35 Info: sram_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_avalon_slave_rsp_width_adapter"
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:35 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:36 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2016.05.11.15:15:36 Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: 2016.05.11.15:15:36 Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: 2016.05.11.15:15:36 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2016.05.11.15:15:36 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2016.05.11.15:15:36 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2016.05.11.15:15:36 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2016.05.11.15:15:36 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:36 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2016.05.11.15:15:36 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2016.05.11.15:15:36 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules
Info: 2016.05.11.15:15:36 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2016.05.11.15:15:36 Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: 2016.05.11.15:15:36 Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: 2016.05.11.15:15:36 Info: DE2_115_SOPC: Done "DE2_115_SOPC" with 70 modules, 135 files
Info: 2016.05.11.15:15:36 Info: qsys-generate succeeded.
Info: 2016.05.11.15:15:36 Info: Finished: Create simulation model
Info: 2016.05.11.15:15:36 Info: Starting: Create Modelsim Project.
Info: 2016.05.11.15:15:36 Info: sim-script-gen --spd=D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC\DE2_115_SOPC.spd --output-directory=D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation
Info: 2016.05.11.15:15:36 Info: Doing: ip-make-simscript --spd=D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC\DE2_115_SOPC.spd --output-directory=D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation
Info: 2016.05.11.15:15:38 Info: Generating the following file(s) for MODELSIM simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation
Info: 2016.05.11.15:15:38 Info:     mentor
Info: 2016.05.11.15:15:38 Info: Generating the following file(s) for VCS simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation
Info: 2016.05.11.15:15:38 Info:     synopsys/vcs
Info: 2016.05.11.15:15:38 Info: Generating the following file(s) for VCSMX simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation
Info: 2016.05.11.15:15:38 Info:     synopsys/vcsmx
Info: 2016.05.11.15:15:38 Info:     synopsys/vcsmx
Info: 2016.05.11.15:15:38 Info: Generating the following file(s) for NCSIM simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation
Info: 2016.05.11.15:15:38 Info:     cadence
Info: 2016.05.11.15:15:39 Info:     cadence
Info: 2016.05.11.15:15:39 Info:     cadence
Info: 2016.05.11.15:15:39 Info:     60 .cds.lib files in cadence/cds_libs
Info: 2016.05.11.15:15:39 Info: Generating the following file(s) for RIVIERA simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation
Info: 2016.05.11.15:15:39 Info:     aldec
Info: 2016.05.11.15:15:39 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation
Info: 2016.05.11.15:15:39 Info: Finished: Create Modelsim Project.
Info: 2016.05.11.15:15:39 Info: Starting: Create block symbol file (.bsf)
Info: 2016.05.11.15:15:39 Info: qsys-generate D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC.qsys --block-symbol-file --output-directory=D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC --family="Cyclone IV E" --part=EP4CE115F29C7
Info: 2016.05.11.15:15:39 Info: Loading DE2_115_MTL2_PAINTER
Info: 2016.05.11.15:15:39 Info: Reading input file
Info: 2016.05.11.15:15:39 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2016.05.11.15:15:39 Info: Parameterizing module alt_vip_itc_0
Info: 2016.05.11.15:15:39 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2016.05.11.15:15:39 Info: Parameterizing module alt_vip_vfr_0
Info: 2016.05.11.15:15:39 Info: Adding altpll_0 [altpll 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module altpll_0
Info: 2016.05.11.15:15:39 Info: Adding cfi_flash [altera_generic_tristate_controller 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module cfi_flash
Info: 2016.05.11.15:15:39 Info: Adding clk_50 [clock_source 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module clk_50
Info: 2016.05.11.15:15:39 Info: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module clock_crossing_io
Info: 2016.05.11.15:15:39 Info: Adding cpu [altera_nios2_gen2 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module cpu
Info: 2016.05.11.15:15:39 Info: Adding epcs_flash_controller [altera_avalon_epcs_flash_controller 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module epcs_flash_controller
Info: 2016.05.11.15:15:39 Info: Adding i2c_opencores_0 [i2c_opencores 12.0]
Info: 2016.05.11.15:15:39 Info: Parameterizing module i2c_opencores_0
Info: 2016.05.11.15:15:39 Info: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module jtag_uart
Info: 2016.05.11.15:15:39 Info: Adding key [altera_avalon_pio 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module key
Info: 2016.05.11.15:15:39 Info: Adding lcd [altera_avalon_lcd_16207 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module lcd
Info: 2016.05.11.15:15:39 Info: Adding lcd_touch_int [altera_avalon_pio 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module lcd_touch_int
Info: 2016.05.11.15:15:39 Info: Adding led [altera_avalon_pio 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module led
Info: 2016.05.11.15:15:39 Info: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module sdram
Info: 2016.05.11.15:15:39 Info: Adding sram [TERASIC_SRAM 1.0]
Info: 2016.05.11.15:15:39 Info: Parameterizing module sram
Info: 2016.05.11.15:15:39 Info: Adding sw [altera_avalon_pio 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module sw
Info: 2016.05.11.15:15:39 Info: Adding sysid [altera_avalon_sysid_qsys 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module sysid
Info: 2016.05.11.15:15:39 Info: Adding timer [altera_avalon_timer 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module timer
Info: 2016.05.11.15:15:39 Info: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module tri_state_bridge_flash_bridge_0
Info: 2016.05.11.15:15:39 Info: Adding tri_state_bridge_flash_pinSharer_0 [altera_tristate_conduit_pin_sharer 15.1]
Info: 2016.05.11.15:15:39 Info: Parameterizing module tri_state_bridge_flash_pinSharer_0
Info: 2016.05.11.15:15:39 Info: Building connections
Info: 2016.05.11.15:15:39 Info: Parameterizing connections
Info: 2016.05.11.15:15:39 Info: Validating
Info: 2016.05.11.15:15:40 Info: Done reading input file
Warning: 2016.05.11.15:15:41 Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl
Warning: 2016.05.11.15:15:41 Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
2016.05.11.15:15:41 Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design.
Info: 2016.05.11.15:15:41 Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2016.05.11.15:15:41 Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.05.11.15:15:41 Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.05.11.15:15:41 Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2016.05.11.15:15:41 Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Info: 2016.05.11.15:15:42 Info: qsys-generate succeeded.
Info: 2016.05.11.15:15:42 Info: Finished: Create block symbol file (.bsf)
Info: 2016.05.11.15:15:42 Info:
Info: 2016.05.11.15:15:42 Info: Starting: Create HDL design files for synthesis
Info: 2016.05.11.15:15:42 Info: qsys-generate D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=D:\Documents\Quartus_VHDL\DE2_115_MTL2_PAINTER\DE2_115_SOPC\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Info: 2016.05.11.15:15:42 Info: Loading DE2_115_MTL2_PAINTER
Info: 2016.05.11.15:15:42 Info: Reading input file
Info: 2016.05.11.15:15:42 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2016.05.11.15:15:42 Info: Parameterizing module alt_vip_itc_0
Info: 2016.05.11.15:15:42 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2016.05.11.15:15:42 Info: Parameterizing module alt_vip_vfr_0
Info: 2016.05.11.15:15:42 Info: Adding altpll_0 [altpll 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module altpll_0
Info: 2016.05.11.15:15:42 Info: Adding cfi_flash [altera_generic_tristate_controller 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module cfi_flash
Info: 2016.05.11.15:15:42 Info: Adding clk_50 [clock_source 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module clk_50
Info: 2016.05.11.15:15:42 Info: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module clock_crossing_io
Info: 2016.05.11.15:15:42 Info: Adding cpu [altera_nios2_gen2 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module cpu
Info: 2016.05.11.15:15:42 Info: Adding epcs_flash_controller [altera_avalon_epcs_flash_controller 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module epcs_flash_controller
Info: 2016.05.11.15:15:42 Info: Adding i2c_opencores_0 [i2c_opencores 12.0]
Info: 2016.05.11.15:15:42 Info: Parameterizing module i2c_opencores_0
Info: 2016.05.11.15:15:42 Info: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module jtag_uart
Info: 2016.05.11.15:15:42 Info: Adding key [altera_avalon_pio 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module key
Info: 2016.05.11.15:15:42 Info: Adding lcd [altera_avalon_lcd_16207 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module lcd
Info: 2016.05.11.15:15:42 Info: Adding lcd_touch_int [altera_avalon_pio 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module lcd_touch_int
Info: 2016.05.11.15:15:42 Info: Adding led [altera_avalon_pio 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module led
Info: 2016.05.11.15:15:42 Info: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module sdram
Info: 2016.05.11.15:15:42 Info: Adding sram [TERASIC_SRAM 1.0]
Info: 2016.05.11.15:15:42 Info: Parameterizing module sram
Info: 2016.05.11.15:15:42 Info: Adding sw [altera_avalon_pio 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module sw
Info: 2016.05.11.15:15:42 Info: Adding sysid [altera_avalon_sysid_qsys 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module sysid
Info: 2016.05.11.15:15:42 Info: Adding timer [altera_avalon_timer 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module timer
Info: 2016.05.11.15:15:42 Info: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module tri_state_bridge_flash_bridge_0
Info: 2016.05.11.15:15:42 Info: Adding tri_state_bridge_flash_pinSharer_0 [altera_tristate_conduit_pin_sharer 15.1]
Info: 2016.05.11.15:15:42 Info: Parameterizing module tri_state_bridge_flash_pinSharer_0
Info: 2016.05.11.15:15:42 Info: Building connections
Info: 2016.05.11.15:15:42 Info: Parameterizing connections
Info: 2016.05.11.15:15:42 Info: Validating
Info: 2016.05.11.15:15:44 Info: Done reading input file
Warning: 2016.05.11.15:15:45 Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl
Warning: 2016.05.11.15:15:45 Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: 2016.05.11.15:15:45 Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design.
Info: 2016.05.11.15:15:45 Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.05.11.15:15:45 Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.05.11.15:15:45 Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.05.11.15:15:45 Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2016.05.11.15:15:45 Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Info: 2016.05.11.15:15:46 Info: DE2_115_SOPC: Generating DE2_115_SOPC "DE2_115_SOPC" for QUARTUS_SYNTH
Info: 2016.05.11.15:15:48 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0
Info: 2016.05.11.15:15:48 Info: Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0
Info: 2016.05.11.15:15:48 Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0
Info: 2016.05.11.15:15:48 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4
Info: 2016.05.11.15:15:48 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7
Info: 2016.05.11.15:15:48 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9
Warning: 2016.05.11.15:15:55 Warning: DE2_115_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:dataavailable (dataavailable)"
Warning: 2016.05.11.15:15:55 Warning: DE2_115_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:endofpacket (endofpacket)"
Warning: 2016.05.11.15:15:55 Warning: DE2_115_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:readyfordata (readyfordata)"
Info: 2016.05.11.15:15:56 Info: alt_vip_itc_0: "DE2_115_SOPC" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2016.05.11.15:15:56 Info: alt_vip_vfr_0: "DE2_115_SOPC" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2016.05.11.15:15:58 Info: altpll_0: "DE2_115_SOPC" instantiated altpll "altpll_0"
Info: 2016.05.11.15:15:58 Info: cfi_flash: "DE2_115_SOPC" instantiated altera_generic_tristate_controller "cfi_flash"
Info: 2016.05.11.15:15:58 Info: clock_crossing_io: "DE2_115_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: 2016.05.11.15:15:58 Info: cpu: "DE2_115_SOPC" instantiated altera_nios2_gen2 "cpu"
Info: 2016.05.11.15:15:58 Info: epcs_flash_controller: Starting RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'
Info: 2016.05.11.15:15:58 Info: epcs_flash_controller:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE2_115_SOPC_epcs_flash_controller --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0072_epcs_flash_controller_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0072_epcs_flash_controller_gen/
Info: 2016.05.11.15:15:59 Info: epcs_flash_controller: Done RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'
Info: 2016.05.11.15:15:59 Info: epcs_flash_controller: "DE2_115_SOPC" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller"
Info: 2016.05.11.15:15:59 Info: i2c_opencores_0: "DE2_115_SOPC" instantiated i2c_opencores "i2c_opencores_0"
Info: 2016.05.11.15:15:59 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: 2016.05.11.15:15:59 Info: jtag_uart:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0074_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0074_jtag_uart_gen/
Info: 2016.05.11.15:16:00 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: 2016.05.11.15:16:00 Info: jtag_uart: "DE2_115_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2016.05.11.15:16:00 Info: key: Starting RTL generation for module 'DE2_115_SOPC_key'
Info: 2016.05.11.15:16:00 Info: key:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_key --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0075_key_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0075_key_gen/
Info: 2016.05.11.15:16:00 Info: key: Done RTL generation for module 'DE2_115_SOPC_key'
Info: 2016.05.11.15:16:00 Info: key: "DE2_115_SOPC" instantiated altera_avalon_pio "key"
Info: 2016.05.11.15:16:00 Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'
Info: 2016.05.11.15:16:00 Info: lcd:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0076_lcd_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0076_lcd_gen/
Info: 2016.05.11.15:16:01 Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'
Info: 2016.05.11.15:16:01 Info: lcd: "DE2_115_SOPC" instantiated altera_avalon_lcd_16207 "lcd"
Info: 2016.05.11.15:16:01 Info: lcd_touch_int: Starting RTL generation for module 'DE2_115_SOPC_lcd_touch_int'
Info: 2016.05.11.15:16:01 Info: lcd_touch_int:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_lcd_touch_int --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0077_lcd_touch_int_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0077_lcd_touch_int_gen/
Info: 2016.05.11.15:16:01 Info: lcd_touch_int: Done RTL generation for module 'DE2_115_SOPC_lcd_touch_int'
Info: 2016.05.11.15:16:01 Info: lcd_touch_int: "DE2_115_SOPC" instantiated altera_avalon_pio "lcd_touch_int"
Info: 2016.05.11.15:16:01 Info: led: Starting RTL generation for module 'DE2_115_SOPC_led'
Info: 2016.05.11.15:16:01 Info: led:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_led --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0078_led_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0078_led_gen/
Info: 2016.05.11.15:16:01 Info: led: Done RTL generation for module 'DE2_115_SOPC_led'
Info: 2016.05.11.15:16:01 Info: led: "DE2_115_SOPC" instantiated altera_avalon_pio "led"
Info: 2016.05.11.15:16:01 Info: sdram: Starting RTL generation for module 'DE2_115_SOPC_sdram'
Info: 2016.05.11.15:16:01 Info: sdram:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_SOPC_sdram --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0079_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0079_sdram_gen/
Info: 2016.05.11.15:16:02 Info: sdram: Done RTL generation for module 'DE2_115_SOPC_sdram'
Info: 2016.05.11.15:16:02 Info: sdram: "DE2_115_SOPC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2016.05.11.15:16:02 Info: sram: "DE2_115_SOPC" instantiated TERASIC_SRAM "sram"
Info: 2016.05.11.15:16:02 Info: sw: Starting RTL generation for module 'DE2_115_SOPC_sw'
Info: 2016.05.11.15:16:02 Info: sw:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sw --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0080_sw_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0080_sw_gen/
Info: 2016.05.11.15:16:03 Info: sw: Done RTL generation for module 'DE2_115_SOPC_sw'
Info: 2016.05.11.15:16:03 Info: sw: "DE2_115_SOPC" instantiated altera_avalon_pio "sw"
Info: 2016.05.11.15:16:03 Info: sysid: "DE2_115_SOPC" instantiated altera_avalon_sysid_qsys "sysid"
Info: 2016.05.11.15:16:03 Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'
Info: 2016.05.11.15:16:03 Info: timer:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0082_timer_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0082_timer_gen/
Info: 2016.05.11.15:16:03 Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'
Info: 2016.05.11.15:16:03 Info: timer: "DE2_115_SOPC" instantiated altera_avalon_timer "timer"
Info: 2016.05.11.15:16:03 Info: tri_state_bridge_flash_bridge_0: "DE2_115_SOPC" instantiated altera_tristate_conduit_bridge "tri_state_bridge_flash_bridge_0"
Info: 2016.05.11.15:16:03 Info: tri_state_bridge_flash_pinSharer_0: "DE2_115_SOPC" instantiated altera_tristate_conduit_pin_sharer "tri_state_bridge_flash_pinSharer_0"
Info: 2016.05.11.15:16:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:07 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:07 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:07 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:07 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:10 Info: mm_interconnect_0: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2016.05.11.15:16:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:11 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2016.05.11.15:16:13 Info: mm_interconnect_1: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2016.05.11.15:16:13 Info: irq_mapper: "DE2_115_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: 2016.05.11.15:16:13 Info: irq_synchronizer: "DE2_115_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: 2016.05.11.15:16:13 Info: rst_controller: "DE2_115_SOPC" instantiated altera_reset_controller "rst_controller"
Info: 2016.05.11.15:16:13 Info: tdt: "cfi_flash" instantiated altera_tristate_controller_translator "tdt"
Info: 2016.05.11.15:16:13 Info: slave_translator: "cfi_flash" instantiated altera_merlin_slave_translator "slave_translator"
Info: 2016.05.11.15:16:13 Info: tda: "cfi_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: 2016.05.11.15:16:13 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: 2016.05.11.15:16:13 Info: cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0088_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0088_cpu_gen/
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:15 (*) Starting Nios II generation
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:15 (*)   Checking for plaintext license.
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:16 (*)   Plaintext license not found.
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:16 (*)   Checking for encrypted license (non-evaluation).
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)   Elaborating CPU configuration settings
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)   Creating all objects for CPU
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)     Testbench
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)     Instruction decoding
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)       Instruction fields
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:18 (*)       Instruction decodes
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)       Signals for RTL simulation waveforms
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)       Instruction controls
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)     Pipeline frontend
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)     Pipeline backend
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:24 (*)   Generating RTL from CPU objects
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:29 (*)   Creating encrypted RTL
Info: 2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:31 (*) Done Nios II generation
Info: 2016.05.11.15:16:31 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: 2016.05.11.15:16:31 Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: 2016.05.11.15:16:31 Info: pin_sharer: "tri_state_bridge_flash_pinSharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: 2016.05.11.15:16:31 Info: arbiter: "tri_state_bridge_flash_pinSharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: 2016.05.11.15:16:31 Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: 2016.05.11.15:16:31 Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: 2016.05.11.15:16:31 Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: 2016.05.11.15:16:31 Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: 2016.05.11.15:16:31 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2016.05.11.15:16:31 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2016.05.11.15:16:31 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2016.05.11.15:16:31 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2016.05.11.15:16:31 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2016.05.11.15:16:31 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2016.05.11.15:16:31 Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: 2016.05.11.15:16:31 Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: 2016.05.11.15:16:31 Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:31 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:31 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2016.05.11.15:16:31 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2016.05.11.15:16:31 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2016.05.11.15:16:31 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2016.05.11.15:16:31 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:31 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2016.05.11.15:16:31 Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: 2016.05.11.15:16:31 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:31 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:31 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:31 Info: sram_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_avalon_slave_rsp_width_adapter"
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:31 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:32 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2016.05.11.15:16:32 Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: 2016.05.11.15:16:32 Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: 2016.05.11.15:16:32 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2016.05.11.15:16:32 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2016.05.11.15:16:32 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2016.05.11.15:16:32 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2016.05.11.15:16:32 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:32 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2016.05.11.15:16:32 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2016.05.11.15:16:32 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules
Info: 2016.05.11.15:16:32 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2016.05.11.15:16:32 Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: 2016.05.11.15:16:32 Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: 2016.05.11.15:16:32 Info: DE2_115_SOPC: Done "DE2_115_SOPC" with 70 modules, 143 files
Info: 2016.05.11.15:16:33 Info: qsys-generate succeeded.
Info: 2016.05.11.15:16:33 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "vga_pll.v" to "vga_pll.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "vga_pll.v"
Info (11131): Completed upgrading IP component Qsys with file "DE2_115_SOPC.qsys"
Info (11131): Completed upgrading IP component ALTPLL with file "vga_pll.v"
Info (23030): Evaluation of Tcl script c:/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 689 megabytes
    Info: Processing ended: Wed May 11 15:16:38 2016
    Info: Elapsed time: 00:06:19
    Info: Total CPU time (on all processors): 00:06:38


