$date
     Dec 13, 2021       19:17:01
$end

$version
 SystemC 2.3.3-Accellera --- Oct 17 2021 18:22:59
$end

$timescale
     1 ps
$end

$scope module SystemC $end
$var wire    1  aaaaa  clock       $end
$var wire    8  aaaab  input [7:0]  $end
$var wire    1  aaaac  clock_enable       $end
$var wire    1  aaaad  asynchronous_clear       $end
$var wire    8  aaaae  output [7:0]  $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
1aaaaa
b11111111 aaaab
0aaaac
1aaaad
b0 aaaae
$end

#1000
0aaaaa

#2000
1aaaaa

#3000
0aaaaa
1aaaac
0aaaad

#4000
1aaaaa
b11111111 aaaae

#5000
0aaaaa
0aaaac

#6000
1aaaaa

#7000
0aaaaa

#8000
1aaaaa

#9000
0aaaaa
b1111 aaaab
1aaaac

#10000
1aaaaa
b1111 aaaae

#11000
0aaaaa
0aaaac
1aaaad
b0 aaaae

#12000
1aaaaa

#13000
0aaaaa

#14000
1aaaaa

#15000
