Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 14 23:34:54 2023
| Host         : DESKTOP-BHC7JEH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder3x8_timing_summary_routed.rpt -pb decoder3x8_timing_summary_routed.pb -rpx decoder3x8_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder3x8
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.847ns  (logic 5.395ns (54.790%)  route 4.452ns (45.210%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  b_IBUF_inst/O
                         net (fo=8, routed)           2.548     4.062    b_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I2_O)        0.152     4.214 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.904     6.118    D_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.729     9.847 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.847    D[0]
    L4                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 5.391ns (56.004%)  route 4.235ns (43.996%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  c_IBUF_inst/O
                         net (fo=8, routed)           2.572     4.076    c_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I1_O)        0.152     4.228 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663     5.890    D_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         3.736     9.626 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.626    D[5]
    M3                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 5.152ns (54.679%)  route 4.270ns (45.321%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 f  c_IBUF_inst/O
                         net (fo=8, routed)           2.572     4.076    c_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I0_O)        0.124     4.200 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.698     5.897    D_OBUF[4]
    M7                   OBUF (Prop_obuf_I_O)         3.524     9.422 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.422    D[4]
    M7                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.387ns  (logic 5.167ns (55.040%)  route 4.220ns (44.960%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  b_IBUF_inst/O
                         net (fo=8, routed)           2.548     4.062    b_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I2_O)        0.124     4.186 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.858    D_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.528     9.387 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.387    D[1]
    M4                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 5.169ns (55.770%)  route 4.099ns (44.230%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 f  c_IBUF_inst/O
                         net (fo=8, routed)           2.038     3.541    c_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I2_O)        0.124     3.665 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.061     5.726    D_OBUF[6]
    M1                   OBUF (Prop_obuf_I_O)         3.541     9.268 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.268    D[6]
    M1                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.257ns  (logic 5.170ns (55.847%)  route 4.087ns (44.153%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 f  c_IBUF_inst/O
                         net (fo=8, routed)           2.036     3.539    c_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I0_O)        0.124     3.663 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.051     5.715    D_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         3.543     9.257 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.257    D[2]
    M2                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 5.382ns (58.905%)  route 3.754ns (41.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  c_IBUF_inst/O
                         net (fo=8, routed)           2.036     3.539    c_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I1_O)        0.152     3.691 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.410    D_OBUF[3]
    N7                   OBUF (Prop_obuf_I_O)         3.726     9.136 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.136    D[3]
    N7                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 5.404ns (59.329%)  route 3.705ns (40.671%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  c_IBUF_inst/O
                         net (fo=8, routed)           2.038     3.541    c_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I2_O)        0.152     3.693 r  D_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.360    D_OBUF[7]
    N5                   OBUF (Prop_obuf_I_O)         3.749     9.108 r  D_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.108    D[7]
    N5                                                                r  D[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.545ns (57.193%)  route 1.157ns (42.807%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  c_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.100    c_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.145 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.472    D_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         1.229     2.702 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.702    D[1]
    M4                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.627ns (59.850%)  route 1.091ns (40.150%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 f  a_IBUF_inst/O
                         net (fo=8, routed)           0.733     1.024    a_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I2_O)        0.048     1.072 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.430    D_OBUF[3]
    N7                   OBUF (Prop_obuf_I_O)         1.287     2.718 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.718    D[3]
    N7                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.624ns (59.092%)  route 1.125ns (40.908%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  c_IBUF_inst/O
                         net (fo=8, routed)           0.790     1.061    c_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I2_O)        0.045     1.106 r  D_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.440    D_OBUF[7]
    N5                   OBUF (Prop_obuf_I_O)         1.309     2.749 r  D_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.749    D[7]
    N5                                                                r  D[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.580ns (56.161%)  route 1.233ns (43.839%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 f  a_IBUF_inst/O
                         net (fo=8, routed)           0.733     1.024    a_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I2_O)        0.045     1.069 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.569    D_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         1.243     2.813 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.813    D[2]
    M2                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.558ns (54.954%)  route 1.277ns (45.046%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 f  c_IBUF_inst/O
                         net (fo=8, routed)           0.790     1.061    c_IBUF
    SLICE_X85Y109        LUT3 (Prop_lut3_I2_O)        0.045     1.106 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.487     1.593    D_OBUF[6]
    M1                   OBUF (Prop_obuf_I_O)         1.242     2.835 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.835    D[6]
    M1                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.609ns (55.864%)  route 1.271ns (44.136%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 f  c_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.100    c_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I1_O)        0.048     1.148 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.590    D_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         1.290     2.880 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.880    D[0]
    L4                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.932ns  (logic 1.541ns (52.562%)  route 1.391ns (47.438%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    U2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 f  c_IBUF_inst/O
                         net (fo=8, routed)           1.020     1.291    c_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.336 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.371     1.707    D_OBUF[4]
    M7                   OBUF (Prop_obuf_I_O)         1.225     2.932 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.932    D[4]
    M7                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.620ns (54.718%)  route 1.341ns (45.282%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    W3                   IBUF (Prop_ibuf_I_O)         0.282     0.282 f  b_IBUF_inst/O
                         net (fo=8, routed)           1.011     1.293    b_IBUF
    SLICE_X85Y123        LUT3 (Prop_lut3_I2_O)        0.043     1.336 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.665    D_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         1.296     2.961 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.961    D[5]
    M3                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------





