// Seed: 3088491645
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    input  wand  id_2,
    input  wand  id_3,
    output tri0  id_4,
    output wand  id_5,
    output tri1  id_6,
    input  tri1  id_7,
    input  wire  id_8,
    input  tri1  id_9,
    input  tri   id_10,
    input  tri0  id_11
);
endmodule
module module_1 (
    inout tri1  id_0,
    input wire  id_1,
    input tri   id_2,
    input uwire id_3,
    input tri0  id_4
);
  assign id_0 = id_3 == (id_3 == id_0);
  wire id_6;
  module_0(
      id_0, id_0, id_2, id_1, id_0, id_0, id_0, id_4, id_2, id_1, id_4, id_1
  );
endmodule
