<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__rcc_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32l4xx_ll_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l4xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef STM32L4xx_LL_RCC_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define STM32L4xx_LL_RCC_H</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;stm32l4xx.h&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Defines used to perform offsets*/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define RCC_OFFSET_CCIPR        0U</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define RCC_OFFSET_CCIPR2       0x14U</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__LL__ES__CLOCK__FREQ.html">   79</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__LL__ES__CLOCK__FREQ.html#a1bd35ea768901f1dcfd3e3df5a368922">   81</a></span>&#160;  uint32_t <a class="code" href="group__LL__ES__CLOCK__FREQ.html#a1bd35ea768901f1dcfd3e3df5a368922">SYSCLK_Frequency</a>;        </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__LL__ES__CLOCK__FREQ.html#a550554f2dc7878ff3a48153d31b44e5b">   82</a></span>&#160;  uint32_t <a class="code" href="group__LL__ES__CLOCK__FREQ.html#a550554f2dc7878ff3a48153d31b44e5b">HCLK_Frequency</a>;          </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__LL__ES__CLOCK__FREQ.html#ac085515fd0d4add87a8866d87f185554">   83</a></span>&#160;  uint32_t <a class="code" href="group__LL__ES__CLOCK__FREQ.html#ac085515fd0d4add87a8866d87f185554">PCLK1_Frequency</a>;         </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__LL__ES__CLOCK__FREQ.html#acfbeb417677ae442a19fa6dc8adc5e39">   84</a></span>&#160;  uint32_t <a class="code" href="group__LL__ES__CLOCK__FREQ.html#acfbeb417677ae442a19fa6dc8adc5e39">PCLK2_Frequency</a>;         </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} <a class="code" href="group__LL__ES__CLOCK__FREQ.html#structLL__RCC__ClocksTypeDef">LL_RCC_ClocksTypeDef</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define HSE_VALUE    8000000U   </span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define HSI_VALUE    16000000U  </span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define LSE_VALUE    32768U     </span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define LSI_VALUE    32000U     </span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#if !defined  (HSI48_VALUE)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define HSI48_VALUE  48000000U  </span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI48_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#if !defined  (EXTERNAL_SAI1_CLOCK_VALUE)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define EXTERNAL_SAI1_CLOCK_VALUE    48000U </span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_SAI1_CLOCK_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#if !defined  (EXTERNAL_SAI2_CLOCK_VALUE)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define EXTERNAL_SAI2_CLOCK_VALUE    48000U </span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_SAI2_CLOCK_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     </span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     </span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     </span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     </span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     </span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     </span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   </span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_PLLSAI1RDYC            RCC_CICR_PLLSAI1RDYC </span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_PLLSAI2RDYC            RCC_CICR_PLLSAI2RDYC </span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     </span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        </span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     </span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     </span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     </span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     </span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     </span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     </span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   </span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_PLLSAI1RDYF            RCC_CIFR_PLLSAI1RDYF </span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_PLLSAI2RDYF            RCC_CIFR_PLLSAI2RDYF </span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     </span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        </span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_FWRSTF                  RCC_CSR_FWRSTF     </span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   </span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    </span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    </span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    </span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   </span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   </span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    </span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      </span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      </span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      </span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      </span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      </span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      </span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    </span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_PLLSAI1RDYIE           RCC_CIER_PLLSAI1RDYIE  </span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_PLLSAI2RDYIE           RCC_CIER_PLLSAI2RDYIE  </span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      </span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                0x00000000U             </span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       </span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       </span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         </span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  </span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  </span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  </span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  </span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  </span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  </span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  </span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  </span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  </span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  </span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 </span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 </span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define LL_RCC_MSISRANGE_4                 RCC_CSR_MSISRANGE_1  </span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define LL_RCC_MSISRANGE_5                 RCC_CSR_MSISRANGE_2  </span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define LL_RCC_MSISRANGE_6                 RCC_CSR_MSISRANGE_4  </span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define LL_RCC_MSISRANGE_7                 RCC_CSR_MSISRANGE_8  </span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 </span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      </span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    </span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   </span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             </span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       </span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            </span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      </span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                      </span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) </span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      </span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  </span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  </span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) </span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_3                      </span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1       </span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2       </span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4       </span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8       </span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16      </span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 </span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 </span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_0) </span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_1) </span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL)   </span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_0) </span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_1) </span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL)   </span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_USART3SEL)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PCLK1      (RCC_CCIPR_USART3SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL_0) </span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL_1) </span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL)   </span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_USART3SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL) || defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_PCLK1       (RCC_CCIPR_UART4SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL_0)  </span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_HSI         ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL_1)  </span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_LSE         ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL)    </span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_PCLK1       (RCC_CCIPR_UART5SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL_0)  </span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_HSI         ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL_1)  </span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_LSE         ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL)    </span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL || RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     </span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          </span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          </span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            </span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U))                                                  </span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL_0 &gt;&gt; RCC_CCIPR_I2C1SEL_Pos)) </span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL_1 &gt;&gt; RCC_CCIPR_I2C1SEL_Pos)) </span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_I2C2SEL)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U))                                                  </span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL_0 &gt;&gt; RCC_CCIPR_I2C2SEL_Pos)) </span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL_1 &gt;&gt; RCC_CCIPR_I2C2SEL_Pos)) </span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_I2C2SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U))                                                  </span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL_0 &gt;&gt; RCC_CCIPR_I2C3SEL_Pos)) </span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL_1 &gt;&gt; RCC_CCIPR_I2C3SEL_Pos)) </span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_I2C4SEL)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | (RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U))                                                    </span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | (RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL_0 &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | (RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL_1 &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_I2C4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      RCC_CCIPR_LPTIM1SEL                                    </span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      RCC_CCIPR_LPTIM2SEL                                    </span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL          (RCC_CCIPR2_SAI1SEL &lt;&lt; 16U)                          </span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      ((RCC_CCIPR2_SAI1SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI1SEL_0) </span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI2      ((RCC_CCIPR2_SAI1SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI1SEL_1) </span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_HSI          ((RCC_CCIPR2_SAI1SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI1SEL_2) </span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PIN          ((RCC_CCIPR2_SAI1SEL &lt;&lt; 16U) | (RCC_CCIPR2_SAI1SEL_1 | RCC_CCIPR2_SAI1SEL_0))  </span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#elif defined(RCC_CCIPR_SAI1SEL)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      RCC_CCIPR_SAI1SEL                                    </span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI2      (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL_0 &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL          (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL_1 &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PIN          (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL &gt;&gt; 16U))     </span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI2SEL)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLL          (RCC_CCIPR2_SAI2SEL &lt;&lt; 16U)                          </span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI1      ((RCC_CCIPR2_SAI2SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI2SEL_0) </span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI2      ((RCC_CCIPR2_SAI2SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI2SEL_1) </span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_HSI          ((RCC_CCIPR2_SAI2SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI2SEL_2) </span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PIN          ((RCC_CCIPR2_SAI2SEL &lt;&lt; 16U) | (RCC_CCIPR2_SAI2SEL_1 | RCC_CCIPR2_SAI2SEL_0))  </span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#elif defined(RCC_CCIPR_SAI2SEL)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI1      RCC_CCIPR_SAI2SEL                                    </span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI2      (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL_0 &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLL          (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL_1 &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PIN          (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL &gt;&gt; 16U))     </span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI2SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_KERNELCLKSOURCE_48CLK  0x00000000U          </span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_KERNELCLKSOURCE_PLLP   RCC_CCIPR2_SDMMCSEL  </span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SDMMCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; </div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#if defined(SDMMC1)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_HSI48      0x00000000U          </span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_NONE       0x00000000U          </span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_PLLSAI1    RCC_CCIPR_CLK48SEL_0 </span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_PLL        RCC_CCIPR_CLK48SEL_1 </span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_MSI        RCC_CCIPR_CLK48SEL   </span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_HSI48         0x00000000U          </span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_NONE          0x00000000U          </span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLLSAI1       RCC_CCIPR_CLK48SEL_0 </span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLL           RCC_CCIPR_CLK48SEL_1 </span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_MSI           RCC_CCIPR_CLK48SEL   </span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_HSI48         0x00000000U          </span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_NONE          0x00000000U          </span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLLSAI1       RCC_CCIPR_CLK48SEL_0 </span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL           RCC_CCIPR_CLK48SEL_1 </span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_MSI           RCC_CCIPR_CLK48SEL   </span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_NONE          0x00000000U          </span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_PLLSAI1       RCC_CCIPR_ADCSEL_0   </span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT) &amp;&amp; !defined(LTDC)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_PLLSAI2       RCC_CCIPR_ADCSEL_1   </span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADCSEL)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_SYSCLK        RCC_CCIPR_ADCSEL     </span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_SYSCLK        0x30000000U          </span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define LL_RCC_SWPMI1_CLKSOURCE_PCLK1      0x00000000U          </span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define LL_RCC_SWPMI1_CLKSOURCE_HSI        RCC_CCIPR_SWPMI1SEL  </span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160; </div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_ADFSDM1SEL)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160; </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI1 0x00000000U             </span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_HSI  RCC_CCIPR2_ADFSDM1SEL_0 </span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_MSI  RCC_CCIPR2_ADFSDM1SEL_1 </span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_ADFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2      0x00000000U          </span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK     RCC_CCIPR2_DFSDM1SEL </span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2      0x00000000U          </span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK     RCC_CCIPR_DFSDM1SEL  </span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE_PHY          0x00000000U           </span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE_PLL          RCC_CCIPR2_DSISEL     </span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; </div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160; </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV2  0x00000000U              </span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV4  RCC_CCIPR2_PLLSAI2DIVR_0 </span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV8  RCC_CCIPR2_PLLSAI2DIVR_1 </span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV16 RCC_CCIPR2_PLLSAI2DIVR   </span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160; </div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define LL_RCC_OCTOSPI_CLKSOURCE_SYSCLK    0x00000000U           </span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define LL_RCC_OCTOSPI_CLKSOURCE_MSI       RCC_CCIPR2_OSPISEL_0  </span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define LL_RCC_OCTOSPI_CLKSOURCE_PLL       RCC_CCIPR2_OSPISEL_1  </span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL </span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL </span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_USART3SEL)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL </span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_USART3SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160; </div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL) || defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160; </div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE             RCC_CCIPR_UART4SEL </span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE             RCC_CCIPR_UART5SEL </span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL || RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL </span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE              ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL &gt;&gt; RCC_CCIPR_I2C1SEL_Pos)) </span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_I2C2SEL)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE              ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL &gt;&gt; RCC_CCIPR_I2C2SEL_Pos)) </span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_I2C2SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE              ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL &gt;&gt; RCC_CCIPR_I2C3SEL_Pos)) </span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_I2C4SEL)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE              ((RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | (RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_I2C4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; </div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL </span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL </span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR2_SAI1SEL </span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL </span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI2SEL)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE              RCC_CCIPR2_SAI2SEL </span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#elif defined(RCC_CCIPR_SAI2SEL)</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE              RCC_CCIPR_SAI2SEL </span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI2SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; </div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#if defined(SDMMC1)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_KERNELCLKSOURCE      RCC_CCIPR2_SDMMCSEL </span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SDMMCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE            RCC_CCIPR_CLK48SEL </span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160; </div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_CLK48SEL </span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_CLK48SEL </span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160; </div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADCSEL)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL </span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE               0x30000000U </span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160; </div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define LL_RCC_SWPMI1_CLKSOURCE            RCC_CCIPR_SWPMI1SEL </span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160; </div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_ADFSDM1SEL)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160; </div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE      RCC_CCIPR2_ADFSDM1SEL </span><span class="comment">/* DFSDM1 Audio Clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160; </div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_ADFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160; </div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE            RCC_CCIPR2_DFSDM1SEL </span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE            RCC_CCIPR_DFSDM1SEL </span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160; </div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160; </div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE               RCC_CCIPR2_DSISEL      </span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160; </div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160; </div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE              RCC_CCIPR2_PLLSAI2DIVR </span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160; </div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160; </div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define LL_RCC_OCTOSPI_CLKSOURCE           RCC_CCIPR2_OSPISEL    </span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   </span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         </span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_NONE              0x00000000U             </span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_MSI  </span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  </span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  </span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_1                  0x00000000U                                                    </span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                                           </span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                                           </span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)                      </span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                                           </span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)                      </span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)                      </span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#if defined(RCC_PLLM_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_9                  (RCC_PLLCFGR_PLLM_3)                                           </span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0)                      </span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1)                      </span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2)                      </span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLM_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160; </div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_2                  0x00000000U            </span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_0)   </span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_1)   </span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)     </span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_SUPPORT)</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160; </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLPDIV_1)                                              </span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLPDIV_2)                                              </span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)                        </span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLPDIV_3)                                              </span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)                        </span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)                        </span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)  </span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLPDIV_4)                                              </span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)                        </span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)                        </span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)  </span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)                        </span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)  </span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)  </span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1) </span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_7                  0x00000000U            </span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP)     </span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_2                  0x00000000U             </span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_0)    </span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_1)    </span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)      </span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160; </div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_1              0x00000000U                                             </span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_2              (RCC_PLLSAI1CFGR_PLLSAI1M_0)                            </span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_3              (RCC_PLLSAI1CFGR_PLLSAI1M_1)                            </span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_5              (RCC_PLLSAI1CFGR_PLLSAI1M_2)                            </span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_7              (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1) </span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_9              (RCC_PLLSAI1CFGR_PLLSAI1M_3)                            </span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_10             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_11             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1) </span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_12             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_13             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2) </span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_14             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_15             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1) </span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_16             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160; </div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160; </div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1Q_DIV_2              0x00000000U                  </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1Q_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1Q_0) </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1Q_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1Q_1) </span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1Q_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1Q)   </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_2              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)                               </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_3              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2)                               </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_5              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_7              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3)                               </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_9              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_10             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_11             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_12             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_13             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_14             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_15             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_16             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4)                               </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_17             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_18             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_19             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_20             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_21             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_22             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_23             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_24             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3) </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_25             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_26             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_27             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_28             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_29             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_30             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_31             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_7              0x00000000U                </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_17             (RCC_PLLSAI1CFGR_PLLSAI1P) </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160; </div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1R_DIV_2              0x00000000U                  </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1R_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1R_0) </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1R_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1R_1) </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1R_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1R)   </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160; </div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160; </div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_1              0x00000000U                                             </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_2              (RCC_PLLSAI2CFGR_PLLSAI2M_0)                            </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_3              (RCC_PLLSAI2CFGR_PLLSAI2M_1)                            </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_5              (RCC_PLLSAI2CFGR_PLLSAI2M_2)                            </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_7              (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1) </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_9              (RCC_PLLSAI2CFGR_PLLSAI2M_3)                            </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_10             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_11             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1) </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_12             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_13             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2) </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_14             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_15             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1) </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_16             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160; </div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160; </div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2Q_DIV_2              0x00000000U                  </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2Q_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2Q_0) </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2Q_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2Q_1) </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2Q_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2Q)   </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2Q_DIV_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160; </div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_2              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)                               </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_3              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2)                               </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_5              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_7              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3)                               </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_9              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_10             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_11             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_12             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) </span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_13             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_14             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_15             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_16             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4)                               </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_17             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_18             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_19             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_20             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_21             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_22             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_23             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_24             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3) </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_25             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_26             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_27             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_28             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_29             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_30             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_31             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_7              0x00000000U                </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_17             (RCC_PLLSAI2CFGR_PLLSAI2P) </span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160; </div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2R_DIV_2              0x00000000U                  </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2R_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2R_0) </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2R_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2R_1) </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2R_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2R)   </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_PLLSAI2DIVR)</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160; </div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2DIVR_DIV_2           0x00000000U                     </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2DIVR_DIV_4           RCC_CCIPR2_PLLSAI2DIVR_0        </span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2DIVR_DIV_8           RCC_CCIPR2_PLLSAI2DIVR_1        </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2DIVR_DIV_16          (RCC_CCIPR2_PLLSAI2DIVR_1 | RCC_CCIPR2_PLLSAI2DIVR_0) </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_PLLSAI2DIVR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160; </div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGESEL_STANDBY         0U                  </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGESEL_RUN             1U                  </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#if defined(RCC_CSR_LSIPREDIV)</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160; </div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define LL_RCC_LSI_PREDIV_1                0x00000000U         </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define LL_RCC_LSI_PREDIV_128              RCC_CSR_LSIPREDIV   </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_LSIPREDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160; </div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_PCLK       LL_RCC_DFSDM1_CLKSOURCE_PCLK2</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM_CLKSOURCE_PCLK        LL_RCC_DFSDM1_CLKSOURCE_PCLK2</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM_CLKSOURCE_SYSCLK      LL_RCC_DFSDM1_CLKSOURCE_SYSCLK</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM_CLKSOURCE             LL_RCC_DFSDM1_CLKSOURCE</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define LL_RCC_SWPMI1_CLKSOURCE_PCLK       LL_RCC_SWPMI1_CLKSOURCE_PCLK1</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160; </div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160; </div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160; </div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">                   ((((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U))</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160; </div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160; </div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">                   ((__PLLP__) &gt;&gt; RCC_PLLCFGR_PLLPDIV_Pos))</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160; </div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160; </div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">                   (((__PLLP__) == LL_RCC_PLLP_DIV_7) ? 7U : 17U))</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160; </div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160; </div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">                   ((((__PLLQ__) &gt;&gt; RCC_PLLCFGR_PLLQ_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160; </div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) &amp;&amp; defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160; </div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1P__) \</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI1M__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">                    ((__PLLSAI1P__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160; </div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160; </div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">                    ((__PLLSAI1P__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160; </div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160; </div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">                    (((__PLLSAI1P__) == LL_RCC_PLLSAI1P_DIV_7) ? 7U : 17U))</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160; </div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160; </div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160; </div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1Q__) \</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI1M__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">                    ((((__PLLSAI1Q__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160; </div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160; </div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1Q__) \</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">                    ((((__PLLSAI1Q__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160; </div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160; </div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160; </div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1R__) \</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI1M__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">                    ((((__PLLSAI1R__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160; </div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160; </div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1R__) \</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">                    ((((__PLLSAI1R__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160; </div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160; </div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) &amp;&amp; defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160; </div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__) \</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI2M__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">                    ((__PLLSAI2P__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160; </div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160; </div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2P__) \</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">                    ((__PLLSAI2P__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160; </div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160; </div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2P__) \</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">                    (((__PLLSAI2P__) == LL_RCC_PLLSAI2P_DIV_7) ? 7U : 17U))</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160; </div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160; </div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160; </div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_LTDC_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2R__, __PLLSAI2DIVR__) \</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">                   (((__INPUTFREQ__) / (((__PLLSAI2M__)&gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">                    (((((__PLLSAI2R__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2R_Pos ) + 1U) &lt;&lt; 1U) * (2UL &lt;&lt; ((__PLLSAI2DIVR__) &gt;&gt; RCC_CCIPR2_PLLSAI2DIVR_Pos))))</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160; </div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2R__) \</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">                    ((((__PLLSAI2R__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2R_Pos ) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160; </div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160; </div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160; </div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_DSI_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2Q__) \</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI2M__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">                    ((((__PLLSAI2Q__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160; </div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160; </div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160; </div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160; </div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160; </div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160; </div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_MSI_FREQ(__MSISEL__, __MSIRANGE__)   (((__MSISEL__) == LL_RCC_MSIRANGESEL_STANDBY) ? \</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">                           (MSIRangeTable[(__MSIRANGE__) &gt;&gt; 8U]) : \</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">                           (MSIRangeTable[(__MSIRANGE__) &gt;&gt; 4U]))</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160; </div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776"> 2026</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;{</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_CSSON);</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;}</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160; </div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf"> 2036</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;{</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;}</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160; </div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77"> 2046</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;{</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_HSEBYP);</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;}</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160; </div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc"> 2056</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;{</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;}</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160; </div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078"> 2066</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;{</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_HSEON);</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;}</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160; </div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e"> 2076</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;{</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;}</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160; </div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga69fc96a7bd05f2d221c8c57ade09cde5"> 2095</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga69fc96a7bd05f2d221c8c57ade09cde5">LL_RCC_HSI_EnableInStopMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;{</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_HSIKERON);</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;}</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160; </div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga38d4fd158c616677a19398a9ace73706"> 2105</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga38d4fd158c616677a19398a9ace73706">LL_RCC_HSI_DisableInStopMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;{</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_HSIKERON);</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;}</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160; </div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#gabdf1d57a8a948c49637fb202110daf37"> 2115</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI.html#gabdf1d57a8a948c49637fb202110daf37">LL_RCC_HSI_IsEnabledInStopMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;{</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, RCC_CR_HSIKERON) == RCC_CR_HSIKERON) ? 1UL : 0UL);</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;}</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160; </div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6"> 2125</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;{</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_HSION);</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;}</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160; </div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46"> 2135</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;{</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_HSION);</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;}</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160; </div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f"> 2145</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;{</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;}</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160; </div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga81cf579bb8461ad9f7a4b72e89f436a8"> 2155</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga81cf579bb8461ad9f7a4b72e89f436a8">LL_RCC_HSI_EnableAutoFromStop</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;{</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_HSIASFS);</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;}</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160; </div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga134c7753e9d218eef26f301985fdcc85"> 2165</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga134c7753e9d218eef26f301985fdcc85">LL_RCC_HSI_DisableAutoFromStop</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;{</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_HSIASFS);</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;}</div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1"> 2176</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;{</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;ICSCR, RCC_ICSCR_HSICAL) &gt;&gt; RCC_ICSCR_HSICAL_Pos);</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;}</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160; </div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d"> 2190</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a>(uint32_t Value)</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;{</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM, Value &lt;&lt; RCC_ICSCR_HSITRIM_Pos);</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;}</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160; </div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e"> 2200</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;{</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM) &gt;&gt; RCC_ICSCR_HSITRIM_Pos);</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;}</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160; </div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160; </div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI48.html#gae500243e0a9ac7fe177b6c72d03ee84f"> 2219</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI48.html#gae500243e0a9ac7fe177b6c72d03ee84f">LL_RCC_HSI48_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;{</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  SET_BIT(RCC-&gt;CRRCR, RCC_CRRCR_HSI48ON);</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;}</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160; </div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI48.html#gad134aeb01e6a2f522027eee74861fee2"> 2229</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI48.html#gad134aeb01e6a2f522027eee74861fee2">LL_RCC_HSI48_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;{</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CRRCR, RCC_CRRCR_HSI48ON);</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;}</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160; </div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI48.html#gad4fe802f294ffda3cc71d997f77b4e85"> 2239</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI48.html#gad4fe802f294ffda3cc71d997f77b4e85">LL_RCC_HSI48_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;{</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CRRCR, RCC_CRRCR_HSI48RDY) == RCC_CRRCR_HSI48RDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;}</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160; </div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI48.html#gacdadc0acb74e9fe44000b0b9ffe89d25"> 2249</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">LL_RCC_HSI48_GetCalibration</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;{</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CRRCR, RCC_CRRCR_HSI48CAL) &gt;&gt; RCC_CRRCR_HSI48CAL_Pos);</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;}</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160; </div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160; </div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a"> 2268</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;{</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;}</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160; </div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432"> 2278</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;{</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;BDCR, RCC_BDCR_LSEON);</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;}</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160; </div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890"> 2288</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;{</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;}</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160; </div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844"> 2298</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;{</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;}</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160; </div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gaf7fa11426f1ecc40dfbe1b2b7b253876"> 2314</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">LL_RCC_LSE_SetDriveCapability</a>(uint32_t LSEDrive)</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;{</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, LSEDrive);</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;}</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160; </div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga88c81420b7f4d8f799aeee46785511df"> 2328</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSE.html#ga88c81420b7f4d8f799aeee46785511df">LL_RCC_LSE_GetDriveCapability</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;{</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEDRV));</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;}</div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160; </div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gaf9fd67e99fb33e348169a8a79862e9ef"> 2338</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#gaf9fd67e99fb33e348169a8a79862e9ef">LL_RCC_LSE_EnableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;{</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSECSSON);</div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;}</div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160; </div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga7a021c25347c18d772f9d2643897578b"> 2350</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#ga7a021c25347c18d772f9d2643897578b">LL_RCC_LSE_DisableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;{</div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;BDCR, RCC_BDCR_LSECSSON);</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;}</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160; </div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1"> 2360</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;{</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;}</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160; </div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gaffd858ce9856a68d2d893cf75f37745f"> 2370</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSE.html#gaffd858ce9856a68d2d893cf75f37745f">LL_RCC_LSE_IsCSSDetected</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;{</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSECSSD) == RCC_BDCR_LSECSSD) ? 1UL : 0UL);</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;}</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160; </div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#if defined(RCC_BDCR_LSESYSDIS)</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160; </div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga1b2dff428897e4ee542d177251a65faf"> 2383</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#ga1b2dff428897e4ee542d177251a65faf">LL_RCC_LSE_DisablePropagation</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;{</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSESYSDIS);</div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;}</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160; </div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gaa0482b06545f54f862ebf6fe8a5e8567"> 2394</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#gaa0482b06545f54f862ebf6fe8a5e8567">LL_RCC_LSE_EnablePropagation</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;{</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;BDCR, RCC_BDCR_LSESYSDIS);</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;}</div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160; </div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga5f7bda62cc87cee95baaf9ea4d7fff96"> 2404</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSE.html#ga5f7bda62cc87cee95baaf9ea4d7fff96">LL_RCC_LSE_IsPropagationEnabled</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;{</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSESYSDIS) == 0U) ? 1UL : 0UL);</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;}</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_BDCR_LSESYSDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160; </div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35"> 2422</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;{</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION);</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;}</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160; </div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b"> 2432</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;{</div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CSR, RCC_CSR_LSION);</div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;}</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160; </div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2"> 2442</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;{</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;}</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160; </div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#if defined(RCC_CSR_LSIPREDIV)</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160; </div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSI.html#ga422ba870c17de2fc9d95edc21be0d010"> 2456</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSI.html#ga422ba870c17de2fc9d95edc21be0d010">LL_RCC_LSI_SetPrediv</a>(uint32_t LSI_PREDIV)</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;{</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CSR, RCC_CSR_LSIPREDIV, LSI_PREDIV);</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;}</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160; </div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSI.html#ga554c13db72d0bdd29546968a013c07a1"> 2468</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSI.html#ga554c13db72d0bdd29546968a013c07a1">LL_RCC_LSI_GetPrediv</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;{</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, RCC_CSR_LSIPREDIV));</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;}</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_LSIPREDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160; </div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gac3295e078ee4386d400c168bcef0813d"> 2487</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MSI.html#gac3295e078ee4386d400c168bcef0813d">LL_RCC_MSI_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;{</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_MSION);</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;}</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160; </div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gae7a0d5a1263e623686faa9a00edb160b"> 2497</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MSI.html#gae7a0d5a1263e623686faa9a00edb160b">LL_RCC_MSI_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;{</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_MSION);</div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;}</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160; </div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gab278ee2cb2e66b975bd64fd02d77be9a"> 2507</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__MSI.html#gab278ee2cb2e66b975bd64fd02d77be9a">LL_RCC_MSI_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;{</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;}</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160; </div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#ga941f12d85e5af27820eca98f1923c97c"> 2521</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MSI.html#ga941f12d85e5af27820eca98f1923c97c">LL_RCC_MSI_EnablePLLMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;{</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_MSIPLLEN);</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;}</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160; </div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#ga54a0d1b28f13d8e622c50eb5990ed5d9"> 2533</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MSI.html#ga54a0d1b28f13d8e622c50eb5990ed5d9">LL_RCC_MSI_DisablePLLMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;{</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_MSIPLLEN);</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;}</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160; </div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gabc1875f7187d193e177844ed32eb3ab5"> 2546</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MSI.html#gabc1875f7187d193e177844ed32eb3ab5">LL_RCC_MSI_EnableRangeSelection</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;{</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_MSIRGSEL);</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;}</div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160; </div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gafd94d6c4ed7c10b71e2c3a1ed4a58cb1"> 2556</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__MSI.html#gafd94d6c4ed7c10b71e2c3a1ed4a58cb1">LL_RCC_MSI_IsEnabledRangeSelect</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;{</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;}</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160; </div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gae3f00f20eae11a9110d9964461f6d6e9"> 2579</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MSI.html#gae3f00f20eae11a9110d9964461f6d6e9">LL_RCC_MSI_SetRange</a>(uint32_t Range)</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;{</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CR, RCC_CR_MSIRANGE, Range);</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;}</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160; </div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gacedc967e43c401bcabb5b940e7a36e97"> 2601</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__MSI.html#gacedc967e43c401bcabb5b940e7a36e97">LL_RCC_MSI_GetRange</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;{</div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CR, RCC_CR_MSIRANGE));</div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;}</div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160; </div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gaee79aefcd6f8b0ea325d4a394ced2937"> 2616</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MSI.html#gaee79aefcd6f8b0ea325d4a394ced2937">LL_RCC_MSI_SetRangeAfterStandby</a>(uint32_t Range)</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;{</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CSR, RCC_CSR_MSISRANGE, Range);</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;}</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160; </div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gaa55d8691b3e8e5ff4a9dbcdbae3c33be"> 2630</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__MSI.html#gaa55d8691b3e8e5ff4a9dbcdbae3c33be">LL_RCC_MSI_GetRangeAfterStandby</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;{</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CSR, RCC_CSR_MSISRANGE));</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;}</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160; </div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#ga46e59ff682c12e5a68d7d755dc3c5740"> 2642</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__MSI.html#ga46e59ff682c12e5a68d7d755dc3c5740">LL_RCC_MSI_GetCalibration</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;{</div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;ICSCR, RCC_ICSCR_MSICAL) &gt;&gt; RCC_ICSCR_MSICAL_Pos);</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;}</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160; </div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gaa721dc25ac3112e5f8c0aefdc83e237a"> 2654</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MSI.html#gaa721dc25ac3112e5f8c0aefdc83e237a">LL_RCC_MSI_SetCalibTrimming</a>(uint32_t Value)</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;{</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM, Value &lt;&lt; RCC_ICSCR_MSITRIM_Pos);</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;}</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160; </div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MSI.html#gaf1638d8f0e755060cee90eb4704f728c"> 2664</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__MSI.html#gaf1638d8f0e755060cee90eb4704f728c">LL_RCC_MSI_GetCalibTrimming</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;{</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM) &gt;&gt; RCC_ICSCR_MSITRIM_Pos);</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;}</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160; </div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSCO.html#ga2f1577e2f8d09be3181b65e0c05b9beb"> 2682</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSCO.html#ga2f1577e2f8d09be3181b65e0c05b9beb">LL_RCC_LSCO_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;{</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSCOEN);</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;}</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160; </div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSCO.html#ga0c03ff9010071adf2196caa5b55e9d7b"> 2692</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSCO.html#ga0c03ff9010071adf2196caa5b55e9d7b">LL_RCC_LSCO_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;{</div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;BDCR, RCC_BDCR_LSCOEN);</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;}</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160; </div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSCO.html#ga4a5c131f74a18545e4cd993ac5ec2a37"> 2705</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSCO.html#ga4a5c131f74a18545e4cd993ac5ec2a37">LL_RCC_LSCO_SetSource</a>(uint32_t Source)</div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;{</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;BDCR, RCC_BDCR_LSCOSEL, Source);</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;}</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160; </div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSCO.html#ga9012b6d17ca8d8993dd543c55bc3517a"> 2717</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSCO.html#ga9012b6d17ca8d8993dd543c55bc3517a">LL_RCC_LSCO_GetSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;{</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSCOSEL));</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;}</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160; </div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e"> 2740</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a>(uint32_t Source)</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;{</div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CFGR, RCC_CFGR_SW, Source);</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;}</div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160; </div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa"> 2754</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;{</div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_SWS));</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;}</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160; </div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4"> 2774</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a>(uint32_t Prescaler)</div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;{</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CFGR, RCC_CFGR_HPRE, Prescaler);</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;}</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160; </div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285"> 2790</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a>(uint32_t Prescaler)</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;{</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CFGR, RCC_CFGR_PPRE1, Prescaler);</div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;}</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160; </div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4"> 2806</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a>(uint32_t Prescaler)</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;{</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CFGR, RCC_CFGR_PPRE2, Prescaler);</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;}</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160; </div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b"> 2825</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;{</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_HPRE));</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;}</div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160; </div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1"> 2840</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;{</div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PPRE1));</div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;}</div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160; </div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3"> 2855</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;{</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PPRE2));</div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;}</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160; </div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga0780d565c87cff93b98c56f20d92b825"> 2868</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__System.html#ga0780d565c87cff93b98c56f20d92b825">LL_RCC_SetClkAfterWakeFromStop</a>(uint32_t Clock)</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;{</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CFGR, RCC_CFGR_STOPWUCK, Clock);</div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;}</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160; </div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga34aeae31b8e621dd832986110724932b"> 2880</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__System.html#ga34aeae31b8e621dd832986110724932b">LL_RCC_GetClkAfterWakeFromStop</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;{</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_STOPWUCK));</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;}</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160; </div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MCO.html#ga531fbb087ed71e95a1c47c848fad6638"> 2917</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MCO.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a>(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;{</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;}</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160; </div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga288672391403904722b1f3dd2110aa02"> 2950</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga288672391403904722b1f3dd2110aa02">LL_RCC_SetUSARTClockSource</a>(uint32_t USARTxSource)</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;{</div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, (USARTxSource &gt;&gt; 16U), (USARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;}</div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160; </div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#if defined(UART4) || defined(UART5)</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160; </div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga5b70628360824acb7aaa20429c1d17e4"> 2970</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga5b70628360824acb7aaa20429c1d17e4">LL_RCC_SetUARTClockSource</a>(uint32_t UARTxSource)</div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;{</div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, (UARTxSource &gt;&gt; 16U), (UARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;}</div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 || UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160; </div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0908786ed2341af7205871be632d2f7"> 2986</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0908786ed2341af7205871be632d2f7">LL_RCC_SetLPUARTClockSource</a>(uint32_t LPUARTxSource)</div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;{</div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);</div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;}</div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160; </div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6fd46129fa862aeadf9d63a4c5af5804"> 3011</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6fd46129fa862aeadf9d63a4c5af5804">LL_RCC_SetI2CClockSource</a>(uint32_t I2CxSource)</div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;{</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource &gt;&gt; 24U));</div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(*reg, 3UL &lt;&lt; ((I2CxSource &amp; 0x001F0000U) &gt;&gt; 16U), ((I2CxSource &amp; 0x000000FFU) &lt;&lt; ((I2CxSource &amp; 0x001F0000U) &gt;&gt; 16U)));</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;}</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160; </div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29"> 3031</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a>(uint32_t LPTIMxSource)</div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;{</div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, (LPTIMxSource &amp; 0xFFFF0000U), (LPTIMxSource &lt;&lt; 16U));</div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;}</div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160; </div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160; </div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga40076a8498dfb238311e64e035ebf352"> 3057</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga40076a8498dfb238311e64e035ebf352">LL_RCC_SetSAIClockSource</a>(uint32_t SAIxSource)</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;{</div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR2, (SAIxSource &gt;&gt; 16U), (SAIxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, (SAIxSource &amp; 0xFFFF0000U), (SAIxSource &lt;&lt; 16U));</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;}</div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160; </div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160; </div>
<div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga04bdc9f97d035ba58a2b1a641a761978"> 3078</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga04bdc9f97d035ba58a2b1a641a761978">LL_RCC_SetSDMMCKernelClockSource</a>(uint32_t SDMMCxSource)</div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;{</div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR2, RCC_CCIPR2_SDMMCSEL, SDMMCxSource);</div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;}</div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SDMMCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160; </div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8a39bd112832d9a6caed0b234344257b"> 3097</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8a39bd112832d9a6caed0b234344257b">LL_RCC_SetSDMMCClockSource</a>(uint32_t SDMMCxSource)</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;{</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, RCC_CCIPR_CLK48SEL, SDMMCxSource);</div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;}</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160; </div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga84816623364baa5eedd967cc8a34cd97"> 3115</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a>(uint32_t RNGxSource)</div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;{</div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, RCC_CCIPR_CLK48SEL, RNGxSource);</div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;}</div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160; </div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160; </div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f"> 3134</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a>(uint32_t USBxSource)</div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;{</div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);</div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;}</div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160; </div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADCSEL)</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160; </div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605"> 3153</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605">LL_RCC_SetADCClockSource</a>(uint32_t ADCxSource)</div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;{</div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);</div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;}</div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_ADCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160; </div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160; </div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6dfe1ad756e6da6ecba8a7528783a339"> 3168</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6dfe1ad756e6da6ecba8a7528783a339">LL_RCC_SetSWPMIClockSource</a>(uint32_t SWPMIxSource)</div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;{</div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, RCC_CCIPR_SWPMI1SEL, SWPMIxSource);</div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;}</div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160; </div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_ADFSDM1SEL)</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160; </div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gae32945a2cb1390be4148b7167dcfe017"> 3185</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gae32945a2cb1390be4148b7167dcfe017">LL_RCC_SetDFSDMAudioClockSource</a>(uint32_t Source)</div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;{</div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR2, RCC_CCIPR2_ADFSDM1SEL, Source);</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;}</div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_ADFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160; </div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga9638428efe96950818bc1b4e46e181b9"> 3203</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga9638428efe96950818bc1b4e46e181b9">LL_RCC_SetDFSDMClockSource</a>(uint32_t DFSDMxSource)</div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;{</div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR2, RCC_CCIPR2_DFSDM1SEL, DFSDMxSource);</div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR, RCC_CCIPR_DFSDM1SEL, DFSDMxSource);</div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;}</div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160; </div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160; </div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2a67a4cd2451c454ac3570b235d6feaf"> 3222</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2a67a4cd2451c454ac3570b235d6feaf">LL_RCC_SetDSIClockSource</a>(uint32_t Source)</div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;{</div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR2, RCC_CCIPR2_DSISEL, Source);</div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;}</div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160; </div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160; </div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga4f88ea26dd1f7364dbeb554c121e6188"> 3239</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga4f88ea26dd1f7364dbeb554c121e6188">LL_RCC_SetLTDCClockSource</a>(uint32_t Source)</div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;{</div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, Source);</div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;}</div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160; </div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160; </div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8c33be3956497f51f7934e11c434b82a"> 3255</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8c33be3956497f51f7934e11c434b82a">LL_RCC_SetOCTOSPIClockSource</a>(uint32_t Source)</div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;{</div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR2, RCC_CCIPR2_OSPISEL, Source);</div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;}</div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160; </div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b"> 3286</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">LL_RCC_GetUSARTClockSource</a>(uint32_t USARTx)</div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;{</div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, USARTx) | (USARTx &lt;&lt; 16U));</div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;}</div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160; </div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#if defined(UART4) || defined(UART5)</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160; </div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6009089f23c97b142fa35b2b260e2159"> 3308</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6009089f23c97b142fa35b2b260e2159">LL_RCC_GetUARTClockSource</a>(uint32_t UARTx)</div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;{</div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, UARTx) | (UARTx &lt;&lt; 16U));</div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;}</div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 || UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160; </div>
<div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0f41525892cbb58c7df0eaafd5596f7"> 3325</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0f41525892cbb58c7df0eaafd5596f7">LL_RCC_GetLPUARTClockSource</a>(uint32_t LPUARTx)</div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;{</div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, LPUARTx));</div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;}</div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160; </div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gad758b03a0bc66710b19b02b2337024ec"> 3356</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gad758b03a0bc66710b19b02b2337024ec">LL_RCC_GetI2CClockSource</a>(uint32_t I2Cx)</div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;{</div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;  __IO <span class="keyword">const</span> uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2Cx &gt;&gt; 24U));</div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;  <span class="keywordflow">return</span> (uint32_t)((READ_BIT(*reg, 3UL &lt;&lt; ((I2Cx &amp; 0x001F0000U) &gt;&gt; 16U)) &gt;&gt; ((I2Cx &amp; 0x001F0000U) &gt;&gt; 16U)) | (I2Cx &amp; 0xFFFF0000U));</div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;}</div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160; </div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc8d8c7f8d3660828000b0bbef9dacef"> 3378</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a>(uint32_t LPTIMx)</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;{</div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;  <span class="keywordflow">return</span> (uint32_t)((READ_BIT(RCC-&gt;CCIPR, LPTIMx) &gt;&gt; 16U) | LPTIMx);</div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;}</div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160; </div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160; </div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga885fc4f302fc2c94d362c6f430c1f409"> 3408</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a>(uint32_t SAIx)</div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;{</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR2, SAIx) | (SAIx &lt;&lt; 16U));</div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, SAIx) &gt;&gt; 16U | SAIx);</div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;}</div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160; </div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#if defined(SDMMC1)</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160; </div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gacf3c1bd1fc732dbfe0859d31e8b40999"> 3431</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gacf3c1bd1fc732dbfe0859d31e8b40999">LL_RCC_GetSDMMCKernelClockSource</a>(uint32_t SDMMCx)</div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;{</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR2, SDMMCx));</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;}</div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SDMMCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160; </div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6636cac9831d60fc025de66c7239195c"> 3451</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6636cac9831d60fc025de66c7239195c">LL_RCC_GetSDMMCClockSource</a>(uint32_t SDMMCx)</div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;{</div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, SDMMCx));</div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;}</div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160; </div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d996455f1d3262334a768759c21dcb9"> 3471</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a>(uint32_t RNGx)</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;{</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, RNGx));</div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;}</div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160; </div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160; </div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76"> 3491</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a>(uint32_t USBx)</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;{</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, USBx));</div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;}</div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160; </div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d"> 3510</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">LL_RCC_GetADCClockSource</a>(uint32_t ADCx)</div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;{</div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADCSEL)</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, ADCx));</div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;  (void)ADCx;  <span class="comment">/* unused */</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_ADCEN) != 0U) ? LL_RCC_ADC_CLKSOURCE_SYSCLK : LL_RCC_ADC_CLKSOURCE_NONE);</div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_ADCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;}</div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160; </div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160; </div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d6f0733e6772488f3f6a4ef1ca648e7"> 3530</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d6f0733e6772488f3f6a4ef1ca648e7">LL_RCC_GetSWPMIClockSource</a>(uint32_t SPWMIx)</div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;{</div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, SPWMIx));</div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;}</div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160; </div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_ADFSDM1SEL)</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160; </div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga377006e9145961c5c78715f0822afd63"> 3548</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga377006e9145961c5c78715f0822afd63">LL_RCC_GetDFSDMAudioClockSource</a>(uint32_t DFSDMx)</div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;{</div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR2, DFSDMx));</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;}</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_ADFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160; </div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga14dff69d0c79b289c2eca8a68e1a86a6"> 3567</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga14dff69d0c79b289c2eca8a68e1a86a6">LL_RCC_GetDFSDMClockSource</a>(uint32_t DFSDMx)</div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;{</div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR2, DFSDMx));</div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, DFSDMx));</div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;}</div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160; </div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160; </div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gafbae82d7966d64c90a73867f99d06a62"> 3587</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gafbae82d7966d64c90a73867f99d06a62">LL_RCC_GetDSIClockSource</a>(uint32_t DSIx)</div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;{</div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR2, DSIx));</div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;}</div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160; </div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160; </div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga223e026308f374fdf3f789e24ec9c9af"> 3605</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga223e026308f374fdf3f789e24ec9c9af">LL_RCC_GetLTDCClockSource</a>(uint32_t LTDCx)</div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;{</div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR2, LTDCx));</div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;}</div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160; </div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160; </div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaeb46b84de9e20d8939ea047ebb4cfaec"> 3622</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaeb46b84de9e20d8939ea047ebb4cfaec">LL_RCC_GetOCTOSPIClockSource</a>(uint32_t OCTOSPIx)</div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;{</div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR2, OCTOSPIx));</div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;}</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160; </div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b"> 3648</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a>(uint32_t Source)</div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;{</div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;BDCR, RCC_BDCR_RTCSEL, Source);</div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;}</div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160; </div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6"> 3662</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;{</div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL));</div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;}</div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160; </div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789"> 3672</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;{</div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN);</div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;}</div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160; </div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5"> 3682</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;{</div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;BDCR, RCC_BDCR_RTCEN);</div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;}</div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160; </div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88"> 3692</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;{</div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN) == RCC_BDCR_RTCEN) ? 1UL : 0UL);</div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;}</div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160; </div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435"> 3702</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;{</div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST);</div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;}</div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160; </div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d"> 3712</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;{</div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;BDCR, RCC_BDCR_BDRST);</div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;}</div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160; </div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b"> 3731</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;{</div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_PLLON);</div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;}</div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160; </div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd"> 3742</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;{</div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_PLLON);</div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;}</div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160; </div>
<div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860"> 3752</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;{</div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;}</div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160; </div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga2750df8ba57b39f426e73de366444bd2"> 3798</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga2750df8ba57b39f426e73de366444bd2">LL_RCC_PLL_ConfigDomain_SYS</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;{</div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,</div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;             Source | PLLM | (PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos) | PLLR);</div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;}</div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160; </div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_SUPPORT)</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160; </div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160; </div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gad340bee91222854445dad317aecbf0eb"> 3906</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#gad340bee91222854445dad317aecbf0eb">LL_RCC_PLL_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;{</div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLPDIV,</div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;             Source | PLLM | (PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos) | PLLP);</div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP,</div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;             Source | PLLM | (PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos) | PLLP);</div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;}</div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160; </div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga5073ee320f5b0711bba681f9364f46ec"> 3960</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;{</div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,</div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;             Source | PLLM | (PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos) | PLLQ);</div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;}</div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160; </div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0"> 3976</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a>(uint32_t PLLSource)</div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;{</div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);</div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;}</div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160; </div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85"> 3990</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;{</div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC));</div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;}</div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160; </div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gad6a634beb13d8d21b62ba996eeab53c4"> 4000</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;{</div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLN) &gt;&gt;  RCC_PLLCFGR_PLLN_Pos);</div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;}</div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160; </div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_SUPPORT)</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160; </div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga99fe1b554c8f04d8fed520689c3ec3b8"> 4043</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;{</div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLPDIV));</div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;}</div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160; </div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;{</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLP));</div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;}</div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160; </div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga2fa76fbe2c7f4db07eee43dc259c53fd"> 4073</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;{</div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLQ));</div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;}</div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160; </div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gab2eda08d7c23715c04620e5dfac0fd1d"> 4088</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;{</div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLR));</div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;}</div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160; </div>
<div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga0d5975a2bb7111ff9dc46cfbffd3d832"> 4116</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;{</div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM));</div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;}</div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160; </div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_SUPPORT)</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160; </div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga144a7e26808b526dfe5f30497d6a14f3"> 4127</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga144a7e26808b526dfe5f30497d6a14f3">LL_RCC_PLL_EnableDomain_SAI</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;{</div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;  SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLPEN);</div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;}</div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160; </div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga06cc5a6daf9bed059ebe20e6563fbd0f"> 4141</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga06cc5a6daf9bed059ebe20e6563fbd0f">LL_RCC_PLL_DisableDomain_SAI</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;{</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLPEN);</div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;}</div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160; </div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9"> 4152</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">LL_RCC_PLL_EnableDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;{</div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;  SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLQEN);</div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;}</div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160; </div>
<div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga4ded7a3fe19720a3818098b097a6d777"> 4166</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga4ded7a3fe19720a3818098b097a6d777">LL_RCC_PLL_DisableDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;{</div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLQEN);</div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;}</div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160; </div>
<div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gacaed1b53cb0a74900e6636eaa447e421"> 4176</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#gacaed1b53cb0a74900e6636eaa447e421">LL_RCC_PLL_EnableDomain_SYS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;{</div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;  SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLREN);</div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;}</div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160; </div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga88b78c3e1c52643b0770e59fa6b27b30"> 4190</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga88b78c3e1c52643b0770e59fa6b27b30">LL_RCC_PLL_DisableDomain_SYS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;{</div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLREN);</div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;}</div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160; </div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160; </div>
<div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#ga1f09d3fc26e5bf766efeaf79fb0adb15"> 4209</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga1f09d3fc26e5bf766efeaf79fb0adb15">LL_RCC_PLLSAI1_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;{</div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_PLLSAI1ON);</div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;}</div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160; </div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#ga338892528d151e123764541d9cbdc6de"> 4219</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga338892528d151e123764541d9cbdc6de">LL_RCC_PLLSAI1_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;{</div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_PLLSAI1ON);</div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;}</div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160; </div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#gac667b1cd2e2f0a10c36476c30f4b722b"> 4229</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gac667b1cd2e2f0a10c36476c30f4b722b">LL_RCC_PLLSAI1_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;{</div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;}</div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160; </div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160; </div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#ga99817a8ea8ad8b2aa79853a61351fae6"> 4274</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga99817a8ea8ad8b2aa79853a61351fae6">LL_RCC_PLLSAI1_ConfigDomain_48M</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;{</div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q,</div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;             PLLM | (PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLQ);</div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;}</div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160; </div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga99817a8ea8ad8b2aa79853a61351fae6">LL_RCC_PLLSAI1_ConfigDomain_48M</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;{</div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);</div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q, PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLQ);</div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;}</div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160; </div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) &amp;&amp; defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160; </div>
<div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#gabaee04a0b7dcc94e26fd3a6a830703b8"> 4386</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gabaee04a0b7dcc94e26fd3a6a830703b8">LL_RCC_PLLSAI1_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;{</div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,</div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;             PLLM | (PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLP);</div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;}</div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160; </div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gabaee04a0b7dcc94e26fd3a6a830703b8">LL_RCC_PLLSAI1_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;{</div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);</div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,</div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;             PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLP);</div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;}</div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160; </div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gabaee04a0b7dcc94e26fd3a6a830703b8">LL_RCC_PLLSAI1_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;{</div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);</div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLP);</div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;}</div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT &amp;&amp; RCC_PLLSAI1P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160; </div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160; </div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#gaeaaef6aab0cd95b008be009efa588cf3"> 4535</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gaeaaef6aab0cd95b008be009efa588cf3">LL_RCC_PLLSAI1_ConfigDomain_ADC</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;{</div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,</div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;             PLLM | (PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLR);</div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;}</div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160; </div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gaeaaef6aab0cd95b008be009efa588cf3">LL_RCC_PLLSAI1_ConfigDomain_ADC</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;{</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);</div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R, PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLR);</div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;}</div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160; </div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#gae0f77d72f1567250c37575ccdb5a938d"> 4586</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gae0f77d72f1567250c37575ccdb5a938d">LL_RCC_PLLSAI1_GetN</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;{</div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos);</div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;}</div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160; </div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160; </div>
<div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#ga66d8df348ea086090a8cbd8171144e2d"> 4628</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga66d8df348ea086090a8cbd8171144e2d">LL_RCC_PLLSAI1_GetP</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;{</div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV));</div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;}</div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160; </div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga66d8df348ea086090a8cbd8171144e2d">LL_RCC_PLLSAI1_GetP</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;{</div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P));</div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;}</div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160; </div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#ga55089aac83ae4914750745ac29c3dcf0"> 4657</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga55089aac83ae4914750745ac29c3dcf0">LL_RCC_PLLSAI1_GetQ</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;{</div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q));</div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;}</div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160; </div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#ga6afeccc08a591fefe9329e51e0779cb9"> 4672</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga6afeccc08a591fefe9329e51e0779cb9">LL_RCC_PLLSAI1_GetR</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;{</div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R));</div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;}</div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160; </div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#if  defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160; </div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#gae868baa3f39b0aa7f4c4ba7ddf4792f7"> 4699</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gae868baa3f39b0aa7f4c4ba7ddf4792f7">LL_RCC_PLLSAI1_GetDivider</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;{</div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M));</div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;}</div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160; </div>
<div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#gaa06b08b8bf703ccc436ef56d71396c16"> 4710</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gaa06b08b8bf703ccc436ef56d71396c16">LL_RCC_PLLSAI1_EnableDomain_SAI</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;{</div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;  SET_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PEN);</div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;}</div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160; </div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#gac5795f2008ff25e4f37e5368b7341bdd"> 4722</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gac5795f2008ff25e4f37e5368b7341bdd">LL_RCC_PLLSAI1_DisableDomain_SAI</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;{</div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PEN);</div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;}</div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160; </div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#ga552a4c5dcb2abb9148621babe90baf1f"> 4732</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga552a4c5dcb2abb9148621babe90baf1f">LL_RCC_PLLSAI1_EnableDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;{</div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;  SET_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN);</div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;}</div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160; </div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#ga36986581167a8eb1b1a01710aa71ea11"> 4744</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga36986581167a8eb1b1a01710aa71ea11">LL_RCC_PLLSAI1_DisableDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;{</div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN);</div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;}</div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160; </div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#gad384ae184381483286e723adcee0f569"> 4754</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#gad384ae184381483286e723adcee0f569">LL_RCC_PLLSAI1_EnableDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;{</div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;  SET_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1REN);</div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;}</div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160; </div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI1.html#ga61510fde4bdbd947002c58c7f7dcb75d"> 4766</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI1.html#ga61510fde4bdbd947002c58c7f7dcb75d">LL_RCC_PLLSAI1_DisableDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;{</div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1REN);</div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;}</div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160; </div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160; </div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160; </div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga7c1303facf7a196705cfb392a5161585"> 4786</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga7c1303facf7a196705cfb392a5161585">LL_RCC_PLLSAI2_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;{</div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_PLLSAI2ON);</div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;}</div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160; </div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga7c9333a969ab162e32bc9b2664938ab6"> 4796</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga7c9333a969ab162e32bc9b2664938ab6">LL_RCC_PLLSAI2_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;{</div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_PLLSAI2ON);</div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;}</div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160; </div>
<div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga9756c55181e045906053a2a888d01c49"> 4806</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga9756c55181e045906053a2a888d01c49">LL_RCC_PLLSAI2_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;{</div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, RCC_CR_PLLSAI2RDY) == RCC_CR_PLLSAI2RDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;}</div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160; </div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) &amp;&amp; defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160; </div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga8f295fd82c9658b3b09eec11c2d1ebfd"> 4877</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga8f295fd82c9658b3b09eec11c2d1ebfd">LL_RCC_PLLSAI2_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;{</div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,</div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;             PLLM | (PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | PLLP);</div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;}</div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160; </div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga8f295fd82c9658b3b09eec11c2d1ebfd">LL_RCC_PLLSAI2_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;{</div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);</div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos | PLLP);</div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;}</div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160; </div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga8f295fd82c9658b3b09eec11c2d1ebfd">LL_RCC_PLLSAI2_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;{</div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);</div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P, PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos | PLLP);</div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;}</div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2M_DIV_1_16_SUPPORT &amp;&amp; RCC_PLLSAI2P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160; </div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160; </div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#gadaf4427d27b868c06308d6e4f5483dbd"> 5025</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#gadaf4427d27b868c06308d6e4f5483dbd">LL_RCC_PLLSAI2_ConfigDomain_DSI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;{</div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q,</div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;             (PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | PLLQ | PLLM);</div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;}</div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160; </div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160; </div>
<div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga4a8a047abc86f2d2cee2dda234bddd40"> 5079</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga4a8a047abc86f2d2cee2dda234bddd40">LL_RCC_PLLSAI2_ConfigDomain_LTDC</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)</div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;{</div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,</div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;             (PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | PLLR | PLLM);</div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, PLLDIVR);</div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;}</div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160; </div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga3def3778d8fd7ad0eb46159d83c88605"> 5119</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga3def3778d8fd7ad0eb46159d83c88605">LL_RCC_PLLSAI2_ConfigDomain_ADC</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;{</div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);</div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R, PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos | PLLR);</div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;}</div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160; </div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#gae1e97d891b0a4a7b80e110496607913c"> 5131</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#gae1e97d891b0a4a7b80e110496607913c">LL_RCC_PLLSAI2_GetN</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;{</div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos);</div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;}</div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160; </div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160; </div>
<div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#gacc248d17eba3701d5dc3b6c1dd8c0031"> 5173</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#gacc248d17eba3701d5dc3b6c1dd8c0031">LL_RCC_PLLSAI2_GetP</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;{</div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV));</div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;}</div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160; </div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#gacc248d17eba3701d5dc3b6c1dd8c0031">LL_RCC_PLLSAI2_GetP</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;{</div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P));</div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;}</div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160; </div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)</span></div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160; </div>
<div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga3b20036f2c6a8b7abd88ca3cef98971d"> 5203</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga3b20036f2c6a8b7abd88ca3cef98971d">LL_RCC_PLLSAI2_GetQ</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;{</div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q));</div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;}</div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2Q_DIV_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160; </div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga5a471d6a099c72bea8acaebe4202727d"> 5219</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga5a471d6a099c72bea8acaebe4202727d">LL_RCC_PLLSAI2_GetR</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;{</div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R));</div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;}</div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160; </div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#if  defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160; </div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#gab9d75b4b97d3fd3c3463a7018800c98d"> 5246</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#gab9d75b4b97d3fd3c3463a7018800c98d">LL_RCC_PLLSAI2_GetDivider</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;{</div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M));</div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;}</div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160; </div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_PLLSAI2DIVR)</span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160; </div>
<div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga74b7fb2e4d3dbdcd25498ed88a2cbdbe"> 5263</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga74b7fb2e4d3dbdcd25498ed88a2cbdbe">LL_RCC_PLLSAI2_GetDIVR</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;{</div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR2, RCC_CCIPR2_PLLSAI2DIVR));</div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;}</div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_PLLSAI2DIVR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160; </div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga4d684ef6218ef4411cf44a648222a9c4"> 5274</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga4d684ef6218ef4411cf44a648222a9c4">LL_RCC_PLLSAI2_EnableDomain_SAI</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;{</div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;  SET_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PEN);</div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;}</div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160; </div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga5ae45330208bcc8e193c712b1065f92e"> 5286</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga5ae45330208bcc8e193c712b1065f92e">LL_RCC_PLLSAI2_DisableDomain_SAI</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;{</div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PEN);</div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;}</div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160; </div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160; </div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#gaca7c64c61a8fac78e83d5fb3108541a7"> 5297</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#gaca7c64c61a8fac78e83d5fb3108541a7">LL_RCC_PLLSAI2_EnableDomain_DSI</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;{</div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;  SET_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2QEN);</div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;}</div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160; </div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga6de744cb69bd97f5fc5c44a0d689630f"> 5309</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga6de744cb69bd97f5fc5c44a0d689630f">LL_RCC_PLLSAI2_DisableDomain_DSI</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;{</div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2QEN);</div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;}</div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160; </div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160; </div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga267a34e5d99703ee036f855bd5657b7d"> 5321</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga267a34e5d99703ee036f855bd5657b7d">LL_RCC_PLLSAI2_EnableDomain_LTDC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;{</div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;  SET_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN);</div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;}</div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160; </div>
<div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#gaca1afb5c5592908896aebc452ca6ba64"> 5333</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#gaca1afb5c5592908896aebc452ca6ba64">LL_RCC_PLLSAI2_DisableDomain_LTDC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;{</div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN);</div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;}</div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160; </div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#gaac59d9a1c1a6a3ea3d8f67f1988316f1"> 5343</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#gaac59d9a1c1a6a3ea3d8f67f1988316f1">LL_RCC_PLLSAI2_EnableDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;{</div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;  SET_BIT(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN);</div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;}</div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160; </div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLLSAI2.html#ga56e98fee18c880ae246370c4988d2447"> 5355</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLLSAI2.html#ga56e98fee18c880ae246370c4988d2447">LL_RCC_PLLSAI2_DisableDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;{</div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN);</div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;}</div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160; </div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160; </div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160; </div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160; </div>
<div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce"> 5377</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;{</div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_LSIRDYC);</div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;}</div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160; </div>
<div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b"> 5387</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;{</div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_LSERDYC);</div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;}</div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160; </div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga3c59bc8e73b47eb952f23cf38319fc8b"> 5397</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga3c59bc8e73b47eb952f23cf38319fc8b">LL_RCC_ClearFlag_MSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;{</div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_MSIRDYC);</div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;}</div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160; </div>
<div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6"> 5407</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;{</div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_HSIRDYC);</div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;}</div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160; </div>
<div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65"> 5417</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;{</div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_HSERDYC);</div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;}</div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160; </div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc"> 5427</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;{</div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_PLLRDYC);</div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;}</div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160; </div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160; </div>
<div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gab720be8166a7f08639d8a0e5476a8078"> 5438</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gab720be8166a7f08639d8a0e5476a8078">LL_RCC_ClearFlag_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;{</div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_HSI48RDYC);</div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;}</div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160; </div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160; </div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga338a619d97423d15e00488c9fcf61cd1"> 5450</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga338a619d97423d15e00488c9fcf61cd1">LL_RCC_ClearFlag_PLLSAI1RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;{</div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_PLLSAI1RDYC);</div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;}</div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160; </div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160; </div>
<div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga8f0374545bfca45cb2a677459814f14e"> 5462</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga8f0374545bfca45cb2a677459814f14e">LL_RCC_ClearFlag_PLLSAI2RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;{</div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_PLLSAI2RDYC);</div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;}</div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160; </div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df"> 5473</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;{</div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_CSSC);</div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;}</div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160; </div>
<div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga59e12ff611d18a1a937425f507b59955"> 5483</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga59e12ff611d18a1a937425f507b59955">LL_RCC_ClearFlag_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;{</div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_LSECSSC);</div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;}</div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160; </div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0"> 5493</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;{</div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_LSIRDYF) == RCC_CIFR_LSIRDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;}</div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160; </div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0"> 5503</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;{</div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_LSERDYF) == RCC_CIFR_LSERDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;}</div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160; </div>
<div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga9d289e019eb6013e2e1fddd8498c0397"> 5513</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga9d289e019eb6013e2e1fddd8498c0397">LL_RCC_IsActiveFlag_MSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;{</div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_MSIRDYF) == RCC_CIFR_MSIRDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;}</div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160; </div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5"> 5523</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;{</div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_HSIRDYF) == RCC_CIFR_HSIRDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;}</div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160; </div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c"> 5533</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;{</div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_HSERDYF) == RCC_CIFR_HSERDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;}</div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160; </div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0"> 5543</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;{</div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_PLLRDYF) == RCC_CIFR_PLLRDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;}</div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160; </div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160; </div>
<div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga077ad7472f9bfdb96536f8617670c974"> 5554</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga077ad7472f9bfdb96536f8617670c974">LL_RCC_IsActiveFlag_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;{</div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_HSI48RDYF) == RCC_CIFR_HSI48RDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;}</div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160; </div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160; </div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gab9b3d3377e56b13448cf5ab0f38f52af"> 5566</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gab9b3d3377e56b13448cf5ab0f38f52af">LL_RCC_IsActiveFlag_PLLSAI1RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;{</div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_PLLSAI1RDYF) == RCC_CIFR_PLLSAI1RDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;}</div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160; </div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160; </div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga5a9bcbcec9f944772c33cd8278883161"> 5578</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga5a9bcbcec9f944772c33cd8278883161">LL_RCC_IsActiveFlag_PLLSAI2RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;{</div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_PLLSAI2RDYF) == RCC_CIFR_PLLSAI2RDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;}</div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160; </div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74"> 5589</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;{</div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_CSSF) == RCC_CIFR_CSSF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;}</div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160; </div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga75256a4edeb3869e15056b8b3975e92d"> 5599</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga75256a4edeb3869e15056b8b3975e92d">LL_RCC_IsActiveFlag_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;{</div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_LSECSSF) == RCC_CIFR_LSECSSF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;}</div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160; </div>
<div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gacac7021924379fe897aa323b0d87ed07"> 5609</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gacac7021924379fe897aa323b0d87ed07">LL_RCC_IsActiveFlag_FWRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;{</div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_FWRSTF) == RCC_CSR_FWRSTF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;}</div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160; </div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57"> 5619</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;{</div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_IWDGRSTF) == RCC_CSR_IWDGRSTF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;}</div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160; </div>
<div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03"> 5629</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;{</div>
<div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_LPWRRSTF) == RCC_CSR_LPWRRSTF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;}</div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160; </div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga892f827893a8a11d8af24d561574c9a1"> 5639</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga892f827893a8a11d8af24d561574c9a1">LL_RCC_IsActiveFlag_OBLRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;{</div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_OBLRSTF) == RCC_CSR_OBLRSTF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;}</div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160; </div>
<div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298"> 5649</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;{</div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_PINRSTF) == RCC_CSR_PINRSTF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;}</div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160; </div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c"> 5659</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;{</div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_SFTRSTF) == RCC_CSR_SFTRSTF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;}</div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160; </div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1"> 5669</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;{</div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_WWDGRSTF) == RCC_CSR_WWDGRSTF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;}</div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160; </div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga0b1da3c3690c268b28f120bfd7c3857f"> 5679</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;{</div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_BORRSTF) == RCC_CSR_BORRSTF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;}</div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160; </div>
<div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a"> 5689</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;{</div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;  SET_BIT(RCC-&gt;CSR, RCC_CSR_RMVF);</div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;}</div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160; </div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66"> 5707</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;{</div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_LSIRDYIE);</div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;}</div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160; </div>
<div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be"> 5717</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;{</div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_LSERDYIE);</div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;}</div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160; </div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga1dfbcc24bc01999f750d82eec5c1afe2"> 5727</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga1dfbcc24bc01999f750d82eec5c1afe2">LL_RCC_EnableIT_MSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;{</div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_MSIRDYIE);</div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;}</div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160; </div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1"> 5737</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;{</div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_HSIRDYIE);</div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;}</div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160; </div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0"> 5747</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;{</div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_HSERDYIE);</div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;}</div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160; </div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20"> 5757</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;{</div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_PLLRDYIE);</div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;}</div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160; </div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160; </div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gac035d09727cf565eaf1a28edcac6f305"> 5768</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gac035d09727cf565eaf1a28edcac6f305">LL_RCC_EnableIT_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;{</div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_HSI48RDYIE);</div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;}</div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160; </div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160; </div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga7cd50c3cea34f95e5a93de727a246480"> 5780</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga7cd50c3cea34f95e5a93de727a246480">LL_RCC_EnableIT_PLLSAI1RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;{</div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_PLLSAI1RDYIE);</div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;}</div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160; </div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160; </div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gafdbdd8ee3a7b26c7736beefc819531c5"> 5792</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gafdbdd8ee3a7b26c7736beefc819531c5">LL_RCC_EnableIT_PLLSAI2RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;{</div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_PLLSAI2RDYIE);</div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;}</div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160; </div>
<div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga5d00ac4b072e6e1422f67d7e3595d9de"> 5803</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">LL_RCC_EnableIT_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;{</div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_LSECSSIE);</div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;}</div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160; </div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f"> 5813</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;{</div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_LSIRDYIE);</div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;}</div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160; </div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a"> 5823</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;{</div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_LSERDYIE);</div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;}</div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160; </div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gaf9e65b9cb00823669617269d3161f72f"> 5833</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gaf9e65b9cb00823669617269d3161f72f">LL_RCC_DisableIT_MSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;{</div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_MSIRDYIE);</div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;}</div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160; </div>
<div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e"> 5843</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;{</div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_HSIRDYIE);</div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;}</div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160; </div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8"> 5853</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;{</div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_HSERDYIE);</div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;}</div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160; </div>
<div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6"> 5863</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;{</div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_PLLRDYIE);</div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;}</div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160; </div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160; </div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga3d8899de36e29c13f2031eb3ef9eb151"> 5874</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga3d8899de36e29c13f2031eb3ef9eb151">LL_RCC_DisableIT_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;{</div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_HSI48RDYIE);</div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;}</div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160; </div>
<div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160; </div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga62d0684b192ccce109ee3881a014b0a4"> 5886</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga62d0684b192ccce109ee3881a014b0a4">LL_RCC_DisableIT_PLLSAI1RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;{</div>
<div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_PLLSAI1RDYIE);</div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;}</div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160; </div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160; </div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gad31b96d5c1feb7525b4f8cc7f8fd7267"> 5898</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gad31b96d5c1feb7525b4f8cc7f8fd7267">LL_RCC_DisableIT_PLLSAI2RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;{</div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_PLLSAI2RDYIE);</div>
<div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;}</div>
<div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160; </div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d"> 5909</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">LL_RCC_DisableIT_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;{</div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CIER, RCC_CIER_LSECSSIE);</div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;}</div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160; </div>
<div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f"> 5919</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;{</div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_LSIRDYIE) == RCC_CIER_LSIRDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;}</div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160; </div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415"> 5929</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;{</div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_LSERDYIE) == RCC_CIER_LSERDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;}</div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160; </div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gac35af73d890f0533bea9e65e128a0989"> 5939</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#gac35af73d890f0533bea9e65e128a0989">LL_RCC_IsEnabledIT_MSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;{</div>
<div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_MSIRDYIE) == RCC_CIER_MSIRDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;}</div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160; </div>
<div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9"> 5949</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;{</div>
<div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_HSIRDYIE) == RCC_CIER_HSIRDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;}</div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160; </div>
<div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420"> 5959</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;{</div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_HSERDYIE) == RCC_CIER_HSERDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;}</div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160; </div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20"> 5969</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;{</div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_PLLRDYIE) == RCC_CIER_PLLRDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;}</div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160; </div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160; </div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gafb9bd2161857a04a1b018118d24945e1"> 5980</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#gafb9bd2161857a04a1b018118d24945e1">LL_RCC_IsEnabledIT_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;{</div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_HSI48RDYIE) == RCC_CIER_HSI48RDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;}</div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160; </div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160; </div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gae0d05882ec5e71919d8c5b036f873924"> 5992</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#gae0d05882ec5e71919d8c5b036f873924">LL_RCC_IsEnabledIT_PLLSAI1RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;{</div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_PLLSAI1RDYIE) == RCC_CIER_PLLSAI1RDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;}</div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160; </div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160; </div>
<div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga5548a917b629c85021f7c2a651dda951"> 6004</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga5548a917b629c85021f7c2a651dda951">LL_RCC_IsEnabledIT_PLLSAI2RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;{</div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_PLLSAI2RDYIE) == RCC_CIER_PLLSAI2RDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;}</div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160; </div>
<div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga47c995fe74c429c0323fa5be5518e5de"> 6015</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga47c995fe74c429c0323fa5be5518e5de">LL_RCC_IsEnabledIT_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;{</div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_LSECSSIE) == RCC_CIER_LSECSSIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;}</div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160; </div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160; </div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;ErrorStatus <a class="code" href="group__RCC__LL__EF__Init.html#ga6c6596f8e4823b4eacb9185e127c5a33">LL_RCC_DeInit</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga9ec9efa058971510891175bb0fb80758">LL_RCC_GetSystemClocksFreq</a>(<a class="code" href="group__LL__ES__CLOCK__FREQ.html#structLL__RCC__ClocksTypeDef">LL_RCC_ClocksTypeDef</a> *RCC_Clocks);</div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga89680ed0e854483aca5c8fa59fe6efbf">LL_RCC_GetUSARTClockFreq</a>(uint32_t USARTxSource);</div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor">#if defined(UART4) || defined(UART5)</span></div>
<div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga2e4dd89853ca075c71a5b80fa8ab42c8">LL_RCC_GetUARTClockFreq</a>(uint32_t UARTxSource);</div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 || UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga27e58b7a3fc728897eaa63c9dec0df8e">LL_RCC_GetI2CClockFreq</a>(uint32_t I2CxSource);</div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga8ee6a386a99c71a50d1ae10a4d9e6e4d">LL_RCC_GetLPUARTClockFreq</a>(uint32_t LPUARTxSource);</div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga9c8ed2c514d7cfe24a632a036e5eb9ef">LL_RCC_GetLPTIMClockFreq</a>(uint32_t LPTIMxSource);</div>
<div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga86160cf444a040decea3fa200d95ec75">LL_RCC_GetSAIClockFreq</a>(uint32_t SAIxSource);</div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor">#if defined(SDMMC1)</span></div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#gaa55893cffb34e865e5418e21f05f9f9f">LL_RCC_GetSDMMCKernelClockFreq</a>(uint32_t SDMMCxSource);</div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga4f8be5ee476ce52756351c635ccce627">LL_RCC_GetSDMMCClockFreq</a>(uint32_t SDMMCxSource);</div>
<div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#gaf504876ffd92eec02252ebd1eb7ba8b7">LL_RCC_GetRNGClockFreq</a>(uint32_t RNGxSource);</div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#gad3625bec073f712f8019673b15fde23b">LL_RCC_GetUSBClockFreq</a>(uint32_t USBxSource);</div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga199638fc0e4401d01d9c43b49b8d2906">LL_RCC_GetADCClockFreq</a>(uint32_t ADCxSource);</div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#gae9428832bf198ee6d8bc4934023b0b67">LL_RCC_GetSWPMIClockFreq</a>(uint32_t SWPMIxSource);</div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#gaa5c235b6850e5f90e1d995f792626386">LL_RCC_GetDFSDMClockFreq</a>(uint32_t DFSDMxSource);</div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga6bf2ecd4af8b7c572e32319db1165950">LL_RCC_GetDFSDMAudioClockFreq</a>(uint32_t DFSDMxSource);</div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#gac13f94cd9ace80a6aad85a27551537e9">LL_RCC_GetLTDCClockFreq</a>(uint32_t LTDCxSource);</div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#ga5e831915d2b676250c5ab9e160ecdede">LL_RCC_GetDSIClockFreq</a>(uint32_t DSIxSource);</div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;uint32_t    <a class="code" href="group__RCC__LL__EF__Get__Freq.html#gaadc204a4ecfc12b7a54cff0615871e61">LL_RCC_GetOCTOSPIClockFreq</a>(uint32_t OCTOSPIxSource);</div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160; </div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160; </div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(RCC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160; </div>
<div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;}</div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160; </div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L4xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160; </div>
<div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga3cc90ee97c37c0ab453b70fc429a840c"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)</div><div class="ttdoc">Check if RCC flag Software reset is set or not. @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05659">stm32l4xx_ll_rcc.h:5659</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga864ca67fd541996b3698a26fce641fb6"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)</div><div class="ttdoc">Clear HSI ready interrupt flag @rmtoll CICR HSIRDYC LL_RCC_ClearFlag_HSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05407">stm32l4xx_ll_rcc.h:5407</a></div></div>
<div class="ttc" id="agroup__LL__ES__CLOCK__FREQ_html_a550554f2dc7878ff3a48153d31b44e5b"><div class="ttname"><a href="group__LL__ES__CLOCK__FREQ.html#a550554f2dc7878ff3a48153d31b44e5b">LL_RCC_ClocksTypeDef::HCLK_Frequency</a></div><div class="ttdeci">uint32_t HCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l00082">stm32l4xx_ll_rcc.h:82</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_gae1e97d891b0a4a7b80e110496607913c"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#gae1e97d891b0a4a7b80e110496607913c">LL_RCC_PLLSAI2_GetN</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetN(void)</div><div class="ttdoc">Get SAI2PLL multiplication factor for VCO @rmtoll PLLSAI2CFGR PLLSAI2N LL_RCC_PLLSAI2_GetN.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05131">stm32l4xx_ll_rcc.h:5131</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga885fc4f302fc2c94d362c6f430c1f409"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)</div><div class="ttdoc">Get SAIx clock source @rmtoll CCIPR SAIxSEL LL_RCC_GetSAIClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03408">stm32l4xx_ll_rcc.h:3408</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga99fe1b554c8f04d8fed520689c3ec3b8"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)</div><div class="ttdoc">Get Main PLL division factor for PLLP.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04043">stm32l4xx_ll_rcc.h:4043</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_ga338892528d151e123764541d9cbdc6de"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#ga338892528d151e123764541d9cbdc6de">LL_RCC_PLLSAI1_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_Disable(void)</div><div class="ttdoc">Disable PLLSAI1 @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Disable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04219">stm32l4xx_ll_rcc.h:4219</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gacac7021924379fe897aa323b0d87ed07"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gacac7021924379fe897aa323b0d87ed07">LL_RCC_IsActiveFlag_FWRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_FWRST(void)</div><div class="ttdoc">Check if RCC flag FW reset is set or not. @rmtoll CSR FWRSTF LL_RCC_IsActiveFlag_FWRST.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05609">stm32l4xx_ll_rcc.h:5609</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga1dfbcc24bc01999f750d82eec5c1afe2"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga1dfbcc24bc01999f750d82eec5c1afe2">LL_RCC_EnableIT_MSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_MSIRDY(void)</div><div class="ttdoc">Enable MSI ready interrupt @rmtoll CIER MSIRDYIE LL_RCC_EnableIT_MSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05727">stm32l4xx_ll_rcc.h:5727</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gac1b4e9e482781bd59f8ea7f573694fbc"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)</div><div class="ttdoc">Clear PLL ready interrupt flag @rmtoll CICR PLLRDYC LL_RCC_ClearFlag_PLLRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05427">stm32l4xx_ll_rcc.h:5427</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gadd2971a16f3fb323324233cdc1c20f76"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div><div class="ttdoc">Get USBx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetUSBClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03491">stm32l4xx_ll_rcc.h:3491</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MCO_html_ga531fbb087ed71e95a1c47c848fad6638"><div class="ttname"><a href="group__RCC__LL__EF__MCO.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div><div class="ttdoc">Configure MCOx @rmtoll CFGR MCOSEL LL_RCC_ConfigMCO  CFGR MCOPRE LL_RCC_ConfigMCO.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02917">stm32l4xx_ll_rcc.h:2917</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gafd94d6c4ed7c10b71e2c3a1ed4a58cb1"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gafd94d6c4ed7c10b71e2c3a1ed4a58cb1">LL_RCC_MSI_IsEnabledRangeSelect</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)</div><div class="ttdoc">Check if MSI clock range is selected with MSIRANGE register @rmtoll CR MSIRGSEL LL_RCC_MSI_IsEnabledR...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02556">stm32l4xx_ll_rcc.h:2556</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga6549e6703b0b96fc154f7b014961f890"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)</div><div class="ttdoc">Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02288">stm32l4xx_ll_rcc.h:2288</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga4b83ce2e0a1d86e22c36df9e05599f20"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)</div><div class="ttdoc">Checks if PLL ready interrupt source is enabled or disabled. @rmtoll CIER PLLRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05969">stm32l4xx_ll_rcc.h:5969</a></div></div>
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_ga4734c37dd6682d79ce748b9bff126f66"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a></div><div class="ttdeci">CLEAR_BIT(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUTE)</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga3b20036f2c6a8b7abd88ca3cef98971d"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga3b20036f2c6a8b7abd88ca3cef98971d">LL_RCC_PLLSAI2_GetQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetQ(void)</div><div class="ttdoc">Get division factor for PLLSAI2Q.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05203">stm32l4xx_ll_rcc.h:5203</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_ga6e974a4c506e1983f3cc34031473037e"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)</div><div class="ttdoc">Check if HSE oscillator Ready @rmtoll CR HSERDY LL_RCC_HSE_IsReady.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02076">stm32l4xx_ll_rcc.h:2076</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_gabaee04a0b7dcc94e26fd3a6a830703b8"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#gabaee04a0b7dcc94e26fd3a6a830703b8">LL_RCC_PLLSAI1_ConfigDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="ttdoc">Configure PLLSAI1 used for SAI domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04386">stm32l4xx_ll_rcc.h:4386</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga81cf579bb8461ad9f7a4b72e89f436a8"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga81cf579bb8461ad9f7a4b72e89f436a8">LL_RCC_HSI_EnableAutoFromStop</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)</div><div class="ttdoc">Enable HSI Automatic from stop mode @rmtoll CR HSIASFS LL_RCC_HSI_EnableAutoFromStop.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02155">stm32l4xx_ll_rcc.h:2155</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga27e58b7a3fc728897eaa63c9dec0df8e"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga27e58b7a3fc728897eaa63c9dec0df8e">LL_RCC_GetI2CClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource)</div><div class="ttdoc">Return I2Cx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00563">stm32l4xx_ll_rcc.c:563</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_ga66d8df348ea086090a8cbd8171144e2d"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#ga66d8df348ea086090a8cbd8171144e2d">LL_RCC_PLLSAI1_GetP</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP(void)</div><div class="ttdoc">Get SAI1PLL division factor for PLLSAI1P.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04628">stm32l4xx_ll_rcc.h:4628</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga2c57d5122b8aeac3a3743cec6abf00c0"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)</div><div class="ttdoc">Check if LSE ready interrupt occurred or not @rmtoll CIFR LSERDYF LL_RCC_IsActiveFlag_LSERDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05503">stm32l4xx_ll_rcc.h:5503</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga892f827893a8a11d8af24d561574c9a1"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga892f827893a8a11d8af24d561574c9a1">LL_RCC_IsActiveFlag_OBLRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void)</div><div class="ttdoc">Check if RCC flag is set or not. @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05639">stm32l4xx_ll_rcc.h:5639</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga2750df8ba57b39f426e73de366444bd2"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga2750df8ba57b39f426e73de366444bd2">LL_RCC_PLL_ConfigDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="ttdoc">Configure PLL used for SYSCLK Domain.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03798">stm32l4xx_ll_rcc.h:3798</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Init_html_ga6c6596f8e4823b4eacb9185e127c5a33"><div class="ttname"><a href="group__RCC__LL__EF__Init.html#ga6c6596f8e4823b4eacb9185e127c5a33">LL_RCC_DeInit</a></div><div class="ttdeci">ErrorStatus LL_RCC_DeInit(void)</div><div class="ttdoc">Reset the RCC clock configuration to the default reset state.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00192">stm32l4xx_ll_rcc.c:192</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSI_html_ga554c13db72d0bdd29546968a013c07a1"><div class="ttname"><a href="group__RCC__LL__EF__LSI.html#ga554c13db72d0bdd29546968a013c07a1">LL_RCC_LSI_GetPrediv</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSI_GetPrediv(void)</div><div class="ttdoc">Get LSI division factor @rmtoll CSR LSIPREDIV LL_RCC_LSI_GetPrediv.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02468">stm32l4xx_ll_rcc.h:2468</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_gae36073790d83b6245c874b3f61cca3f3"><div class="ttname"><a href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)</div><div class="ttdoc">Get APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02855">stm32l4xx_ll_rcc.h:2855</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga86d714579aac9b2f9b3216b6825c369b"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_Enable(void)</div><div class="ttdoc">Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03731">stm32l4xx_ll_rcc.h:3731</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gae3f00f20eae11a9110d9964461f6d6e9"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gae3f00f20eae11a9110d9964461f6d6e9">LL_RCC_MSI_SetRange</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)</div><div class="ttdoc">Configure the Internal Multi Speed oscillator (MSI) clock range in run mode. @rmtoll CR MSIRANGE LL_R...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02579">stm32l4xx_ll_rcc.h:2579</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">LL_RCC_PLL_EnableDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)</div><div class="ttdoc">Enable PLL output mapped on 48MHz domain clock @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_48M.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04152">stm32l4xx_ll_rcc.h:4152</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gaa721dc25ac3112e5f8c0aefdc83e237a"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gaa721dc25ac3112e5f8c0aefdc83e237a">LL_RCC_MSI_SetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)</div><div class="ttdoc">Set MSI Calibration trimming.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02654">stm32l4xx_ll_rcc.h:2654</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_gab9d75b4b97d3fd3c3463a7018800c98d"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#gab9d75b4b97d3fd3c3463a7018800c98d">LL_RCC_PLLSAI2_GetDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetDivider(void)</div><div class="ttdoc">Get Division factor for the PLLSAI2 @rmtoll PLLSAI2CFGR PLLSAI2M LL_RCC_PLLSAI2_GetDivider.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05246">stm32l4xx_ll_rcc.h:5246</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gad6a634beb13d8d21b62ba996eeab53c4"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)</div><div class="ttdoc">Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04000">stm32l4xx_ll_rcc.h:4000</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga4ded7a3fe19720a3818098b097a6d777"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga4ded7a3fe19720a3818098b097a6d777">LL_RCC_PLL_DisableDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)</div><div class="ttdoc">Disable PLL output mapped on 48MHz domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04166">stm32l4xx_ll_rcc.h:4166</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga6bf2ecd4af8b7c572e32319db1165950"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga6bf2ecd4af8b7c572e32319db1165950">LL_RCC_GetDFSDMAudioClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetDFSDMAudioClockFreq(uint32_t DFSDMxSource)</div><div class="ttdoc">Return DFSDMx Audio clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l01296">stm32l4xx_ll_rcc.c:1296</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga56e98fee18c880ae246370c4988d2447"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga56e98fee18c880ae246370c4988d2447">LL_RCC_PLLSAI2_DisableDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_DisableDomain_ADC(void)</div><div class="ttdoc">Disable PLLSAI2 output mapped on ADC domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05355">stm32l4xx_ll_rcc.h:5355</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga69fc96a7bd05f2d221c8c57ade09cde5"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga69fc96a7bd05f2d221c8c57ade09cde5">LL_RCC_HSI_EnableInStopMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)</div><div class="ttdoc">Enable HSI even in stop mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02095">stm32l4xx_ll_rcc.h:2095</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_ga36986581167a8eb1b1a01710aa71ea11"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#ga36986581167a8eb1b1a01710aa71ea11">LL_RCC_PLLSAI1_DisableDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_48M(void)</div><div class="ttdoc">Disable PLLSAI1 output mapped on 48MHz domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04744">stm32l4xx_ll_rcc.h:4744</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga37bf674135c2aba7f1a4dc9e6eebbbe1"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)</div><div class="ttdoc">Enable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_EnableIT_HSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05737">stm32l4xx_ll_rcc.h:5737</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_ga552a4c5dcb2abb9148621babe90baf1f"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#ga552a4c5dcb2abb9148621babe90baf1f">LL_RCC_PLLSAI1_EnableDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_48M(void)</div><div class="ttdoc">Enable PLLSAI1 output mapped on 48MHz domain clock @rmtoll PLLSAI1CFGR PLLSAI1QEN LL_RCC_PLLSAI1_Enab...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04732">stm32l4xx_ll_rcc.h:4732</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gabc1875f7187d193e177844ed32eb3ab5"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gabc1875f7187d193e177844ed32eb3ab5">LL_RCC_MSI_EnableRangeSelection</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)</div><div class="ttdoc">Enable MSI clock range selection with MSIRANGE register.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02546">stm32l4xx_ll_rcc.h:2546</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga223e026308f374fdf3f789e24ec9c9af"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga223e026308f374fdf3f789e24ec9c9af">LL_RCC_GetLTDCClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetLTDCClockSource(uint32_t LTDCx)</div><div class="ttdoc">Get LTDC Clock Source @rmtoll CCIPR2 PLLSAI2DIVR LL_RCC_GetLTDCClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03605">stm32l4xx_ll_rcc.h:3605</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga5d00ac4b072e6e1422f67d7e3595d9de"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">LL_RCC_EnableIT_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSECSS(void)</div><div class="ttdoc">Enable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_EnableIT_LSECSS.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05803">stm32l4xx_ll_rcc.h:5803</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_gac13f94cd9ace80a6aad85a27551537e9"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#gac13f94cd9ace80a6aad85a27551537e9">LL_RCC_GetLTDCClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetLTDCClockFreq(uint32_t LTDCxSource)</div><div class="ttdoc">Return LTDC clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l01378">stm32l4xx_ll_rcc.c:1378</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_ga99817a8ea8ad8b2aa79853a61351fae6"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#ga99817a8ea8ad8b2aa79853a61351fae6">LL_RCC_PLLSAI1_ConfigDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="ttdoc">Configure PLLSAI1 used for 48Mhz domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04274">stm32l4xx_ll_rcc.h:4274</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga7378e93867ba13383054e284b8ec4b46"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_Disable(void)</div><div class="ttdoc">Disable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Disable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02135">stm32l4xx_ll_rcc.h:2135</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_gaa1ff004532ea545d151b41b6820b7cf4"><div class="ttname"><a href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div><div class="ttdoc">Set APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02806">stm32l4xx_ll_rcc.h:2806</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gab720be8166a7f08639d8a0e5476a8078"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gab720be8166a7f08639d8a0e5476a8078">LL_RCC_ClearFlag_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)</div><div class="ttdoc">Clear HSI48 ready interrupt flag @rmtoll CICR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05438">stm32l4xx_ll_rcc.h:5438</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_gad3625bec073f712f8019673b15fde23b"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#gad3625bec073f712f8019673b15fde23b">LL_RCC_GetUSBClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource)</div><div class="ttdoc">Return USBx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l01115">stm32l4xx_ll_rcc.c:1115</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_ga6afeccc08a591fefe9329e51e0779cb9"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#ga6afeccc08a591fefe9329e51e0779cb9">LL_RCC_PLLSAI1_GetR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetR(void)</div><div class="ttdoc">Get PLLSAI1 division factor for PLLSAIR.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04672">stm32l4xx_ll_rcc.h:4672</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga59419749c6b98cd0e35346cb0dd521ce"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)</div><div class="ttdoc">Clear LSI ready interrupt flag @rmtoll CICR LSIRDYC LL_RCC_ClearFlag_LSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05377">stm32l4xx_ll_rcc.h:5377</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gab03a55b3dfe05c5901bbd9b6c6fee0a0"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div><div class="ttdoc">Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03976">stm32l4xx_ll_rcc.h:3976</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_gacb26387b241a14f93d1d8310aff74078"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_Disable(void)</div><div class="ttdoc">Disable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Disable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02066">stm32l4xx_ll_rcc.h:2066</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_gac9185c0d34b7774d5c5b96c2799ae776"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)</div><div class="ttdoc">Enable the Clock Security System. @rmtoll CR CSSON LL_RCC_HSE_EnableCSS.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02026">stm32l4xx_ll_rcc.h:2026</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gaee79aefcd6f8b0ea325d4a394ced2937"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gaee79aefcd6f8b0ea325d4a394ced2937">LL_RCC_MSI_SetRangeAfterStandby</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MSI_SetRangeAfterStandby(uint32_t Range)</div><div class="ttdoc">Configure MSI range used after standby @rmtoll CSR MSISRANGE LL_RCC_MSI_SetRangeAfterStandby.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02616">stm32l4xx_ll_rcc.h:2616</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga28c7daaeb707dcf1a6e1487f37314e74"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)</div><div class="ttdoc">Check if Clock security system interrupt occurred or not @rmtoll CIFR CSSF LL_RCC_IsActiveFlag_HSECSS...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05589">stm32l4xx_ll_rcc.h:5589</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gab4a5f02eec2dc17771b5a832c8f7cc20"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)</div><div class="ttdoc">Enable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_EnableIT_PLLRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05757">stm32l4xx_ll_rcc.h:5757</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga7b21463ff921d3c6df3260161d097f03"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)</div><div class="ttdoc">Check if RCC flag Low Power reset is set or not. @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05629">stm32l4xx_ll_rcc.h:5629</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI48_html_gacdadc0acb74e9fe44000b0b9ffe89d25"><div class="ttname"><a href="group__RCC__LL__EF__HSI48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">LL_RCC_HSI48_GetCalibration</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)</div><div class="ttdoc">Get HSI48 Calibration value @rmtoll CRRCR HSI48CAL LL_RCC_HSI48_GetCalibration.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02249">stm32l4xx_ll_rcc.h:2249</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gac035d09727cf565eaf1a28edcac6f305"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gac035d09727cf565eaf1a28edcac6f305">LL_RCC_EnableIT_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void)</div><div class="ttdoc">Enable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_EnableIT_HSI48RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05768">stm32l4xx_ll_rcc.h:5768</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga81e030cb31b2e1cc5138b19bda80571e"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)</div><div class="ttdoc">Disable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_DisableIT_HSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05843">stm32l4xx_ll_rcc.h:5843</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gaeffbf3feb91809ca66880737cb0043f0"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)</div><div class="ttdoc">Check if PLL ready interrupt occurred or not @rmtoll CIFR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05543">stm32l4xx_ll_rcc.h:5543</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga944e422d8e8429f77f68216f00017cd1"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)</div><div class="ttdoc">Get HSI Calibration value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02176">stm32l4xx_ll_rcc.h:2176</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_gabe89f332b1d8d6be385e0ac742102faf"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)</div><div class="ttdoc">Enable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02036">stm32l4xx_ll_rcc.h:2036</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gac3295e078ee4386d400c168bcef0813d"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gac3295e078ee4386d400c168bcef0813d">LL_RCC_MSI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MSI_Enable(void)</div><div class="ttdoc">Enable MSI oscillator @rmtoll CR MSION LL_RCC_MSI_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02487">stm32l4xx_ll_rcc.h:2487</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga9756c55181e045906053a2a888d01c49"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga9756c55181e045906053a2a888d01c49">LL_RCC_PLLSAI2_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_IsReady(void)</div><div class="ttdoc">Check if PLLSAI2 Ready @rmtoll CR PLLSAI2RDY LL_RCC_PLLSAI2_IsReady.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04806">stm32l4xx_ll_rcc.h:4806</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga5073ee320f5b0711bba681f9364f46ec"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="ttdoc">Configure PLL used for 48Mhz domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03960">stm32l4xx_ll_rcc.h:3960</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga4d684ef6218ef4411cf44a648222a9c4"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga4d684ef6218ef4411cf44a648222a9c4">LL_RCC_PLLSAI2_EnableDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_EnableDomain_SAI(void)</div><div class="ttdoc">Enable PLLSAI2 output mapped on SAI domain clock @rmtoll PLLSAI2CFGR PLLSAI2PEN LL_RCC_PLLSAI2_Enable...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05274">stm32l4xx_ll_rcc.h:5274</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gaa55d8691b3e8e5ff4a9dbcdbae3c33be"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gaa55d8691b3e8e5ff4a9dbcdbae3c33be">LL_RCC_MSI_GetRangeAfterStandby</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)</div><div class="ttdoc">Get MSI range used after standby @rmtoll CSR MSISRANGE LL_RCC_MSI_GetRangeAfterStandby.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02630">stm32l4xx_ll_rcc.h:2630</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_gad384ae184381483286e723adcee0f569"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#gad384ae184381483286e723adcee0f569">LL_RCC_PLLSAI1_EnableDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_ADC(void)</div><div class="ttdoc">Enable PLLSAI1 output mapped on ADC domain clock @rmtoll PLLSAI1CFGR PLLSAI1REN LL_RCC_PLLSAI1_Enable...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04754">stm32l4xx_ll_rcc.h:4754</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_ga46e59ff682c12e5a68d7d755dc3c5740"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#ga46e59ff682c12e5a68d7d755dc3c5740">LL_RCC_MSI_GetCalibration</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)</div><div class="ttdoc">Get MSI Calibration value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02642">stm32l4xx_ll_rcc.h:2642</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga5ae45330208bcc8e193c712b1065f92e"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga5ae45330208bcc8e193c712b1065f92e">LL_RCC_PLLSAI2_DisableDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_DisableDomain_SAI(void)</div><div class="ttdoc">Disable PLLSAI2 output mapped on SAI domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05286">stm32l4xx_ll_rcc.h:5286</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gad493f92dcecd124f9faaa76fd7710e9a"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)</div><div class="ttdoc">Disable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_DisableIT_LSERDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05823">stm32l4xx_ll_rcc.h:5823</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga5f7bda62cc87cee95baaf9ea4d7fff96"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga5f7bda62cc87cee95baaf9ea4d7fff96">LL_RCC_LSE_IsPropagationEnabled</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_IsPropagationEnabled(void)</div><div class="ttdoc">Check if LSE oscillator propagation is enabled @rmtoll BDCR LSESYSDIS LL_RCC_LSE_IsPropagationEnabled...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02404">stm32l4xx_ll_rcc.h:2404</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gaffd858ce9856a68d2d893cf75f37745f"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gaffd858ce9856a68d2d893cf75f37745f">LL_RCC_LSE_IsCSSDetected</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)</div><div class="ttdoc">Check if CSS on LSE failure Detection @rmtoll BDCR LSECSSD LL_RCC_LSE_IsCSSDetected.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02370">stm32l4xx_ll_rcc.h:2370</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga40076a8498dfb238311e64e035ebf352"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga40076a8498dfb238311e64e035ebf352">LL_RCC_SetSAIClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)</div><div class="ttdoc">Configure SAIx clock source @rmtoll CCIPR SAIxSEL LL_RCC_SetSAIClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03057">stm32l4xx_ll_rcc.h:3057</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga46141696cad09a131c4a0d6d799269aa"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)</div><div class="ttdoc">Get the system clock source @rmtoll CFGR SWS LL_RCC_GetSysClkSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02754">stm32l4xx_ll_rcc.h:2754</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga6636cac9831d60fc025de66c7239195c"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6636cac9831d60fc025de66c7239195c">LL_RCC_GetSDMMCClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSDMMCClockSource(uint32_t SDMMCx)</div><div class="ttdoc">Get SDMMCx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetSDMMCClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03451">stm32l4xx_ll_rcc.h:3451</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)</div><div class="ttdoc">Configure LPTIMx clock source @rmtoll CCIPR LPTIMxSEL LL_RCC_SetLPTIMClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03031">stm32l4xx_ll_rcc.h:3031</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga0c3940f271ef48caf597abe88668ecf1"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)</div><div class="ttdoc">Get APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02840">stm32l4xx_ll_rcc.h:2840</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_ga55089aac83ae4914750745ac29c3dcf0"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#ga55089aac83ae4914750745ac29c3dcf0">LL_RCC_PLLSAI1_GetQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetQ(void)</div><div class="ttdoc">Get SAI1PLL division factor for PLLSAI1Q.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04657">stm32l4xx_ll_rcc.h:4657</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_gaa55893cffb34e865e5418e21f05f9f9f"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#gaa55893cffb34e865e5418e21f05f9f9f">LL_RCC_GetSDMMCKernelClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetSDMMCKernelClockFreq(uint32_t SDMMCxSource)</div><div class="ttdoc">Return SDMMCx kernel clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00946">stm32l4xx_ll_rcc.c:946</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gaafe55dd64d4da300ce613afca3f7ba66"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)</div><div class="ttdoc">Enable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_EnableIT_LSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05707">stm32l4xx_ll_rcc.h:5707</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga4a8a047abc86f2d2cee2dda234bddd40"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga4a8a047abc86f2d2cee2dda234bddd40">LL_RCC_PLLSAI2_ConfigDomain_LTDC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)</div><div class="ttdoc">Configure PLLSAI2 used for LTDC domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05079">stm32l4xx_ll_rcc.h:5079</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gabc995cb54503060fa5ddd21ac2050f0f"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div><div class="ttdoc">Configure USB clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetUSBClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03134">stm32l4xx_ll_rcc.h:3134</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga7c9333a969ab162e32bc9b2664938ab6"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga7c9333a969ab162e32bc9b2664938ab6">LL_RCC_PLLSAI2_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_Disable(void)</div><div class="ttdoc">Disable PLLSAI2 @rmtoll CR PLLSAI2ON LL_RCC_PLLSAI2_Disable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04796">stm32l4xx_ll_rcc.h:4796</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_gaa06b08b8bf703ccc436ef56d71396c16"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#gaa06b08b8bf703ccc436ef56d71396c16">LL_RCC_PLLSAI1_EnableDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_SAI(void)</div><div class="ttdoc">Enable PLLSAI1 output mapped on SAI domain clock @rmtoll PLLSAI1CFGR PLLSAI1PEN LL_RCC_PLLSAI1_Enable...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04710">stm32l4xx_ll_rcc.h:4710</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gab9b3d3377e56b13448cf5ab0f38f52af"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gab9b3d3377e56b13448cf5ab0f38f52af">LL_RCC_IsActiveFlag_PLLSAI1RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAI1RDY(void)</div><div class="ttdoc">Check if PLLSAI1 ready interrupt occurred or not @rmtoll CIFR PLLSAI1RDYF LL_RCC_IsActiveFlag_PLLSAI1...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05566">stm32l4xx_ll_rcc.h:5566</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga2e26a68b86dfe285aabaa5d6707086e4"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div><div class="ttdoc">Set AHB prescaler @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02774">stm32l4xx_ll_rcc.h:2774</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga19c9cd16c74bf79bc08e75e1a182d98b"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)</div><div class="ttdoc">Get AHB prescaler @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02825">stm32l4xx_ll_rcc.h:2825</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gae6dd89879b0a57f02d7fea00ed894844"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)</div><div class="ttdoc">Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02298">stm32l4xx_ll_rcc.h:2298</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga2d7d65f46d5f2a53e20aee053a20e432"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_Disable(void)</div><div class="ttdoc">Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Disable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02278">stm32l4xx_ll_rcc.h:2278</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga0d5975a2bb7111ff9dc46cfbffd3d832"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)</div><div class="ttdoc">Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04116">stm32l4xx_ll_rcc.h:4116</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga34aeae31b8e621dd832986110724932b"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga34aeae31b8e621dd832986110724932b">LL_RCC_GetClkAfterWakeFromStop</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void)</div><div class="ttdoc">Get Clock After Wake-Up From Stop mode @rmtoll CFGR STOPWUCK LL_RCC_GetClkAfterWakeFromStop.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02880">stm32l4xx_ll_rcc.h:2880</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_ga941f12d85e5af27820eca98f1923c97c"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#ga941f12d85e5af27820eca98f1923c97c">LL_RCC_MSI_EnablePLLMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)</div><div class="ttdoc">Enable MSI PLL-mode (Hardware auto calibration with LSE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02521">stm32l4xx_ll_rcc.h:2521</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga4f88ea26dd1f7364dbeb554c121e6188"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga4f88ea26dd1f7364dbeb554c121e6188">LL_RCC_SetLTDCClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetLTDCClockSource(uint32_t Source)</div><div class="ttdoc">Configure LTDC Clock Source @rmtoll CCIPR2 PLLSAI2DIVR LL_RCC_SetLTDCClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03239">stm32l4xx_ll_rcc.h:3239</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga77b73340c1ea5ce32f4e06b7af655ab1"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)</div><div class="ttdoc">Check if RCC flag Window Watchdog reset is set or not. @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGR...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05669">stm32l4xx_ll_rcc.h:5669</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gaeb46b84de9e20d8939ea047ebb4cfaec"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaeb46b84de9e20d8939ea047ebb4cfaec">LL_RCC_GetOCTOSPIClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetOCTOSPIClockSource(uint32_t OCTOSPIx)</div><div class="ttdoc">Get OCTOSPI clock source @rmtoll CCIPR2 OSPISEL LL_RCC_GetOCTOSPIClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03622">stm32l4xx_ll_rcc.h:3622</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_gadaf4427d27b868c06308d6e4f5483dbd"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#gadaf4427d27b868c06308d6e4f5483dbd">LL_RCC_PLLSAI2_ConfigDomain_DSI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_DSI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="ttdoc">Configure PLLSAI2 used for DSI domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05025">stm32l4xx_ll_rcc.h:5025</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gab278ee2cb2e66b975bd64fd02d77be9a"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gab278ee2cb2e66b975bd64fd02d77be9a">LL_RCC_MSI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)</div><div class="ttdoc">Check if MSI oscillator Ready @rmtoll CR MSIRDY LL_RCC_MSI_IsReady.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02507">stm32l4xx_ll_rcc.h:2507</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga3cb85b3dbfb4a2dbf1d4954c5899af3d"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">LL_RCC_GetADCClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)</div><div class="ttdoc">Get ADCx clock source @rmtoll CCIPR ADCSEL LL_RCC_GetADCClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03510">stm32l4xx_ll_rcc.h:3510</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gacf3c1bd1fc732dbfe0859d31e8b40999"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gacf3c1bd1fc732dbfe0859d31e8b40999">LL_RCC_GetSDMMCKernelClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSDMMCKernelClockSource(uint32_t SDMMCx)</div><div class="ttdoc">Get SDMMCx kernel clock source @rmtoll CCIPR2 SDMMCSEL LL_RCC_GetSDMMCKernelClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03431">stm32l4xx_ll_rcc.h:3431</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_gaadc204a4ecfc12b7a54cff0615871e61"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#gaadc204a4ecfc12b7a54cff0615871e61">LL_RCC_GetOCTOSPIClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetOCTOSPIClockFreq(uint32_t OCTOSPIxSource)</div><div class="ttdoc">Return OCTOSPI clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l01402">stm32l4xx_ll_rcc.c:1402</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga5a420ff865f5aac33a3ab6956add866a"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearResetFlags(void)</div><div class="ttdoc">Set RMVF bit to clear the reset flags. @rmtoll CSR RMVF LL_RCC_ClearResetFlags.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05689">stm32l4xx_ll_rcc.h:5689</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gad340bee91222854445dad317aecbf0eb"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gad340bee91222854445dad317aecbf0eb">LL_RCC_PLL_ConfigDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="ttdoc">Configure PLL used for SAI domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03906">stm32l4xx_ll_rcc.h:3906</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI48_html_gae500243e0a9ac7fe177b6c72d03ee84f"><div class="ttname"><a href="group__RCC__LL__EF__HSI48.html#gae500243e0a9ac7fe177b6c72d03ee84f">LL_RCC_HSI48_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI48_Enable(void)</div><div class="ttdoc">Enable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02219">stm32l4xx_ll_rcc.h:2219</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_ga5916910fa30029f1741fa6835d23db6b"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)</div><div class="ttdoc">Set RTC Clock Source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03648">stm32l4xx_ll_rcc.h:3648</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_gaf504876ffd92eec02252ebd1eb7ba8b7"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#gaf504876ffd92eec02252ebd1eb7ba8b7">LL_RCC_GetRNGClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource)</div><div class="ttdoc">Return RNGx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l01049">stm32l4xx_ll_rcc.c:1049</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_gaca7c64c61a8fac78e83d5fb3108541a7"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#gaca7c64c61a8fac78e83d5fb3108541a7">LL_RCC_PLLSAI2_EnableDomain_DSI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_EnableDomain_DSI(void)</div><div class="ttdoc">Enable PLLSAI2 output mapped on DSI domain clock @rmtoll PLLSAI2CFGR PLLSAI2QEN LL_RCC_PLLSAI2_Enable...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05297">stm32l4xx_ll_rcc.h:5297</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_gacc248d17eba3701d5dc3b6c1dd8c0031"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#gacc248d17eba3701d5dc3b6c1dd8c0031">LL_RCC_PLLSAI2_GetP</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetP(void)</div><div class="ttdoc">Get SAI2PLL division factor for PLLSAI2P.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05173">stm32l4xx_ll_rcc.h:5173</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_gabdf1d57a8a948c49637fb202110daf37"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#gabdf1d57a8a948c49637fb202110daf37">LL_RCC_HSI_IsEnabledInStopMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)</div><div class="ttdoc">Check if HSI is enabled in stop mode @rmtoll CR HSIKERON LL_RCC_HSI_IsEnabledInStopMode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02115">stm32l4xx_ll_rcc.h:2115</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga1f59d03837414fda32efaf766a756a57"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)</div><div class="ttdoc">Check if RCC flag Independent Watchdog reset is set or not. @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05619">stm32l4xx_ll_rcc.h:5619</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gafbae82d7966d64c90a73867f99d06a62"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gafbae82d7966d64c90a73867f99d06a62">LL_RCC_GetDSIClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetDSIClockSource(uint32_t DSIx)</div><div class="ttdoc">Get DSI Clock Source @rmtoll CCIPR2 DSISEL LL_RCC_GetDSIClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03587">stm32l4xx_ll_rcc.h:3587</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga38d4fd158c616677a19398a9ace73706"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga38d4fd158c616677a19398a9ace73706">LL_RCC_HSI_DisableInStopMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)</div><div class="ttdoc">Disable HSI in stop mode @rmtoll CR HSIKERON LL_RCC_HSI_DisableInStopMode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02105">stm32l4xx_ll_rcc.h:2105</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSCO_html_ga0c03ff9010071adf2196caa5b55e9d7b"><div class="ttname"><a href="group__RCC__LL__EF__LSCO.html#ga0c03ff9010071adf2196caa5b55e9d7b">LL_RCC_LSCO_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSCO_Disable(void)</div><div class="ttdoc">Disable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Disable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02692">stm32l4xx_ll_rcc.h:2692</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga14dff69d0c79b289c2eca8a68e1a86a6"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga14dff69d0c79b289c2eca8a68e1a86a6">LL_RCC_GetDFSDMClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetDFSDMClockSource(uint32_t DFSDMx)</div><div class="ttdoc">Get DFSDMx Kernel clock source @rmtoll CCIPR DFSDM1SEL LL_RCC_GetDFSDMClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03567">stm32l4xx_ll_rcc.h:3567</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga3d8899de36e29c13f2031eb3ef9eb151"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga3d8899de36e29c13f2031eb3ef9eb151">LL_RCC_DisableIT_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void)</div><div class="ttdoc">Disable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_DisableIT_HSI48RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05874">stm32l4xx_ll_rcc.h:5874</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gaf1638d8f0e755060cee90eb4704f728c"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gaf1638d8f0e755060cee90eb4704f728c">LL_RCC_MSI_GetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)</div><div class="ttdoc">Get MSI Calibration trimming @rmtoll ICSCR MSITRIM LL_RCC_MSI_GetCalibTrimming.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02664">stm32l4xx_ll_rcc.h:2664</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga199638fc0e4401d01d9c43b49b8d2906"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga199638fc0e4401d01d9c43b49b8d2906">LL_RCC_GetADCClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource)</div><div class="ttdoc">Return ADCx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l01178">stm32l4xx_ll_rcc.c:1178</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga0042575ccc553581464d7a3c9770c415"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)</div><div class="ttdoc">Checks if LSE ready interrupt source is enabled or disabled. @rmtoll CIER LSERDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05929">stm32l4xx_ll_rcc.h:5929</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga3def3778d8fd7ad0eb46159d83c88605"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga3def3778d8fd7ad0eb46159d83c88605">LL_RCC_PLLSAI2_ConfigDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="ttdoc">Configure PLLSAI2 used for ADC domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05119">stm32l4xx_ll_rcc.h:5119</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga5a471d6a099c72bea8acaebe4202727d"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga5a471d6a099c72bea8acaebe4202727d">LL_RCC_PLLSAI2_GetR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetR(void)</div><div class="ttdoc">Get SAI2PLL division factor for PLLSAI2R.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05219">stm32l4xx_ll_rcc.h:5219</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga5548a917b629c85021f7c2a651dda951"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga5548a917b629c85021f7c2a651dda951">LL_RCC_IsEnabledIT_PLLSAI2RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLSAI2RDY(void)</div><div class="ttdoc">Checks if PLLSAI2 ready interrupt source is enabled or disabled. @rmtoll CIER PLLSAI2RDYIE LL_RCC_IsE...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l06004">stm32l4xx_ll_rcc.h:6004</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga5e831915d2b676250c5ab9e160ecdede"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga5e831915d2b676250c5ab9e160ecdede">LL_RCC_GetDSIClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetDSIClockFreq(uint32_t DSIxSource)</div><div class="ttdoc">Return DSI clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l01343">stm32l4xx_ll_rcc.c:1343</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga267a34e5d99703ee036f855bd5657b7d"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga267a34e5d99703ee036f855bd5657b7d">LL_RCC_PLLSAI2_EnableDomain_LTDC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_EnableDomain_LTDC(void)</div><div class="ttdoc">Enable PLLSAI2 output mapped on LTDC domain clock @rmtoll PLLSAI2CFGR PLLSAI2REN LL_RCC_PLLSAI2_Enabl...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05321">stm32l4xx_ll_rcc.h:5321</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga8a39bd112832d9a6caed0b234344257b"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8a39bd112832d9a6caed0b234344257b">LL_RCC_SetSDMMCClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSDMMCClockSource(uint32_t SDMMCxSource)</div><div class="ttdoc">Configure SDMMC1 clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetSDMMCClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03097">stm32l4xx_ll_rcc.h:3097</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga5623fca17b94ba2c0cb92257acff82be"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)</div><div class="ttdoc">Enable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_EnableIT_LSERDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05717">stm32l4xx_ll_rcc.h:5717</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gacaed1b53cb0a74900e6636eaa447e421"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gacaed1b53cb0a74900e6636eaa447e421">LL_RCC_PLL_EnableDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)</div><div class="ttdoc">Enable PLL output mapped on SYSCLK domain @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04176">stm32l4xx_ll_rcc.h:4176</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga9d289e019eb6013e2e1fddd8498c0397"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga9d289e019eb6013e2e1fddd8498c0397">LL_RCC_IsActiveFlag_MSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_MSIRDY(void)</div><div class="ttdoc">Check if MSI ready interrupt occurred or not @rmtoll CIFR MSIRDYF LL_RCC_IsActiveFlag_MSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05513">stm32l4xx_ll_rcc.h:5513</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga6dfe1ad756e6da6ecba8a7528783a339"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6dfe1ad756e6da6ecba8a7528783a339">LL_RCC_SetSWPMIClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSWPMIClockSource(uint32_t SWPMIxSource)</div><div class="ttdoc">Configure SWPMI clock source @rmtoll CCIPR SWPMI1SEL LL_RCC_SetSWPMIClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03168">stm32l4xx_ll_rcc.h:3168</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga04bdc9f97d035ba58a2b1a641a761978"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga04bdc9f97d035ba58a2b1a641a761978">LL_RCC_SetSDMMCKernelClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSDMMCKernelClockSource(uint32_t SDMMCxSource)</div><div class="ttdoc">Configure SDMMC1 kernel clock source @rmtoll CCIPR2 SDMMCSEL LL_RCC_SetSDMMCKernelClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03078">stm32l4xx_ll_rcc.h:3078</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_gae8cfa820b4109a38cad940831419719d"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div><div class="ttdoc">Set HSI Calibration trimming.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02190">stm32l4xx_ll_rcc.h:2190</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga40cc11ad218ea6afe9a357d2ba842db0"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)</div><div class="ttdoc">Check if LSI ready interrupt occurred or not @rmtoll CIFR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05493">stm32l4xx_ll_rcc.h:5493</a></div></div>
<div class="ttc" id="agroup__LL__ES__CLOCK__FREQ_html_a1bd35ea768901f1dcfd3e3df5a368922"><div class="ttname"><a href="group__LL__ES__CLOCK__FREQ.html#a1bd35ea768901f1dcfd3e3df5a368922">LL_RCC_ClocksTypeDef::SYSCLK_Frequency</a></div><div class="ttdeci">uint32_t SYSCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l00081">stm32l4xx_ll_rcc.h:81</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gad31b96d5c1feb7525b4f8cc7f8fd7267"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gad31b96d5c1feb7525b4f8cc7f8fd7267">LL_RCC_DisableIT_PLLSAI2RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_PLLSAI2RDY(void)</div><div class="ttdoc">Disable PLLSAI2 ready interrupt @rmtoll CIER PLLSAI2RDYIE LL_RCC_DisableIT_PLLSAI2RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05898">stm32l4xx_ll_rcc.h:5898</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga7a644ead8a37cf74b0544d45db576285"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div><div class="ttdoc">Set APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02790">stm32l4xx_ll_rcc.h:2790</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga1b2dff428897e4ee542d177251a65faf"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga1b2dff428897e4ee542d177251a65faf">LL_RCC_LSE_DisablePropagation</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_DisablePropagation(void)</div><div class="ttdoc">Disable LSE oscillator propagation.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02383">stm32l4xx_ll_rcc.h:2383</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_ga47fad22a32a0f7132868e28289b16f88"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)</div><div class="ttdoc">Check if RTC has been enabled or not @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03692">stm32l4xx_ll_rcc.h:3692</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga8c33be3956497f51f7934e11c434b82a"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8c33be3956497f51f7934e11c434b82a">LL_RCC_SetOCTOSPIClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetOCTOSPIClockSource(uint32_t Source)</div><div class="ttdoc">Configure OCTOSPI clock source @rmtoll CCIPR2 OSPISEL LL_RCC_SetOCTOSPIClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03255">stm32l4xx_ll_rcc.h:3255</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gaa0908786ed2341af7205871be632d2f7"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0908786ed2341af7205871be632d2f7">LL_RCC_SetLPUARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)</div><div class="ttdoc">Configure LPUART1x clock source @rmtoll CCIPR LPUART1SEL LL_RCC_SetLPUARTClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02986">stm32l4xx_ll_rcc.h:2986</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga47c995fe74c429c0323fa5be5518e5de"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga47c995fe74c429c0323fa5be5518e5de">LL_RCC_IsEnabledIT_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSECSS(void)</div><div class="ttdoc">Checks if LSECSS interrupt source is enabled or disabled. @rmtoll CIER LSECSSIE LL_RCC_IsEnabledIT_LS...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l06015">stm32l4xx_ll_rcc.h:6015</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga2a67a4cd2451c454ac3570b235d6feaf"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2a67a4cd2451c454ac3570b235d6feaf">LL_RCC_SetDSIClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetDSIClockSource(uint32_t Source)</div><div class="ttdoc">Configure DSI clock source @rmtoll CCIPR2 DSISEL LL_RCC_SetDSIClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03222">stm32l4xx_ll_rcc.h:3222</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga144a7e26808b526dfe5f30497d6a14f3"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga144a7e26808b526dfe5f30497d6a14f3">LL_RCC_PLL_EnableDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SAI(void)</div><div class="ttdoc">Enable PLL output mapped on SAI domain clock @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_SAI.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04127">stm32l4xx_ll_rcc.h:4127</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga6009089f23c97b142fa35b2b260e2159"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6009089f23c97b142fa35b2b260e2159">LL_RCC_GetUARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)</div><div class="ttdoc">Get UARTx clock source @rmtoll CCIPR UARTxSEL LL_RCC_GetUARTClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03308">stm32l4xx_ll_rcc.h:3308</a></div></div>
<div class="ttc" id="agroup__LL__ES__CLOCK__FREQ_html_structLL__RCC__ClocksTypeDef"><div class="ttname"><a href="group__LL__ES__CLOCK__FREQ.html#structLL__RCC__ClocksTypeDef">LL_RCC_ClocksTypeDef</a></div><div class="ttdoc">RCC Clocks Frequency Structure.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l00079">stm32l4xx_ll_rcc.h:79</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_gac52a1db0154301559c493145c3e5a37d"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)</div><div class="ttdoc">Release the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03712">stm32l4xx_ll_rcc.h:3712</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga7cd50c3cea34f95e5a93de727a246480"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga7cd50c3cea34f95e5a93de727a246480">LL_RCC_EnableIT_PLLSAI1RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_PLLSAI1RDY(void)</div><div class="ttdoc">Enable PLLSAI1 ready interrupt @rmtoll CIER PLLSAI1RDYIE LL_RCC_EnableIT_PLLSAI1RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05780">stm32l4xx_ll_rcc.h:5780</a></div></div>
<div class="ttc" id="agroup__LL__ES__CLOCK__FREQ_html_ac085515fd0d4add87a8866d87f185554"><div class="ttname"><a href="group__LL__ES__CLOCK__FREQ.html#ac085515fd0d4add87a8866d87f185554">LL_RCC_ClocksTypeDef::PCLK1_Frequency</a></div><div class="ttdeci">uint32_t PCLK1_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l00083">stm32l4xx_ll_rcc.h:83</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_gaca1afb5c5592908896aebc452ca6ba64"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#gaca1afb5c5592908896aebc452ca6ba64">LL_RCC_PLLSAI2_DisableDomain_LTDC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_DisableDomain_LTDC(void)</div><div class="ttdoc">Disable PLLSAI2 output mapped on LTDC domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05333">stm32l4xx_ll_rcc.h:5333</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_gaac59d9a1c1a6a3ea3d8f67f1988316f1"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#gaac59d9a1c1a6a3ea3d8f67f1988316f1">LL_RCC_PLLSAI2_EnableDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_EnableDomain_ADC(void)</div><div class="ttdoc">Enable PLLSAI2 output mapped on ADC domain clock @rmtoll PLLSAI2CFGR PLLSAI2REN LL_RCC_PLLSAI2_Enable...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05343">stm32l4xx_ll_rcc.h:5343</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_gae0f77d72f1567250c37575ccdb5a938d"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#gae0f77d72f1567250c37575ccdb5a938d">LL_RCC_PLLSAI1_GetN</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetN(void)</div><div class="ttdoc">Get SAI1PLL multiplication factor for VCO @rmtoll PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_GetN.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04586">stm32l4xx_ll_rcc.h:4586</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga6c8bf947fe00b2914a52a62664062420"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)</div><div class="ttdoc">Checks if HSE ready interrupt source is enabled or disabled. @rmtoll CIER HSERDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05959">stm32l4xx_ll_rcc.h:5959</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_gafd55bc3513e4b60cf5341efb57d49789"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableRTC(void)</div><div class="ttdoc">Enable RTC @rmtoll BDCR RTCEN LL_RCC_EnableRTC.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03672">stm32l4xx_ll_rcc.h:3672</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga59e12ff611d18a1a937425f507b59955"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga59e12ff611d18a1a937425f507b59955">LL_RCC_ClearFlag_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void)</div><div class="ttdoc">Clear LSE Clock security system interrupt flag @rmtoll CICR LSECSSC LL_RCC_ClearFlag_LSECSS.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05483">stm32l4xx_ll_rcc.h:5483</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga94f56cf6e49b2c0b5c1ce4c7ee80294d"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">LL_RCC_DisableIT_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSECSS(void)</div><div class="ttdoc">Disable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_DisableIT_LSECSS.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05909">stm32l4xx_ll_rcc.h:5909</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga75256a4edeb3869e15056b8b3975e92d"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga75256a4edeb3869e15056b8b3975e92d">LL_RCC_IsActiveFlag_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void)</div><div class="ttdoc">Check if LSE Clock security system interrupt occurred or not @rmtoll CIFR LSECSSF LL_RCC_IsActiveFlag...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05599">stm32l4xx_ll_rcc.h:5599</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gacedc967e43c401bcabb5b940e7a36e97"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gacedc967e43c401bcabb5b940e7a36e97">LL_RCC_MSI_GetRange</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)</div><div class="ttdoc">Get the Internal Multi Speed oscillator (MSI) clock range in run mode. @rmtoll CR MSIRANGE LL_RCC_MSI...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02601">stm32l4xx_ll_rcc.h:2601</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSCO_html_ga4a5c131f74a18545e4cd993ac5ec2a37"><div class="ttname"><a href="group__RCC__LL__EF__LSCO.html#ga4a5c131f74a18545e4cd993ac5ec2a37">LL_RCC_LSCO_SetSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)</div><div class="ttdoc">Configure Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_SetSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02705">stm32l4xx_ll_rcc.h:2705</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga077ad7472f9bfdb96536f8617670c974"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga077ad7472f9bfdb96536f8617670c974">LL_RCC_IsActiveFlag_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)</div><div class="ttdoc">Check if HSI48 ready interrupt occurred or not @rmtoll CIR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05554">stm32l4xx_ll_rcc.h:5554</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_ga03f1df72bbbe1079a10d290e01797afc"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_Enable(void)</div><div class="ttdoc">Enable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02056">stm32l4xx_ll_rcc.h:2056</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga65d995145544b397d216df77846883c8"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)</div><div class="ttdoc">Disable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_DisableIT_HSERDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05853">stm32l4xx_ll_rcc.h:5853</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga8ee6a386a99c71a50d1ae10a4d9e6e4d"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga8ee6a386a99c71a50d1ae10a4d9e6e4d">LL_RCC_GetLPUARTClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)</div><div class="ttdoc">Return LPUARTx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00688">stm32l4xx_ll_rcc.c:688</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga9ec9efa058971510891175bb0fb80758"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga9ec9efa058971510891175bb0fb80758">LL_RCC_GetSystemClocksFreq</a></div><div class="ttdeci">void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)</div><div class="ttdoc">Return the frequencies of different on chip clocks; System, AHB, APB1 and APB2 buses clocks.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00329">stm32l4xx_ll_rcc.c:329</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_gae868baa3f39b0aa7f4c4ba7ddf4792f7"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#gae868baa3f39b0aa7f4c4ba7ddf4792f7">LL_RCC_PLLSAI1_GetDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetDivider(void)</div><div class="ttdoc">Get Division factor for the PLLSAI1 @rmtoll PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_GetDivider.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04699">stm32l4xx_ll_rcc.h:4699</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gaf7fa11426f1ecc40dfbe1b2b7b253876"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">LL_RCC_LSE_SetDriveCapability</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div><div class="ttdoc">Set LSE oscillator drive capability.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02314">stm32l4xx_ll_rcc.h:2314</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_ga227a3b3aa0575d595313790175e76435"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)</div><div class="ttdoc">Force the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03702">stm32l4xx_ll_rcc.h:3702</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI48_html_gad4fe802f294ffda3cc71d997f77b4e85"><div class="ttname"><a href="group__RCC__LL__EF__HSI48.html#gad4fe802f294ffda3cc71d997f77b4e85">LL_RCC_HSI48_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)</div><div class="ttdoc">Check if HSI48 oscillator Ready @rmtoll CRRCR HSI48RDY LL_RCC_HSI48_IsReady.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02239">stm32l4xx_ll_rcc.h:2239</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_gade07cf0061a8196c45276d7d87caa74e"><div class="ttname"><a href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)</div><div class="ttdoc">Configure the system clock source @rmtoll CFGR SW LL_RCC_SetSysClkSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02740">stm32l4xx_ll_rcc.h:2740</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gad758b03a0bc66710b19b02b2337024ec"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gad758b03a0bc66710b19b02b2337024ec">LL_RCC_GetI2CClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div><div class="ttdoc">Get I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_GetI2CClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03356">stm32l4xx_ll_rcc.h:3356</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga199e2bf0b316d313385cd7daab65150b"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)</div><div class="ttdoc">Clear LSE ready interrupt flag @rmtoll CICR LSERDYC LL_RCC_ClearFlag_LSERDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05387">stm32l4xx_ll_rcc.h:5387</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gaf9fd67e99fb33e348169a8a79862e9ef"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gaf9fd67e99fb33e348169a8a79862e9ef">LL_RCC_LSE_EnableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)</div><div class="ttdoc">Enable Clock security system on LSE. @rmtoll BDCR LSECSSON LL_RCC_LSE_EnableCSS.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02338">stm32l4xx_ll_rcc.h:2338</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga6fd46129fa862aeadf9d63a4c5af5804"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6fd46129fa862aeadf9d63a4c5af5804">LL_RCC_SetI2CClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div><div class="ttdoc">Configure I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_SetI2CClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03011">stm32l4xx_ll_rcc.h:3011</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSI_html_gaa7661c6b0a8edd9d0f4466b22b11aae2"><div class="ttname"><a href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)</div><div class="ttdoc">Check if LSI is Ready @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02442">stm32l4xx_ll_rcc.h:2442</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga2fa76fbe2c7f4db07eee43dc259c53fd"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)</div><div class="ttdoc">Get Main PLL division factor for PLLQ.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04073">stm32l4xx_ll_rcc.h:4073</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga74b7fb2e4d3dbdcd25498ed88a2cbdbe"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga74b7fb2e4d3dbdcd25498ed88a2cbdbe">LL_RCC_PLLSAI2_GetDIVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetDIVR(void)</div><div class="ttdoc">Get PLLSAI2 division factor for PLLSAI2DIVR.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05263">stm32l4xx_ll_rcc.h:5263</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gae0d05882ec5e71919d8c5b036f873924"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gae0d05882ec5e71919d8c5b036f873924">LL_RCC_IsEnabledIT_PLLSAI1RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLSAI1RDY(void)</div><div class="ttdoc">Checks if PLLSAI1 ready interrupt source is enabled or disabled. @rmtoll CIER PLLSAI1RDYIE LL_RCC_IsE...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05992">stm32l4xx_ll_rcc.h:5992</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga88b78c3e1c52643b0770e59fa6b27b30"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga88b78c3e1c52643b0770e59fa6b27b30">LL_RCC_PLL_DisableDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)</div><div class="ttdoc">Disable PLL output mapped on SYSCLK domain.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04190">stm32l4xx_ll_rcc.h:4190</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga9c8ed2c514d7cfe24a632a036e5eb9ef"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga9c8ed2c514d7cfe24a632a036e5eb9ef">LL_RCC_GetLPTIMClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource)</div><div class="ttdoc">Return LPTIMx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00735">stm32l4xx_ll_rcc.c:735</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_gac5795f2008ff25e4f37e5368b7341bdd"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#gac5795f2008ff25e4f37e5368b7341bdd">LL_RCC_PLLSAI1_DisableDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_SAI(void)</div><div class="ttdoc">Disable PLLSAI1 output mapped on SAI domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04722">stm32l4xx_ll_rcc.h:4722</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_gacb6141a9d0d986192babfb1b5b0849b5"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableRTC(void)</div><div class="ttdoc">Disable RTC @rmtoll BDCR RTCEN LL_RCC_DisableRTC.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03682">stm32l4xx_ll_rcc.h:3682</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_gae9428832bf198ee6d8bc4934023b0b67"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#gae9428832bf198ee6d8bc4934023b0b67">LL_RCC_GetSWPMIClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetSWPMIClockFreq(uint32_t SWPMIxSource)</div><div class="ttdoc">Return SWPMIx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l01227">stm32l4xx_ll_rcc.c:1227</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_gac667b1cd2e2f0a10c36476c30f4b722b"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#gac667b1cd2e2f0a10c36476c30f4b722b">LL_RCC_PLLSAI1_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)</div><div class="ttdoc">Check if PLLSAI1 Ready @rmtoll CR PLLSAI1RDY LL_RCC_PLLSAI1_IsReady.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04229">stm32l4xx_ll_rcc.h:4229</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga75d659a6d7a98ef34b4444ddc57b5e7b"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">LL_RCC_GetUSARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div><div class="ttdoc">Get USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_GetUSARTClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03286">stm32l4xx_ll_rcc.h:3286</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSI_html_ga422ba870c17de2fc9d95edc21be0d010"><div class="ttname"><a href="group__RCC__LL__EF__LSI.html#ga422ba870c17de2fc9d95edc21be0d010">LL_RCC_LSI_SetPrediv</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSI_SetPrediv(uint32_t LSI_PREDIV)</div><div class="ttdoc">Set LSI division factor @rmtoll CSR LSIPREDIV LL_RCC_LSI_SetPrediv.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02456">stm32l4xx_ll_rcc.h:2456</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga776f8f14237167c515e37ae8d4a4dc1c"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)</div><div class="ttdoc">Check if HSE ready interrupt occurred or not @rmtoll CIFR HSERDYF LL_RCC_IsActiveFlag_HSERDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05533">stm32l4xx_ll_rcc.h:5533</a></div></div>
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_gaf0bea6a9989d50f8ffa9b2afc911fc4b"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a></div><div class="ttdeci">MODIFY_REG(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUCKSEL,(uint32_t) WakeUpClock)</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_gaa5c235b6850e5f90e1d995f792626386"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#gaa5c235b6850e5f90e1d995f792626386">LL_RCC_GetDFSDMClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetDFSDMClockFreq(uint32_t DFSDMxSource)</div><div class="ttdoc">Return DFSDMx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l01263">stm32l4xx_ll_rcc.c:1263</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gaf678409ed4633ae53cf2edf3e16995d6"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)</div><div class="ttdoc">Disable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_DisableIT_PLLRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05863">stm32l4xx_ll_rcc.h:5863</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga0b1da3c3690c268b28f120bfd7c3857f"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void)</div><div class="ttdoc">Check if RCC flag BOR reset is set or not. @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05679">stm32l4xx_ll_rcc.h:5679</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gafdbdd8ee3a7b26c7736beefc819531c5"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gafdbdd8ee3a7b26c7736beefc819531c5">LL_RCC_EnableIT_PLLSAI2RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_PLLSAI2RDY(void)</div><div class="ttdoc">Enable PLLSAI2 ready interrupt @rmtoll CIER PLLSAI2RDYIE LL_RCC_EnableIT_PLLSAI2RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05792">stm32l4xx_ll_rcc.h:5792</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gab2eda08d7c23715c04620e5dfac0fd1d"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)</div><div class="ttdoc">Get Main PLL division factor for PLLR.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04088">stm32l4xx_ll_rcc.h:4088</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga2efd60d7f7935b86a4d3d380ac3b6298"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)</div><div class="ttdoc">Check if RCC flag Pin reset is set or not. @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05649">stm32l4xx_ll_rcc.h:5649</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga88c81420b7f4d8f799aeee46785511df"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga88c81420b7f4d8f799aeee46785511df">LL_RCC_LSE_GetDriveCapability</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)</div><div class="ttdoc">Get LSE oscillator drive capability @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02328">stm32l4xx_ll_rcc.h:2328</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_ga54a0d1b28f13d8e622c50eb5990ed5d9"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#ga54a0d1b28f13d8e622c50eb5990ed5d9">LL_RCC_MSI_DisablePLLMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MSI_DisablePLLMode(void)</div><div class="ttdoc">Disable MSI-PLL mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02533">stm32l4xx_ll_rcc.h:2533</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga9e3b0e21f16147d992e0df9b87c410bd"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_Disable(void)</div><div class="ttdoc">Disable PLL.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03742">stm32l4xx_ll_rcc.h:3742</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga7a021c25347c18d772f9d2643897578b"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga7a021c25347c18d772f9d2643897578b">LL_RCC_LSE_DisableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)</div><div class="ttdoc">Disable Clock security system on LSE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02350">stm32l4xx_ll_rcc.h:2350</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)</div><div class="ttdoc">Clear Clock security system interrupt flag @rmtoll CICR CSSC LL_RCC_ClearFlag_HSECSS.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05473">stm32l4xx_ll_rcc.h:5473</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga338a619d97423d15e00488c9fcf61cd1"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga338a619d97423d15e00488c9fcf61cd1">LL_RCC_ClearFlag_PLLSAI1RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_PLLSAI1RDY(void)</div><div class="ttdoc">Clear PLLSAI1 ready interrupt flag @rmtoll CICR PLLSAI1RDYC LL_RCC_ClearFlag_PLLSAI1RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05450">stm32l4xx_ll_rcc.h:5450</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_ga2a628a30073b69f94c6141ecd58295d6"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)</div><div class="ttdoc">Get RTC Clock Source @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03662">stm32l4xx_ll_rcc.h:3662</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga7df3a3681aaf5d6fffc190698e66fbc6"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_Enable(void)</div><div class="ttdoc">Enable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02125">stm32l4xx_ll_rcc.h:2125</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga2e4dd89853ca075c71a5b80fa8ab42c8"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga2e4dd89853ca075c71a5b80fa8ab42c8">LL_RCC_GetUARTClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)</div><div class="ttdoc">Return UARTx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00472">stm32l4xx_ll_rcc.c:472</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSI_html_ga4165b73b9d05a0b0ebf283acc6db2f35"><div class="ttname"><a href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSI_Enable(void)</div><div class="ttdoc">Enable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02422">stm32l4xx_ll_rcc.h:2422</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSCO_html_ga2f1577e2f8d09be3181b65e0c05b9beb"><div class="ttname"><a href="group__RCC__LL__EF__LSCO.html#ga2f1577e2f8d09be3181b65e0c05b9beb">LL_RCC_LSCO_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSCO_Enable(void)</div><div class="ttdoc">Enable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02682">stm32l4xx_ll_rcc.h:2682</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga86334eeeb7d86032a1087bf1b0fb1860"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)</div><div class="ttdoc">Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03752">stm32l4xx_ll_rcc.h:3752</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga9638428efe96950818bc1b4e46e181b9"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga9638428efe96950818bc1b4e46e181b9">LL_RCC_SetDFSDMClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetDFSDMClockSource(uint32_t DFSDMxSource)</div><div class="ttdoc">Configure DFSDM Kernel clock source @rmtoll CCIPR DFSDM1SEL LL_RCC_SetDFSDMClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03203">stm32l4xx_ll_rcc.h:3203</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga0436c0ec61c028646dcf4b04c3b634c9"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)</div><div class="ttdoc">Checks if HSI ready interrupt source is enabled or disabled. @rmtoll CIER HSIRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05949">stm32l4xx_ll_rcc.h:5949</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gae7753068082fb56a76c8dd718d8ab7c1"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)</div><div class="ttdoc">Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02360">stm32l4xx_ll_rcc.h:2360</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gaa0f41525892cbb58c7df0eaafd5596f7"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0f41525892cbb58c7df0eaafd5596f7">LL_RCC_GetLPUARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)</div><div class="ttdoc">Get LPUARTx clock source @rmtoll CCIPR LPUART1SEL LL_RCC_GetLPUARTClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03325">stm32l4xx_ll_rcc.h:3325</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga4f8be5ee476ce52756351c635ccce627"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga4f8be5ee476ce52756351c635ccce627">LL_RCC_GetSDMMCClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetSDMMCClockFreq(uint32_t SDMMCxSource)</div><div class="ttdoc">Return SDMMCx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00984">stm32l4xx_ll_rcc.c:984</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_ga3ff0a43387450b9e82bdc850c3d85c77"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)</div><div class="ttdoc">Disable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02046">stm32l4xx_ll_rcc.h:2046</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSI_html_gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><div class="ttname"><a href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSI_Disable(void)</div><div class="ttdoc">Disable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Disable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02432">stm32l4xx_ll_rcc.h:2432</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga8f0374545bfca45cb2a677459814f14e"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga8f0374545bfca45cb2a677459814f14e">LL_RCC_ClearFlag_PLLSAI2RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_PLLSAI2RDY(void)</div><div class="ttdoc">Clear PLLSAI1 ready interrupt flag @rmtoll CICR PLLSAI2RDYC LL_RCC_ClearFlag_PLLSAI2RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05462">stm32l4xx_ll_rcc.h:5462</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga2d6f0733e6772488f3f6a4ef1ca648e7"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d6f0733e6772488f3f6a4ef1ca648e7">LL_RCC_GetSWPMIClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSWPMIClockSource(uint32_t SPWMIx)</div><div class="ttdoc">Get SWPMIx clock source @rmtoll CCIPR SWPMI1SEL LL_RCC_GetSWPMIClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03530">stm32l4xx_ll_rcc.h:3530</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gae32945a2cb1390be4148b7167dcfe017"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gae32945a2cb1390be4148b7167dcfe017">LL_RCC_SetDFSDMAudioClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetDFSDMAudioClockSource(uint32_t Source)</div><div class="ttdoc">Configure DFSDM Audio clock source @rmtoll CCIPR2 ADFSDM1SEL LL_RCC_SetDFSDMAudioClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03185">stm32l4xx_ll_rcc.h:3185</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga805a723838574f6b0a0f7bfbf504c605"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605">LL_RCC_SetADCClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)</div><div class="ttdoc">Configure ADC clock source @rmtoll CCIPR ADCSEL LL_RCC_SetADCClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03153">stm32l4xx_ll_rcc.h:3153</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gae05d5688ca8491724652ab6243685c65"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)</div><div class="ttdoc">Clear HSE ready interrupt flag @rmtoll CICR HSERDYC LL_RCC_ClearFlag_HSERDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05417">stm32l4xx_ll_rcc.h:5417</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_gaeaaef6aab0cd95b008be009efa588cf3"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#gaeaaef6aab0cd95b008be009efa588cf3">LL_RCC_PLLSAI1_ConfigDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="ttdoc">Configure PLLSAI1 used for ADC domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04535">stm32l4xx_ll_rcc.h:4535</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga06cc5a6daf9bed059ebe20e6563fbd0f"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga06cc5a6daf9bed059ebe20e6563fbd0f">LL_RCC_PLL_DisableDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SAI(void)</div><div class="ttdoc">Disable PLL output mapped on SAI domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04141">stm32l4xx_ll_rcc.h:4141</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_ga1f09d3fc26e5bf766efeaf79fb0adb15"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#ga1f09d3fc26e5bf766efeaf79fb0adb15">LL_RCC_PLLSAI1_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_Enable(void)</div><div class="ttdoc">Enable PLLSAI1 @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04209">stm32l4xx_ll_rcc.h:4209</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI48_html_gad134aeb01e6a2f522027eee74861fee2"><div class="ttname"><a href="group__RCC__LL__EF__HSI48.html#gad134aeb01e6a2f522027eee74861fee2">LL_RCC_HSI48_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI48_Disable(void)</div><div class="ttdoc">Disable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Disable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02229">stm32l4xx_ll_rcc.h:2229</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga0780d565c87cff93b98c56f20d92b825"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga0780d565c87cff93b98c56f20d92b825">LL_RCC_SetClkAfterWakeFromStop</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)</div><div class="ttdoc">Set Clock After Wake-Up From Stop mode @rmtoll CFGR STOPWUCK LL_RCC_SetClkAfterWakeFromStop.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02868">stm32l4xx_ll_rcc.h:2868</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga6de744cb69bd97f5fc5c44a0d689630f"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga6de744cb69bd97f5fc5c44a0d689630f">LL_RCC_PLLSAI2_DisableDomain_DSI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_DisableDomain_DSI(void)</div><div class="ttdoc">Disable PLLSAI2 output mapped on DSI domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05309">stm32l4xx_ll_rcc.h:5309</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga9d9b3802b37694ec9290e80438637a85"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)</div><div class="ttdoc">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03990">stm32l4xx_ll_rcc.h:3990</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga5a9bcbcec9f944772c33cd8278883161"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga5a9bcbcec9f944772c33cd8278883161">LL_RCC_IsActiveFlag_PLLSAI2RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAI2RDY(void)</div><div class="ttdoc">Check if PLLSAI1 ready interrupt occurred or not @rmtoll CIFR PLLSAI2RDYF LL_RCC_IsActiveFlag_PLLSAI2...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05578">stm32l4xx_ll_rcc.h:5578</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga2d996455f1d3262334a768759c21dcb9"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)</div><div class="ttdoc">Get RNGx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetRNGClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03471">stm32l4xx_ll_rcc.h:3471</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga5b70628360824acb7aaa20429c1d17e4"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga5b70628360824acb7aaa20429c1d17e4">LL_RCC_SetUARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)</div><div class="ttdoc">Configure UARTx clock source @rmtoll CCIPR UARTxSEL LL_RCC_SetUARTClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02970">stm32l4xx_ll_rcc.h:2970</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga377006e9145961c5c78715f0822afd63"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga377006e9145961c5c78715f0822afd63">LL_RCC_GetDFSDMAudioClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetDFSDMAudioClockSource(uint32_t DFSDMx)</div><div class="ttdoc">Get DFSDM Audio Clock Source @rmtoll CCIPR2 ADFSDM1SEL LL_RCC_GetDFSDMAudioClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03548">stm32l4xx_ll_rcc.h:3548</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga62d0684b192ccce109ee3881a014b0a4"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga62d0684b192ccce109ee3881a014b0a4">LL_RCC_DisableIT_PLLSAI1RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_PLLSAI1RDY(void)</div><div class="ttdoc">Disable PLLSAI1 ready interrupt @rmtoll CIER PLLSAI1RDYIE LL_RCC_DisableIT_PLLSAI1RDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05886">stm32l4xx_ll_rcc.h:5886</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gafb9bd2161857a04a1b018118d24945e1"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gafb9bd2161857a04a1b018118d24945e1">LL_RCC_IsEnabledIT_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void)</div><div class="ttdoc">Checks if HSI48 ready interrupt source is enabled or disabled. @rmtoll CIER HSI48RDYIE LL_RCC_IsEnabl...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05980">stm32l4xx_ll_rcc.h:5980</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSCO_html_ga9012b6d17ca8d8993dd543c55bc3517a"><div class="ttname"><a href="group__RCC__LL__EF__LSCO.html#ga9012b6d17ca8d8993dd543c55bc3517a">LL_RCC_LSCO_GetSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)</div><div class="ttdoc">Get Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_GetSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02717">stm32l4xx_ll_rcc.h:2717</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga3c59bc8e73b47eb952f23cf38319fc8b"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga3c59bc8e73b47eb952f23cf38319fc8b">LL_RCC_ClearFlag_MSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_MSIRDY(void)</div><div class="ttdoc">Clear MSI ready interrupt flag @rmtoll CICR MSIRDYC LL_RCC_ClearFlag_MSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05397">stm32l4xx_ll_rcc.h:5397</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga86160cf444a040decea3fa200d95ec75"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga86160cf444a040decea3fa200d95ec75">LL_RCC_GetSAIClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetSAIClockFreq(uint32_t SAIxSource)</div><div class="ttdoc">Return SAIx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00847">stm32l4xx_ll_rcc.c:847</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga134c7753e9d218eef26f301985fdcc85"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga134c7753e9d218eef26f301985fdcc85">LL_RCC_HSI_DisableAutoFromStop</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void)</div><div class="ttdoc">Disable HSI Automatic from stop mode @rmtoll CR HSIASFS LL_RCC_HSI_DisableAutoFromStop.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02165">stm32l4xx_ll_rcc.h:2165</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga288672391403904722b1f3dd2110aa02"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga288672391403904722b1f3dd2110aa02">LL_RCC_SetUSARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div><div class="ttdoc">Configure USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_SetUSARTClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02950">stm32l4xx_ll_rcc.h:2950</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gaf4f804969488a06489ea8550088c541f"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)</div><div class="ttdoc">Checks if LSI ready interrupt source is enabled or disabled. @rmtoll CIER LSIRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05919">stm32l4xx_ll_rcc.h:5919</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gac35af73d890f0533bea9e65e128a0989"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gac35af73d890f0533bea9e65e128a0989">LL_RCC_IsEnabledIT_MSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_MSIRDY(void)</div><div class="ttdoc">Checks if MSI ready interrupt source is enabled or disabled. @rmtoll CIER MSIRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05939">stm32l4xx_ll_rcc.h:5939</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gaa0482b06545f54f862ebf6fe8a5e8567"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gaa0482b06545f54f862ebf6fe8a5e8567">LL_RCC_LSE_EnablePropagation</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_EnablePropagation(void)</div><div class="ttdoc">Enable LSE oscillator propagation.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02394">stm32l4xx_ll_rcc.h:2394</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gad7ee6c86ab3c267e951d668d384c985f"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)</div><div class="ttdoc">Disable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_DisableIT_LSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05813">stm32l4xx_ll_rcc.h:5813</a></div></div>
<div class="ttc" id="agroup__LL__ES__CLOCK__FREQ_html_acfbeb417677ae442a19fa6dc8adc5e39"><div class="ttname"><a href="group__LL__ES__CLOCK__FREQ.html#acfbeb417677ae442a19fa6dc8adc5e39">LL_RCC_ClocksTypeDef::PCLK2_Frequency</a></div><div class="ttdeci">uint32_t PCLK2_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l00084">stm32l4xx_ll_rcc.h:84</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gabc8d8c7f8d3660828000b0bbef9dacef"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)</div><div class="ttdoc">Get LPTIMx clock source @rmtoll CCIPR LPTIMxSEL LL_RCC_GetLPTIMClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03378">stm32l4xx_ll_rcc.h:3378</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga237dba6e7cfc2ce2db8293948b5955e0"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)</div><div class="ttdoc">Enable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_EnableIT_HSERDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05747">stm32l4xx_ll_rcc.h:5747</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga8adac88d2ed06a18eaecb7aeeb35fea5"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)</div><div class="ttdoc">Check if HSI ready interrupt occurred or not @rmtoll CIFR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05523">stm32l4xx_ll_rcc.h:5523</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga7c1303facf7a196705cfb392a5161585"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga7c1303facf7a196705cfb392a5161585">LL_RCC_PLLSAI2_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_Enable(void)</div><div class="ttdoc">Enable PLLSAI2 @rmtoll CR PLLSAI2ON LL_RCC_PLLSAI2_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04786">stm32l4xx_ll_rcc.h:4786</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MSI_html_gae7a0d5a1263e623686faa9a00edb160b"><div class="ttname"><a href="group__RCC__LL__EF__MSI.html#gae7a0d5a1263e623686faa9a00edb160b">LL_RCC_MSI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MSI_Disable(void)</div><div class="ttdoc">Disable MSI oscillator @rmtoll CR MSION LL_RCC_MSI_Disable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02497">stm32l4xx_ll_rcc.h:2497</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI2_html_ga8f295fd82c9658b3b09eec11c2d1ebfd"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI2.html#ga8f295fd82c9658b3b09eec11c2d1ebfd">LL_RCC_PLLSAI2_ConfigDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="ttdoc">Configure PLLSAI2 used for SAI domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04877">stm32l4xx_ll_rcc.h:4877</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLLSAI1_html_ga61510fde4bdbd947002c58c7f7dcb75d"><div class="ttname"><a href="group__RCC__LL__EF__PLLSAI1.html#ga61510fde4bdbd947002c58c7f7dcb75d">LL_RCC_PLLSAI1_DisableDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_ADC(void)</div><div class="ttdoc">Disable PLLSAI1 output mapped on ADC domain clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l04766">stm32l4xx_ll_rcc.h:4766</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Get__Freq_html_ga89680ed0e854483aca5c8fa59fe6efbf"><div class="ttname"><a href="group__RCC__LL__EF__Get__Freq.html#ga89680ed0e854483aca5c8fa59fe6efbf">LL_RCC_GetUSARTClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)</div><div class="ttdoc">Return USARTx clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8c_source.html#l00355">stm32l4xx_ll_rcc.c:355</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga936246430a6af1b5655b1b7c9173c36a"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_Enable(void)</div><div class="ttdoc">Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Enable.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02268">stm32l4xx_ll_rcc.h:2268</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga80b799f34d7a32793c6298c66034e65f"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)</div><div class="ttdoc">Check if HSI clock is ready @rmtoll CR HSIRDY LL_RCC_HSI_IsReady.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02145">stm32l4xx_ll_rcc.h:2145</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_gaf5a3798ae9bf99631ec710e5e5978d4e"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)</div><div class="ttdoc">Get HSI Calibration trimming @rmtoll ICSCR HSITRIM LL_RCC_HSI_GetCalibTrimming.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l02200">stm32l4xx_ll_rcc.h:2200</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gaf9e65b9cb00823669617269d3161f72f"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gaf9e65b9cb00823669617269d3161f72f">LL_RCC_DisableIT_MSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_MSIRDY(void)</div><div class="ttdoc">Disable MSI ready interrupt @rmtoll CIER MSIRDYIE LL_RCC_DisableIT_MSIRDY.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l05833">stm32l4xx_ll_rcc.h:5833</a></div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga84816623364baa5eedd967cc8a34cd97"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)</div><div class="ttdoc">Configure RNG clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetRNGClockSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__rcc_8h_source.html#l03115">stm32l4xx_ll_rcc.h:3115</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__rcc_8h.html">stm32l4xx_ll_rcc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
