

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Wed May 25 17:26:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_49_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_65_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_66_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_86_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_87_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_92_7_VITIS_LOOP_93_8  |        ?|        ?|         7|          2|          1|      ?|       yes|
        | + VITIS_LOOP_99_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_103_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_104_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_115_12                 |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 7
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 6
  * Pipeline-7: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 95
* Pipeline : 8
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
  Pipeline-2 : II = 2, D = 7, States = { 36 37 38 39 40 41 42 }
  Pipeline-3 : II = 1, D = 3, States = { 44 45 46 }
  Pipeline-4 : II = 1, D = 3, States = { 52 53 54 }
  Pipeline-5 : II = 1, D = 3, States = { 70 71 72 }
  Pipeline-6 : II = 1, D = 6, States = { 76 77 78 79 80 81 }
  Pipeline-7 : II = 2, D = 10, States = { 85 86 87 88 89 90 91 92 93 94 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 83 95 
18 --> 19 
19 --> 20 
20 --> 43 21 48 60 
21 --> 22 35 
22 --> 23 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 21 
35 --> 36 
36 --> 43 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 36 
43 --> 44 
44 --> 47 45 
45 --> 46 
46 --> 44 
47 --> 48 
48 --> 49 17 
49 --> 50 
50 --> 51 59 
51 --> 52 
52 --> 55 53 
53 --> 54 
54 --> 52 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 48 
60 --> 61 74 
61 --> 62 
62 --> 63 73 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 73 71 
71 --> 72 
72 --> 70 
73 --> 60 
74 --> 75 48 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 82 81 
81 --> 76 
82 --> 74 
83 --> 84 
84 --> 95 85 
85 --> 95 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 85 
95 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 96 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 97 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 98 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip"   --->   Operation 99 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx"   --->   Operation 100 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x"   --->   Operation 101 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 102 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 103 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 104 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 105 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 106 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:38]   --->   Operation 107 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:39]   --->   Operation 108 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 109 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 110 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (6.91ns)   --->   "%mul_ln41 = mul i65 %sext_ln41, i65 5497558139" [fcc_combined/main.cpp:41]   --->   Operation 111 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 112 [1/2] (6.91ns)   --->   "%mul_ln41 = mul i65 %sext_ln41, i65 5497558139" [fcc_combined/main.cpp:41]   --->   Operation 112 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %mul_ln41, i32 38, i32 64" [fcc_combined/main.cpp:41]   --->   Operation 113 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 114 [1/1] (3.54ns)   --->   "%sub_ln41 = sub i65 0, i65 %mul_ln41" [fcc_combined/main.cpp:41]   --->   Operation 114 'sub' 'sub_ln41' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %sub_ln41, i32 38, i32 64" [fcc_combined/main.cpp:41]   --->   Operation 115 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%select_ln41 = select i1 %tmp, i27 %tmp_1, i27 %tmp_2" [fcc_combined/main.cpp:41]   --->   Operation 116 'select' 'select_ln41' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (2.40ns) (out node of the LUT)   --->   "%sub_ln41_1 = sub i27 0, i27 %select_ln41" [fcc_combined/main.cpp:41]   --->   Operation 117 'sub' 'sub_ln41_1' <Predicate = (tmp)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:43]   --->   Operation 118 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_32"   --->   Operation 119 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_31, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_0, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_21, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_11, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 142 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_23, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_30, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln41_1 = select i1 %tmp, i27 %sub_ln41_1, i27 %tmp_2" [fcc_combined/main.cpp:41]   --->   Operation 161 'select' 'select_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (2.40ns) (out node of the LUT)   --->   "%num_iters = add i27 %select_ln41_1, i27 1" [fcc_combined/main.cpp:41]   --->   Operation 162 'add' 'num_iters' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %._crit_edge287, void %.lr.ph286" [fcc_combined/main.cpp:43]   --->   Operation 163 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:43]   --->   Operation 164 'partselect' 'trunc_ln' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i31 %trunc_ln" [fcc_combined/main.cpp:43]   --->   Operation 165 'sext' 'sext_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln43" [fcc_combined/main.cpp:43]   --->   Operation 166 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 167 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 167 'readreq' 'empty' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 168 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 168 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 169 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 170 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 170 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 171 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 171 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 172 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 173 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 175 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [fcc_combined/main.cpp:43]   --->   Operation 175 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln43, void %.split27, i31 0, void %.lr.ph286" [fcc_combined/main.cpp:43]   --->   Operation 176 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %i, i31 1" [fcc_combined/main.cpp:43]   --->   Operation 177 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 178 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (2.47ns)   --->   "%icmp_ln43_1 = icmp_eq  i31 %i, i31 %trunc_ln43" [fcc_combined/main.cpp:43]   --->   Operation 179 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 180 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %.split27, void %._crit_edge287.loopexit" [fcc_combined/main.cpp:43]   --->   Operation 181 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %i" [fcc_combined/main.cpp:44]   --->   Operation 182 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 183 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:44]   --->   Operation 183 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [fcc_combined/main.cpp:43]   --->   Operation 184 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %trunc_ln44" [fcc_combined/main.cpp:44]   --->   Operation 185 'zext' 'zext_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln44" [fcc_combined/main.cpp:44]   --->   Operation 186 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:44]   --->   Operation 187 'store' 'store_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge287"   --->   Operation 189 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %xdim_read" [fcc_combined/main.cpp:49]   --->   Operation 190 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [2/2] (6.91ns)   --->   "%mul_ln53 = mul i31 %trunc_ln49, i31 50" [fcc_combined/main.cpp:53]   --->   Operation 191 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 192 [1/1] (2.47ns)   --->   "%cmp37257 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 192 'icmp' 'cmp37257' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i32 %ydim_read" [fcc_combined/main.cpp:49]   --->   Operation 193 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i27 %num_iters" [fcc_combined/main.cpp:49]   --->   Operation 194 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/2] (6.91ns)   --->   "%mul_ln53 = mul i31 %trunc_ln49, i31 50" [fcc_combined/main.cpp:53]   --->   Operation 195 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i32 %xdim_read" [fcc_combined/main.cpp:92]   --->   Operation 196 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [fcc_combined/main.cpp:49]   --->   Operation 197 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 17 <SV = 14> <Delay = 6.91>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %._crit_edge287, i32 %add_ln53, void %._crit_edge276" [fcc_combined/main.cpp:53]   --->   Operation 198 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 0, void %._crit_edge287, i38 %add_ln49, void %._crit_edge276" [fcc_combined/main.cpp:49]   --->   Operation 199 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %k, i32 1" [fcc_combined/main.cpp:53]   --->   Operation 200 'add' 'add_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (2.79ns)   --->   "%add_ln49 = add i38 %phi_mul, i38 50" [fcc_combined/main.cpp:49]   --->   Operation 201 'add' 'add_ln49' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %k, i32 %sext_ln49_1" [fcc_combined/main.cpp:49]   --->   Operation 202 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split25, void %._crit_edge282.loopexit" [fcc_combined/main.cpp:49]   --->   Operation 203 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %k" [fcc_combined/main.cpp:49]   --->   Operation 204 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 205 [2/2] (6.91ns)   --->   "%mul_ln53_1 = mul i31 %mul_ln53, i31 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 205 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln49)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %debugip_read, void %._crit_edge, void" [fcc_combined/main.cpp:113]   --->   Operation 206 'br' 'br_ln113' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 207 [2/2] (6.91ns)   --->   "%mul150 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 207 'mul' 'mul150' <Predicate = (icmp_ln49 & debugip_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 208 [1/2] (6.91ns)   --->   "%mul_ln53_1 = mul i31 %mul_ln53, i31 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 208 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %add_ln53" [fcc_combined/main.cpp:53]   --->   Operation 209 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [2/2] (6.91ns)   --->   "%mul_ln53_2 = mul i38 %zext_ln53, i38 50" [fcc_combined/main.cpp:53]   --->   Operation 210 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 211 [1/2] (6.91ns)   --->   "%mul_ln53_2 = mul i38 %zext_ln53, i38 50" [fcc_combined/main.cpp:53]   --->   Operation 211 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.72>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:49]   --->   Operation 212 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i38 %mul_ln53_2" [fcc_combined/main.cpp:53]   --->   Operation 213 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (2.51ns)   --->   "%icmp_ln53 = icmp_slt  i39 %sext_ln49, i39 %zext_ln53_1" [fcc_combined/main.cpp:53]   --->   Operation 214 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i38 %phi_mul" [fcc_combined/main.cpp:54]   --->   Operation 215 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i38 %phi_mul" [fcc_combined/main.cpp:54]   --->   Operation 216 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 %ydim_read, i32 %trunc_ln54_1" [fcc_combined/main.cpp:53]   --->   Operation 217 'sub' 'sub_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln53, i32 %sub_ln53, i32 50" [fcc_combined/main.cpp:53]   --->   Operation 218 'select' 'ub' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (2.47ns)   --->   "%cmp36262 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:53]   --->   Operation 219 'icmp' 'cmp36262' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:63]   --->   Operation 220 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %cmp36262, void %._crit_edge241, void %.lr.ph230" [fcc_combined/main.cpp:86]   --->   Operation 221 'br' 'br_ln86' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %ub" [fcc_combined/main.cpp:86]   --->   Operation 222 'trunc' 'trunc_ln86' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (1.58ns)   --->   "%br_ln86 = br void" [fcc_combined/main.cpp:86]   --->   Operation 223 'br' 'br_ln86' <Predicate = (!fwprop_read & cmp36262)> <Delay = 1.58>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %cmp36262, void %._crit_edge276, void %.lr.ph265" [fcc_combined/main.cpp:65]   --->   Operation 224 'br' 'br_ln65' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %ub" [fcc_combined/main.cpp:65]   --->   Operation 225 'trunc' 'trunc_ln65' <Predicate = (fwprop_read & cmp36262)> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (1.58ns)   --->   "%br_ln65 = br void" [fcc_combined/main.cpp:65]   --->   Operation 226 'br' 'br_ln65' <Predicate = (fwprop_read & cmp36262)> <Delay = 1.58>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln86, void %._crit_edge226, i31 0, void %.lr.ph230" [fcc_combined/main.cpp:86]   --->   Operation 227 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (2.52ns)   --->   "%add_ln86 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:86]   --->   Operation 228 'add' 'add_ln86' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_eq  i31 %i_3, i31 %trunc_ln86" [fcc_combined/main.cpp:86]   --->   Operation 229 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 230 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %.split8, void %.lr.ph240.preheader" [fcc_combined/main.cpp:86]   --->   Operation 231 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [2/2] (6.91ns)   --->   "%empty_51 = mul i31 %i_3, i31 %trunc_ln49" [fcc_combined/main.cpp:86]   --->   Operation 232 'mul' 'empty_51' <Predicate = (!icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i31 %trunc_ln86" [fcc_combined/main.cpp:92]   --->   Operation 233 'zext' 'zext_ln92_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 234 [2/2] (6.91ns)   --->   "%mul_ln92 = mul i63 %zext_ln92_1, i63 %zext_ln92" [fcc_combined/main.cpp:92]   --->   Operation 234 'mul' 'mul_ln92' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 6.91>
ST_22 : Operation 235 [1/2] (6.91ns)   --->   "%empty_51 = mul i31 %i_3, i31 %trunc_ln49" [fcc_combined/main.cpp:86]   --->   Operation 235 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 5.07>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:86]   --->   Operation 236 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (2.52ns)   --->   "%empty_52 = add i31 %empty_51, i31 %mul_ln53_1" [fcc_combined/main.cpp:86]   --->   Operation 237 'add' 'empty_52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_52, i1 0" [fcc_combined/main.cpp:86]   --->   Operation 238 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (2.55ns)   --->   "%empty_53 = add i32 %tmp_5, i32 %dwt_read" [fcc_combined/main.cpp:86]   --->   Operation 239 'add' 'empty_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %cmp37257, void %._crit_edge226, void %.lr.ph225" [fcc_combined/main.cpp:87]   --->   Operation 240 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_53, i32 1, i32 31" [fcc_combined/main.cpp:87]   --->   Operation 241 'partselect' 'trunc_ln9' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i31 %trunc_ln9" [fcc_combined/main.cpp:87]   --->   Operation 242 'sext' 'sext_ln87' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln87" [fcc_combined/main.cpp:87]   --->   Operation 243 'getelementptr' 'gmem_addr_2' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i31 %i_3" [fcc_combined/main.cpp:88]   --->   Operation 244 'trunc' 'trunc_ln88' <Predicate = (cmp37257)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 245 [7/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 245 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 246 [6/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 246 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 247 [5/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 247 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 248 [4/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 248 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 249 [3/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 249 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 250 [2/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 250 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 251 [1/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 251 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln88, i10 0" [fcc_combined/main.cpp:88]   --->   Operation 252 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (1.58ns)   --->   "%br_ln87 = br void" [fcc_combined/main.cpp:87]   --->   Operation 253 'br' 'br_ln87' <Predicate = true> <Delay = 1.58>

State 31 <SV = 28> <Delay = 2.52>
ST_31 : Operation 254 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln87, void %.split6, i31 0, void %.lr.ph225" [fcc_combined/main.cpp:87]   --->   Operation 254 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 255 [1/1] (2.52ns)   --->   "%add_ln87 = add i31 %j_1, i31 1" [fcc_combined/main.cpp:87]   --->   Operation 255 'add' 'add_ln87' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 256 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:87]   --->   Operation 256 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 257 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 257 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 258 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 258 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 259 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split6, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:87]   --->   Operation 260 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i31 %j_1" [fcc_combined/main.cpp:88]   --->   Operation 261 'trunc' 'trunc_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_31 : Operation 262 [1/1] (2.07ns)   --->   "%add_ln88 = add i16 %tmp_9, i16 %trunc_ln88_1" [fcc_combined/main.cpp:88]   --->   Operation 262 'add' 'add_ln88' <Predicate = (!icmp_ln87)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 263 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [fcc_combined/main.cpp:88]   --->   Operation 263 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln87)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 3.25>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:87]   --->   Operation 264 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i16 %add_ln88" [fcc_combined/main.cpp:88]   --->   Operation 265 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 266 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln88" [fcc_combined/main.cpp:88]   --->   Operation 266 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln88 = store i16 %gmem_addr_2_read, i16 %dwbuf_V_addr" [fcc_combined/main.cpp:88]   --->   Operation 267 'store' 'store_ln88' <Predicate = (!icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_33 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 268 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge226"   --->   Operation 269 'br' 'br_ln0' <Predicate = (cmp37257)> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 270 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 19> <Delay = 6.91>
ST_35 : Operation 271 [1/2] (6.91ns)   --->   "%mul_ln92 = mul i63 %zext_ln92_1, i63 %zext_ln92" [fcc_combined/main.cpp:92]   --->   Operation 271 'mul' 'mul_ln92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln92 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:92]   --->   Operation 272 'br' 'br_ln92' <Predicate = true> <Delay = 1.58>

State 36 <SV = 20> <Delay = 5.33>
ST_36 : Operation 273 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph240.preheader, i63 %add_ln92_2, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 273 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %.lr.ph240.preheader, i31 %select_ln92_2, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 274 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.lr.ph240.preheader, i32 %add_ln93, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:93]   --->   Operation 275 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 276 [1/1] (3.49ns)   --->   "%add_ln92_2 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:92]   --->   Operation 276 'add' 'add_ln92_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 277 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 277 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 278 [1/1] (2.78ns)   --->   "%icmp_ln92 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln92" [fcc_combined/main.cpp:92]   --->   Operation 278 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %._crit_edge236.loopexit, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 279 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 280 [1/1] (2.52ns)   --->   "%add_ln92 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:92]   --->   Operation 280 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 281 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:93]   --->   Operation 281 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 282 [1/1] (0.69ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i32 0, i32 %j_3" [fcc_combined/main.cpp:92]   --->   Operation 282 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 283 [1/1] (0.73ns)   --->   "%select_ln92_1 = select i1 %icmp_ln93, i31 %add_ln92, i31 %i_5" [fcc_combined/main.cpp:92]   --->   Operation 283 'select' 'select_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %select_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 284 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i31 %select_ln92_1"   --->   Operation 285 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln1118, i10 0" [fcc_combined/main.cpp:92]   --->   Operation 286 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i10 %trunc_ln92" [fcc_combined/main.cpp:92]   --->   Operation 287 'zext' 'zext_ln92_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln92_2" [fcc_combined/main.cpp:92]   --->   Operation 288 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 289 [3/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 289 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_36 : Operation 290 [1/1] (1.73ns)   --->   "%add_ln92_1 = add i10 %trunc_ln92, i10 %trunc_ln54" [fcc_combined/main.cpp:92]   --->   Operation 290 'add' 'add_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i32 %select_ln92"   --->   Operation 291 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %trunc_ln1118_1"   --->   Operation 292 'zext' 'zext_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (2.07ns)   --->   "%add_ln1118 = add i16 %tmp_14_cast, i16 %trunc_ln1118_1"   --->   Operation 293 'add' 'add_ln1118' <Predicate = (!icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 294 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 295 [3/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 295 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 37 <SV = 21> <Delay = 3.25>
ST_37 : Operation 296 [2/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 296 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_37 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i10 %add_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 297 'zext' 'zext_ln92_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln92_3" [fcc_combined/main.cpp:92]   --->   Operation 298 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 299 [3/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 299 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_37 : Operation 300 [1/1] (0.73ns)   --->   "%select_ln92_2 = select i1 %icmp_ln93, i31 %add_ln92, i31 %i_5" [fcc_combined/main.cpp:92]   --->   Operation 300 'select' 'select_ln92_2' <Predicate = (!icmp_ln92)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118"   --->   Operation 301 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 302 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 303 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 304 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 304 'load' 'wbuf_V_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_37 : Operation 305 [2/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 305 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_37 : Operation 306 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %select_ln92, i32 1" [fcc_combined/main.cpp:93]   --->   Operation 306 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 5.40>
ST_38 : Operation 307 [1/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 307 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_38 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i16 %dy_load_1" [fcc_combined/main.cpp:92]   --->   Operation 308 'sext' 'sext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 309 [2/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 309 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_38 : Operation 310 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 310 'load' 'wbuf_V_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_38 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i16 %wbuf_V_load"   --->   Operation 311 'sext' 'sext_ln1115' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 312 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 312 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 313 [1/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 313 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 39 <SV = 23> <Delay = 3.25>
ST_39 : Operation 314 [1/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 314 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_39 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:92]   --->   Operation 315 'sext' 'sext_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 316 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 316 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load_2"   --->   Operation 317 'sext' 'sext_ln1192' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 318 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 318 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 319 [2/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 319 'load' 'lhs' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>

State 40 <SV = 24> <Delay = 3.25>
ST_40 : Operation 320 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 320 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 321 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 321 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 322 [1/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 322 'load' 'lhs' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>

State 41 <SV = 25> <Delay = 3.25>
ST_41 : Operation 323 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 323 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115, i32 13, i32 28"   --->   Operation 324 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 325 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:94]   --->   Operation 325 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln94 = store i16 %trunc_ln708_1, i10 %dx_addr_1" [fcc_combined/main.cpp:94]   --->   Operation 326 'store' 'store_ln94' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_41 : Operation 327 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 327 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 328 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 328 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 329 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 329 'add' 'ret_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 26> <Delay = 5.35>
ST_42 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_7_VITIS_LOOP_93_8_str"   --->   Operation 330 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 331 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 331 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:93]   --->   Operation 332 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 333 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 333 'add' 'ret_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 334 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i16 %dwbuf_V_addr_1"   --->   Operation 335 'store' 'store_ln708' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 336 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 43 <SV = 21> <Delay = 1.58>
ST_43 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge241"   --->   Operation 337 'br' 'br_ln0' <Predicate = (cmp36262)> <Delay = 0.00>
ST_43 : Operation 338 [1/1] (1.58ns)   --->   "%br_ln99 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:99]   --->   Operation 338 'br' 'br_ln99' <Predicate = true> <Delay = 1.58>

State 44 <SV = 22> <Delay = 3.25>
ST_44 : Operation 339 [1/1] (0.00ns)   --->   "%i_6 = phi i31 0, void %._crit_edge241, i31 %add_ln99, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:99]   --->   Operation 339 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 340 [1/1] (2.52ns)   --->   "%add_ln99 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:99]   --->   Operation 340 'add' 'add_ln99' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 341 [1/1] (0.00ns)   --->   "%i_6_cast = zext i31 %i_6" [fcc_combined/main.cpp:99]   --->   Operation 341 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 342 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 342 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 343 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_eq  i32 %i_6_cast, i32 %ydim_read" [fcc_combined/main.cpp:99]   --->   Operation 343 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 344 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 344 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge246.loopexit" [fcc_combined/main.cpp:99]   --->   Operation 345 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_6"   --->   Operation 346 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 347 'zext' 'zext_ln703' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 348 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 348 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 349 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 349 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_44 : Operation 350 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 350 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 351 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 351 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 45 <SV = 23> <Delay = 3.25>
ST_45 : Operation 352 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 352 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_45 : Operation 353 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 353 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 46 <SV = 24> <Delay = 7.01>
ST_46 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fcc_combined/main.cpp:99]   --->   Operation 354 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 355 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 355 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_46 : Operation 356 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 356 'add' 'add_ln703' <Predicate = (!icmp_ln99)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 357 'store' 'store_ln703' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_46 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 358 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 47 <SV = 23> <Delay = 1.58>
ST_47 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %cmp36262, void %._crit_edge276, void %.lr.ph255" [fcc_combined/main.cpp:103]   --->   Operation 359 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %ub" [fcc_combined/main.cpp:103]   --->   Operation 360 'trunc' 'trunc_ln103' <Predicate = (cmp36262)> <Delay = 0.00>
ST_47 : Operation 361 [1/1] (1.58ns)   --->   "%br_ln103 = br void" [fcc_combined/main.cpp:103]   --->   Operation 361 'br' 'br_ln103' <Predicate = (cmp36262)> <Delay = 1.58>

State 48 <SV = 24> <Delay = 6.91>
ST_48 : Operation 362 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %add_ln103, void %._crit_edge251, i31 0, void %.lr.ph255" [fcc_combined/main.cpp:103]   --->   Operation 362 'phi' 'i_7' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_48 : Operation 363 [1/1] (2.52ns)   --->   "%add_ln103 = add i31 %i_7, i31 1" [fcc_combined/main.cpp:103]   --->   Operation 363 'add' 'add_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 364 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_eq  i31 %i_7, i31 %trunc_ln103" [fcc_combined/main.cpp:103]   --->   Operation 364 'icmp' 'icmp_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 365 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 365 'speclooptripcount' 'empty_57' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_48 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split16, void %._crit_edge276.loopexit" [fcc_combined/main.cpp:103]   --->   Operation 366 'br' 'br_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_48 : Operation 367 [2/2] (6.91ns)   --->   "%empty_58 = mul i31 %i_7, i31 %trunc_ln49" [fcc_combined/main.cpp:103]   --->   Operation 367 'mul' 'empty_58' <Predicate = (!fwprop_read & cmp36262 & !icmp_ln103)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge276"   --->   Operation 368 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp36262 & icmp_ln103)> <Delay = 0.00>
ST_48 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 369 'br' 'br_ln0' <Predicate = (icmp_ln103) | (!cmp36262) | (fwprop_read)> <Delay = 0.00>

State 49 <SV = 25> <Delay = 6.91>
ST_49 : Operation 370 [1/2] (6.91ns)   --->   "%empty_58 = mul i31 %i_7, i31 %trunc_ln49" [fcc_combined/main.cpp:103]   --->   Operation 370 'mul' 'empty_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 26> <Delay = 5.07>
ST_50 : Operation 371 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:103]   --->   Operation 371 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 372 [1/1] (2.52ns)   --->   "%empty_59 = add i31 %empty_58, i31 %mul_ln53_1" [fcc_combined/main.cpp:103]   --->   Operation 372 'add' 'empty_59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_59, i1 0" [fcc_combined/main.cpp:103]   --->   Operation 373 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 374 [1/1] (2.55ns)   --->   "%empty_60 = add i32 %tmp_3, i32 %dwt_read" [fcc_combined/main.cpp:103]   --->   Operation 374 'add' 'empty_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %cmp37257, void %._crit_edge251, void %.lr.ph250" [fcc_combined/main.cpp:104]   --->   Operation 375 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_60, i32 1, i32 31" [fcc_combined/main.cpp:104]   --->   Operation 376 'partselect' 'trunc_ln2' <Predicate = (cmp37257)> <Delay = 0.00>
ST_50 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i31 %trunc_ln2" [fcc_combined/main.cpp:104]   --->   Operation 377 'sext' 'sext_ln104' <Predicate = (cmp37257)> <Delay = 0.00>
ST_50 : Operation 378 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln104" [fcc_combined/main.cpp:104]   --->   Operation 378 'getelementptr' 'gmem_addr_3' <Predicate = (cmp37257)> <Delay = 0.00>
ST_50 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i31 %i_7" [fcc_combined/main.cpp:105]   --->   Operation 379 'trunc' 'trunc_ln105' <Predicate = (cmp37257)> <Delay = 0.00>

State 51 <SV = 27> <Delay = 7.30>
ST_51 : Operation 380 [1/1] (7.30ns)   --->   "%empty_61 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:104]   --->   Operation 380 'writereq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln105, i10 0" [fcc_combined/main.cpp:105]   --->   Operation 381 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 382 [1/1] (1.58ns)   --->   "%br_ln104 = br void" [fcc_combined/main.cpp:104]   --->   Operation 382 'br' 'br_ln104' <Predicate = true> <Delay = 1.58>

State 52 <SV = 28> <Delay = 5.33>
ST_52 : Operation 383 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln104, void %.split14, i31 0, void %.lr.ph250" [fcc_combined/main.cpp:104]   --->   Operation 383 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 384 [1/1] (2.52ns)   --->   "%add_ln104 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:104]   --->   Operation 384 'add' 'add_ln104' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 385 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:104]   --->   Operation 385 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 386 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 386 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 387 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:104]   --->   Operation 387 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 388 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 388 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split14, void %._crit_edge251.loopexit" [fcc_combined/main.cpp:104]   --->   Operation 389 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i31 %j_4" [fcc_combined/main.cpp:105]   --->   Operation 390 'trunc' 'trunc_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_52 : Operation 391 [1/1] (2.07ns)   --->   "%add_ln105 = add i16 %tmp_6, i16 %trunc_ln105_1" [fcc_combined/main.cpp:105]   --->   Operation 391 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i16 %add_ln105" [fcc_combined/main.cpp:105]   --->   Operation 392 'zext' 'zext_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_52 : Operation 393 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln105" [fcc_combined/main.cpp:105]   --->   Operation 393 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_52 : Operation 394 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:105]   --->   Operation 394 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>

State 53 <SV = 29> <Delay = 3.25>
ST_53 : Operation 395 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:105]   --->   Operation 395 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>

State 54 <SV = 30> <Delay = 7.30>
ST_54 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [fcc_combined/main.cpp:104]   --->   Operation 396 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_54 : Operation 397 [1/1] (7.30ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:105]   --->   Operation 397 'write' 'write_ln105' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 398 'br' 'br_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 55 <SV = 29> <Delay = 7.30>
ST_55 : Operation 399 [5/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 399 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 30> <Delay = 7.30>
ST_56 : Operation 400 [4/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 400 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 31> <Delay = 7.30>
ST_57 : Operation 401 [3/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 401 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 32> <Delay = 7.30>
ST_58 : Operation 402 [2/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 402 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 33> <Delay = 7.30>
ST_59 : Operation 403 [1/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 403 'writeresp' 'empty_63' <Predicate = (cmp37257)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln103 = br void %._crit_edge251" [fcc_combined/main.cpp:103]   --->   Operation 404 'br' 'br_ln103' <Predicate = (cmp37257)> <Delay = 0.00>
ST_59 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 405 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 60 <SV = 18> <Delay = 6.91>
ST_60 : Operation 406 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln65, void %._crit_edge261, i31 0, void %.lr.ph265" [fcc_combined/main.cpp:65]   --->   Operation 406 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 407 [1/1] (2.52ns)   --->   "%add_ln65 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:65]   --->   Operation 407 'add' 'add_ln65' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 408 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i31 %i_2, i31 %trunc_ln65" [fcc_combined/main.cpp:65]   --->   Operation 408 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 409 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 409 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split20, void %.lr.ph275.preheader" [fcc_combined/main.cpp:65]   --->   Operation 410 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 411 [2/2] (6.91ns)   --->   "%empty_44 = mul i31 %i_2, i31 %trunc_ln49" [fcc_combined/main.cpp:65]   --->   Operation 411 'mul' 'empty_44' <Predicate = (!icmp_ln65)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 412 [1/1] (1.58ns)   --->   "%br_ln72 = br void %.lr.ph275" [fcc_combined/main.cpp:72]   --->   Operation 412 'br' 'br_ln72' <Predicate = (icmp_ln65)> <Delay = 1.58>

State 61 <SV = 19> <Delay = 6.91>
ST_61 : Operation 413 [1/2] (6.91ns)   --->   "%empty_44 = mul i31 %i_2, i31 %trunc_ln49" [fcc_combined/main.cpp:65]   --->   Operation 413 'mul' 'empty_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 20> <Delay = 5.07>
ST_62 : Operation 414 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:65]   --->   Operation 414 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 415 [1/1] (2.52ns)   --->   "%empty_45 = add i31 %empty_44, i31 %mul_ln53_1" [fcc_combined/main.cpp:65]   --->   Operation 415 'add' 'empty_45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_45, i1 0" [fcc_combined/main.cpp:65]   --->   Operation 416 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 417 [1/1] (2.55ns)   --->   "%empty_46 = add i32 %tmp_4, i32 %wt_read" [fcc_combined/main.cpp:65]   --->   Operation 417 'add' 'empty_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %cmp37257, void %._crit_edge261, void %.lr.ph260" [fcc_combined/main.cpp:66]   --->   Operation 418 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_46, i32 1, i32 31" [fcc_combined/main.cpp:66]   --->   Operation 419 'partselect' 'trunc_ln7' <Predicate = (cmp37257)> <Delay = 0.00>
ST_62 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i31 %trunc_ln7" [fcc_combined/main.cpp:66]   --->   Operation 420 'sext' 'sext_ln66' <Predicate = (cmp37257)> <Delay = 0.00>
ST_62 : Operation 421 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln66" [fcc_combined/main.cpp:66]   --->   Operation 421 'getelementptr' 'gmem_addr_1' <Predicate = (cmp37257)> <Delay = 0.00>
ST_62 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i31 %i_2" [fcc_combined/main.cpp:67]   --->   Operation 422 'trunc' 'trunc_ln67' <Predicate = (cmp37257)> <Delay = 0.00>

State 63 <SV = 21> <Delay = 7.30>
ST_63 : Operation 423 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 423 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 22> <Delay = 7.30>
ST_64 : Operation 424 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 424 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 23> <Delay = 7.30>
ST_65 : Operation 425 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 425 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 24> <Delay = 7.30>
ST_66 : Operation 426 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 426 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 25> <Delay = 7.30>
ST_67 : Operation 427 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 427 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 26> <Delay = 7.30>
ST_68 : Operation 428 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 428 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 27> <Delay = 7.30>
ST_69 : Operation 429 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 429 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln67, i10 0" [fcc_combined/main.cpp:67]   --->   Operation 430 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 431 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [fcc_combined/main.cpp:66]   --->   Operation 431 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 70 <SV = 28> <Delay = 2.52>
ST_70 : Operation 432 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln66, void %.split18, i31 0, void %.lr.ph260" [fcc_combined/main.cpp:66]   --->   Operation 432 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 433 [1/1] (2.52ns)   --->   "%add_ln66 = add i31 %j, i31 1" [fcc_combined/main.cpp:66]   --->   Operation 433 'add' 'add_ln66' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 434 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:66]   --->   Operation 434 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 435 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 435 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 436 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 436 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 437 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 437 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split18, void %._crit_edge261.loopexit" [fcc_combined/main.cpp:66]   --->   Operation 438 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i31 %j" [fcc_combined/main.cpp:67]   --->   Operation 439 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_70 : Operation 440 [1/1] (2.07ns)   --->   "%add_ln67 = add i16 %tmp_7, i16 %trunc_ln67_1" [fcc_combined/main.cpp:67]   --->   Operation 440 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 29> <Delay = 7.30>
ST_71 : Operation 441 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:67]   --->   Operation 441 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 30> <Delay = 3.25>
ST_72 : Operation 442 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fcc_combined/main.cpp:66]   --->   Operation 442 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_72 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i16 %add_ln67" [fcc_combined/main.cpp:67]   --->   Operation 443 'zext' 'zext_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_72 : Operation 444 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln67" [fcc_combined/main.cpp:67]   --->   Operation 444 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_72 : Operation 445 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 %gmem_addr_1_read, i16 %wbuf_V_addr" [fcc_combined/main.cpp:67]   --->   Operation 445 'store' 'store_ln67' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_72 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 446 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 73 <SV = 29> <Delay = 0.00>
ST_73 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge261"   --->   Operation 447 'br' 'br_ln0' <Predicate = (cmp37257)> <Delay = 0.00>
ST_73 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 448 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 74 <SV = 19> <Delay = 4.98>
ST_74 : Operation 449 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln72, void %._crit_edge271.loopexit, i31 0, void %.lr.ph275.preheader" [fcc_combined/main.cpp:72]   --->   Operation 449 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 450 [1/1] (2.52ns)   --->   "%add_ln72 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:72]   --->   Operation 450 'add' 'add_ln72' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 451 [1/1] (2.47ns)   --->   "%icmp_ln72 = icmp_eq  i31 %i_4, i31 %trunc_ln65" [fcc_combined/main.cpp:72]   --->   Operation 451 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 452 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 452 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split23, void %._crit_edge276.loopexit50" [fcc_combined/main.cpp:72]   --->   Operation 453 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %i_4" [fcc_combined/main.cpp:72]   --->   Operation 454 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 455 [1/1] (1.73ns)   --->   "%add_ln74 = add i10 %trunc_ln72, i10 %trunc_ln54" [fcc_combined/main.cpp:74]   --->   Operation 455 'add' 'add_ln74' <Predicate = (!icmp_ln72)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i10 %add_ln74" [fcc_combined/main.cpp:74]   --->   Operation 456 'zext' 'zext_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 457 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln74" [fcc_combined/main.cpp:74]   --->   Operation 457 'getelementptr' 'bbuf_V_addr_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 458 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:74]   --->   Operation 458 'load' 'bbuf_V_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_74 : Operation 459 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln74" [fcc_combined/main.cpp:74]   --->   Operation 459 'getelementptr' 'y_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %i_4"   --->   Operation 460 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_74 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge276"   --->   Operation 461 'br' 'br_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 75 <SV = 20> <Delay = 6.50>
ST_75 : Operation 462 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [fcc_combined/main.cpp:72]   --->   Operation 462 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 463 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:74]   --->   Operation 463 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 464 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %bbuf_V_load, i10 %y_addr" [fcc_combined/main.cpp:74]   --->   Operation 464 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_75 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %trunc_ln1116, i10 0"   --->   Operation 465 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 466 [1/1] (1.58ns)   --->   "%br_ln76 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:76]   --->   Operation 466 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 76 <SV = 21> <Delay = 2.55>
ST_76 : Operation 467 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.split23, i32 %add_ln76, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:76]   --->   Operation 467 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 468 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %j_2, i32 1" [fcc_combined/main.cpp:76]   --->   Operation 468 'add' 'add_ln76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 469 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:76]   --->   Operation 469 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge271.loopexit" [fcc_combined/main.cpp:76]   --->   Operation 470 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln1116_1 = trunc i32 %j_2"   --->   Operation 471 'trunc' 'trunc_ln1116_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_76 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i16 %trunc_ln1116_1"   --->   Operation 472 'zext' 'zext_ln1116' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_76 : Operation 473 [1/1] (2.07ns)   --->   "%add_ln1116 = add i16 %tmp_s, i16 %trunc_ln1116_1"   --->   Operation 473 'add' 'add_ln1116' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 474 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 474 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_76 : Operation 475 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 475 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 77 <SV = 22> <Delay = 3.25>
ST_77 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i16 %add_ln1116"   --->   Operation 476 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_77 : Operation 477 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_1"   --->   Operation 477 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_77 : Operation 478 [2/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 478 'load' 'r_V' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_77 : Operation 479 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 479 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 78 <SV = 23> <Delay = 4.30>
ST_78 : Operation 480 [1/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 480 'load' 'r_V' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 51200> <RAM>
ST_78 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 481 'sext' 'sext_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_78 : Operation 482 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 482 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_78 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load_1"   --->   Operation 483 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_78 : Operation 484 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 484 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 24> <Delay = 1.05>
ST_79 : Operation 485 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 485 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 25> <Delay = 2.10>
ST_80 : Operation 486 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split23, i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:74]   --->   Operation 486 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 487 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 487 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 488 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 488 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 489 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 489 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_80 : Operation 490 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 490 'add' 'ret_V' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 26> <Delay = 5.35>
ST_81 : Operation 491 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:76]   --->   Operation 491 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 492 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 492 'add' 'ret_V' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 493 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 494 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %trunc_ln1, i10 %y_addr" [fcc_combined/main.cpp:77]   --->   Operation 494 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_81 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 495 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 82 <SV = 26> <Delay = 0.00>
ST_82 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph275"   --->   Operation 496 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 83 <SV = 15> <Delay = 6.91>
ST_83 : Operation 497 [1/2] (6.91ns)   --->   "%mul150 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 497 'mul' 'mul150' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 16> <Delay = 2.47>
ST_84 : Operation 498 [1/1] (2.47ns)   --->   "%icmp_ln115 = icmp_sgt  i32 %mul150, i32 0" [fcc_combined/main.cpp:115]   --->   Operation 498 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:115]   --->   Operation 499 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i32 %mul150" [fcc_combined/main.cpp:115]   --->   Operation 500 'trunc' 'trunc_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [fcc_combined/main.cpp:115]   --->   Operation 501 'partselect' 'trunc_ln4' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i31 %trunc_ln4" [fcc_combined/main.cpp:115]   --->   Operation 502 'sext' 'sext_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [fcc_combined/main.cpp:115]   --->   Operation 503 'partselect' 'trunc_ln115_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i31 %trunc_ln115_1" [fcc_combined/main.cpp:115]   --->   Operation 504 'sext' 'sext_ln115_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_84 : Operation 505 [1/1] (1.58ns)   --->   "%br_ln115 = br void" [fcc_combined/main.cpp:115]   --->   Operation 505 'br' 'br_ln115' <Predicate = (icmp_ln115)> <Delay = 1.58>

State 85 <SV = 17> <Delay = 2.52>
ST_85 : Operation 506 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln115, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:116]   --->   Operation 506 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 507 [1/1] (2.52ns)   --->   "%add_ln115 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:115]   --->   Operation 507 'add' 'add_ln115' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 508 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 508 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 509 [1/1] (2.47ns)   --->   "%icmp_ln115_1 = icmp_eq  i31 %i_1, i31 %trunc_ln115" [fcc_combined/main.cpp:115]   --->   Operation 509 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 510 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 510 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115_1, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:115]   --->   Operation 511 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %i_1" [fcc_combined/main.cpp:116]   --->   Operation 512 'zext' 'zext_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_85 : Operation 513 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln116" [fcc_combined/main.cpp:116]   --->   Operation 513 'getelementptr' 'x_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_85 : Operation 514 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 514 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_85 : Operation 515 [1/1] (2.52ns)   --->   "%add_ln116 = add i32 %zext_ln116, i32 %sext_ln115" [fcc_combined/main.cpp:116]   --->   Operation 515 'add' 'add_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 516 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln116" [fcc_combined/main.cpp:116]   --->   Operation 516 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_85 : Operation 517 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln116" [fcc_combined/main.cpp:117]   --->   Operation 517 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_85 : Operation 518 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 518 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_85 : Operation 519 [1/1] (2.52ns)   --->   "%add_ln117 = add i32 %zext_ln116, i32 %sext_ln115_1" [fcc_combined/main.cpp:117]   --->   Operation 519 'add' 'add_ln117' <Predicate = (!icmp_ln115_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 520 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln117" [fcc_combined/main.cpp:117]   --->   Operation 520 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>

State 86 <SV = 18> <Delay = 1.68>
ST_86 : Operation 521 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 521 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_86 : Operation 522 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 522 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 87 <SV = 19> <Delay = 7.30>
ST_87 : Operation 523 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 523 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_87 : Operation 524 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [fcc_combined/main.cpp:116]   --->   Operation 524 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 525 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 525 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 88 <SV = 20> <Delay = 7.30>
ST_88 : Operation 526 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr, i16 %x_load, i2 3" [fcc_combined/main.cpp:116]   --->   Operation 526 'write' 'write_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 527 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr_1, i32 1" [fcc_combined/main.cpp:117]   --->   Operation 527 'writereq' 'gmem2_addr_1_req' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 21> <Delay = 7.30>
ST_89 : Operation 528 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 528 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 529 [1/1] (7.30ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr_1, i16 %dx_load, i2 3" [fcc_combined/main.cpp:117]   --->   Operation 529 'write' 'write_ln117' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 22> <Delay = 7.30>
ST_90 : Operation 530 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 530 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 531 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 531 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 23> <Delay = 7.30>
ST_91 : Operation 532 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 532 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 533 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 533 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 24> <Delay = 7.30>
ST_92 : Operation 534 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 534 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 535 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 535 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 25> <Delay = 7.30>
ST_93 : Operation 536 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 536 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 537 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 537 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 26> <Delay = 7.30>
ST_94 : Operation 538 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [fcc_combined/main.cpp:115]   --->   Operation 538 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_94 : Operation 539 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 539 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 540 'br' 'br_ln0' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>

State 95 <SV = 18> <Delay = 0.00>
ST_95 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 541 'br' 'br_ln0' <Predicate = (debugip_read & icmp_ln115)> <Delay = 0.00>
ST_95 : Operation 542 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [fcc_combined/main.cpp:123]   --->   Operation 542 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fwprop' [59]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln41', fcc_combined/main.cpp:41) [73]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln41', fcc_combined/main.cpp:41) [73]  (6.91 ns)

 <State 4>: 5.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln41', fcc_combined/main.cpp:41) [74]  (3.55 ns)
	'select' operation ('select_ln41', fcc_combined/main.cpp:41) [78]  (0 ns)
	'sub' operation ('sub_ln41_1', fcc_combined/main.cpp:41) [79]  (2.4 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', fcc_combined/main.cpp:43) [88]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:43) [89]  (7.3 ns)

 <State 12>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:43) with incoming values : ('add_ln43', fcc_combined/main.cpp:43) [92]  (0 ns)
	'add' operation ('add_ln43', fcc_combined/main.cpp:43) [93]  (2.52 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:44) [103]  (7.3 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', fcc_combined/main.cpp:44) [102]  (0 ns)
	'store' operation ('store_ln44', fcc_combined/main.cpp:44) of variable 'gmem_addr_read', fcc_combined/main.cpp:44 on array 'bbuf.V', fcc_combined/main.cpp:36 [104]  (3.25 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53', fcc_combined/main.cpp:53) [113]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53', fcc_combined/main.cpp:53) [113]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul150') [414]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_1', fcc_combined/main.cpp:53) [126]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53_2', fcc_combined/main.cpp:53) [128]  (6.91 ns)

 <State 20>: 5.72ns
The critical path consists of the following:
	'sub' operation ('sub_ln53', fcc_combined/main.cpp:53) [133]  (2.55 ns)
	'select' operation ('ub', fcc_combined/main.cpp:53) [134]  (0.698 ns)
	'icmp' operation ('cmp36262', fcc_combined/main.cpp:53) [135]  (2.47 ns)

 <State 21>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:86) with incoming values : ('add_ln86', fcc_combined/main.cpp:86) [143]  (0 ns)
	'mul' operation ('empty_51', fcc_combined/main.cpp:86) [150]  (6.91 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_51', fcc_combined/main.cpp:86) [150]  (6.91 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_52', fcc_combined/main.cpp:86) [151]  (2.52 ns)
	'add' operation ('empty_53', fcc_combined/main.cpp:86) [153]  (2.55 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:87) [159]  (7.3 ns)

 <State 31>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:87) with incoming values : ('add_ln87', fcc_combined/main.cpp:87) [164]  (0 ns)
	'add' operation ('add_ln87', fcc_combined/main.cpp:87) [165]  (2.52 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:88) [177]  (7.3 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', fcc_combined/main.cpp:88) [176]  (0 ns)
	'store' operation ('store_ln88', fcc_combined/main.cpp:88) of variable 'gmem_addr_2_read', fcc_combined/main.cpp:88 on array 'dwbuf.V', fcc_combined/main.cpp:38 [178]  (3.25 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln92', fcc_combined/main.cpp:92) [186]  (6.91 ns)

 <State 36>: 5.33ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:92) with incoming values : ('select_ln92_2', fcc_combined/main.cpp:92) [190]  (0 ns)
	'add' operation ('add_ln92', fcc_combined/main.cpp:92) [197]  (2.52 ns)
	'select' operation ('select_ln92_1', fcc_combined/main.cpp:92) [201]  (0.733 ns)
	'add' operation ('add_ln1118') [219]  (2.08 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_2') [221]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:35 [223]  (3.25 ns)

 <State 38>: 5.4ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:35 [223]  (3.25 ns)
	'mul' operation of DSP[225] ('mul_ln1115') [225]  (2.15 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', fcc_combined/main.cpp:38 [233]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', fcc_combined/main.cpp:38 [233]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'mul' operation of DSP[225] ('mul_ln1115') [225]  (0 ns)
	'store' operation ('store_ln94', fcc_combined/main.cpp:94) of variable 'trunc_ln708_1' on array 'dx' [228]  (3.25 ns)

 <State 42>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[235] ('ret.V') [235]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_2' on array 'dwbuf.V', fcc_combined/main.cpp:38 [237]  (3.25 ns)

 <State 43>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:99) with incoming values : ('add_ln99', fcc_combined/main.cpp:99) [245]  (1.59 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:99) with incoming values : ('add_ln99', fcc_combined/main.cpp:99) [245]  (0 ns)
	'getelementptr' operation ('dbbuf_V_addr') [256]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:39 [257]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:39 [257]  (3.25 ns)

 <State 46>: 7.01ns
The critical path consists of the following:
	'load' operation ('dy_load') on array 'dy' [259]  (1.68 ns)
	'add' operation ('add_ln703') [260]  (2.08 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dbbuf.V', fcc_combined/main.cpp:39 [261]  (3.25 ns)

 <State 47>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:103) with incoming values : ('add_ln103', fcc_combined/main.cpp:103) [269]  (1.59 ns)

 <State 48>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:103) with incoming values : ('add_ln103', fcc_combined/main.cpp:103) [269]  (0 ns)
	'mul' operation ('empty_58', fcc_combined/main.cpp:103) [276]  (6.91 ns)

 <State 49>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_58', fcc_combined/main.cpp:103) [276]  (6.91 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_59', fcc_combined/main.cpp:103) [277]  (2.52 ns)
	'add' operation ('empty_60', fcc_combined/main.cpp:103) [279]  (2.55 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:104) [285]  (7.3 ns)

 <State 52>: 5.33ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:104) with incoming values : ('add_ln104', fcc_combined/main.cpp:104) [290]  (0 ns)
	'add' operation ('add_ln105', fcc_combined/main.cpp:105) [300]  (2.08 ns)
	'getelementptr' operation ('dwbuf_V_addr_2', fcc_combined/main.cpp:105) [302]  (0 ns)
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:105) on array 'dwbuf.V', fcc_combined/main.cpp:38 [303]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:105) on array 'dwbuf.V', fcc_combined/main.cpp:38 [303]  (3.25 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (fcc_combined/main.cpp:105) [304]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [307]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [307]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [307]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [307]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:103) [307]  (7.3 ns)

 <State 60>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:65) with incoming values : ('add_ln65', fcc_combined/main.cpp:65) [319]  (0 ns)
	'mul' operation ('empty_44', fcc_combined/main.cpp:65) [326]  (6.91 ns)

 <State 61>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_44', fcc_combined/main.cpp:65) [326]  (6.91 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_45', fcc_combined/main.cpp:65) [327]  (2.52 ns)
	'add' operation ('empty_46', fcc_combined/main.cpp:65) [329]  (2.55 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [335]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [335]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [335]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [335]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [335]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [335]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [335]  (7.3 ns)

 <State 70>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:66) with incoming values : ('add_ln66', fcc_combined/main.cpp:66) [340]  (0 ns)
	'add' operation ('add_ln66', fcc_combined/main.cpp:66) [341]  (2.52 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:67) [353]  (7.3 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', fcc_combined/main.cpp:67) [352]  (0 ns)
	'store' operation ('store_ln67', fcc_combined/main.cpp:67) of variable 'gmem_addr_1_read', fcc_combined/main.cpp:67 on array 'wbuf.V', fcc_combined/main.cpp:35 [354]  (3.25 ns)

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 4.98ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:72) with incoming values : ('add_ln72', fcc_combined/main.cpp:72) [363]  (0 ns)
	'add' operation ('add_ln74', fcc_combined/main.cpp:74) [371]  (1.73 ns)
	'getelementptr' operation ('bbuf_V_addr_1', fcc_combined/main.cpp:74) [373]  (0 ns)
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:74) on array 'bbuf.V', fcc_combined/main.cpp:36 [374]  (3.25 ns)

 <State 75>: 6.51ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:74) on array 'bbuf.V', fcc_combined/main.cpp:36 [374]  (3.25 ns)
	'store' operation ('store_ln74', fcc_combined/main.cpp:74) of variable 'bbuf_V_load', fcc_combined/main.cpp:74 on array 'y' [376]  (3.25 ns)

 <State 76>: 2.55ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:76) with incoming values : ('add_ln76', fcc_combined/main.cpp:76) [382]  (0 ns)
	'add' operation ('add_ln76', fcc_combined/main.cpp:76) [383]  (2.55 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1') [393]  (0 ns)
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:35 [394]  (3.25 ns)

 <State 78>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:35 [394]  (3.25 ns)
	'mul' operation of DSP[401] ('mul_ln727') [399]  (1.05 ns)

 <State 79>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[401] ('mul_ln727') [399]  (1.05 ns)

 <State 80>: 2.1ns
The critical path consists of the following:
	'phi' operation ('rhs', fcc_combined/main.cpp:74) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:74) ('trunc_ln1') [381]  (0 ns)
	'add' operation of DSP[401] ('ret.V') [401]  (2.1 ns)

 <State 81>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[401] ('ret.V') [401]  (2.1 ns)
	'store' operation ('store_ln77', fcc_combined/main.cpp:77) of variable 'trunc_ln1' on array 'y' [403]  (3.25 ns)

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul150') [414]  (6.91 ns)

 <State 84>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln115', fcc_combined/main.cpp:115) [415]  (2.47 ns)

 <State 85>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:116) with incoming values : ('add_ln115', fcc_combined/main.cpp:115) [425]  (0 ns)
	'add' operation ('add_ln115', fcc_combined/main.cpp:115) [426]  (2.52 ns)

 <State 86>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load', fcc_combined/main.cpp:116) on array 'x' [435]  (1.68 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:116) [438]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (fcc_combined/main.cpp:116) [439]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [440]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [440]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [440]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [440]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:116) [440]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:117) [447]  (7.3 ns)

 <State 95>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
