{"Source Block": ["hdl/library/ad463x_data_capture/ad463x_data_capture.v@70:80@HdlIdDef", "// CSN positive edge validates the output data\n// WARNING: there isn't any buffering for data, if the sink module is not\n// ready, the data will be discarded\nassign m_axis_valid = csn & ~csn_d & m_axis_ready;\n\ngenvar i, j;\ngenerate\nif (DDR_EN) // Double Data Rate mode\nbegin\n\n  for (i=0; i<NUM_OF_LANES; i=i+1) begin\n"], "Clone Blocks": [["hdl/library/ad463x_data_capture/ad463x_data_capture.v@70:80", "// CSN positive edge validates the output data\n// WARNING: there isn't any buffering for data, if the sink module is not\n// ready, the data will be discarded\nassign m_axis_valid = csn & ~csn_d & m_axis_ready;\n\ngenvar i, j;\ngenerate\nif (DDR_EN) // Double Data Rate mode\nbegin\n\n  for (i=0; i<NUM_OF_LANES; i=i+1) begin\n"]], "Diff Content": {"Delete": [[75, "genvar i, j;\n"]], "Add": []}}