# Reading pref.tcl
# do SmartCargo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/uc_nova_entrada.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:46 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/uc_nova_entrada.v 
# -- Compiling module uc_nova_entrada
# 
# Top level modules:
# 	uc_nova_entrada
# End time: 00:19:46 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/uc_movimento.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:46 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/uc_movimento.v 
# -- Compiling module uc_movimento
# 
# Top level modules:
# 	uc_movimento
# End time: 00:19:46 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:47 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v 
# -- Compiling module sync_ram_16x7_mod
# 
# Top level modules:
# 	sync_ram_16x7_mod
# End time: 00:19:47 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:47 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v 
# -- Compiling module smart_cargo_fd
# 
# Top level modules:
# 	smart_cargo_fd
# End time: 00:19:47 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:47 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v 
# -- Compiling module smart_cargo
# 
# Top level modules:
# 	smart_cargo
# End time: 00:19:47 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_uc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:47 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_uc.v 
# -- Compiling module rx_serial_uc
# 
# Top level modules:
# 	rx_serial_uc
# End time: 00:19:47 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1_fd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:47 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1_fd.v 
# -- Compiling module rx_serial_8N1_fd
# 
# Top level modules:
# 	rx_serial_8N1_fd
# End time: 00:19:47 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:47 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/rx_serial_8N1.v 
# -- Compiling module rx_serial_8N1
# 
# Top level modules:
# 	rx_serial_8N1
# End time: 00:19:47 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/registrador_n.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:47 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/registrador_n.v 
# -- Compiling module registrador_n
# 
# Top level modules:
# 	registrador_n
# End time: 00:19:47 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:47 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v 
# -- Compiling module registrador_4
# 
# Top level modules:
# 	registrador_4
# End time: 00:19:47 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/ram_conteudo_elevador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/ram_conteudo_elevador.v 
# -- Compiling module ram_conteudo_elevador
# 
# Top level modules:
# 	ram_conteudo_elevador
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_uc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_uc.v 
# -- Compiling module interface_hcsr04_uc
# 
# Top level modules:
# 	interface_hcsr04_uc
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_fd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04_fd.v 
# -- Compiling module interface_hcsr04_fd
# 
# Top level modules:
# 	interface_hcsr04_fd
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/interface_hcsr04.v 
# -- Compiling module interface_hcsr04
# 
# Top level modules:
# 	interface_hcsr04
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v 
# -- Compiling module hexa7seg
# 
# Top level modules:
# 	hexa7seg
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/gerador_pulso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/gerador_pulso.v 
# -- Compiling module gerador_pulso
# 
# Top level modules:
# 	gerador_pulso
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/edge_detector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/edge_detector.v 
# -- Compiling module edge_detector
# 
# Top level modules:
# 	edge_detector
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/deslocador_n.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/deslocador_n.v 
# -- Compiling module deslocador_n
# 
# Top level modules:
# 	deslocador_n
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/conversor_andarXcm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/conversor_andarXcm.v 
# -- Compiling module conversor_andarXcm
# 
# Top level modules:
# 	conversor_andarXcm
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/contador_p.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/contador_p.v 
# -- Compiling module contador_p
# 
# Top level modules:
# 	contador_p
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/contador_m .v 
# -- Compiling module contador_m
# 
# Top level modules:
# 	contador_m
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/contador_cm_uc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:48 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/contador_cm_uc.v 
# -- Compiling module contador_cm_uc
# 
# Top level modules:
# 	contador_cm_uc
# End time: 00:19:48 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/contador_cm_fd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:49 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/contador_cm_fd.v 
# -- Compiling module contador_cm_fd
# 
# Top level modules:
# 	contador_cm_fd
# End time: 00:19:49 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/contador_cm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:49 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/contador_cm.v 
# -- Compiling module contador_cm
# 
# Top level modules:
# 	contador_cm
# End time: 00:19:49 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/contador_bcd_3digitos.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:49 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/contador_bcd_3digitos.v 
# -- Compiling module contador_bcd_3digitos
# 
# Top level modules:
# 	contador_bcd_3digitos
# End time: 00:19:49 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:49 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v 
# -- Compiling module comparador_85
# 
# Top level modules:
# 	comparador_85
# End time: 00:19:49 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/andar_ultrassonico.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:49 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/andar_ultrassonico.v 
# -- Compiling module andar_ultrassonico
# 
# Top level modules:
# 	andar_ultrassonico
# End time: 00:19:49 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo {C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:49 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo" C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v 
# -- Compiling module andar_atual
# 
# Top level modules:
# 	andar_atual
# End time: 00:19:49 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench {C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:49 on Nov 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench" C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v 
# -- Compiling module tb_smartcargo
# 
# Top level modules:
# 	tb_smartcargo
# End time: 00:19:49 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_smartcargo
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_smartcargo 
# Start time: 00:19:49 on Nov 12,2024
# Loading work.tb_smartcargo
# Loading work.smart_cargo
# Loading work.smart_cargo_fd
# Loading work.registrador_4
# Loading work.andar_atual
# Loading work.andar_ultrassonico
# Loading work.interface_hcsr04
# Loading work.interface_hcsr04_uc
# Loading work.interface_hcsr04_fd
# Loading work.gerador_pulso
# Loading work.contador_cm
# Loading work.contador_cm_fd
# Loading work.contador_m
# Loading work.contador_bcd_3digitos
# Loading work.contador_cm_uc
# Loading work.registrador_n
# Loading work.hexa7seg
# Loading work.edge_detector
# Loading work.conversor_andarXcm
# Loading work.sync_ram_16x7_mod
# Loading work.ram_conteudo_elevador
# Loading work.rx_serial_8N1
# Loading work.rx_serial_8N1_fd
# Loading work.deslocador_n
# Loading work.rx_serial_uc
# Loading work.comparador_85
# Loading work.contador_p
# Loading work.uc_movimento
# Loading work.uc_nova_entrada
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 24, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'saida_andar'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'dbQuintoBitEstado'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_iniciar'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_clock'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_reset'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'andarAtual_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'proxParada_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_1'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_2'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_bordaSensorAtivo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorSubindo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorDescendo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_sensores'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_serial_hex'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'Q'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andarAtual_reg File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 98
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_destino File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andar_ultrassonico_detec'.  Expected 15, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andar_atual/andar_ultrassonico_detec File: C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v Line: 35
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'hex0'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_medir'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_echo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_trigger'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_estado'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fila_ram'.  Expected 21, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_origem_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_destino_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundaria'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundariaAnterior'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'dados_addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'eh_origem_addrSerial'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'conteudo_elevador'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/conteudo_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 181
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'tem_vaga'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'A'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'B'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_andarAtual File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 148
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_proxParada File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 154
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Teste concluÃ­do.
# ** Note: $finish    : C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(103)
#    Time: 9110 us  Iteration: 0  Instance: /tb_smartcargo
# 1
# Break in Module tb_smartcargo at C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v line 103
add wave -position end  sim:/tb_smartcargo/dut/fluxodeDados/andarAtual
add wave -position end  sim:/tb_smartcargo/dut/fluxodeDados/serial/RX
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 24, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'saida_andar'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'dbQuintoBitEstado'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_iniciar'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_clock'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_reset'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'andarAtual_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'proxParada_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_1'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_2'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_bordaSensorAtivo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorSubindo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorDescendo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_sensores'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_serial_hex'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'Q'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andarAtual_reg File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 98
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_destino File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andar_ultrassonico_detec'.  Expected 15, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andar_atual/andar_ultrassonico_detec File: C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v Line: 35
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'hex0'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_medir'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_echo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_trigger'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_estado'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fila_ram'.  Expected 21, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_origem_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_destino_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundaria'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundariaAnterior'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'dados_addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'eh_origem_addrSerial'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'conteudo_elevador'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/conteudo_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 181
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'tem_vaga'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'A'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'B'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_andarAtual File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 148
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_proxParada File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 154
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Teste concluÃ­do.
# ** Note: $finish    : C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(103)
#    Time: 9110 us  Iteration: 0  Instance: /tb_smartcargo
# 1
# Break in Module tb_smartcargo at C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v line 103
add wave -position end  sim:/tb_smartcargo/dut/fluxodeDados/serial/dados_ascii
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 24, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'saida_andar'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'dbQuintoBitEstado'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_iniciar'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_clock'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_reset'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'andarAtual_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'proxParada_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_1'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_2'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_bordaSensorAtivo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorSubindo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorDescendo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_sensores'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_serial_hex'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'Q'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andarAtual_reg File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 98
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_destino File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andar_ultrassonico_detec'.  Expected 15, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andar_atual/andar_ultrassonico_detec File: C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v Line: 35
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'hex0'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_medir'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_echo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_trigger'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_estado'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fila_ram'.  Expected 21, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_origem_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_destino_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundaria'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundariaAnterior'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'dados_addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'eh_origem_addrSerial'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'conteudo_elevador'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/conteudo_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 181
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'tem_vaga'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'A'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'B'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_andarAtual File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 148
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_proxParada File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 154
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Teste concluÃ­do.
# ** Note: $finish    : C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(103)
#    Time: 9110 us  Iteration: 0  Instance: /tb_smartcargo
# 1
# Break in Module tb_smartcargo at C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v line 103
add wave -position end  sim:/tb_smartcargo/dut/fluxodeDados/serial/U1_FD/s_saida
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 24, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'saida_andar'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'dbQuintoBitEstado'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_iniciar'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_clock'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_reset'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'andarAtual_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'proxParada_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_1'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_2'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_bordaSensorAtivo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorSubindo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorDescendo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_sensores'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_serial_hex'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'Q'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andarAtual_reg File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 98
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_destino File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andar_ultrassonico_detec'.  Expected 15, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andar_atual/andar_ultrassonico_detec File: C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v Line: 35
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'hex0'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_medir'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_echo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_trigger'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_estado'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fila_ram'.  Expected 21, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_origem_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_destino_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundaria'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundariaAnterior'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'dados_addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'eh_origem_addrSerial'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'conteudo_elevador'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/conteudo_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 181
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'tem_vaga'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'A'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'B'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_andarAtual File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 148
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_proxParada File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 154
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Teste concluÃ­do.
# ** Note: $finish    : C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(103)
#    Time: 9110 us  Iteration: 0  Instance: /tb_smartcargo
# 1
# Break in Module tb_smartcargo at C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v line 103
add wave -position end  sim:/tb_smartcargo/dut/fluxodeDados/serial/s_tick
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 24, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'saida_andar'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut File: C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v Line: 30
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'dbQuintoBitEstado'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_iniciar'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_clock'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_reset'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'andarAtual_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'proxParada_db'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_1'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'Eatual_2'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_bordaSensorAtivo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorSubindo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_motorDescendo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_sensores'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(30): [TFMPC] - Missing connection for port 'db_serial_hex'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'Q'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andarAtual_reg File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 98
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/registrador_4.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/reg_destino File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'andar_ultrassonico_detec'.  Expected 15, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/andar_atual/andar_ultrassonico_detec File: C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v Line: 35
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'hex0'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_medir'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_echo'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_trigger'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/andar_atual.v(35): [TFMPC] - Missing connection for port 'db_estado'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fila_ram'.  Expected 21, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_origem_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'in_destino_objeto'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundaria'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'saidaSecundariaAnterior'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/sync_ram_16x7_mod.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/fila_ram File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 161
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'dados_addrSerial'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(161): [TFMPC] - Missing connection for port 'eh_origem_addrSerial'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'conteudo_elevador'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/conteudo_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 181
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v(181): [TFMPC] - Missing connection for port 'tem_vaga'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'A'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'B'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/destino_comp File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 259
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_usuario File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 270
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/sentido_elevador File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_maior File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_menor File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 305
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ALBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'AGBi'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/comparador_85.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/fluxodeDados/verifica_se_endereco_maior_que_origem File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo_fd.v Line: 316
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_andarAtual File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 148
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'hexa'. The port definition is at: C:/Users/pptel/Labdigi2/SmartCargo/hexa7seg.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_smartcargo/dut/display_proxParada File: C:/Users/pptel/Labdigi2/SmartCargo/smart_cargo.v Line: 154
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# Teste concluÃ­do.
# ** Note: $finish    : C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v(103)
#    Time: 9110 us  Iteration: 0  Instance: /tb_smartcargo
# 1
# Break in Module tb_smartcargo at C:/Users/pptel/Labdigi2/SmartCargo/Quartus/../Testbench/tb_smartcargo.v line 103
# End time: 01:41:49 on Nov 12,2024, Elapsed time: 1:22:00
# Errors: 0, Warnings: 49
