<!DOCTYPE html>

<html lang="en">
<head><meta charset="utf-8"/>
<meta content="width=device-width, initial-scale=1.0" name="viewport"/>
<title>Profiling</title><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.1.10/require.min.js"></script>
<style type="text/css">
    pre { line-height: 125%; }
td.linenos .normal { color: inherit; background-color: transparent; padding-left: 5px; padding-right: 5px; }
span.linenos { color: inherit; background-color: transparent; padding-left: 5px; padding-right: 5px; }
td.linenos .special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }
span.linenos.special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }
.highlight .hll { background-color: var(--jp-cell-editor-active-background) }
.highlight { background: var(--jp-cell-editor-background); color: var(--jp-mirror-editor-variable-color) }
.highlight .c { color: var(--jp-mirror-editor-comment-color); font-style: italic } /* Comment */
.highlight .err { color: var(--jp-mirror-editor-error-color) } /* Error */
.highlight .k { color: var(--jp-mirror-editor-keyword-color); font-weight: bold } /* Keyword */
.highlight .o { color: var(--jp-mirror-editor-operator-color); font-weight: bold } /* Operator */
.highlight .p { color: var(--jp-mirror-editor-punctuation-color) } /* Punctuation */
.highlight .ch { color: var(--jp-mirror-editor-comment-color); font-style: italic } /* Comment.Hashbang */
.highlight .cm { color: var(--jp-mirror-editor-comment-color); font-style: italic } /* Comment.Multiline */
.highlight .cp { color: var(--jp-mirror-editor-comment-color); font-style: italic } /* Comment.Preproc */
.highlight .cpf { color: var(--jp-mirror-editor-comment-color); font-style: italic } /* Comment.PreprocFile */
.highlight .c1 { color: var(--jp-mirror-editor-comment-color); font-style: italic } /* Comment.Single */
.highlight .cs { color: var(--jp-mirror-editor-comment-color); font-style: italic } /* Comment.Special */
.highlight .kc { color: var(--jp-mirror-editor-keyword-color); font-weight: bold } /* Keyword.Constant */
.highlight .kd { color: var(--jp-mirror-editor-keyword-color); font-weight: bold } /* Keyword.Declaration */
.highlight .kn { color: var(--jp-mirror-editor-keyword-color); font-weight: bold } /* Keyword.Namespace */
.highlight .kp { color: var(--jp-mirror-editor-keyword-color); font-weight: bold } /* Keyword.Pseudo */
.highlight .kr { color: var(--jp-mirror-editor-keyword-color); font-weight: bold } /* Keyword.Reserved */
.highlight .kt { color: var(--jp-mirror-editor-keyword-color); font-weight: bold } /* Keyword.Type */
.highlight .m { color: var(--jp-mirror-editor-number-color) } /* Literal.Number */
.highlight .s { color: var(--jp-mirror-editor-string-color) } /* Literal.String */
.highlight .ow { color: var(--jp-mirror-editor-operator-color); font-weight: bold } /* Operator.Word */
.highlight .pm { color: var(--jp-mirror-editor-punctuation-color) } /* Punctuation.Marker */
.highlight .w { color: var(--jp-mirror-editor-variable-color) } /* Text.Whitespace */
.highlight .mb { color: var(--jp-mirror-editor-number-color) } /* Literal.Number.Bin */
.highlight .mf { color: var(--jp-mirror-editor-number-color) } /* Literal.Number.Float */
.highlight .mh { color: var(--jp-mirror-editor-number-color) } /* Literal.Number.Hex */
.highlight .mi { color: var(--jp-mirror-editor-number-color) } /* Literal.Number.Integer */
.highlight .mo { color: var(--jp-mirror-editor-number-color) } /* Literal.Number.Oct */
.highlight .sa { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Affix */
.highlight .sb { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Backtick */
.highlight .sc { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Char */
.highlight .dl { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Delimiter */
.highlight .sd { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Doc */
.highlight .s2 { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Double */
.highlight .se { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Escape */
.highlight .sh { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Heredoc */
.highlight .si { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Interpol */
.highlight .sx { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Other */
.highlight .sr { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Regex */
.highlight .s1 { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Single */
.highlight .ss { color: var(--jp-mirror-editor-string-color) } /* Literal.String.Symbol */
.highlight .il { color: var(--jp-mirror-editor-number-color) } /* Literal.Number.Integer.Long */
  </style>
<style type="text/css">
/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*
 * Mozilla scrollbar styling
 */

/* use standard opaque scrollbars for most nodes */
[data-jp-theme-scrollbars='true'] {
  scrollbar-color: rgb(var(--jp-scrollbar-thumb-color))
    var(--jp-scrollbar-background-color);
}

/* for code nodes, use a transparent style of scrollbar. These selectors
 * will match lower in the tree, and so will override the above */
[data-jp-theme-scrollbars='true'] .CodeMirror-hscrollbar,
[data-jp-theme-scrollbars='true'] .CodeMirror-vscrollbar {
  scrollbar-color: rgba(var(--jp-scrollbar-thumb-color), 0.5) transparent;
}

/* tiny scrollbar */

.jp-scrollbar-tiny {
  scrollbar-color: rgba(var(--jp-scrollbar-thumb-color), 0.5) transparent;
  scrollbar-width: thin;
}

/* tiny scrollbar */

.jp-scrollbar-tiny::-webkit-scrollbar,
.jp-scrollbar-tiny::-webkit-scrollbar-corner {
  background-color: transparent;
  height: 4px;
  width: 4px;
}

.jp-scrollbar-tiny::-webkit-scrollbar-thumb {
  background: rgba(var(--jp-scrollbar-thumb-color), 0.5);
}

.jp-scrollbar-tiny::-webkit-scrollbar-track:horizontal {
  border-left: 0 solid transparent;
  border-right: 0 solid transparent;
}

.jp-scrollbar-tiny::-webkit-scrollbar-track:vertical {
  border-top: 0 solid transparent;
  border-bottom: 0 solid transparent;
}

/*
 * Lumino
 */

.lm-ScrollBar[data-orientation='horizontal'] {
  min-height: 16px;
  max-height: 16px;
  min-width: 45px;
  border-top: 1px solid #a0a0a0;
}

.lm-ScrollBar[data-orientation='vertical'] {
  min-width: 16px;
  max-width: 16px;
  min-height: 45px;
  border-left: 1px solid #a0a0a0;
}

.lm-ScrollBar-button {
  background-color: #f0f0f0;
  background-position: center center;
  min-height: 15px;
  max-height: 15px;
  min-width: 15px;
  max-width: 15px;
}

.lm-ScrollBar-button:hover {
  background-color: #dadada;
}

.lm-ScrollBar-button.lm-mod-active {
  background-color: #cdcdcd;
}

.lm-ScrollBar-track {
  background: #f0f0f0;
}

.lm-ScrollBar-thumb {
  background: #cdcdcd;
}

.lm-ScrollBar-thumb:hover {
  background: #bababa;
}

.lm-ScrollBar-thumb.lm-mod-active {
  background: #a0a0a0;
}

.lm-ScrollBar[data-orientation='horizontal'] .lm-ScrollBar-thumb {
  height: 100%;
  min-width: 15px;
  border-left: 1px solid #a0a0a0;
  border-right: 1px solid #a0a0a0;
}

.lm-ScrollBar[data-orientation='vertical'] .lm-ScrollBar-thumb {
  width: 100%;
  min-height: 15px;
  border-top: 1px solid #a0a0a0;
  border-bottom: 1px solid #a0a0a0;
}

.lm-ScrollBar[data-orientation='horizontal']
  .lm-ScrollBar-button[data-action='decrement'] {
  background-image: var(--jp-icon-caret-left);
  background-size: 17px;
}

.lm-ScrollBar[data-orientation='horizontal']
  .lm-ScrollBar-button[data-action='increment'] {
  background-image: var(--jp-icon-caret-right);
  background-size: 17px;
}

.lm-ScrollBar[data-orientation='vertical']
  .lm-ScrollBar-button[data-action='decrement'] {
  background-image: var(--jp-icon-caret-up);
  background-size: 17px;
}

.lm-ScrollBar[data-orientation='vertical']
  .lm-ScrollBar-button[data-action='increment'] {
  background-image: var(--jp-icon-caret-down);
  background-size: 17px;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-Widget {
  box-sizing: border-box;
  position: relative;
  overflow: hidden;
}

.lm-Widget.lm-mod-hidden {
  display: none !important;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

.lm-AccordionPanel[data-orientation='horizontal'] > .lm-AccordionPanel-title {
  /* Title is rotated for horizontal accordion panel using CSS */
  display: block;
  transform-origin: top left;
  transform: rotate(-90deg) translate(-100%);
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-CommandPalette {
  display: flex;
  flex-direction: column;
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

.lm-CommandPalette-search {
  flex: 0 0 auto;
}

.lm-CommandPalette-content {
  flex: 1 1 auto;
  margin: 0;
  padding: 0;
  min-height: 0;
  overflow: auto;
  list-style-type: none;
}

.lm-CommandPalette-header {
  overflow: hidden;
  white-space: nowrap;
  text-overflow: ellipsis;
}

.lm-CommandPalette-item {
  display: flex;
  flex-direction: row;
}

.lm-CommandPalette-itemIcon {
  flex: 0 0 auto;
}

.lm-CommandPalette-itemContent {
  flex: 1 1 auto;
  overflow: hidden;
}

.lm-CommandPalette-itemShortcut {
  flex: 0 0 auto;
}

.lm-CommandPalette-itemLabel {
  overflow: hidden;
  white-space: nowrap;
  text-overflow: ellipsis;
}

.lm-close-icon {
  border: 1px solid transparent;
  background-color: transparent;
  position: absolute;
  z-index: 1;
  right: 3%;
  top: 0;
  bottom: 0;
  margin: auto;
  padding: 7px 0;
  display: none;
  vertical-align: middle;
  outline: 0;
  cursor: pointer;
}
.lm-close-icon:after {
  content: 'X';
  display: block;
  width: 15px;
  height: 15px;
  text-align: center;
  color: #000;
  font-weight: normal;
  font-size: 12px;
  cursor: pointer;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-DockPanel {
  z-index: 0;
}

.lm-DockPanel-widget {
  z-index: 0;
}

.lm-DockPanel-tabBar {
  z-index: 1;
}

.lm-DockPanel-handle {
  z-index: 2;
}

.lm-DockPanel-handle.lm-mod-hidden {
  display: none !important;
}

.lm-DockPanel-handle:after {
  position: absolute;
  top: 0;
  left: 0;
  width: 100%;
  height: 100%;
  content: '';
}

.lm-DockPanel-handle[data-orientation='horizontal'] {
  cursor: ew-resize;
}

.lm-DockPanel-handle[data-orientation='vertical'] {
  cursor: ns-resize;
}

.lm-DockPanel-handle[data-orientation='horizontal']:after {
  left: 50%;
  min-width: 8px;
  transform: translateX(-50%);
}

.lm-DockPanel-handle[data-orientation='vertical']:after {
  top: 50%;
  min-height: 8px;
  transform: translateY(-50%);
}

.lm-DockPanel-overlay {
  z-index: 3;
  box-sizing: border-box;
  pointer-events: none;
}

.lm-DockPanel-overlay.lm-mod-hidden {
  display: none !important;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-Menu {
  z-index: 10000;
  position: absolute;
  white-space: nowrap;
  overflow-x: hidden;
  overflow-y: auto;
  outline: none;
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

.lm-Menu-content {
  margin: 0;
  padding: 0;
  display: table;
  list-style-type: none;
}

.lm-Menu-item {
  display: table-row;
}

.lm-Menu-item.lm-mod-hidden,
.lm-Menu-item.lm-mod-collapsed {
  display: none !important;
}

.lm-Menu-itemIcon,
.lm-Menu-itemSubmenuIcon {
  display: table-cell;
  text-align: center;
}

.lm-Menu-itemLabel {
  display: table-cell;
  text-align: left;
}

.lm-Menu-itemShortcut {
  display: table-cell;
  text-align: right;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-MenuBar {
  outline: none;
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

.lm-MenuBar-content {
  margin: 0;
  padding: 0;
  display: flex;
  flex-direction: row;
  list-style-type: none;
}

.lm-MenuBar-item {
  box-sizing: border-box;
}

.lm-MenuBar-itemIcon,
.lm-MenuBar-itemLabel {
  display: inline-block;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-ScrollBar {
  display: flex;
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

.lm-ScrollBar[data-orientation='horizontal'] {
  flex-direction: row;
}

.lm-ScrollBar[data-orientation='vertical'] {
  flex-direction: column;
}

.lm-ScrollBar-button {
  box-sizing: border-box;
  flex: 0 0 auto;
}

.lm-ScrollBar-track {
  box-sizing: border-box;
  position: relative;
  overflow: hidden;
  flex: 1 1 auto;
}

.lm-ScrollBar-thumb {
  box-sizing: border-box;
  position: absolute;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-SplitPanel-child {
  z-index: 0;
}

.lm-SplitPanel-handle {
  z-index: 1;
}

.lm-SplitPanel-handle.lm-mod-hidden {
  display: none !important;
}

.lm-SplitPanel-handle:after {
  position: absolute;
  top: 0;
  left: 0;
  width: 100%;
  height: 100%;
  content: '';
}

.lm-SplitPanel[data-orientation='horizontal'] > .lm-SplitPanel-handle {
  cursor: ew-resize;
}

.lm-SplitPanel[data-orientation='vertical'] > .lm-SplitPanel-handle {
  cursor: ns-resize;
}

.lm-SplitPanel[data-orientation='horizontal'] > .lm-SplitPanel-handle:after {
  left: 50%;
  min-width: 8px;
  transform: translateX(-50%);
}

.lm-SplitPanel[data-orientation='vertical'] > .lm-SplitPanel-handle:after {
  top: 50%;
  min-height: 8px;
  transform: translateY(-50%);
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-TabBar {
  display: flex;
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

.lm-TabBar[data-orientation='horizontal'] {
  flex-direction: row;
  align-items: flex-end;
}

.lm-TabBar[data-orientation='vertical'] {
  flex-direction: column;
  align-items: flex-end;
}

.lm-TabBar-content {
  margin: 0;
  padding: 0;
  display: flex;
  flex: 1 1 auto;
  list-style-type: none;
}

.lm-TabBar[data-orientation='horizontal'] > .lm-TabBar-content {
  flex-direction: row;
}

.lm-TabBar[data-orientation='vertical'] > .lm-TabBar-content {
  flex-direction: column;
}

.lm-TabBar-tab {
  display: flex;
  flex-direction: row;
  box-sizing: border-box;
  overflow: hidden;
  touch-action: none; /* Disable native Drag/Drop */
}

.lm-TabBar-tabIcon,
.lm-TabBar-tabCloseIcon {
  flex: 0 0 auto;
}

.lm-TabBar-tabLabel {
  flex: 1 1 auto;
  overflow: hidden;
  white-space: nowrap;
}

.lm-TabBar-tabInput {
  user-select: all;
  width: 100%;
  box-sizing: border-box;
}

.lm-TabBar-tab.lm-mod-hidden {
  display: none !important;
}

.lm-TabBar-addButton.lm-mod-hidden {
  display: none !important;
}

.lm-TabBar.lm-mod-dragging .lm-TabBar-tab {
  position: relative;
}

.lm-TabBar.lm-mod-dragging[data-orientation='horizontal'] .lm-TabBar-tab {
  left: 0;
  transition: left 150ms ease;
}

.lm-TabBar.lm-mod-dragging[data-orientation='vertical'] .lm-TabBar-tab {
  top: 0;
  transition: top 150ms ease;
}

.lm-TabBar.lm-mod-dragging .lm-TabBar-tab.lm-mod-dragging {
  transition: none;
}

.lm-TabBar-tabLabel .lm-TabBar-tabInput {
  user-select: all;
  width: 100%;
  box-sizing: border-box;
  background: inherit;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-TabPanel-tabBar {
  z-index: 1;
}

.lm-TabPanel-stackedPanel {
  z-index: 0;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-Collapse {
  display: flex;
  flex-direction: column;
  align-items: stretch;
}

.jp-Collapse-header {
  padding: 1px 12px;
  background-color: var(--jp-layout-color1);
  border-bottom: solid var(--jp-border-width) var(--jp-border-color2);
  color: var(--jp-ui-font-color1);
  cursor: pointer;
  display: flex;
  align-items: center;
  font-size: var(--jp-ui-font-size0);
  font-weight: 600;
  text-transform: uppercase;
  user-select: none;
}

.jp-Collapser-icon {
  height: 16px;
}

.jp-Collapse-header-collapsed .jp-Collapser-icon {
  transform: rotate(-90deg);
  margin: auto 0;
}

.jp-Collapser-title {
  line-height: 25px;
}

.jp-Collapse-contents {
  padding: 0 12px;
  background-color: var(--jp-layout-color1);
  color: var(--jp-ui-font-color1);
  overflow: auto;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/* This file was auto-generated by ensureUiComponents() in @jupyterlab/buildutils */

/**
 * (DEPRECATED) Support for consuming icons as CSS background images
 */

/* Icons urls */

:root {
  --jp-icon-add-above: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTQiIGhlaWdodD0iMTQiIHZpZXdCb3g9IjAgMCAxNCAxNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPGcgY2xpcC1wYXRoPSJ1cmwoI2NsaXAwXzEzN18xOTQ5MikiPgo8cGF0aCBjbGFzcz0ianAtaWNvbjMiIGQ9Ik00Ljc1IDQuOTMwNjZINi42MjVWNi44MDU2NkM2LjYyNSA3LjAxMTkxIDYuNzkzNzUgNy4xODA2NiA3IDcuMTgwNjZDNy4yMDYyNSA3LjE4MDY2IDcuMzc1IDcuMDExOTEgNy4zNzUgNi44MDU2NlY0LjkzMDY2SDkuMjVDOS40NTYyNSA0LjkzMDY2IDkuNjI1IDQuNzYxOTEgOS42MjUgNC41NTU2NkM5LjYyNSA0LjM0OTQxIDkuNDU2MjUgNC4xODA2NiA5LjI1IDQuMTgwNjZINy4zNzVWMi4zMDU2NkM3LjM3NSAyLjA5OTQxIDcuMjA2MjUgMS45MzA2NiA3IDEuOTMwNjZDNi43OTM3NSAxLjkzMDY2IDYuNjI1IDIuMDk5NDEgNi42MjUgMi4zMDU2NlY0LjE4MDY2SDQuNzVDNC41NDM3NSA0LjE4MDY2IDQuMzc1IDQuMzQ5NDEgNC4zNzUgNC41NTU2NkM0LjM3NSA0Ljc2MTkxIDQuNTQzNzUgNC45MzA2NiA0Ljc1IDQuOTMwNjZaIiBmaWxsPSIjNjE2MTYxIiBzdHJva2U9IiM2MTYxNjEiIHN0cm9rZS13aWR0aD0iMC43Ii8+CjwvZz4KPHBhdGggY2xhc3M9ImpwLWljb24zIiBmaWxsLXJ1bGU9ImV2ZW5vZGQiIGNsaXAtcnVsZT0iZXZlbm9kZCIgZD0iTTExLjUgOS41VjExLjVMMi41IDExLjVWOS41TDExLjUgOS41Wk0xMiA4QzEyLjU1MjMgOCAxMyA4LjQ0NzcyIDEzIDlWMTJDMTMgMTIuNTUyMyAxMi41NTIzIDEzIDEyIDEzTDIgMTNDMS40NDc3MiAxMyAxIDEyLjU1MjMgMSAxMlY5QzEgOC40NDc3MiAxLjQ0NzcxIDggMiA4TDEyIDhaIiBmaWxsPSIjNjE2MTYxIi8+CjxkZWZzPgo8Y2xpcFBhdGggaWQ9ImNsaXAwXzEzN18xOTQ5MiI+CjxyZWN0IGNsYXNzPSJqcC1pY29uMyIgd2lkdGg9IjYiIGhlaWdodD0iNiIgZmlsbD0id2hpdGUiIHRyYW5zZm9ybT0ibWF0cml4KC0xIDAgMCAxIDEwIDEuNTU1NjYpIi8+CjwvY2xpcFBhdGg+CjwvZGVmcz4KPC9zdmc+Cg==);
  --jp-icon-add-below: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTQiIGhlaWdodD0iMTQiIHZpZXdCb3g9IjAgMCAxNCAxNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPGcgY2xpcC1wYXRoPSJ1cmwoI2NsaXAwXzEzN18xOTQ5OCkiPgo8cGF0aCBjbGFzcz0ianAtaWNvbjMiIGQ9Ik05LjI1IDEwLjA2OTNMNy4zNzUgMTAuMDY5M0w3LjM3NSA4LjE5NDM0QzcuMzc1IDcuOTg4MDkgNy4yMDYyNSA3LjgxOTM0IDcgNy44MTkzNEM2Ljc5Mzc1IDcuODE5MzQgNi42MjUgNy45ODgwOSA2LjYyNSA4LjE5NDM0TDYuNjI1IDEwLjA2OTNMNC43NSAxMC4wNjkzQzQuNTQzNzUgMTAuMDY5MyA0LjM3NSAxMC4yMzgxIDQuMzc1IDEwLjQ0NDNDNC4zNzUgMTAuNjUwNiA0LjU0Mzc1IDEwLjgxOTMgNC43NSAxMC44MTkzTDYuNjI1IDEwLjgxOTNMNi42MjUgMTIuNjk0M0M2LjYyNSAxMi45MDA2IDYuNzkzNzUgMTMuMDY5MyA3IDEzLjA2OTNDNy4yMDYyNSAxMy4wNjkzIDcuMzc1IDEyLjkwMDYgNy4zNzUgMTIuNjk0M0w3LjM3NSAxMC44MTkzTDkuMjUgMTAuODE5M0M5LjQ1NjI1IDEwLjgxOTMgOS42MjUgMTAuNjUwNiA5LjYyNSAxMC40NDQzQzkuNjI1IDEwLjIzODEgOS40NTYyNSAxMC4wNjkzIDkuMjUgMTAuMDY5M1oiIGZpbGw9IiM2MTYxNjEiIHN0cm9rZT0iIzYxNjE2MSIgc3Ryb2tlLXdpZHRoPSIwLjciLz4KPC9nPgo8cGF0aCBjbGFzcz0ianAtaWNvbjMiIGZpbGwtcnVsZT0iZXZlbm9kZCIgY2xpcC1ydWxlPSJldmVub2RkIiBkPSJNMi41IDUuNUwyLjUgMy41TDExLjUgMy41TDExLjUgNS41TDIuNSA1LjVaTTIgN0MxLjQ0NzcyIDcgMSA2LjU1MjI4IDEgNkwxIDNDMSAyLjQ0NzcyIDEuNDQ3NzIgMiAyIDJMMTIgMkMxMi41NTIzIDIgMTMgMi40NDc3MiAxMyAzTDEzIDZDMTMgNi41NTIyOSAxMi41NTIzIDcgMTIgN0wyIDdaIiBmaWxsPSIjNjE2MTYxIi8+CjxkZWZzPgo8Y2xpcFBhdGggaWQ9ImNsaXAwXzEzN18xOTQ5OCI+CjxyZWN0IGNsYXNzPSJqcC1pY29uMyIgd2lkdGg9IjYiIGhlaWdodD0iNiIgZmlsbD0id2hpdGUiIHRyYW5zZm9ybT0ibWF0cml4KDEgMS43NDg0NmUtMDcgMS43NDg0NmUtMDcgLTEgNCAxMy40NDQzKSIvPgo8L2NsaXBQYXRoPgo8L2RlZnM+Cjwvc3ZnPgo=);
  --jp-icon-add: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTE5IDEzaC02djZoLTJ2LTZINXYtMmg2VjVoMnY2aDZ2MnoiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-bell: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDE2IDE2IiB2ZXJzaW9uPSIxLjEiPgogICA8cGF0aCBjbGFzcz0ianAtaWNvbjIganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjMzMzMzMzIgogICAgICBkPSJtOCAwLjI5Yy0xLjQgMC0yLjcgMC43My0zLjYgMS44LTEuMiAxLjUtMS40IDMuNC0xLjUgNS4yLTAuMTggMi4yLTAuNDQgNC0yLjMgNS4zbDAuMjggMS4zaDVjMC4wMjYgMC42NiAwLjMyIDEuMSAwLjcxIDEuNSAwLjg0IDAuNjEgMiAwLjYxIDIuOCAwIDAuNTItMC40IDAuNi0xIDAuNzEtMS41aDVsMC4yOC0xLjNjLTEuOS0wLjk3LTIuMi0zLjMtMi4zLTUuMy0wLjEzLTEuOC0wLjI2LTMuNy0xLjUtNS4yLTAuODUtMS0yLjItMS44LTMuNi0xLjh6bTAgMS40YzAuODggMCAxLjkgMC41NSAyLjUgMS4zIDAuODggMS4xIDEuMSAyLjcgMS4yIDQuNCAwLjEzIDEuNyAwLjIzIDMuNiAxLjMgNS4yaC0xMGMxLjEtMS42IDEuMi0zLjQgMS4zLTUuMiAwLjEzLTEuNyAwLjMtMy4zIDEuMi00LjQgMC41OS0wLjcyIDEuNi0xLjMgMi41LTEuM3ptLTAuNzQgMTJoMS41Yy0wLjAwMTUgMC4yOCAwLjAxNSAwLjc5LTAuNzQgMC43OS0wLjczIDAuMDAxNi0wLjcyLTAuNTMtMC43NC0wLjc5eiIgLz4KPC9zdmc+Cg==);
  --jp-icon-bug-dot: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyBqcC1pY29uLXNlbGVjdGFibGUiIGZpbGw9IiM2MTYxNjEiPgogICAgICAgIDxwYXRoIGZpbGwtcnVsZT0iZXZlbm9kZCIgY2xpcC1ydWxlPSJldmVub2RkIiBkPSJNMTcuMTkgOEgyMFYxMEgxNy45MUMxNy45NiAxMC4zMyAxOCAxMC42NiAxOCAxMVYxMkgyMFYxNEgxOC41SDE4VjE0LjAyNzVDMTUuNzUgMTQuMjc2MiAxNCAxNi4xODM3IDE0IDE4LjVDMTQgMTkuMjA4IDE0LjE2MzUgMTkuODc3OSAxNC40NTQ5IDIwLjQ3MzlDMTMuNzA2MyAyMC44MTE3IDEyLjg3NTcgMjEgMTIgMjFDOS43OCAyMSA3Ljg1IDE5Ljc5IDYuODEgMThINFYxNkg2LjA5QzYuMDQgMTUuNjcgNiAxNS4zNCA2IDE1VjE0SDRWMTJINlYxMUM2IDEwLjY2IDYuMDQgMTAuMzMgNi4wOSAxMEg0VjhINi44MUM3LjI2IDcuMjIgNy44OCA2LjU1IDguNjIgNi4wNEw3IDQuNDFMOC40MSAzTDEwLjU5IDUuMTdDMTEuMDQgNS4wNiAxMS41MSA1IDEyIDVDMTIuNDkgNSAxMi45NiA1LjA2IDEzLjQyIDUuMTdMMTUuNTkgM0wxNyA0LjQxTDE1LjM3IDYuMDRDMTYuMTIgNi41NSAxNi43NCA3LjIyIDE3LjE5IDhaTTEwIDE2SDE0VjE0SDEwVjE2Wk0xMCAxMkgxNFYxMEgxMFYxMloiIGZpbGw9IiM2MTYxNjEiLz4KICAgICAgICA8cGF0aCBkPSJNMjIgMTguNUMyMiAyMC40MzMgMjAuNDMzIDIyIDE4LjUgMjJDMTYuNTY3IDIyIDE1IDIwLjQzMyAxNSAxOC41QzE1IDE2LjU2NyAxNi41NjcgMTUgMTguNSAxNUMyMC40MzMgMTUgMjIgMTYuNTY3IDIyIDE4LjVaIiBmaWxsPSIjNjE2MTYxIi8+CiAgICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-bug: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIj4KICAgIDxwYXRoIGQ9Ik0yMCA4aC0yLjgxYy0uNDUtLjc4LTEuMDctMS40NS0xLjgyLTEuOTZMMTcgNC40MSAxNS41OSAzbC0yLjE3IDIuMTdDMTIuOTYgNS4wNiAxMi40OSA1IDEyIDVjLS40OSAwLS45Ni4wNi0xLjQxLjE3TDguNDEgMyA3IDQuNDFsMS42MiAxLjYzQzcuODggNi41NSA3LjI2IDcuMjIgNi44MSA4SDR2MmgyLjA5Yy0uMDUuMzMtLjA5LjY2LS4wOSAxdjFINHYyaDJ2MWMwIC4zNC4wNC42Ny4wOSAxSDR2MmgyLjgxYzEuMDQgMS43OSAyLjk3IDMgNS4xOSAzczQuMTUtMS4yMSA1LjE5LTNIMjB2LTJoLTIuMDljLjA1LS4zMy4wOS0uNjYuMDktMXYtMWgydi0yaC0ydi0xYzAtLjM0LS4wNC0uNjctLjA5LTFIMjBWOHptLTYgOGgtNHYtMmg0djJ6bTAtNGgtNHYtMmg0djJ6Ii8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-build: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTYiIHZpZXdCb3g9IjAgMCAyNCAyNCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTE0LjkgMTcuNDVDMTYuMjUgMTcuNDUgMTcuMzUgMTYuMzUgMTcuMzUgMTVDMTcuMzUgMTMuNjUgMTYuMjUgMTIuNTUgMTQuOSAxMi41NUMxMy41NCAxMi41NSAxMi40NSAxMy42NSAxMi40NSAxNUMxMi40NSAxNi4zNSAxMy41NCAxNy40NSAxNC45IDE3LjQ1Wk0yMC4xIDE1LjY4TDIxLjU4IDE2Ljg0QzIxLjcxIDE2Ljk1IDIxLjc1IDE3LjEzIDIxLjY2IDE3LjI5TDIwLjI2IDE5LjcxQzIwLjE3IDE5Ljg2IDIwIDE5LjkyIDE5LjgzIDE5Ljg2TDE4LjA5IDE5LjE2QzE3LjczIDE5LjQ0IDE3LjMzIDE5LjY3IDE2LjkxIDE5Ljg1TDE2LjY0IDIxLjdDMTYuNjIgMjEuODcgMTYuNDcgMjIgMTYuMyAyMkgxMy41QzEzLjMyIDIyIDEzLjE4IDIxLjg3IDEzLjE1IDIxLjdMMTIuODkgMTkuODVDMTIuNDYgMTkuNjcgMTIuMDcgMTkuNDQgMTEuNzEgMTkuMTZMOS45NjAwMiAxOS44NkM5LjgxMDAyIDE5LjkyIDkuNjIwMDIgMTkuODYgOS41NDAwMiAxOS43MUw4LjE0MDAyIDE3LjI5QzguMDUwMDIgMTcuMTMgOC4wOTAwMiAxNi45NSA4LjIyMDAyIDE2Ljg0TDkuNzAwMDIgMTUuNjhMOS42NTAwMSAxNUw5LjcwMDAyIDE0LjMxTDguMjIwMDIgMTMuMTZDOC4wOTAwMiAxMy4wNSA4LjA1MDAyIDEyLjg2IDguMTQwMDIgMTIuNzFMOS41NDAwMiAxMC4yOUM5LjYyMDAyIDEwLjEzIDkuODEwMDIgMTAuMDcgOS45NjAwMiAxMC4xM0wxMS43MSAxMC44NEMxMi4wNyAxMC41NiAxMi40NiAxMC4zMiAxMi44OSAxMC4xNUwxMy4xNSA4LjI4OTk4QzEzLjE4IDguMTI5OTggMTMuMzIgNy45OTk5OCAxMy41IDcuOTk5OThIMTYuM0MxNi40NyA3Ljk5OTk4IDE2LjYyIDguMTI5OTggMTYuNjQgOC4yODk5OEwxNi45MSAxMC4xNUMxNy4zMyAxMC4zMiAxNy43MyAxMC41NiAxOC4wOSAxMC44NEwxOS44MyAxMC4xM0MyMCAxMC4wNyAyMC4xNyAxMC4xMyAyMC4yNiAxMC4yOUwyMS42NiAxMi43MUMyMS43NSAxMi44NiAyMS43MSAxMy4wNSAyMS41OCAxMy4xNkwyMC4xIDE0LjMxTDIwLjE1IDE1TDIwLjEgMTUuNjhaIi8+CiAgICA8cGF0aCBkPSJNNy4zMjk2NiA3LjQ0NDU0QzguMDgzMSA3LjAwOTU0IDguMzM5MzIgNi4wNTMzMiA3LjkwNDMyIDUuMjk5ODhDNy40NjkzMiA0LjU0NjQzIDYuNTA4MSA0LjI4MTU2IDUuNzU0NjYgNC43MTY1NkM1LjM5MTc2IDQuOTI2MDggNS4xMjY5NSA1LjI3MTE4IDUuMDE4NDkgNS42NzU5NEM0LjkxMDA0IDYuMDgwNzEgNC45NjY4MiA2LjUxMTk4IDUuMTc2MzQgNi44NzQ4OEM1LjYxMTM0IDcuNjI4MzIgNi41NzYyMiA3Ljg3OTU0IDcuMzI5NjYgNy40NDQ1NFpNOS42NTcxOCA0Ljc5NTkzTDEwLjg2NzIgNC45NTE3OUMxMC45NjI4IDQuOTc3NDEgMTEuMDQwMiA1LjA3MTMzIDExLjAzODIgNS4xODc5M0wxMS4wMzg4IDYuOTg4OTNDMTEuMDQ1NSA3LjEwMDU0IDEwLjk2MTYgNy4xOTUxOCAxMC44NTUgNy4yMTA1NEw5LjY2MDAxIDcuMzgwODNMOS4yMzkxNSA4LjEzMTg4TDkuNjY5NjEgOS4yNTc0NUM5LjcwNzI5IDkuMzYyNzEgOS42NjkzNCA5LjQ3Njk5IDkuNTc0MDggOS41MzE5OUw4LjAxNTIzIDEwLjQzMkM3LjkxMTMxIDEwLjQ5MiA3Ljc5MzM3IDEwLjQ2NzcgNy43MjEwNSAxMC4zODI0TDYuOTg3NDggOS40MzE4OEw2LjEwOTMxIDkuNDMwODNMNS4zNDcwNCAxMC4zOTA1QzUuMjg5MDkgMTAuNDcwMiA1LjE3MzgzIDEwLjQ5MDUgNS4wNzE4NyAxMC40MzM5TDMuNTEyNDUgOS41MzI5M0MzLjQxMDQ5IDkuNDc2MzMgMy4zNzY0NyA5LjM1NzQxIDMuNDEwNzUgOS4yNTY3OUwzLjg2MzQ3IDguMTQwOTNMMy42MTc0OSA3Ljc3NDg4TDMuNDIzNDcgNy4zNzg4M0wyLjIzMDc1IDcuMjEyOTdDMi4xMjY0NyA3LjE5MjM1IDIuMDQwNDkgNy4xMDM0MiAyLjA0MjQ1IDYuOTg2ODJMMi4wNDE4NyA1LjE4NTgyQzIuMDQzODMgNS4wNjkyMiAyLjExOTA5IDQuOTc5NTggMi4yMTcwNCA0Ljk2OTIyTDMuNDIwNjUgNC43OTM5M0wzLjg2NzQ5IDQuMDI3ODhMMy40MTEwNSAyLjkxNzMxQzMuMzczMzcgMi44MTIwNCAzLjQxMTMxIDIuNjk3NzYgMy41MTUyMyAyLjYzNzc2TDUuMDc0MDggMS43Mzc3NkM1LjE2OTM0IDEuNjgyNzYgNS4yODcyOSAxLjcwNzA0IDUuMzU5NjEgMS43OTIzMUw2LjExOTE1IDIuNzI3ODhMNi45ODAwMSAyLjczODkzTDcuNzI0OTYgMS43ODkyMkM3Ljc5MTU2IDEuNzA0NTggNy45MTU0OCAxLjY3OTIyIDguMDA4NzkgMS43NDA4Mkw5LjU2ODIxIDIuNjQxODJDOS42NzAxNyAyLjY5ODQyIDkuNzEyODUgMi44MTIzNCA5LjY4NzIzIDIuOTA3OTdMOS4yMTcxOCA0LjAzMzgzTDkuNDYzMTYgNC4zOTk4OEw5LjY1NzE4IDQuNzk1OTNaIi8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-caret-down-empty-thin: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIwIDIwIj4KCTxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSIgc2hhcGUtcmVuZGVyaW5nPSJnZW9tZXRyaWNQcmVjaXNpb24iPgoJCTxwb2x5Z29uIGNsYXNzPSJzdDEiIHBvaW50cz0iOS45LDEzLjYgMy42LDcuNCA0LjQsNi42IDkuOSwxMi4yIDE1LjQsNi43IDE2LjEsNy40ICIvPgoJPC9nPgo8L3N2Zz4K);
  --jp-icon-caret-down-empty: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDE4IDE4Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiIHNoYXBlLXJlbmRlcmluZz0iZ2VvbWV0cmljUHJlY2lzaW9uIj4KICAgIDxwYXRoIGQ9Ik01LjIsNS45TDksOS43bDMuOC0zLjhsMS4yLDEuMmwtNC45LDVsLTQuOS01TDUuMiw1Ljl6Ii8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-caret-down: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDE4IDE4Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiIHNoYXBlLXJlbmRlcmluZz0iZ2VvbWV0cmljUHJlY2lzaW9uIj4KICAgIDxwYXRoIGQ9Ik01LjIsNy41TDksMTEuMmwzLjgtMy44SDUuMnoiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-caret-left: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDE4IDE4Ij4KCTxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSIgc2hhcGUtcmVuZGVyaW5nPSJnZW9tZXRyaWNQcmVjaXNpb24iPgoJCTxwYXRoIGQ9Ik0xMC44LDEyLjhMNy4xLDlsMy44LTMuOGwwLDcuNkgxMC44eiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-caret-right: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDE4IDE4Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiIHNoYXBlLXJlbmRlcmluZz0iZ2VvbWV0cmljUHJlY2lzaW9uIj4KICAgIDxwYXRoIGQ9Ik03LjIsNS4yTDEwLjksOWwtMy44LDMuOFY1LjJINy4yeiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-caret-up-empty-thin: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIwIDIwIj4KCTxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSIgc2hhcGUtcmVuZGVyaW5nPSJnZW9tZXRyaWNQcmVjaXNpb24iPgoJCTxwb2x5Z29uIGNsYXNzPSJzdDEiIHBvaW50cz0iMTUuNCwxMy4zIDkuOSw3LjcgNC40LDEzLjIgMy42LDEyLjUgOS45LDYuMyAxNi4xLDEyLjYgIi8+Cgk8L2c+Cjwvc3ZnPgo=);
  --jp-icon-caret-up: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDE4IDE4Ij4KCTxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSIgc2hhcGUtcmVuZGVyaW5nPSJnZW9tZXRyaWNQcmVjaXNpb24iPgoJCTxwYXRoIGQ9Ik01LjIsMTAuNUw5LDYuOGwzLjgsMy44SDUuMnoiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-case-sensitive: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIwIDIwIj4KICA8ZyBjbGFzcz0ianAtaWNvbjIiIGZpbGw9IiM0MTQxNDEiPgogICAgPHJlY3QgeD0iMiIgeT0iMiIgd2lkdGg9IjE2IiBoZWlnaHQ9IjE2Ii8+CiAgPC9nPgogIDxnIGNsYXNzPSJqcC1pY29uLWFjY2VudDIiIGZpbGw9IiNGRkYiPgogICAgPHBhdGggZD0iTTcuNiw4aDAuOWwzLjUsOGgtMS4xTDEwLDE0SDZsLTAuOSwySDRMNy42LDh6IE04LDkuMUw2LjQsMTNoMy4yTDgsOS4xeiIvPgogICAgPHBhdGggZD0iTTE2LjYsOS44Yy0wLjIsMC4xLTAuNCwwLjEtMC43LDAuMWMtMC4yLDAtMC40LTAuMS0wLjYtMC4yYy0wLjEtMC4xLTAuMi0wLjQtMC4yLTAuNyBjLTAuMywwLjMtMC42LDAuNS0wLjksMC43Yy0wLjMsMC4xLTAuNywwLjItMS4xLDAuMmMtMC4zLDAtMC41LDAtMC43LTAuMWMtMC4yLTAuMS0wLjQtMC4yLTAuNi0wLjNjLTAuMi0wLjEtMC4zLTAuMy0wLjQtMC41IGMtMC4xLTAuMi0wLjEtMC40LTAuMS0wLjdjMC0wLjMsMC4xLTAuNiwwLjItMC44YzAuMS0wLjIsMC4zLTAuNCwwLjQtMC41QzEyLDcsMTIuMiw2LjksMTIuNSw2LjhjMC4yLTAuMSwwLjUtMC4xLDAuNy0wLjIgYzAuMy0wLjEsMC41LTAuMSwwLjctMC4xYzAuMiwwLDAuNC0wLjEsMC42LTAuMWMwLjIsMCwwLjMtMC4xLDAuNC0wLjJjMC4xLTAuMSwwLjItMC4yLDAuMi0wLjRjMC0xLTEuMS0xLTEuMy0xIGMtMC40LDAtMS40LDAtMS40LDEuMmgtMC45YzAtMC40LDAuMS0wLjcsMC4yLTFjMC4xLTAuMiwwLjMtMC40LDAuNS0wLjZjMC4yLTAuMiwwLjUtMC4zLDAuOC0wLjNDMTMuMyw0LDEzLjYsNCwxMy45LDQgYzAuMywwLDAuNSwwLDAuOCwwLjFjMC4zLDAsMC41LDAuMSwwLjcsMC4yYzAuMiwwLjEsMC40LDAuMywwLjUsMC41QzE2LDUsMTYsNS4yLDE2LDUuNnYyLjljMCwwLjIsMCwwLjQsMCwwLjUgYzAsMC4xLDAuMSwwLjIsMC4zLDAuMmMwLjEsMCwwLjIsMCwwLjMsMFY5Ljh6IE0xNS4yLDYuOWMtMS4yLDAuNi0zLjEsMC4yLTMuMSwxLjRjMCwxLjQsMy4xLDEsMy4xLTAuNVY2Ljl6Ii8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-check: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIj4KICAgIDxwYXRoIGQ9Ik05IDE2LjE3TDQuODMgMTJsLTEuNDIgMS40MUw5IDE5IDIxIDdsLTEuNDEtMS40MXoiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-circle-empty: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTEyIDJDNi40NyAyIDIgNi40NyAyIDEyczQuNDcgMTAgMTAgMTAgMTAtNC40NyAxMC0xMFMxNy41MyAyIDEyIDJ6bTAgMThjLTQuNDEgMC04LTMuNTktOC04czMuNTktOCA4LTggOCAzLjU5IDggOC0zLjU5IDgtOCA4eiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-circle: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMTggMTgiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPGNpcmNsZSBjeD0iOSIgY3k9IjkiIHI9IjgiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-clear: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8bWFzayBpZD0iZG9udXRIb2xlIj4KICAgIDxyZWN0IHdpZHRoPSIyNCIgaGVpZ2h0PSIyNCIgZmlsbD0id2hpdGUiIC8+CiAgICA8Y2lyY2xlIGN4PSIxMiIgY3k9IjEyIiByPSI4IiBmaWxsPSJibGFjayIvPgogIDwvbWFzaz4KCiAgPGcgY2xhc3M9ImpwLWljb24zIiBmaWxsPSIjNjE2MTYxIj4KICAgIDxyZWN0IGhlaWdodD0iMTgiIHdpZHRoPSIyIiB4PSIxMSIgeT0iMyIgdHJhbnNmb3JtPSJyb3RhdGUoMzE1LCAxMiwgMTIpIi8+CiAgICA8Y2lyY2xlIGN4PSIxMiIgY3k9IjEyIiByPSIxMCIgbWFzaz0idXJsKCNkb251dEhvbGUpIi8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-close: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbi1ub25lIGpwLWljb24tc2VsZWN0YWJsZS1pbnZlcnNlIGpwLWljb24zLWhvdmVyIiBmaWxsPSJub25lIj4KICAgIDxjaXJjbGUgY3g9IjEyIiBjeT0iMTIiIHI9IjExIi8+CiAgPC9nPgoKICA8ZyBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIGpwLWljb24tYWNjZW50Mi1ob3ZlciIgZmlsbD0iIzYxNjE2MSI+CiAgICA8cGF0aCBkPSJNMTkgNi40MUwxNy41OSA1IDEyIDEwLjU5IDYuNDEgNSA1IDYuNDEgMTAuNTkgMTIgNSAxNy41OSA2LjQxIDE5IDEyIDEzLjQxIDE3LjU5IDE5IDE5IDE3LjU5IDEzLjQxIDEyeiIvPgogIDwvZz4KCiAgPGcgY2xhc3M9ImpwLWljb24tbm9uZSBqcC1pY29uLWJ1c3kiIGZpbGw9Im5vbmUiPgogICAgPGNpcmNsZSBjeD0iMTIiIGN5PSIxMiIgcj0iNyIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-code-check: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIyNCIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIiBzaGFwZS1yZW5kZXJpbmc9Imdlb21ldHJpY1ByZWNpc2lvbiI+CiAgICA8cGF0aCBkPSJNNi41OSwzLjQxTDIsOEw2LjU5LDEyLjZMOCwxMS4xOEw0LjgyLDhMOCw0LjgyTDYuNTksMy40MU0xMi40MSwzLjQxTDExLDQuODJMMTQuMTgsOEwxMSwxMS4xOEwxMi40MSwxMi42TDE3LDhMMTIuNDEsMy40MU0yMS41OSwxMS41OUwxMy41LDE5LjY4TDkuODMsMTZMOC40MiwxNy40MUwxMy41LDIyLjVMMjMsMTNMMjEuNTksMTEuNTlaIiAvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-code: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjIiIGhlaWdodD0iMjIiIHZpZXdCb3g9IjAgMCAyOCAyOCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KCTxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CgkJPHBhdGggZD0iTTExLjQgMTguNkw2LjggMTRMMTEuNCA5LjRMMTAgOEw0IDE0TDEwIDIwTDExLjQgMTguNlpNMTYuNiAxOC42TDIxLjIgMTRMMTYuNiA5LjRMMTggOEwyNCAxNEwxOCAyMEwxNi42IDE4LjZWMTguNloiLz4KCTwvZz4KPC9zdmc+Cg==);
  --jp-icon-collapse-all: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGgKICAgICAgICAgICAgZD0iTTggMmMxIDAgMTEgMCAxMiAwczIgMSAyIDJjMCAxIDAgMTEgMCAxMnMwIDItMiAyQzIwIDE0IDIwIDQgMjAgNFMxMCA0IDYgNGMwLTIgMS0yIDItMnoiIC8+CiAgICAgICAgPHBhdGgKICAgICAgICAgICAgZD0iTTE4IDhjMC0xLTEtMi0yLTJTNSA2IDQgNnMtMiAxLTIgMmMwIDEgMCAxMSAwIDEyczEgMiAyIDJjMSAwIDExIDAgMTIgMHMyLTEgMi0yYzAtMSAwLTExIDAtMTJ6bS0yIDB2MTJINFY4eiIgLz4KICAgICAgICA8cGF0aCBkPSJNNiAxM3YyaDh2LTJ6IiAvPgogICAgPC9nPgo8L3N2Zz4K);
  --jp-icon-console: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIwMCAyMDAiPgogIDxnIGNsYXNzPSJqcC1jb25zb2xlLWljb24tYmFja2dyb3VuZC1jb2xvciBqcC1pY29uLXNlbGVjdGFibGUiIGZpbGw9IiMwMjg4RDEiPgogICAgPHBhdGggZD0iTTIwIDE5LjhoMTYwdjE1OS45SDIweiIvPgogIDwvZz4KICA8ZyBjbGFzcz0ianAtY29uc29sZS1pY29uLWNvbG9yIGpwLWljb24tc2VsZWN0YWJsZS1pbnZlcnNlIiBmaWxsPSIjZmZmIj4KICAgIDxwYXRoIGQ9Ik0xMDUgMTI3LjNoNDB2MTIuOGgtNDB6TTUxLjEgNzdMNzQgOTkuOWwtMjMuMyAyMy4zIDEwLjUgMTAuNSAyMy4zLTIzLjNMOTUgOTkuOSA4NC41IDg5LjQgNjEuNiA2Ni41eiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-copy: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMTggMTgiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTExLjksMUgzLjJDMi40LDEsMS43LDEuNywxLjcsMi41djEwLjJoMS41VjIuNWg4LjdWMXogTTE0LjEsMy45aC04Yy0wLjgsMC0xLjUsMC43LTEuNSwxLjV2MTAuMmMwLDAuOCwwLjcsMS41LDEuNSwxLjVoOCBjMC44LDAsMS41LTAuNywxLjUtMS41VjUuNEMxNS41LDQuNiwxNC45LDMuOSwxNC4xLDMuOXogTTE0LjEsMTUuNWgtOFY1LjRoOFYxNS41eiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-copyright: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIGVuYWJsZS1iYWNrZ3JvdW5kPSJuZXcgMCAwIDI0IDI0IiBoZWlnaHQ9IjI0IiB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIyNCI+CiAgPGcgY2xhc3M9ImpwLWljb24zIiBmaWxsPSIjNjE2MTYxIj4KICAgIDxwYXRoIGQ9Ik0xMS44OCw5LjE0YzEuMjgsMC4wNiwxLjYxLDEuMTUsMS42MywxLjY2aDEuNzljLTAuMDgtMS45OC0xLjQ5LTMuMTktMy40NS0zLjE5QzkuNjQsNy42MSw4LDksOCwxMi4xNCBjMCwxLjk0LDAuOTMsNC4yNCwzLjg0LDQuMjRjMi4yMiwwLDMuNDEtMS42NSwzLjQ0LTIuOTVoLTEuNzljLTAuMDMsMC41OS0wLjQ1LDEuMzgtMS42MywxLjQ0QzEwLjU1LDE0LjgzLDEwLDEzLjgxLDEwLDEyLjE0IEMxMCw5LjI1LDExLjI4LDkuMTYsMTEuODgsOS4xNHogTTEyLDJDNi40OCwyLDIsNi40OCwyLDEyczQuNDgsMTAsMTAsMTBzMTAtNC40OCwxMC0xMFMxNy41MiwyLDEyLDJ6IE0xMiwyMGMtNC40MSwwLTgtMy41OS04LTggczMuNTktOCw4LThzOCwzLjU5LDgsOFMxNi40MSwyMCwxMiwyMHoiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-cut: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTkuNjQgNy42NGMuMjMtLjUuMzYtMS4wNS4zNi0xLjY0IDAtMi4yMS0xLjc5LTQtNC00UzIgMy43OSAyIDZzMS43OSA0IDQgNGMuNTkgMCAxLjE0LS4xMyAxLjY0LS4zNkwxMCAxMmwtMi4zNiAyLjM2QzcuMTQgMTQuMTMgNi41OSAxNCA2IDE0Yy0yLjIxIDAtNCAxLjc5LTQgNHMxLjc5IDQgNCA0IDQtMS43OSA0LTRjMC0uNTktLjEzLTEuMTQtLjM2LTEuNjRMMTIgMTRsNyA3aDN2LTFMOS42NCA3LjY0ek02IDhjLTEuMSAwLTItLjg5LTItMnMuOS0yIDItMiAyIC44OSAyIDItLjkgMi0yIDJ6bTAgMTJjLTEuMSAwLTItLjg5LTItMnMuOS0yIDItMiAyIC44OSAyIDItLjkgMi0yIDJ6bTYtNy41Yy0uMjggMC0uNS0uMjItLjUtLjVzLjIyLS41LjUtLjUuNS4yMi41LjUtLjIyLjUtLjUuNXpNMTkgM2wtNiA2IDIgMiA3LTdWM3oiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-delete: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHZpZXdCb3g9IjAgMCAyNCAyNCIgd2lkdGg9IjE2cHgiIGhlaWdodD0iMTZweCI+CiAgICA8cGF0aCBkPSJNMCAwaDI0djI0SDB6IiBmaWxsPSJub25lIiAvPgogICAgPHBhdGggY2xhc3M9ImpwLWljb24zIiBmaWxsPSIjNjI2MjYyIiBkPSJNNiAxOWMwIDEuMS45IDIgMiAyaDhjMS4xIDAgMi0uOSAyLTJWN0g2djEyek0xOSA0aC0zLjVsLTEtMWgtNWwtMSAxSDV2MmgxNFY0eiIgLz4KPC9zdmc+Cg==);
  --jp-icon-download: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTE5IDloLTRWM0g5djZINWw3IDcgNy03ek01IDE4djJoMTR2LTJINXoiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-duplicate: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTQiIGhlaWdodD0iMTQiIHZpZXdCb3g9IjAgMCAxNCAxNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHBhdGggY2xhc3M9ImpwLWljb24zIiBmaWxsLXJ1bGU9ImV2ZW5vZGQiIGNsaXAtcnVsZT0iZXZlbm9kZCIgZD0iTTIuNzk5OTggMC44NzVIOC44OTU4MkM5LjIwMDYxIDAuODc1IDkuNDQ5OTggMS4xMzkxNCA5LjQ0OTk4IDEuNDYxOThDOS40NDk5OCAxLjc4NDgyIDkuMjAwNjEgMi4wNDg5NiA4Ljg5NTgyIDIuMDQ4OTZIMy4zNTQxNUMzLjA0OTM2IDIuMDQ4OTYgMi43OTk5OCAyLjMxMzEgMi43OTk5OCAyLjYzNTk0VjkuNjc5NjlDMi43OTk5OCAxMC4wMDI1IDIuNTUwNjEgMTAuMjY2NyAyLjI0NTgyIDEwLjI2NjdDMS45NDEwMyAxMC4yNjY3IDEuNjkxNjUgMTAuMDAyNSAxLjY5MTY1IDkuNjc5NjlWMi4wNDg5NkMxLjY5MTY1IDEuNDAzMjggMi4xOTA0IDAuODc1IDIuNzk5OTggMC44NzVaTTUuMzY2NjUgMTEuOVY0LjU1SDExLjA4MzNWMTEuOUg1LjM2NjY1Wk00LjE0MTY1IDQuMTQxNjdDNC4xNDE2NSAzLjY5MDYzIDQuNTA3MjggMy4zMjUgNC45NTgzMiAzLjMyNUgxMS40OTE3QzExLjk0MjcgMy4zMjUgMTIuMzA4MyAzLjY5MDYzIDEyLjMwODMgNC4xNDE2N1YxMi4zMDgzQzEyLjMwODMgMTIuNzU5NCAxMS45NDI3IDEzLjEyNSAxMS40OTE3IDEzLjEyNUg0Ljk1ODMyQzQuNTA3MjggMTMuMTI1IDQuMTQxNjUgMTIuNzU5NCA0LjE0MTY1IDEyLjMwODNWNC4xNDE2N1oiIGZpbGw9IiM2MTYxNjEiLz4KPHBhdGggY2xhc3M9ImpwLWljb24zIiBkPSJNOS40MzU3NCA4LjI2NTA3SDguMzY0MzFWOS4zMzY1QzguMzY0MzEgOS40NTQzNSA4LjI2Nzg4IDkuNTUwNzggOC4xNTAwMiA5LjU1MDc4QzguMDMyMTcgOS41NTA3OCA3LjkzNTc0IDkuNDU0MzUgNy45MzU3NCA5LjMzNjVWOC4yNjUwN0g2Ljg2NDMxQzYuNzQ2NDUgOC4yNjUwNyA2LjY1MDAyIDguMTY4NjQgNi42NTAwMiA4LjA1MDc4QzYuNjUwMDIgNy45MzI5MiA2Ljc0NjQ1IDcuODM2NSA2Ljg2NDMxIDcuODM2NUg3LjkzNTc0VjYuNzY1MDdDNy45MzU3NCA2LjY0NzIxIDguMDMyMTcgNi41NTA3OCA4LjE1MDAyIDYuNTUwNzhDOC4yNjc4OCA2LjU1MDc4IDguMzY0MzEgNi42NDcyMSA4LjM2NDMxIDYuNzY1MDdWNy44MzY1SDkuNDM1NzRDOS41NTM2IDcuODM2NSA5LjY1MDAyIDcuOTMyOTIgOS42NTAwMiA4LjA1MDc4QzkuNjUwMDIgOC4xNjg2NCA5LjU1MzYgOC4yNjUwNyA5LjQzNTc0IDguMjY1MDdaIiBmaWxsPSIjNjE2MTYxIiBzdHJva2U9IiM2MTYxNjEiIHN0cm9rZS13aWR0aD0iMC41Ii8+Cjwvc3ZnPgo=);
  --jp-icon-edit: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTMgMTcuMjVWMjFoMy43NUwxNy44MSA5Ljk0bC0zLjc1LTMuNzVMMyAxNy4yNXpNMjAuNzEgNy4wNGMuMzktLjM5LjM5LTEuMDIgMC0xLjQxbC0yLjM0LTIuMzRjLS4zOS0uMzktMS4wMi0uMzktMS40MSAwbC0xLjgzIDEuODMgMy43NSAzLjc1IDEuODMtMS44M3oiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-ellipses: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPGNpcmNsZSBjeD0iNSIgY3k9IjEyIiByPSIyIi8+CiAgICA8Y2lyY2xlIGN4PSIxMiIgY3k9IjEyIiByPSIyIi8+CiAgICA8Y2lyY2xlIGN4PSIxOSIgY3k9IjEyIiByPSIyIi8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-error: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KPGcgY2xhc3M9ImpwLWljb24zIiBmaWxsPSIjNjE2MTYxIj48Y2lyY2xlIGN4PSIxMiIgY3k9IjE5IiByPSIyIi8+PHBhdGggZD0iTTEwIDNoNHYxMmgtNHoiLz48L2c+CjxwYXRoIGZpbGw9Im5vbmUiIGQ9Ik0wIDBoMjR2MjRIMHoiLz4KPC9zdmc+Cg==);
  --jp-icon-expand-all: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGgKICAgICAgICAgICAgZD0iTTggMmMxIDAgMTEgMCAxMiAwczIgMSAyIDJjMCAxIDAgMTEgMCAxMnMwIDItMiAyQzIwIDE0IDIwIDQgMjAgNFMxMCA0IDYgNGMwLTIgMS0yIDItMnoiIC8+CiAgICAgICAgPHBhdGgKICAgICAgICAgICAgZD0iTTE4IDhjMC0xLTEtMi0yLTJTNSA2IDQgNnMtMiAxLTIgMmMwIDEgMCAxMSAwIDEyczEgMiAyIDJjMSAwIDExIDAgMTIgMHMyLTEgMi0yYzAtMSAwLTExIDAtMTJ6bS0yIDB2MTJINFY4eiIgLz4KICAgICAgICA8cGF0aCBkPSJNMTEgMTBIOXYzSDZ2MmgzdjNoMnYtM2gzdi0yaC0zeiIgLz4KICAgIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-extension: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTIwLjUgMTFIMTlWN2MwLTEuMS0uOS0yLTItMmgtNFYzLjVDMTMgMi4xMiAxMS44OCAxIDEwLjUgMVM4IDIuMTIgOCAzLjVWNUg0Yy0xLjEgMC0xLjk5LjktMS45OSAydjMuOEgzLjVjMS40OSAwIDIuNyAxLjIxIDIuNyAyLjdzLTEuMjEgMi43LTIuNyAyLjdIMlYyMGMwIDEuMS45IDIgMiAyaDMuOHYtMS41YzAtMS40OSAxLjIxLTIuNyAyLjctMi43IDEuNDkgMCAyLjcgMS4yMSAyLjcgMi43VjIySDE3YzEuMSAwIDItLjkgMi0ydi00aDEuNWMxLjM4IDAgMi41LTEuMTIgMi41LTIuNVMyMS44OCAxMSAyMC41IDExeiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-fast-forward: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIyNCIgaGVpZ2h0PSIyNCIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGggZD0iTTQgMThsOC41LTZMNCA2djEyem05LTEydjEybDguNS02TDEzIDZ6Ii8+CiAgICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-file-upload: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTkgMTZoNnYtNmg0bC03LTctNyA3aDR6bS00IDJoMTR2Mkg1eiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-file: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIyIDIyIj4KICA8cGF0aCBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIiBkPSJNMTkuMyA4LjJsLTUuNS01LjVjLS4zLS4zLS43LS41LTEuMi0uNUgzLjljLS44LjEtMS42LjktMS42IDEuOHYxNC4xYzAgLjkuNyAxLjYgMS42IDEuNmgxNC4yYy45IDAgMS42LS43IDEuNi0xLjZWOS40Yy4xLS41LS4xLS45LS40LTEuMnptLTUuOC0zLjNsMy40IDMuNmgtMy40VjQuOXptMy45IDEyLjdINC43Yy0uMSAwLS4yIDAtLjItLjJWNC43YzAtLjIuMS0uMy4yLS4zaDcuMnY0LjRzMCAuOC4zIDEuMWMuMy4zIDEuMS4zIDEuMS4zaDQuM3Y3LjJzLS4xLjItLjIuMnoiLz4KPC9zdmc+Cg==);
  --jp-icon-filter-dot: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiNGRkYiPgogICAgPHBhdGggZD0iTTE0LDEyVjE5Ljg4QzE0LjA0LDIwLjE4IDEzLjk0LDIwLjUgMTMuNzEsMjAuNzFDMTMuMzIsMjEuMSAxMi42OSwyMS4xIDEyLjMsMjAuNzFMMTAuMjksMTguN0MxMC4wNiwxOC40NyA5Ljk2LDE4LjE2IDEwLDE3Ljg3VjEySDkuOTdMNC4yMSw0LjYyQzMuODcsNC4xOSAzLjk1LDMuNTYgNC4zOCwzLjIyQzQuNTcsMy4wOCA0Ljc4LDMgNSwzVjNIMTlWM0MxOS4yMiwzIDE5LjQzLDMuMDggMTkuNjIsMy4yMkMyMC4wNSwzLjU2IDIwLjEzLDQuMTkgMTkuNzksNC42MkwxNC4wMywxMkgxNFoiIC8+CiAgPC9nPgogIDxnIGNsYXNzPSJqcC1pY29uLWRvdCIgZmlsbD0iI0ZGRiI+CiAgICA8Y2lyY2xlIGN4PSIxOCIgY3k9IjE3IiByPSIzIj48L2NpcmNsZT4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-filter-list: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTEwIDE4aDR2LTJoLTR2MnpNMyA2djJoMThWNkgzem0zIDdoMTJ2LTJINnYyeiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-filter: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiNGRkYiPgogICAgPHBhdGggZD0iTTE0LDEyVjE5Ljg4QzE0LjA0LDIwLjE4IDEzLjk0LDIwLjUgMTMuNzEsMjAuNzFDMTMuMzIsMjEuMSAxMi42OSwyMS4xIDEyLjMsMjAuNzFMMTAuMjksMTguN0MxMC4wNiwxOC40NyA5Ljk2LDE4LjE2IDEwLDE3Ljg3VjEySDkuOTdMNC4yMSw0LjYyQzMuODcsNC4xOSAzLjk1LDMuNTYgNC4zOCwzLjIyQzQuNTcsMy4wOCA0Ljc4LDMgNSwzVjNIMTlWM0MxOS4yMiwzIDE5LjQzLDMuMDggMTkuNjIsMy4yMkMyMC4wNSwzLjU2IDIwLjEzLDQuMTkgMTkuNzksNC42MkwxNC4wMywxMkgxNFoiIC8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-folder-favorite: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIGhlaWdodD0iMjRweCIgdmlld0JveD0iMCAwIDI0IDI0IiB3aWR0aD0iMjRweCIgZmlsbD0iIzAwMDAwMCI+CiAgPHBhdGggZD0iTTAgMGgyNHYyNEgwVjB6IiBmaWxsPSJub25lIi8+PHBhdGggY2xhc3M9ImpwLWljb24zIGpwLWljb24tc2VsZWN0YWJsZSIgZmlsbD0iIzYxNjE2MSIgZD0iTTIwIDZoLThsLTItMkg0Yy0xLjEgMC0yIC45LTIgMnYxMmMwIDEuMS45IDIgMiAyaDE2YzEuMSAwIDItLjkgMi0yVjhjMC0xLjEtLjktMi0yLTJ6bS0yLjA2IDExTDE1IDE1LjI4IDEyLjA2IDE3bC43OC0zLjMzLTIuNTktMi4yNCAzLjQxLS4yOUwxNSA4bDEuMzQgMy4xNCAzLjQxLjI5LTIuNTkgMi4yNC43OCAzLjMzeiIvPgo8L3N2Zz4K);
  --jp-icon-folder: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8cGF0aCBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIiBkPSJNMTAgNEg0Yy0xLjEgMC0xLjk5LjktMS45OSAyTDIgMThjMCAxLjEuOSAyIDIgMmgxNmMxLjEgMCAyLS45IDItMlY4YzAtMS4xLS45LTItMi0yaC04bC0yLTJ6Ii8+Cjwvc3ZnPgo=);
  --jp-icon-home: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIGhlaWdodD0iMjRweCIgdmlld0JveD0iMCAwIDI0IDI0IiB3aWR0aD0iMjRweCIgZmlsbD0iIzAwMDAwMCI+CiAgPHBhdGggZD0iTTAgMGgyNHYyNEgweiIgZmlsbD0ibm9uZSIvPjxwYXRoIGNsYXNzPSJqcC1pY29uMyBqcC1pY29uLXNlbGVjdGFibGUiIGZpbGw9IiM2MTYxNjEiIGQ9Ik0xMCAyMHYtNmg0djZoNXYtOGgzTDEyIDMgMiAxMmgzdjh6Ii8+Cjwvc3ZnPgo=);
  --jp-icon-html5: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDUxMiA1MTIiPgogIDxwYXRoIGNsYXNzPSJqcC1pY29uMCBqcC1pY29uLXNlbGVjdGFibGUiIGZpbGw9IiMwMDAiIGQ9Ik0xMDguNCAwaDIzdjIyLjhoMjEuMlYwaDIzdjY5aC0yM1Y0NmgtMjF2MjNoLTIzLjJNMjA2IDIzaC0yMC4zVjBoNjMuN3YyM0gyMjl2NDZoLTIzbTUzLjUtNjloMjQuMWwxNC44IDI0LjNMMzEzLjIgMGgyNC4xdjY5aC0yM1YzNC44bC0xNi4xIDI0LjgtMTYuMS0yNC44VjY5aC0yMi42bTg5LjItNjloMjN2NDYuMmgzMi42VjY5aC01NS42Ii8+CiAgPHBhdGggY2xhc3M9ImpwLWljb24tc2VsZWN0YWJsZSIgZmlsbD0iI2U0NGQyNiIgZD0iTTEwNy42IDQ3MWwtMzMtMzcwLjRoMzYyLjhsLTMzIDM3MC4yTDI1NS43IDUxMiIvPgogIDxwYXRoIGNsYXNzPSJqcC1pY29uLXNlbGVjdGFibGUiIGZpbGw9IiNmMTY1MjkiIGQ9Ik0yNTYgNDgwLjVWMTMxaDE0OC4zTDM3NiA0NDciLz4KICA8cGF0aCBjbGFzcz0ianAtaWNvbi1zZWxlY3RhYmxlLWludmVyc2UiIGZpbGw9IiNlYmViZWIiIGQ9Ik0xNDIgMTc2LjNoMTE0djQ1LjRoLTY0LjJsNC4yIDQ2LjVoNjB2NDUuM0gxNTQuNG0yIDIyLjhIMjAybDMuMiAzNi4zIDUwLjggMTMuNnY0Ny40bC05My4yLTI2Ii8+CiAgPHBhdGggY2xhc3M9ImpwLWljb24tc2VsZWN0YWJsZS1pbnZlcnNlIiBmaWxsPSIjZmZmIiBkPSJNMzY5LjYgMTc2LjNIMjU1Ljh2NDUuNGgxMDkuNm0tNC4xIDQ2LjVIMjU1Ljh2NDUuNGg1NmwtNS4zIDU5LTUwLjcgMTMuNnY0Ny4ybDkzLTI1LjgiLz4KPC9zdmc+Cg==);
  --jp-icon-image: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIyIDIyIj4KICA8cGF0aCBjbGFzcz0ianAtaWNvbi1icmFuZDQganAtaWNvbi1zZWxlY3RhYmxlLWludmVyc2UiIGZpbGw9IiNGRkYiIGQ9Ik0yLjIgMi4yaDE3LjV2MTcuNUgyLjJ6Ii8+CiAgPHBhdGggY2xhc3M9ImpwLWljb24tYnJhbmQwIGpwLWljb24tc2VsZWN0YWJsZSIgZmlsbD0iIzNGNTFCNSIgZD0iTTIuMiAyLjJ2MTcuNWgxNy41bC4xLTE3LjVIMi4yem0xMi4xIDIuMmMxLjIgMCAyLjIgMSAyLjIgMi4ycy0xIDIuMi0yLjIgMi4yLTIuMi0xLTIuMi0yLjIgMS0yLjIgMi4yLTIuMnpNNC40IDE3LjZsMy4zLTguOCAzLjMgNi42IDIuMi0zLjIgNC40IDUuNEg0LjR6Ii8+Cjwvc3ZnPgo=);
  --jp-icon-info: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDUwLjk3OCA1MC45NzgiPgoJPGcgY2xhc3M9ImpwLWljb24zIiBmaWxsPSIjNjE2MTYxIj4KCQk8cGF0aCBkPSJNNDMuNTIsNy40NThDMzguNzExLDIuNjQ4LDMyLjMwNywwLDI1LjQ4OSwwQzE4LjY3LDAsMTIuMjY2LDIuNjQ4LDcuNDU4LDcuNDU4CgkJCWMtOS45NDMsOS45NDEtOS45NDMsMjYuMTE5LDAsMzYuMDYyYzQuODA5LDQuODA5LDExLjIxMiw3LjQ1NiwxOC4wMzEsNy40NThjMCwwLDAuMDAxLDAsMC4wMDIsMAoJCQljNi44MTYsMCwxMy4yMjEtMi42NDgsMTguMDI5LTcuNDU4YzQuODA5LTQuODA5LDcuNDU3LTExLjIxMiw3LjQ1Ny0xOC4wM0M1MC45NzcsMTguNjcsNDguMzI4LDEyLjI2Niw0My41Miw3LjQ1OHoKCQkJIE00Mi4xMDYsNDIuMTA1Yy00LjQzMiw0LjQzMS0xMC4zMzIsNi44NzItMTYuNjE1LDYuODcyaC0wLjAwMmMtNi4yODUtMC4wMDEtMTIuMTg3LTIuNDQxLTE2LjYxNy02Ljg3MgoJCQljLTkuMTYyLTkuMTYzLTkuMTYyLTI0LjA3MSwwLTMzLjIzM0MxMy4zMDMsNC40NCwxOS4yMDQsMiwyNS40ODksMmM2LjI4NCwwLDEyLjE4NiwyLjQ0LDE2LjYxNyw2Ljg3MgoJCQljNC40MzEsNC40MzEsNi44NzEsMTAuMzMyLDYuODcxLDE2LjYxN0M0OC45NzcsMzEuNzcyLDQ2LjUzNiwzNy42NzUsNDIuMTA2LDQyLjEwNXoiLz4KCQk8cGF0aCBkPSJNMjMuNTc4LDMyLjIxOGMtMC4wMjMtMS43MzQsMC4xNDMtMy4wNTksMC40OTYtMy45NzJjMC4zNTMtMC45MTMsMS4xMS0xLjk5NywyLjI3Mi0zLjI1MwoJCQljMC40NjgtMC41MzYsMC45MjMtMS4wNjIsMS4zNjctMS41NzVjMC42MjYtMC43NTMsMS4xMDQtMS40NzgsMS40MzYtMi4xNzVjMC4zMzEtMC43MDcsMC40OTUtMS41NDEsMC40OTUtMi41CgkJCWMwLTEuMDk2LTAuMjYtMi4wODgtMC43NzktMi45NzljLTAuNTY1LTAuODc5LTEuNTAxLTEuMzM2LTIuODA2LTEuMzY5Yy0xLjgwMiwwLjA1Ny0yLjk4NSwwLjY2Ny0zLjU1LDEuODMyCgkJCWMtMC4zMDEsMC41MzUtMC41MDMsMS4xNDEtMC42MDcsMS44MTRjLTAuMTM5LDAuNzA3LTAuMjA3LDEuNDMyLTAuMjA3LDIuMTc0aC0yLjkzN2MtMC4wOTEtMi4yMDgsMC40MDctNC4xMTQsMS40OTMtNS43MTkKCQkJYzEuMDYyLTEuNjQsMi44NTUtMi40ODEsNS4zNzgtMi41MjdjMi4xNiwwLjAyMywzLjg3NCwwLjYwOCw1LjE0MSwxLjc1OGMxLjI3OCwxLjE2LDEuOTI5LDIuNzY0LDEuOTUsNC44MTEKCQkJYzAsMS4xNDItMC4xMzcsMi4xMTEtMC40MSwyLjkxMWMtMC4zMDksMC44NDUtMC43MzEsMS41OTMtMS4yNjgsMi4yNDNjLTAuNDkyLDAuNjUtMS4wNjgsMS4zMTgtMS43MywyLjAwMgoJCQljLTAuNjUsMC42OTctMS4zMTMsMS40NzktMS45ODcsMi4zNDZjLTAuMjM5LDAuMzc3LTAuNDI5LDAuNzc3LTAuNTY1LDEuMTk5Yy0wLjE2LDAuOTU5LTAuMjE3LDEuOTUxLTAuMTcxLDIuOTc5CgkJCUMyNi41ODksMzIuMjE4LDIzLjU3OCwzMi4yMTgsMjMuNTc4LDMyLjIxOHogTTIzLjU3OCwzOC4yMnYtMy40ODRoMy4wNzZ2My40ODRIMjMuNTc4eiIvPgoJPC9nPgo8L3N2Zz4K);
  --jp-icon-inspector: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8cGF0aCBjbGFzcz0ianAtaW5zcGVjdG9yLWljb24tY29sb3IganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIiBkPSJNMjAgNEg0Yy0xLjEgMC0xLjk5LjktMS45OSAyTDIgMThjMCAxLjEuOSAyIDIgMmgxNmMxLjEgMCAyLS45IDItMlY2YzAtMS4xLS45LTItMi0yem0tNSAxNEg0di00aDExdjR6bTAtNUg0VjloMTF2NHptNSA1aC00VjloNHY5eiIvPgo8L3N2Zz4K);
  --jp-icon-json: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIyIDIyIj4KICA8ZyBjbGFzcz0ianAtanNvbi1pY29uLWNvbG9yIGpwLWljb24tc2VsZWN0YWJsZSIgZmlsbD0iI0Y5QTgyNSI+CiAgICA8cGF0aCBkPSJNMjAuMiAxMS44Yy0xLjYgMC0xLjcuNS0xLjcgMSAwIC40LjEuOS4xIDEuMy4xLjUuMS45LjEgMS4zIDAgMS43LTEuNCAyLjMtMy41IDIuM2gtLjl2LTEuOWguNWMxLjEgMCAxLjQgMCAxLjQtLjggMC0uMyAwLS42LS4xLTEgMC0uNC0uMS0uOC0uMS0xLjIgMC0xLjMgMC0xLjggMS4zLTItMS4zLS4yLTEuMy0uNy0xLjMtMiAwLS40LjEtLjguMS0xLjIuMS0uNC4xLS43LjEtMSAwLS44LS40LS43LTEuNC0uOGgtLjVWNC4xaC45YzIuMiAwIDMuNS43IDMuNSAyLjMgMCAuNC0uMS45LS4xIDEuMy0uMS41LS4xLjktLjEgMS4zIDAgLjUuMiAxIDEuNyAxdjEuOHpNMS44IDEwLjFjMS42IDAgMS43LS41IDEuNy0xIDAtLjQtLjEtLjktLjEtMS4zLS4xLS41LS4xLS45LS4xLTEuMyAwLTEuNiAxLjQtMi4zIDMuNS0yLjNoLjl2MS45aC0uNWMtMSAwLTEuNCAwLTEuNC44IDAgLjMgMCAuNi4xIDEgMCAuMi4xLjYuMSAxIDAgMS4zIDAgMS44LTEuMyAyQzYgMTEuMiA2IDExLjcgNiAxM2MwIC40LS4xLjgtLjEgMS4yLS4xLjMtLjEuNy0uMSAxIDAgLjguMy44IDEuNC44aC41djEuOWgtLjljLTIuMSAwLTMuNS0uNi0zLjUtMi4zIDAtLjQuMS0uOS4xLTEuMy4xLS41LjEtLjkuMS0xLjMgMC0uNS0uMi0xLTEuNy0xdi0xLjl6Ii8+CiAgICA8Y2lyY2xlIGN4PSIxMSIgY3k9IjEzLjgiIHI9IjIuMSIvPgogICAgPGNpcmNsZSBjeD0iMTEiIGN5PSI4LjIiIHI9IjIuMSIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-julia: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDMyNSAzMDAiPgogIDxnIGNsYXNzPSJqcC1icmFuZDAganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjY2IzYzMzIj4KICAgIDxwYXRoIGQ9Ik0gMTUwLjg5ODQzOCAyMjUgQyAxNTAuODk4NDM4IDI2Ni40MjE4NzUgMTE3LjMyMDMxMiAzMDAgNzUuODk4NDM4IDMwMCBDIDM0LjQ3NjU2MiAzMDAgMC44OTg0MzggMjY2LjQyMTg3NSAwLjg5ODQzOCAyMjUgQyAwLjg5ODQzOCAxODMuNTc4MTI1IDM0LjQ3NjU2MiAxNTAgNzUuODk4NDM4IDE1MCBDIDExNy4zMjAzMTIgMTUwIDE1MC44OTg0MzggMTgzLjU3ODEyNSAxNTAuODk4NDM4IDIyNSIvPgogIDwvZz4KICA8ZyBjbGFzcz0ianAtYnJhbmQwIGpwLWljb24tc2VsZWN0YWJsZSIgZmlsbD0iIzM4OTgyNiI+CiAgICA8cGF0aCBkPSJNIDIzNy41IDc1IEMgMjM3LjUgMTE2LjQyMTg3NSAyMDMuOTIxODc1IDE1MCAxNjIuNSAxNTAgQyAxMjEuMDc4MTI1IDE1MCA4Ny41IDExNi40MjE4NzUgODcuNSA3NSBDIDg3LjUgMzMuNTc4MTI1IDEyMS4wNzgxMjUgMCAxNjIuNSAwIEMgMjAzLjkyMTg3NSAwIDIzNy41IDMzLjU3ODEyNSAyMzcuNSA3NSIvPgogIDwvZz4KICA8ZyBjbGFzcz0ianAtYnJhbmQwIGpwLWljb24tc2VsZWN0YWJsZSIgZmlsbD0iIzk1NThiMiI+CiAgICA8cGF0aCBkPSJNIDMyNC4xMDE1NjIgMjI1IEMgMzI0LjEwMTU2MiAyNjYuNDIxODc1IDI5MC41MjM0MzggMzAwIDI0OS4xMDE1NjIgMzAwIEMgMjA3LjY3OTY4OCAzMDAgMTc0LjEwMTU2MiAyNjYuNDIxODc1IDE3NC4xMDE1NjIgMjI1IEMgMTc0LjEwMTU2MiAxODMuNTc4MTI1IDIwNy42Nzk2ODggMTUwIDI0OS4xMDE1NjIgMTUwIEMgMjkwLjUyMzQzOCAxNTAgMzI0LjEwMTU2MiAxODMuNTc4MTI1IDMyNC4xMDE1NjIgMjI1Ii8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-jupyter-favicon: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTUyIiBoZWlnaHQ9IjE2NSIgdmlld0JveD0iMCAwIDE1MiAxNjUiIHZlcnNpb249IjEuMSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICAgPGcgY2xhc3M9ImpwLWp1cHl0ZXItaWNvbi1jb2xvciIgZmlsbD0iI0YzNzcyNiI+CiAgICA8cGF0aCB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwLjA3ODk0NywgMTEwLjU4MjkyNykiIGQ9Ik03NS45NDIyODQyLDI5LjU4MDQ1NjEgQzQzLjMwMjM5NDcsMjkuNTgwNDU2MSAxNC43OTY3ODMyLDE3LjY1MzQ2MzQgMCwwIEM1LjUxMDgzMjExLDE1Ljg0MDY4MjkgMTUuNzgxNTM4OSwyOS41NjY3NzMyIDI5LjM5MDQ5NDcsMzkuMjc4NDE3MSBDNDIuOTk5Nyw0OC45ODk4NTM3IDU5LjI3MzcsNTQuMjA2NzgwNSA3NS45NjA1Nzg5LDU0LjIwNjc4MDUgQzkyLjY0NzQ1NzksNTQuMjA2NzgwNSAxMDguOTIxNDU4LDQ4Ljk4OTg1MzcgMTIyLjUzMDY2MywzOS4yNzg0MTcxIEMxMzYuMTM5NDUzLDI5LjU2Njc3MzIgMTQ2LjQxMDI4NCwxNS44NDA2ODI5IDE1MS45MjExNTgsMCBDMTM3LjA4Nzg2OCwxNy42NTM0NjM0IDEwOC41ODI1ODksMjkuNTgwNDU2MSA3NS45NDIyODQyLDI5LjU4MDQ1NjEgTDc1Ljk0MjI4NDIsMjkuNTgwNDU2MSBaIiAvPgogICAgPHBhdGggdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMC4wMzczNjgsIDAuNzA0ODc4KSIgZD0iTTc1Ljk3ODQ1NzksMjQuNjI2NDA3MyBDMTA4LjYxODc2MywyNC42MjY0MDczIDEzNy4xMjQ0NTgsMzYuNTUzNDQxNSAxNTEuOTIxMTU4LDU0LjIwNjc4MDUgQzE0Ni40MTAyODQsMzguMzY2MjIyIDEzNi4xMzk0NTMsMjQuNjQwMTMxNyAxMjIuNTMwNjYzLDE0LjkyODQ4NzggQzEwOC45MjE0NTgsNS4yMTY4NDM5IDkyLjY0NzQ1NzksMCA3NS45NjA1Nzg5LDAgQzU5LjI3MzcsMCA0Mi45OTk3LDUuMjE2ODQzOSAyOS4zOTA0OTQ3LDE0LjkyODQ4NzggQzE1Ljc4MTUzODksMjQuNjQwMTMxNyA1LjUxMDgzMjExLDM4LjM2NjIyMiAwLDU0LjIwNjc4MDUgQzE0LjgzMzA4MTYsMzYuNTg5OTI5MyA0My4zMzg1Njg0LDI0LjYyNjQwNzMgNzUuOTc4NDU3OSwyNC42MjY0MDczIEw3NS45Nzg0NTc5LDI0LjYyNjQwNzMgWiIgLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-jupyter: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMzkiIGhlaWdodD0iNTEiIHZpZXdCb3g9IjAgMCAzOSA1MSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgtMTYzOCAtMjI4MSkiPgogICAgIDxnIGNsYXNzPSJqcC1qdXB5dGVyLWljb24tY29sb3IiIGZpbGw9IiNGMzc3MjYiPgogICAgICA8cGF0aCB0cmFuc2Zvcm09InRyYW5zbGF0ZSgxNjM5Ljc0IDIzMTEuOTgpIiBkPSJNIDE4LjI2NDYgNy4xMzQxMUMgMTAuNDE0NSA3LjEzNDExIDMuNTU4NzIgNC4yNTc2IDAgMEMgMS4zMjUzOSAzLjgyMDQgMy43OTU1NiA3LjEzMDgxIDcuMDY4NiA5LjQ3MzAzQyAxMC4zNDE3IDExLjgxNTIgMTQuMjU1NyAxMy4wNzM0IDE4LjI2OSAxMy4wNzM0QyAyMi4yODIzIDEzLjA3MzQgMjYuMTk2MyAxMS44MTUyIDI5LjQ2OTQgOS40NzMwM0MgMzIuNzQyNCA3LjEzMDgxIDM1LjIxMjYgMy44MjA0IDM2LjUzOCAwQyAzMi45NzA1IDQuMjU3NiAyNi4xMTQ4IDcuMTM0MTEgMTguMjY0NiA3LjEzNDExWiIvPgogICAgICA8cGF0aCB0cmFuc2Zvcm09InRyYW5zbGF0ZSgxNjM5LjczIDIyODUuNDgpIiBkPSJNIDE4LjI3MzMgNS45MzkzMUMgMjYuMTIzNSA1LjkzOTMxIDMyLjk3OTMgOC44MTU4MyAzNi41MzggMTMuMDczNEMgMzUuMjEyNiA5LjI1MzAzIDMyLjc0MjQgNS45NDI2MiAyOS40Njk0IDMuNjAwNEMgMjYuMTk2MyAxLjI1ODE4IDIyLjI4MjMgMCAxOC4yNjkgMEMgMTQuMjU1NyAwIDEwLjM0MTcgMS4yNTgxOCA3LjA2ODYgMy42MDA0QyAzLjc5NTU2IDUuOTQyNjIgMS4zMjUzOSA5LjI1MzAzIDAgMTMuMDczNEMgMy41Njc0NSA4LjgyNDYzIDEwLjQyMzIgNS45MzkzMSAxOC4yNzMzIDUuOTM5MzFaIi8+CiAgICA8L2c+CiAgICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgICA8cGF0aCB0cmFuc2Zvcm09InRyYW5zbGF0ZSgxNjY5LjMgMjI4MS4zMSkiIGQ9Ik0gNS44OTM1MyAyLjg0NEMgNS45MTg4OSAzLjQzMTY1IDUuNzcwODUgNC4wMTM2NyA1LjQ2ODE1IDQuNTE2NDVDIDUuMTY1NDUgNS4wMTkyMiA0LjcyMTY4IDUuNDIwMTUgNC4xOTI5OSA1LjY2ODUxQyAzLjY2NDMgNS45MTY4OCAzLjA3NDQ0IDYuMDAxNTEgMi40OTgwNSA1LjkxMTcxQyAxLjkyMTY2IDUuODIxOSAxLjM4NDYzIDUuNTYxNyAwLjk1NDg5OCA1LjE2NDAxQyAwLjUyNTE3IDQuNzY2MzMgMC4yMjIwNTYgNC4yNDkwMyAwLjA4MzkwMzcgMy42Nzc1N0MgLTAuMDU0MjQ4MyAzLjEwNjExIC0wLjAyMTIzIDIuNTA2MTcgMC4xNzg3ODEgMS45NTM2NEMgMC4zNzg3OTMgMS40MDExIDAuNzM2ODA5IDAuOTIwODE3IDEuMjA3NTQgMC41NzM1MzhDIDEuNjc4MjYgMC4yMjYyNTkgMi4yNDA1NSAwLjAyNzU5MTkgMi44MjMyNiAwLjAwMjY3MjI5QyAzLjYwMzg5IC0wLjAzMDcxMTUgNC4zNjU3MyAwLjI0OTc4OSA0Ljk0MTQyIDAuNzgyNTUxQyA1LjUxNzExIDEuMzE1MzEgNS44NTk1NiAyLjA1Njc2IDUuODkzNTMgMi44NDRaIi8+CiAgICAgIDxwYXRoIHRyYW5zZm9ybT0idHJhbnNsYXRlKDE2MzkuOCAyMzIzLjgxKSIgZD0iTSA3LjQyNzg5IDMuNTgzMzhDIDcuNDYwMDggNC4zMjQzIDcuMjczNTUgNS4wNTgxOSA2Ljg5MTkzIDUuNjkyMTNDIDYuNTEwMzEgNi4zMjYwNyA1Ljk1MDc1IDYuODMxNTYgNS4yODQxMSA3LjE0NDZDIDQuNjE3NDcgNy40NTc2MyAzLjg3MzcxIDcuNTY0MTQgMy4xNDcwMiA3LjQ1MDYzQyAyLjQyMDMyIDcuMzM3MTIgMS43NDMzNiA3LjAwODcgMS4yMDE4NCA2LjUwNjk1QyAwLjY2MDMyOCA2LjAwNTIgMC4yNzg2MSA1LjM1MjY4IDAuMTA1MDE3IDQuNjMyMDJDIC0wLjA2ODU3NTcgMy45MTEzNSAtMC4wMjYyMzYxIDMuMTU0OTQgMC4yMjY2NzUgMi40NTg1NkMgMC40Nzk1ODcgMS43NjIxNyAwLjkzMTY5NyAxLjE1NzEzIDEuNTI1NzYgMC43MjAwMzNDIDIuMTE5ODMgMC4yODI5MzUgMi44MjkxNCAwLjAzMzQzOTUgMy41NjM4OSAwLjAwMzEzMzQ0QyA0LjU0NjY3IC0wLjAzNzQwMzMgNS41MDUyOSAwLjMxNjcwNiA2LjIyOTYxIDAuOTg3ODM1QyA2Ljk1MzkzIDEuNjU4OTYgNy4zODQ4NCAyLjU5MjM1IDcuNDI3ODkgMy41ODMzOEwgNy40Mjc4OSAzLjU4MzM4WiIvPgogICAgICA8cGF0aCB0cmFuc2Zvcm09InRyYW5zbGF0ZSgxNjM4LjM2IDIyODYuMDYpIiBkPSJNIDIuMjc0NzEgNC4zOTYyOUMgMS44NDM2MyA0LjQxNTA4IDEuNDE2NzEgNC4zMDQ0NSAxLjA0Nzk5IDQuMDc4NDNDIDAuNjc5MjY4IDMuODUyNCAwLjM4NTMyOCAzLjUyMTE0IDAuMjAzMzcxIDMuMTI2NTZDIDAuMDIxNDEzNiAyLjczMTk4IC0wLjA0MDM3OTggMi4yOTE4MyAwLjAyNTgxMTYgMS44NjE4MUMgMC4wOTIwMDMxIDEuNDMxOCAwLjI4MzIwNCAxLjAzMTI2IDAuNTc1MjEzIDAuNzEwODgzQyAwLjg2NzIyMiAwLjM5MDUxIDEuMjQ2OTEgMC4xNjQ3MDggMS42NjYyMiAwLjA2MjA1OTJDIDIuMDg1NTMgLTAuMDQwNTg5NyAyLjUyNTYxIC0wLjAxNTQ3MTQgMi45MzA3NiAwLjEzNDIzNUMgMy4zMzU5MSAwLjI4Mzk0MSAzLjY4NzkyIDAuNTUxNTA1IDMuOTQyMjIgMC45MDMwNkMgNC4xOTY1MiAxLjI1NDYyIDQuMzQxNjkgMS42NzQzNiA0LjM1OTM1IDIuMTA5MTZDIDQuMzgyOTkgMi42OTEwNyA0LjE3Njc4IDMuMjU4NjkgMy43ODU5NyAzLjY4NzQ2QyAzLjM5NTE2IDQuMTE2MjQgMi44NTE2NiA0LjM3MTE2IDIuMjc0NzEgNC4zOTYyOUwgMi4yNzQ3MSA0LjM5NjI5WiIvPgogICAgPC9nPgogIDwvZz4+Cjwvc3ZnPgo=);
  --jp-icon-jupyterlab-wordmark: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIyMDAiIHZpZXdCb3g9IjAgMCAxODYwLjggNDc1Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjIiIGZpbGw9IiM0RTRFNEUiIHRyYW5zZm9ybT0idHJhbnNsYXRlKDQ4MC4xMzY0MDEsIDY0LjI3MTQ5MykiPgogICAgPGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMC4wMDAwMDAsIDU4Ljg3NTU2NikiPgogICAgICA8ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwLjA4NzYwMywgMC4xNDAyOTQpIj4KICAgICAgICA8cGF0aCBkPSJNLTQyNi45LDE2OS44YzAsNDguNy0zLjcsNjQuNy0xMy42LDc2LjRjLTEwLjgsMTAtMjUsMTUuNS0zOS43LDE1LjVsMy43LDI5IGMyMi44LDAuMyw0NC44LTcuOSw2MS45LTIzLjFjMTcuOC0xOC41LDI0LTQ0LjEsMjQtODMuM1YwSC00Mjd2MTcwLjFMLTQyNi45LDE2OS44TC00MjYuOSwxNjkuOHoiLz4KICAgICAgPC9nPgogICAgPC9nPgogICAgPGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMTU1LjA0NTI5NiwgNTYuODM3MTA0KSI+CiAgICAgIDxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDEuNTYyNDUzLCAxLjc5OTg0MikiPgogICAgICAgIDxwYXRoIGQ9Ik0tMzEyLDE0OGMwLDIxLDAsMzkuNSwxLjcsNTUuNGgtMzEuOGwtMi4xLTMzLjNoLTAuOGMtNi43LDExLjYtMTYuNCwyMS4zLTI4LDI3LjkgYy0xMS42LDYuNi0yNC44LDEwLTM4LjIsOS44Yy0zMS40LDAtNjktMTcuNy02OS04OVYwaDM2LjR2MTEyLjdjMCwzOC43LDExLjYsNjQuNyw0NC42LDY0LjdjMTAuMy0wLjIsMjAuNC0zLjUsMjguOS05LjQgYzguNS01LjksMTUuMS0xNC4zLDE4LjktMjMuOWMyLjItNi4xLDMuMy0xMi41LDMuMy0xOC45VjAuMmgzNi40VjE0OEgtMzEyTC0zMTIsMTQ4eiIvPgogICAgICA8L2c+CiAgICA8L2c+CiAgICA8ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgzOTAuMDEzMzIyLCA1My40Nzk2MzgpIj4KICAgICAgPGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMS43MDY0NTgsIDAuMjMxNDI1KSI+CiAgICAgICAgPHBhdGggZD0iTS00NzguNiw3MS40YzAtMjYtMC44LTQ3LTEuNy02Ni43aDMyLjdsMS43LDM0LjhoMC44YzcuMS0xMi41LDE3LjUtMjIuOCwzMC4xLTI5LjcgYzEyLjUtNywyNi43LTEwLjMsNDEtOS44YzQ4LjMsMCw4NC43LDQxLjcsODQuNywxMDMuM2MwLDczLjEtNDMuNywxMDkuMi05MSwxMDkuMmMtMTIuMSwwLjUtMjQuMi0yLjItMzUtNy44IGMtMTAuOC01LjYtMTkuOS0xMy45LTI2LjYtMjQuMmgtMC44VjI5MWgtMzZ2LTIyMEwtNDc4LjYsNzEuNEwtNDc4LjYsNzEuNHogTS00NDIuNiwxMjUuNmMwLjEsNS4xLDAuNiwxMC4xLDEuNywxNS4xIGMzLDEyLjMsOS45LDIzLjMsMTkuOCwzMS4xYzkuOSw3LjgsMjIuMSwxMi4xLDM0LjcsMTIuMWMzOC41LDAsNjAuNy0zMS45LDYwLjctNzguNWMwLTQwLjctMjEuMS03NS42LTU5LjUtNzUuNiBjLTEyLjksMC40LTI1LjMsNS4xLTM1LjMsMTMuNGMtOS45LDguMy0xNi45LDE5LjctMTkuNiwzMi40Yy0xLjUsNC45LTIuMywxMC0yLjUsMTUuMVYxMjUuNkwtNDQyLjYsMTI1LjZMLTQ0Mi42LDEyNS42eiIvPgogICAgICA8L2c+CiAgICA8L2c+CiAgICA8ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg2MDYuNzQwNzI2LCA1Ni44MzcxMDQpIj4KICAgICAgPGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMC43NTEyMjYsIDEuOTg5Mjk5KSI+CiAgICAgICAgPHBhdGggZD0iTS00NDAuOCwwbDQzLjcsMTIwLjFjNC41LDEzLjQsOS41LDI5LjQsMTIuOCw0MS43aDAuOGMzLjctMTIuMiw3LjktMjcuNywxMi44LTQyLjQgbDM5LjctMTE5LjJoMzguNUwtMzQ2LjksMTQ1Yy0yNiw2OS43LTQzLjcsMTA1LjQtNjguNiwxMjcuMmMtMTIuNSwxMS43LTI3LjksMjAtNDQuNiwyMy45bC05LjEtMzEuMSBjMTEuNy0zLjksMjIuNS0xMC4xLDMxLjgtMTguMWMxMy4yLTExLjEsMjMuNy0yNS4yLDMwLjYtNDEuMmMxLjUtMi44LDIuNS01LjcsMi45LTguOGMtMC4zLTMuMy0xLjItNi42LTIuNS05LjdMLTQ4MC4yLDAuMSBoMzkuN0wtNDQwLjgsMEwtNDQwLjgsMHoiLz4KICAgICAgPC9nPgogICAgPC9nPgogICAgPGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoODIyLjc0ODEwNCwgMC4wMDAwMDApIj4KICAgICAgPGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMS40NjQwNTAsIDAuMzc4OTE0KSI+CiAgICAgICAgPHBhdGggZD0iTS00MTMuNywwdjU4LjNoNTJ2MjguMmgtNTJWMTk2YzAsMjUsNywzOS41LDI3LjMsMzkuNWM3LjEsMC4xLDE0LjItMC43LDIxLjEtMi41IGwxLjcsMjcuN2MtMTAuMywzLjctMjEuMyw1LjQtMzIuMiw1Yy03LjMsMC40LTE0LjYtMC43LTIxLjMtMy40Yy02LjgtMi43LTEyLjktNi44LTE3LjktMTIuMWMtMTAuMy0xMC45LTE0LjEtMjktMTQuMS01Mi45IFY4Ni41aC0zMVY1OC4zaDMxVjkuNkwtNDEzLjcsMEwtNDEzLjcsMHoiLz4KICAgICAgPC9nPgogICAgPC9nPgogICAgPGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoOTc0LjQzMzI4NiwgNTMuNDc5NjM4KSI+CiAgICAgIDxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuOTkwMDM0LCAwLjYxMDMzOSkiPgogICAgICAgIDxwYXRoIGQ9Ik0tNDQ1LjgsMTEzYzAuOCw1MCwzMi4yLDcwLjYsNjguNiw3MC42YzE5LDAuNiwzNy45LTMsNTUuMy0xMC41bDYuMiwyNi40IGMtMjAuOSw4LjktNDMuNSwxMy4xLTY2LjIsMTIuNmMtNjEuNSwwLTk4LjMtNDEuMi05OC4zLTEwMi41Qy00ODAuMiw0OC4yLTQ0NC43LDAtMzg2LjUsMGM2NS4yLDAsODIuNyw1OC4zLDgyLjcsOTUuNyBjLTAuMSw1LjgtMC41LDExLjUtMS4yLDE3LjJoLTE0MC42SC00NDUuOEwtNDQ1LjgsMTEzeiBNLTMzOS4yLDg2LjZjMC40LTIzLjUtOS41LTYwLjEtNTAuNC02MC4xIGMtMzYuOCwwLTUyLjgsMzQuNC01NS43LDYwLjFILTMzOS4yTC0zMzkuMiw4Ni42TC0zMzkuMiw4Ni42eiIvPgogICAgICA8L2c+CiAgICA8L2c+CiAgICA8ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgxMjAxLjk2MTA1OCwgNTMuNDc5NjM4KSI+CiAgICAgIDxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDEuMTc5NjQwLCAwLjcwNTA2OCkiPgogICAgICAgIDxwYXRoIGQ9Ik0tNDc4LjYsNjhjMC0yMy45LTAuNC00NC41LTEuNy02My40aDMxLjhsMS4yLDM5LjloMS43YzkuMS0yNy4zLDMxLTQ0LjUsNTUuMy00NC41IGMzLjUtMC4xLDcsMC40LDEwLjMsMS4ydjM0LjhjLTQuMS0wLjktOC4yLTEuMy0xMi40LTEuMmMtMjUuNiwwLTQzLjcsMTkuNy00OC43LDQ3LjRjLTEsNS43LTEuNiwxMS41LTEuNywxNy4ydjEwOC4zaC0zNlY2OCBMLTQ3OC42LDY4eiIvPgogICAgICA8L2c+CiAgICA8L2c+CiAgPC9nPgoKICA8ZyBjbGFzcz0ianAtaWNvbi13YXJuMCIgZmlsbD0iI0YzNzcyNiI+CiAgICA8cGF0aCBkPSJNMTM1Mi4zLDMyNi4yaDM3VjI4aC0zN1YzMjYuMnogTTE2MDQuOCwzMjYuMmMtMi41LTEzLjktMy40LTMxLjEtMy40LTQ4Ljd2LTc2IGMwLTQwLjctMTUuMS04My4xLTc3LjMtODMuMWMtMjUuNiwwLTUwLDcuMS02Ni44LDE4LjFsOC40LDI0LjRjMTQuMy05LjIsMzQtMTUuMSw1My0xNS4xYzQxLjYsMCw0Ni4yLDMwLjIsNDYuMiw0N3Y0LjIgYy03OC42LTAuNC0xMjIuMywyNi41LTEyMi4zLDc1LjZjMCwyOS40LDIxLDU4LjQsNjIuMiw1OC40YzI5LDAsNTAuOS0xNC4zLDYyLjItMzAuMmgxLjNsMi45LDI1LjZIMTYwNC44eiBNMTU2NS43LDI1Ny43IGMwLDMuOC0wLjgsOC0yLjEsMTEuOGMtNS45LDE3LjItMjIuNywzNC00OS4yLDM0Yy0xOC45LDAtMzQuOS0xMS4zLTM0LjktMzUuM2MwLTM5LjUsNDUuOC00Ni42LDg2LjItNDUuOFYyNTcuN3ogTTE2OTguNSwzMjYuMiBsMS43LTMzLjZoMS4zYzE1LjEsMjYuOSwzOC43LDM4LjIsNjguMSwzOC4yYzQ1LjQsMCw5MS4yLTM2LjEsOTEuMi0xMDguOGMwLjQtNjEuNy0zNS4zLTEwMy43LTg1LjctMTAzLjcgYy0zMi44LDAtNTYuMywxNC43LTY5LjMsMzcuNGgtMC44VjI4aC0zNi42djI0NS43YzAsMTguMS0wLjgsMzguNi0xLjcsNTIuNUgxNjk4LjV6IE0xNzA0LjgsMjA4LjJjMC01LjksMS4zLTEwLjksMi4xLTE1LjEgYzcuNi0yOC4xLDMxLjEtNDUuNCw1Ni4zLTQ1LjRjMzkuNSwwLDYwLjUsMzQuOSw2MC41LDc1LjZjMCw0Ni42LTIzLjEsNzguMS02MS44LDc4LjFjLTI2LjksMC00OC4zLTE3LjYtNTUuNS00My4zIGMtMC44LTQuMi0xLjctOC44LTEuNy0xMy40VjIwOC4yeiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-kernel: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICAgIDxwYXRoIGNsYXNzPSJqcC1pY29uMiIgZmlsbD0iIzYxNjE2MSIgZD0iTTE1IDlIOXY2aDZWOXptLTIgNGgtMnYtMmgydjJ6bTgtMlY5aC0yVjdjMC0xLjEtLjktMi0yLTJoLTJWM2gtMnYyaC0yVjNIOXYySDdjLTEuMSAwLTIgLjktMiAydjJIM3YyaDJ2MkgzdjJoMnYyYzAgMS4xLjkgMiAyIDJoMnYyaDJ2LTJoMnYyaDJ2LTJoMmMxLjEgMCAyLS45IDItMnYtMmgydi0yaC0ydi0yaDJ6bS00IDZIN1Y3aDEwdjEweiIvPgo8L3N2Zz4K);
  --jp-icon-keyboard: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8cGF0aCBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIiBkPSJNMjAgNUg0Yy0xLjEgMC0xLjk5LjktMS45OSAyTDIgMTdjMCAxLjEuOSAyIDIgMmgxNmMxLjEgMCAyLS45IDItMlY3YzAtMS4xLS45LTItMi0yem0tOSAzaDJ2MmgtMlY4em0wIDNoMnYyaC0ydi0yek04IDhoMnYySDhWOHptMCAzaDJ2Mkg4di0yem0tMSAySDV2LTJoMnYyem0wLTNINVY4aDJ2MnptOSA3SDh2LTJoOHYyem0wLTRoLTJ2LTJoMnYyem0wLTNoLTJWOGgydjJ6bTMgM2gtMnYtMmgydjJ6bTAtM2gtMlY4aDJ2MnoiLz4KPC9zdmc+Cg==);
  --jp-icon-launch: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMzIgMzIiIHdpZHRoPSIzMiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIj4KICAgIDxwYXRoIGQ9Ik0yNiwyOEg2YTIuMDAyNywyLjAwMjcsMCwwLDEtMi0yVjZBMi4wMDI3LDIuMDAyNywwLDAsMSw2LDRIMTZWNkg2VjI2SDI2VjE2aDJWMjZBMi4wMDI3LDIuMDAyNywwLDAsMSwyNiwyOFoiLz4KICAgIDxwb2x5Z29uIHBvaW50cz0iMjAgMiAyMCA0IDI2LjU4NiA0IDE4IDEyLjU4NiAxOS40MTQgMTQgMjggNS40MTQgMjggMTIgMzAgMTIgMzAgMiAyMCAyIi8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-launcher: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8cGF0aCBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIiBkPSJNMTkgMTlINVY1aDdWM0g1YTIgMiAwIDAwLTIgMnYxNGEyIDIgMCAwMDIgMmgxNGMxLjEgMCAyLS45IDItMnYtN2gtMnY3ek0xNCAzdjJoMy41OWwtOS44MyA5LjgzIDEuNDEgMS40MUwxOSA2LjQxVjEwaDJWM2gtN3oiLz4KPC9zdmc+Cg==);
  --jp-icon-line-form: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICAgIDxwYXRoIGZpbGw9IndoaXRlIiBkPSJNNS44OCA0LjEyTDEzLjc2IDEybC03Ljg4IDcuODhMOCAyMmwxMC0xMEw4IDJ6Ii8+Cjwvc3ZnPgo=);
  --jp-icon-link: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTMuOSAxMmMwLTEuNzEgMS4zOS0zLjEgMy4xLTMuMWg0VjdIN2MtMi43NiAwLTUgMi4yNC01IDVzMi4yNCA1IDUgNWg0di0xLjlIN2MtMS43MSAwLTMuMS0xLjM5LTMuMS0zLjF6TTggMTNoOHYtMkg4djJ6bTktNmgtNHYxLjloNGMxLjcxIDAgMy4xIDEuMzkgMy4xIDMuMXMtMS4zOSAzLjEtMy4xIDMuMWgtNFYxN2g0YzIuNzYgMCA1LTIuMjQgNS01cy0yLjI0LTUtNS01eiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-list: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICAgIDxwYXRoIGNsYXNzPSJqcC1pY29uMiBqcC1pY29uLXNlbGVjdGFibGUiIGZpbGw9IiM2MTYxNjEiIGQ9Ik0xOSA1djE0SDVWNWgxNG0xLjEtMkgzLjljLS41IDAtLjkuNC0uOS45djE2LjJjMCAuNC40LjkuOS45aDE2LjJjLjQgMCAuOS0uNS45LS45VjMuOWMwLS41LS41LS45LS45LS45ek0xMSA3aDZ2MmgtNlY3em0wIDRoNnYyaC02di0yem0wIDRoNnYyaC02ek03IDdoMnYySDd6bTAgNGgydjJIN3ptMCA0aDJ2Mkg3eiIvPgo8L3N2Zz4K);
  --jp-icon-markdown: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIyIDIyIj4KICA8cGF0aCBjbGFzcz0ianAtaWNvbi1jb250cmFzdDAganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjN0IxRkEyIiBkPSJNNSAxNC45aDEybC02LjEgNnptOS40LTYuOGMwLTEuMy0uMS0yLjktLjEtNC41LS40IDEuNC0uOSAyLjktMS4zIDQuM2wtMS4zIDQuM2gtMkw4LjUgNy45Yy0uNC0xLjMtLjctMi45LTEtNC4zLS4xIDEuNi0uMSAzLjItLjIgNC42TDcgMTIuNEg0LjhsLjctMTFoMy4zTDEwIDVjLjQgMS4yLjcgMi43IDEgMy45LjMtMS4yLjctMi42IDEtMy45bDEuMi0zLjdoMy4zbC42IDExaC0yLjRsLS4zLTQuMnoiLz4KPC9zdmc+Cg==);
  --jp-icon-move-down: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTQiIGhlaWdodD0iMTQiIHZpZXdCb3g9IjAgMCAxNCAxNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHBhdGggY2xhc3M9ImpwLWljb24zIiBkPSJNMTIuNDcxIDcuNTI4OTlDMTIuNzYzMiA3LjIzNjg0IDEyLjc2MzIgNi43NjMxNiAxMi40NzEgNi40NzEwMVY2LjQ3MTAxQzEyLjE3OSA2LjE3OTA1IDExLjcwNTcgNi4xNzg4NCAxMS40MTM1IDYuNDcwNTRMNy43NSAxMC4xMjc1VjEuNzVDNy43NSAxLjMzNTc5IDcuNDE0MjEgMSA3IDFWMUM2LjU4NTc5IDEgNi4yNSAxLjMzNTc5IDYuMjUgMS43NVYxMC4xMjc1TDIuNTk3MjYgNi40NjgyMkMyLjMwMzM4IDYuMTczODEgMS44MjY0MSA2LjE3MzU5IDEuNTMyMjYgNi40Njc3NFY2LjQ2Nzc0QzEuMjM4MyA2Ljc2MTcgMS4yMzgzIDcuMjM4MyAxLjUzMjI2IDcuNTMyMjZMNi4yOTI4OSAxMi4yOTI5QzYuNjgzNDIgMTIuNjgzNCA3LjMxNjU4IDEyLjY4MzQgNy43MDcxMSAxMi4yOTI5TDEyLjQ3MSA3LjUyODk5WiIgZmlsbD0iIzYxNjE2MSIvPgo8L3N2Zz4K);
  --jp-icon-move-up: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTQiIGhlaWdodD0iMTQiIHZpZXdCb3g9IjAgMCAxNCAxNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHBhdGggY2xhc3M9ImpwLWljb24zIiBkPSJNMS41Mjg5OSA2LjQ3MTAxQzEuMjM2ODQgNi43NjMxNiAxLjIzNjg0IDcuMjM2ODQgMS41Mjg5OSA3LjUyODk5VjcuNTI4OTlDMS44MjA5NSA3LjgyMDk1IDIuMjk0MjYgNy44MjExNiAyLjU4NjQ5IDcuNTI5NDZMNi4yNSAzLjg3MjVWMTIuMjVDNi4yNSAxMi42NjQyIDYuNTg1NzkgMTMgNyAxM1YxM0M3LjQxNDIxIDEzIDcuNzUgMTIuNjY0MiA3Ljc1IDEyLjI1VjMuODcyNUwxMS40MDI3IDcuNTMxNzhDMTEuNjk2NiA3LjgyNjE5IDEyLjE3MzYgNy44MjY0MSAxMi40Njc3IDcuNTMyMjZWNy41MzIyNkMxMi43NjE3IDcuMjM4MyAxMi43NjE3IDYuNzYxNyAxMi40Njc3IDYuNDY3NzRMNy43MDcxMSAxLjcwNzExQzcuMzE2NTggMS4zMTY1OCA2LjY4MzQyIDEuMzE2NTggNi4yOTI4OSAxLjcwNzExTDEuNTI4OTkgNi40NzEwMVoiIGZpbGw9IiM2MTYxNjEiLz4KPC9zdmc+Cg==);
  --jp-icon-new-folder: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTIwIDZoLThsLTItMkg0Yy0xLjExIDAtMS45OS44OS0xLjk5IDJMMiAxOGMwIDEuMTEuODkgMiAyIDJoMTZjMS4xMSAwIDItLjg5IDItMlY4YzAtMS4xMS0uODktMi0yLTJ6bS0xIDhoLTN2M2gtMnYtM2gtM3YtMmgzVjloMnYzaDN2MnoiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-not-trusted: url(data:image/svg+xml;base64,PHN2ZyBmaWxsPSJub25lIiB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI1IDI1Ij4KICAgIDxwYXRoIGNsYXNzPSJqcC1pY29uMiIgc3Ryb2tlPSIjMzMzMzMzIiBzdHJva2Utd2lkdGg9IjIiIHRyYW5zZm9ybT0idHJhbnNsYXRlKDMgMykiIGQ9Ik0xLjg2MDk0IDExLjQ0MDlDMC44MjY0NDggOC43NzAyNyAwLjg2Mzc3OSA2LjA1NzY0IDEuMjQ5MDcgNC4xOTkzMkMyLjQ4MjA2IDMuOTMzNDcgNC4wODA2OCAzLjQwMzQ3IDUuNjAxMDIgMi44NDQ5QzcuMjM1NDkgMi4yNDQ0IDguODU2NjYgMS41ODE1IDkuOTg3NiAxLjA5NTM5QzExLjA1OTcgMS41ODM0MSAxMi42MDk0IDIuMjQ0NCAxNC4yMTggMi44NDMzOUMxNS43NTAzIDMuNDEzOTQgMTcuMzk5NSAzLjk1MjU4IDE4Ljc1MzkgNC4yMTM4NUMxOS4xMzY0IDYuMDcxNzcgMTkuMTcwOSA4Ljc3NzIyIDE4LjEzOSAxMS40NDA5QzE3LjAzMDMgMTQuMzAzMiAxNC42NjY4IDE3LjE4NDQgOS45OTk5OSAxOC45MzU0QzUuMzMzMTkgMTcuMTg0NCAyLjk2OTY4IDE0LjMwMzIgMS44NjA5NCAxMS40NDA5WiIvPgogICAgPHBhdGggY2xhc3M9ImpwLWljb24yIiBzdHJva2U9IiMzMzMzMzMiIHN0cm9rZS13aWR0aD0iMiIgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoOS4zMTU5MiA5LjMyMDMxKSIgZD0iTTcuMzY4NDIgMEwwIDcuMzY0NzkiLz4KICAgIDxwYXRoIGNsYXNzPSJqcC1pY29uMiIgc3Ryb2tlPSIjMzMzMzMzIiBzdHJva2Utd2lkdGg9IjIiIHRyYW5zZm9ybT0idHJhbnNsYXRlKDkuMzE1OTIgMTYuNjgzNikgc2NhbGUoMSAtMSkiIGQ9Ik03LjM2ODQyIDBMMCA3LjM2NDc5Ii8+Cjwvc3ZnPgo=);
  --jp-icon-notebook: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIyIDIyIj4KICA8ZyBjbGFzcz0ianAtbm90ZWJvb2staWNvbi1jb2xvciBqcC1pY29uLXNlbGVjdGFibGUiIGZpbGw9IiNFRjZDMDAiPgogICAgPHBhdGggZD0iTTE4LjcgMy4zdjE1LjRIMy4zVjMuM2gxNS40bTEuNS0xLjVIMS44djE4LjNoMTguM2wuMS0xOC4zeiIvPgogICAgPHBhdGggZD0iTTE2LjUgMTYuNWwtNS40LTQuMy01LjYgNC4zdi0xMWgxMXoiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-numbering: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjIiIGhlaWdodD0iMjIiIHZpZXdCb3g9IjAgMCAyOCAyOCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KCTxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CgkJPHBhdGggZD0iTTQgMTlINlYxOS41SDVWMjAuNUg2VjIxSDRWMjJIN1YxOEg0VjE5Wk01IDEwSDZWNkg0VjdINVYxMFpNNCAxM0g1LjhMNCAxNS4xVjE2SDdWMTVINS4yTDcgMTIuOVYxMkg0VjEzWk05IDdWOUgyM1Y3SDlaTTkgMjFIMjNWMTlIOVYyMVpNOSAxNUgyM1YxM0g5VjE1WiIvPgoJPC9nPgo8L3N2Zz4K);
  --jp-icon-offline-bolt: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHZpZXdCb3g9IjAgMCAyNCAyNCIgd2lkdGg9IjE2Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTEyIDIuMDJjLTUuNTEgMC05Ljk4IDQuNDctOS45OCA5Ljk4czQuNDcgOS45OCA5Ljk4IDkuOTggOS45OC00LjQ3IDkuOTgtOS45OFMxNy41MSAyLjAyIDEyIDIuMDJ6TTExLjQ4IDIwdi02LjI2SDhMMTMgNHY2LjI2aDMuMzVMMTEuNDggMjB6Ii8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-palette: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTE4IDEzVjIwSDRWNkg5LjAyQzkuMDcgNS4yOSA5LjI0IDQuNjIgOS41IDRINEMyLjkgNCAyIDQuOSAyIDZWMjBDMiAyMS4xIDIuOSAyMiA0IDIySDE4QzE5LjEgMjIgMjAgMjEuMSAyMCAyMFYxNUwxOCAxM1pNMTkuMyA4Ljg5QzE5Ljc0IDguMTkgMjAgNy4zOCAyMCA2LjVDMjAgNC4wMSAxNy45OSAyIDE1LjUgMkMxMy4wMSAyIDExIDQuMDEgMTEgNi41QzExIDguOTkgMTMuMDEgMTEgMTUuNDkgMTFDMTYuMzcgMTEgMTcuMTkgMTAuNzQgMTcuODggMTAuM0wyMSAxMy40MkwyMi40MiAxMkwxOS4zIDguODlaTTE1LjUgOUMxNC4xMiA5IDEzIDcuODggMTMgNi41QzEzIDUuMTIgMTQuMTIgNCAxNS41IDRDMTYuODggNCAxOCA1LjEyIDE4IDYuNUMxOCA3Ljg4IDE2Ljg4IDkgMTUuNSA5WiIvPgogICAgPHBhdGggZmlsbC1ydWxlPSJldmVub2RkIiBjbGlwLXJ1bGU9ImV2ZW5vZGQiIGQ9Ik00IDZIOS4wMTg5NEM5LjAwNjM5IDYuMTY1MDIgOSA2LjMzMTc2IDkgNi41QzkgOC44MTU3NyAxMC4yMTEgMTAuODQ4NyAxMi4wMzQzIDEySDlWMTRIMTZWMTIuOTgxMUMxNi41NzAzIDEyLjkzNzcgMTcuMTIgMTIuODIwNyAxNy42Mzk2IDEyLjYzOTZMMTggMTNWMjBINFY2Wk04IDhINlYxMEg4VjhaTTYgMTJIOFYxNEg2VjEyWk04IDE2SDZWMThIOFYxNlpNOSAxNkgxNlYxOEg5VjE2WiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-paste: url(data:image/svg+xml;base64,PHN2ZyBoZWlnaHQ9IjI0IiB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIyNCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGggZD0iTTE5IDJoLTQuMThDMTQuNC44NCAxMy4zIDAgMTIgMGMtMS4zIDAtMi40Ljg0LTIuODIgMkg1Yy0xLjEgMC0yIC45LTIgMnYxNmMwIDEuMS45IDIgMiAyaDE0YzEuMSAwIDItLjkgMi0yVjRjMC0xLjEtLjktMi0yLTJ6bS03IDBjLjU1IDAgMSAuNDUgMSAxcy0uNDUgMS0xIDEtMS0uNDUtMS0xIC40NS0xIDEtMXptNyAxOEg1VjRoMnYzaDEwVjRoMnYxNnoiLz4KICAgIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-pdf: url(data:image/svg+xml;base64,PHN2ZwogICB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHZpZXdCb3g9IjAgMCAyMiAyMiIgd2lkdGg9IjE2Ij4KICAgIDxwYXRoIHRyYW5zZm9ybT0icm90YXRlKDQ1KSIgY2xhc3M9ImpwLWljb24tc2VsZWN0YWJsZSIgZmlsbD0iI0ZGMkEyQSIKICAgICAgIGQ9Im0gMjIuMzQ0MzY5LC0zLjAxNjM2NDIgaCA1LjYzODYwNCB2IDEuNTc5MjQzMyBoIC0zLjU0OTIyNyB2IDEuNTA4NjkyOTkgaCAzLjMzNzU3NiBWIDEuNjUwODE1NCBoIC0zLjMzNzU3NiB2IDMuNDM1MjYxMyBoIC0yLjA4OTM3NyB6IG0gLTcuMTM2NDQ0LDEuNTc5MjQzMyB2IDQuOTQzOTU0MyBoIDAuNzQ4OTIgcSAxLjI4MDc2MSwwIDEuOTUzNzAzLC0wLjYzNDk1MzUgMC42NzgzNjksLTAuNjM0OTUzNSAwLjY3ODM2OSwtMS44NDUxNjQxIDAsLTEuMjA0NzgzNTUgLTAuNjcyOTQyLC0xLjgzNDMxMDExIC0wLjY3Mjk0MiwtMC42Mjk1MjY1OSAtMS45NTkxMywtMC42Mjk1MjY1OSB6IG0gLTIuMDg5Mzc3LC0xLjU3OTI0MzMgaCAyLjIwMzM0MyBxIDEuODQ1MTY0LDAgMi43NDYwMzksMC4yNjU5MjA3IDAuOTA2MzAxLDAuMjYwNDkzNyAxLjU1MjEwOCwwLjg5MDAyMDMgMC41Njk4MywwLjU0ODEyMjMgMC44NDY2MDUsMS4yNjQ0ODAwNiAwLjI3Njc3NCwwLjcxNjM1NzgxIDAuMjc2Nzc0LDEuNjIyNjU4OTQgMCwwLjkxNzE1NTEgLTAuMjc2Nzc0LDEuNjM4OTM5OSAtMC4yNzY3NzUsMC43MTYzNTc4IC0wLjg0NjYwNSwxLjI2NDQ4IC0wLjY1MTIzNCwwLjYyOTUyNjYgLTEuNTYyOTYyLDAuODk1NDQ3MyAtMC45MTE3MjgsMC4yNjA0OTM3IC0yLjczNTE4NSwwLjI2MDQ5MzcgaCAtMi4yMDMzNDMgeiBtIC04LjE0NTg1NjUsMCBoIDMuNDY3ODIzIHEgMS41NDY2ODE2LDAgMi4zNzE1Nzg1LDAuNjg5MjIzIDAuODMwMzI0LDAuNjgzNzk2MSAwLjgzMDMyNCwxLjk1MzcwMzE0IDAsMS4yNzUzMzM5NyAtMC44MzAzMjQsMS45NjQ1NTcwNiBRIDkuOTg3MTk2MSwyLjI3NDkxNSA4LjQ0MDUxNDUsMi4yNzQ5MTUgSCA3LjA2MjA2ODQgViA1LjA4NjA3NjcgSCA0Ljk3MjY5MTUgWiBtIDIuMDg5Mzc2OSwxLjUxNDExOTkgdiAyLjI2MzAzOTQzIGggMS4xNTU5NDEgcSAwLjYwNzgxODgsMCAwLjkzODg2MjksLTAuMjkzMDU1NDcgMC4zMzEwNDQxLC0wLjI5ODQ4MjQxIDAuMzMxMDQ0MSwtMC44NDExNzc3MiAwLC0wLjU0MjY5NTMxIC0wLjMzMTA0NDEsLTAuODM1NzUwNzQgLTAuMzMxMDQ0MSwtMC4yOTMwNTU1IC0wLjkzODg2MjksLTAuMjkzMDU1NSB6IgovPgo8L3N2Zz4K);
  --jp-icon-python: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iLTEwIC0xMCAxMzEuMTYxMzYxNjk0MzM1OTQgMTMyLjM4ODk5OTkzODk2NDg0Ij4KICA8cGF0aCBjbGFzcz0ianAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjMzA2OTk4IiBkPSJNIDU0LjkxODc4NSw5LjE5Mjc0MjFlLTQgQyA1MC4zMzUxMzIsMC4wMjIyMTcyNyA0NS45NTc4NDYsMC40MTMxMzY5NyA0Mi4xMDYyODUsMS4wOTQ2NjkzIDMwLjc2MDA2OSwzLjA5OTE3MzEgMjguNzAwMDM2LDcuMjk0NzcxNCAyOC43MDAwMzUsMTUuMDMyMTY5IHYgMTAuMjE4NzUgaCAyNi44MTI1IHYgMy40MDYyNSBoIC0yNi44MTI1IC0xMC4wNjI1IGMgLTcuNzkyNDU5LDAgLTE0LjYxNTc1ODgsNC42ODM3MTcgLTE2Ljc0OTk5OTgsMTMuNTkzNzUgLTIuNDYxODE5OTgsMTAuMjEyOTY2IC0yLjU3MTAxNTA4LDE2LjU4NjAyMyAwLDI3LjI1IDEuOTA1OTI4Myw3LjkzNzg1MiA2LjQ1NzU0MzIsMTMuNTkzNzQ4IDE0LjI0OTk5OTgsMTMuNTkzNzUgaCA5LjIxODc1IHYgLTEyLjI1IGMgMCwtOC44NDk5MDIgNy42NTcxNDQsLTE2LjY1NjI0OCAxNi43NSwtMTYuNjU2MjUgaCAyNi43ODEyNSBjIDcuNDU0OTUxLDAgMTMuNDA2MjUzLC02LjEzODE2NCAxMy40MDYyNSwtMTMuNjI1IHYgLTI1LjUzMTI1IGMgMCwtNy4yNjYzMzg2IC02LjEyOTk4LC0xMi43MjQ3NzcxIC0xMy40MDYyNSwtMTMuOTM3NDk5NyBDIDY0LjI4MTU0OCwwLjMyNzk0Mzk3IDU5LjUwMjQzOCwtMC4wMjAzNzkwMyA1NC45MTg3ODUsOS4xOTI3NDIxZS00IFogbSAtMTQuNSw4LjIxODc1MDEyNTc5IGMgMi43Njk1NDcsMCA1LjAzMTI1LDIuMjk4NjQ1NiA1LjAzMTI1LDUuMTI0OTk5NiAtMmUtNiwyLjgxNjMzNiAtMi4yNjE3MDMsNS4wOTM3NSAtNS4wMzEyNSw1LjA5Mzc1IC0yLjc3OTQ3NiwtMWUtNiAtNS4wMzEyNSwtMi4yNzc0MTUgLTUuMDMxMjUsLTUuMDkzNzUgLTEwZS03LC0yLjgyNjM1MyAyLjI1MTc3NCwtNS4xMjQ5OTk2IDUuMDMxMjUsLTUuMTI0OTk5NiB6Ii8+CiAgPHBhdGggY2xhc3M9ImpwLWljb24tc2VsZWN0YWJsZSIgZmlsbD0iI2ZmZDQzYiIgZD0ibSA4NS42Mzc1MzUsMjguNjU3MTY5IHYgMTEuOTA2MjUgYyAwLDkuMjMwNzU1IC03LjgyNTg5NSwxNi45OTk5OTkgLTE2Ljc1LDE3IGggLTI2Ljc4MTI1IGMgLTcuMzM1ODMzLDAgLTEzLjQwNjI0OSw2LjI3ODQ4MyAtMTMuNDA2MjUsMTMuNjI1IHYgMjUuNTMxMjQ3IGMgMCw3LjI2NjM0NCA2LjMxODU4OCwxMS41NDAzMjQgMTMuNDA2MjUsMTMuNjI1MDA0IDguNDg3MzMxLDIuNDk1NjEgMTYuNjI2MjM3LDIuOTQ2NjMgMjYuNzgxMjUsMCA2Ljc1MDE1NSwtMS45NTQzOSAxMy40MDYyNTMsLTUuODg3NjEgMTMuNDA2MjUsLTEzLjYyNTAwNCBWIDg2LjUwMDkxOSBoIC0yNi43ODEyNSB2IC0zLjQwNjI1IGggMjYuNzgxMjUgMTMuNDA2MjU0IGMgNy43OTI0NjEsMCAxMC42OTYyNTEsLTUuNDM1NDA4IDEzLjQwNjI0MSwtMTMuNTkzNzUgMi43OTkzMywtOC4zOTg4ODYgMi42ODAyMiwtMTYuNDc1Nzc2IDAsLTI3LjI1IC0xLjkyNTc4LC03Ljc1NzQ0MSAtNS42MDM4NywtMTMuNTkzNzUgLTEzLjQwNjI0MSwtMTMuNTkzNzUgeiBtIC0xNS4wNjI1LDY0LjY1NjI1IGMgMi43Nzk0NzgsM2UtNiA1LjAzMTI1LDIuMjc3NDE3IDUuMDMxMjUsNS4wOTM3NDcgLTJlLTYsMi44MjYzNTQgLTIuMjUxNzc1LDUuMTI1MDA0IC01LjAzMTI1LDUuMTI1MDA0IC0yLjc2OTU1LDAgLTUuMDMxMjUsLTIuMjk4NjUgLTUuMDMxMjUsLTUuMTI1MDA0IDJlLTYsLTIuODE2MzMgMi4yNjE2OTcsLTUuMDkzNzQ3IDUuMDMxMjUsLTUuMDkzNzQ3IHoiLz4KPC9zdmc+Cg==);
  --jp-icon-r-kernel: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIyIDIyIj4KICA8cGF0aCBjbGFzcz0ianAtaWNvbi1jb250cmFzdDMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjMjE5NkYzIiBkPSJNNC40IDIuNWMxLjItLjEgMi45LS4zIDQuOS0uMyAyLjUgMCA0LjEuNCA1LjIgMS4zIDEgLjcgMS41IDEuOSAxLjUgMy41IDAgMi0xLjQgMy41LTIuOSA0LjEgMS4yLjQgMS43IDEuNiAyLjIgMyAuNiAxLjkgMSAzLjkgMS4zIDQuNmgtMy44Yy0uMy0uNC0uOC0xLjctMS4yLTMuN3MtMS4yLTIuNi0yLjYtMi42aC0uOXY2LjRINC40VjIuNXptMy43IDYuOWgxLjRjMS45IDAgMi45LS45IDIuOS0yLjNzLTEtMi4zLTIuOC0yLjNjLS43IDAtMS4zIDAtMS42LjJ2NC41aC4xdi0uMXoiLz4KPC9zdmc+Cg==);
  --jp-icon-react: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMTUwIDE1MCA1NDEuOSAyOTUuMyI+CiAgPGcgY2xhc3M9ImpwLWljb24tYnJhbmQyIGpwLWljb24tc2VsZWN0YWJsZSIgZmlsbD0iIzYxREFGQiI+CiAgICA8cGF0aCBkPSJNNjY2LjMgMjk2LjVjMC0zMi41LTQwLjctNjMuMy0xMDMuMS04Mi40IDE0LjQtNjMuNiA4LTExNC4yLTIwLjItMTMwLjQtNi41LTMuOC0xNC4xLTUuNi0yMi40LTUuNnYyMi4zYzQuNiAwIDguMy45IDExLjQgMi42IDEzLjYgNy44IDE5LjUgMzcuNSAxNC45IDc1LjctMS4xIDkuNC0yLjkgMTkuMy01LjEgMjkuNC0xOS42LTQuOC00MS04LjUtNjMuNS0xMC45LTEzLjUtMTguNS0yNy41LTM1LjMtNDEuNi01MCAzMi42LTMwLjMgNjMuMi00Ni45IDg0LTQ2LjlWNzhjLTI3LjUgMC02My41IDE5LjYtOTkuOSA1My42LTM2LjQtMzMuOC03Mi40LTUzLjItOTkuOS01My4ydjIyLjNjMjAuNyAwIDUxLjQgMTYuNSA4NCA0Ni42LTE0IDE0LjctMjggMzEuNC00MS4zIDQ5LjktMjIuNiAyLjQtNDQgNi4xLTYzLjYgMTEtMi4zLTEwLTQtMTkuNy01LjItMjktNC43LTM4LjIgMS4xLTY3LjkgMTQuNi03NS44IDMtMS44IDYuOS0yLjYgMTEuNS0yLjZWNzguNWMtOC40IDAtMTYgMS44LTIyLjYgNS42LTI4LjEgMTYuMi0zNC40IDY2LjctMTkuOSAxMzAuMS02Mi4yIDE5LjItMTAyLjcgNDkuOS0xMDIuNyA4Mi4zIDAgMzIuNSA0MC43IDYzLjMgMTAzLjEgODIuNC0xNC40IDYzLjYtOCAxMTQuMiAyMC4yIDEzMC40IDYuNSAzLjggMTQuMSA1LjYgMjIuNSA1LjYgMjcuNSAwIDYzLjUtMTkuNiA5OS45LTUzLjYgMzYuNCAzMy44IDcyLjQgNTMuMiA5OS45IDUzLjIgOC40IDAgMTYtMS44IDIyLjYtNS42IDI4LjEtMTYuMiAzNC40LTY2LjcgMTkuOS0xMzAuMSA2Mi0xOS4xIDEwMi41LTQ5LjkgMTAyLjUtODIuM3ptLTEzMC4yLTY2LjdjLTMuNyAxMi45LTguMyAyNi4yLTEzLjUgMzkuNS00LjEtOC04LjQtMTYtMTMuMS0yNC00LjYtOC05LjUtMTUuOC0xNC40LTIzLjQgMTQuMiAyLjEgMjcuOSA0LjcgNDEgNy45em0tNDUuOCAxMDYuNWMtNy44IDEzLjUtMTUuOCAyNi4zLTI0LjEgMzguMi0xNC45IDEuMy0zMCAyLTQ1LjIgMi0xNS4xIDAtMzAuMi0uNy00NS0xLjktOC4zLTExLjktMTYuNC0yNC42LTI0LjItMzgtNy42LTEzLjEtMTQuNS0yNi40LTIwLjgtMzkuOCA2LjItMTMuNCAxMy4yLTI2LjggMjAuNy0zOS45IDcuOC0xMy41IDE1LjgtMjYuMyAyNC4xLTM4LjIgMTQuOS0xLjMgMzAtMiA0NS4yLTIgMTUuMSAwIDMwLjIuNyA0NSAxLjkgOC4zIDExLjkgMTYuNCAyNC42IDI0LjIgMzggNy42IDEzLjEgMTQuNSAyNi40IDIwLjggMzkuOC02LjMgMTMuNC0xMy4yIDI2LjgtMjAuNyAzOS45em0zMi4zLTEzYzUuNCAxMy40IDEwIDI2LjggMTMuOCAzOS44LTEzLjEgMy4yLTI2LjkgNS45LTQxLjIgOCA0LjktNy43IDkuOC0xNS42IDE0LjQtMjMuNyA0LjYtOCA4LjktMTYuMSAxMy0yNC4xek00MjEuMiA0MzBjLTkuMy05LjYtMTguNi0yMC4zLTI3LjgtMzIgOSAuNCAxOC4yLjcgMjcuNS43IDkuNCAwIDE4LjctLjIgMjcuOC0uNy05IDExLjctMTguMyAyMi40LTI3LjUgMzJ6bS03NC40LTU4LjljLTE0LjItMi4xLTI3LjktNC43LTQxLTcuOSAzLjctMTIuOSA4LjMtMjYuMiAxMy41LTM5LjUgNC4xIDggOC40IDE2IDEzLjEgMjQgNC43IDggOS41IDE1LjggMTQuNCAyMy40ek00MjAuNyAxNjNjOS4zIDkuNiAxOC42IDIwLjMgMjcuOCAzMi05LS40LTE4LjItLjctMjcuNS0uNy05LjQgMC0xOC43LjItMjcuOC43IDktMTEuNyAxOC4zLTIyLjQgMjcuNS0zMnptLTc0IDU4LjljLTQuOSA3LjctOS44IDE1LjYtMTQuNCAyMy43LTQuNiA4LTguOSAxNi0xMyAyNC01LjQtMTMuNC0xMC0yNi44LTEzLjgtMzkuOCAxMy4xLTMuMSAyNi45LTUuOCA0MS4yLTcuOXptLTkwLjUgMTI1LjJjLTM1LjQtMTUuMS01OC4zLTM0LjktNTguMy01MC42IDAtMTUuNyAyMi45LTM1LjYgNTguMy01MC42IDguNi0zLjcgMTgtNyAyNy43LTEwLjEgNS43IDE5LjYgMTMuMiA0MCAyMi41IDYwLjktOS4yIDIwLjgtMTYuNiA0MS4xLTIyLjIgNjAuNi05LjktMy4xLTE5LjMtNi41LTI4LTEwLjJ6TTMxMCA0OTBjLTEzLjYtNy44LTE5LjUtMzcuNS0xNC45LTc1LjcgMS4xLTkuNCAyLjktMTkuMyA1LjEtMjkuNCAxOS42IDQuOCA0MSA4LjUgNjMuNSAxMC45IDEzLjUgMTguNSAyNy41IDM1LjMgNDEuNiA1MC0zMi42IDMwLjMtNjMuMiA0Ni45LTg0IDQ2LjktNC41LS4xLTguMy0xLTExLjMtMi43em0yMzcuMi03Ni4yYzQuNyAzOC4yLTEuMSA2Ny45LTE0LjYgNzUuOC0zIDEuOC02LjkgMi42LTExLjUgMi42LTIwLjcgMC01MS40LTE2LjUtODQtNDYuNiAxNC0xNC43IDI4LTMxLjQgNDEuMy00OS45IDIyLjYtMi40IDQ0LTYuMSA2My42LTExIDIuMyAxMC4xIDQuMSAxOS44IDUuMiAyOS4xem0zOC41LTY2LjdjLTguNiAzLjctMTggNy0yNy43IDEwLjEtNS43LTE5LjYtMTMuMi00MC0yMi41LTYwLjkgOS4yLTIwLjggMTYuNi00MS4xIDIyLjItNjAuNiA5LjkgMy4xIDE5LjMgNi41IDI4LjEgMTAuMiAzNS40IDE1LjEgNTguMyAzNC45IDU4LjMgNTAuNi0uMSAxNS43LTIzIDM1LjYtNTguNCA1MC42ek0zMjAuOCA3OC40eiIvPgogICAgPGNpcmNsZSBjeD0iNDIwLjkiIGN5PSIyOTYuNSIgcj0iNDUuNyIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-redo: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgd2lkdGg9IjE2Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgICA8cGF0aCBkPSJNMCAwaDI0djI0SDB6IiBmaWxsPSJub25lIi8+PHBhdGggZD0iTTE4LjQgMTAuNkMxNi41NSA4Ljk5IDE0LjE1IDggMTEuNSA4Yy00LjY1IDAtOC41OCAzLjAzLTkuOTYgNy4yMkwzLjkgMTZjMS4wNS0zLjE5IDQuMDUtNS41IDcuNi01LjUgMS45NSAwIDMuNzMuNzIgNS4xMiAxLjg4TDEzIDE2aDlWN2wtMy42IDMuNnoiLz4KICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-refresh: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDE4IDE4Ij4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGggZD0iTTkgMTMuNWMtMi40OSAwLTQuNS0yLjAxLTQuNS00LjVTNi41MSA0LjUgOSA0LjVjMS4yNCAwIDIuMzYuNTIgMy4xNyAxLjMzTDEwIDhoNVYzbC0xLjc2IDEuNzZDMTIuMTUgMy42OCAxMC42NiAzIDkgMyA1LjY5IDMgMy4wMSA1LjY5IDMuMDEgOVM1LjY5IDE1IDkgMTVjMi45NyAwIDUuNDMtMi4xNiA1LjktNWgtMS41MmMtLjQ2IDItMi4yNCAzLjUtNC4zOCAzLjV6Ii8+CiAgICA8L2c+Cjwvc3ZnPgo=);
  --jp-icon-regex: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIwIDIwIj4KICA8ZyBjbGFzcz0ianAtaWNvbjIiIGZpbGw9IiM0MTQxNDEiPgogICAgPHJlY3QgeD0iMiIgeT0iMiIgd2lkdGg9IjE2IiBoZWlnaHQ9IjE2Ii8+CiAgPC9nPgoKICA8ZyBjbGFzcz0ianAtaWNvbi1hY2NlbnQyIiBmaWxsPSIjRkZGIj4KICAgIDxjaXJjbGUgY2xhc3M9InN0MiIgY3g9IjUuNSIgY3k9IjE0LjUiIHI9IjEuNSIvPgogICAgPHJlY3QgeD0iMTIiIHk9IjQiIGNsYXNzPSJzdDIiIHdpZHRoPSIxIiBoZWlnaHQ9IjgiLz4KICAgIDxyZWN0IHg9IjguNSIgeT0iNy41IiB0cmFuc2Zvcm09Im1hdHJpeCgwLjg2NiAtMC41IDAuNSAwLjg2NiAtMi4zMjU1IDcuMzIxOSkiIGNsYXNzPSJzdDIiIHdpZHRoPSI4IiBoZWlnaHQ9IjEiLz4KICAgIDxyZWN0IHg9IjEyIiB5PSI0IiB0cmFuc2Zvcm09Im1hdHJpeCgwLjUgLTAuODY2IDAuODY2IDAuNSAtMC42Nzc5IDE0LjgyNTIpIiBjbGFzcz0ic3QyIiB3aWR0aD0iMSIgaGVpZ2h0PSI4Ii8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-run: url(data:image/svg+xml;base64,PHN2ZyBoZWlnaHQ9IjI0IiB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIyNCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGggZD0iTTggNXYxNGwxMS03eiIvPgogICAgPC9nPgo8L3N2Zz4K);
  --jp-icon-running: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDUxMiA1MTIiPgogIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICA8cGF0aCBkPSJNMjU2IDhDMTE5IDggOCAxMTkgOCAyNTZzMTExIDI0OCAyNDggMjQ4IDI0OC0xMTEgMjQ4LTI0OFMzOTMgOCAyNTYgOHptOTYgMzI4YzAgOC44LTcuMiAxNi0xNiAxNkgxNzZjLTguOCAwLTE2LTcuMi0xNi0xNlYxNzZjMC04LjggNy4yLTE2IDE2LTE2aDE2MGM4LjggMCAxNiA3LjIgMTYgMTZ2MTYweiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-save: url(data:image/svg+xml;base64,PHN2ZyBoZWlnaHQ9IjI0IiB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIyNCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGggZD0iTTE3IDNINWMtMS4xMSAwLTIgLjktMiAydjE0YzAgMS4xLjg5IDIgMiAyaDE0YzEuMSAwIDItLjkgMi0yVjdsLTQtNHptLTUgMTZjLTEuNjYgMC0zLTEuMzQtMy0zczEuMzQtMyAzLTMgMyAxLjM0IDMgMy0xLjM0IDMtMyAzem0zLTEwSDVWNWgxMHY0eiIvPgogICAgPC9nPgo8L3N2Zz4K);
  --jp-icon-search: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMTggMTgiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTEyLjEsMTAuOWgtMC43bC0wLjItMC4yYzAuOC0wLjksMS4zLTIuMiwxLjMtMy41YzAtMy0yLjQtNS40LTUuNC01LjRTMS44LDQuMiwxLjgsNy4xczIuNCw1LjQsNS40LDUuNCBjMS4zLDAsMi41LTAuNSwzLjUtMS4zbDAuMiwwLjJ2MC43bDQuMSw0LjFsMS4yLTEuMkwxMi4xLDEwLjl6IE03LjEsMTAuOWMtMi4xLDAtMy43LTEuNy0zLjctMy43czEuNy0zLjcsMy43LTMuN3MzLjcsMS43LDMuNywzLjcgUzkuMiwxMC45LDcuMSwxMC45eiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-settings: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8cGF0aCBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIiBkPSJNMTkuNDMgMTIuOThjLjA0LS4zMi4wNy0uNjQuMDctLjk4cy0uMDMtLjY2LS4wNy0uOThsMi4xMS0xLjY1Yy4xOS0uMTUuMjQtLjQyLjEyLS42NGwtMi0zLjQ2Yy0uMTItLjIyLS4zOS0uMy0uNjEtLjIybC0yLjQ5IDFjLS41Mi0uNC0xLjA4LS43My0xLjY5LS45OGwtLjM4LTIuNjVBLjQ4OC40ODggMCAwMDE0IDJoLTRjLS4yNSAwLS40Ni4xOC0uNDkuNDJsLS4zOCAyLjY1Yy0uNjEuMjUtMS4xNy41OS0xLjY5Ljk4bC0yLjQ5LTFjLS4yMy0uMDktLjQ5IDAtLjYxLjIybC0yIDMuNDZjLS4xMy4yMi0uMDcuNDkuMTIuNjRsMi4xMSAxLjY1Yy0uMDQuMzItLjA3LjY1LS4wNy45OHMuMDMuNjYuMDcuOThsLTIuMTEgMS42NWMtLjE5LjE1LS4yNC40Mi0uMTIuNjRsMiAzLjQ2Yy4xMi4yMi4zOS4zLjYxLjIybDIuNDktMWMuNTIuNCAxLjA4LjczIDEuNjkuOThsLjM4IDIuNjVjLjAzLjI0LjI0LjQyLjQ5LjQyaDRjLjI1IDAgLjQ2LS4xOC40OS0uNDJsLjM4LTIuNjVjLjYxLS4yNSAxLjE3LS41OSAxLjY5LS45OGwyLjQ5IDFjLjIzLjA5LjQ5IDAgLjYxLS4yMmwyLTMuNDZjLjEyLS4yMi4wNy0uNDktLjEyLS42NGwtMi4xMS0xLjY1ek0xMiAxNS41Yy0xLjkzIDAtMy41LTEuNTctMy41LTMuNXMxLjU3LTMuNSAzLjUtMy41IDMuNSAxLjU3IDMuNSAzLjUtMS41NyAzLjUtMy41IDMuNXoiLz4KPC9zdmc+Cg==);
  --jp-icon-share: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTYiIHZpZXdCb3g9IjAgMCAyNCAyNCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTSAxOCAyIEMgMTYuMzU0OTkgMiAxNSAzLjM1NDk5MDQgMTUgNSBDIDE1IDUuMTkwOTUyOSAxNS4wMjE3OTEgNS4zNzcxMjI0IDE1LjA1NjY0MSA1LjU1ODU5MzggTCA3LjkyMTg3NSA5LjcyMDcwMzEgQyA3LjM5ODUzOTkgOS4yNzc4NTM5IDYuNzMyMDc3MSA5IDYgOSBDIDQuMzU0OTkwNCA5IDMgMTAuMzU0OTkgMyAxMiBDIDMgMTMuNjQ1MDEgNC4zNTQ5OTA0IDE1IDYgMTUgQyA2LjczMjA3NzEgMTUgNy4zOTg1Mzk5IDE0LjcyMjE0NiA3LjkyMTg3NSAxNC4yNzkyOTcgTCAxNS4wNTY2NDEgMTguNDM5NDUzIEMgMTUuMDIxNTU1IDE4LjYyMTUxNCAxNSAxOC44MDgzODYgMTUgMTkgQyAxNSAyMC42NDUwMSAxNi4zNTQ5OSAyMiAxOCAyMiBDIDE5LjY0NTAxIDIyIDIxIDIwLjY0NTAxIDIxIDE5IEMgMjEgMTcuMzU0OTkgMTkuNjQ1MDEgMTYgMTggMTYgQyAxNy4yNjc0OCAxNiAxNi42MDE1OTMgMTYuMjc5MzI4IDE2LjA3ODEyNSAxNi43MjI2NTYgTCA4Ljk0MzM1OTQgMTIuNTU4NTk0IEMgOC45NzgyMDk1IDEyLjM3NzEyMiA5IDEyLjE5MDk1MyA5IDEyIEMgOSAxMS44MDkwNDcgOC45NzgyMDk1IDExLjYyMjg3OCA4Ljk0MzM1OTQgMTEuNDQxNDA2IEwgMTYuMDc4MTI1IDcuMjc5Mjk2OSBDIDE2LjYwMTQ2IDcuNzIyMTQ2MSAxNy4yNjc5MjMgOCAxOCA4IEMgMTkuNjQ1MDEgOCAyMSA2LjY0NTAwOTYgMjEgNSBDIDIxIDMuMzU0OTkwNCAxOS42NDUwMSAyIDE4IDIgeiBNIDE4IDQgQyAxOC41NjQxMjkgNCAxOSA0LjQzNTg3MDYgMTkgNSBDIDE5IDUuNTY0MTI5NCAxOC41NjQxMjkgNiAxOCA2IEMgMTcuNDM1ODcxIDYgMTcgNS41NjQxMjk0IDE3IDUgQyAxNyA0LjQzNTg3MDYgMTcuNDM1ODcxIDQgMTggNCB6IE0gNiAxMSBDIDYuNTY0MTI5NCAxMSA3IDExLjQzNTg3MSA3IDEyIEMgNyAxMi41NjQxMjkgNi41NjQxMjk0IDEzIDYgMTMgQyA1LjQzNTg3MDYgMTMgNSAxMi41NjQxMjkgNSAxMiBDIDUgMTEuNDM1ODcxIDUuNDM1ODcwNiAxMSA2IDExIHogTSAxOCAxOCBDIDE4LjU2NDEyOSAxOCAxOSAxOC40MzU4NzEgMTkgMTkgQyAxOSAxOS41NjQxMjkgMTguNTY0MTI5IDIwIDE4IDIwIEMgMTcuNDM1ODcxIDIwIDE3IDE5LjU2NDEyOSAxNyAxOSBDIDE3IDE4LjQzNTg3MSAxNy40MzU4NzEgMTggMTggMTggeiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-spreadsheet: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIyIDIyIj4KICA8cGF0aCBjbGFzcz0ianAtaWNvbi1jb250cmFzdDEganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNENBRjUwIiBkPSJNMi4yIDIuMnYxNy42aDE3LjZWMi4ySDIuMnptMTUuNCA3LjdoLTUuNVY0LjRoNS41djUuNXpNOS45IDQuNHY1LjVINC40VjQuNGg1LjV6bS01LjUgNy43aDUuNXY1LjVINC40di01LjV6bTcuNyA1LjV2LTUuNWg1LjV2NS41aC01LjV6Ii8+Cjwvc3ZnPgo=);
  --jp-icon-stop: url(data:image/svg+xml;base64,PHN2ZyBoZWlnaHQ9IjI0IiB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIyNCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGggZD0iTTAgMGgyNHYyNEgweiIgZmlsbD0ibm9uZSIvPgogICAgICAgIDxwYXRoIGQ9Ik02IDZoMTJ2MTJINnoiLz4KICAgIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-tab: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTIxIDNIM2MtMS4xIDAtMiAuOS0yIDJ2MTRjMCAxLjEuOSAyIDIgMmgxOGMxLjEgMCAyLS45IDItMlY1YzAtMS4xLS45LTItMi0yem0wIDE2SDNWNWgxMHY0aDh2MTB6Ii8+CiAgPC9nPgo8L3N2Zz4K);
  --jp-icon-table-rows: url(data:image/svg+xml;base64,PHN2ZyBoZWlnaHQ9IjI0IiB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIyNCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGggZD0iTTAgMGgyNHYyNEgweiIgZmlsbD0ibm9uZSIvPgogICAgICAgIDxwYXRoIGQ9Ik0yMSw4SDNWNGgxOFY4eiBNMjEsMTBIM3Y0aDE4VjEweiBNMjEsMTZIM3Y0aDE4VjE2eiIvPgogICAgPC9nPgo8L3N2Zz4K);
  --jp-icon-tag: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjgiIGhlaWdodD0iMjgiIHZpZXdCb3g9IjAgMCA0MyAyOCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KCTxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CgkJPHBhdGggZD0iTTI4LjgzMzIgMTIuMzM0TDMyLjk5OTggMTYuNTAwN0wzNy4xNjY1IDEyLjMzNEgyOC44MzMyWiIvPgoJCTxwYXRoIGQ9Ik0xNi4yMDk1IDIxLjYxMDRDMTUuNjg3MyAyMi4xMjk5IDE0Ljg0NDMgMjIuMTI5OSAxNC4zMjQ4IDIxLjYxMDRMNi45ODI5IDE0LjcyNDVDNi41NzI0IDE0LjMzOTQgNi4wODMxMyAxMy42MDk4IDYuMDQ3ODYgMTMuMDQ4MkM1Ljk1MzQ3IDExLjUyODggNi4wMjAwMiA4LjYxOTQ0IDYuMDY2MjEgNy4wNzY5NUM2LjA4MjgxIDYuNTE0NzcgNi41NTU0OCA2LjA0MzQ3IDcuMTE4MDQgNi4wMzA1NUM5LjA4ODYzIDUuOTg0NzMgMTMuMjYzOCA1LjkzNTc5IDEzLjY1MTggNi4zMjQyNUwyMS43MzY5IDEzLjYzOUMyMi4yNTYgMTQuMTU4NSAyMS43ODUxIDE1LjQ3MjQgMjEuMjYyIDE1Ljk5NDZMMTYuMjA5NSAyMS42MTA0Wk05Ljc3NTg1IDguMjY1QzkuMzM1NTEgNy44MjU2NiA4LjYyMzUxIDcuODI1NjYgOC4xODI4IDguMjY1QzcuNzQzNDYgOC43MDU3MSA3Ljc0MzQ2IDkuNDE3MzMgOC4xODI4IDkuODU2NjdDOC42MjM4MiAxMC4yOTY0IDkuMzM1ODIgMTAuMjk2NCA5Ljc3NTg1IDkuODU2NjdDMTAuMjE1NiA5LjQxNzMzIDEwLjIxNTYgOC43MDUzMyA5Ljc3NTg1IDguMjY1WiIvPgoJPC9nPgo8L3N2Zz4K);
  --jp-icon-terminal: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0IiA+CiAgICA8cmVjdCBjbGFzcz0ianAtdGVybWluYWwtaWNvbi1iYWNrZ3JvdW5kLWNvbG9yIGpwLWljb24tc2VsZWN0YWJsZSIgd2lkdGg9IjIwIiBoZWlnaHQ9IjIwIiB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyIDIpIiBmaWxsPSIjMzMzMzMzIi8+CiAgICA8cGF0aCBjbGFzcz0ianAtdGVybWluYWwtaWNvbi1jb2xvciBqcC1pY29uLXNlbGVjdGFibGUtaW52ZXJzZSIgZD0iTTUuMDU2NjQgOC43NjE3MkM1LjA1NjY0IDguNTk3NjYgNS4wMzEyNSA4LjQ1MzEyIDQuOTgwNDcgOC4zMjgxMkM0LjkzMzU5IDguMTk5MjIgNC44NTU0NyA4LjA4MjAzIDQuNzQ2MDkgNy45NzY1NkM0LjY0MDYyIDcuODcxMDkgNC41IDcuNzc1MzkgNC4zMjQyMiA3LjY4OTQ1QzQuMTUyMzQgNy41OTk2MSAzLjk0MzM2IDcuNTExNzIgMy42OTcyNyA3LjQyNTc4QzMuMzAyNzMgNy4yODUxNiAyLjk0MzM2IDcuMTM2NzIgMi42MTkxNCA2Ljk4MDQ3QzIuMjk0OTIgNi44MjQyMiAyLjAxNzU4IDYuNjQyNTggMS43ODcxMSA2LjQzNTU1QzEuNTYwNTUgNi4yMjg1MiAxLjM4NDc3IDUuOTg4MjggMS4yNTk3NyA1LjcxNDg0QzEuMTM0NzcgNS40Mzc1IDEuMDcyMjcgNS4xMDkzOCAxLjA3MjI3IDQuNzMwNDdDMS4wNzIyNyA0LjM5ODQ0IDEuMTI4OTEgNC4wOTU3IDEuMjQyMTkgMy44MjIyN0MxLjM1NTQ3IDMuNTQ0OTIgMS41MTU2MiAzLjMwNDY5IDEuNzIyNjYgMy4xMDE1NkMxLjkyOTY5IDIuODk4NDQgMi4xNzk2OSAyLjczNDM3IDIuNDcyNjYgMi42MDkzOEMyLjc2NTYyIDIuNDg0MzggMy4wOTE4IDIuNDA0MyAzLjQ1MTE3IDIuMzY5MTRWMS4xMDkzOEg0LjM4ODY3VjIuMzgwODZDNC43NDAyMyAyLjQyNzczIDUuMDU2NjQgMi41MjM0NCA1LjMzNzg5IDIuNjY3OTdDNS42MTkxNCAyLjgxMjUgNS44NTc0MiAzLjAwMTk1IDYuMDUyNzMgMy4yMzYzM0M2LjI1MTk1IDMuNDY2OCA2LjQwNDMgMy43NDAyMyA2LjUwOTc3IDQuMDU2NjRDNi42MTkxNCA0LjM2OTE0IDYuNjczODMgNC43MjA3IDYuNjczODMgNS4xMTEzM0g1LjA0NDkyQzUuMDQ0OTIgNC42Mzg2NyA0LjkzNzUgNC4yODEyNSA0LjcyMjY2IDQuMDM5MDZDNC41MDc4MSAzLjc5Mjk3IDQuMjE2OCAzLjY2OTkyIDMuODQ5NjEgMy42Njk5MkMzLjY1MDM5IDMuNjY5OTIgMy40NzY1NiAzLjY5NzI3IDMuMzI4MTIgMy43NTE5NUMzLjE4MzU5IDMuODAyNzMgMy4wNjQ0NSAzLjg3Njk1IDIuOTcwNyAzLjk3NDYxQzIuODc2OTUgNC4wNjgzNiAyLjgwNjY0IDQuMTc5NjkgMi43NTk3NyA0LjMwODU5QzIuNzE2OCA0LjQzNzUgMi42OTUzMSA0LjU3ODEyIDIuNjk1MzEgNC43MzA0N0MyLjY5NTMxIDQuODgyODEgMi43MTY4IDUuMDE5NTMgMi43NTk3NyA1LjE0MDYyQzIuODA2NjQgNS4yNTc4MSAyLjg4MjgxIDUuMzY3MTkgMi45ODgyOCA1LjQ2ODc1QzMuMDk3NjYgNS41NzAzMSAzLjI0MDIzIDUuNjY3OTcgMy40MTYwMiA1Ljc2MTcyQzMuNTkxOCA1Ljg1MTU2IDMuODEwNTUgNS45NDMzNiA0LjA3MjI3IDYuMDM3MTFDNC40NjY4IDYuMTg1NTUgNC44MjQyMiA2LjMzOTg0IDUuMTQ0NTMgNi41QzUuNDY0ODQgNi42NTYyNSA1LjczODI4IDYuODM5ODQgNS45NjQ4NCA3LjA1MDc4QzYuMTk1MzEgNy4yNTc4MSA2LjM3MTA5IDcuNSA2LjQ5MjE5IDcuNzc3MzRDNi42MTcxOSA4LjA1MDc4IDYuNjc5NjkgOC4zNzUgNi42Nzk2OSA4Ljc1QzYuNjc5NjkgOS4wOTM3NSA2LjYyMzA1IDkuNDA0MyA2LjUwOTc3IDkuNjgxNjRDNi4zOTY0OCA5Ljk1NTA4IDYuMjM0MzggMTAuMTkxNCA2LjAyMzQ0IDEwLjM5MDZDNS44MTI1IDEwLjU4OTggNS41NTg1OSAxMC43NSA1LjI2MTcyIDEwLjg3MTFDNC45NjQ4NCAxMC45ODgzIDQuNjMyODEgMTEuMDY0NSA0LjI2NTYyIDExLjA5OTZWMTIuMjQ4SDMuMzMzOThWMTEuMDk5NkMzLjAwMTk1IDExLjA2ODQgMi42Nzk2OSAxMC45OTYxIDIuMzY3MTkgMTAuODgyOEMyLjA1NDY5IDEwLjc2NTYgMS43NzczNCAxMC41OTc3IDEuNTM1MTYgMTAuMzc4OUMxLjI5Njg4IDEwLjE2MDIgMS4xMDU0NyA5Ljg4NDc3IDAuOTYwOTM4IDkuNTUyNzNDMC44MTY0MDYgOS4yMTY4IDAuNzQ0MTQxIDguODE0NDUgMC43NDQxNDEgOC4zNDU3SDIuMzc4OTFDMi4zNzg5MSA4LjYyNjk1IDIuNDE5OTIgOC44NjMyOCAyLjUwMTk1IDkuMDU0NjlDMi41ODM5OCA5LjI0MjE5IDIuNjg5NDUgOS4zOTI1OCAyLjgxODM2IDkuNTA1ODZDMi45NTExNyA5LjYxNTIzIDMuMTAxNTYgOS42OTMzNiAzLjI2OTUzIDkuNzQwMjNDMy40Mzc1IDkuNzg3MTEgMy42MDkzOCA5LjgxMDU1IDMuNzg1MTYgOS44MTA1NUM0LjIwMzEyIDkuODEwNTUgNC41MTk1MyA5LjcxMjg5IDQuNzM0MzggOS41MTc1OEM0Ljk0OTIyIDkuMzIyMjcgNS4wNTY2NCA5LjA3MDMxIDUuMDU2NjQgOC43NjE3MlpNMTMuNDE4IDEyLjI3MTVIOC4wNzQyMlYxMUgxMy40MThWMTIuMjcxNVoiIHRyYW5zZm9ybT0idHJhbnNsYXRlKDMuOTUyNjQgNikiIGZpbGw9IndoaXRlIi8+Cjwvc3ZnPgo=);
  --jp-icon-text-editor: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8cGF0aCBjbGFzcz0ianAtdGV4dC1lZGl0b3ItaWNvbi1jb2xvciBqcC1pY29uLXNlbGVjdGFibGUiIGZpbGw9IiM2MTYxNjEiIGQ9Ik0xNSAxNUgzdjJoMTJ2LTJ6bTAtOEgzdjJoMTJWN3pNMyAxM2gxOHYtMkgzdjJ6bTAgOGgxOHYtMkgzdjJ6TTMgM3YyaDE4VjNIM3oiLz4KPC9zdmc+Cg==);
  --jp-icon-toc: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIyNCIgaGVpZ2h0PSIyNCIgdmlld0JveD0iMCAwIDI0IDI0Ij4KICA8ZyBjbGFzcz0ianAtaWNvbjMganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjNjE2MTYxIj4KICAgIDxwYXRoIGQ9Ik03LDVIMjFWN0g3VjVNNywxM1YxMUgyMVYxM0g3TTQsNC41QTEuNSwxLjUgMCAwLDEgNS41LDZBMS41LDEuNSAwIDAsMSA0LDcuNUExLjUsMS41IDAgMCwxIDIuNSw2QTEuNSwxLjUgMCAwLDEgNCw0LjVNNCwxMC41QTEuNSwxLjUgMCAwLDEgNS41LDEyQTEuNSwxLjUgMCAwLDEgNCwxMy41QTEuNSwxLjUgMCAwLDEgMi41LDEyQTEuNSwxLjUgMCAwLDEgNCwxMC41TTcsMTlWMTdIMjFWMTlIN000LDE2LjVBMS41LDEuNSAwIDAsMSA1LjUsMThBMS41LDEuNSAwIDAsMSA0LDE5LjVBMS41LDEuNSAwIDAsMSAyLjUsMThBMS41LDEuNSAwIDAsMSA0LDE2LjVaIiAvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-tree-view: url(data:image/svg+xml;base64,PHN2ZyBoZWlnaHQ9IjI0IiB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIyNCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICAgIDxnIGNsYXNzPSJqcC1pY29uMyIgZmlsbD0iIzYxNjE2MSI+CiAgICAgICAgPHBhdGggZD0iTTAgMGgyNHYyNEgweiIgZmlsbD0ibm9uZSIvPgogICAgICAgIDxwYXRoIGQ9Ik0yMiAxMVYzaC03djNIOVYzSDJ2OGg3VjhoMnYxMGg0djNoN3YtOGgtN3YzaC0yVjhoMnYzeiIvPgogICAgPC9nPgo8L3N2Zz4K);
  --jp-icon-trusted: url(data:image/svg+xml;base64,PHN2ZyBmaWxsPSJub25lIiB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDI0IDI1Ij4KICAgIDxwYXRoIGNsYXNzPSJqcC1pY29uMiIgc3Ryb2tlPSIjMzMzMzMzIiBzdHJva2Utd2lkdGg9IjIiIHRyYW5zZm9ybT0idHJhbnNsYXRlKDIgMykiIGQ9Ik0xLjg2MDk0IDExLjQ0MDlDMC44MjY0NDggOC43NzAyNyAwLjg2Mzc3OSA2LjA1NzY0IDEuMjQ5MDcgNC4xOTkzMkMyLjQ4MjA2IDMuOTMzNDcgNC4wODA2OCAzLjQwMzQ3IDUuNjAxMDIgMi44NDQ5QzcuMjM1NDkgMi4yNDQ0IDguODU2NjYgMS41ODE1IDkuOTg3NiAxLjA5NTM5QzExLjA1OTcgMS41ODM0MSAxMi42MDk0IDIuMjQ0NCAxNC4yMTggMi44NDMzOUMxNS43NTAzIDMuNDEzOTQgMTcuMzk5NSAzLjk1MjU4IDE4Ljc1MzkgNC4yMTM4NUMxOS4xMzY0IDYuMDcxNzcgMTkuMTcwOSA4Ljc3NzIyIDE4LjEzOSAxMS40NDA5QzE3LjAzMDMgMTQuMzAzMiAxNC42NjY4IDE3LjE4NDQgOS45OTk5OSAxOC45MzU0QzUuMzMzMiAxNy4xODQ0IDIuOTY5NjggMTQuMzAzMiAxLjg2MDk0IDExLjQ0MDlaIi8+CiAgICA8cGF0aCBjbGFzcz0ianAtaWNvbjIiIGZpbGw9IiMzMzMzMzMiIHN0cm9rZT0iIzMzMzMzMyIgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoOCA5Ljg2NzE5KSIgZD0iTTIuODYwMTUgNC44NjUzNUwwLjcyNjU0OSAyLjk5OTU5TDAgMy42MzA0NUwyLjg2MDE1IDYuMTMxNTdMOCAwLjYzMDg3Mkw3LjI3ODU3IDBMMi44NjAxNSA0Ljg2NTM1WiIvPgo8L3N2Zz4K);
  --jp-icon-undo: url(data:image/svg+xml;base64,PHN2ZyB2aWV3Qm94PSIwIDAgMjQgMjQiIHdpZHRoPSIxNiIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTEyLjUgOGMtMi42NSAwLTUuMDUuOTktNi45IDIuNkwyIDd2OWg5bC0zLjYyLTMuNjJjMS4zOS0xLjE2IDMuMTYtMS44OCA1LjEyLTEuODggMy41NCAwIDYuNTUgMi4zMSA3LjYgNS41bDIuMzctLjc4QzIxLjA4IDExLjAzIDE3LjE1IDggMTIuNSA4eiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-user: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTYiIHZpZXdCb3g9IjAgMCAyNCAyNCIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KICA8ZyBjbGFzcz0ianAtaWNvbjMiIGZpbGw9IiM2MTYxNjEiPgogICAgPHBhdGggZD0iTTE2IDdhNCA0IDAgMTEtOCAwIDQgNCAwIDAxOCAwek0xMiAxNGE3IDcgMCAwMC03IDdoMTRhNyA3IDAgMDAtNy03eiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-users: url(data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZlcnNpb249IjEuMSIgdmlld0JveD0iMCAwIDM2IDI0IiB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciPgogPGcgY2xhc3M9ImpwLWljb24zIiB0cmFuc2Zvcm09Im1hdHJpeCgxLjczMjcgMCAwIDEuNzMyNyAtMy42MjgyIC4wOTk1NzcpIiBmaWxsPSIjNjE2MTYxIj4KICA8cGF0aCB0cmFuc2Zvcm09Im1hdHJpeCgxLjUsMCwwLDEuNSwwLC02KSIgZD0ibTEyLjE4NiA3LjUwOThjLTEuMDUzNSAwLTEuOTc1NyAwLjU2NjUtMi40Nzg1IDEuNDEwMiAwLjc1MDYxIDAuMzEyNzcgMS4zOTc0IDAuODI2NDggMS44NzMgMS40NzI3aDMuNDg2M2MwLTEuNTkyLTEuMjg4OS0yLjg4MjgtMi44ODA5LTIuODgyOHoiLz4KICA8cGF0aCBkPSJtMjAuNDY1IDIuMzg5NWEyLjE4ODUgMi4xODg1IDAgMCAxLTIuMTg4NCAyLjE4ODUgMi4xODg1IDIuMTg4NSAwIDAgMS0yLjE4ODUtMi4xODg1IDIuMTg4NSAyLjE4ODUgMCAwIDEgMi4xODg1LTIuMTg4NSAyLjE4ODUgMi4xODg1IDAgMCAxIDIuMTg4NCAyLjE4ODV6Ii8+CiAgPHBhdGggdHJhbnNmb3JtPSJtYXRyaXgoMS41LDAsMCwxLjUsMCwtNikiIGQ9Im0zLjU4OTggOC40MjE5Yy0xLjExMjYgMC0yLjAxMzcgMC45MDExMS0yLjAxMzcgMi4wMTM3aDIuODE0NWMwLjI2Nzk3LTAuMzczMDkgMC41OTA3LTAuNzA0MzUgMC45NTg5OC0wLjk3ODUyLTAuMzQ0MzMtMC42MTY4OC0xLjAwMzEtMS4wMzUyLTEuNzU5OC0xLjAzNTJ6Ii8+CiAgPHBhdGggZD0ibTYuOTE1NCA0LjYyM2ExLjUyOTQgMS41Mjk0IDAgMCAxLTEuNTI5NCAxLjUyOTQgMS41Mjk0IDEuNTI5NCAwIDAgMS0xLjUyOTQtMS41Mjk0IDEuNTI5NCAxLjUyOTQgMCAwIDEgMS41Mjk0LTEuNTI5NCAxLjUyOTQgMS41Mjk0IDAgMCAxIDEuNTI5NCAxLjUyOTR6Ii8+CiAgPHBhdGggZD0ibTYuMTM1IDEzLjUzNWMwLTMuMjM5MiAyLjYyNTktNS44NjUgNS44NjUtNS44NjUgMy4yMzkyIDAgNS44NjUgMi42MjU5IDUuODY1IDUuODY1eiIvPgogIDxjaXJjbGUgY3g9IjEyIiBjeT0iMy43Njg1IiByPSIyLjk2ODUiLz4KIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-vega: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIyIDIyIj4KICA8ZyBjbGFzcz0ianAtaWNvbjEganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjMjEyMTIxIj4KICAgIDxwYXRoIGQ9Ik0xMC42IDUuNGwyLjItMy4ySDIuMnY3LjNsNC02LjZ6Ii8+CiAgICA8cGF0aCBkPSJNMTUuOCAyLjJsLTQuNCA2LjZMNyA2LjNsLTQuOCA4djUuNWgxNy42VjIuMmgtNHptLTcgMTUuNEg1LjV2LTQuNGgzLjN2NC40em00LjQgMEg5LjhWOS44aDMuNHY3Ljh6bTQuNCAwaC0zLjRWNi41aDMuNHYxMS4xeiIvPgogIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-word: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIwIDIwIj4KIDxnIGNsYXNzPSJqcC1pY29uMiIgZmlsbD0iIzQxNDE0MSI+CiAgPHJlY3QgeD0iMiIgeT0iMiIgd2lkdGg9IjE2IiBoZWlnaHQ9IjE2Ii8+CiA8L2c+CiA8ZyBjbGFzcz0ianAtaWNvbi1hY2NlbnQyIiB0cmFuc2Zvcm09InRyYW5zbGF0ZSguNDMgLjA0MDEpIiBmaWxsPSIjZmZmIj4KICA8cGF0aCBkPSJtNC4xNCA4Ljc2cTAuMDY4Mi0xLjg5IDIuNDItMS44OSAxLjE2IDAgMS42OCAwLjQyIDAuNTY3IDAuNDEgMC41NjcgMS4xNnYzLjQ3cTAgMC40NjIgMC41MTQgMC40NjIgMC4xMDMgMCAwLjItMC4wMjMxdjAuNzE0cS0wLjM5OSAwLjEwMy0wLjY1MSAwLjEwMy0wLjQ1MiAwLTAuNjkzLTAuMjItMC4yMzEtMC4yLTAuMjg0LTAuNjYyLTAuOTU2IDAuODcyLTIgMC44NzItMC45MDMgMC0xLjQ3LTAuNDcyLTAuNTI1LTAuNDcyLTAuNTI1LTEuMjYgMC0wLjI2MiAwLjA0NTItMC40NzIgMC4wNTY3LTAuMjIgMC4xMTYtMC4zNzggMC4wNjgyLTAuMTY4IDAuMjMxLTAuMzA0IDAuMTU4LTAuMTQ3IDAuMjYyLTAuMjQyIDAuMTE2LTAuMDkxNCAwLjM2OC0wLjE2OCAwLjI2Mi0wLjA5MTQgMC4zOTktMC4xMjYgMC4xMzYtMC4wNDUyIDAuNDcyLTAuMTAzIDAuMzM2LTAuMDU3OCAwLjUwNC0wLjA3OTggMC4xNTgtMC4wMjMxIDAuNTY3LTAuMDc5OCAwLjU1Ni0wLjA2ODIgMC43NzctMC4yMjEgMC4yMi0wLjE1MiAwLjIyLTAuNDQxdi0wLjI1MnEwLTAuNDMtMC4zNTctMC42NjItMC4zMzYtMC4yMzEtMC45NzYtMC4yMzEtMC42NjIgMC0wLjk5OCAwLjI2Mi0wLjMzNiAwLjI1Mi0wLjM5OSAwLjc5OHptMS44OSAzLjY4cTAuNzg4IDAgMS4yNi0wLjQxIDAuNTA0LTAuNDIgMC41MDQtMC45MDN2LTEuMDVxLTAuMjg0IDAuMTM2LTAuODYxIDAuMjMxLTAuNTY3IDAuMDkxNC0wLjk4NyAwLjE1OC0wLjQyIDAuMDY4Mi0wLjc2NiAwLjMyNi0wLjMzNiAwLjI1Mi0wLjMzNiAwLjcwNHQwLjMwNCAwLjcwNCAwLjg2MSAwLjI1MnoiIHN0cm9rZS13aWR0aD0iMS4wNSIvPgogIDxwYXRoIGQ9Im0xMCA0LjU2aDAuOTQ1djMuMTVxMC42NTEtMC45NzYgMS44OS0wLjk3NiAxLjE2IDAgMS44OSAwLjg0IDAuNjgyIDAuODQgMC42ODIgMi4zMSAwIDEuNDctMC43MDQgMi40Mi0wLjcwNCAwLjg4Mi0xLjg5IDAuODgyLTEuMjYgMC0xLjg5LTEuMDJ2MC43NjZoLTAuODV6bTIuNjIgMy4wNHEtMC43NDYgMC0xLjE2IDAuNjQtMC40NTIgMC42My0wLjQ1MiAxLjY4IDAgMS4wNSAwLjQ1MiAxLjY4dDEuMTYgMC42M3EwLjc3NyAwIDEuMjYtMC42MyAwLjQ5NC0wLjY0IDAuNDk0LTEuNjggMC0xLjA1LTAuNDcyLTEuNjgtMC40NjItMC42NC0xLjI2LTAuNjR6IiBzdHJva2Utd2lkdGg9IjEuMDUiLz4KICA8cGF0aCBkPSJtMi43MyAxNS44IDEzLjYgMC4wMDgxYzAuMDA2OSAwIDAtMi42IDAtMi42IDAtMC4wMDc4LTEuMTUgMC0xLjE1IDAtMC4wMDY5IDAtMC4wMDgzIDEuNS0wLjAwODMgMS41LTJlLTMgLTAuMDAxNC0xMS4zLTAuMDAxNC0xMS4zLTAuMDAxNGwtMC4wMDU5Mi0xLjVjMC0wLjAwNzgtMS4xNyAwLjAwMTMtMS4xNyAwLjAwMTN6IiBzdHJva2Utd2lkdGg9Ii45NzUiLz4KIDwvZz4KPC9zdmc+Cg==);
  --jp-icon-yaml: url(data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIxNiIgdmlld0JveD0iMCAwIDIyIDIyIj4KICA8ZyBjbGFzcz0ianAtaWNvbi1jb250cmFzdDIganAtaWNvbi1zZWxlY3RhYmxlIiBmaWxsPSIjRDgxQjYwIj4KICAgIDxwYXRoIGQ9Ik03LjIgMTguNnYtNS40TDMgNS42aDMuM2wxLjQgMy4xYy4zLjkuNiAxLjYgMSAyLjUuMy0uOC42LTEuNiAxLTIuNWwxLjQtMy4xaDMuNGwtNC40IDcuNnY1LjVsLTIuOS0uMXoiLz4KICAgIDxjaXJjbGUgY2xhc3M9InN0MCIgY3g9IjE3LjYiIGN5PSIxNi41IiByPSIyLjEiLz4KICAgIDxjaXJjbGUgY2xhc3M9InN0MCIgY3g9IjE3LjYiIGN5PSIxMSIgcj0iMi4xIi8+CiAgPC9nPgo8L3N2Zz4K);
}

/* Icon CSS class declarations */

.jp-AddAboveIcon {
  background-image: var(--jp-icon-add-above);
}

.jp-AddBelowIcon {
  background-image: var(--jp-icon-add-below);
}

.jp-AddIcon {
  background-image: var(--jp-icon-add);
}

.jp-BellIcon {
  background-image: var(--jp-icon-bell);
}

.jp-BugDotIcon {
  background-image: var(--jp-icon-bug-dot);
}

.jp-BugIcon {
  background-image: var(--jp-icon-bug);
}

.jp-BuildIcon {
  background-image: var(--jp-icon-build);
}

.jp-CaretDownEmptyIcon {
  background-image: var(--jp-icon-caret-down-empty);
}

.jp-CaretDownEmptyThinIcon {
  background-image: var(--jp-icon-caret-down-empty-thin);
}

.jp-CaretDownIcon {
  background-image: var(--jp-icon-caret-down);
}

.jp-CaretLeftIcon {
  background-image: var(--jp-icon-caret-left);
}

.jp-CaretRightIcon {
  background-image: var(--jp-icon-caret-right);
}

.jp-CaretUpEmptyThinIcon {
  background-image: var(--jp-icon-caret-up-empty-thin);
}

.jp-CaretUpIcon {
  background-image: var(--jp-icon-caret-up);
}

.jp-CaseSensitiveIcon {
  background-image: var(--jp-icon-case-sensitive);
}

.jp-CheckIcon {
  background-image: var(--jp-icon-check);
}

.jp-CircleEmptyIcon {
  background-image: var(--jp-icon-circle-empty);
}

.jp-CircleIcon {
  background-image: var(--jp-icon-circle);
}

.jp-ClearIcon {
  background-image: var(--jp-icon-clear);
}

.jp-CloseIcon {
  background-image: var(--jp-icon-close);
}

.jp-CodeCheckIcon {
  background-image: var(--jp-icon-code-check);
}

.jp-CodeIcon {
  background-image: var(--jp-icon-code);
}

.jp-CollapseAllIcon {
  background-image: var(--jp-icon-collapse-all);
}

.jp-ConsoleIcon {
  background-image: var(--jp-icon-console);
}

.jp-CopyIcon {
  background-image: var(--jp-icon-copy);
}

.jp-CopyrightIcon {
  background-image: var(--jp-icon-copyright);
}

.jp-CutIcon {
  background-image: var(--jp-icon-cut);
}

.jp-DeleteIcon {
  background-image: var(--jp-icon-delete);
}

.jp-DownloadIcon {
  background-image: var(--jp-icon-download);
}

.jp-DuplicateIcon {
  background-image: var(--jp-icon-duplicate);
}

.jp-EditIcon {
  background-image: var(--jp-icon-edit);
}

.jp-EllipsesIcon {
  background-image: var(--jp-icon-ellipses);
}

.jp-ErrorIcon {
  background-image: var(--jp-icon-error);
}

.jp-ExpandAllIcon {
  background-image: var(--jp-icon-expand-all);
}

.jp-ExtensionIcon {
  background-image: var(--jp-icon-extension);
}

.jp-FastForwardIcon {
  background-image: var(--jp-icon-fast-forward);
}

.jp-FileIcon {
  background-image: var(--jp-icon-file);
}

.jp-FileUploadIcon {
  background-image: var(--jp-icon-file-upload);
}

.jp-FilterDotIcon {
  background-image: var(--jp-icon-filter-dot);
}

.jp-FilterIcon {
  background-image: var(--jp-icon-filter);
}

.jp-FilterListIcon {
  background-image: var(--jp-icon-filter-list);
}

.jp-FolderFavoriteIcon {
  background-image: var(--jp-icon-folder-favorite);
}

.jp-FolderIcon {
  background-image: var(--jp-icon-folder);
}

.jp-HomeIcon {
  background-image: var(--jp-icon-home);
}

.jp-Html5Icon {
  background-image: var(--jp-icon-html5);
}

.jp-ImageIcon {
  background-image: var(--jp-icon-image);
}

.jp-InfoIcon {
  background-image: var(--jp-icon-info);
}

.jp-InspectorIcon {
  background-image: var(--jp-icon-inspector);
}

.jp-JsonIcon {
  background-image: var(--jp-icon-json);
}

.jp-JuliaIcon {
  background-image: var(--jp-icon-julia);
}

.jp-JupyterFaviconIcon {
  background-image: var(--jp-icon-jupyter-favicon);
}

.jp-JupyterIcon {
  background-image: var(--jp-icon-jupyter);
}

.jp-JupyterlabWordmarkIcon {
  background-image: var(--jp-icon-jupyterlab-wordmark);
}

.jp-KernelIcon {
  background-image: var(--jp-icon-kernel);
}

.jp-KeyboardIcon {
  background-image: var(--jp-icon-keyboard);
}

.jp-LaunchIcon {
  background-image: var(--jp-icon-launch);
}

.jp-LauncherIcon {
  background-image: var(--jp-icon-launcher);
}

.jp-LineFormIcon {
  background-image: var(--jp-icon-line-form);
}

.jp-LinkIcon {
  background-image: var(--jp-icon-link);
}

.jp-ListIcon {
  background-image: var(--jp-icon-list);
}

.jp-MarkdownIcon {
  background-image: var(--jp-icon-markdown);
}

.jp-MoveDownIcon {
  background-image: var(--jp-icon-move-down);
}

.jp-MoveUpIcon {
  background-image: var(--jp-icon-move-up);
}

.jp-NewFolderIcon {
  background-image: var(--jp-icon-new-folder);
}

.jp-NotTrustedIcon {
  background-image: var(--jp-icon-not-trusted);
}

.jp-NotebookIcon {
  background-image: var(--jp-icon-notebook);
}

.jp-NumberingIcon {
  background-image: var(--jp-icon-numbering);
}

.jp-OfflineBoltIcon {
  background-image: var(--jp-icon-offline-bolt);
}

.jp-PaletteIcon {
  background-image: var(--jp-icon-palette);
}

.jp-PasteIcon {
  background-image: var(--jp-icon-paste);
}

.jp-PdfIcon {
  background-image: var(--jp-icon-pdf);
}

.jp-PythonIcon {
  background-image: var(--jp-icon-python);
}

.jp-RKernelIcon {
  background-image: var(--jp-icon-r-kernel);
}

.jp-ReactIcon {
  background-image: var(--jp-icon-react);
}

.jp-RedoIcon {
  background-image: var(--jp-icon-redo);
}

.jp-RefreshIcon {
  background-image: var(--jp-icon-refresh);
}

.jp-RegexIcon {
  background-image: var(--jp-icon-regex);
}

.jp-RunIcon {
  background-image: var(--jp-icon-run);
}

.jp-RunningIcon {
  background-image: var(--jp-icon-running);
}

.jp-SaveIcon {
  background-image: var(--jp-icon-save);
}

.jp-SearchIcon {
  background-image: var(--jp-icon-search);
}

.jp-SettingsIcon {
  background-image: var(--jp-icon-settings);
}

.jp-ShareIcon {
  background-image: var(--jp-icon-share);
}

.jp-SpreadsheetIcon {
  background-image: var(--jp-icon-spreadsheet);
}

.jp-StopIcon {
  background-image: var(--jp-icon-stop);
}

.jp-TabIcon {
  background-image: var(--jp-icon-tab);
}

.jp-TableRowsIcon {
  background-image: var(--jp-icon-table-rows);
}

.jp-TagIcon {
  background-image: var(--jp-icon-tag);
}

.jp-TerminalIcon {
  background-image: var(--jp-icon-terminal);
}

.jp-TextEditorIcon {
  background-image: var(--jp-icon-text-editor);
}

.jp-TocIcon {
  background-image: var(--jp-icon-toc);
}

.jp-TreeViewIcon {
  background-image: var(--jp-icon-tree-view);
}

.jp-TrustedIcon {
  background-image: var(--jp-icon-trusted);
}

.jp-UndoIcon {
  background-image: var(--jp-icon-undo);
}

.jp-UserIcon {
  background-image: var(--jp-icon-user);
}

.jp-UsersIcon {
  background-image: var(--jp-icon-users);
}

.jp-VegaIcon {
  background-image: var(--jp-icon-vega);
}

.jp-WordIcon {
  background-image: var(--jp-icon-word);
}

.jp-YamlIcon {
  background-image: var(--jp-icon-yaml);
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/**
 * (DEPRECATED) Support for consuming icons as CSS background images
 */

.jp-Icon,
.jp-MaterialIcon {
  background-position: center;
  background-repeat: no-repeat;
  background-size: 16px;
  min-width: 16px;
  min-height: 16px;
}

.jp-Icon-cover {
  background-position: center;
  background-repeat: no-repeat;
  background-size: cover;
}

/**
 * (DEPRECATED) Support for specific CSS icon sizes
 */

.jp-Icon-16 {
  background-size: 16px;
  min-width: 16px;
  min-height: 16px;
}

.jp-Icon-18 {
  background-size: 18px;
  min-width: 18px;
  min-height: 18px;
}

.jp-Icon-20 {
  background-size: 20px;
  min-width: 20px;
  min-height: 20px;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.lm-TabBar .lm-TabBar-addButton {
  align-items: center;
  display: flex;
  padding: 4px;
  padding-bottom: 5px;
  margin-right: 1px;
  background-color: var(--jp-layout-color2);
}

.lm-TabBar .lm-TabBar-addButton:hover {
  background-color: var(--jp-layout-color1);
}

.lm-DockPanel-tabBar .lm-TabBar-tab {
  width: var(--jp-private-horizontal-tab-width);
}

.lm-DockPanel-tabBar .lm-TabBar-content {
  flex: unset;
}

.lm-DockPanel-tabBar[data-orientation='horizontal'] {
  flex: 1 1 auto;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/**
 * Support for icons as inline SVG HTMLElements
 */

/* recolor the primary elements of an icon */
.jp-icon0[fill] {
  fill: var(--jp-inverse-layout-color0);
}

.jp-icon1[fill] {
  fill: var(--jp-inverse-layout-color1);
}

.jp-icon2[fill] {
  fill: var(--jp-inverse-layout-color2);
}

.jp-icon3[fill] {
  fill: var(--jp-inverse-layout-color3);
}

.jp-icon4[fill] {
  fill: var(--jp-inverse-layout-color4);
}

.jp-icon0[stroke] {
  stroke: var(--jp-inverse-layout-color0);
}

.jp-icon1[stroke] {
  stroke: var(--jp-inverse-layout-color1);
}

.jp-icon2[stroke] {
  stroke: var(--jp-inverse-layout-color2);
}

.jp-icon3[stroke] {
  stroke: var(--jp-inverse-layout-color3);
}

.jp-icon4[stroke] {
  stroke: var(--jp-inverse-layout-color4);
}

/* recolor the accent elements of an icon */
.jp-icon-accent0[fill] {
  fill: var(--jp-layout-color0);
}

.jp-icon-accent1[fill] {
  fill: var(--jp-layout-color1);
}

.jp-icon-accent2[fill] {
  fill: var(--jp-layout-color2);
}

.jp-icon-accent3[fill] {
  fill: var(--jp-layout-color3);
}

.jp-icon-accent4[fill] {
  fill: var(--jp-layout-color4);
}

.jp-icon-accent0[stroke] {
  stroke: var(--jp-layout-color0);
}

.jp-icon-accent1[stroke] {
  stroke: var(--jp-layout-color1);
}

.jp-icon-accent2[stroke] {
  stroke: var(--jp-layout-color2);
}

.jp-icon-accent3[stroke] {
  stroke: var(--jp-layout-color3);
}

.jp-icon-accent4[stroke] {
  stroke: var(--jp-layout-color4);
}

/* set the color of an icon to transparent */
.jp-icon-none[fill] {
  fill: none;
}

.jp-icon-none[stroke] {
  stroke: none;
}

/* brand icon colors. Same for light and dark */
.jp-icon-brand0[fill] {
  fill: var(--jp-brand-color0);
}

.jp-icon-brand1[fill] {
  fill: var(--jp-brand-color1);
}

.jp-icon-brand2[fill] {
  fill: var(--jp-brand-color2);
}

.jp-icon-brand3[fill] {
  fill: var(--jp-brand-color3);
}

.jp-icon-brand4[fill] {
  fill: var(--jp-brand-color4);
}

.jp-icon-brand0[stroke] {
  stroke: var(--jp-brand-color0);
}

.jp-icon-brand1[stroke] {
  stroke: var(--jp-brand-color1);
}

.jp-icon-brand2[stroke] {
  stroke: var(--jp-brand-color2);
}

.jp-icon-brand3[stroke] {
  stroke: var(--jp-brand-color3);
}

.jp-icon-brand4[stroke] {
  stroke: var(--jp-brand-color4);
}

/* warn icon colors. Same for light and dark */
.jp-icon-warn0[fill] {
  fill: var(--jp-warn-color0);
}

.jp-icon-warn1[fill] {
  fill: var(--jp-warn-color1);
}

.jp-icon-warn2[fill] {
  fill: var(--jp-warn-color2);
}

.jp-icon-warn3[fill] {
  fill: var(--jp-warn-color3);
}

.jp-icon-warn0[stroke] {
  stroke: var(--jp-warn-color0);
}

.jp-icon-warn1[stroke] {
  stroke: var(--jp-warn-color1);
}

.jp-icon-warn2[stroke] {
  stroke: var(--jp-warn-color2);
}

.jp-icon-warn3[stroke] {
  stroke: var(--jp-warn-color3);
}

/* icon colors that contrast well with each other and most backgrounds */
.jp-icon-contrast0[fill] {
  fill: var(--jp-icon-contrast-color0);
}

.jp-icon-contrast1[fill] {
  fill: var(--jp-icon-contrast-color1);
}

.jp-icon-contrast2[fill] {
  fill: var(--jp-icon-contrast-color2);
}

.jp-icon-contrast3[fill] {
  fill: var(--jp-icon-contrast-color3);
}

.jp-icon-contrast0[stroke] {
  stroke: var(--jp-icon-contrast-color0);
}

.jp-icon-contrast1[stroke] {
  stroke: var(--jp-icon-contrast-color1);
}

.jp-icon-contrast2[stroke] {
  stroke: var(--jp-icon-contrast-color2);
}

.jp-icon-contrast3[stroke] {
  stroke: var(--jp-icon-contrast-color3);
}

.jp-icon-dot[fill] {
  fill: var(--jp-warn-color0);
}

.jp-jupyter-icon-color[fill] {
  fill: var(--jp-jupyter-icon-color, var(--jp-warn-color0));
}

.jp-notebook-icon-color[fill] {
  fill: var(--jp-notebook-icon-color, var(--jp-warn-color0));
}

.jp-json-icon-color[fill] {
  fill: var(--jp-json-icon-color, var(--jp-warn-color1));
}

.jp-console-icon-color[fill] {
  fill: var(--jp-console-icon-color, white);
}

.jp-console-icon-background-color[fill] {
  fill: var(--jp-console-icon-background-color, var(--jp-brand-color1));
}

.jp-terminal-icon-color[fill] {
  fill: var(--jp-terminal-icon-color, var(--jp-layout-color2));
}

.jp-terminal-icon-background-color[fill] {
  fill: var(
    --jp-terminal-icon-background-color,
    var(--jp-inverse-layout-color2)
  );
}

.jp-text-editor-icon-color[fill] {
  fill: var(--jp-text-editor-icon-color, var(--jp-inverse-layout-color3));
}

.jp-inspector-icon-color[fill] {
  fill: var(--jp-inspector-icon-color, var(--jp-inverse-layout-color3));
}

/* CSS for icons in selected filebrowser listing items */
.jp-DirListing-item.jp-mod-selected .jp-icon-selectable[fill] {
  fill: #fff;
}

.jp-DirListing-item.jp-mod-selected .jp-icon-selectable-inverse[fill] {
  fill: var(--jp-brand-color1);
}

/* stylelint-disable selector-max-class, selector-max-compound-selectors */

/**
* TODO: come up with non css-hack solution for showing the busy icon on top
*  of the close icon
* CSS for complex behavior of close icon of tabs in the main area tabbar
*/
.lm-DockPanel-tabBar
  .lm-TabBar-tab.lm-mod-closable.jp-mod-dirty
  > .lm-TabBar-tabCloseIcon
  > :not(:hover)
  > .jp-icon3[fill] {
  fill: none;
}

.lm-DockPanel-tabBar
  .lm-TabBar-tab.lm-mod-closable.jp-mod-dirty
  > .lm-TabBar-tabCloseIcon
  > :not(:hover)
  > .jp-icon-busy[fill] {
  fill: var(--jp-inverse-layout-color3);
}

/* stylelint-enable selector-max-class, selector-max-compound-selectors */

/* CSS for icons in status bar */
#jp-main-statusbar .jp-mod-selected .jp-icon-selectable[fill] {
  fill: #fff;
}

#jp-main-statusbar .jp-mod-selected .jp-icon-selectable-inverse[fill] {
  fill: var(--jp-brand-color1);
}

/* special handling for splash icon CSS. While the theme CSS reloads during
   splash, the splash icon can loose theming. To prevent that, we set a
   default for its color variable */
:root {
  --jp-warn-color0: var(--md-orange-700);
}

/* not sure what to do with this one, used in filebrowser listing */
.jp-DragIcon {
  margin-right: 4px;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/**
 * Support for alt colors for icons as inline SVG HTMLElements
 */

/* alt recolor the primary elements of an icon */
.jp-icon-alt .jp-icon0[fill] {
  fill: var(--jp-layout-color0);
}

.jp-icon-alt .jp-icon1[fill] {
  fill: var(--jp-layout-color1);
}

.jp-icon-alt .jp-icon2[fill] {
  fill: var(--jp-layout-color2);
}

.jp-icon-alt .jp-icon3[fill] {
  fill: var(--jp-layout-color3);
}

.jp-icon-alt .jp-icon4[fill] {
  fill: var(--jp-layout-color4);
}

.jp-icon-alt .jp-icon0[stroke] {
  stroke: var(--jp-layout-color0);
}

.jp-icon-alt .jp-icon1[stroke] {
  stroke: var(--jp-layout-color1);
}

.jp-icon-alt .jp-icon2[stroke] {
  stroke: var(--jp-layout-color2);
}

.jp-icon-alt .jp-icon3[stroke] {
  stroke: var(--jp-layout-color3);
}

.jp-icon-alt .jp-icon4[stroke] {
  stroke: var(--jp-layout-color4);
}

/* alt recolor the accent elements of an icon */
.jp-icon-alt .jp-icon-accent0[fill] {
  fill: var(--jp-inverse-layout-color0);
}

.jp-icon-alt .jp-icon-accent1[fill] {
  fill: var(--jp-inverse-layout-color1);
}

.jp-icon-alt .jp-icon-accent2[fill] {
  fill: var(--jp-inverse-layout-color2);
}

.jp-icon-alt .jp-icon-accent3[fill] {
  fill: var(--jp-inverse-layout-color3);
}

.jp-icon-alt .jp-icon-accent4[fill] {
  fill: var(--jp-inverse-layout-color4);
}

.jp-icon-alt .jp-icon-accent0[stroke] {
  stroke: var(--jp-inverse-layout-color0);
}

.jp-icon-alt .jp-icon-accent1[stroke] {
  stroke: var(--jp-inverse-layout-color1);
}

.jp-icon-alt .jp-icon-accent2[stroke] {
  stroke: var(--jp-inverse-layout-color2);
}

.jp-icon-alt .jp-icon-accent3[stroke] {
  stroke: var(--jp-inverse-layout-color3);
}

.jp-icon-alt .jp-icon-accent4[stroke] {
  stroke: var(--jp-inverse-layout-color4);
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-icon-hoverShow:not(:hover) .jp-icon-hoverShow-content {
  display: none !important;
}

/**
 * Support for hover colors for icons as inline SVG HTMLElements
 */

/**
 * regular colors
 */

/* recolor the primary elements of an icon */
.jp-icon-hover :hover .jp-icon0-hover[fill] {
  fill: var(--jp-inverse-layout-color0);
}

.jp-icon-hover :hover .jp-icon1-hover[fill] {
  fill: var(--jp-inverse-layout-color1);
}

.jp-icon-hover :hover .jp-icon2-hover[fill] {
  fill: var(--jp-inverse-layout-color2);
}

.jp-icon-hover :hover .jp-icon3-hover[fill] {
  fill: var(--jp-inverse-layout-color3);
}

.jp-icon-hover :hover .jp-icon4-hover[fill] {
  fill: var(--jp-inverse-layout-color4);
}

.jp-icon-hover :hover .jp-icon0-hover[stroke] {
  stroke: var(--jp-inverse-layout-color0);
}

.jp-icon-hover :hover .jp-icon1-hover[stroke] {
  stroke: var(--jp-inverse-layout-color1);
}

.jp-icon-hover :hover .jp-icon2-hover[stroke] {
  stroke: var(--jp-inverse-layout-color2);
}

.jp-icon-hover :hover .jp-icon3-hover[stroke] {
  stroke: var(--jp-inverse-layout-color3);
}

.jp-icon-hover :hover .jp-icon4-hover[stroke] {
  stroke: var(--jp-inverse-layout-color4);
}

/* recolor the accent elements of an icon */
.jp-icon-hover :hover .jp-icon-accent0-hover[fill] {
  fill: var(--jp-layout-color0);
}

.jp-icon-hover :hover .jp-icon-accent1-hover[fill] {
  fill: var(--jp-layout-color1);
}

.jp-icon-hover :hover .jp-icon-accent2-hover[fill] {
  fill: var(--jp-layout-color2);
}

.jp-icon-hover :hover .jp-icon-accent3-hover[fill] {
  fill: var(--jp-layout-color3);
}

.jp-icon-hover :hover .jp-icon-accent4-hover[fill] {
  fill: var(--jp-layout-color4);
}

.jp-icon-hover :hover .jp-icon-accent0-hover[stroke] {
  stroke: var(--jp-layout-color0);
}

.jp-icon-hover :hover .jp-icon-accent1-hover[stroke] {
  stroke: var(--jp-layout-color1);
}

.jp-icon-hover :hover .jp-icon-accent2-hover[stroke] {
  stroke: var(--jp-layout-color2);
}

.jp-icon-hover :hover .jp-icon-accent3-hover[stroke] {
  stroke: var(--jp-layout-color3);
}

.jp-icon-hover :hover .jp-icon-accent4-hover[stroke] {
  stroke: var(--jp-layout-color4);
}

/* set the color of an icon to transparent */
.jp-icon-hover :hover .jp-icon-none-hover[fill] {
  fill: none;
}

.jp-icon-hover :hover .jp-icon-none-hover[stroke] {
  stroke: none;
}

/**
 * inverse colors
 */

/* inverse recolor the primary elements of an icon */
.jp-icon-hover.jp-icon-alt :hover .jp-icon0-hover[fill] {
  fill: var(--jp-layout-color0);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon1-hover[fill] {
  fill: var(--jp-layout-color1);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon2-hover[fill] {
  fill: var(--jp-layout-color2);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon3-hover[fill] {
  fill: var(--jp-layout-color3);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon4-hover[fill] {
  fill: var(--jp-layout-color4);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon0-hover[stroke] {
  stroke: var(--jp-layout-color0);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon1-hover[stroke] {
  stroke: var(--jp-layout-color1);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon2-hover[stroke] {
  stroke: var(--jp-layout-color2);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon3-hover[stroke] {
  stroke: var(--jp-layout-color3);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon4-hover[stroke] {
  stroke: var(--jp-layout-color4);
}

/* inverse recolor the accent elements of an icon */
.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent0-hover[fill] {
  fill: var(--jp-inverse-layout-color0);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent1-hover[fill] {
  fill: var(--jp-inverse-layout-color1);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent2-hover[fill] {
  fill: var(--jp-inverse-layout-color2);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent3-hover[fill] {
  fill: var(--jp-inverse-layout-color3);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent4-hover[fill] {
  fill: var(--jp-inverse-layout-color4);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent0-hover[stroke] {
  stroke: var(--jp-inverse-layout-color0);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent1-hover[stroke] {
  stroke: var(--jp-inverse-layout-color1);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent2-hover[stroke] {
  stroke: var(--jp-inverse-layout-color2);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent3-hover[stroke] {
  stroke: var(--jp-inverse-layout-color3);
}

.jp-icon-hover.jp-icon-alt :hover .jp-icon-accent4-hover[stroke] {
  stroke: var(--jp-inverse-layout-color4);
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-IFrame {
  width: 100%;
  height: 100%;
}

.jp-IFrame > iframe {
  border: none;
}

/*
When drag events occur, `lm-mod-override-cursor` is added to the body.
Because iframes steal all cursor events, the following two rules are necessary
to suppress pointer events while resize drags are occurring. There may be a
better solution to this problem.
*/
body.lm-mod-override-cursor .jp-IFrame {
  position: relative;
}

body.lm-mod-override-cursor .jp-IFrame::before {
  content: '';
  position: absolute;
  top: 0;
  left: 0;
  right: 0;
  bottom: 0;
  background: transparent;
}

/*-----------------------------------------------------------------------------
| Copyright (c) 2014-2016, Jupyter Development Team.
|
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-HoverBox {
  position: fixed;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-FormGroup-content fieldset {
  border: none;
  padding: 0;
  min-width: 0;
  width: 100%;
}

/* stylelint-disable selector-max-type */

.jp-FormGroup-content fieldset .jp-inputFieldWrapper input,
.jp-FormGroup-content fieldset .jp-inputFieldWrapper select,
.jp-FormGroup-content fieldset .jp-inputFieldWrapper textarea {
  font-size: var(--jp-content-font-size2);
  border-color: var(--jp-input-border-color);
  border-style: solid;
  border-radius: var(--jp-border-radius);
  border-width: 1px;
  padding: 6px 8px;
  background: none;
  color: var(--jp-ui-font-color0);
  height: inherit;
}

.jp-FormGroup-content fieldset input[type='checkbox'] {
  position: relative;
  top: 2px;
  margin-left: 0;
}

.jp-FormGroup-content button.jp-mod-styled {
  cursor: pointer;
}

.jp-FormGroup-content .checkbox label {
  cursor: pointer;
  font-size: var(--jp-content-font-size1);
}

.jp-FormGroup-content .jp-root > fieldset > legend {
  display: none;
}

.jp-FormGroup-content .jp-root > fieldset > p {
  display: none;
}

/** copy of `input.jp-mod-styled:focus` style */
.jp-FormGroup-content fieldset input:focus,
.jp-FormGroup-content fieldset select:focus {
  -moz-outline-radius: unset;
  outline: var(--jp-border-width) solid var(--md-blue-500);
  outline-offset: -1px;
  box-shadow: inset 0 0 4px var(--md-blue-300);
}

.jp-FormGroup-content fieldset input:hover:not(:focus),
.jp-FormGroup-content fieldset select:hover:not(:focus) {
  background-color: var(--jp-border-color2);
}

/* stylelint-enable selector-max-type */

.jp-FormGroup-content .checkbox .field-description {
  /* Disable default description field for checkbox:
   because other widgets do not have description fields,
   we add descriptions to each widget on the field level.
  */
  display: none;
}

.jp-FormGroup-content #root__description {
  display: none;
}

.jp-FormGroup-content .jp-modifiedIndicator {
  width: 5px;
  background-color: var(--jp-brand-color2);
  margin-top: 0;
  margin-left: calc(var(--jp-private-settingeditor-modifier-indent) * -1);
  flex-shrink: 0;
}

.jp-FormGroup-content .jp-modifiedIndicator.jp-errorIndicator {
  background-color: var(--jp-error-color0);
  margin-right: 0.5em;
}

/* RJSF ARRAY style */

.jp-arrayFieldWrapper legend {
  font-size: var(--jp-content-font-size2);
  color: var(--jp-ui-font-color0);
  flex-basis: 100%;
  padding: 4px 0;
  font-weight: var(--jp-content-heading-font-weight);
  border-bottom: 1px solid var(--jp-border-color2);
}

.jp-arrayFieldWrapper .field-description {
  padding: 4px 0;
  white-space: pre-wrap;
}

.jp-arrayFieldWrapper .array-item {
  width: 100%;
  border: 1px solid var(--jp-border-color2);
  border-radius: 4px;
  margin: 4px;
}

.jp-ArrayOperations {
  display: flex;
  margin-left: 8px;
}

.jp-ArrayOperationsButton {
  margin: 2px;
}

.jp-ArrayOperationsButton .jp-icon3[fill] {
  fill: var(--jp-ui-font-color0);
}

button.jp-ArrayOperationsButton.jp-mod-styled:disabled {
  cursor: not-allowed;
  opacity: 0.5;
}

/* RJSF form validation error */

.jp-FormGroup-content .validationErrors {
  color: var(--jp-error-color0);
}

/* Hide panel level error as duplicated the field level error */
.jp-FormGroup-content .panel.errors {
  display: none;
}

/* RJSF normal content (settings-editor) */

.jp-FormGroup-contentNormal {
  display: flex;
  align-items: center;
  flex-wrap: wrap;
}

.jp-FormGroup-contentNormal .jp-FormGroup-contentItem {
  margin-left: 7px;
  color: var(--jp-ui-font-color0);
}

.jp-FormGroup-contentNormal .jp-FormGroup-description {
  flex-basis: 100%;
  padding: 4px 7px;
}

.jp-FormGroup-contentNormal .jp-FormGroup-default {
  flex-basis: 100%;
  padding: 4px 7px;
}

.jp-FormGroup-contentNormal .jp-FormGroup-fieldLabel {
  font-size: var(--jp-content-font-size1);
  font-weight: normal;
  min-width: 120px;
}

.jp-FormGroup-contentNormal fieldset:not(:first-child) {
  margin-left: 7px;
}

.jp-FormGroup-contentNormal .field-array-of-string .array-item {
  /* Display `jp-ArrayOperations` buttons side-by-side with content except
    for small screens where flex-wrap will place them one below the other.
  */
  display: flex;
  align-items: center;
  flex-wrap: wrap;
}

.jp-FormGroup-contentNormal .jp-objectFieldWrapper .form-group {
  padding: 2px 8px 2px var(--jp-private-settingeditor-modifier-indent);
  margin-top: 2px;
}

/* RJSF compact content (metadata-form) */

.jp-FormGroup-content.jp-FormGroup-contentCompact {
  width: 100%;
}

.jp-FormGroup-contentCompact .form-group {
  display: flex;
  padding: 0.5em 0.2em 0.5em 0;
}

.jp-FormGroup-contentCompact
  .jp-FormGroup-compactTitle
  .jp-FormGroup-description {
  font-size: var(--jp-ui-font-size1);
  color: var(--jp-ui-font-color2);
}

.jp-FormGroup-contentCompact .jp-FormGroup-fieldLabel {
  padding-bottom: 0.3em;
}

.jp-FormGroup-contentCompact .jp-inputFieldWrapper .form-control {
  width: 100%;
  box-sizing: border-box;
}

.jp-FormGroup-contentCompact .jp-arrayFieldWrapper .jp-FormGroup-compactTitle {
  padding-bottom: 7px;
}

.jp-FormGroup-contentCompact
  .jp-objectFieldWrapper
  .jp-objectFieldWrapper
  .form-group {
  padding: 2px 8px 2px var(--jp-private-settingeditor-modifier-indent);
  margin-top: 2px;
}

.jp-FormGroup-contentCompact ul.error-detail {
  margin-block-start: 0.5em;
  margin-block-end: 0.5em;
  padding-inline-start: 1em;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

.jp-SidePanel {
  display: flex;
  flex-direction: column;
  min-width: var(--jp-sidebar-min-width);
  overflow-y: auto;
  color: var(--jp-ui-font-color1);
  background: var(--jp-layout-color1);
  font-size: var(--jp-ui-font-size1);
}

.jp-SidePanel-header {
  flex: 0 0 auto;
  display: flex;
  border-bottom: var(--jp-border-width) solid var(--jp-border-color2);
  font-size: var(--jp-ui-font-size0);
  font-weight: 600;
  letter-spacing: 1px;
  margin: 0;
  padding: 2px;
  text-transform: uppercase;
}

.jp-SidePanel-toolbar {
  flex: 0 0 auto;
}

.jp-SidePanel-content {
  flex: 1 1 auto;
}

.jp-SidePanel-toolbar,
.jp-AccordionPanel-toolbar {
  height: var(--jp-private-toolbar-height);
}

.jp-SidePanel-toolbar.jp-Toolbar-micro {
  display: none;
}

.lm-AccordionPanel .jp-AccordionPanel-title {
  box-sizing: border-box;
  line-height: 25px;
  margin: 0;
  display: flex;
  align-items: center;
  background: var(--jp-layout-color1);
  color: var(--jp-ui-font-color1);
  border-bottom: var(--jp-border-width) solid var(--jp-toolbar-border-color);
  box-shadow: var(--jp-toolbar-box-shadow);
  font-size: var(--jp-ui-font-size0);
}

.jp-AccordionPanel-title {
  cursor: pointer;
  user-select: none;
  -moz-user-select: none;
  -webkit-user-select: none;
  text-transform: uppercase;
}

.lm-AccordionPanel[data-orientation='horizontal'] > .jp-AccordionPanel-title {
  /* Title is rotated for horizontal accordion panel using CSS */
  display: block;
  transform-origin: top left;
  transform: rotate(-90deg) translate(-100%);
}

.jp-AccordionPanel-title .lm-AccordionPanel-titleLabel {
  user-select: none;
  text-overflow: ellipsis;
  white-space: nowrap;
  overflow: hidden;
}

.jp-AccordionPanel-title .lm-AccordionPanel-titleCollapser {
  transform: rotate(-90deg);
  margin: auto 0;
  height: 16px;
}

.jp-AccordionPanel-title.lm-mod-expanded .lm-AccordionPanel-titleCollapser {
  transform: rotate(0deg);
}

.lm-AccordionPanel .jp-AccordionPanel-toolbar {
  background: none;
  box-shadow: none;
  border: none;
  margin-left: auto;
}

.lm-AccordionPanel .lm-SplitPanel-handle:hover {
  background: var(--jp-layout-color3);
}

.jp-text-truncated {
  overflow: hidden;
  text-overflow: ellipsis;
  white-space: nowrap;
}

/*-----------------------------------------------------------------------------
| Copyright (c) 2017, Jupyter Development Team.
|
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-Spinner {
  position: absolute;
  display: flex;
  justify-content: center;
  align-items: center;
  z-index: 10;
  left: 0;
  top: 0;
  width: 100%;
  height: 100%;
  background: var(--jp-layout-color0);
  outline: none;
}

.jp-SpinnerContent {
  font-size: 10px;
  margin: 50px auto;
  text-indent: -9999em;
  width: 3em;
  height: 3em;
  border-radius: 50%;
  background: var(--jp-brand-color3);
  background: linear-gradient(
    to right,
    #f37626 10%,
    rgba(255, 255, 255, 0) 42%
  );
  position: relative;
  animation: load3 1s infinite linear, fadeIn 1s;
}

.jp-SpinnerContent::before {
  width: 50%;
  height: 50%;
  background: #f37626;
  border-radius: 100% 0 0;
  position: absolute;
  top: 0;
  left: 0;
  content: '';
}

.jp-SpinnerContent::after {
  background: var(--jp-layout-color0);
  width: 75%;
  height: 75%;
  border-radius: 50%;
  content: '';
  margin: auto;
  position: absolute;
  top: 0;
  left: 0;
  bottom: 0;
  right: 0;
}

@keyframes fadeIn {
  0% {
    opacity: 0;
  }

  100% {
    opacity: 1;
  }
}

@keyframes load3 {
  0% {
    transform: rotate(0deg);
  }

  100% {
    transform: rotate(360deg);
  }
}

/*-----------------------------------------------------------------------------
| Copyright (c) 2014-2017, Jupyter Development Team.
|
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

button.jp-mod-styled {
  font-size: var(--jp-ui-font-size1);
  color: var(--jp-ui-font-color0);
  border: none;
  box-sizing: border-box;
  text-align: center;
  line-height: 32px;
  height: 32px;
  padding: 0 12px;
  letter-spacing: 0.8px;
  outline: none;
  appearance: none;
  -webkit-appearance: none;
  -moz-appearance: none;
}

input.jp-mod-styled {
  background: var(--jp-input-background);
  height: 28px;
  box-sizing: border-box;
  border: var(--jp-border-width) solid var(--jp-border-color1);
  padding-left: 7px;
  padding-right: 7px;
  font-size: var(--jp-ui-font-size2);
  color: var(--jp-ui-font-color0);
  outline: none;
  appearance: none;
  -webkit-appearance: none;
  -moz-appearance: none;
}

input[type='checkbox'].jp-mod-styled {
  appearance: checkbox;
  -webkit-appearance: checkbox;
  -moz-appearance: checkbox;
  height: auto;
}

input.jp-mod-styled:focus {
  border: var(--jp-border-width) solid var(--md-blue-500);
  box-shadow: inset 0 0 4px var(--md-blue-300);
}

.jp-select-wrapper {
  display: flex;
  position: relative;
  flex-direction: column;
  padding: 1px;
  background-color: var(--jp-layout-color1);
  box-sizing: border-box;
  margin-bottom: 12px;
}

.jp-select-wrapper:not(.multiple) {
  height: 28px;
}

.jp-select-wrapper.jp-mod-focused select.jp-mod-styled {
  border: var(--jp-border-width) solid var(--jp-input-active-border-color);
  box-shadow: var(--jp-input-box-shadow);
  background-color: var(--jp-input-active-background);
}

select.jp-mod-styled:hover {
  cursor: pointer;
  color: var(--jp-ui-font-color0);
  background-color: var(--jp-input-hover-background);
  box-shadow: inset 0 0 1px rgba(0, 0, 0, 0.5);
}

select.jp-mod-styled {
  flex: 1 1 auto;
  width: 100%;
  font-size: var(--jp-ui-font-size2);
  background: var(--jp-input-background);
  color: var(--jp-ui-font-color0);
  padding: 0 25px 0 8px;
  border: var(--jp-border-width) solid var(--jp-input-border-color);
  border-radius: 0;
  outline: none;
  appearance: none;
  -webkit-appearance: none;
  -moz-appearance: none;
}

select.jp-mod-styled:not([multiple]) {
  height: 32px;
}

select.jp-mod-styled[multiple] {
  max-height: 200px;
  overflow-y: auto;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-switch {
  display: flex;
  align-items: center;
  padding-left: 4px;
  padding-right: 4px;
  font-size: var(--jp-ui-font-size1);
  background-color: transparent;
  color: var(--jp-ui-font-color1);
  border: none;
  height: 20px;
}

.jp-switch:hover {
  background-color: var(--jp-layout-color2);
}

.jp-switch-label {
  margin-right: 5px;
  font-family: var(--jp-ui-font-family);
}

.jp-switch-track {
  cursor: pointer;
  background-color: var(--jp-switch-color, var(--jp-border-color1));
  -webkit-transition: 0.4s;
  transition: 0.4s;
  border-radius: 34px;
  height: 16px;
  width: 35px;
  position: relative;
}

.jp-switch-track::before {
  content: '';
  position: absolute;
  height: 10px;
  width: 10px;
  margin: 3px;
  left: 0;
  background-color: var(--jp-ui-inverse-font-color1);
  -webkit-transition: 0.4s;
  transition: 0.4s;
  border-radius: 50%;
}

.jp-switch[aria-checked='true'] .jp-switch-track {
  background-color: var(--jp-switch-true-position-color, var(--jp-warn-color0));
}

.jp-switch[aria-checked='true'] .jp-switch-track::before {
  /* track width (35) - margins (3 + 3) - thumb width (10) */
  left: 19px;
}

/*-----------------------------------------------------------------------------
| Copyright (c) 2014-2016, Jupyter Development Team.
|
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

:root {
  --jp-private-toolbar-height: calc(
    28px + var(--jp-border-width)
  ); /* leave 28px for content */
}

.jp-Toolbar {
  color: var(--jp-ui-font-color1);
  flex: 0 0 auto;
  display: flex;
  flex-direction: row;
  border-bottom: var(--jp-border-width) solid var(--jp-toolbar-border-color);
  box-shadow: var(--jp-toolbar-box-shadow);
  background: var(--jp-toolbar-background);
  min-height: var(--jp-toolbar-micro-height);
  padding: 2px;
  z-index: 8;
  overflow-x: hidden;
}

/* Toolbar items */

.jp-Toolbar > .jp-Toolbar-item.jp-Toolbar-spacer {
  flex-grow: 1;
  flex-shrink: 1;
}

.jp-Toolbar-item.jp-Toolbar-kernelStatus {
  display: inline-block;
  width: 32px;
  background-repeat: no-repeat;
  background-position: center;
  background-size: 16px;
}

.jp-Toolbar > .jp-Toolbar-item {
  flex: 0 0 auto;
  display: flex;
  padding-left: 1px;
  padding-right: 1px;
  font-size: var(--jp-ui-font-size1);
  line-height: var(--jp-private-toolbar-height);
  height: 100%;
}

/* Toolbar buttons */

/* This is the div we use to wrap the react component into a Widget */
div.jp-ToolbarButton {
  color: transparent;
  border: none;
  box-sizing: border-box;
  outline: none;
  appearance: none;
  -webkit-appearance: none;
  -moz-appearance: none;
  padding: 0;
  margin: 0;
}

button.jp-ToolbarButtonComponent {
  background: var(--jp-layout-color1);
  border: none;
  box-sizing: border-box;
  outline: none;
  appearance: none;
  -webkit-appearance: none;
  -moz-appearance: none;
  padding: 0 6px;
  margin: 0;
  height: 24px;
  border-radius: var(--jp-border-radius);
  display: flex;
  align-items: center;
  text-align: center;
  font-size: 14px;
  min-width: unset;
  min-height: unset;
}

button.jp-ToolbarButtonComponent:disabled {
  opacity: 0.4;
}

button.jp-ToolbarButtonComponent > span {
  padding: 0;
  flex: 0 0 auto;
}

button.jp-ToolbarButtonComponent .jp-ToolbarButtonComponent-label {
  font-size: var(--jp-ui-font-size1);
  line-height: 100%;
  padding-left: 2px;
  color: var(--jp-ui-font-color1);
  font-family: var(--jp-ui-font-family);
}

#jp-main-dock-panel[data-mode='single-document']
  .jp-MainAreaWidget
  > .jp-Toolbar.jp-Toolbar-micro {
  padding: 0;
  min-height: 0;
}

#jp-main-dock-panel[data-mode='single-document']
  .jp-MainAreaWidget
  > .jp-Toolbar {
  border: none;
  box-shadow: none;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

.jp-WindowedPanel-outer {
  position: relative;
  overflow-y: auto;
}

.jp-WindowedPanel-inner {
  position: relative;
}

.jp-WindowedPanel-window {
  position: absolute;
  left: 0;
  right: 0;
  overflow: visible;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/* Sibling imports */

body {
  color: var(--jp-ui-font-color1);
  font-size: var(--jp-ui-font-size1);
}

/* Disable native link decoration styles everywhere outside of dialog boxes */
a {
  text-decoration: unset;
  color: unset;
}

a:hover {
  text-decoration: unset;
  color: unset;
}

/* Accessibility for links inside dialog box text */
.jp-Dialog-content a {
  text-decoration: revert;
  color: var(--jp-content-link-color);
}

.jp-Dialog-content a:hover {
  text-decoration: revert;
}

/* Styles for ui-components */
.jp-Button {
  color: var(--jp-ui-font-color2);
  border-radius: var(--jp-border-radius);
  padding: 0 12px;
  font-size: var(--jp-ui-font-size1);

  /* Copy from blueprint 3 */
  display: inline-flex;
  flex-direction: row;
  border: none;
  cursor: pointer;
  align-items: center;
  justify-content: center;
  text-align: left;
  vertical-align: middle;
  min-height: 30px;
  min-width: 30px;
}

.jp-Button:disabled {
  cursor: not-allowed;
}

.jp-Button:empty {
  padding: 0 !important;
}

.jp-Button.jp-mod-small {
  min-height: 24px;
  min-width: 24px;
  font-size: 12px;
  padding: 0 7px;
}

/* Use our own theme for hover styles */
.jp-Button.jp-mod-minimal:hover {
  background-color: var(--jp-layout-color2);
}

.jp-Button.jp-mod-minimal {
  background: none;
}

.jp-InputGroup {
  display: block;
  position: relative;
}

.jp-InputGroup input {
  box-sizing: border-box;
  border: none;
  border-radius: 0;
  background-color: transparent;
  color: var(--jp-ui-font-color0);
  box-shadow: inset 0 0 0 var(--jp-border-width) var(--jp-input-border-color);
  padding-bottom: 0;
  padding-top: 0;
  padding-left: 10px;
  padding-right: 28px;
  position: relative;
  width: 100%;
  -webkit-appearance: none;
  -moz-appearance: none;
  appearance: none;
  font-size: 14px;
  font-weight: 400;
  height: 30px;
  line-height: 30px;
  outline: none;
  vertical-align: middle;
}

.jp-InputGroup input:focus {
  box-shadow: inset 0 0 0 var(--jp-border-width)
      var(--jp-input-active-box-shadow-color),
    inset 0 0 0 3px var(--jp-input-active-box-shadow-color);
}

.jp-InputGroup input:disabled {
  cursor: not-allowed;
  resize: block;
  background-color: var(--jp-layout-color2);
  color: var(--jp-ui-font-color2);
}

.jp-InputGroup input:disabled ~ span {
  cursor: not-allowed;
  color: var(--jp-ui-font-color2);
}

.jp-InputGroup input::placeholder,
input::placeholder {
  color: var(--jp-ui-font-color2);
}

.jp-InputGroupAction {
  position: absolute;
  bottom: 1px;
  right: 0;
  padding: 6px;
}

.jp-HTMLSelect.jp-DefaultStyle select {
  background-color: initial;
  border: none;
  border-radius: 0;
  box-shadow: none;
  color: var(--jp-ui-font-color0);
  display: block;
  font-size: var(--jp-ui-font-size1);
  font-family: var(--jp-ui-font-family);
  height: 24px;
  line-height: 14px;
  padding: 0 25px 0 10px;
  text-align: left;
  -moz-appearance: none;
  -webkit-appearance: none;
}

.jp-HTMLSelect.jp-DefaultStyle select:disabled {
  background-color: var(--jp-layout-color2);
  color: var(--jp-ui-font-color2);
  cursor: not-allowed;
  resize: block;
}

.jp-HTMLSelect.jp-DefaultStyle select:disabled ~ span {
  cursor: not-allowed;
}

/* Use our own theme for hover and option styles */
/* stylelint-disable-next-line selector-max-type */
.jp-HTMLSelect.jp-DefaultStyle select:hover,
.jp-HTMLSelect.jp-DefaultStyle select > option {
  background-color: var(--jp-layout-color2);
  color: var(--jp-ui-font-color0);
}

select {
  box-sizing: border-box;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Styles
|----------------------------------------------------------------------------*/

.jp-StatusBar-Widget {
  display: flex;
  align-items: center;
  background: var(--jp-layout-color2);
  min-height: var(--jp-statusbar-height);
  justify-content: space-between;
  padding: 0 10px;
}

.jp-StatusBar-Left {
  display: flex;
  align-items: center;
  flex-direction: row;
}

.jp-StatusBar-Middle {
  display: flex;
  align-items: center;
}

.jp-StatusBar-Right {
  display: flex;
  align-items: center;
  flex-direction: row-reverse;
}

.jp-StatusBar-Item {
  max-height: var(--jp-statusbar-height);
  margin: 0 2px;
  height: var(--jp-statusbar-height);
  white-space: nowrap;
  text-overflow: ellipsis;
  color: var(--jp-ui-font-color1);
  padding: 0 6px;
}

.jp-mod-highlighted:hover {
  background-color: var(--jp-layout-color3);
}

.jp-mod-clicked {
  background-color: var(--jp-brand-color1);
}

.jp-mod-clicked:hover {
  background-color: var(--jp-brand-color0);
}

.jp-mod-clicked .jp-StatusBar-TextItem {
  color: var(--jp-ui-inverse-font-color1);
}

.jp-StatusBar-HoverItem {
  box-shadow: '0px 4px 4px rgba(0, 0, 0, 0.25)';
}

.jp-StatusBar-TextItem {
  font-size: var(--jp-ui-font-size1);
  font-family: var(--jp-ui-font-family);
  line-height: 24px;
  color: var(--jp-ui-font-color1);
}

.jp-StatusBar-GroupItem {
  display: flex;
  align-items: center;
  flex-direction: row;
}

.jp-Statusbar-ProgressCircle svg {
  display: block;
  margin: 0 auto;
  width: 16px;
  height: 24px;
  align-self: normal;
}

.jp-Statusbar-ProgressCircle path {
  fill: var(--jp-inverse-layout-color3);
}

.jp-Statusbar-ProgressBar-progress-bar {
  height: 10px;
  width: 100px;
  border: solid 0.25px var(--jp-brand-color2);
  border-radius: 3px;
  overflow: hidden;
  align-self: center;
}

.jp-Statusbar-ProgressBar-progress-bar > div {
  background-color: var(--jp-brand-color2);
  background-image: linear-gradient(
    -45deg,
    rgba(255, 255, 255, 0.2) 25%,
    transparent 25%,
    transparent 50%,
    rgba(255, 255, 255, 0.2) 50%,
    rgba(255, 255, 255, 0.2) 75%,
    transparent 75%,
    transparent
  );
  background-size: 40px 40px;
  float: left;
  width: 0%;
  height: 100%;
  font-size: 12px;
  line-height: 14px;
  color: #fff;
  text-align: center;
  animation: jp-Statusbar-ExecutionTime-progress-bar 2s linear infinite;
}

.jp-Statusbar-ProgressBar-progress-bar p {
  color: var(--jp-ui-font-color1);
  font-family: var(--jp-ui-font-family);
  font-size: var(--jp-ui-font-size1);
  line-height: 10px;
  width: 100px;
}

@keyframes jp-Statusbar-ExecutionTime-progress-bar {
  0% {
    background-position: 0 0;
  }

  100% {
    background-position: 40px 40px;
  }
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Variables
|----------------------------------------------------------------------------*/

:root {
  --jp-private-commandpalette-search-height: 28px;
}

/*-----------------------------------------------------------------------------
| Overall styles
|----------------------------------------------------------------------------*/

.lm-CommandPalette {
  padding-bottom: 0;
  color: var(--jp-ui-font-color1);
  background: var(--jp-layout-color1);

  /* This is needed so that all font sizing of children done in ems is
   * relative to this base size */
  font-size: var(--jp-ui-font-size1);
}

/*-----------------------------------------------------------------------------
| Modal variant
|----------------------------------------------------------------------------*/

.jp-ModalCommandPalette {
  position: absolute;
  z-index: 10000;
  top: 38px;
  left: 30%;
  margin: 0;
  padding: 4px;
  width: 40%;
  box-shadow: var(--jp-elevation-z4);
  border-radius: 4px;
  background: var(--jp-layout-color0);
}

.jp-ModalCommandPalette .lm-CommandPalette {
  max-height: 40vh;
}

.jp-ModalCommandPalette .lm-CommandPalette .lm-close-icon::after {
  display: none;
}

.jp-ModalCommandPalette .lm-CommandPalette .lm-CommandPalette-header {
  display: none;
}

.jp-ModalCommandPalette .lm-CommandPalette .lm-CommandPalette-item {
  margin-left: 4px;
  margin-right: 4px;
}

.jp-ModalCommandPalette
  .lm-CommandPalette
  .lm-CommandPalette-item.lm-mod-disabled {
  display: none;
}

/*-----------------------------------------------------------------------------
| Search
|----------------------------------------------------------------------------*/

.lm-CommandPalette-search {
  padding: 4px;
  background-color: var(--jp-layout-color1);
  z-index: 2;
}

.lm-CommandPalette-wrapper {
  overflow: overlay;
  padding: 0 9px;
  background-color: var(--jp-input-active-background);
  height: 30px;
  box-shadow: inset 0 0 0 var(--jp-border-width) var(--jp-input-border-color);
}

.lm-CommandPalette.lm-mod-focused .lm-CommandPalette-wrapper {
  box-shadow: inset 0 0 0 1px var(--jp-input-active-box-shadow-color),
    inset 0 0 0 3px var(--jp-input-active-box-shadow-color);
}

.jp-SearchIconGroup {
  color: white;
  background-color: var(--jp-brand-color1);
  position: absolute;
  top: 4px;
  right: 4px;
  padding: 5px 5px 1px;
}

.jp-SearchIconGroup svg {
  height: 20px;
  width: 20px;
}

.jp-SearchIconGroup .jp-icon3[fill] {
  fill: var(--jp-layout-color0);
}

.lm-CommandPalette-input {
  background: transparent;
  width: calc(100% - 18px);
  float: left;
  border: none;
  outline: none;
  font-size: var(--jp-ui-font-size1);
  color: var(--jp-ui-font-color0);
  line-height: var(--jp-private-commandpalette-search-height);
}

.lm-CommandPalette-input::-webkit-input-placeholder,
.lm-CommandPalette-input::-moz-placeholder,
.lm-CommandPalette-input:-ms-input-placeholder {
  color: var(--jp-ui-font-color2);
  font-size: var(--jp-ui-font-size1);
}

/*-----------------------------------------------------------------------------
| Results
|----------------------------------------------------------------------------*/

.lm-CommandPalette-header:first-child {
  margin-top: 0;
}

.lm-CommandPalette-header {
  border-bottom: solid var(--jp-border-width) var(--jp-border-color2);
  color: var(--jp-ui-font-color1);
  cursor: pointer;
  display: flex;
  font-size: var(--jp-ui-font-size0);
  font-weight: 600;
  letter-spacing: 1px;
  margin-top: 8px;
  padding: 8px 0 8px 12px;
  text-transform: uppercase;
}

.lm-CommandPalette-header.lm-mod-active {
  background: var(--jp-layout-color2);
}

.lm-CommandPalette-header > mark {
  background-color: transparent;
  font-weight: bold;
  color: var(--jp-ui-font-color1);
}

.lm-CommandPalette-item {
  padding: 4px 12px 4px 4px;
  color: var(--jp-ui-font-color1);
  font-size: var(--jp-ui-font-size1);
  font-weight: 400;
  display: flex;
}

.lm-CommandPalette-item.lm-mod-disabled {
  color: var(--jp-ui-font-color2);
}

.lm-CommandPalette-item.lm-mod-active {
  color: var(--jp-ui-inverse-font-color1);
  background: var(--jp-brand-color1);
}

.lm-CommandPalette-item.lm-mod-active .lm-CommandPalette-itemLabel > mark {
  color: var(--jp-ui-inverse-font-color0);
}

.lm-CommandPalette-item.lm-mod-active .jp-icon-selectable[fill] {
  fill: var(--jp-layout-color0);
}

.lm-CommandPalette-item.lm-mod-active:hover:not(.lm-mod-disabled) {
  color: var(--jp-ui-inverse-font-color1);
  background: var(--jp-brand-color1);
}

.lm-CommandPalette-item:hover:not(.lm-mod-active):not(.lm-mod-disabled) {
  background: var(--jp-layout-color2);
}

.lm-CommandPalette-itemContent {
  overflow: hidden;
}

.lm-CommandPalette-itemLabel > mark {
  color: var(--jp-ui-font-color0);
  background-color: transparent;
  font-weight: bold;
}

.lm-CommandPalette-item.lm-mod-disabled mark {
  color: var(--jp-ui-font-color2);
}

.lm-CommandPalette-item .lm-CommandPalette-itemIcon {
  margin: 0 4px 0 0;
  position: relative;
  width: 16px;
  top: 2px;
  flex: 0 0 auto;
}

.lm-CommandPalette-item.lm-mod-disabled .lm-CommandPalette-itemIcon {
  opacity: 0.6;
}

.lm-CommandPalette-item .lm-CommandPalette-itemShortcut {
  flex: 0 0 auto;
}

.lm-CommandPalette-itemCaption {
  display: none;
}

.lm-CommandPalette-content {
  background-color: var(--jp-layout-color1);
}

.lm-CommandPalette-content:empty::after {
  content: 'No results';
  margin: auto;
  margin-top: 20px;
  width: 100px;
  display: block;
  font-size: var(--jp-ui-font-size2);
  font-family: var(--jp-ui-font-family);
  font-weight: lighter;
}

.lm-CommandPalette-emptyMessage {
  text-align: center;
  margin-top: 24px;
  line-height: 1.32;
  padding: 0 8px;
  color: var(--jp-content-font-color3);
}

/*-----------------------------------------------------------------------------
| Copyright (c) 2014-2017, Jupyter Development Team.
|
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-Dialog {
  position: absolute;
  z-index: 10000;
  display: flex;
  flex-direction: column;
  align-items: center;
  justify-content: center;
  top: 0;
  left: 0;
  margin: 0;
  padding: 0;
  width: 100%;
  height: 100%;
  background: var(--jp-dialog-background);
}

.jp-Dialog-content {
  display: flex;
  flex-direction: column;
  margin-left: auto;
  margin-right: auto;
  background: var(--jp-layout-color1);
  padding: 24px 24px 12px;
  min-width: 300px;
  min-height: 150px;
  max-width: 1000px;
  max-height: 500px;
  box-sizing: border-box;
  box-shadow: var(--jp-elevation-z20);
  word-wrap: break-word;
  border-radius: var(--jp-border-radius);

  /* This is needed so that all font sizing of children done in ems is
   * relative to this base size */
  font-size: var(--jp-ui-font-size1);
  color: var(--jp-ui-font-color1);
  resize: both;
}

.jp-Dialog-content.jp-Dialog-content-small {
  max-width: 500px;
}

.jp-Dialog-button {
  overflow: visible;
}

button.jp-Dialog-button:focus {
  outline: 1px solid var(--jp-brand-color1);
  outline-offset: 4px;
  -moz-outline-radius: 0;
}

button.jp-Dialog-button:focus::-moz-focus-inner {
  border: 0;
}

button.jp-Dialog-button.jp-mod-styled.jp-mod-accept:focus,
button.jp-Dialog-button.jp-mod-styled.jp-mod-warn:focus,
button.jp-Dialog-button.jp-mod-styled.jp-mod-reject:focus {
  outline-offset: 4px;
  -moz-outline-radius: 0;
}

button.jp-Dialog-button.jp-mod-styled.jp-mod-accept:focus {
  outline: 1px solid var(--jp-accept-color-normal, var(--jp-brand-color1));
}

button.jp-Dialog-button.jp-mod-styled.jp-mod-warn:focus {
  outline: 1px solid var(--jp-warn-color-normal, var(--jp-error-color1));
}

button.jp-Dialog-button.jp-mod-styled.jp-mod-reject:focus {
  outline: 1px solid var(--jp-reject-color-normal, var(--md-grey-600));
}

button.jp-Dialog-close-button {
  padding: 0;
  height: 100%;
  min-width: unset;
  min-height: unset;
}

.jp-Dialog-header {
  display: flex;
  justify-content: space-between;
  flex: 0 0 auto;
  padding-bottom: 12px;
  font-size: var(--jp-ui-font-size3);
  font-weight: 400;
  color: var(--jp-ui-font-color1);
}

.jp-Dialog-body {
  display: flex;
  flex-direction: column;
  flex: 1 1 auto;
  font-size: var(--jp-ui-font-size1);
  background: var(--jp-layout-color1);
  color: var(--jp-ui-font-color1);
  overflow: auto;
}

.jp-Dialog-footer {
  display: flex;
  flex-direction: row;
  justify-content: flex-end;
  align-items: center;
  flex: 0 0 auto;
  margin-left: -12px;
  margin-right: -12px;
  padding: 12px;
}

.jp-Dialog-checkbox {
  padding-right: 5px;
}

.jp-Dialog-checkbox > input:focus-visible {
  outline: 1px solid var(--jp-input-active-border-color);
  outline-offset: 1px;
}

.jp-Dialog-spacer {
  flex: 1 1 auto;
}

.jp-Dialog-title {
  overflow: hidden;
  white-space: nowrap;
  text-overflow: ellipsis;
}

.jp-Dialog-body > .jp-select-wrapper {
  width: 100%;
}

.jp-Dialog-body > button {
  padding: 0 16px;
}

.jp-Dialog-body > label {
  line-height: 1.4;
  color: var(--jp-ui-font-color0);
}

.jp-Dialog-button.jp-mod-styled:not(:last-child) {
  margin-right: 12px;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

.jp-Input-Boolean-Dialog {
  flex-direction: row-reverse;
  align-items: end;
  width: 100%;
}

.jp-Input-Boolean-Dialog > label {
  flex: 1 1 auto;
}

/*-----------------------------------------------------------------------------
| Copyright (c) 2014-2016, Jupyter Development Team.
|
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-MainAreaWidget > :focus {
  outline: none;
}

.jp-MainAreaWidget .jp-MainAreaWidget-error {
  padding: 6px;
}

.jp-MainAreaWidget .jp-MainAreaWidget-error > pre {
  width: auto;
  padding: 10px;
  background: var(--jp-error-color3);
  border: var(--jp-border-width) solid var(--jp-error-color1);
  border-radius: var(--jp-border-radius);
  color: var(--jp-ui-font-color1);
  font-size: var(--jp-ui-font-size1);
  white-space: pre-wrap;
  word-wrap: break-word;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/**
 * google-material-color v1.2.6
 * https://github.com/danlevan/google-material-color
 */
:root {
  --md-red-50: #ffebee;
  --md-red-100: #ffcdd2;
  --md-red-200: #ef9a9a;
  --md-red-300: #e57373;
  --md-red-400: #ef5350;
  --md-red-500: #f44336;
  --md-red-600: #e53935;
  --md-red-700: #d32f2f;
  --md-red-800: #c62828;
  --md-red-900: #b71c1c;
  --md-red-A100: #ff8a80;
  --md-red-A200: #ff5252;
  --md-red-A400: #ff1744;
  --md-red-A700: #d50000;
  --md-pink-50: #fce4ec;
  --md-pink-100: #f8bbd0;
  --md-pink-200: #f48fb1;
  --md-pink-300: #f06292;
  --md-pink-400: #ec407a;
  --md-pink-500: #e91e63;
  --md-pink-600: #d81b60;
  --md-pink-700: #c2185b;
  --md-pink-800: #ad1457;
  --md-pink-900: #880e4f;
  --md-pink-A100: #ff80ab;
  --md-pink-A200: #ff4081;
  --md-pink-A400: #f50057;
  --md-pink-A700: #c51162;
  --md-purple-50: #f3e5f5;
  --md-purple-100: #e1bee7;
  --md-purple-200: #ce93d8;
  --md-purple-300: #ba68c8;
  --md-purple-400: #ab47bc;
  --md-purple-500: #9c27b0;
  --md-purple-600: #8e24aa;
  --md-purple-700: #7b1fa2;
  --md-purple-800: #6a1b9a;
  --md-purple-900: #4a148c;
  --md-purple-A100: #ea80fc;
  --md-purple-A200: #e040fb;
  --md-purple-A400: #d500f9;
  --md-purple-A700: #a0f;
  --md-deep-purple-50: #ede7f6;
  --md-deep-purple-100: #d1c4e9;
  --md-deep-purple-200: #b39ddb;
  --md-deep-purple-300: #9575cd;
  --md-deep-purple-400: #7e57c2;
  --md-deep-purple-500: #673ab7;
  --md-deep-purple-600: #5e35b1;
  --md-deep-purple-700: #512da8;
  --md-deep-purple-800: #4527a0;
  --md-deep-purple-900: #311b92;
  --md-deep-purple-A100: #b388ff;
  --md-deep-purple-A200: #7c4dff;
  --md-deep-purple-A400: #651fff;
  --md-deep-purple-A700: #6200ea;
  --md-indigo-50: #e8eaf6;
  --md-indigo-100: #c5cae9;
  --md-indigo-200: #9fa8da;
  --md-indigo-300: #7986cb;
  --md-indigo-400: #5c6bc0;
  --md-indigo-500: #3f51b5;
  --md-indigo-600: #3949ab;
  --md-indigo-700: #303f9f;
  --md-indigo-800: #283593;
  --md-indigo-900: #1a237e;
  --md-indigo-A100: #8c9eff;
  --md-indigo-A200: #536dfe;
  --md-indigo-A400: #3d5afe;
  --md-indigo-A700: #304ffe;
  --md-blue-50: #e3f2fd;
  --md-blue-100: #bbdefb;
  --md-blue-200: #90caf9;
  --md-blue-300: #64b5f6;
  --md-blue-400: #42a5f5;
  --md-blue-500: #2196f3;
  --md-blue-600: #1e88e5;
  --md-blue-700: #1976d2;
  --md-blue-800: #1565c0;
  --md-blue-900: #0d47a1;
  --md-blue-A100: #82b1ff;
  --md-blue-A200: #448aff;
  --md-blue-A400: #2979ff;
  --md-blue-A700: #2962ff;
  --md-light-blue-50: #e1f5fe;
  --md-light-blue-100: #b3e5fc;
  --md-light-blue-200: #81d4fa;
  --md-light-blue-300: #4fc3f7;
  --md-light-blue-400: #29b6f6;
  --md-light-blue-500: #03a9f4;
  --md-light-blue-600: #039be5;
  --md-light-blue-700: #0288d1;
  --md-light-blue-800: #0277bd;
  --md-light-blue-900: #01579b;
  --md-light-blue-A100: #80d8ff;
  --md-light-blue-A200: #40c4ff;
  --md-light-blue-A400: #00b0ff;
  --md-light-blue-A700: #0091ea;
  --md-cyan-50: #e0f7fa;
  --md-cyan-100: #b2ebf2;
  --md-cyan-200: #80deea;
  --md-cyan-300: #4dd0e1;
  --md-cyan-400: #26c6da;
  --md-cyan-500: #00bcd4;
  --md-cyan-600: #00acc1;
  --md-cyan-700: #0097a7;
  --md-cyan-800: #00838f;
  --md-cyan-900: #006064;
  --md-cyan-A100: #84ffff;
  --md-cyan-A200: #18ffff;
  --md-cyan-A400: #00e5ff;
  --md-cyan-A700: #00b8d4;
  --md-teal-50: #e0f2f1;
  --md-teal-100: #b2dfdb;
  --md-teal-200: #80cbc4;
  --md-teal-300: #4db6ac;
  --md-teal-400: #26a69a;
  --md-teal-500: #009688;
  --md-teal-600: #00897b;
  --md-teal-700: #00796b;
  --md-teal-800: #00695c;
  --md-teal-900: #004d40;
  --md-teal-A100: #a7ffeb;
  --md-teal-A200: #64ffda;
  --md-teal-A400: #1de9b6;
  --md-teal-A700: #00bfa5;
  --md-green-50: #e8f5e9;
  --md-green-100: #c8e6c9;
  --md-green-200: #a5d6a7;
  --md-green-300: #81c784;
  --md-green-400: #66bb6a;
  --md-green-500: #4caf50;
  --md-green-600: #43a047;
  --md-green-700: #388e3c;
  --md-green-800: #2e7d32;
  --md-green-900: #1b5e20;
  --md-green-A100: #b9f6ca;
  --md-green-A200: #69f0ae;
  --md-green-A400: #00e676;
  --md-green-A700: #00c853;
  --md-light-green-50: #f1f8e9;
  --md-light-green-100: #dcedc8;
  --md-light-green-200: #c5e1a5;
  --md-light-green-300: #aed581;
  --md-light-green-400: #9ccc65;
  --md-light-green-500: #8bc34a;
  --md-light-green-600: #7cb342;
  --md-light-green-700: #689f38;
  --md-light-green-800: #558b2f;
  --md-light-green-900: #33691e;
  --md-light-green-A100: #ccff90;
  --md-light-green-A200: #b2ff59;
  --md-light-green-A400: #76ff03;
  --md-light-green-A700: #64dd17;
  --md-lime-50: #f9fbe7;
  --md-lime-100: #f0f4c3;
  --md-lime-200: #e6ee9c;
  --md-lime-300: #dce775;
  --md-lime-400: #d4e157;
  --md-lime-500: #cddc39;
  --md-lime-600: #c0ca33;
  --md-lime-700: #afb42b;
  --md-lime-800: #9e9d24;
  --md-lime-900: #827717;
  --md-lime-A100: #f4ff81;
  --md-lime-A200: #eeff41;
  --md-lime-A400: #c6ff00;
  --md-lime-A700: #aeea00;
  --md-yellow-50: #fffde7;
  --md-yellow-100: #fff9c4;
  --md-yellow-200: #fff59d;
  --md-yellow-300: #fff176;
  --md-yellow-400: #ffee58;
  --md-yellow-500: #ffeb3b;
  --md-yellow-600: #fdd835;
  --md-yellow-700: #fbc02d;
  --md-yellow-800: #f9a825;
  --md-yellow-900: #f57f17;
  --md-yellow-A100: #ffff8d;
  --md-yellow-A200: #ff0;
  --md-yellow-A400: #ffea00;
  --md-yellow-A700: #ffd600;
  --md-amber-50: #fff8e1;
  --md-amber-100: #ffecb3;
  --md-amber-200: #ffe082;
  --md-amber-300: #ffd54f;
  --md-amber-400: #ffca28;
  --md-amber-500: #ffc107;
  --md-amber-600: #ffb300;
  --md-amber-700: #ffa000;
  --md-amber-800: #ff8f00;
  --md-amber-900: #ff6f00;
  --md-amber-A100: #ffe57f;
  --md-amber-A200: #ffd740;
  --md-amber-A400: #ffc400;
  --md-amber-A700: #ffab00;
  --md-orange-50: #fff3e0;
  --md-orange-100: #ffe0b2;
  --md-orange-200: #ffcc80;
  --md-orange-300: #ffb74d;
  --md-orange-400: #ffa726;
  --md-orange-500: #ff9800;
  --md-orange-600: #fb8c00;
  --md-orange-700: #f57c00;
  --md-orange-800: #ef6c00;
  --md-orange-900: #e65100;
  --md-orange-A100: #ffd180;
  --md-orange-A200: #ffab40;
  --md-orange-A400: #ff9100;
  --md-orange-A700: #ff6d00;
  --md-deep-orange-50: #fbe9e7;
  --md-deep-orange-100: #ffccbc;
  --md-deep-orange-200: #ffab91;
  --md-deep-orange-300: #ff8a65;
  --md-deep-orange-400: #ff7043;
  --md-deep-orange-500: #ff5722;
  --md-deep-orange-600: #f4511e;
  --md-deep-orange-700: #e64a19;
  --md-deep-orange-800: #d84315;
  --md-deep-orange-900: #bf360c;
  --md-deep-orange-A100: #ff9e80;
  --md-deep-orange-A200: #ff6e40;
  --md-deep-orange-A400: #ff3d00;
  --md-deep-orange-A700: #dd2c00;
  --md-brown-50: #efebe9;
  --md-brown-100: #d7ccc8;
  --md-brown-200: #bcaaa4;
  --md-brown-300: #a1887f;
  --md-brown-400: #8d6e63;
  --md-brown-500: #795548;
  --md-brown-600: #6d4c41;
  --md-brown-700: #5d4037;
  --md-brown-800: #4e342e;
  --md-brown-900: #3e2723;
  --md-grey-50: #fafafa;
  --md-grey-100: #f5f5f5;
  --md-grey-200: #eee;
  --md-grey-300: #e0e0e0;
  --md-grey-400: #bdbdbd;
  --md-grey-500: #9e9e9e;
  --md-grey-600: #757575;
  --md-grey-700: #616161;
  --md-grey-800: #424242;
  --md-grey-900: #212121;
  --md-blue-grey-50: #eceff1;
  --md-blue-grey-100: #cfd8dc;
  --md-blue-grey-200: #b0bec5;
  --md-blue-grey-300: #90a4ae;
  --md-blue-grey-400: #78909c;
  --md-blue-grey-500: #607d8b;
  --md-blue-grey-600: #546e7a;
  --md-blue-grey-700: #455a64;
  --md-blue-grey-800: #37474f;
  --md-blue-grey-900: #263238;
}

/*-----------------------------------------------------------------------------
| Copyright (c) 2014-2017, Jupyter Development Team.
|
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| RenderedText
|----------------------------------------------------------------------------*/

:root {
  /* This is the padding value to fill the gaps between lines containing spans with background color. */
  --jp-private-code-span-padding: calc(
    (var(--jp-code-line-height) - 1) * var(--jp-code-font-size) / 2
  );
}

.jp-RenderedText {
  text-align: left;
  padding-left: var(--jp-code-padding);
  line-height: var(--jp-code-line-height);
  font-family: var(--jp-code-font-family);
}

.jp-RenderedText pre,
.jp-RenderedJavaScript pre,
.jp-RenderedHTMLCommon pre {
  color: var(--jp-content-font-color1);
  font-size: var(--jp-code-font-size);
  border: none;
  margin: 0;
  padding: 0;
}

.jp-RenderedText pre a:link {
  text-decoration: none;
  color: var(--jp-content-link-color);
}

.jp-RenderedText pre a:hover {
  text-decoration: underline;
  color: var(--jp-content-link-color);
}

.jp-RenderedText pre a:visited {
  text-decoration: none;
  color: var(--jp-content-link-color);
}

/* console foregrounds and backgrounds */
.jp-RenderedText pre .ansi-black-fg {
  color: #3e424d;
}

.jp-RenderedText pre .ansi-red-fg {
  color: #e75c58;
}

.jp-RenderedText pre .ansi-green-fg {
  color: #00a250;
}

.jp-RenderedText pre .ansi-yellow-fg {
  color: #ddb62b;
}

.jp-RenderedText pre .ansi-blue-fg {
  color: #208ffb;
}

.jp-RenderedText pre .ansi-magenta-fg {
  color: #d160c4;
}

.jp-RenderedText pre .ansi-cyan-fg {
  color: #60c6c8;
}

.jp-RenderedText pre .ansi-white-fg {
  color: #c5c1b4;
}

.jp-RenderedText pre .ansi-black-bg {
  background-color: #3e424d;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-red-bg {
  background-color: #e75c58;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-green-bg {
  background-color: #00a250;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-yellow-bg {
  background-color: #ddb62b;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-blue-bg {
  background-color: #208ffb;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-magenta-bg {
  background-color: #d160c4;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-cyan-bg {
  background-color: #60c6c8;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-white-bg {
  background-color: #c5c1b4;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-black-intense-fg {
  color: #282c36;
}

.jp-RenderedText pre .ansi-red-intense-fg {
  color: #b22b31;
}

.jp-RenderedText pre .ansi-green-intense-fg {
  color: #007427;
}

.jp-RenderedText pre .ansi-yellow-intense-fg {
  color: #b27d12;
}

.jp-RenderedText pre .ansi-blue-intense-fg {
  color: #0065ca;
}

.jp-RenderedText pre .ansi-magenta-intense-fg {
  color: #a03196;
}

.jp-RenderedText pre .ansi-cyan-intense-fg {
  color: #258f8f;
}

.jp-RenderedText pre .ansi-white-intense-fg {
  color: #a1a6b2;
}

.jp-RenderedText pre .ansi-black-intense-bg {
  background-color: #282c36;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-red-intense-bg {
  background-color: #b22b31;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-green-intense-bg {
  background-color: #007427;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-yellow-intense-bg {
  background-color: #b27d12;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-blue-intense-bg {
  background-color: #0065ca;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-magenta-intense-bg {
  background-color: #a03196;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-cyan-intense-bg {
  background-color: #258f8f;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-white-intense-bg {
  background-color: #a1a6b2;
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-default-inverse-fg {
  color: var(--jp-ui-inverse-font-color0);
}

.jp-RenderedText pre .ansi-default-inverse-bg {
  background-color: var(--jp-inverse-layout-color0);
  padding: var(--jp-private-code-span-padding) 0;
}

.jp-RenderedText pre .ansi-bold {
  font-weight: bold;
}

.jp-RenderedText pre .ansi-underline {
  text-decoration: underline;
}

.jp-RenderedText[data-mime-type='application/vnd.jupyter.stderr'] {
  background: var(--jp-rendermime-error-background);
  padding-top: var(--jp-code-padding);
}

/*-----------------------------------------------------------------------------
| RenderedLatex
|----------------------------------------------------------------------------*/

.jp-RenderedLatex {
  color: var(--jp-content-font-color1);
  font-size: var(--jp-content-font-size1);
  line-height: var(--jp-content-line-height);
}

/* Left-justify outputs.*/
.jp-OutputArea-output.jp-RenderedLatex {
  padding: var(--jp-code-padding);
  text-align: left;
}

/*-----------------------------------------------------------------------------
| RenderedHTML
|----------------------------------------------------------------------------*/

.jp-RenderedHTMLCommon {
  color: var(--jp-content-font-color1);
  font-family: var(--jp-content-font-family);
  font-size: var(--jp-content-font-size1);
  line-height: var(--jp-content-line-height);

  /* Give a bit more R padding on Markdown text to keep line lengths reasonable */
  padding-right: 20px;
}

.jp-RenderedHTMLCommon em {
  font-style: italic;
}

.jp-RenderedHTMLCommon strong {
  font-weight: bold;
}

.jp-RenderedHTMLCommon u {
  text-decoration: underline;
}

.jp-RenderedHTMLCommon a:link {
  text-decoration: none;
  color: var(--jp-content-link-color);
}

.jp-RenderedHTMLCommon a:hover {
  text-decoration: underline;
  color: var(--jp-content-link-color);
}

.jp-RenderedHTMLCommon a:visited {
  text-decoration: none;
  color: var(--jp-content-link-color);
}

/* Headings */

.jp-RenderedHTMLCommon h1,
.jp-RenderedHTMLCommon h2,
.jp-RenderedHTMLCommon h3,
.jp-RenderedHTMLCommon h4,
.jp-RenderedHTMLCommon h5,
.jp-RenderedHTMLCommon h6 {
  line-height: var(--jp-content-heading-line-height);
  font-weight: var(--jp-content-heading-font-weight);
  font-style: normal;
  margin: var(--jp-content-heading-margin-top) 0
    var(--jp-content-heading-margin-bottom) 0;
}

.jp-RenderedHTMLCommon h1:first-child,
.jp-RenderedHTMLCommon h2:first-child,
.jp-RenderedHTMLCommon h3:first-child,
.jp-RenderedHTMLCommon h4:first-child,
.jp-RenderedHTMLCommon h5:first-child,
.jp-RenderedHTMLCommon h6:first-child {
  margin-top: calc(0.5 * var(--jp-content-heading-margin-top));
}

.jp-RenderedHTMLCommon h1:last-child,
.jp-RenderedHTMLCommon h2:last-child,
.jp-RenderedHTMLCommon h3:last-child,
.jp-RenderedHTMLCommon h4:last-child,
.jp-RenderedHTMLCommon h5:last-child,
.jp-RenderedHTMLCommon h6:last-child {
  margin-bottom: calc(0.5 * var(--jp-content-heading-margin-bottom));
}

.jp-RenderedHTMLCommon h1 {
  font-size: var(--jp-content-font-size5);
}

.jp-RenderedHTMLCommon h2 {
  font-size: var(--jp-content-font-size4);
}

.jp-RenderedHTMLCommon h3 {
  font-size: var(--jp-content-font-size3);
}

.jp-RenderedHTMLCommon h4 {
  font-size: var(--jp-content-font-size2);
}

.jp-RenderedHTMLCommon h5 {
  font-size: var(--jp-content-font-size1);
}

.jp-RenderedHTMLCommon h6 {
  font-size: var(--jp-content-font-size0);
}

/* Lists */

/* stylelint-disable selector-max-type, selector-max-compound-selectors */

.jp-RenderedHTMLCommon ul:not(.list-inline),
.jp-RenderedHTMLCommon ol:not(.list-inline) {
  padding-left: 2em;
}

.jp-RenderedHTMLCommon ul {
  list-style: disc;
}

.jp-RenderedHTMLCommon ul ul {
  list-style: square;
}

.jp-RenderedHTMLCommon ul ul ul {
  list-style: circle;
}

.jp-RenderedHTMLCommon ol {
  list-style: decimal;
}

.jp-RenderedHTMLCommon ol ol {
  list-style: upper-alpha;
}

.jp-RenderedHTMLCommon ol ol ol {
  list-style: lower-alpha;
}

.jp-RenderedHTMLCommon ol ol ol ol {
  list-style: lower-roman;
}

.jp-RenderedHTMLCommon ol ol ol ol ol {
  list-style: decimal;
}

.jp-RenderedHTMLCommon ol,
.jp-RenderedHTMLCommon ul {
  margin-bottom: 1em;
}

.jp-RenderedHTMLCommon ul ul,
.jp-RenderedHTMLCommon ul ol,
.jp-RenderedHTMLCommon ol ul,
.jp-RenderedHTMLCommon ol ol {
  margin-bottom: 0;
}

/* stylelint-enable selector-max-type, selector-max-compound-selectors */

.jp-RenderedHTMLCommon hr {
  color: var(--jp-border-color2);
  background-color: var(--jp-border-color1);
  margin-top: 1em;
  margin-bottom: 1em;
}

.jp-RenderedHTMLCommon > pre {
  margin: 1.5em 2em;
}

.jp-RenderedHTMLCommon pre,
.jp-RenderedHTMLCommon code {
  border: 0;
  background-color: var(--jp-layout-color0);
  color: var(--jp-content-font-color1);
  font-family: var(--jp-code-font-family);
  font-size: inherit;
  line-height: var(--jp-code-line-height);
  padding: 0;
  white-space: pre-wrap;
}

.jp-RenderedHTMLCommon :not(pre) > code {
  background-color: var(--jp-layout-color2);
  padding: 1px 5px;
}

/* Tables */

.jp-RenderedHTMLCommon table {
  border-collapse: collapse;
  border-spacing: 0;
  border: none;
  color: var(--jp-ui-font-color1);
  font-size: var(--jp-ui-font-size1);
  table-layout: fixed;
  margin-left: auto;
  margin-bottom: 1em;
  margin-right: auto;
}

.jp-RenderedHTMLCommon thead {
  border-bottom: var(--jp-border-width) solid var(--jp-border-color1);
  vertical-align: bottom;
}

.jp-RenderedHTMLCommon td,
.jp-RenderedHTMLCommon th,
.jp-RenderedHTMLCommon tr {
  vertical-align: middle;
  padding: 0.5em;
  line-height: normal;
  white-space: normal;
  max-width: none;
  border: none;
}

.jp-RenderedMarkdown.jp-RenderedHTMLCommon td,
.jp-RenderedMarkdown.jp-RenderedHTMLCommon th {
  max-width: none;
}

:not(.jp-RenderedMarkdown).jp-RenderedHTMLCommon td,
:not(.jp-RenderedMarkdown).jp-RenderedHTMLCommon th,
:not(.jp-RenderedMarkdown).jp-RenderedHTMLCommon tr {
  text-align: right;
}

.jp-RenderedHTMLCommon th {
  font-weight: bold;
}

.jp-RenderedHTMLCommon tbody tr:nth-child(odd) {
  background: var(--jp-layout-color0);
}

.jp-RenderedHTMLCommon tbody tr:nth-child(even) {
  background: var(--jp-rendermime-table-row-background);
}

.jp-RenderedHTMLCommon tbody tr:hover {
  background: var(--jp-rendermime-table-row-hover-background);
}

.jp-RenderedHTMLCommon p {
  text-align: left;
  margin: 0;
  margin-bottom: 1em;
}

.jp-RenderedHTMLCommon img {
  -moz-force-broken-image-icon: 1;
}

/* Restrict to direct children as other images could be nested in other content. */
.jp-RenderedHTMLCommon > img {
  display: block;
  margin-left: 0;
  margin-right: 0;
  margin-bottom: 1em;
}

/* Change color behind transparent images if they need it... */
[data-jp-theme-light='false'] .jp-RenderedImage img.jp-needs-light-background {
  background-color: var(--jp-inverse-layout-color1);
}

[data-jp-theme-light='true'] .jp-RenderedImage img.jp-needs-dark-background {
  background-color: var(--jp-inverse-layout-color1);
}

.jp-RenderedHTMLCommon img,
.jp-RenderedImage img,
.jp-RenderedHTMLCommon svg,
.jp-RenderedSVG svg {
  max-width: 100%;
  height: auto;
}

.jp-RenderedHTMLCommon img.jp-mod-unconfined,
.jp-RenderedImage img.jp-mod-unconfined,
.jp-RenderedHTMLCommon svg.jp-mod-unconfined,
.jp-RenderedSVG svg.jp-mod-unconfined {
  max-width: none;
}

.jp-RenderedHTMLCommon .alert {
  padding: var(--jp-notebook-padding);
  border: var(--jp-border-width) solid transparent;
  border-radius: var(--jp-border-radius);
  margin-bottom: 1em;
}

.jp-RenderedHTMLCommon .alert-info {
  color: var(--jp-info-color0);
  background-color: var(--jp-info-color3);
  border-color: var(--jp-info-color2);
}

.jp-RenderedHTMLCommon .alert-info hr {
  border-color: var(--jp-info-color3);
}

.jp-RenderedHTMLCommon .alert-info > p:last-child,
.jp-RenderedHTMLCommon .alert-info > ul:last-child {
  margin-bottom: 0;
}

.jp-RenderedHTMLCommon .alert-warning {
  color: var(--jp-warn-color0);
  background-color: var(--jp-warn-color3);
  border-color: var(--jp-warn-color2);
}

.jp-RenderedHTMLCommon .alert-warning hr {
  border-color: var(--jp-warn-color3);
}

.jp-RenderedHTMLCommon .alert-warning > p:last-child,
.jp-RenderedHTMLCommon .alert-warning > ul:last-child {
  margin-bottom: 0;
}

.jp-RenderedHTMLCommon .alert-success {
  color: var(--jp-success-color0);
  background-color: var(--jp-success-color3);
  border-color: var(--jp-success-color2);
}

.jp-RenderedHTMLCommon .alert-success hr {
  border-color: var(--jp-success-color3);
}

.jp-RenderedHTMLCommon .alert-success > p:last-child,
.jp-RenderedHTMLCommon .alert-success > ul:last-child {
  margin-bottom: 0;
}

.jp-RenderedHTMLCommon .alert-danger {
  color: var(--jp-error-color0);
  background-color: var(--jp-error-color3);
  border-color: var(--jp-error-color2);
}

.jp-RenderedHTMLCommon .alert-danger hr {
  border-color: var(--jp-error-color3);
}

.jp-RenderedHTMLCommon .alert-danger > p:last-child,
.jp-RenderedHTMLCommon .alert-danger > ul:last-child {
  margin-bottom: 0;
}

.jp-RenderedHTMLCommon blockquote {
  margin: 1em 2em;
  padding: 0 1em;
  border-left: 5px solid var(--jp-border-color2);
}

a.jp-InternalAnchorLink {
  visibility: hidden;
  margin-left: 8px;
  color: var(--md-blue-800);
}

h1:hover .jp-InternalAnchorLink,
h2:hover .jp-InternalAnchorLink,
h3:hover .jp-InternalAnchorLink,
h4:hover .jp-InternalAnchorLink,
h5:hover .jp-InternalAnchorLink,
h6:hover .jp-InternalAnchorLink {
  visibility: visible;
}

.jp-RenderedHTMLCommon kbd {
  background-color: var(--jp-rendermime-table-row-background);
  border: 1px solid var(--jp-border-color0);
  border-bottom-color: var(--jp-border-color2);
  border-radius: 3px;
  box-shadow: inset 0 -1px 0 rgba(0, 0, 0, 0.25);
  display: inline-block;
  font-size: var(--jp-ui-font-size0);
  line-height: 1em;
  padding: 0.2em 0.5em;
}

/* Most direct children of .jp-RenderedHTMLCommon have a margin-bottom of 1.0.
 * At the bottom of cells this is a bit too much as there is also spacing
 * between cells. Going all the way to 0 gets too tight between markdown and
 * code cells.
 */
.jp-RenderedHTMLCommon > *:last-child {
  margin-bottom: 0.5em;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Copyright (c) 2014-2017, PhosphorJS Contributors
|
| Distributed under the terms of the BSD 3-Clause License.
|
| The full license is in the file LICENSE, distributed with this software.
|----------------------------------------------------------------------------*/

.lm-cursor-backdrop {
  position: fixed;
  width: 200px;
  height: 200px;
  margin-top: -100px;
  margin-left: -100px;
  will-change: transform;
  z-index: 100;
}

.lm-mod-drag-image {
  will-change: transform;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

.jp-lineFormSearch {
  padding: 4px 12px;
  background-color: var(--jp-layout-color2);
  box-shadow: var(--jp-toolbar-box-shadow);
  z-index: 2;
  font-size: var(--jp-ui-font-size1);
}

.jp-lineFormCaption {
  font-size: var(--jp-ui-font-size0);
  line-height: var(--jp-ui-font-size1);
  margin-top: 4px;
  color: var(--jp-ui-font-color0);
}

.jp-baseLineForm {
  border: none;
  border-radius: 0;
  position: absolute;
  background-size: 16px;
  background-repeat: no-repeat;
  background-position: center;
  outline: none;
}

.jp-lineFormButtonContainer {
  top: 4px;
  right: 8px;
  height: 24px;
  padding: 0 12px;
  width: 12px;
}

.jp-lineFormButtonIcon {
  top: 0;
  right: 0;
  background-color: var(--jp-brand-color1);
  height: 100%;
  width: 100%;
  box-sizing: border-box;
  padding: 4px 6px;
}

.jp-lineFormButton {
  top: 0;
  right: 0;
  background-color: transparent;
  height: 100%;
  width: 100%;
  box-sizing: border-box;
}

.jp-lineFormWrapper {
  overflow: hidden;
  padding: 0 8px;
  border: 1px solid var(--jp-border-color0);
  background-color: var(--jp-input-active-background);
  height: 22px;
}

.jp-lineFormWrapperFocusWithin {
  border: var(--jp-border-width) solid var(--md-blue-500);
  box-shadow: inset 0 0 4px var(--md-blue-300);
}

.jp-lineFormInput {
  background: transparent;
  width: 200px;
  height: 100%;
  border: none;
  outline: none;
  color: var(--jp-ui-font-color0);
  line-height: 28px;
}

/*-----------------------------------------------------------------------------
| Copyright (c) 2014-2016, Jupyter Development Team.
|
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-JSONEditor {
  display: flex;
  flex-direction: column;
  width: 100%;
}

.jp-JSONEditor-host {
  flex: 1 1 auto;
  border: var(--jp-border-width) solid var(--jp-input-border-color);
  border-radius: 0;
  background: var(--jp-layout-color0);
  min-height: 50px;
  padding: 1px;
}

.jp-JSONEditor.jp-mod-error .jp-JSONEditor-host {
  border-color: red;
  outline-color: red;
}

.jp-JSONEditor-header {
  display: flex;
  flex: 1 0 auto;
  padding: 0 0 0 12px;
}

.jp-JSONEditor-header label {
  flex: 0 0 auto;
}

.jp-JSONEditor-commitButton {
  height: 16px;
  width: 16px;
  background-size: 18px;
  background-repeat: no-repeat;
  background-position: center;
}

.jp-JSONEditor-host.jp-mod-focused {
  background-color: var(--jp-input-active-background);
  border: 1px solid var(--jp-input-active-border-color);
  box-shadow: var(--jp-input-box-shadow);
}

.jp-Editor.jp-mod-dropTarget {
  border: var(--jp-border-width) solid var(--jp-input-active-border-color);
  box-shadow: var(--jp-input-box-shadow);
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/
.jp-DocumentSearch-input {
  border: none;
  outline: none;
  color: var(--jp-ui-font-color0);
  font-size: var(--jp-ui-font-size1);
  background-color: var(--jp-layout-color0);
  font-family: var(--jp-ui-font-family);
  padding: 2px 1px;
  resize: none;
}

.jp-DocumentSearch-overlay {
  position: absolute;
  background-color: var(--jp-toolbar-background);
  border-bottom: var(--jp-border-width) solid var(--jp-toolbar-border-color);
  border-left: var(--jp-border-width) solid var(--jp-toolbar-border-color);
  top: 0;
  right: 0;
  z-index: 7;
  min-width: 405px;
  padding: 2px;
  font-size: var(--jp-ui-font-size1);

  --jp-private-document-search-button-height: 20px;
}

.jp-DocumentSearch-overlay button {
  background-color: var(--jp-toolbar-background);
  outline: 0;
}

.jp-DocumentSearch-overlay button:hover {
  background-color: var(--jp-layout-color2);
}

.jp-DocumentSearch-overlay button:active {
  background-color: var(--jp-layout-color3);
}

.jp-DocumentSearch-overlay-row {
  display: flex;
  align-items: center;
  margin-bottom: 2px;
}

.jp-DocumentSearch-button-content {
  display: inline-block;
  cursor: pointer;
  box-sizing: border-box;
  width: 100%;
  height: 100%;
}

.jp-DocumentSearch-button-content svg {
  width: 100%;
  height: 100%;
}

.jp-DocumentSearch-input-wrapper {
  border: var(--jp-border-width) solid var(--jp-border-color0);
  display: flex;
  background-color: var(--jp-layout-color0);
  margin: 2px;
}

.jp-DocumentSearch-input-wrapper:focus-within {
  border-color: var(--jp-cell-editor-active-border-color);
}

.jp-DocumentSearch-toggle-wrapper,
.jp-DocumentSearch-button-wrapper {
  all: initial;
  overflow: hidden;
  display: inline-block;
  border: none;
  box-sizing: border-box;
}

.jp-DocumentSearch-toggle-wrapper {
  width: 14px;
  height: 14px;
}

.jp-DocumentSearch-button-wrapper {
  width: var(--jp-private-document-search-button-height);
  height: var(--jp-private-document-search-button-height);
}

.jp-DocumentSearch-toggle-wrapper:focus,
.jp-DocumentSearch-button-wrapper:focus {
  outline: var(--jp-border-width) solid
    var(--jp-cell-editor-active-border-color);
  outline-offset: -1px;
}

.jp-DocumentSearch-toggle-wrapper,
.jp-DocumentSearch-button-wrapper,
.jp-DocumentSearch-button-content:focus {
  outline: none;
}

.jp-DocumentSearch-toggle-placeholder {
  width: 5px;
}

.jp-DocumentSearch-input-button::before {
  display: block;
  padding-top: 100%;
}

.jp-DocumentSearch-input-button-off {
  opacity: var(--jp-search-toggle-off-opacity);
}

.jp-DocumentSearch-input-button-off:hover {
  opacity: var(--jp-search-toggle-hover-opacity);
}

.jp-DocumentSearch-input-button-on {
  opacity: var(--jp-search-toggle-on-opacity);
}

.jp-DocumentSearch-index-counter {
  padding-left: 10px;
  padding-right: 10px;
  user-select: none;
  min-width: 35px;
  display: inline-block;
}

.jp-DocumentSearch-up-down-wrapper {
  display: inline-block;
  padding-right: 2px;
  margin-left: auto;
  white-space: nowrap;
}

.jp-DocumentSearch-spacer {
  margin-left: auto;
}

.jp-DocumentSearch-up-down-wrapper button {
  outline: 0;
  border: none;
  width: var(--jp-private-document-search-button-height);
  height: var(--jp-private-document-search-button-height);
  vertical-align: middle;
  margin: 1px 5px 2px;
}

.jp-DocumentSearch-up-down-button:hover {
  background-color: var(--jp-layout-color2);
}

.jp-DocumentSearch-up-down-button:active {
  background-color: var(--jp-layout-color3);
}

.jp-DocumentSearch-filter-button {
  border-radius: var(--jp-border-radius);
}

.jp-DocumentSearch-filter-button:hover {
  background-color: var(--jp-layout-color2);
}

.jp-DocumentSearch-filter-button-enabled {
  background-color: var(--jp-layout-color2);
}

.jp-DocumentSearch-filter-button-enabled:hover {
  background-color: var(--jp-layout-color3);
}

.jp-DocumentSearch-search-options {
  padding: 0 8px;
  margin-left: 3px;
  width: 100%;
  display: grid;
  justify-content: start;
  grid-template-columns: 1fr 1fr;
  align-items: center;
  justify-items: stretch;
}

.jp-DocumentSearch-search-filter-disabled {
  color: var(--jp-ui-font-color2);
}

.jp-DocumentSearch-search-filter {
  display: flex;
  align-items: center;
  user-select: none;
}

.jp-DocumentSearch-regex-error {
  color: var(--jp-error-color0);
}

.jp-DocumentSearch-replace-button-wrapper {
  overflow: hidden;
  display: inline-block;
  box-sizing: border-box;
  border: var(--jp-border-width) solid var(--jp-border-color0);
  margin: auto 2px;
  padding: 1px 4px;
  height: calc(var(--jp-private-document-search-button-height) + 2px);
}

.jp-DocumentSearch-replace-button-wrapper:focus {
  border: var(--jp-border-width) solid var(--jp-cell-editor-active-border-color);
}

.jp-DocumentSearch-replace-button {
  display: inline-block;
  text-align: center;
  cursor: pointer;
  box-sizing: border-box;
  color: var(--jp-ui-font-color1);

  /* height - 2 * (padding of wrapper) */
  line-height: calc(var(--jp-private-document-search-button-height) - 2px);
  width: 100%;
  height: 100%;
}

.jp-DocumentSearch-replace-button:focus {
  outline: none;
}

.jp-DocumentSearch-replace-wrapper-class {
  margin-left: 14px;
  display: flex;
}

.jp-DocumentSearch-replace-toggle {
  border: none;
  background-color: var(--jp-toolbar-background);
  border-radius: var(--jp-border-radius);
}

.jp-DocumentSearch-replace-toggle:hover {
  background-color: var(--jp-layout-color2);
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.cm-editor {
  line-height: var(--jp-code-line-height);
  font-size: var(--jp-code-font-size);
  font-family: var(--jp-code-font-family);
  border: 0;
  border-radius: 0;
  height: auto;

  /* Changed to auto to autogrow */
}

.cm-editor pre {
  padding: 0 var(--jp-code-padding);
}

.jp-CodeMirrorEditor[data-type='inline'] .cm-dialog {
  background-color: var(--jp-layout-color0);
  color: var(--jp-content-font-color1);
}

.jp-CodeMirrorEditor {
  cursor: text;
}

/* When zoomed out 67% and 33% on a screen of 1440 width x 900 height */
@media screen and (min-width: 2138px) and (max-width: 4319px) {
  .jp-CodeMirrorEditor[data-type='inline'] .cm-cursor {
    border-left: var(--jp-code-cursor-width1) solid
      var(--jp-editor-cursor-color);
  }
}

/* When zoomed out less than 33% */
@media screen and (min-width: 4320px) {
  .jp-CodeMirrorEditor[data-type='inline'] .cm-cursor {
    border-left: var(--jp-code-cursor-width2) solid
      var(--jp-editor-cursor-color);
  }
}

.cm-editor.jp-mod-readOnly .cm-cursor {
  display: none;
}

.jp-CollaboratorCursor {
  border-left: 5px solid transparent;
  border-right: 5px solid transparent;
  border-top: none;
  border-bottom: 3px solid;
  background-clip: content-box;
  margin-left: -5px;
  margin-right: -5px;
}

.cm-searching,
.cm-searching span {
  /* `.cm-searching span`: we need to override syntax highlighting */
  background-color: var(--jp-search-unselected-match-background-color);
  color: var(--jp-search-unselected-match-color);
}

.cm-searching::selection,
.cm-searching span::selection {
  background-color: var(--jp-search-unselected-match-background-color);
  color: var(--jp-search-unselected-match-color);
}

.jp-current-match > .cm-searching,
.jp-current-match > .cm-searching span,
.cm-searching > .jp-current-match,
.cm-searching > .jp-current-match span {
  background-color: var(--jp-search-selected-match-background-color);
  color: var(--jp-search-selected-match-color);
}

.jp-current-match > .cm-searching::selection,
.cm-searching > .jp-current-match::selection,
.jp-current-match > .cm-searching span::selection {
  background-color: var(--jp-search-selected-match-background-color);
  color: var(--jp-search-selected-match-color);
}

.cm-trailingspace {
  background-image: url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAFCAYAAAB4ka1VAAAAsElEQVQIHQGlAFr/AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA7+r3zKmT0/+pk9P/7+r3zAAAAAAAAAAABAAAAAAAAAAA6OPzM+/q9wAAAAAA6OPzMwAAAAAAAAAAAgAAAAAAAAAAGR8NiRQaCgAZIA0AGR8NiQAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAQyoYJ/SY80UAAAAASUVORK5CYII=);
  background-position: center left;
  background-repeat: repeat-x;
}

.jp-CollaboratorCursor-hover {
  position: absolute;
  z-index: 1;
  transform: translateX(-50%);
  color: white;
  border-radius: 3px;
  padding-left: 4px;
  padding-right: 4px;
  padding-top: 1px;
  padding-bottom: 1px;
  text-align: center;
  font-size: var(--jp-ui-font-size1);
  white-space: nowrap;
}

.jp-CodeMirror-ruler {
  border-left: 1px dashed var(--jp-border-color2);
}

/* Styles for shared cursors (remote cursor locations and selected ranges) */
.jp-CodeMirrorEditor .cm-ySelectionCaret {
  position: relative;
  border-left: 1px solid black;
  margin-left: -1px;
  margin-right: -1px;
  box-sizing: border-box;
}

.jp-CodeMirrorEditor .cm-ySelectionCaret > .cm-ySelectionInfo {
  white-space: nowrap;
  position: absolute;
  top: -1.15em;
  padding-bottom: 0.05em;
  left: -1px;
  font-size: 0.95em;
  font-family: var(--jp-ui-font-family);
  font-weight: bold;
  line-height: normal;
  user-select: none;
  color: white;
  padding-left: 2px;
  padding-right: 2px;
  z-index: 101;
  transition: opacity 0.3s ease-in-out;
}

.jp-CodeMirrorEditor .cm-ySelectionInfo {
  transition-delay: 0.7s;
  opacity: 0;
}

.jp-CodeMirrorEditor .cm-ySelectionCaret:hover > .cm-ySelectionInfo {
  opacity: 1;
  transition-delay: 0s;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-MimeDocument {
  outline: none;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Variables
|----------------------------------------------------------------------------*/

:root {
  --jp-private-filebrowser-button-height: 28px;
  --jp-private-filebrowser-button-width: 48px;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-FileBrowser .jp-SidePanel-content {
  display: flex;
  flex-direction: column;
}

.jp-FileBrowser-toolbar.jp-Toolbar {
  flex-wrap: wrap;
  row-gap: 12px;
  border-bottom: none;
  height: auto;
  margin: 8px 12px 0;
  box-shadow: none;
  padding: 0;
  justify-content: flex-start;
}

.jp-FileBrowser-Panel {
  flex: 1 1 auto;
  display: flex;
  flex-direction: column;
}

.jp-BreadCrumbs {
  flex: 0 0 auto;
  margin: 8px 12px;
}

.jp-BreadCrumbs-item {
  margin: 0 2px;
  padding: 0 2px;
  border-radius: var(--jp-border-radius);
  cursor: pointer;
}

.jp-BreadCrumbs-item:hover {
  background-color: var(--jp-layout-color2);
}

.jp-BreadCrumbs-item:first-child {
  margin-left: 0;
}

.jp-BreadCrumbs-item.jp-mod-dropTarget {
  background-color: var(--jp-brand-color2);
  opacity: 0.7;
}

/*-----------------------------------------------------------------------------
| Buttons
|----------------------------------------------------------------------------*/

.jp-FileBrowser-toolbar > .jp-Toolbar-item {
  flex: 0 0 auto;
  padding-left: 0;
  padding-right: 2px;
  align-items: center;
  height: unset;
}

.jp-FileBrowser-toolbar > .jp-Toolbar-item .jp-ToolbarButtonComponent {
  width: 40px;
}

/*-----------------------------------------------------------------------------
| Other styles
|----------------------------------------------------------------------------*/

.jp-FileDialog.jp-mod-conflict input {
  color: var(--jp-error-color1);
}

.jp-FileDialog .jp-new-name-title {
  margin-top: 12px;
}

.jp-LastModified-hidden {
  display: none;
}

.jp-FileSize-hidden {
  display: none;
}

.jp-FileBrowser .lm-AccordionPanel > h3:first-child {
  display: none;
}

/*-----------------------------------------------------------------------------
| DirListing
|----------------------------------------------------------------------------*/

.jp-DirListing {
  flex: 1 1 auto;
  display: flex;
  flex-direction: column;
  outline: 0;
}

.jp-DirListing-header {
  flex: 0 0 auto;
  display: flex;
  flex-direction: row;
  align-items: center;
  overflow: hidden;
  border-top: var(--jp-border-width) solid var(--jp-border-color2);
  border-bottom: var(--jp-border-width) solid var(--jp-border-color1);
  box-shadow: var(--jp-toolbar-box-shadow);
  z-index: 2;
}

.jp-DirListing-headerItem {
  padding: 4px 12px 2px;
  font-weight: 500;
}

.jp-DirListing-headerItem:hover {
  background: var(--jp-layout-color2);
}

.jp-DirListing-headerItem.jp-id-name {
  flex: 1 0 84px;
}

.jp-DirListing-headerItem.jp-id-modified {
  flex: 0 0 112px;
  border-left: var(--jp-border-width) solid var(--jp-border-color2);
  text-align: right;
}

.jp-DirListing-headerItem.jp-id-filesize {
  flex: 0 0 75px;
  border-left: var(--jp-border-width) solid var(--jp-border-color2);
  text-align: right;
}

.jp-id-narrow {
  display: none;
  flex: 0 0 5px;
  padding: 4px;
  border-left: var(--jp-border-width) solid var(--jp-border-color2);
  text-align: right;
  color: var(--jp-border-color2);
}

.jp-DirListing-narrow .jp-id-narrow {
  display: block;
}

.jp-DirListing-narrow .jp-id-modified,
.jp-DirListing-narrow .jp-DirListing-itemModified {
  display: none;
}

.jp-DirListing-headerItem.jp-mod-selected {
  font-weight: 600;
}

/* increase specificity to override bundled default */
.jp-DirListing-content {
  flex: 1 1 auto;
  margin: 0;
  padding: 0;
  list-style-type: none;
  overflow: auto;
  background-color: var(--jp-layout-color1);
}

.jp-DirListing-content mark {
  color: var(--jp-ui-font-color0);
  background-color: transparent;
  font-weight: bold;
}

.jp-DirListing-content .jp-DirListing-item.jp-mod-selected mark {
  color: var(--jp-ui-inverse-font-color0);
}

/* Style the directory listing content when a user drops a file to upload */
.jp-DirListing.jp-mod-native-drop .jp-DirListing-content {
  outline: 5px dashed rgba(128, 128, 128, 0.5);
  outline-offset: -10px;
  cursor: copy;
}

.jp-DirListing-item {
  display: flex;
  flex-direction: row;
  align-items: center;
  padding: 4px 12px;
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

.jp-DirListing-checkboxWrapper {
  /* Increases hit area of checkbox. */
  padding: 4px;
}

.jp-DirListing-header
  .jp-DirListing-checkboxWrapper
  + .jp-DirListing-headerItem {
  padding-left: 4px;
}

.jp-DirListing-content .jp-DirListing-checkboxWrapper {
  position: relative;
  left: -4px;
  margin: -4px 0 -4px -8px;
}

.jp-DirListing-checkboxWrapper.jp-mod-visible {
  visibility: visible;
}

/* For devices that support hovering, hide checkboxes until hovered, selected...
*/
@media (hover: hover) {
  .jp-DirListing-checkboxWrapper {
    visibility: hidden;
  }

  .jp-DirListing-item:hover .jp-DirListing-checkboxWrapper,
  .jp-DirListing-item.jp-mod-selected .jp-DirListing-checkboxWrapper {
    visibility: visible;
  }
}

.jp-DirListing-item[data-is-dot] {
  opacity: 75%;
}

.jp-DirListing-item.jp-mod-selected {
  color: var(--jp-ui-inverse-font-color1);
  background: var(--jp-brand-color1);
}

.jp-DirListing-item.jp-mod-dropTarget {
  background: var(--jp-brand-color3);
}

.jp-DirListing-item:hover:not(.jp-mod-selected) {
  background: var(--jp-layout-color2);
}

.jp-DirListing-itemIcon {
  flex: 0 0 20px;
  margin-right: 4px;
}

.jp-DirListing-itemText {
  flex: 1 0 64px;
  white-space: nowrap;
  overflow: hidden;
  text-overflow: ellipsis;
  user-select: none;
}

.jp-DirListing-itemText:focus {
  outline-width: 2px;
  outline-color: var(--jp-inverse-layout-color1);
  outline-style: solid;
  outline-offset: 1px;
}

.jp-DirListing-item.jp-mod-selected .jp-DirListing-itemText:focus {
  outline-color: var(--jp-layout-color1);
}

.jp-DirListing-itemModified {
  flex: 0 0 125px;
  text-align: right;
}

.jp-DirListing-itemFileSize {
  flex: 0 0 90px;
  text-align: right;
}

.jp-DirListing-editor {
  flex: 1 0 64px;
  outline: none;
  border: none;
  color: var(--jp-ui-font-color1);
  background-color: var(--jp-layout-color1);
}

.jp-DirListing-item.jp-mod-running .jp-DirListing-itemIcon::before {
  color: var(--jp-success-color1);
  content: '\25CF';
  font-size: 8px;
  position: absolute;
  left: -8px;
}

.jp-DirListing-item.jp-mod-running.jp-mod-selected
  .jp-DirListing-itemIcon::before {
  color: var(--jp-ui-inverse-font-color1);
}

.jp-DirListing-item.lm-mod-drag-image,
.jp-DirListing-item.jp-mod-selected.lm-mod-drag-image {
  font-size: var(--jp-ui-font-size1);
  padding-left: 4px;
  margin-left: 4px;
  width: 160px;
  background-color: var(--jp-ui-inverse-font-color2);
  box-shadow: var(--jp-elevation-z2);
  border-radius: 0;
  color: var(--jp-ui-font-color1);
  transform: translateX(-40%) translateY(-58%);
}

.jp-Document {
  min-width: 120px;
  min-height: 120px;
  outline: none;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Main OutputArea
| OutputArea has a list of Outputs
|----------------------------------------------------------------------------*/

.jp-OutputArea {
  overflow-y: auto;
}

.jp-OutputArea-child {
  display: table;
  table-layout: fixed;
  width: 100%;
  overflow: hidden;
}

.jp-OutputPrompt {
  width: var(--jp-cell-prompt-width);
  color: var(--jp-cell-outprompt-font-color);
  font-family: var(--jp-cell-prompt-font-family);
  padding: var(--jp-code-padding);
  letter-spacing: var(--jp-cell-prompt-letter-spacing);
  line-height: var(--jp-code-line-height);
  font-size: var(--jp-code-font-size);
  border: var(--jp-border-width) solid transparent;
  opacity: var(--jp-cell-prompt-opacity);

  /* Right align prompt text, don't wrap to handle large prompt numbers */
  text-align: right;
  white-space: nowrap;
  overflow: hidden;
  text-overflow: ellipsis;

  /* Disable text selection */
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

.jp-OutputArea-prompt {
  display: table-cell;
  vertical-align: top;
}

.jp-OutputArea-output {
  display: table-cell;
  width: 100%;
  height: auto;
  overflow: auto;
  user-select: text;
  -moz-user-select: text;
  -webkit-user-select: text;
  -ms-user-select: text;
}

.jp-OutputArea .jp-RenderedText {
  padding-left: 1ch;
}

/**
 * Prompt overlay.
 */

.jp-OutputArea-promptOverlay {
  position: absolute;
  top: 0;
  width: var(--jp-cell-prompt-width);
  height: 100%;
  opacity: 0.5;
}

.jp-OutputArea-promptOverlay:hover {
  background: var(--jp-layout-color2);
  box-shadow: inset 0 0 1px var(--jp-inverse-layout-color0);
  cursor: zoom-out;
}

.jp-mod-outputsScrolled .jp-OutputArea-promptOverlay:hover {
  cursor: zoom-in;
}

/**
 * Isolated output.
 */
.jp-OutputArea-output.jp-mod-isolated {
  width: 100%;
  display: block;
}

/*
When drag events occur, `lm-mod-override-cursor` is added to the body.
Because iframes steal all cursor events, the following two rules are necessary
to suppress pointer events while resize drags are occurring. There may be a
better solution to this problem.
*/
body.lm-mod-override-cursor .jp-OutputArea-output.jp-mod-isolated {
  position: relative;
}

body.lm-mod-override-cursor .jp-OutputArea-output.jp-mod-isolated::before {
  content: '';
  position: absolute;
  top: 0;
  left: 0;
  right: 0;
  bottom: 0;
  background: transparent;
}

/* pre */

.jp-OutputArea-output pre {
  border: none;
  margin: 0;
  padding: 0;
  overflow-x: auto;
  overflow-y: auto;
  word-break: break-all;
  word-wrap: break-word;
  white-space: pre-wrap;
}

/* tables */

.jp-OutputArea-output.jp-RenderedHTMLCommon table {
  margin-left: 0;
  margin-right: 0;
}

/* description lists */

.jp-OutputArea-output dl,
.jp-OutputArea-output dt,
.jp-OutputArea-output dd {
  display: block;
}

.jp-OutputArea-output dl {
  width: 100%;
  overflow: hidden;
  padding: 0;
  margin: 0;
}

.jp-OutputArea-output dt {
  font-weight: bold;
  float: left;
  width: 20%;
  padding: 0;
  margin: 0;
}

.jp-OutputArea-output dd {
  float: left;
  width: 80%;
  padding: 0;
  margin: 0;
}

.jp-TrimmedOutputs pre {
  background: var(--jp-layout-color3);
  font-size: calc(var(--jp-code-font-size) * 1.4);
  text-align: center;
  text-transform: uppercase;
}

/* Hide the gutter in case of
 *  - nested output areas (e.g. in the case of output widgets)
 *  - mirrored output areas
 */
.jp-OutputArea .jp-OutputArea .jp-OutputArea-prompt {
  display: none;
}

/* Hide empty lines in the output area, for instance due to cleared widgets */
.jp-OutputArea-prompt:empty {
  padding: 0;
  border: 0;
}

/*-----------------------------------------------------------------------------
| executeResult is added to any Output-result for the display of the object
| returned by a cell
|----------------------------------------------------------------------------*/

.jp-OutputArea-output.jp-OutputArea-executeResult {
  margin-left: 0;
  width: 100%;
}

/* Text output with the Out[] prompt needs a top padding to match the
 * alignment of the Out[] prompt itself.
 */
.jp-OutputArea-executeResult .jp-RenderedText.jp-OutputArea-output {
  padding-top: var(--jp-code-padding);
  border-top: var(--jp-border-width) solid transparent;
}

/*-----------------------------------------------------------------------------
| The Stdin output
|----------------------------------------------------------------------------*/

.jp-Stdin-prompt {
  color: var(--jp-content-font-color0);
  padding-right: var(--jp-code-padding);
  vertical-align: baseline;
  flex: 0 0 auto;
}

.jp-Stdin-input {
  font-family: var(--jp-code-font-family);
  font-size: inherit;
  color: inherit;
  background-color: inherit;
  width: 42%;
  min-width: 200px;

  /* make sure input baseline aligns with prompt */
  vertical-align: baseline;

  /* padding + margin = 0.5em between prompt and cursor */
  padding: 0 0.25em;
  margin: 0 0.25em;
  flex: 0 0 70%;
}

.jp-Stdin-input::placeholder {
  opacity: 0;
}

.jp-Stdin-input:focus {
  box-shadow: none;
}

.jp-Stdin-input:focus::placeholder {
  opacity: 1;
}

/*-----------------------------------------------------------------------------
| Output Area View
|----------------------------------------------------------------------------*/

.jp-LinkedOutputView .jp-OutputArea {
  height: 100%;
  display: block;
}

.jp-LinkedOutputView .jp-OutputArea-output:only-child {
  height: 100%;
}

/*-----------------------------------------------------------------------------
| Printing
|----------------------------------------------------------------------------*/

@media print {
  .jp-OutputArea-child {
    break-inside: avoid-page;
  }
}

/*-----------------------------------------------------------------------------
| Mobile
|----------------------------------------------------------------------------*/
@media only screen and (max-width: 760px) {
  .jp-OutputPrompt {
    display: table-row;
    text-align: left;
  }

  .jp-OutputArea-child .jp-OutputArea-output {
    display: table-row;
    margin-left: var(--jp-notebook-padding);
  }
}

/* Trimmed outputs warning */
.jp-TrimmedOutputs > a {
  margin: 10px;
  text-decoration: none;
  cursor: pointer;
}

.jp-TrimmedOutputs > a:hover {
  text-decoration: none;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Table of Contents
|----------------------------------------------------------------------------*/

:root {
  --jp-private-toc-active-width: 4px;
}

.jp-TableOfContents {
  display: flex;
  flex-direction: column;
  background: var(--jp-layout-color1);
  color: var(--jp-ui-font-color1);
  font-size: var(--jp-ui-font-size1);
  height: 100%;
}

.jp-TableOfContents-placeholder {
  text-align: center;
}

.jp-TableOfContents-placeholderContent {
  color: var(--jp-content-font-color2);
  padding: 8px;
}

.jp-TableOfContents-placeholderContent > h3 {
  margin-bottom: var(--jp-content-heading-margin-bottom);
}

.jp-TableOfContents .jp-SidePanel-content {
  overflow-y: auto;
}

.jp-TableOfContents-tree {
  margin: 4px;
}

.jp-TableOfContents ol {
  list-style-type: none;
}

/* stylelint-disable-next-line selector-max-type */
.jp-TableOfContents li > ol {
  /* Align left border with triangle icon center */
  padding-left: 11px;
}

.jp-TableOfContents-content {
  /* left margin for the active heading indicator */
  margin: 0 0 0 var(--jp-private-toc-active-width);
  padding: 0;
  background-color: var(--jp-layout-color1);
}

.jp-tocItem {
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

.jp-tocItem-heading {
  display: flex;
  cursor: pointer;
}

.jp-tocItem-heading:hover {
  background-color: var(--jp-layout-color2);
}

.jp-tocItem-content {
  display: block;
  padding: 4px 0;
  white-space: nowrap;
  text-overflow: ellipsis;
  overflow-x: hidden;
}

.jp-tocItem-collapser {
  height: 20px;
  margin: 2px 2px 0;
  padding: 0;
  background: none;
  border: none;
  cursor: pointer;
}

.jp-tocItem-collapser:hover {
  background-color: var(--jp-layout-color3);
}

/* Active heading indicator */

.jp-tocItem-heading::before {
  content: ' ';
  background: transparent;
  width: var(--jp-private-toc-active-width);
  height: 24px;
  position: absolute;
  left: 0;
  border-radius: var(--jp-border-radius);
}

.jp-tocItem-heading.jp-tocItem-active::before {
  background-color: var(--jp-brand-color1);
}

.jp-tocItem-heading:hover.jp-tocItem-active::before {
  background: var(--jp-brand-color0);
  opacity: 1;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

.jp-Collapser {
  flex: 0 0 var(--jp-cell-collapser-width);
  padding: 0;
  margin: 0;
  border: none;
  outline: none;
  background: transparent;
  border-radius: var(--jp-border-radius);
  opacity: 1;
}

.jp-Collapser-child {
  display: block;
  width: 100%;
  box-sizing: border-box;

  /* height: 100% doesn't work because the height of its parent is computed from content */
  position: absolute;
  top: 0;
  bottom: 0;
}

/*-----------------------------------------------------------------------------
| Printing
|----------------------------------------------------------------------------*/

/*
Hiding collapsers in print mode.

Note: input and output wrappers have "display: block" propery in print mode.
*/

@media print {
  .jp-Collapser {
    display: none;
  }
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Header/Footer
|----------------------------------------------------------------------------*/

/* Hidden by zero height by default */
.jp-CellHeader,
.jp-CellFooter {
  height: 0;
  width: 100%;
  padding: 0;
  margin: 0;
  border: none;
  outline: none;
  background: transparent;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Input
|----------------------------------------------------------------------------*/

/* All input areas */
.jp-InputArea {
  display: table;
  table-layout: fixed;
  width: 100%;
  overflow: hidden;
}

.jp-InputArea-editor {
  display: table-cell;
  overflow: hidden;
  vertical-align: top;

  /* This is the non-active, default styling */
  border: var(--jp-border-width) solid var(--jp-cell-editor-border-color);
  border-radius: 0;
  background: var(--jp-cell-editor-background);
}

.jp-InputPrompt {
  display: table-cell;
  vertical-align: top;
  width: var(--jp-cell-prompt-width);
  color: var(--jp-cell-inprompt-font-color);
  font-family: var(--jp-cell-prompt-font-family);
  padding: var(--jp-code-padding);
  letter-spacing: var(--jp-cell-prompt-letter-spacing);
  opacity: var(--jp-cell-prompt-opacity);
  line-height: var(--jp-code-line-height);
  font-size: var(--jp-code-font-size);
  border: var(--jp-border-width) solid transparent;

  /* Right align prompt text, don't wrap to handle large prompt numbers */
  text-align: right;
  white-space: nowrap;
  overflow: hidden;
  text-overflow: ellipsis;

  /* Disable text selection */
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

/*-----------------------------------------------------------------------------
| Mobile
|----------------------------------------------------------------------------*/
@media only screen and (max-width: 760px) {
  .jp-InputArea-editor {
    display: table-row;
    margin-left: var(--jp-notebook-padding);
  }

  .jp-InputPrompt {
    display: table-row;
    text-align: left;
  }
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Placeholder
|----------------------------------------------------------------------------*/

.jp-Placeholder {
  display: table;
  table-layout: fixed;
  width: 100%;
}

.jp-Placeholder-prompt {
  display: table-cell;
  box-sizing: border-box;
}

.jp-Placeholder-content {
  display: table-cell;
  padding: 4px 6px;
  border: 1px solid transparent;
  border-radius: 0;
  background: none;
  box-sizing: border-box;
  cursor: pointer;
}

.jp-Placeholder-contentContainer {
  display: flex;
}

.jp-Placeholder-content:hover,
.jp-InputPlaceholder > .jp-Placeholder-content:hover {
  border-color: var(--jp-layout-color3);
}

.jp-Placeholder-content .jp-MoreHorizIcon {
  width: 32px;
  height: 16px;
  border: 1px solid transparent;
  border-radius: var(--jp-border-radius);
}

.jp-Placeholder-content .jp-MoreHorizIcon:hover {
  border: 1px solid var(--jp-border-color1);
  box-shadow: 0 0 2px 0 rgba(0, 0, 0, 0.25);
  background-color: var(--jp-layout-color0);
}

.jp-PlaceholderText {
  white-space: nowrap;
  overflow-x: hidden;
  color: var(--jp-inverse-layout-color3);
  font-family: var(--jp-code-font-family);
}

.jp-InputPlaceholder > .jp-Placeholder-content {
  border-color: var(--jp-cell-editor-border-color);
  background: var(--jp-cell-editor-background);
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Private CSS variables
|----------------------------------------------------------------------------*/

:root {
  --jp-private-cell-scrolling-output-offset: 5px;
}

/*-----------------------------------------------------------------------------
| Cell
|----------------------------------------------------------------------------*/

.jp-Cell {
  padding: var(--jp-cell-padding);
  margin: 0;
  border: none;
  outline: none;
  background: transparent;
}

/*-----------------------------------------------------------------------------
| Common input/output
|----------------------------------------------------------------------------*/

.jp-Cell-inputWrapper,
.jp-Cell-outputWrapper {
  display: flex;
  flex-direction: row;
  padding: 0;
  margin: 0;

  /* Added to reveal the box-shadow on the input and output collapsers. */
  overflow: visible;
}

/* Only input/output areas inside cells */
.jp-Cell-inputArea,
.jp-Cell-outputArea {
  flex: 1 1 auto;
}

/*-----------------------------------------------------------------------------
| Collapser
|----------------------------------------------------------------------------*/

/* Make the output collapser disappear when there is not output, but do so
 * in a manner that leaves it in the layout and preserves its width.
 */
.jp-Cell.jp-mod-noOutputs .jp-Cell-outputCollapser {
  border: none !important;
  background: transparent !important;
}

.jp-Cell:not(.jp-mod-noOutputs) .jp-Cell-outputCollapser {
  min-height: var(--jp-cell-collapser-min-height);
}

/*-----------------------------------------------------------------------------
| Output
|----------------------------------------------------------------------------*/

/* Put a space between input and output when there IS output */
.jp-Cell:not(.jp-mod-noOutputs) .jp-Cell-outputWrapper {
  margin-top: 5px;
}

.jp-CodeCell.jp-mod-outputsScrolled .jp-Cell-outputArea {
  overflow-y: auto;
  max-height: 24em;
  margin-left: var(--jp-private-cell-scrolling-output-offset);
  resize: vertical;
}

.jp-CodeCell.jp-mod-outputsScrolled .jp-Cell-outputArea[style*='height'] {
  max-height: unset;
}

.jp-CodeCell.jp-mod-outputsScrolled .jp-Cell-outputArea::after {
  content: ' ';
  box-shadow: inset 0 0 6px 2px rgb(0 0 0 / 30%);
  width: 100%;
  height: 100%;
  position: sticky;
  bottom: 0;
  top: 0;
  margin-top: -50%;
  float: left;
  display: block;
  pointer-events: none;
}

.jp-CodeCell.jp-mod-outputsScrolled .jp-OutputArea-child {
  padding-top: 6px;
}

.jp-CodeCell.jp-mod-outputsScrolled .jp-OutputArea-prompt {
  width: calc(
    var(--jp-cell-prompt-width) - var(--jp-private-cell-scrolling-output-offset)
  );
}

.jp-CodeCell.jp-mod-outputsScrolled .jp-OutputArea-promptOverlay {
  left: calc(-1 * var(--jp-private-cell-scrolling-output-offset));
}

/*-----------------------------------------------------------------------------
| CodeCell
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| MarkdownCell
|----------------------------------------------------------------------------*/

.jp-MarkdownOutput {
  display: table-cell;
  width: 100%;
  margin-top: 0;
  margin-bottom: 0;
  padding-left: var(--jp-code-padding);
}

.jp-MarkdownOutput.jp-RenderedHTMLCommon {
  overflow: auto;
}

/* collapseHeadingButton (show always if hiddenCellsButton is _not_ shown) */
.jp-collapseHeadingButton {
  display: flex;
  min-height: var(--jp-cell-collapser-min-height);
  font-size: var(--jp-code-font-size);
  position: absolute;
  background-color: transparent;
  background-size: 25px;
  background-repeat: no-repeat;
  background-position-x: center;
  background-position-y: top;
  background-image: var(--jp-icon-caret-down);
  right: 0;
  top: 0;
  bottom: 0;
}

.jp-collapseHeadingButton.jp-mod-collapsed {
  background-image: var(--jp-icon-caret-right);
}

/*
 set the container font size to match that of content
 so that the nested collapse buttons have the right size
*/
.jp-MarkdownCell .jp-InputPrompt {
  font-size: var(--jp-content-font-size1);
}

/*
  Align collapseHeadingButton with cell top header
  The font sizes are identical to the ones in packages/rendermime/style/base.css
*/
.jp-mod-rendered .jp-collapseHeadingButton[data-heading-level='1'] {
  font-size: var(--jp-content-font-size5);
  background-position-y: calc(0.3 * var(--jp-content-font-size5));
}

.jp-mod-rendered .jp-collapseHeadingButton[data-heading-level='2'] {
  font-size: var(--jp-content-font-size4);
  background-position-y: calc(0.3 * var(--jp-content-font-size4));
}

.jp-mod-rendered .jp-collapseHeadingButton[data-heading-level='3'] {
  font-size: var(--jp-content-font-size3);
  background-position-y: calc(0.3 * var(--jp-content-font-size3));
}

.jp-mod-rendered .jp-collapseHeadingButton[data-heading-level='4'] {
  font-size: var(--jp-content-font-size2);
  background-position-y: calc(0.3 * var(--jp-content-font-size2));
}

.jp-mod-rendered .jp-collapseHeadingButton[data-heading-level='5'] {
  font-size: var(--jp-content-font-size1);
  background-position-y: top;
}

.jp-mod-rendered .jp-collapseHeadingButton[data-heading-level='6'] {
  font-size: var(--jp-content-font-size0);
  background-position-y: top;
}

/* collapseHeadingButton (show only on (hover,active) if hiddenCellsButton is shown) */
.jp-Notebook.jp-mod-showHiddenCellsButton .jp-collapseHeadingButton {
  display: none;
}

.jp-Notebook.jp-mod-showHiddenCellsButton
  :is(.jp-MarkdownCell:hover, .jp-mod-active)
  .jp-collapseHeadingButton {
  display: flex;
}

/* showHiddenCellsButton (only show if jp-mod-showHiddenCellsButton is set, which
is a consequence of the showHiddenCellsButton option in Notebook Settings)*/
.jp-Notebook.jp-mod-showHiddenCellsButton .jp-showHiddenCellsButton {
  margin-left: calc(var(--jp-cell-prompt-width) + 2 * var(--jp-code-padding));
  margin-top: var(--jp-code-padding);
  border: 1px solid var(--jp-border-color2);
  background-color: var(--jp-border-color3) !important;
  color: var(--jp-content-font-color0) !important;
  display: flex;
}

.jp-Notebook.jp-mod-showHiddenCellsButton .jp-showHiddenCellsButton:hover {
  background-color: var(--jp-border-color2) !important;
}

.jp-showHiddenCellsButton {
  display: none;
}

/*-----------------------------------------------------------------------------
| Printing
|----------------------------------------------------------------------------*/

/*
Using block instead of flex to allow the use of the break-inside CSS property for
cell outputs.
*/

@media print {
  .jp-Cell-inputWrapper,
  .jp-Cell-outputWrapper {
    display: block;
  }
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Variables
|----------------------------------------------------------------------------*/

:root {
  --jp-notebook-toolbar-padding: 2px 5px 2px 2px;
}

/*-----------------------------------------------------------------------------

/*-----------------------------------------------------------------------------
| Styles
|----------------------------------------------------------------------------*/

.jp-NotebookPanel-toolbar {
  padding: var(--jp-notebook-toolbar-padding);

  /* disable paint containment from lumino 2.0 default strict CSS containment */
  contain: style size !important;
}

.jp-Toolbar-item.jp-Notebook-toolbarCellType .jp-select-wrapper.jp-mod-focused {
  border: none;
  box-shadow: none;
}

.jp-Notebook-toolbarCellTypeDropdown select {
  height: 24px;
  font-size: var(--jp-ui-font-size1);
  line-height: 14px;
  border-radius: 0;
  display: block;
}

.jp-Notebook-toolbarCellTypeDropdown span {
  top: 5px !important;
}

.jp-Toolbar-responsive-popup {
  position: absolute;
  height: fit-content;
  display: flex;
  flex-direction: row;
  flex-wrap: wrap;
  justify-content: flex-end;
  border-bottom: var(--jp-border-width) solid var(--jp-toolbar-border-color);
  box-shadow: var(--jp-toolbar-box-shadow);
  background: var(--jp-toolbar-background);
  min-height: var(--jp-toolbar-micro-height);
  padding: var(--jp-notebook-toolbar-padding);
  z-index: 1;
  right: 0;
  top: 0;
}

.jp-Toolbar > .jp-Toolbar-responsive-opener {
  margin-left: auto;
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Variables
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------

/*-----------------------------------------------------------------------------
| Styles
|----------------------------------------------------------------------------*/

.jp-Notebook-ExecutionIndicator {
  position: relative;
  display: inline-block;
  height: 100%;
  z-index: 9997;
}

.jp-Notebook-ExecutionIndicator-tooltip {
  visibility: hidden;
  height: auto;
  width: max-content;
  width: -moz-max-content;
  background-color: var(--jp-layout-color2);
  color: var(--jp-ui-font-color1);
  text-align: justify;
  border-radius: 6px;
  padding: 0 5px;
  position: fixed;
  display: table;
}

.jp-Notebook-ExecutionIndicator-tooltip.up {
  transform: translateX(-50%) translateY(-100%) translateY(-32px);
}

.jp-Notebook-ExecutionIndicator-tooltip.down {
  transform: translateX(calc(-100% + 16px)) translateY(5px);
}

.jp-Notebook-ExecutionIndicator-tooltip.hidden {
  display: none;
}

.jp-Notebook-ExecutionIndicator:hover .jp-Notebook-ExecutionIndicator-tooltip {
  visibility: visible;
}

.jp-Notebook-ExecutionIndicator span {
  font-size: var(--jp-ui-font-size1);
  font-family: var(--jp-ui-font-family);
  color: var(--jp-ui-font-color1);
  line-height: 24px;
  display: block;
}

.jp-Notebook-ExecutionIndicator-progress-bar {
  display: flex;
  justify-content: center;
  height: 100%;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

/*
 * Execution indicator
 */
.jp-tocItem-content::after {
  content: '';

  /* Must be identical to form a circle */
  width: 12px;
  height: 12px;
  background: none;
  border: none;
  position: absolute;
  right: 0;
}

.jp-tocItem-content[data-running='0']::after {
  border-radius: 50%;
  border: var(--jp-border-width) solid var(--jp-inverse-layout-color3);
  background: none;
}

.jp-tocItem-content[data-running='1']::after {
  border-radius: 50%;
  border: var(--jp-border-width) solid var(--jp-inverse-layout-color3);
  background-color: var(--jp-inverse-layout-color3);
}

.jp-tocItem-content[data-running='0'],
.jp-tocItem-content[data-running='1'] {
  margin-right: 12px;
}

/*
 * Copyright (c) Jupyter Development Team.
 * Distributed under the terms of the Modified BSD License.
 */

.jp-Notebook-footer {
  height: 27px;
  margin-left: calc(
    var(--jp-cell-prompt-width) + var(--jp-cell-collapser-width) +
      var(--jp-cell-padding)
  );
  width: calc(
    100% -
      (
        var(--jp-cell-prompt-width) + var(--jp-cell-collapser-width) +
          var(--jp-cell-padding) + var(--jp-cell-padding)
      )
  );
  border: var(--jp-border-width) solid var(--jp-cell-editor-border-color);
  color: var(--jp-ui-font-color3);
  margin-top: 6px;
  background: none;
  cursor: pointer;
}

.jp-Notebook-footer:focus {
  border-color: var(--jp-cell-editor-active-border-color);
}

/* For devices that support hovering, hide footer until hover */
@media (hover: hover) {
  .jp-Notebook-footer {
    opacity: 0;
  }

  .jp-Notebook-footer:focus,
  .jp-Notebook-footer:hover {
    opacity: 1;
  }
}

/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| Imports
|----------------------------------------------------------------------------*/

/*-----------------------------------------------------------------------------
| CSS variables
|----------------------------------------------------------------------------*/

:root {
  --jp-side-by-side-output-size: 1fr;
  --jp-side-by-side-resized-cell: var(--jp-side-by-side-output-size);
  --jp-private-notebook-dragImage-width: 304px;
  --jp-private-notebook-dragImage-height: 36px;
  --jp-private-notebook-selected-color: var(--md-blue-400);
  --jp-private-notebook-active-color: var(--md-green-400);
}

/*-----------------------------------------------------------------------------
| Notebook
|----------------------------------------------------------------------------*/

/* stylelint-disable selector-max-class */

.jp-NotebookPanel {
  display: block;
  height: 100%;
}

.jp-NotebookPanel.jp-Document {
  min-width: 240px;
  min-height: 120px;
}

.jp-Notebook {
  padding: var(--jp-notebook-padding);
  outline: none;
  overflow: auto;
  background: var(--jp-layout-color0);
}

.jp-Notebook.jp-mod-scrollPastEnd::after {
  display: block;
  content: '';
  min-height: var(--jp-notebook-scroll-padding);
}

.jp-MainAreaWidget-ContainStrict .jp-Notebook * {
  contain: strict;
}

.jp-Notebook .jp-Cell {
  overflow: visible;
}

.jp-Notebook .jp-Cell .jp-InputPrompt {
  cursor: move;
}

/*-----------------------------------------------------------------------------
| Notebook state related styling
|
| The notebook and cells each have states, here are the possibilities:
|
| - Notebook
|   - Command
|   - Edit
| - Cell
|   - None
|   - Active (only one can be active)
|   - Selected (the cells actions are applied to)
|   - Multiselected (when multiple selected, the cursor)
|   - No outputs
|----------------------------------------------------------------------------*/

/* Command or edit modes */

.jp-Notebook .jp-Cell:not(.jp-mod-active) .jp-InputPrompt {
  opacity: var(--jp-cell-prompt-not-active-opacity);
  color: var(--jp-cell-prompt-not-active-font-color);
}

.jp-Notebook .jp-Cell:not(.jp-mod-active) .jp-OutputPrompt {
  opacity: var(--jp-cell-prompt-not-active-opacity);
  color: var(--jp-cell-prompt-not-active-font-color);
}

/* cell is active */
.jp-Notebook .jp-Cell.jp-mod-active .jp-Collapser {
  background: var(--jp-brand-color1);
}

/* cell is dirty */
.jp-Notebook .jp-Cell.jp-mod-dirty .jp-InputPrompt {
  color: var(--jp-warn-color1);
}

.jp-Notebook .jp-Cell.jp-mod-dirty .jp-InputPrompt::before {
  color: var(--jp-warn-color1);
  content: '';
}

.jp-Notebook .jp-Cell.jp-mod-active.jp-mod-dirty .jp-Collapser {
  background: var(--jp-warn-color1);
}

/* collapser is hovered */
.jp-Notebook .jp-Cell .jp-Collapser:hover {
  box-shadow: var(--jp-elevation-z2);
  background: var(--jp-brand-color1);
  opacity: var(--jp-cell-collapser-not-active-hover-opacity);
}

/* cell is active and collapser is hovered */
.jp-Notebook .jp-Cell.jp-mod-active .jp-Collapser:hover {
  background: var(--jp-brand-color0);
  opacity: 1;
}

/* Command mode */

.jp-Notebook.jp-mod-commandMode .jp-Cell.jp-mod-selected {
  background: var(--jp-notebook-multiselected-color);
}

.jp-Notebook.jp-mod-commandMode
  .jp-Cell.jp-mod-active.jp-mod-selected:not(.jp-mod-multiSelected) {
  background: transparent;
}

/* Edit mode */

.jp-Notebook.jp-mod-editMode .jp-Cell.jp-mod-active .jp-InputArea-editor {
  border: var(--jp-border-width) solid var(--jp-cell-editor-active-border-color);
  box-shadow: var(--jp-input-box-shadow);
  background-color: var(--jp-cell-editor-active-background);
}

/*-----------------------------------------------------------------------------
| Notebook drag and drop
|----------------------------------------------------------------------------*/

.jp-Notebook-cell.jp-mod-dropSource {
  opacity: 0.5;
}

.jp-Notebook-cell.jp-mod-dropTarget,
.jp-Notebook.jp-mod-commandMode
  .jp-Notebook-cell.jp-mod-active.jp-mod-selected.jp-mod-dropTarget {
  border-top-color: var(--jp-private-notebook-selected-color);
  border-top-style: solid;
  border-top-width: 2px;
}

.jp-dragImage {
  display: block;
  flex-direction: row;
  width: var(--jp-private-notebook-dragImage-width);
  height: var(--jp-private-notebook-dragImage-height);
  border: var(--jp-border-width) solid var(--jp-cell-editor-border-color);
  background: var(--jp-cell-editor-background);
  overflow: visible;
}

.jp-dragImage-singlePrompt {
  box-shadow: 2px 2px 4px 0 rgba(0, 0, 0, 0.12);
}

.jp-dragImage .jp-dragImage-content {
  flex: 1 1 auto;
  z-index: 2;
  font-size: var(--jp-code-font-size);
  font-family: var(--jp-code-font-family);
  line-height: var(--jp-code-line-height);
  padding: var(--jp-code-padding);
  border: var(--jp-border-width) solid var(--jp-cell-editor-border-color);
  background: var(--jp-cell-editor-background-color);
  color: var(--jp-content-font-color3);
  text-align: left;
  margin: 4px 4px 4px 0;
}

.jp-dragImage .jp-dragImage-prompt {
  flex: 0 0 auto;
  min-width: 36px;
  color: var(--jp-cell-inprompt-font-color);
  padding: var(--jp-code-padding);
  padding-left: 12px;
  font-family: var(--jp-cell-prompt-font-family);
  letter-spacing: var(--jp-cell-prompt-letter-spacing);
  line-height: 1.9;
  font-size: var(--jp-code-font-size);
  border: var(--jp-border-width) solid transparent;
}

.jp-dragImage-multipleBack {
  z-index: -1;
  position: absolute;
  height: 32px;
  width: 300px;
  top: 8px;
  left: 8px;
  background: var(--jp-layout-color2);
  border: var(--jp-border-width) solid var(--jp-input-border-color);
  box-shadow: 2px 2px 4px 0 rgba(0, 0, 0, 0.12);
}

/*-----------------------------------------------------------------------------
| Cell toolbar
|----------------------------------------------------------------------------*/

.jp-NotebookTools {
  display: block;
  min-width: var(--jp-sidebar-min-width);
  color: var(--jp-ui-font-color1);
  background: var(--jp-layout-color1);

  /* This is needed so that all font sizing of children done in ems is
    * relative to this base size */
  font-size: var(--jp-ui-font-size1);
  overflow: auto;
}

.jp-ActiveCellTool {
  padding: 12px 0;
  display: flex;
}

.jp-ActiveCellTool-Content {
  flex: 1 1 auto;
}

.jp-ActiveCellTool .jp-ActiveCellTool-CellContent {
  background: var(--jp-cell-editor-background);
  border: var(--jp-border-width) solid var(--jp-cell-editor-border-color);
  border-radius: 0;
  min-height: 29px;
}

.jp-ActiveCellTool .jp-InputPrompt {
  min-width: calc(var(--jp-cell-prompt-width) * 0.75);
}

.jp-ActiveCellTool-CellContent > pre {
  padding: 5px 4px;
  margin: 0;
  white-space: normal;
}

.jp-MetadataEditorTool {
  flex-direction: column;
  padding: 12px 0;
}

.jp-RankedPanel > :not(:first-child) {
  margin-top: 12px;
}

.jp-KeySelector select.jp-mod-styled {
  font-size: var(--jp-ui-font-size1);
  color: var(--jp-ui-font-color0);
  border: var(--jp-border-width) solid var(--jp-border-color1);
}

.jp-KeySelector label,
.jp-MetadataEditorTool label,
.jp-NumberSetter label {
  line-height: 1.4;
}

.jp-NotebookTools .jp-select-wrapper {
  margin-top: 4px;
  margin-bottom: 0;
}

.jp-NumberSetter input {
  width: 100%;
  margin-top: 4px;
}

.jp-NotebookTools .jp-Collapse {
  margin-top: 16px;
}

/*-----------------------------------------------------------------------------
| Presentation Mode (.jp-mod-presentationMode)
|----------------------------------------------------------------------------*/

.jp-mod-presentationMode .jp-Notebook {
  --jp-content-font-size1: var(--jp-content-presentation-font-size1);
  --jp-code-font-size: var(--jp-code-presentation-font-size);
}

.jp-mod-presentationMode .jp-Notebook .jp-Cell .jp-InputPrompt,
.jp-mod-presentationMode .jp-Notebook .jp-Cell .jp-OutputPrompt {
  flex: 0 0 110px;
}

/*-----------------------------------------------------------------------------
| Side-by-side Mode (.jp-mod-sideBySide)
|----------------------------------------------------------------------------*/
.jp-mod-sideBySide.jp-Notebook .jp-Notebook-cell {
  margin-top: 3em;
  margin-bottom: 3em;
  margin-left: 5%;
  margin-right: 5%;
}

.jp-mod-sideBySide.jp-Notebook .jp-CodeCell {
  display: grid;
  grid-template-columns: minmax(0, 1fr) min-content minmax(
      0,
      var(--jp-side-by-side-output-size)
    );
  grid-template-rows: auto minmax(0, 1fr) auto;
  grid-template-areas:
    'header header header'
    'input handle output'
    'footer footer footer';
}

.jp-mod-sideBySide.jp-Notebook .jp-CodeCell.jp-mod-resizedCell {
  grid-template-columns: minmax(0, 1fr) min-content minmax(
      0,
      var(--jp-side-by-side-resized-cell)
    );
}

.jp-mod-sideBySide.jp-Notebook .jp-CodeCell .jp-CellHeader {
  grid-area: header;
}

.jp-mod-sideBySide.jp-Notebook .jp-CodeCell .jp-Cell-inputWrapper {
  grid-area: input;
}

.jp-mod-sideBySide.jp-Notebook .jp-CodeCell .jp-Cell-outputWrapper {
  /* overwrite the default margin (no vertical separation needed in side by side move */
  margin-top: 0;
  grid-area: output;
}

.jp-mod-sideBySide.jp-Notebook .jp-CodeCell .jp-CellFooter {
  grid-area: footer;
}

.jp-mod-sideBySide.jp-Notebook .jp-CodeCell .jp-CellResizeHandle {
  grid-area: handle;
  user-select: none;
  display: block;
  height: 100%;
  cursor: ew-resize;
  padding: 0 var(--jp-cell-padding);
}

.jp-mod-sideBySide.jp-Notebook .jp-CodeCell .jp-CellResizeHandle::after {
  content: '';
  display: block;
  background: var(--jp-border-color2);
  height: 100%;
  width: 5px;
}

.jp-mod-sideBySide.jp-Notebook
  .jp-CodeCell.jp-mod-resizedCell
  .jp-CellResizeHandle::after {
  background: var(--jp-border-color0);
}

.jp-CellResizeHandle {
  display: none;
}

/*-----------------------------------------------------------------------------
| Placeholder
|----------------------------------------------------------------------------*/

.jp-Cell-Placeholder {
  padding-left: 55px;
}

.jp-Cell-Placeholder-wrapper {
  background: #fff;
  border: 1px solid;
  border-color: #e5e6e9 #dfe0e4 #d0d1d5;
  border-radius: 4px;
  -webkit-border-radius: 4px;
  margin: 10px 15px;
}

.jp-Cell-Placeholder-wrapper-inner {
  padding: 15px;
  position: relative;
}

.jp-Cell-Placeholder-wrapper-body {
  background-repeat: repeat;
  background-size: 50% auto;
}

.jp-Cell-Placeholder-wrapper-body div {
  background: #f6f7f8;
  background-image: -webkit-linear-gradient(
    left,
    #f6f7f8 0%,
    #edeef1 20%,
    #f6f7f8 40%,
    #f6f7f8 100%
  );
  background-repeat: no-repeat;
  background-size: 800px 104px;
  height: 104px;
  position: absolute;
  right: 15px;
  left: 15px;
  top: 15px;
}

div.jp-Cell-Placeholder-h1 {
  top: 20px;
  height: 20px;
  left: 15px;
  width: 150px;
}

div.jp-Cell-Placeholder-h2 {
  left: 15px;
  top: 50px;
  height: 10px;
  width: 100px;
}

div.jp-Cell-Placeholder-content-1,
div.jp-Cell-Placeholder-content-2,
div.jp-Cell-Placeholder-content-3 {
  left: 15px;
  right: 15px;
  height: 10px;
}

div.jp-Cell-Placeholder-content-1 {
  top: 100px;
}

div.jp-Cell-Placeholder-content-2 {
  top: 120px;
}

div.jp-Cell-Placeholder-content-3 {
  top: 140px;
}

</style>
<style type="text/css">
/*-----------------------------------------------------------------------------
| Copyright (c) Jupyter Development Team.
| Distributed under the terms of the Modified BSD License.
|----------------------------------------------------------------------------*/

/*
The following CSS variables define the main, public API for styling JupyterLab.
These variables should be used by all plugins wherever possible. In other
words, plugins should not define custom colors, sizes, etc unless absolutely
necessary. This enables users to change the visual theme of JupyterLab
by changing these variables.

Many variables appear in an ordered sequence (0,1,2,3). These sequences
are designed to work well together, so for example, `--jp-border-color1` should
be used with `--jp-layout-color1`. The numbers have the following meanings:

* 0: super-primary, reserved for special emphasis
* 1: primary, most important under normal situations
* 2: secondary, next most important under normal situations
* 3: tertiary, next most important under normal situations

Throughout JupyterLab, we are mostly following principles from Google's
Material Design when selecting colors. We are not, however, following
all of MD as it is not optimized for dense, information rich UIs.
*/

:root {
  /* Elevation
   *
   * We style box-shadows using Material Design's idea of elevation. These particular numbers are taken from here:
   *
   * https://github.com/material-components/material-components-web
   * https://material-components-web.appspot.com/elevation.html
   */

  --jp-shadow-base-lightness: 0;
  --jp-shadow-umbra-color: rgba(
    var(--jp-shadow-base-lightness),
    var(--jp-shadow-base-lightness),
    var(--jp-shadow-base-lightness),
    0.2
  );
  --jp-shadow-penumbra-color: rgba(
    var(--jp-shadow-base-lightness),
    var(--jp-shadow-base-lightness),
    var(--jp-shadow-base-lightness),
    0.14
  );
  --jp-shadow-ambient-color: rgba(
    var(--jp-shadow-base-lightness),
    var(--jp-shadow-base-lightness),
    var(--jp-shadow-base-lightness),
    0.12
  );
  --jp-elevation-z0: none;
  --jp-elevation-z1: 0 2px 1px -1px var(--jp-shadow-umbra-color),
    0 1px 1px 0 var(--jp-shadow-penumbra-color),
    0 1px 3px 0 var(--jp-shadow-ambient-color);
  --jp-elevation-z2: 0 3px 1px -2px var(--jp-shadow-umbra-color),
    0 2px 2px 0 var(--jp-shadow-penumbra-color),
    0 1px 5px 0 var(--jp-shadow-ambient-color);
  --jp-elevation-z4: 0 2px 4px -1px var(--jp-shadow-umbra-color),
    0 4px 5px 0 var(--jp-shadow-penumbra-color),
    0 1px 10px 0 var(--jp-shadow-ambient-color);
  --jp-elevation-z6: 0 3px 5px -1px var(--jp-shadow-umbra-color),
    0 6px 10px 0 var(--jp-shadow-penumbra-color),
    0 1px 18px 0 var(--jp-shadow-ambient-color);
  --jp-elevation-z8: 0 5px 5px -3px var(--jp-shadow-umbra-color),
    0 8px 10px 1px var(--jp-shadow-penumbra-color),
    0 3px 14px 2px var(--jp-shadow-ambient-color);
  --jp-elevation-z12: 0 7px 8px -4px var(--jp-shadow-umbra-color),
    0 12px 17px 2px var(--jp-shadow-penumbra-color),
    0 5px 22px 4px var(--jp-shadow-ambient-color);
  --jp-elevation-z16: 0 8px 10px -5px var(--jp-shadow-umbra-color),
    0 16px 24px 2px var(--jp-shadow-penumbra-color),
    0 6px 30px 5px var(--jp-shadow-ambient-color);
  --jp-elevation-z20: 0 10px 13px -6px var(--jp-shadow-umbra-color),
    0 20px 31px 3px var(--jp-shadow-penumbra-color),
    0 8px 38px 7px var(--jp-shadow-ambient-color);
  --jp-elevation-z24: 0 11px 15px -7px var(--jp-shadow-umbra-color),
    0 24px 38px 3px var(--jp-shadow-penumbra-color),
    0 9px 46px 8px var(--jp-shadow-ambient-color);

  /* Borders
   *
   * The following variables, specify the visual styling of borders in JupyterLab.
   */

  --jp-border-width: 1px;
  --jp-border-color0: var(--md-grey-400);
  --jp-border-color1: var(--md-grey-400);
  --jp-border-color2: var(--md-grey-300);
  --jp-border-color3: var(--md-grey-200);
  --jp-inverse-border-color: var(--md-grey-600);
  --jp-border-radius: 2px;

  /* UI Fonts
   *
   * The UI font CSS variables are used for the typography all of the JupyterLab
   * user interface elements that are not directly user generated content.
   *
   * The font sizing here is done assuming that the body font size of --jp-ui-font-size1
   * is applied to a parent element. When children elements, such as headings, are sized
   * in em all things will be computed relative to that body size.
   */

  --jp-ui-font-scale-factor: 1.2;
  --jp-ui-font-size0: 0.83333em;
  --jp-ui-font-size1: 13px; /* Base font size */
  --jp-ui-font-size2: 1.2em;
  --jp-ui-font-size3: 1.44em;
  --jp-ui-font-family: system-ui, -apple-system, blinkmacsystemfont, 'Segoe UI',
    helvetica, arial, sans-serif, 'Apple Color Emoji', 'Segoe UI Emoji',
    'Segoe UI Symbol';

  /*
   * Use these font colors against the corresponding main layout colors.
   * In a light theme, these go from dark to light.
   */

  /* Defaults use Material Design specification */
  --jp-ui-font-color0: rgba(0, 0, 0, 1);
  --jp-ui-font-color1: rgba(0, 0, 0, 0.87);
  --jp-ui-font-color2: rgba(0, 0, 0, 0.54);
  --jp-ui-font-color3: rgba(0, 0, 0, 0.38);

  /*
   * Use these against the brand/accent/warn/error colors.
   * These will typically go from light to darker, in both a dark and light theme.
   */

  --jp-ui-inverse-font-color0: rgba(255, 255, 255, 1);
  --jp-ui-inverse-font-color1: rgba(255, 255, 255, 1);
  --jp-ui-inverse-font-color2: rgba(255, 255, 255, 0.7);
  --jp-ui-inverse-font-color3: rgba(255, 255, 255, 0.5);

  /* Content Fonts
   *
   * Content font variables are used for typography of user generated content.
   *
   * The font sizing here is done assuming that the body font size of --jp-content-font-size1
   * is applied to a parent element. When children elements, such as headings, are sized
   * in em all things will be computed relative to that body size.
   */

  --jp-content-line-height: 1.6;
  --jp-content-font-scale-factor: 1.2;
  --jp-content-font-size0: 0.83333em;
  --jp-content-font-size1: 14px; /* Base font size */
  --jp-content-font-size2: 1.2em;
  --jp-content-font-size3: 1.44em;
  --jp-content-font-size4: 1.728em;
  --jp-content-font-size5: 2.0736em;

  /* This gives a magnification of about 125% in presentation mode over normal. */
  --jp-content-presentation-font-size1: 17px;
  --jp-content-heading-line-height: 1;
  --jp-content-heading-margin-top: 1.2em;
  --jp-content-heading-margin-bottom: 0.8em;
  --jp-content-heading-font-weight: 500;

  /* Defaults use Material Design specification */
  --jp-content-font-color0: rgba(0, 0, 0, 1);
  --jp-content-font-color1: rgba(0, 0, 0, 0.87);
  --jp-content-font-color2: rgba(0, 0, 0, 0.54);
  --jp-content-font-color3: rgba(0, 0, 0, 0.38);
  --jp-content-link-color: var(--md-blue-900);
  --jp-content-font-family: system-ui, -apple-system, blinkmacsystemfont,
    'Segoe UI', helvetica, arial, sans-serif, 'Apple Color Emoji',
    'Segoe UI Emoji', 'Segoe UI Symbol';

  /*
   * Code Fonts
   *
   * Code font variables are used for typography of code and other monospaces content.
   */

  --jp-code-font-size: 13px;
  --jp-code-line-height: 1.3077; /* 17px for 13px base */
  --jp-code-padding: 5px; /* 5px for 13px base, codemirror highlighting needs integer px value */
  --jp-code-font-family-default: menlo, consolas, 'DejaVu Sans Mono', monospace;
  --jp-code-font-family: var(--jp-code-font-family-default);

  /* This gives a magnification of about 125% in presentation mode over normal. */
  --jp-code-presentation-font-size: 16px;

  /* may need to tweak cursor width if you change font size */
  --jp-code-cursor-width0: 1.4px;
  --jp-code-cursor-width1: 2px;
  --jp-code-cursor-width2: 4px;

  /* Layout
   *
   * The following are the main layout colors use in JupyterLab. In a light
   * theme these would go from light to dark.
   */

  --jp-layout-color0: white;
  --jp-layout-color1: white;
  --jp-layout-color2: var(--md-grey-200);
  --jp-layout-color3: var(--md-grey-400);
  --jp-layout-color4: var(--md-grey-600);

  /* Inverse Layout
   *
   * The following are the inverse layout colors use in JupyterLab. In a light
   * theme these would go from dark to light.
   */

  --jp-inverse-layout-color0: #111;
  --jp-inverse-layout-color1: var(--md-grey-900);
  --jp-inverse-layout-color2: var(--md-grey-800);
  --jp-inverse-layout-color3: var(--md-grey-700);
  --jp-inverse-layout-color4: var(--md-grey-600);

  /* Brand/accent */

  --jp-brand-color0: var(--md-blue-900);
  --jp-brand-color1: var(--md-blue-700);
  --jp-brand-color2: var(--md-blue-300);
  --jp-brand-color3: var(--md-blue-100);
  --jp-brand-color4: var(--md-blue-50);
  --jp-accent-color0: var(--md-green-900);
  --jp-accent-color1: var(--md-green-700);
  --jp-accent-color2: var(--md-green-300);
  --jp-accent-color3: var(--md-green-100);

  /* State colors (warn, error, success, info) */

  --jp-warn-color0: var(--md-orange-900);
  --jp-warn-color1: var(--md-orange-700);
  --jp-warn-color2: var(--md-orange-300);
  --jp-warn-color3: var(--md-orange-100);
  --jp-error-color0: var(--md-red-900);
  --jp-error-color1: var(--md-red-700);
  --jp-error-color2: var(--md-red-300);
  --jp-error-color3: var(--md-red-100);
  --jp-success-color0: var(--md-green-900);
  --jp-success-color1: var(--md-green-700);
  --jp-success-color2: var(--md-green-300);
  --jp-success-color3: var(--md-green-100);
  --jp-info-color0: var(--md-cyan-900);
  --jp-info-color1: var(--md-cyan-700);
  --jp-info-color2: var(--md-cyan-300);
  --jp-info-color3: var(--md-cyan-100);

  /* Cell specific styles */

  --jp-cell-padding: 5px;
  --jp-cell-collapser-width: 8px;
  --jp-cell-collapser-min-height: 20px;
  --jp-cell-collapser-not-active-hover-opacity: 0.6;
  --jp-cell-editor-background: var(--md-grey-100);
  --jp-cell-editor-border-color: var(--md-grey-300);
  --jp-cell-editor-box-shadow: inset 0 0 2px var(--md-blue-300);
  --jp-cell-editor-active-background: var(--jp-layout-color0);
  --jp-cell-editor-active-border-color: var(--jp-brand-color1);
  --jp-cell-prompt-width: 64px;
  --jp-cell-prompt-font-family: var(--jp-code-font-family-default);
  --jp-cell-prompt-letter-spacing: 0;
  --jp-cell-prompt-opacity: 1;
  --jp-cell-prompt-not-active-opacity: 0.5;
  --jp-cell-prompt-not-active-font-color: var(--md-grey-700);

  /* A custom blend of MD grey and blue 600
   * See https://meyerweb.com/eric/tools/color-blend/#546E7A:1E88E5:5:hex */
  --jp-cell-inprompt-font-color: #307fc1;

  /* A custom blend of MD grey and orange 600
   * https://meyerweb.com/eric/tools/color-blend/#546E7A:F4511E:5:hex */
  --jp-cell-outprompt-font-color: #bf5b3d;

  /* Notebook specific styles */

  --jp-notebook-padding: 10px;
  --jp-notebook-select-background: var(--jp-layout-color1);
  --jp-notebook-multiselected-color: var(--md-blue-50);

  /* The scroll padding is calculated to fill enough space at the bottom of the
  notebook to show one single-line cell (with appropriate padding) at the top
  when the notebook is scrolled all the way to the bottom. We also subtract one
  pixel so that no scrollbar appears if we have just one single-line cell in the
  notebook. This padding is to enable a 'scroll past end' feature in a notebook.
  */
  --jp-notebook-scroll-padding: calc(
    100% - var(--jp-code-font-size) * var(--jp-code-line-height) -
      var(--jp-code-padding) - var(--jp-cell-padding) - 1px
  );

  /* Rendermime styles */

  --jp-rendermime-error-background: #fdd;
  --jp-rendermime-table-row-background: var(--md-grey-100);
  --jp-rendermime-table-row-hover-background: var(--md-light-blue-50);

  /* Dialog specific styles */

  --jp-dialog-background: rgba(0, 0, 0, 0.25);

  /* Console specific styles */

  --jp-console-padding: 10px;

  /* Toolbar specific styles */

  --jp-toolbar-border-color: var(--jp-border-color1);
  --jp-toolbar-micro-height: 8px;
  --jp-toolbar-background: var(--jp-layout-color1);
  --jp-toolbar-box-shadow: 0 0 2px 0 rgba(0, 0, 0, 0.24);
  --jp-toolbar-header-margin: 4px 4px 0 4px;
  --jp-toolbar-active-background: var(--md-grey-300);

  /* Statusbar specific styles */

  --jp-statusbar-height: 24px;

  /* Input field styles */

  --jp-input-box-shadow: inset 0 0 2px var(--md-blue-300);
  --jp-input-active-background: var(--jp-layout-color1);
  --jp-input-hover-background: var(--jp-layout-color1);
  --jp-input-background: var(--md-grey-100);
  --jp-input-border-color: var(--jp-inverse-border-color);
  --jp-input-active-border-color: var(--jp-brand-color1);
  --jp-input-active-box-shadow-color: rgba(19, 124, 189, 0.3);

  /* General editor styles */

  --jp-editor-selected-background: #d9d9d9;
  --jp-editor-selected-focused-background: #d7d4f0;
  --jp-editor-cursor-color: var(--jp-ui-font-color0);

  /* Code mirror specific styles */

  --jp-mirror-editor-keyword-color: #008000;
  --jp-mirror-editor-atom-color: #88f;
  --jp-mirror-editor-number-color: #080;
  --jp-mirror-editor-def-color: #00f;
  --jp-mirror-editor-variable-color: var(--md-grey-900);
  --jp-mirror-editor-variable-2-color: rgb(0, 54, 109);
  --jp-mirror-editor-variable-3-color: #085;
  --jp-mirror-editor-punctuation-color: #05a;
  --jp-mirror-editor-property-color: #05a;
  --jp-mirror-editor-operator-color: #a2f;
  --jp-mirror-editor-comment-color: #408080;
  --jp-mirror-editor-string-color: #ba2121;
  --jp-mirror-editor-string-2-color: #708;
  --jp-mirror-editor-meta-color: #a2f;
  --jp-mirror-editor-qualifier-color: #555;
  --jp-mirror-editor-builtin-color: #008000;
  --jp-mirror-editor-bracket-color: #997;
  --jp-mirror-editor-tag-color: #170;
  --jp-mirror-editor-attribute-color: #00c;
  --jp-mirror-editor-header-color: blue;
  --jp-mirror-editor-quote-color: #090;
  --jp-mirror-editor-link-color: #00c;
  --jp-mirror-editor-error-color: #f00;
  --jp-mirror-editor-hr-color: #999;

  /*
    RTC user specific colors.
    These colors are used for the cursor, username in the editor,
    and the icon of the user.
  */

  --jp-collaborator-color1: #ffad8e;
  --jp-collaborator-color2: #dac83d;
  --jp-collaborator-color3: #72dd76;
  --jp-collaborator-color4: #00e4d0;
  --jp-collaborator-color5: #45d4ff;
  --jp-collaborator-color6: #e2b1ff;
  --jp-collaborator-color7: #ff9de6;

  /* Vega extension styles */

  --jp-vega-background: white;

  /* Sidebar-related styles */

  --jp-sidebar-min-width: 250px;

  /* Search-related styles */

  --jp-search-toggle-off-opacity: 0.5;
  --jp-search-toggle-hover-opacity: 0.8;
  --jp-search-toggle-on-opacity: 1;
  --jp-search-selected-match-background-color: rgb(245, 200, 0);
  --jp-search-selected-match-color: black;
  --jp-search-unselected-match-background-color: var(
    --jp-inverse-layout-color0
  );
  --jp-search-unselected-match-color: var(--jp-ui-inverse-font-color0);

  /* Icon colors that work well with light or dark backgrounds */
  --jp-icon-contrast-color0: var(--md-purple-600);
  --jp-icon-contrast-color1: var(--md-green-600);
  --jp-icon-contrast-color2: var(--md-pink-600);
  --jp-icon-contrast-color3: var(--md-blue-600);

  /* Button colors */
  --jp-accept-color-normal: var(--md-blue-700);
  --jp-accept-color-hover: var(--md-blue-800);
  --jp-accept-color-active: var(--md-blue-900);
  --jp-warn-color-normal: var(--md-red-700);
  --jp-warn-color-hover: var(--md-red-800);
  --jp-warn-color-active: var(--md-red-900);
  --jp-reject-color-normal: var(--md-grey-600);
  --jp-reject-color-hover: var(--md-grey-700);
  --jp-reject-color-active: var(--md-grey-800);

  /* File or activity icons and switch semantic variables */
  --jp-jupyter-icon-color: #f37626;
  --jp-notebook-icon-color: #f37626;
  --jp-json-icon-color: var(--md-orange-700);
  --jp-console-icon-background-color: var(--md-blue-700);
  --jp-console-icon-color: white;
  --jp-terminal-icon-background-color: var(--md-grey-800);
  --jp-terminal-icon-color: var(--md-grey-200);
  --jp-text-editor-icon-color: var(--md-grey-700);
  --jp-inspector-icon-color: var(--md-grey-700);
  --jp-switch-color: var(--md-grey-400);
  --jp-switch-true-position-color: var(--md-orange-900);
}
</style>
<style type="text/css">
/* Force rendering true colors when outputing to pdf */
* {
  -webkit-print-color-adjust: exact;
}

/* Misc */
a.anchor-link {
  display: none;
}

/* Input area styling */
.jp-InputArea {
  overflow: hidden;
}

.jp-InputArea-editor {
  overflow: hidden;
}

.cm-editor.cm-s-jupyter .highlight pre {
/* weird, but --jp-code-padding defined to be 5px but 4px horizontal padding is hardcoded for pre.cm-line */
  padding: var(--jp-code-padding) 4px;
  margin: 0;

  font-family: inherit;
  font-size: inherit;
  line-height: inherit;
  color: inherit;

}

.jp-OutputArea-output pre {
  line-height: inherit;
  font-family: inherit;
}

.jp-RenderedText pre {
  color: var(--jp-content-font-color1);
  font-size: var(--jp-code-font-size);
}

/* Hiding the collapser by default */
.jp-Collapser {
  display: none;
}

@page {
    margin: 0.5in; /* Margin for each printed piece of paper */
}

@media print {
  .jp-Cell-inputWrapper,
  .jp-Cell-outputWrapper {
    display: block;
  }
}
</style>
<!-- Load mathjax -->
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/latest.js?config=TeX-AMS_CHTML-full,Safe"> </script>
<!-- MathJax configuration -->
<script type="text/x-mathjax-config">
    init_mathjax = function() {
        if (window.MathJax) {
        // MathJax loaded
            MathJax.Hub.Config({
                TeX: {
                    equationNumbers: {
                    autoNumber: "AMS",
                    useLabelIds: true
                    }
                },
                tex2jax: {
                    inlineMath: [ ['$','$'], ["\\(","\\)"] ],
                    displayMath: [ ['$$','$$'], ["\\[","\\]"] ],
                    processEscapes: true,
                    processEnvironments: true
                },
                displayAlign: 'center',
                CommonHTML: {
                    linebreaks: {
                    automatic: true
                    }
                }
            });

            MathJax.Hub.Queue(["Typeset", MathJax.Hub]);
        }
    }
    init_mathjax();
    </script>
<!-- End of mathjax configuration --><script type="module">
  document.addEventListener("DOMContentLoaded", async () => {
    const diagrams = document.querySelectorAll(".jp-Mermaid > pre.mermaid");
    // do not load mermaidjs if not needed
    if (!diagrams.length) {
      return;
    }
    const mermaid = (await import("https://cdnjs.cloudflare.com/ajax/libs/mermaid/10.7.0/mermaid.esm.min.mjs")).default;
    const parser = new DOMParser();

    mermaid.initialize({
      maxTextSize: 100000,
      maxEdges: 100000,
      startOnLoad: false,
      fontFamily: window
        .getComputedStyle(document.body)
        .getPropertyValue("--jp-ui-font-family"),
      theme: document.querySelector("body[data-jp-theme-light='true']")
        ? "default"
        : "dark",
    });

    let _nextMermaidId = 0;

    function makeMermaidImage(svg) {
      const img = document.createElement("img");
      const doc = parser.parseFromString(svg, "image/svg+xml");
      const svgEl = doc.querySelector("svg");
      const { maxWidth } = svgEl?.style || {};
      const firstTitle = doc.querySelector("title");
      const firstDesc = doc.querySelector("desc");

      img.setAttribute("src", `data:image/svg+xml,${encodeURIComponent(svg)}`);
      if (maxWidth) {
        img.width = parseInt(maxWidth);
      }
      if (firstTitle) {
        img.setAttribute("alt", firstTitle.textContent);
      }
      if (firstDesc) {
        const caption = document.createElement("figcaption");
        caption.className = "sr-only";
        caption.textContent = firstDesc.textContent;
        return [img, caption];
      }
      return [img];
    }

    async function makeMermaidError(text) {
      let errorMessage = "";
      try {
        await mermaid.parse(text);
      } catch (err) {
        errorMessage = `${err}`;
      }

      const result = document.createElement("details");
      result.className = 'jp-RenderedMermaid-Details';
      const summary = document.createElement("summary");
      summary.className = 'jp-RenderedMermaid-Summary';
      const pre = document.createElement("pre");
      const code = document.createElement("code");
      code.innerText = text;
      pre.appendChild(code);
      summary.appendChild(pre);
      result.appendChild(summary);

      const warning = document.createElement("pre");
      warning.innerText = errorMessage;
      result.appendChild(warning);
      return [result];
    }

    async function renderOneMarmaid(src) {
      const id = `jp-mermaid-${_nextMermaidId++}`;
      const parent = src.parentNode;
      let raw = src.textContent.trim();
      const el = document.createElement("div");
      el.style.visibility = "hidden";
      document.body.appendChild(el);
      let results = null;
      let output = null;
      try {
        let { svg } = await mermaid.render(id, raw, el);
        svg = cleanMermaidSvg(svg);
        results = makeMermaidImage(svg);
        output = document.createElement("figure");
        results.map(output.appendChild, output);
      } catch (err) {
        parent.classList.add("jp-mod-warning");
        results = await makeMermaidError(raw);
        output = results[0];
      } finally {
        el.remove();
      }
      parent.classList.add("jp-RenderedMermaid");
      parent.appendChild(output);
    }


    /**
     * Post-process to ensure mermaid diagrams contain only valid SVG and XHTML.
     */
    function cleanMermaidSvg(svg) {
      return svg.replace(RE_VOID_ELEMENT, replaceVoidElement);
    }


    /**
     * A regular expression for all void elements, which may include attributes and
     * a slash.
     *
     * @see https://developer.mozilla.org/en-US/docs/Glossary/Void_element
     *
     * Of these, only `<br>` is generated by Mermaid in place of `\n`,
     * but _any_ "malformed" tag will break the SVG rendering entirely.
     */
    const RE_VOID_ELEMENT =
      /<\s*(area|base|br|col|embed|hr|img|input|link|meta|param|source|track|wbr)\s*([^>]*?)\s*>/gi;

    /**
     * Ensure a void element is closed with a slash, preserving any attributes.
     */
    function replaceVoidElement(match, tag, rest) {
      rest = rest.trim();
      if (!rest.endsWith('/')) {
        rest = `${rest} /`;
      }
      return `<${tag} ${rest}>`;
    }

    void Promise.all([...diagrams].map(renderOneMarmaid));
  });
</script>
<style>
  .jp-Mermaid:not(.jp-RenderedMermaid) {
    display: none;
  }

  .jp-RenderedMermaid {
    overflow: auto;
    display: flex;
  }

  .jp-RenderedMermaid.jp-mod-warning {
    width: auto;
    padding: 0.5em;
    margin-top: 0.5em;
    border: var(--jp-border-width) solid var(--jp-warn-color2);
    border-radius: var(--jp-border-radius);
    color: var(--jp-ui-font-color1);
    font-size: var(--jp-ui-font-size1);
    white-space: pre-wrap;
    word-wrap: break-word;
  }

  .jp-RenderedMermaid figure {
    margin: 0;
    overflow: auto;
    max-width: 100%;
  }

  .jp-RenderedMermaid img {
    max-width: 100%;
  }

  .jp-RenderedMermaid-Details > pre {
    margin-top: 1em;
  }

  .jp-RenderedMermaid-Summary {
    color: var(--jp-warn-color2);
  }

  .jp-RenderedMermaid:not(.jp-mod-warning) pre {
    display: none;
  }

  .jp-RenderedMermaid-Summary > pre {
    display: inline-block;
    white-space: normal;
  }
</style>
<!-- End of mermaid configuration --></head>
<body class="jp-Notebook" data-jp-theme-light="true" data-jp-theme-name="JupyterLab Light">
<main>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=2da6d105-2df5-40a6-9baa-02497fcef0d8">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h1 id="Measuring-performance-in-HIP-applications">Measuring performance in HIP applications<a class="anchor-link" href="#Measuring-performance-in-HIP-applications"></a></h1><p>An understanding of how well HIP applications perform is a vital part of the development process. Two main techniques, <strong>profiling</strong> and <strong>tracing</strong> collect information about how well an application is performing. <strong>Profiling</strong> is the statistical collection of the cumulative time that threads spend in each program component. <strong>Tracing</strong> is a collection of both <strong>when</strong> and <strong>for how long</strong> threads spend in each application component. Since HIP applications use either an AMD or a CUDA backend, the profiling tools from each platform are available for use.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=ae4bd9a5-220f-4ebc-99b5-fe753e6eca84">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h2 id="Event-based-timing">Event based timing<a class="anchor-link" href="#Event-based-timing"></a></h2><p>Events in HIP are used with streams to check the progress of work that has been submitted and establish dependencies between workflows. They can also be used to time the execution of work, such as kernels and memory copies. Here is how they fit into the picture of a HIP application.</p>
<figure style="margin-left:auto; margin-right:auto; width:70%;">
<img alt="No description has been provided for this image" src="data:image/svg+xml;base64,<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN" "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<svg version="1.2" width="184.89mm" height="188.7mm" viewBox="8535 1804 18489 18870" preserveAspectRatio="xMidYMid" fill-rule="evenodd" stroke-width="28.222" stroke-linejoin="round" xmlns="http://www.w3.org/2000/svg" xmlns:ooo="http://xml.openoffice.org/svg/export" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:presentation="http://sun.com/xmlns/staroffice/presentation" xmlns:smil="http://www.w3.org/2001/SMIL20/" xmlns:anim="urn:oasis:names:tc:opendocument:xmlns:animation:1.0" xml:space="preserve">
 <defs>
  <font id="EmbeddedFont_1" horiz-adv-x="2048">
   <font-face font-family="Calibri embedded" units-per-em="2048" font-weight="normal" font-style="normal" ascent="1879" descent="476"/>
   <missing-glyph horiz-adv-x="2048" d="M 0,0 L 2047,0 2047,2047 0,2047 0,0 Z"/>
   <glyph unicode="v" horiz-adv-x="1112" d="M 61,1120 L 256,1120 606,180 956,1120 1151,1120 731,0 481,0 61,1120 Z"/>
   <glyph unicode="u" horiz-adv-x="953" d="M 174,442 L 174,1120 358,1120 358,449 C 358,343 379,264 420,211 461,158 523,131 606,131 705,131 784,163 842,226 899,289 928,376 928,485 L 928,1120 1112,1120 1112,0 928,0 928,172 C 883,104 832,54 773,21 714,-12 645,-29 567,-29 438,-29 341,11 274,91 207,171 174,288 174,442 Z "/>
   <glyph unicode="t" horiz-adv-x="715" d="M 375,1438 L 375,1120 754,1120 754,977 375,977 375,369 C 375,278 388,219 413,193 438,167 488,154 565,154 L 754,154 754,0 565,0 C 423,0 325,27 271,80 217,133 190,229 190,369 L 190,977 55,977 55,1120 190,1120 190,1438 375,1438 Z"/>
   <glyph unicode="s" horiz-adv-x="874" d="M 907,1087 L 907,913 C 855,940 801,960 745,973 689,986 631,993 571,993 480,993 411,979 366,951 320,923 297,881 297,825 297,782 313,749 346,725 379,700 444,677 543,655 L 606,641 C 737,613 830,574 885,523 940,472 967,400 967,309 967,205 926,123 844,62 761,1 648,-29 504,-29 444,-29 382,-23 317,-12 252,0 183,18 111,41 L 111,231 C 179,196 246,169 312,152 378,134 443,125 508,125 595,125 661,140 708,170 755,199 778,241 778,295 778,345 761,383 728,410 694,437 620,462 506,487 L 442,502 C 328,526 246,563 195,613 144,662 119,730 119,817 119,922 156,1004 231,1061 306,1118 412,1147 549,1147 617,1147 681,1142 741,1132 801,1122 856,1107 907,1087 Z"/>
   <glyph unicode="r" horiz-adv-x="663" d="M 842,948 C 821,960 799,969 775,975 750,980 723,983 694,983 590,983 510,949 455,882 399,814 371,717 371,590 L 371,0 186,0 186,1120 371,1120 371,946 C 410,1014 460,1065 522,1098 584,1131 659,1147 748,1147 761,1147 775,1146 790,1145 805,1143 822,1140 841,1137 L 842,948 Z"/>
   <glyph unicode="o" horiz-adv-x="1033" d="M 627,991 C 528,991 450,953 393,876 336,799 307,693 307,559 307,425 336,320 393,243 450,166 528,127 627,127 725,127 803,166 860,243 917,320 946,426 946,559 946,692 917,797 860,875 803,952 725,991 627,991 Z M 627,1147 C 787,1147 913,1095 1004,991 1095,887 1141,743 1141,559 1141,376 1095,232 1004,128 913,23 787,-29 627,-29 466,-29 341,23 250,128 159,232 113,376 113,559 113,743 159,887 250,991 341,1095 466,1147 627,1147 Z"/>
   <glyph unicode="n" horiz-adv-x="954" d="M 1124,676 L 1124,0 940,0 940,670 C 940,776 919,855 878,908 837,961 775,987 692,987 593,987 514,955 457,892 400,829 371,742 371,633 L 371,0 186,0 186,1120 371,1120 371,946 C 415,1013 467,1064 527,1097 586,1130 655,1147 733,1147 862,1147 959,1107 1025,1028 1091,948 1124,831 1124,676 Z"/>
   <glyph unicode="l" horiz-adv-x="213" d="M 193,1556 L 377,1556 377,0 193,0 193,1556 Z"/>
   <glyph unicode="i" horiz-adv-x="213" d="M 193,1120 L 377,1120 377,0 193,0 193,1120 Z M 193,1556 L 377,1556 377,1323 193,1323 193,1556 Z"/>
   <glyph unicode="f" horiz-adv-x="742" d="M 760,1556 L 760,1403 584,1403 C 518,1403 472,1390 447,1363 421,1336 408,1288 408,1219 L 408,1120 711,1120 711,977 408,977 408,0 223,0 223,977 47,977 47,1120 223,1120 223,1198 C 223,1323 252,1414 310,1471 368,1528 460,1556 586,1556 L 760,1556 Z"/>
   <glyph unicode="e" horiz-adv-x="1059" d="M 1151,606 L 1151,516 305,516 C 313,389 351,293 420,227 488,160 583,127 705,127 776,127 844,136 911,153 977,170 1043,196 1108,231 L 1108,57 C 1042,29 974,8 905,-7 836,-22 765,-29 694,-29 515,-29 374,23 270,127 165,231 113,372 113,549 113,732 163,878 262,986 361,1093 494,1147 662,1147 813,1147 932,1099 1020,1002 1107,905 1151,773 1151,606 Z M 967,659 C 966,760 938,841 883,901 828,961 755,991 664,991 561,991 479,962 418,904 356,846 320,764 311,659 L 967,659 Z"/>
   <glyph unicode="c" horiz-adv-x="900" d="M 999,1077 L 999,905 C 947,934 895,955 843,970 790,984 737,991 684,991 565,991 472,953 406,878 340,802 307,696 307,559 307,422 340,316 406,241 472,165 565,127 684,127 737,127 790,134 843,149 895,163 947,184 999,213 L 999,43 C 948,19 895,1 840,-11 785,-23 726,-29 664,-29 495,-29 361,24 262,130 163,236 113,379 113,559 113,742 163,885 264,990 364,1095 501,1147 676,1147 733,1147 788,1141 842,1130 896,1118 948,1100 999,1077 Z"/>
   <glyph unicode="K" horiz-adv-x="1218" d="M 201,1493 L 403,1493 403,862 1073,1493 1333,1493 592,797 1386,0 1120,0 403,719 403,0 201,0 201,1493 Z"/>
   <glyph unicode="H" horiz-adv-x="1165" d="M 201,1493 L 403,1493 403,881 1137,881 1137,1493 1339,1493 1339,0 1137,0 1137,711 403,711 403,0 201,0 201,1493 Z"/>
   <glyph unicode="E" horiz-adv-x="980" d="M 201,1493 L 1145,1493 1145,1323 403,1323 403,881 1114,881 1114,711 403,711 403,170 1163,170 1163,0 201,0 201,1493 Z"/>
   <glyph unicode="D" horiz-adv-x="1271" d="M 403,1327 L 403,166 647,166 C 853,166 1004,213 1100,306 1195,399 1243,547 1243,748 1243,948 1195,1095 1100,1188 1004,1281 853,1327 647,1327 L 403,1327 Z M 201,1493 L 616,1493 C 905,1493 1118,1433 1253,1313 1388,1192 1456,1004 1456,748 1456,491 1388,302 1252,181 1116,60 904,0 616,0 L 201,0 201,1493 Z"/>
   <glyph unicode="B" horiz-adv-x="1086" d="M 403,713 L 403,166 727,166 C 836,166 916,189 969,234 1021,279 1047,347 1047,440 1047,533 1021,602 969,647 916,691 836,713 727,713 L 403,713 Z M 403,1327 L 403,877 702,877 C 801,877 874,896 923,933 971,970 995,1026 995,1102 995,1177 971,1234 923,1271 874,1308 801,1327 702,1327 L 403,1327 Z M 201,1493 L 717,1493 C 871,1493 990,1461 1073,1397 1156,1333 1198,1242 1198,1124 1198,1033 1177,960 1134,906 1091,852 1029,818 946,805 1045,784 1123,739 1178,672 1233,604 1260,519 1260,418 1260,285 1215,182 1124,109 1033,36 904,0 737,0 L 201,0 201,1493 Z"/>
  </font>
 </defs>
 <defs>
  <font id="EmbeddedFont_2" horiz-adv-x="2048">
   <font-face font-family="Liberation Sans embedded" units-per-em="2048" font-weight="normal" font-style="normal" ascent="1852" descent="423"/>
   <missing-glyph horiz-adv-x="2048" d="M 0,0 L 2047,0 2047,2047 0,2047 0,0 Z"/>
   <glyph unicode="x" horiz-adv-x="1006" d="M 801,0 L 510,444 217,0 23,0 408,556 41,1082 240,1082 510,661 778,1082 979,1082 612,558 1002,0 801,0 Z"/>
   <glyph unicode="v" horiz-adv-x="1033" d="M 613,0 L 400,0 7,1082 199,1082 437,378 C 446,351 469,272 506,141 L 541,258 580,376 826,1082 1017,1082 613,0 Z"/>
   <glyph unicode="t" horiz-adv-x="531" d="M 554,8 C 495,-8 434,-16 372,-16 228,-16 156,66 156,229 L 156,951 31,951 31,1082 163,1082 216,1324 336,1324 336,1082 536,1082 536,951 336,951 336,268 C 336,216 345,180 362,159 379,138 408,127 450,127 474,127 509,132 554,141 L 554,8 Z"/>
   <glyph unicode="s" horiz-adv-x="901" d="M 950,299 C 950,197 912,118 835,63 758,8 650,-20 511,-20 376,-20 273,2 200,47 127,91 79,160 57,254 L 216,285 C 231,227 263,185 311,158 359,131 426,117 511,117 602,117 669,131 712,159 754,187 775,229 775,285 775,328 760,362 731,389 702,416 654,438 589,455 L 460,489 C 357,516 283,542 240,568 196,593 162,624 137,661 112,698 100,743 100,796 100,895 135,970 206,1022 276,1073 378,1099 513,1099 632,1099 727,1078 798,1036 868,994 912,927 931,834 L 769,814 C 759,862 732,899 689,925 645,950 586,963 513,963 432,963 372,951 333,926 294,901 275,864 275,814 275,783 283,758 299,738 315,718 339,701 370,687 401,673 467,654 568,629 663,605 732,583 774,563 816,542 849,520 874,495 898,470 917,442 930,410 943,377 950,340 950,299 Z"/>
   <glyph unicode="r" horiz-adv-x="530" d="M 142,0 L 142,830 C 142,906 140,990 136,1082 L 306,1082 C 311,959 314,886 314,861 L 318,861 C 347,954 380,1017 417,1051 454,1085 507,1102 575,1102 599,1102 623,1099 648,1092 L 648,927 C 624,934 592,937 552,937 477,937 420,905 381,841 342,776 322,684 322,564 L 322,0 142,0 Z"/>
   <glyph unicode="p" horiz-adv-x="953" d="M 1053,546 C 1053,169 920,-20 655,-20 488,-20 376,43 319,168 L 314,168 C 317,163 318,106 318,-2 L 318,-425 138,-425 138,861 C 138,972 136,1046 132,1082 L 306,1082 C 307,1079 308,1070 309,1054 310,1037 312,1012 314,978 315,944 316,921 316,908 L 320,908 C 352,975 394,1024 447,1055 500,1086 569,1101 655,1101 788,1101 888,1056 954,967 1020,878 1053,737 1053,546 Z M 864,542 C 864,693 844,800 803,865 762,930 698,962 609,962 538,962 482,947 442,917 401,887 371,840 350,777 329,713 318,630 318,528 318,386 341,281 386,214 431,147 505,113 607,113 696,113 762,146 803,212 844,277 864,387 864,542 Z"/>
   <glyph unicode="o" horiz-adv-x="980" d="M 1053,542 C 1053,353 1011,212 928,119 845,26 724,-20 565,-20 407,-20 288,28 207,125 126,221 86,360 86,542 86,915 248,1102 571,1102 736,1102 858,1057 936,966 1014,875 1053,733 1053,542 Z M 864,542 C 864,691 842,800 798,868 753,935 679,969 574,969 469,969 393,935 346,866 299,797 275,689 275,542 275,399 298,292 345,221 391,149 464,113 563,113 671,113 748,148 795,217 841,286 864,395 864,542 Z"/>
   <glyph unicode="n" horiz-adv-x="874" d="M 825,0 L 825,686 C 825,757 818,813 804,852 790,891 768,920 737,937 706,954 661,963 602,963 515,963 447,933 397,874 347,815 322,732 322,627 L 322,0 142,0 142,851 C 142,977 140,1054 136,1082 L 306,1082 C 307,1079 307,1070 308,1055 309,1040 310,1024 311,1005 312,986 313,950 314,897 L 317,897 C 358,972 406,1025 461,1056 515,1087 582,1102 663,1102 782,1102 869,1073 924,1014 979,955 1006,857 1006,721 L 1006,0 825,0 Z"/>
   <glyph unicode="m" horiz-adv-x="1457" d="M 768,0 L 768,686 C 768,791 754,863 725,903 696,943 645,963 570,963 493,963 433,934 388,875 343,816 321,734 321,627 L 321,0 142,0 142,851 C 142,977 140,1054 136,1082 L 306,1082 C 307,1079 307,1070 308,1055 309,1040 310,1024 311,1005 312,986 313,950 314,897 L 317,897 C 356,974 400,1027 450,1057 500,1087 561,1102 633,1102 715,1102 780,1086 828,1053 875,1020 908,968 927,897 L 930,897 C 967,970 1013,1022 1066,1054 1119,1086 1183,1102 1258,1102 1367,1102 1447,1072 1497,1013 1546,954 1571,856 1571,721 L 1571,0 1393,0 1393,686 C 1393,791 1379,863 1350,903 1321,943 1270,963 1195,963 1116,963 1055,934 1012,876 968,817 946,734 946,627 L 946,0 768,0 Z"/>
   <glyph unicode="l" horiz-adv-x="187" d="M 138,0 L 138,1484 318,1484 318,0 138,0 Z"/>
   <glyph unicode="g" horiz-adv-x="927" d="M 548,-425 C 430,-425 336,-402 266,-356 196,-309 151,-243 131,-158 L 312,-132 C 324,-182 351,-220 392,-248 433,-274 486,-288 553,-288 732,-288 822,-183 822,27 L 822,201 820,201 C 786,132 739,80 680,45 621,10 551,-8 472,-8 339,-8 242,36 180,124 117,212 86,350 86,539 86,730 120,872 187,963 254,1054 355,1099 492,1099 569,1099 635,1082 692,1047 748,1012 791,962 822,897 L 824,897 C 824,917 825,952 828,1001 831,1050 833,1077 836,1082 L 1007,1082 C 1003,1046 1001,971 1001,858 L 1001,31 C 1001,-273 850,-425 548,-425 Z M 822,541 C 822,629 810,705 786,769 762,832 728,881 685,915 641,948 591,965 536,965 444,965 377,932 335,865 293,798 272,690 272,541 272,393 292,287 331,222 370,157 438,125 533,125 590,125 640,142 684,175 728,208 762,256 786,319 810,381 822,455 822,541 Z"/>
   <glyph unicode="f" horiz-adv-x="557" d="M 361,951 L 361,0 181,0 181,951 29,951 29,1082 181,1082 181,1204 C 181,1303 203,1374 246,1417 289,1460 356,1482 445,1482 495,1482 537,1478 572,1470 L 572,1333 C 542,1338 515,1341 492,1341 446,1341 413,1329 392,1306 371,1283 361,1240 361,1179 L 361,1082 572,1082 572,951 361,951 Z"/>
   <glyph unicode="e" horiz-adv-x="980" d="M 276,503 C 276,379 302,283 353,216 404,149 479,115 578,115 656,115 719,131 766,162 813,193 844,233 861,281 L 1019,236 C 954,65 807,-20 578,-20 418,-20 296,28 213,123 129,218 87,360 87,548 87,727 129,864 213,959 296,1054 416,1102 571,1102 889,1102 1048,910 1048,527 L 1048,503 276,503 Z M 862,641 C 852,755 823,838 775,891 727,943 658,969 568,969 481,969 412,940 361,882 310,823 282,743 278,641 L 862,641 Z"/>
   <glyph unicode="a" horiz-adv-x="1060" d="M 414,-20 C 305,-20 224,9 169,66 114,123 87,202 87,302 87,414 124,500 198,560 271,620 390,652 554,656 L 797,660 797,719 C 797,807 778,870 741,908 704,946 645,965 565,965 484,965 426,951 389,924 352,897 330,853 323,793 L 135,810 C 166,1005 310,1102 569,1102 705,1102 807,1071 876,1009 945,946 979,856 979,738 L 979,272 C 979,219 986,179 1000,152 1014,125 1041,111 1080,111 1097,111 1117,113 1139,118 L 1139,6 C 1094,-5 1047,-10 1000,-10 933,-10 885,8 855,43 824,78 807,132 803,207 L 797,207 C 751,124 698,66 637,32 576,-3 501,-20 414,-20 Z M 455,115 C 521,115 580,130 631,160 682,190 723,231 753,284 782,336 797,390 797,445 L 797,534 600,530 C 515,529 451,520 408,504 364,488 330,463 307,430 284,397 272,353 272,299 272,240 288,195 320,163 351,131 396,115 455,115 Z"/>
   <glyph unicode="Z" horiz-adv-x="1139" d="M 1187,0 L 65,0 65,143 923,1253 138,1253 138,1409 1140,1409 1140,1270 282,156 1187,156 1187,0 Z"/>
   <glyph unicode="U" horiz-adv-x="1192" d="M 731,-20 C 616,-20 515,1 429,43 343,85 276,146 229,226 182,306 158,401 158,512 L 158,1409 349,1409 349,528 C 349,399 382,302 447,235 512,168 607,135 730,135 857,135 955,170 1026,239 1096,308 1131,408 1131,541 L 1131,1409 1321,1409 1321,530 C 1321,416 1297,318 1249,235 1200,152 1132,89 1044,46 955,2 851,-20 731,-20 Z"/>
   <glyph unicode="S" horiz-adv-x="1192" d="M 1272,389 C 1272,259 1221,158 1120,87 1018,16 875,-20 690,-20 347,-20 148,99 93,338 L 278,375 C 299,290 345,228 414,189 483,149 578,129 697,129 820,129 916,150 983,193 1050,235 1083,297 1083,379 1083,425 1073,462 1052,491 1031,520 1001,543 963,562 925,581 880,596 827,609 774,622 716,635 652,650 541,675 456,699 399,724 341,749 295,776 262,807 229,837 203,872 186,913 168,954 159,1000 159,1053 159,1174 205,1267 298,1332 390,1397 522,1430 694,1430 854,1430 976,1406 1061,1357 1146,1308 1205,1224 1239,1106 L 1051,1073 C 1030,1148 991,1202 933,1236 875,1269 795,1286 692,1286 579,1286 493,1267 434,1230 375,1193 345,1137 345,1063 345,1020 357,984 380,956 403,927 436,903 479,884 522,864 609,840 738,811 781,801 825,791 868,781 911,770 952,758 991,744 1030,729 1067,712 1102,693 1136,674 1166,650 1191,622 1216,594 1236,561 1251,523 1265,485 1272,440 1272,389 Z"/>
   <glyph unicode="P" horiz-adv-x="1112" d="M 1258,985 C 1258,852 1215,746 1128,667 1041,588 922,549 773,549 L 359,549 359,0 168,0 168,1409 761,1409 C 919,1409 1041,1372 1128,1298 1215,1224 1258,1120 1258,985 Z M 1066,983 C 1066,1165 957,1256 738,1256 L 359,1256 359,700 746,700 C 959,700 1066,794 1066,983 Z"/>
   <glyph unicode="O" horiz-adv-x="1430" d="M 1495,711 C 1495,564 1467,435 1411,324 1354,213 1273,128 1168,69 1063,10 938,-20 795,-20 650,-20 526,9 421,68 316,127 235,212 180,323 125,434 97,563 97,711 97,936 159,1113 282,1240 405,1367 577,1430 797,1430 940,1430 1065,1402 1170,1345 1275,1288 1356,1205 1412,1096 1467,987 1495,859 1495,711 Z M 1300,711 C 1300,886 1256,1024 1169,1124 1081,1224 957,1274 797,1274 636,1274 511,1225 423,1126 335,1027 291,889 291,711 291,534 336,394 425,291 514,187 637,135 795,135 958,135 1083,185 1170,286 1257,386 1300,528 1300,711 Z"/>
   <glyph unicode="L" horiz-adv-x="927" d="M 168,0 L 168,1409 359,1409 359,156 1071,156 1071,0 168,0 Z"/>
   <glyph unicode="I" horiz-adv-x="213" d="M 189,0 L 189,1409 380,1409 380,0 189,0 Z"/>
   <glyph unicode="H" horiz-adv-x="1165" d="M 1121,0 L 1121,653 359,653 359,0 168,0 168,1409 359,1409 359,813 1121,813 1121,1409 1312,1409 1312,0 1121,0 Z"/>
   <glyph unicode="D" horiz-adv-x="1218" d="M 1381,719 C 1381,574 1353,447 1296,338 1239,229 1159,145 1055,87 951,29 831,0 695,0 L 168,0 168,1409 634,1409 C 873,1409 1057,1349 1187,1230 1316,1110 1381,940 1381,719 Z M 1189,719 C 1189,894 1141,1027 1046,1119 950,1210 811,1256 630,1256 L 359,1256 359,153 673,153 C 776,153 867,176 946,221 1024,266 1084,332 1126,417 1168,502 1189,603 1189,719 Z"/>
   <glyph unicode="C" horiz-adv-x="1324" d="M 792,1274 C 636,1274 515,1224 428,1124 341,1023 298,886 298,711 298,538 343,400 434,295 524,190 646,137 800,137 997,137 1146,235 1245,430 L 1401,352 C 1343,231 1262,138 1157,75 1052,12 930,-20 791,-20 649,-20 526,10 423,69 319,128 240,212 186,322 131,431 104,561 104,711 104,936 165,1112 286,1239 407,1366 575,1430 790,1430 940,1430 1065,1401 1166,1342 1267,1283 1341,1196 1388,1081 L 1207,1021 C 1174,1103 1122,1166 1050,1209 977,1252 891,1274 792,1274 Z"/>
   <glyph unicode="A" horiz-adv-x="1377" d="M 1167,0 L 1006,412 364,412 202,0 4,0 579,1409 796,1409 1362,0 1167,0 Z M 685,1265 L 676,1237 C 659,1182 635,1111 602,1024 L 422,561 949,561 768,1026 C 749,1072 731,1124 712,1182 L 685,1265 Z"/>
   <glyph unicode="-" horiz-adv-x="531" d="M 91,464 L 91,624 591,624 591,464 91,464 Z"/>
   <glyph unicode="," horiz-adv-x="239" d="M 385,219 L 385,51 C 385,-20 379,-79 366,-126 353,-173 334,-219 307,-262 L 184,-262 C 247,-171 278,-84 278,0 L 190,0 190,219 385,219 Z"/>
   <glyph unicode=")" horiz-adv-x="557" d="M 555,528 C 555,335 525,162 465,9 404,-144 311,-289 186,-424 L 12,-424 C 137,-284 229,-136 287,19 345,174 374,344 374,530 374,716 345,887 287,1042 228,1197 137,1345 12,1484 L 186,1484 C 312,1348 405,1203 465,1050 525,896 555,723 555,532 L 555,528 Z"/>
   <glyph unicode="(" horiz-adv-x="583" d="M 127,532 C 127,725 157,898 218,1051 278,1204 371,1349 496,1484 L 670,1484 C 545,1345 454,1198 396,1042 337,886 308,715 308,530 308,345 337,175 395,20 452,-135 544,-283 670,-424 L 496,-424 C 370,-288 277,-143 217,11 157,164 127,337 127,528 L 127,532 Z"/>
   <glyph unicode=" " horiz-adv-x="556"/>
  </font>
 </defs>
 <defs class="EmbeddedBulletChars">
  <g id="bullet-char-template-57356" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M 580,1141 L 1163,571 580,0 -4,571 580,1141 Z"/>
  </g>
  <g id="bullet-char-template-57354" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M 8,1128 L 1137,1128 1137,0 8,0 8,1128 Z"/>
  </g>
  <g id="bullet-char-template-10146" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M 174,0 L 602,739 174,1481 1456,739 174,0 Z M 1358,739 L 309,1346 659,739 1358,739 Z"/>
  </g>
  <g id="bullet-char-template-10132" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M 2015,739 L 1276,0 717,0 1260,543 174,543 174,936 1260,936 717,1481 1274,1481 2015,739 Z"/>
  </g>
  <g id="bullet-char-template-10007" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M 0,-2 C -7,14 -16,27 -25,37 L 356,567 C 262,823 215,952 215,954 215,979 228,992 255,992 264,992 276,990 289,987 310,991 331,999 354,1012 L 381,999 492,748 772,1049 836,1024 860,1049 C 881,1039 901,1025 922,1006 886,937 835,863 770,784 769,783 710,716 594,584 L 774,223 C 774,196 753,168 711,139 L 727,119 C 717,90 699,76 672,76 641,76 570,178 457,381 L 164,-76 C 142,-110 111,-127 72,-127 30,-127 9,-110 8,-76 1,-67 -2,-52 -2,-32 -2,-23 -1,-13 0,-2 Z"/>
  </g>
  <g id="bullet-char-template-10004" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M 285,-33 C 182,-33 111,30 74,156 52,228 41,333 41,471 41,549 55,616 82,672 116,743 169,778 240,778 293,778 328,747 346,684 L 369,508 C 377,444 397,411 428,410 L 1163,1116 C 1174,1127 1196,1133 1229,1133 1271,1133 1292,1118 1292,1087 L 1292,965 C 1292,929 1282,901 1262,881 L 442,47 C 390,-6 338,-33 285,-33 Z"/>
  </g>
  <g id="bullet-char-template-9679" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M 813,0 C 632,0 489,54 383,161 276,268 223,411 223,592 223,773 276,916 383,1023 489,1130 632,1184 813,1184 992,1184 1136,1130 1245,1023 1353,916 1407,772 1407,592 1407,412 1353,268 1245,161 1136,54 992,0 813,0 Z"/>
  </g>
  <g id="bullet-char-template-8226" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M 346,457 C 273,457 209,483 155,535 101,586 74,649 74,723 74,796 101,859 155,911 209,963 273,989 346,989 419,989 480,963 531,910 582,859 608,796 608,723 608,648 583,586 532,535 482,483 420,457 346,457 Z"/>
  </g>
  <g id="bullet-char-template-8211" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M -4,459 L 1135,459 1135,606 -4,606 -4,459 Z"/>
  </g>
  <g id="bullet-char-template-61548" transform="scale(0.00048828125,-0.00048828125)">
   <path d="M 173,740 C 173,903 231,1043 346,1159 462,1274 601,1332 765,1332 928,1332 1067,1274 1183,1159 1299,1043 1357,903 1357,740 1357,577 1299,437 1183,322 1067,206 928,148 765,148 601,148 462,206 346,322 231,437 173,577 173,740 Z"/>
  </g>
 </defs>
 <g class="Page">
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id3">
    <rect class="BoundingBox" stroke="none" fill="none" x="8535" y="1893" width="18489" height="18781"/>
    <path fill="rgb(255,255,255)" stroke="none" d="M 8571,4998 L 8571,4998 C 8571,4459 8713,3930 8982,3463 9252,2997 9639,2609 10106,2340 10572,2070 11102,1929 11640,1929 L 23917,1929 23917,1929 C 24456,1929 24985,2071 25452,2340 25918,2610 26306,2997 26575,3464 26845,3930 26986,4460 26986,4998 L 26986,4998 26987,17567 26987,17567 C 26987,18106 26845,18635 26576,19102 26306,19568 25919,19956 25452,20225 24986,20495 24456,20636 23918,20636 L 11640,20637 11640,20637 C 11101,20637 10572,20495 10105,20226 9639,19956 9251,19569 8982,19102 8712,18636 8571,18106 8571,17568 L 8571,4998 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 8571,4998 L 8571,4998 C 8571,4459 8713,3930 8982,3463 9252,2997 9639,2609 10106,2340 10572,2070 11102,1929 11640,1929 L 23917,1929 23917,1929 C 24456,1929 24985,2071 25452,2340 25918,2610 26306,2997 26575,3464 26845,3930 26986,4460 26986,4998 L 26986,4998 26987,17567 26987,17567 C 26987,18106 26845,18635 26576,19102 26306,19568 25919,19956 25452,20225 24986,20495 24456,20636 23918,20636 L 11640,20637 11640,20637 C 11101,20637 10572,20495 10105,20226 9639,19956 9251,19569 8982,19102 8712,18636 8571,18106 8571,17568 L 8571,4998 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id4">
    <rect class="BoundingBox" stroke="none" fill="none" x="19356" y="8863" width="5885" height="8098"/>
    <path fill="rgb(255,255,255)" stroke="none" d="M 22298,16934 L 19382,16934 19382,8889 25214,8889 25214,16934 22298,16934 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="51" stroke-linejoin="miter" d="M 22298,16934 L 19382,16934 19382,8889 25214,8889 25214,16934 22298,16934 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id5">
    <rect class="BoundingBox" stroke="none" fill="none" x="20032" y="12317" width="4503" height="3825"/>
    <path fill="rgb(255,134,13)" stroke="none" d="M 22283,16114 L 20059,16114 20059,12344 24507,12344 24507,16114 22283,16114 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="53" stroke-linejoin="miter" d="M 22283,16114 L 20059,16114 20059,12344 24507,12344 24507,16114 22283,16114 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id6">
    <rect class="BoundingBox" stroke="none" fill="none" x="20733" y="13976" width="3146" height="1121"/>
    <path fill="rgb(68,114,196)" stroke="none" d="M 22306,15052 L 20777,15052 20777,14020 23834,14020 23834,15052 22306,15052 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="88" stroke-linejoin="miter" d="M 22306,15052 L 20777,15052 20777,14020 23834,14020 23834,15052 22306,15052 Z"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Calibri, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="21343" y="14791"><tspan fill="rgb(255,255,255)" stroke="none" style="white-space: pre">Buffer</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id7">
    <rect class="BoundingBox" stroke="none" fill="none" x="20945" y="12362" width="2676" height="1014"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Calibri, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="21197" y="13122"><tspan fill="rgb(0,0,0)" stroke="none" style="white-space: pre">Device</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id8">
    <rect class="BoundingBox" stroke="none" fill="none" x="20032" y="10349" width="1187" height="2010"/>
    <path fill="rgb(242,242,242)" stroke="none" d="M 20625,12331 L 20059,12331 20059,10376 21191,10376 21191,12331 20625,12331 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="53" stroke-linejoin="miter" d="M 20625,12331 L 20059,12331 20059,10376 21191,10376 21191,12331 20625,12331 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id9">
    <rect class="BoundingBox" stroke="none" fill="none" x="20157" y="10215" width="844" height="2270"/>
    <text class="SVGTextShape" transform="rotate(-90 20776 12129)"><tspan class="TextParagraph" font-family="Calibri, sans-serif" font-size="494px" font-weight="400"><tspan class="TextPosition" x="20776" y="12129"><tspan fill="rgb(0,0,0)" stroke="none" style="white-space: pre">Kernel</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id10">
    <rect class="BoundingBox" stroke="none" fill="none" x="10256" y="8863" width="5885" height="8098"/>
    <path fill="rgb(255,255,255)" stroke="none" d="M 13198,16934 L 10282,16934 10282,8889 16114,8889 16114,16934 13198,16934 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="51" stroke-linejoin="miter" d="M 13198,16934 L 10282,16934 10282,8889 16114,8889 16114,16934 13198,16934 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id11">
    <rect class="BoundingBox" stroke="none" fill="none" x="10932" y="12317" width="4503" height="3825"/>
    <path fill="rgb(255,134,13)" stroke="none" d="M 13183,16114 L 10959,16114 10959,12344 15407,12344 15407,16114 13183,16114 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="53" stroke-linejoin="miter" d="M 13183,16114 L 10959,16114 10959,12344 15407,12344 15407,16114 13183,16114 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id12">
    <rect class="BoundingBox" stroke="none" fill="none" x="16191" y="7241" width="3006" height="1014"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Liberation Sans, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="16441" y="8001"><tspan fill="rgb(0,0,0)" stroke="none" style="white-space: pre">Contexts</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id13">
    <rect class="BoundingBox" stroke="none" fill="none" x="11418" y="6656" width="1647" height="1647"/>
    <path fill="rgb(255,255,0)" stroke="none" d="M 11436,7479 L 11436,7479 C 11436,7338 11473,7199 11544,7077 11615,6954 11716,6853 11839,6782 11961,6711 12100,6674 12241,6674 L 12241,6674 C 12382,6674 12521,6711 12644,6782 12766,6853 12867,6954 12938,7077 13009,7199 13046,7338 13046,7479 L 13046,7479 13046,7479 C 13046,7620 13009,7759 12938,7882 12867,8004 12766,8105 12644,8176 12521,8247 12382,8284 12241,8284 L 12241,8284 C 12100,8284 11961,8247 11839,8176 11716,8105 11615,8004 11544,7882 11473,7759 11436,7620 11436,7479 L 11436,7479 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="35" stroke-linejoin="miter" d="M 11436,7479 L 11436,7479 C 11436,7338 11473,7199 11544,7077 11615,6954 11716,6853 11839,6782 11961,6711 12100,6674 12241,6674 L 12241,6674 C 12382,6674 12521,6711 12644,6782 12766,6853 12867,6954 12938,7077 13009,7199 13046,7338 13046,7479 L 13046,7479 13046,7479 C 13046,7620 13009,7759 12938,7882 12867,8004 12766,8105 12644,8176 12521,8247 12382,8284 12241,8284 L 12241,8284 C 12100,8284 11961,8247 11839,8176 11716,8105 11615,8004 11544,7882 11473,7759 11436,7620 11436,7479 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id14">
    <rect class="BoundingBox" stroke="none" fill="none" x="11633" y="13976" width="3146" height="1121"/>
    <path fill="rgb(68,114,196)" stroke="none" d="M 13206,15052 L 11677,15052 11677,14020 14734,14020 14734,15052 13206,15052 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="88" stroke-linejoin="miter" d="M 13206,15052 L 11677,15052 11677,14020 14734,14020 14734,15052 13206,15052 Z"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Calibri, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="12243" y="14791"><tspan fill="rgb(255,255,255)" stroke="none" style="white-space: pre">Buffer</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id15">
    <rect class="BoundingBox" stroke="none" fill="none" x="11846" y="12362" width="2676" height="1014"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Calibri, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="12098" y="13122"><tspan fill="rgb(0,0,0)" stroke="none" style="white-space: pre">Device</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id16">
    <rect class="BoundingBox" stroke="none" fill="none" x="12119" y="8284" width="215" height="4061"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 12226,8284 L 12226,12145"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 12226,12344 L 12120,12131 12333,12131 12226,12344 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id17">
    <rect class="BoundingBox" stroke="none" fill="none" x="13181" y="6656" width="1647" height="1647"/>
    <path fill="rgb(255,255,0)" stroke="none" d="M 13199,7479 L 13199,7479 C 13199,7338 13236,7199 13307,7077 13378,6954 13479,6853 13602,6782 13724,6711 13863,6674 14004,6674 L 14004,6674 C 14145,6674 14284,6711 14407,6782 14529,6853 14630,6954 14701,7077 14772,7199 14809,7338 14809,7479 L 14809,7479 14809,7479 C 14809,7620 14772,7759 14701,7882 14630,8004 14529,8105 14407,8176 14284,8247 14145,8284 14004,8284 L 14004,8284 C 13863,8284 13724,8247 13602,8176 13479,8105 13378,8004 13307,7882 13236,7759 13199,7620 13199,7479 L 13199,7479 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="35" stroke-linejoin="miter" d="M 13199,7479 L 13199,7479 C 13199,7338 13236,7199 13307,7077 13378,6954 13479,6853 13602,6782 13724,6711 13863,6674 14004,6674 L 14004,6674 C 14145,6674 14284,6711 14407,6782 14529,6853 14630,6954 14701,7077 14772,7199 14809,7338 14809,7479 L 14809,7479 14809,7479 C 14809,7620 14772,7759 14701,7882 14630,8004 14529,8105 14407,8176 14284,8247 14145,8284 14004,8284 L 14004,8284 C 13863,8284 13724,8247 13602,8176 13479,8105 13378,8004 13307,7882 13236,7759 13199,7620 13199,7479 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id18">
    <rect class="BoundingBox" stroke="none" fill="none" x="14809" y="6319" width="1403" height="846"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 16192,6350 L 14980,7063"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 14809,7164 L 14939,6964 15047,7148 14809,7164 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id19">
    <rect class="BoundingBox" stroke="none" fill="none" x="11815" y="4426" width="2635" height="1141"/>
    <path fill="rgb(68,114,196)" stroke="none" d="M 11834,4628 L 11834,4628 C 11834,4596 11842,4564 11859,4536 11875,4508 11898,4485 11926,4469 11954,4453 11986,4444 12018,4444 L 14247,4445 14247,4445 C 14279,4445 14311,4453 14339,4470 14367,4486 14390,4509 14406,4537 14422,4565 14431,4597 14431,4629 L 14431,4629 14431,5364 14431,5364 C 14431,5396 14423,5428 14406,5456 14390,5484 14367,5507 14339,5523 14311,5539 14279,5548 14247,5548 L 12017,5548 12017,5548 C 11985,5548 11953,5540 11925,5523 11897,5507 11874,5484 11858,5456 11842,5428 11833,5396 11833,5364 L 11834,4628 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="35" stroke-linejoin="miter" d="M 11834,4628 L 11834,4628 C 11834,4596 11842,4564 11859,4536 11875,4508 11898,4485 11926,4469 11954,4453 11986,4444 12018,4444 L 14247,4445 14247,4445 C 14279,4445 14311,4453 14339,4470 14367,4486 14390,4509 14406,4537 14422,4565 14431,4597 14431,4629 L 14431,4629 14431,5364 14431,5364 C 14431,5396 14423,5428 14406,5456 14390,5484 14367,5507 14339,5523 14311,5539 14279,5548 14247,5548 L 12017,5548 12017,5548 C 11985,5548 11953,5540 11925,5523 11897,5507 11874,5484 11858,5456 11842,5428 11833,5396 11833,5364 L 11834,4628 Z"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Calibri, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="12222" y="5250"><tspan fill="rgb(255,255,255)" stroke="none" style="white-space: pre">Event</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id20">
    <rect class="BoundingBox" stroke="none" fill="none" x="21690" y="4432" width="2635" height="1141"/>
    <path fill="rgb(68,114,196)" stroke="none" d="M 21709,4634 L 21709,4634 C 21709,4602 21717,4570 21734,4542 21750,4514 21773,4491 21801,4475 21829,4459 21861,4450 21893,4450 L 24122,4451 24122,4451 C 24154,4451 24186,4459 24214,4476 24242,4492 24265,4515 24281,4543 24297,4571 24306,4603 24306,4635 L 24306,4635 24306,5370 24306,5370 C 24306,5402 24298,5434 24281,5462 24265,5490 24242,5513 24214,5529 24186,5545 24154,5554 24122,5554 L 21892,5554 21892,5554 C 21860,5554 21828,5546 21800,5529 21772,5513 21749,5490 21733,5462 21717,5434 21708,5402 21708,5370 L 21709,4634 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="35" stroke-linejoin="miter" d="M 21709,4634 L 21709,4634 C 21709,4602 21717,4570 21734,4542 21750,4514 21773,4491 21801,4475 21829,4459 21861,4450 21893,4450 L 24122,4451 24122,4451 C 24154,4451 24186,4459 24214,4476 24242,4492 24265,4515 24281,4543 24297,4571 24306,4603 24306,4635 L 24306,4635 24306,5370 24306,5370 C 24306,5402 24298,5434 24281,5462 24265,5490 24242,5513 24214,5529 24186,5545 24154,5554 24122,5554 L 21892,5554 21892,5554 C 21860,5554 21828,5546 21800,5529 21772,5513 21749,5490 21733,5462 21717,5434 21708,5402 21708,5370 L 21709,4634 Z"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Calibri, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="22097" y="5256"><tspan fill="rgb(255,255,255)" stroke="none" style="white-space: pre">Event</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id21">
    <rect class="BoundingBox" stroke="none" fill="none" x="13122" y="5547" width="521" height="1252"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 13218,5733 L 13546,6612"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 13148,5547 L 13322,5709 13123,5784 13148,5547 Z"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 13616,6798 L 13442,6636 13641,6561 13616,6798 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id22">
    <rect class="BoundingBox" stroke="none" fill="none" x="15917" y="1804" width="3396" height="1776"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Calibri, sans-serif" font-size="1270px" font-weight="400"><tspan class="TextPosition" x="16167" y="3199"><tspan fill="rgb(0,0,0)" stroke="none" style="white-space: pre">Host</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id23">
    <rect class="BoundingBox" stroke="none" fill="none" x="10932" y="10349" width="1187" height="2010"/>
    <path fill="rgb(242,242,242)" stroke="none" d="M 11525,12331 L 10959,12331 10959,10376 12091,10376 12091,12331 11525,12331 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="53" stroke-linejoin="miter" d="M 11525,12331 L 10959,12331 10959,10376 12091,10376 12091,12331 11525,12331 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id24">
    <rect class="BoundingBox" stroke="none" fill="none" x="11057" y="10215" width="844" height="2270"/>
    <text class="SVGTextShape" transform="rotate(-90 11676 12129)"><tspan class="TextParagraph" font-family="Calibri, sans-serif" font-size="494px" font-weight="400"><tspan class="TextPosition" x="11676" y="12129"><tspan fill="rgb(0,0,0)" stroke="none" style="white-space: pre">Kernel</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id25">
    <rect class="BoundingBox" stroke="none" fill="none" x="21797" y="5553" width="755" height="1246"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 22448,5723 L 21900,6628"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 22551,5553 L 22532,5790 22350,5680 22551,5553 Z"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 21797,6798 L 21816,6561 21998,6671 21797,6798 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id26">
    <rect class="BoundingBox" stroke="none" fill="none" x="13901" y="8283" width="215" height="4061"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 14008,8283 L 14008,12144"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 14008,12343 L 13902,12130 14115,12130 14008,12343 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id27">
    <rect class="BoundingBox" stroke="none" fill="none" x="19032" y="6319" width="1506" height="887"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 19050,6350 L 20365,7106"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 20537,7205 L 20299,7191 20405,7007 20537,7205 Z"/>
   </g>
  </g>
  <g class="TextShape">
   <g id="id28">
    <rect class="BoundingBox" stroke="none" fill="none" x="16149" y="5787" width="3058" height="963"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Liberation Sans, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="16497" y="6488"><tspan fill="rgb(0,0,0)" stroke="none" style="white-space: pre">Streams</tspan></tspan></tspan></text>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id29">
    <rect class="BoundingBox" stroke="none" fill="none" x="20518" y="6647" width="1647" height="1647"/>
    <path fill="rgb(255,255,0)" stroke="none" d="M 20536,7470 L 20536,7470 C 20536,7329 20573,7190 20644,7068 20715,6945 20816,6844 20939,6773 21061,6702 21200,6665 21341,6665 L 21341,6665 C 21482,6665 21621,6702 21744,6773 21866,6844 21967,6945 22038,7068 22109,7190 22146,7329 22146,7470 L 22146,7470 22146,7470 C 22146,7611 22109,7750 22038,7873 21967,7995 21866,8096 21744,8167 21621,8238 21482,8275 21341,8275 L 21341,8275 C 21200,8275 21061,8238 20939,8167 20816,8096 20715,7995 20644,7873 20573,7750 20536,7611 20536,7470 L 20536,7470 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="35" stroke-linejoin="miter" d="M 20536,7470 L 20536,7470 C 20536,7329 20573,7190 20644,7068 20715,6945 20816,6844 20939,6773 21061,6702 21200,6665 21341,6665 L 21341,6665 C 21482,6665 21621,6702 21744,6773 21866,6844 21967,6945 22038,7068 22109,7190 22146,7329 22146,7470 L 22146,7470 22146,7470 C 22146,7611 22109,7750 22038,7873 21967,7995 21866,8096 21744,8167 21621,8238 21482,8275 21341,8275 L 21341,8275 C 21200,8275 21061,8238 20939,8167 20816,8096 20715,7995 20644,7873 20573,7750 20536,7611 20536,7470 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id30">
    <rect class="BoundingBox" stroke="none" fill="none" x="21219" y="8275" width="215" height="4061"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 21326,8275 L 21326,12136"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 21326,12335 L 21220,12122 21433,12122 21326,12335 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id31">
    <rect class="BoundingBox" stroke="none" fill="none" x="22281" y="6647" width="1647" height="1647"/>
    <path fill="rgb(255,255,0)" stroke="none" d="M 22299,7470 L 22299,7470 C 22299,7329 22336,7190 22407,7068 22478,6945 22579,6844 22702,6773 22824,6702 22963,6665 23104,6665 L 23104,6665 C 23245,6665 23384,6702 23507,6773 23629,6844 23730,6945 23801,7068 23872,7190 23909,7329 23909,7470 L 23909,7470 23909,7470 C 23909,7611 23872,7750 23801,7873 23730,7995 23629,8096 23507,8167 23384,8238 23245,8275 23104,8275 L 23104,8275 C 22963,8275 22824,8238 22702,8167 22579,8096 22478,7995 22407,7873 22336,7750 22299,7611 22299,7470 L 22299,7470 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="35" stroke-linejoin="miter" d="M 22299,7470 L 22299,7470 C 22299,7329 22336,7190 22407,7068 22478,6945 22579,6844 22702,6773 22824,6702 22963,6665 23104,6665 L 23104,6665 C 23245,6665 23384,6702 23507,6773 23629,6844 23730,6945 23801,7068 23872,7190 23909,7329 23909,7470 L 23909,7470 23909,7470 C 23909,7611 23872,7750 23801,7873 23730,7995 23629,8096 23507,8167 23384,8238 23245,8275 23104,8275 L 23104,8275 C 22963,8275 22824,8238 22702,8167 22579,8096 22478,7995 22407,7873 22336,7750 22299,7611 22299,7470 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id32">
    <rect class="BoundingBox" stroke="none" fill="none" x="23001" y="8274" width="215" height="4061"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 23108,8274 L 23108,12135"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 23108,12334 L 23002,12121 23215,12121 23108,12334 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id33">
    <rect class="BoundingBox" stroke="none" fill="none" x="15616" y="8050" width="715" height="692"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 16305,8076 L 15759,8603"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 15616,8741 L 15695,8516 15843,8670 15616,8741 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.LineShape">
   <g id="id34">
    <rect class="BoundingBox" stroke="none" fill="none" x="19003" y="8038" width="715" height="692"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="71" stroke-linejoin="miter" d="M 19028,8064 L 19574,8591"/>
    <path fill="rgb(0,0,0)" stroke="none" d="M 19717,8729 L 19490,8658 19638,8504 19717,8729 Z"/>
   </g>
  </g>
  <g class="com.sun.star.drawing.CustomShape">
   <g id="id35">
    <rect class="BoundingBox" stroke="none" fill="none" x="10236" y="16907" width="15029" height="1960"/>
    <path fill="rgb(85,33,91)" stroke="none" d="M 17750,18839 L 10263,18839 10263,16934 25237,16934 25237,18839 17750,18839 Z"/>
    <path fill="none" stroke="rgb(0,0,0)" stroke-width="53" stroke-linejoin="round" d="M 17750,18839 L 10263,18839 10263,16934 25237,16934 25237,18839 17750,18839 Z"/>
    <text class="SVGTextShape"><tspan class="TextParagraph" font-family="Liberation Sans, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="16480" y="17752"><tspan fill="rgb(255,255,255)" stroke="none" style="white-space: pre">Platform </tspan></tspan></tspan><tspan class="TextParagraph" font-family="Liberation Sans, sans-serif" font-size="635px" font-weight="400"><tspan class="TextPosition" x="11284" y="18463"><tspan fill="rgb(255,255,255)" stroke="none" style="white-space: pre">(HIP-Clang, CUDA, Intel Level Zero, OpenCL)</tspan></tspan></tspan></text>
   </g>
  </g>
 </g>
</svg>" style="vertical-
                align:middle"/>
<figcaption style="text-align:lower; margin:1em; float:bottom; vertical-align:bottom;">Components of a HIP application. Events are associated with streams, and provide a way to time the duration of work in a stream. </figcaption>
</figure>
<h2 id="Example-application">Example application<a class="anchor-link" href="#Example-application"></a></h2><p>The code <a href="mat_mult_profiling.cpp">mat_mult_profiling.cpp</a> contains a complete example where events are used to time the execution of the host to device memory copy as well as the timing of the matrix multiplication kernel. The data type <strong>hipEvent_t</strong> stores event data.</p>
<h3 id="Source-code-changes">Source code changes<a class="anchor-link" href="#Source-code-changes"></a></h3><p>In <a href="mat_mult_profiling.cpp">mat_mult_profiling.cpp</a> we use the function <strong>hipEventCreate</strong> to create two events <strong>t1</strong> and <strong>t2</strong>, as seen in line 111.</p>
<div class="highlight"><pre><span></span><span class="c1">// mat_mult_profiling.cpp:111</span>

<span class="w">    </span><span class="c1">// Create events for the memory copies and kernel runs</span>
<span class="w">    </span><span class="n">hipEvent_t</span><span class="w"> </span><span class="n">t1</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">t2</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="w">    </span><span class="c1">// Create the events</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventCreate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t1</span><span class="p">));</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventCreate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t2</span><span class="p">));</span>
</pre></div>
<p>Now we wish to use these events to time the upload of host matrices <strong>A_h</strong> and <strong>B_h</strong> to the compute device. The HIP function <strong>hipEventRecord</strong> inserts the event into the "flow" of a stream. We haven't talked in depth about HIP streams yet and at this stage we can think of a stream as a queue to which work is submitted. Since we are not using a particular stream we are using the default stream (denoted by 0). We insert event <code>t1</code> into the default stream, perform the memory copies, then insert <code>t2</code> after the copy is launched.</p>
<div class="highlight"><pre><span></span><span class="c1">// Record the start event into the default stream</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventRecord</span><span class="p">(</span><span class="n">t1</span><span class="p">,</span><span class="mi">0</span><span class="p">));</span>
<span class="w">    </span>
<span class="w">    </span><span class="c1">// Peform the memory copies</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipMemcpy</span><span class="p">(</span><span class="n">A_d</span><span class="p">,</span><span class="w"> </span><span class="n">A_h</span><span class="p">,</span><span class="w"> </span><span class="n">nbytes_A</span><span class="p">,</span><span class="w"> </span><span class="n">hipMemcpyHostToDevice</span><span class="p">));</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipMemcpy</span><span class="p">(</span><span class="n">B_d</span><span class="p">,</span><span class="w"> </span><span class="n">B_h</span><span class="p">,</span><span class="w"> </span><span class="n">nbytes_B</span><span class="p">,</span><span class="w"> </span><span class="n">hipMemcpyHostToDevice</span><span class="p">));</span>
<span class="w">    </span>
<span class="w">    </span><span class="c1">// Record the stop event into the default stream</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventRecord</span><span class="p">(</span><span class="n">t2</span><span class="p">,</span><span class="mi">0</span><span class="p">));</span>
</pre></div>
<p>The function <strong>hipEventSynchronize</strong> waits until events reach a complete status. Then we can use the function <strong>hipEventElapsedTime</strong> to get the time elapsed between the two events. The helper function <strong>h_get_event_time_ms</strong> takes care of calling these functions, prints performance measurement information, and returns the number of milliseconds between the two events.</p>
<div class="highlight"><pre><span></span><span class="c1">// Total number of Bytes copied</span>
<span class="w">    </span><span class="kt">size_t</span><span class="w"> </span><span class="n">total_bytes</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">nbytes_A</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">nbytes_B</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Get the elapsed time in milliseconds</span>
<span class="w">    </span><span class="kt">float</span><span class="w"> </span><span class="n">elapsed_ms</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">h_get_event_time_ms</span><span class="p">(</span><span class="n">t1</span><span class="p">,</span><span class="w"> </span><span class="n">t2</span><span class="p">,</span><span class="w"> </span><span class="s">"memcpy"</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">total_bytes</span><span class="p">);</span>
</pre></div>
<p>The source code of <strong>h_get_event_time_ms</strong> is in <a href="../common/hip_helper.cpp"></a>hip_helper.cpp and reproduced below:</p>
<div class="highlight"><pre><span></span><span class="c1">// Get how much time elapsed between two events that were recorded</span>
<span class="kt">float</span><span class="w"> </span><span class="nf">h_get_event_time_ms</span><span class="p">(</span>
<span class="w">        </span><span class="c1">// Assumes start and stop events have been recorded</span>
<span class="w">        </span><span class="o">//</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">hipEventRecord</span><span class="p">()</span><span class="w"> </span><span class="n">function</span>
<span class="w">        </span><span class="n">hipEvent_t</span><span class="w"> </span><span class="n">t1</span><span class="p">,</span>
<span class="w">        </span><span class="n">hipEvent_t</span><span class="w"> </span><span class="n">t2</span><span class="p">,</span>
<span class="w">        </span><span class="k">const</span><span class="w"> </span><span class="kt">char</span><span class="o">*</span><span class="w"> </span><span class="n">message</span><span class="p">,</span><span class="w"> </span>
<span class="w">        </span><span class="kt">size_t</span><span class="o">*</span><span class="w"> </span><span class="n">nbytes</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span>
<span class="w">    </span><span class="c1">// Make sure the stop and start events have finished</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventSynchronize</span><span class="p">(</span><span class="n">t2</span><span class="p">));</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventSynchronize</span><span class="p">(</span><span class="n">t1</span><span class="p">));</span>

<span class="w">    </span><span class="c1">// Elapsed time in milliseconds</span>
<span class="w">    </span><span class="kt">float</span><span class="w"> </span><span class="n">elapsed_ms</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Convert the time into milliseconds</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventElapsedTime</span><span class="p">(</span><span class="o">&amp;</span><span class="n">elapsed_ms</span><span class="p">,</span><span class="w"> </span><span class="n">t1</span><span class="p">,</span><span class="w"> </span><span class="n">t2</span><span class="p">));</span>
<span class="w">        </span>
<span class="w">    </span><span class="c1">// Print the timing message if necessary</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">((</span><span class="n">message</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="nb">NULL</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">strlen</span><span class="p">(</span><span class="n">message</span><span class="p">)</span><span class="o">&gt;</span><span class="mi">0</span><span class="p">))</span><span class="w"> </span><span class="p">{</span>
<span class="w">        </span><span class="n">std</span><span class="o">::</span><span class="n">printf</span><span class="p">(</span><span class="s">"Time for event </span><span class="se">\"</span><span class="s">%s</span><span class="se">\"</span><span class="s">: %.3f ms"</span><span class="p">,</span><span class="w"> </span><span class="n">message</span><span class="p">,</span><span class="w"> </span><span class="n">elapsed_ms</span><span class="p">);</span>
<span class="w">        </span>
<span class="w">        </span><span class="c1">// Print transfer rate if nbytes is not NULL</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">nbytes</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="nb">NULL</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">            </span><span class="kt">double</span><span class="w"> </span><span class="n">io_rate_MBs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">h_get_io_rate_MBs</span><span class="p">(</span>
<span class="w">                </span><span class="n">elapsed_ms</span><span class="p">,</span><span class="w"> </span>
<span class="w">                </span><span class="o">*</span><span class="n">nbytes</span>
<span class="w">            </span><span class="p">);</span>
<span class="w">            </span><span class="n">std</span><span class="o">::</span><span class="n">printf</span><span class="p">(</span><span class="s">" (%.2f MB/s)"</span><span class="p">,</span><span class="w"> </span><span class="n">io_rate_MBs</span><span class="p">);</span>
<span class="w">        </span><span class="p">}</span>
<span class="w">        </span><span class="n">std</span><span class="o">::</span><span class="n">printf</span><span class="p">(</span><span class="s">"</span><span class="se">\n</span><span class="s">"</span><span class="p">);</span>
<span class="w">    </span><span class="p">}</span>
<span class="w">    </span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">elapsed_ms</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=db80de96-12f4-474c-b8e7-fcb4e0d50a24">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>We can reuse the events to time the execution of the kernel.</p>
<div class="highlight"><pre><span></span><span class="c1">// Record the start event into the default stream</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventRecord</span><span class="p">(</span><span class="n">t1</span><span class="p">,</span><span class="mi">0</span><span class="p">));</span>

<span class="w">    </span><span class="c1">// Launch the kernel using hipLaunchKernelGGL method</span>
<span class="w">    </span><span class="n">hipLaunchKernelGGL</span><span class="p">(</span><span class="n">mat_mult</span><span class="p">,</span><span class="w"> </span>
<span class="w">            </span><span class="n">grid_nblocks</span><span class="p">,</span><span class="w"> </span>
<span class="w">            </span><span class="n">block_size</span><span class="p">,</span><span class="w"> </span><span class="n">sharedMemBytes</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span>
<span class="w">            </span><span class="n">A_d</span><span class="p">,</span><span class="w"> </span><span class="n">B_d</span><span class="p">,</span><span class="w"> </span><span class="n">C_d</span><span class="p">,</span>
<span class="w">            </span><span class="n">N1_A</span><span class="p">,</span>
<span class="w">            </span><span class="n">N0_C</span><span class="p">,</span>
<span class="w">            </span><span class="n">N1_C</span>
<span class="w">    </span><span class="p">);</span>

<span class="w">    </span><span class="c1">// Record the stop event into the default stream </span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventRecord</span><span class="p">(</span><span class="n">t2</span><span class="p">,</span><span class="mi">0</span><span class="p">));</span>

<span class="w">    </span><span class="c1">// Get the elapsed time in milliseconds</span>
<span class="w">    </span><span class="n">elapsed_ms</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">h_get_event_time_ms</span><span class="p">(</span><span class="n">t1</span><span class="p">,</span><span class="w"> </span><span class="n">t2</span><span class="p">,</span><span class="w"> </span><span class="s">"mat_mult kernel"</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">);</span>
</pre></div>
<p>When we are finished with an event we can destroy them with the <strong>hipEventDestroy</strong> function.</p>
<div class="highlight"><pre><span></span><span class="c1">// Destroy events</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventDestroy</span><span class="p">(</span><span class="n">t1</span><span class="p">));</span>
<span class="w">    </span><span class="n">H_ERRCHK</span><span class="p">(</span><span class="n">hipEventDestroy</span><span class="p">(</span><span class="n">t2</span><span class="p">));</span>
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=c5bd3ff9-409d-4f1a-a692-24e512e58bcb">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>In this manner we instrument the uploads, downloads, and kernel execution in the source file <a href="mat_mult_profiling.cpp">mat_mult_profiling.cpp</a>. Now we run the instrumented code and view the timing results. Change directory to <strong>course_material/L5_Profiling</strong> and run the following code.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=259bedb4-78c2-40fd-bd37-fb830077dbb9">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h2 id="Import-the-environment">Import the environment<a class="anchor-link" href="#Import-the-environment"></a></h2><p>The command below brings the <code>run</code> and <code>build</code> commands within reach of the Jupyter notebook.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell jp-mod-noOutputs" id="cell-id=b5d0b201-baf0-4ff5-9333-63fb1f95eed4">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[1]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="kn">import</span> <span class="nn">os</span>
<span class="n">os</span><span class="o">.</span><span class="n">environ</span><span class="p">[</span><span class="s1">'PATH'</span><span class="p">]</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">os</span><span class="o">.</span><span class="n">environ</span><span class="p">[</span><span class="s1">'PATH'</span><span class="p">]</span><span class="si">}</span><span class="s2">:../install/bin"</span>

<span class="c1"># At a Bash terminal you need to do this instead</span>
<span class="c1"># source ../env</span>
</pre></div>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=b389e5f0-8814-4f0b-a1e9-dc42501f3043">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h2 id="Build-and-run-the-application">Build and run the application<a class="anchor-link" href="#Build-and-run-the-application"></a></h2>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=63a7ca7f-acee-40b7-9ec5-30bd9d0ba996">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[5]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>build<span class="w"> </span>mat_mult_profiling.exe<span class="p">;</span><span class="w"> </span>run<span class="w"> </span>mat_mult_profiling.exe
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>[ 66%] Built target hip_helper
[100%] Built target mat_mult_profiling.exe
<span class="ansi-cyan-fg">Install the project...</span>
-- Install configuration: "RELEASE"
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.926 ms (1716.70 MB/s)
Time for event "mat_mult kernel": 0.799 ms
Maximum error (infinity norm) is: 2.28882e-05
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=10ec2892-86fe-46df-9e43-8446ebb8f977">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h2 id="Performance-measurement-with-AMD-tools">Performance measurement with AMD tools<a class="anchor-link" href="#Performance-measurement-with-AMD-tools"></a></h2><p>AMD has a number of tools available to help with collection of performance data. The low-level AMD profiler tool <strong>ROC-profiler</strong> (rocprof) has the ability to collect traces and information from hardware performance counters. Tools like <a href="https://github.com/AMDResearch/omnitrace">Omnitrace</a> expand on the information collected by <code>rocprof</code> to include CPU resources and system metrics like GPU temperature and power usage. Tools like <a href="https://github.com/AMDResearch/omniperf">Omniperf</a> use information from rocprof to help understand <strong>how well</strong> an application is performing in relation to peak performance, using reports such as roofline analysis and making information collected by rocprof understandable through graphical interfaces.</p>
<h3 id="HIP-application-traces-with-rocprof">HIP application traces with rocprof<a class="anchor-link" href="#HIP-application-traces-with-rocprof"></a></h3><p>Collection of HIP application traces with <strong>rocprof</strong> is accomplished with both the <strong>--hip-trace</strong> and <strong>--hsa-trace</strong> flags. Tracing with <strong>rocprof</strong> only seems to work with the AMD HIP backend at present. Here is what a typical profling command looks like.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=a09e5d94-80c2-4f99-99c5-afc97c285458">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[6]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>mkdir<span class="w"> </span>rocprof_trace<span class="p">;</span><span class="w"> </span>run<span class="w"> </span>rocprof<span class="w"> </span>--hip-trace<span class="w"> </span>--hsa-trace<span class="w"> </span>--sys-trace<span class="w"> </span>-o<span class="w"> </span>rocprof_trace/result.csv<span class="w"> </span>mat_mult_profiling.exe
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>mkdir: cannot create directory rocprof_trace: File exists
RPL: on '240528_220030' from '/opt/rocm-6.0.2' in '/nethome/tpotter/Pelagos/Projects/HIP_Course/course_material/L5_Profiling'
RPL: profiling '"mat_mult_profiling.exe"'
RPL: input file ''
RPL: output dir '/tmp/rpl_data_240528_220030_122319'
RPL: result dir '/tmp/rpl_data_240528_220030_122319/input_results_240528_220030'
ROCtracer (122343):
ROCProfiler: input from "/tmp/rpl_data_240528_220030_122319/input.xml"
  0 metrics
    HSA-trace(*)
    HSA-activity-trace()
    HIP-trace(*)
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 1.468 ms (1082.71 MB/s)
Time for event "mat_mult kernel": 0.844 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220030_122319/input_results_240528_220030
hsa_copy_deps: 1
scan hsa API data 563:564                                                                                                    hsa_copy_deps: 0
scan hip API data 45:46                                                                                                    File 'rocprof_trace/result.csv' is generating
File 'rocprof_trace/result.stats.csv' is generating
dump json 0:1                                                                                                    
File 'rocprof_trace/result.json' is generating
File 'rocprof_trace/result.hsa_stats.csv' is generating
dump json 564:565                                                                                                    
File 'rocprof_trace/result.json' is generating
File 'rocprof_trace/result.copy_stats.csv' is generating
dump json 2:3                                                                                                    
File 'rocprof_trace/result.json' is generating
File 'rocprof_trace/result.hip_stats.csv' is generating
dump json 45:46                                                                                                    
File 'rocprof_trace/result.json' is generating
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=e2add0e6-e446-4a60-b757-9d9190b6d1c9">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>Inside the <strong>rocprof_trace</strong> folder you will find the following files:</p>
<table>
<thead>
<tr>
<th>file</th>
<th>purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>result.sysinfo.txt</td>
<td>System information on available devices</td>
</tr>
<tr>
<td>result.copy_stats.csv</td>
<td>Statistics on all IO calls</td>
</tr>
<tr>
<td>result.hip_stats.csv</td>
<td>Statistics on non-IO HIP function calls</td>
</tr>
<tr>
<td>result.hsa_stats.csv</td>
<td>Statistics on HSA function calls</td>
</tr>
<tr>
<td>result.stats.csv</td>
<td>Statistics on all kernel calls</td>
</tr>
<tr>
<td>result.db</td>
<td>SQLITE3 database of profiling information</td>
</tr>
<tr>
<td>result.json</td>
<td>Trace information in JSON format</td>
</tr>
<tr>
<td>result.csv</td>
<td>Information on kernels such as <strong>mat_mult</strong></td>
</tr>
</tbody>
</table>
<p>From the <a href="https://rocmdocs.amd.com/projects/rocprofiler/en/latest/rocprofv1.html#introduction">Rocprof Documentation</a> some useful metrics in the files have the following codes</p>
<table>
<thead>
<tr>
<th style="text-align:left">Metric</th>
<th style="text-align:left">Units</th>
<th style="text-align:left">Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">grd</td>
<td style="text-align:left">integer</td>
<td style="text-align:left">Number of threads scheduled (size of the grid)</td>
</tr>
<tr>
<td style="text-align:left">wgr</td>
<td style="text-align:left">integer</td>
<td style="text-align:left">Number of threads in each block (workgroup)</td>
</tr>
<tr>
<td style="text-align:left">lds</td>
<td style="text-align:left">Bytes</td>
<td style="text-align:left">Number of Local Data Share (LDS) bytes used by the block (workgroup)</td>
</tr>
<tr>
<td style="text-align:left">scr</td>
<td style="text-align:left">Bytes</td>
<td style="text-align:left">Number of scratch memory bytes used by the block</td>
</tr>
<tr>
<td style="text-align:left">sgpr</td>
<td style="text-align:left">integer</td>
<td style="text-align:left">Number of Scalar General Purpose Registers (SGPR's) used by each kernel</td>
</tr>
<tr>
<td style="text-align:left">vgpr</td>
<td style="text-align:left">integer</td>
<td style="text-align:left">Number of Vector General Purpose Registers (VGPR's) used by each kernel</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=f0fb9c76-2da4-47a7-9098-c4ee926e5419">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h4 id="Visualising-traces-with-Perfetto">Visualising traces with Perfetto<a class="anchor-link" href="#Visualising-traces-with-Perfetto"></a></h4><p>We can load the trace file <strong>rocprof_trace/result.json</strong> using a web browser. In a web browser you can go to this site for a user interface on viewing trace information for offline use.</p>
<p><a href="https://ui.perfetto.dev/">https://ui.perfetto.dev/</a></p>
<p>Download the trace file <strong>result.json</strong> to your computer and open it with the Perfetto UI in your web browser.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=dc3383f3-4c27-4daf-b506-68486ce77bd1">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>If you zoom (using the <code>wasd</code> keys) in you can see calls in GPU threads, COPY threads and HOST threads on the CPU. Notice how the <strong>hipEventRecord</strong> function is executed before and after the <strong>hipMemcpy</strong> calls and the <strong>mat_mult</strong> kernel execution. If you click on the <strong>mat_mult</strong> function you can see how long the kernel took to execute as well as some of the Metrics defined in the table above.</p>
<figure style="margin-left:0; margin-right:auto; width:100%;">
<img alt="No description has been provided for this image" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAABI0AAAOvCAYAAABBCzSHAAAABHNCSVQICAgIfAhkiAAAABl0RVh0U29mdHdhcmUAZ25vbWUtc2NyZWVuc2hvdO8Dvz4AAAAmdEVYdENyZWF0aW9uIFRpbWUAV2VkIDE1IE1heSAyMDI0IDE1OjI1OjEy3JNI+gAAIABJREFUeJzs3Xd0XOd57/vfnhlg0HshQKIX9l5EipRFlUg6sh0VqlixneTasazk+N6clJVzVu7JuU7WcU5yV+I493jFDhPHPnISWc6VrhPbsTqrKPYCkCCIShSi9w7MYPb9YzBDDGYADEhg0L6fJSwRe7+zn3f2PLOBefC+7zaKtx8yNeHiqX8XAAAAAAAAYFnsDgAAAAAAAGDpsUjm7K0AAAAAAACwqjDSCAAAAAAAAH5skrHYfQCwSoSFhclut8swuO4AAADcD9M0NTo6KofDsdhdAbCCMdIIQMhQMAIAAJgfhmHIbrcvdjcArHAUjQCEDAUjAACA+cPvVgAWGkUjAAAAAAAA+KFoBAAAAAAAAD8UjQAAAAAAAOCHohEAAAAAAAD82Ba7AwAAAAAAAPA3/odx83o865/2zak9I40ALAsOh2OxuwAAAAAAqwojjQAsWY2NjaqqqlJnZ6dcLpcsFouSk5NVUFCgrKysxe4eAAAAAISE9b813Nfjx//k3j4/UTQCsOSMj4/r/Pnzamxs9NnucrnU3t6u9vZ2NTQ06IEHHpDVal2kXmI1cDicslotslgYmIvgjI05FBZmk2EYi90VAACwkkTET7tr/M83SpKs//nmvIflt2AAS86FCxfU2Ngom82mrVu36umnn9aRI0f09NNPa+vWrbLZbLpz547Onz+/2F1dEo6fOqPzFy8vdjcWVXNLq37x3odBtR0bG9PP33lfPT2907YZHR3VmbMX9N6Hx3Th0pX56iamuNPUrJ+/8756e+c2t34hnDh9RtU1twPuCya/unt69OHxk3r/o+PTHgfBGRkZ0c/feV81tXWL3RUAAJaH3jvurwXASCMAS0pzc7MaGhpks9l0+PBhJSYmevdFR0drw4YNSk9P1/Hjx9XY2KimpiZlZmYueL/aOzpVUVWtgf4BWW1WZaxJ1/qiQtlsXEZv1zUoPDxMmRlrFrUfcx0NNFP7W5XV6unt1cb1RYqPn/6vOlhZLJbpRwfNll/XSm7INKXtWzcrYQFyZnBwUDdvVaq7p1cul0vJSYnauL5I0dHRPu1aWttUVVOr/v4BWa1WpSQnaUNxkaKiIr1thoeH9dGJ0yoqzFdxYcG89xUAAKwcjDQCsKTU1NRIkjZt2uRTMJosMTFRGze6h2DW1tYueJ9aWtt0/uJluVwu5efnak16muob7ujchcsyTXPB4y91t+sbdKepebG7IZttblMVZyr4dXf3KCkpUfl5uUpOCpyHWHlmyomZ8mt0bEyDQ0PKyV6ndWszFRMTPW3bezE0PKzTn5xXT2+vstetVW52lnp6e/Xx2fMaHh7xtrvT1KxLV67J4XAoO2ut0lJT1NbeoY/PntfIyOi89gkAAKwO/IkcwJLS2dkpSbMudJ2dna3S0lJv+4VUXXNbdnu4Hnxgr3cNpYT4eF0rvaGW1jZlrElfkLimaS6ZdVGWUl8CMU0z6FFfnjLfTEUAh9OhuPDY++7TUj5nq9W0r4s5fdFotvzy3N0xPDx8QfpWX98op9OpA/v2Ky7OnZfr1mXqxKkzqq6t1ZZNG+VyuVR285ZiY2L04P693v729PbqzNkLqqiq1rYtm+6rfwAAYPWhaARgSfF8+IqIiJixnWe/p/1CGhkZUUx0tM+i22mpqYqKitTQ0LB3W1d3t8puVqh/YEDh4WHKyc5SYX6ed//4+LjKK6rU1Nwil8ulhIR4bdm4QdHRUZKkpuYWXblWqqLCfDU2NiktLVVbNm2Q0+lUWXmFWlvb5DJNJSUmaMumDYqMvDvdRJJuVVSprqFRVotF+fm5ysvJnvY5maapispqNdxpksPhUEJ8nDZuWK+E+DhJ7jV9Pjh2UjnZWeru6ZHpMvWpQwd8jtHW3q4Ll65Kck+d+fk77+vRhw/p0pUSORwOPfLwIW/bj06cUmRkpA7s26MbZeVq6+hQ9rp1qq2rk9M5rtSUZG3dsknhYWFBn8/JEhMTtGnDeu95vlpyXRuKi7zndrIwm007t29V2KRYHoNDQzp+8mPv69HU3KJ9e3YpNSVZknskR1V1rYaGhxUZGamigjytzczwPv74qTOKjIyQzWpVW3uHHjv8UMBCQjCv6WyxTp7+RDEx0QoLC1NTc4ssFosK8/O0Zk2aSq6Xqbu7R5GREdq8cb1Skt39b25p1eWrJdq6eZNu19VrcGhICfFx2rF9q1pb21Rde1vj4y6lT+Te5Jzv6OzSrYpK9fUPKMJuV052lvLzciTdzZcN64vU09Or9o5ORUZGaMumjT4jtbq7e3S9rFwDg4OKi41Vamqy37np7etT2c1b6u3rl90errycHOXmTF9Eno9clqSNG4q9BZmRkVGd/PgTZWet1YbiIp/8mqqh8Y5KrpdJkq7fuKnrN27qPzzxmCwWy7z1bXhkRIZhKDY2xrstOipKKclJGh0dk+R+v4w5HFpf7DttNiE+XqkpKWptbZPuo2h0L/kmzf76SNLI6KhKr5epo7NLEXa78vNzA56DG2Xl6ujsksViKD01VZs3bWCKMAAAC4zpaQCWFM8H7KGhoRnbefbb7fYF71NMbIx6+/p9CkTh4WF65FOHVDDx4WZkZFTnL16R1WrRxvXFSk5K0q2KKjU03l2QruR6meobGpWTtU5FBfnq6+vTlWslfvFqb9drbWaG0tNSJUlXrpXqTlOzstatVXFhgfr7B3Th0lWfqXEdnV1q7+xUQV6u7BF2ld28pYGBwWmfU/mtSlXV1CotJVnriwo1Mjqqc+cv+k1hqatvUHxcnPJy/QtQCfHx2rt7hyIi7EqIj9Pe3TsUHm5XamqyhoaHNTzinjYzPDKi4eERpU76IDk0NKyu7m5t37pFRQX5am1rV+nEB+9gz+dkkRER3sKOZKijs0snTp/R9Rs3NTrq+5wsFosyM9YEHNERYbdr7+4dCguzKSkxQXt371D8RCGhrb1dV0uuy24P14biIkXY7bpacl2tbe0+x+jo6JTT6VRxYcG0d/eb7TUNNlZzS6tGRkZVmJ+n8PAwlZXf0idnL8hmtaowP08Oh1OXr5ZqfHzc53G3KiuVsSZdWWsz1dXdo7PnLqqyulY5WeuUkpykxjtNqq2r97bv6x/QhUtXZLFYtGmiuHLzVoVffyoqq2UYxkRsh66WlHqf09iYQ+cvXdHI6Ijy83KVmJjgt2C0w+HQ+YuX5XA6tXF9keJiY3XjZrmamlsCnkdpfnJZktJSUxQxcT0xJ8ajefrum1++UlKStWWze7psTnaW9u7e4c2t+epbbGyMTNNUS2ubz/Z9e3Zp987tkqSBAfc1MS7Wf4RcXGyMxhwOjY3dX5H9XvItmHNw+WqJ2js6lbUuU+vWZaqqqsYv9sXLV9XX16/iogLlZGWpqaVV18vK7+v5AACwYkTEz3h3tftB0QjAkpKSkiJJqqub+a45nv1r1iz84ssbigplmqZOf3JWVdW1Gh0b82tTW1cvi8WifXt2KTcnSzu2bVFsbIwa7zRJklwul3p6elWQn6viogLl5+UoNztbvX39cjicPsfatHG91hcXKjUlWYNDQ2pr71BhQZ42rC9SXm62tm3drP6BAXV1d3sfY7eH68C+PSrIz9XObVskSR3TTN0bHRvT7foGZa3N1Latm5Wfl6P9e/fI5XKpusZ3jah1mRnatmWTstat9TtOeHi40lJTZbXaJv3botSJ17Crq9vn/ymTPnRbDEO7dmxXakqyCvJzlb1urVrb2uV0OoM6nzOxWi169GF3Qe9Oc4uOnfxYFZXV3mPP/Fir0lJTZbFYFBERobTUVG8h81ZltaKjo/TA3t3Ky83WA3t3KSYmWrcqqnyOERUVqX17dqkgPzdg0SiY1zTYWLExMdq7e4cK8nO1Y+J1Dw8P0+6d21VYkKdNG4rlcDjU2+d7d7ItmzaqqDBfWzZvVHpaqoaGh7VtyyYVFuRr145tio6KUkdHl7d9R0eHIux27dm1QznZWdq1Y5ssFos6u7p8jpuWmqJdO7apsCBPxYUFGhkZVf9E8bK5pUVOp1M7tm3V+qICbdpQrKLCfJ/H9/T2aWzMoc0b1nvjxERHq71jYXN5qsiICD3x2GFtXF8cVFvPaKrY2BilpabKMIx57Vtudpaio6N05VqpSm/cVP/AgF8b57g7v8Pt/iPbrBNTMYN5D8xkrvkWzDnoHxhQd3eP8vNy3HlZkK9dO7f5xG1r71BfX7927tim/NwcrS8uVHbWOjW3tGp83HVfzwkAgJXA+t8aZP1vDQtybIpGAJaUggL3nXzKy8vV1tYWsE1bW5vKy8tlsVi8C2IvpPj4OB08sE8J8Qm6VVmlD4+d1NWS6xqbVDzq7e1TbEy0nE6nRkdHNTo6qtiYGA0Muj8wWywWPfLwIZ87FXmmRzmdvn/9j510NyTPrciTk5K82xITElRUmO8zLSM2JsZboIiKck/JGhkNvPBtX1+/XC6XMidNdYqMjFBiUqK6p9yGPiYmZurDZ5WYEK+wMJs6PUWj7m6Fh4V5R+xIkgxDVuvdH0FJSYkyTdM7Omq28zmbsLAwrS8q1KMPP6T8vBzdrq/XsZMfB/ywHYzxcZf6+vqVsebuCCXDMJSZsUb9AwM+H8ajo6JmXMtottd0LrEiIu6OtIudeK2SJt9x0JMLU0a2RE6a/ulZtNnncdFRGhm9u8Byfl6uHnn4kDdnDcOQzWr1K3hOvmuYJw89I716+/plGIZSku8+78gp01A9z6e5pVUul0uGYejhhx7U9q2bFchC5/L9mM++2Ww2Pbh/n7LXrVXjnSadPP2JPjl3wbcYODEqKlDmGRNbTd3fwv1zzbdgzkFfX78kd8HR22ZKXvT29sliGIqMjPBeD6KjouRyuTQ0PPOoVAAAcH+YCA5gSUlLS1NeXp5qa2t16tQpFRYWKjs7W5GRkRoeHlZ9fb2qqqrkcrkUEREx59us36vYmBjt27NTg0NDqqtrUF19g3p6evXQwQOyWi0aGRnR4NCQPjh20udxk/vndDpVWVWjlrY2DQ+PBHXnNU+BYPJaP1arZcbbZHsKDaYr8PGHh93T7CZ/AJTcH9Ta+toDPWRO3IWBZO8olM6uHiUnJ81YSPEUIxwTzzeY8xmMsDCbEuLjFBERof7+Ab8iR7BGJqbaBTpnknsKXmyQRYnZXtPBwaF7ijW5wDR120y55n2cxfdxUx/T0dmlyqpq9Q8Edx7vxnaPBHE6nQoPD5sxD2JjYlSYn6fq2ttqbWtXbk62crLXTbtuzULn8v2Y776Fh4Vpy+aNWl9cqIY7TaquqdUn5y7q4IF9E/ngOd/TH8MIWFK6N8HkWzDnwPN+sM+wiPjI6IhcpqkPp1wPJGncOR7gEQAArC6u7zwqyZDlNz+c92NTNAKw5OzatUuSVFtbq4qKClVUVPjsNwxD0dHRGhwc1IkTJ/TII4+EZG0jyf2X9E0b1ysxMUGXr5boTlOzsrPWyjRNJSbEq2hKMWfy5+PLV0vV3dOj9UWFSoiPU0tbm9+aLqEw3WdKwzB8O3wfUlOS1dzSqt6+Pg0ODqpgYsHkYAVzPmfT1t6hiqpq9fb2KTkpUQcPPOCz+O6c+jPNWfN+cJ7HD+OhjBWs7u4enb94Wakpydq5fZvs4eE6e+HinI5hGEZQfV9fXKjMzDWqrrmtW5VVul1frwf27A54G/tQ5PK9Wqi+hYWFKT83RxnpaTp+6oyqqmu1c/tW790AxxxjipLvIvmeUZFhYaH9tS+oczD1/wG4XKasVqt3/abJAuUFAACrTlyGZCzMH9MpGgFYciwWi/bs2aOsrCxVV1ers7NTY2NjCg8PV3p6uoqLixUVFaUTJ06op6dHJ06c0OHDh+/7dteB9A+4FwAuLizQurWZ3u2eKTae6VLuqWHGtIvlDg+PqL2jQ5s2rPfeCaqnty9g28k8IyzGJt0lzjRNdff0Kjoq8p6KZVETd+gaGRlVzKSpcCOjo37TQu6VZ12jyokFbVOmOS8e3g+1E893tvM5E5fLpU/OXVBPb9/EGiw7faa+3IvIiLvnbDLPFMCIyODP22yv6XzGmi/1jXcUFmbTnl077rl4ZbfbfZ5zIM7xcZkul2JjYrRj2xbl5Wbr7PlLKq+o1J5dO/zahyKX79V89u3k6U/cd9jbfHc6bmRkpKKjo7zXIE/xpL9/wGeaoCTvHQgD3TFwIQVzDjyLjzvGHJL/zQ4lSTabVePj40pOSgzZ6FIAAJak0QHJ9B9laznyN+5/jPT67btfFI0ALFnp6elKT0+fdv+nPvUpHT9+XL29vd7C0Xx/KIqKjJTD4VTjnSafopGn4OOZUhEXF6vmllaNjo56CzljY2NyOJyKjo7SmMNdFPGMBpDkvbvYTOInRsZ0dXcrKTFBkvuW5J+cu+C+Ffw9FI3i4mJlsVjU1NziLX45HE51d/do3aS1R4JlsfhPZYqIsCs2Nkatbe2KiY72+5BsmqYcDqd35ENbe4cMw/B+8J3tfM7EZZoaGR3Vtq2btS4zY8bpUMGyWi2Ki41VS0urigvzvcdsa2tXbEyMbNPcJS2QWV/TlOR5izVfHA6HrBarty9jYw6Nu+a2AHFsbIxcLpf6+gcUN3Hr+KkLM1dX16qqpla/9OhhhYeHKT4uTjEx0d7byk8137k8n+azb3Z7uJpbWlVcVKjw8ImpnA6HhoeGlTiRQ0mJiQoPC1NtXb0y1qR7i5N9ff3q6OzyuX6FSjDnwDPVsqe3VwkJ7mKXY0peeO4I19beoTXpaZLc15Ce3j4lJizMnWIAAFhqzMv/JNdbvzXzXPQFQNEIwLJlt9v18MMP69ixY+rp6dHJkyf1qU99al4LR1arVRuKC3W9rFwff3Jeaakpco471dDYpLCwMK1d6/7gk5udpabmFn1y/qKy162TKVP19Y2Ki4vV7p3bFRMdrfCwMFVW1Wh42L1ej+d25Q6HU5GRgeNHR0UpNSVFlVU1cjqdirDbdbuuQbExMd47Ns2VPTxcudlZqrntvgNdbEyMGpuaZJqm8vNz53y86Kgo93o31TXKzc7ynv/UlBT19w8EHGVkmqbOXbykrLWZ6u3rV1Nzi88H3dnO50ysFose+dSheR+RUFxUoIuXr+rchctak56qzq5udXX3zNqfqYJ5Tecr1nxJTEhQa1u7rlwrVVRkpJqaWyYKf8Hfwj1zTbrKb1XoWul1FRXky+kcV0VVtW+bzDWquV2nC5evaF1mhgaHhtXT0zvtGl7zncseI6OjOvXxWeVkrVNx0fTrh81kPvu2obhIn5y/qFNnPtHazAxZLVY1NbfIOT6u3JxsSe4Rmps2rtfVkus6feac0tJS5XQ61dzSqvDwML871Unu4vftOt87rSTEx3mLN/crmHMQFRWp1NQUVVTVyGq1ym4PV0Vljc9xMtak61Zlta6V3lBfX7/s9nA1NbdoYHBIjx1+iNFHAIBVwfXWfwx5wUiiaARgmYuIiNDhw4d17NgxdXV16fTp03rooYemXTj3XuRkZ8lut6u69raqa2/LZrMqOSlRG9YXeadWJCTEa8+uHaqorNatyipZrValpiRr0wb3LbutVqt27dyuspu3VF17W0mJCdqxbYsqq2om7i4VO238XTu2qqy8Qg0Nd+QyTaUkJ2nTxvX39UFpw/oiGRZDjXeadKepWfFxsXpg7+57mtJTWJCnvr5+3a6rV9batfLU7NJSklVTezvgFDOLxaKsdWu9hZM16WnaOmnqzWzncyaGYczL6KKp0tNS3a9Zda1ullcoMjJS27Zu9o58mIvZXtP5jDUf8nKzNTQ8rJaWVskwtL6oUF3d3XO6hbvVatXeXTtVWnZTV66VKjo6Snm5ObpVUeVt41lwvryiSjdvVSo8LEyF+XkqLMib9rjzmcsepmnKNE25zPu7nft89S0+Pk4P7t+nisoq1Tc0yjSluNgYPbBpt8/d6NZmZshqtaq6plZ19Q2yWq1yOp1KSEgOuNB0e3uH2ts7fLYVFuTNW9FICu4cbN+ySSXXb+p6Wbm7wFWQr9Ibd6fv2mw2Hdi3W2XlFaq9XSdz4pzs3bWDghEAYPUwXTIe+QNZfum/hjSsUbz9kLdUdfHUv4c0OIDVJTZ2+sLI/RocHNTx48c1NDSkjIwMHTp0aMFiITitbe26fLVETzx2eGKNIrcbZeWqb7yj//DEY4vYO2B1qL1dr7LyW0pKStTeXTvmtaAOYGno7+9f7C4AWEDjf+he2sA49DVZnv7TkMfnzzMAVoTo6Gg9/PDDio6OVlFR0WJ3B5KamluUlJToUzACEFp5udnatmWTbFYro3IAAFimjP1fWZSCkcT0NAArSExMjJ566ik+GC2y7p5e1Tc0qqm5Rbt2bFvs7gCrXta6tcpat3axuwEAAO6BseeLsnz2LxYtPp+sAKwoFIwWX29vn1pa21SQl6uMNdPf/Q4AAADAzCzP/U9pAdbrDBZrGgEImYVc0wgAAGA1Yk0jAAuJP8kDAAAAAADAD0UjAAAAAAAA+KFoBAAAAAAAAD8UjQAAAAAAAOCHohGAkDFNc/ZGAAAACAq/WwFYaBar1brYfQCwSoyOjvLLDQAAwDwwTVOjo6OL3Q0AK5zNHh6uoeHhxe4HgFXA4XDI4XAsdjcAAAAAAEGwmOKv/gAAAAAAAPBlGR4eWew+AAAAAAAAYImxZWasWew+AAAAAAAAYImxrctMkcPhVH1jszo6OuRyuRa7TwAWyI9+9CN97nOfI8YSirNSYoQqzkqJEao4KyVGqOKslBihirNSYoQqzkqJEao4KyVGqOKslBihirNSYoQqzkqJEao4KyWGJFksFtkkKSzMpux1GYqMjKRoBKxgYWFhioyMJMYSirNSYoQqzkqJEao4KyVGqOKslBihirNSYoQqzkqJEao4KyVGqOKslBihirNSYoQqzkqJEao4KyWGNKlo5A5qU2xsLLfDBlawyMhIxcXFEWMJxVkpMUIVZ6XECFWclRIjVHFWSoxQxVkpMUIVZ6XECFWclRIjVHFWSoxQxVkpMUIVZ6XECFWclRJDkgzDuFs08gSmaASsXCul6s1fIpZejFDFWSkxQhVnpcQIVZyVEiNUcVZKjFDFWSkxQhVnpcQIVZyVEiNUcVZKjFDFWSkxQhVnpcSQAhSNLBbLggcFsHgsFousVisxllCclRIjVHFWSoxQxVkpMUIVZ6XECFWclRIjVHFWSoxQxVkpMUIVZ6XECFWclRIjVHFWSoxQxVkpMTyML3zpNe/Qoh9+7zshCQpgcRw9elSvvvrqYncDIcbrvnrx2q9evParE6/76sVrv3rx2q9OoXzdGVoEAAAAAAAAPxSNAAAAAAAA4IeiEQCscAxZBlYf3vfA6sJ7HlhdQvmep2gEAAAAAAAAP7bZmwBYDU6ePKnm5mbl5ORo//79027zKC8vV0lJiWJiYvTEE0/IZrMF3ObR3t6uEydOyDAMPfbYY0pISJixPYCFxXseWF14zwOrD+97zAdGGgFQR0eHRkZG9PLLL6utrU39/f0Bt3m4XC6VlpbqyJEjSk1NVU1NTcBtk12+fFmPPPKIHnjgAV29enXW9gAWDu95YHXhPQ+sPrzvMV8oGgFQV1eX0tLSJElpaWnq6uoKuO3atWu6fv26hoaGFBMTI6vVqvT0dHV1dQXc1traqg8++ECS1Nvbq+TkZK1Zs2ba9gBCg/c8sLrwngdWH973mC+MFQOgsbExhYWFSZLCwsI0OjoacNumTZskSf39/d6hpjabTSMjIxobG/PblpaWpoMHD0qSTNP07vMcf2p7AKHBex5YXXjPA6sP73vMF4pGAILm+SHj+QHhYRhGwG2GYSgyMjLgYwK1B7C08J4HVhfe88Dqw/ses2F6GrCKTHdrxvDwcDkcDkmSw+GQ3W4PuM3Dbrd79zmdTtnt9oDbJrNYLHNqD+D+8Z4HVhfe88Dqw/seC42iEQAlJyerpaVFktTW1qbk5OSA2xwOh5xOp6KjozU4OCin06nW1lYlJSUF3GaapndYakJCgjo6OtTa2qrk5OSA7QGEBu95YHXhPQ+sPrzvMV+s23bu+brnm+ef+cwidgXAYomKilJTU5POnj2rtWvXKj8/P+C269evq6urS+np6bJarTp27JicTqf27Nkjq9Xqt62jo0MXL15Ufn6+4uPjdezYMd25c0cHDhxQZGSkX3vPXysALCze88DqwnseWH1432O+GF/40mveiYc//N53FrMvAAAAAAAAWCIo+wEAAAAAAMAPd08DVpHr16+rvLNyxjaDt/uCOtbu3bvvuz+uKXdYmI6FOy8AABBQv3MgqHaxtpgF7snyNfUclp4v8Wvzrbq/m/EYnZ80zxqn9aPGafcdPXrUb9uDDz446zEBwGmOz9pmx9bt93x8RhoBAAAAAADAD0UjAAAAAAAA+KFoBAAAAAAAAD8UjQAAAAAAAOCHohEAAAAAAAD8UDQCAAAAAACAH4pGAAAAAAAA8EPRCAAAAAAAAH4oGgEAAAAAAMAPRSMAAAAAAAD4oWgEAAAAAAAAP7bF7gAAAACAexNuiVjsLix7HaNjs7a5+acXZ9x/e7Br1mPUDXUrJyox6H4BQDAMGQt6fIpGwCqzIbloxv2Xbl8KUU8ki7GwFzgAAAAAwL1jehoAAAAAAAD8UDQCAAAAAACAH4pGAAAAAAAA8EPRCAAAAAAAAH4oGgEAAAAAAMAPRSMAAAAAAAD4sS12BwAAAABgqcjYvkGS1HytXCe3R4ck5quvvipJOnr0qB588MGQxASAYDDSCAAAAAAAAH4oGgEAAAAAAMAPRSMAAAAAAAD4YU0jAAAAAJiBY9y12F0AgEVB0QiAj927dy92FwAAQJDsFn6dv1950UkBtzdL+scHPi9JcrrMEPYIAIJnNRZ2AhnT0wAAAAAAAOCHohEAAAAAAAD8UDQCAAAAAACAH4pGAAAAAAAA8EPRCAAAAAAAAH4oGgEAAAA8FtxXAAAgAElEQVQAAMAPRSMAAAAAAAD4oWgEAAAAAAAAPxSNAAAAAAAA4IeiEQAAAAAAAPzYFrsDAAAAALCUtXaMzNomPSUiBD0BgNCiaAQAAAAA98lmMRa7CwAw75ieBgAAAAAAAD8UjQAAAAAAAOCHohEAAAAAAAD8UDQCAAAAAACAH4pGAAAAAAAA8EPRCAAAAAAAAH4oGgEAAAAAAMAPRSMAAAAAAAD4oWgEAAAAAAAAPxSNAAAAAAAA4IeiEQAAAAAAAPzYJn9TWVm5WP0AEAKjo6OL3QUAAIBlYy6fjyp75ycmv68BWEp8ikZFRUWL1Q8AC+zo0aOSpFdffXWRe7K0HT16lHOEZYFcxXJBrmI5mZyvu3fvDnl8Po8hWFxbESpMTwMAAAAAAIAf2+xNJJfLpePHj6uzs1Ph4eF6/PHHFR0dLUkqKyvTtWvXtGvXLq1fv97ncZcuXVJYWJi2bdum+vp6nT17VoZh6KGHHtKaNWs0MDCgjz76SKOjo0pKStKjjz4qwzD84tfX1+vdd9/VV77yFUlSeXm5rl69Krvdrscff1yxsbE+7UtKSlReXi7DMHTw4EFlZmaqtbVVp0+fltPpVFFRkXbt2nVPJwzA6nT58mVVVVUpIiJCjz/+uKKiotTf368PPvhADodDmzZt0pYtW3weE2j/+Pi4PvroI3V3dystLU0PP/ywz3Vvuv2BrqFAIOQqlgtyFcsJ+YrlglzFfAtqpFFdXZ0sFotefPFF5efn68aNG5KklpYWlZaW6plnnvErGE31ySef6Omnn9ajjz6qs2fPSpJKS0u1fv16vfjii3I6nbpz547f40zT1NWrV2WxuLvqdDp1+fJlPf/889q5c6cuXLjg0354eFi3bt3SCy+8oEceeUTnz5+XJJ06dUqHDx/WkSNHVFZWpqGhIZ/Hffjhh3I4HMGcDgCrzMDAgKqrq/XCCy8oLy9PpaWlkqQrV65oy5Ytev7551VaWuq3BkGg/TU1NbLb7XrppZc0NjamxsZGn8dMtz/QNRSYilzFckGuYjkhX7FckKtYCEEVjfLy8nT48GFJ7qKM3W6XJFVVVWn79u2Kioryth0cHNTbb7+tN99805s4DodDpmkqJiZGycnJ6uvrkyQdOHBA69evl8vl0tjYmMLDwyVJb775pvr7+yVJt27dUlZWlreqOTAwoJiYGIWHhys7O1utra2SpOPHj6uqqkqRkZF68cUXZbFYNDIy4u3r5s2blZycLJvNpoiICDmdTp/n2N7eLtM0534GAax4nZ2dSk9Pl8ViUWZmpjo6OiRJHR0dyszMlM1mU3Jysrq7u3Xr1i2dOnVq2v2dnZ3KyMiQJGVkZKi9vV3S3eteoP3TXUOBqchVLBfkKpYT8hXLBbmKhRDU9DTJPWTtZz/7mUzT1IsvvihJ6unp0dDQkEpKSpSbm6t9+/aptLRUeXl52rlzp44dOybJfQeAsLAw77GsVqu3SFRTU6OPP/5Y6enpSktLkyR99rOfVVRUlJxOp8rKyvTLv/zLunLliiQpOjpafX19GhkZUUdHh7dKun//fp8YP/3pT9XW1qZnnnlGkrRx40Zvnw3DUFxc3D2fNACry+joqGw29+UyLCxMIyMj3u2e647NZtPIyIgKCwuVm5s77f7J28LCwjQwMCDp7nUv0P6ZrqHAZOQqlgtyFcsJ+YrlglzFQgh6IezY2Fi98sorKiws1NWrVyW5RxBlZmbqyJEjamhoUHt7u3p6erzzFmcqzHhGDuXn5+vzn/+8RkdHvSOTPCOXSktLVVxc7E18yZ2Qe/fu1c9+9jNVV1fLarVKkiIiIrz/ltzJ/OSTT+rjjz/2bvOszbR//37vtvPnz+sHP/iB+vv79c///M965513gj0lAFapQGuvebZbrVbvCMdA+6eOaPQcy3Pdm25/sH0AJiNXsVyQq1hOyFcsF+Qq5kNQRSPP8DRJWrt2rXp7eyVJdrtdGRkZslqtWrNmjXf71MSw2+0aGxvzfj8+Pq6wsDA1NTVpaGhIFotFGRkZ3sd71NTUqLy8XG+99ZbGx8f13nvvSZLWr1+vF154QZs3b/YrTI2OjqqhoUGSlJmZ6XPMc+fOKSMjQ2vXrvVu27dvn379139dsbGx+pVf+RU99dRTwZwSAKtIRESEd82zsbEx7w/Yydc2h8Ph94M30P7pjjVTrOmuocBU5CqWC3IVywn5iuWCXMVCCKpo1Nvbq4sXL0pyr/2TkJAgSUpPT1dDQ4NM01RnZ6fi4uKUkJCgrq4uSe71jyT36CCLxaL+/n51dHR4Cz11dXWqrq72O65nkeojR47ohRde0JEjR2S1WvXEE094++RyuXT58mXl5+dLkkZGRjQ+Pi7TNHXq1Ck5nU51dHR4j1lXV6eOjg7t3bv3Pk4XgNUoOTlZra2tcrlcampqUmpqqiQpJSVFTU1Ncjqd6uzsVFJSkpxOp3fabKD9KSkp3kX/m5qalJKSIunudS/Q/umuocBU5CqWC3IVywn5iuWCXMVCsG7buefrnm+ef+YzARvFx8eroaFBFy5c0MjIiPbv3y+bzaaUlBSVlJTo8uXLWrt2rdavX6/ExERdvHhRNTU1GhwcVEJCgtLT0xUfH69jx47p9u3bOnjwoHdxrMuXL+vatWtKSUnx3vrvrbfeUk5Ojk8188qVK9q5c6ckqbW1VT/96U+1du1a7dixQ4Zh6NSpU3K5XEpLS5NhGDpx4oQaGxt16NAhRUdH691339XIyIhu3bqlsrIyGYbhfRNJ0pYtW3ymtwErzaVLlyRJu3fvXuSeLG2XLl3yO0fh4eEaHR3VqVOnNDg46F1DLSkpSefPn1dpaam2bt2qjIwMVVRUqLKyUjk5OQH3x8fHq7q6WhcvXlR8fLy2bdsmwzC81720tLSA+wNdQ7G6katYLshVLCfkK5YLchWhYnzhS695JyP+8HvfWcy+AFhAR48elSS9+uqri9yTpe3o0aOcIywL5CqWC3IVywn5iuWCXEWoBL0QNgAAAAAAAFYP2+xN3I4fP67W1lbFxMToySeflM1m08DAgEpKShQeHq49e/Z42zqdTv3oRz/Sww8/rKysLO/2pqYmnTlzRuPj49q7d6/y8/M1MjKi9957T8PDw8rJyfG5s1lnZ6feeustffnLX/aZOnb27FnV1dUpMTFRjz/+uCwWi2pqanTx4kWFhYXp8ccfV2xsrHp6evThhx9qfHxcBw4c8OkLAATLc+fFjo4OxcTE6IknnpDNZtOlS5dUXV2tsLAwPfroo4qPj5c0/TUw0DXJ6XTq/fffV19fn4qKirRr1y5Jga9zHlwDMZ255KrT6dTJkyfV2tqqz33ucz43sSBXsdDmkqtlZWUqLS2VzWbTo48+qsTERO9xyFWEwnT5Kvn/zA+UNx7kKxbaXHK1pKRE5eXlslqtXFsxo6BGGnV0dKi7u1svv/yy4uLiVFtbK0k6ffq0HA6HnE6nT/uysjK5XC6/43z88cd68skn9elPf1pnz56VJFVWVio9PV0vvfSS6uvrNTAw4G1/6dIlv9XWe3t71draqpdfflmRkZG6ffu2JOnChQt65plntG3bNl27dk2SdPnyZT3wwAP69Kc/rXPnzgV5SgDAV21trWw2m1566SXFxMSoqqpKg4ODamho0IsvvqgtW7bo+vXr3vbTXQMDXZOqqqqUnJysl156STU1NRoaGpr2OidxDcTM5pKrFy9eVEREhF555RW/u56Sq1hoc83V5557Ttu3b1dJSYnPcchVhEKgfPWY+jM/UN54kK9YaMHm6uDgoCoqKvTCCy9o+/btunLlis9xyFVMFlTRKCIiQqZpyjRNORwORUZGSpKeeuopZWZm+rR1OBy6fft2wOrg1q1bFRsbq+joaI2Pj3uP7bnrmcvl8i5+3draqsjISL9b+3V2diojI0OStGbNGnV2dmp4eNh7iz/Ptslto6Oj5XQ6A36IA4DZxMbGehfqj4mJkcPhUHR0tJ599lkZhqHR0VHvtWqma2Cga1JHR4cyMjJkGIbS0tLU1dUV8Do39RiT93ENhMdccrW2ttZnlPBk5CoW2lxy1W63a3x83Od3UA9yFaEQKF8l/5/50+WNB/mKhRZsrhqGoX379slisfi08yBXMVlQRaOYmBglJCTohz/8oQYGBrRu3bpp25aUlGjTpk1+f7WUpA0bNkiSGhoatHbtWklSQUGB6urq9I//+I8qLCz0jiy6dOmSduzY4XeM0dFR7xC7sLAwjY6OamxszPs4zzbJ/ebwTGubvB0A5iItLU1JSUmSpPr6emVnZ3v3/cu//IsuX77s/QE90zUw0DVp8vXLZrNpdHQ04HXOg2sgZhJsrrpcLo2Ojur48eN6++231dHR4XMcchULbS7X1e3bt+vNN9/U+fPntX37dp/jkKsIhenyderP/OnyxoN8xUILNlejoqK8++rq6pSTk+NzHHIVkwVVNOrq6tLg4KC++MUvKiEhwWfY2WSjo6NqaGhQQUHBtMcaGxvTuXPnvH/dvHnzpgoKCvT5z39ejY2NGhwc1J07dxQTE+MzB3gmpmnOaTsA3IsbN24oOTnZu3aRJL344ovatWuXrly5Mus1MNA1aeq2QMWm2XANxFSz5arD4ZDL5dL+/ft14MAB75RxD3IVoTJbrrpcLpWUlOhzn/ucDh48qEuXLvk8nlxFKE3O10A/82fLD/IVoTJbrnp0dHTozp07Ki4u9tlOrmKyoNc0Sk9Pl2EYyszMVEtLS8B2dXV1Gh4e1ttvv626ujqdPn1aw8PDPm1Onz6tLVu2KC4uTpLU3t6uzMxMWa1WJSUlqbOzUzU1NWpubtZbb72loaEhvf/++97H2+12n2F2nuFtnm1jY2OKiIiQ5K5SetZb8rQFgHvR1dWlmzdvehfrHxkZUVNTkyQpIyNDvb29s14DA12TZrumTb12cQ3EbILJ1bCwMEVHRysuLk4ZGRnq6+vzOQa5ilAIJlcHBwdlt9sVERGhjIwMv99ByVWEytR8DfQz37OUh+SbNx7kK0IhmFwdHh6W0+nUiRMndPjwYZ/FqyVyFb6CKhrFxsaqq6tLkjsJPQWfqYqLi/XKK6/oyJEjysnJ0aFDh3zmnldVVWl8fFwbN270bouLi/Meu7u7W7GxsXrooYf08ssv68iRI4qKitIv/dIvedsnJyd7f2Fobm5WcnKyIiMjvcPjWlpalJycLElKSUlRc3OzBgYGZLPZ/N4MABCM8fFxHT9+XIcPH/YOqR0fH9eZM2fkcrnU2dmphISEWa+Bga5JycnJam5ulmmaam9vV1JSUsDrnAfXQMwk2Fy1WCyy2+3q6+tTR0eH3891chULLdhcjYqK0tDQkJxOp7q7u8lVLIpA+RroZ35iYmLAvPEgX7HQgs3VyMhInTlzRhs2bPBOZ5uMXMVk1m0793zd883zz3wmYKPY2Fg1Nzfr3Llzcrlc2rt3r/eF7Orq0vDwsN86R7dv31ZSUpLPcON33nlHw8PDKi8vV1lZmVJTU5WVlaUrV67o6tWrysrKUmFhoc9xSktLtWXLFm+8iIgI9fT06OOPP1ZYWJh27dolwzAUFRWljz76SJ2dnTpw4IDsdrsSExN1+vRpVVRUaP/+/T59AVYbz5D+3bt3L3JPlrZLly75naPKykpVVlaqqalJZWVlamtrU3FxscbGxnTy5En19vbqwIEDPnd7DHQNDHRNSkhI0I0bN3T58mUVFhYqOzt72uucxDUQd91vriYmJurYsWO6ffu2Dh48qOjoaO9xyFXMp/vJVbvdrvDwcB0/flwtLS06ePCgz+gNchXzLdh8zcvL8+6f/DM/UN54kK+YT/eTqxaLRcePH9fAwIDKyspUVlbms+YRuYrJjC986TXvBMIffu87i9kXAAvo6NGjkqRXX311kXuytB09epRzhGWBXMVyQa5iOSFfsVyQqwgVxn0BAAAAAADAD0UjAAAAAAAA+KFoBAAAAAAAAD8UjQAAAAAAAOCHohEAAAAAAAD8UDQCAAAAAACAH4pGAAAAAAAA8EPRCAAAAAAAAH4oGgEAAAAAAMAPRSMAAAAAAAD4oWgEAAAAAAAAPxSNAAAAAAAA4IeiEQAAAAAAAPxQNAIAAAAAAICfORWN3n//fd26dctve3l5uT744IN56xQAAAAAAAAWV9BFo4sXL+pXf/VX9eyzz6qmpsa7vbq6Ws8995y++MUv6uLFiwvSSQAAAAAAAIRW0EWjzZs3a+/evWpra9Mzzzyjuro61dXV6dlnn1VbW5v27t2rLVu2LGRfAQAAAAAAECK2YBtGRkbqjTfe0JEjR3ThwgU999xzMk1TTU1N2rt3r9544w1FRETcd4eSk5Pv6XGdnZ33HRsAAAAAAABuc1rTKDo6Wj/+8Y+1fft21dXVqb6+Xtu3b9ePf/xjRUdHL1QfAQAAAAAAEGJBjzTyiIuL01tvvaVnnnlGkvTWW28pLi5u3jo0eb0kAAAAAAAALI45F40kKTExUW+//bb33/MpPj5+Xo8HAAAAAACAubunopEkpaSkzGc/WMsIAAAAAABgCZnTmkYAAAAAAABYHe55pNF8Yy0jAAAAAACApeOei0ZjY2OSpPDw8HnpCGsZAQAAAAAALB33VDRyOp360pe+JEn6wQ9+IJvt3gcssZYRAAAAAADA0jPnNY3Gx8f11a9+Vb/4xS/0i1/8Ql/96lc1Pj6+EH0DAAAAAADAIpnTECGXy6Wvfe1r+slPfqLY2FhJ0k9+8hPZ7XZ9+9vflsUy93W1Kyoq5vwYAAAAAAAALKygi0amaer3fu/39OMf/1hRUVF68803JUkvvPCC3nzzTdntdn3zm9+UYRhz6sC9Tk8DAAAAAADAwgl6aNCZM2f0+uuvKyIiQm+88YYeeOABPfDAA3rjjTcUERGh119/XWfOnFnIvgIAAAAAACBEgh5pdPDgQX3jG99QcXGxDh065N1+6NAhvf7666qqqtLBgwcXpJMAAAAAAAAIrTmtafTaa68F3P7YY4/psccem5cOAQAAAAAAYPHNfeVqAAAAAAAArHgUjQAAAAAAAOCHohEAAAAAAAD8UDQCAAAAAACAH+MLX3rN9Hxz7mKJTNOUYRgyzYnNhtzbZEimJJkyjYkdmmhjCgAAAAAAAEvMP/3Dt2UYhiR5/+/+t2QxLDIMQxaLRYbF/X+LYZHFYshqtQa4e5qnSGQYkmnKNOUuGEkyDXfxyJDuFoqMiS8Fqh0ZflsAAAAAAACwkO5WaKxWi2+xSIYM4+6XDPkUiywWiywW98Q0v6KRIUOmYXoLR4ZpTqoPGd4BRqZh3t3m3R9UfwEAAAAAADCfjMDf2Kzu0o+3cGTIp2jkKSJZLIZ31JHkLiT5jzTS3eKQZ4qa+8DuUUcyJ7WZ2peZCkMMOgIAAAAAAAgpq816t2Bk3i0YSe4pat7paZOmsHlGG00pGk1ap0gTaxvJnLS+kXeimu9yRowiAgAAAAAAWHJsVuuUtYzuFofcdZ+JlYcMY1LByD0CybdoZJhyr3I98RDDvUmGp1Q0MdrI5zETwRbkqQEAAAAAAOBe2Wzu0o+3nONZjmiinmOZPFVtYn0jQ4aMgNPTDHPyYCNNnnvmXdNoEs+KRwEHGzECCQAAAAAAILQm1W48axR5d00aafTee+/pySefdE9T0+TFsd1rHPkUjQzTPR3Nd42iSSOPpnbANAOMMAqw1hEAAAAAAABCburd0yR3weidX7wjQ9J7776rp59+2r0k0cRoI+9UNd9HuUcTGaZxt05kTB4uNCmIt6A09QsAAAAAAABLgdVi9ft69513ZVgs3q933n1HFosx8WWRxZj48jua4b5Fmk/xSLpbQKI2BAAAAAAAsCxYrBafr3fefUeGt0Dk/vKMPPIUi9wjk8xAd0+Tt3Dk/aeMSXdLMwM+BAAAAAAAAEuL1Wr1+f6zn/msz/e+U9dMz/3OZBhTFsK+O6ho0qJGxuQ9k4pIUx8EAAAAAACAJcVi+E8yu+tukUhyF4rc/3dvtE1pO3lQkSaXj7wNphSRAAAAAAAAsDT5FoWmThcz/LdP+rfv3dNkSqahyYOJfMtDRoB/AQAAAAAAYCmyWKYZaeRXQJpSPDKnjjQyDMk0JwYTGZPbTeyX/7YQKSrI0x/+wW/LYhhqbm7VH/+Pb2p4ZGRO7fbu3qE/+J3/KEl6/8MTOvr9f/Q+7gufO6JnP/uUJOmv/+bvderjc5LcJ+z/+M0va9eOrbLZbPru91737vPYs2u7nM5xXS25viDPHQAAAAAA4J5MKQ75jzaSt8jjM9/M8FsI2/9g3iKS5FNImub4fgryciVJ1bW3p31sMP7kv/6Bfuc//19qaW3Ts595Sr/2Ky/pu997Peh2VqtVv/u1r+o3fuv31Nvbp2/+2de1fctGXSu9qcL8XB3Yt0cvfv5VRUVF6h++801duHBVI6Oj+vSTj8lqsejXvvLbiomO1j9895u6fKVUg4ND2rNzm37r1V9XRESE/vXn7+rqNYpGAAAAAABg6fAUgkpKSmZo5VvV2bFjhyQjQNHI7+jTFIrM6Sau3ZWdtU7/8N2/lCR98Tf+dzU03Jk1XCDr1mWqsalJra2tMiT9/J339Tff+jMZU57UTO22bl6vS1evqa+3V4akH/2/P9Hjj3xKJaVleuThB/Xjt/5VMl0aGhzUqY/Pau+e7Tr98Tk98fjD+pP/8U0ZMjU4OKALl66qqCBX10puyGK16Pf/8I916MF9ioqM9OsPAAAAAADAYrpb1pl7zWL2otHsUQPKWJOu7x/9ltLTUiVJPzj61/rCl76m5pbWOYdqvNOs//JH3/DGtNmsMiyGXx9mapebk6W6+kbvvrq6Bn3xlSOSYSgvN1vvfXDi7r76RuVmZ+n0mfP6+x/8kzq7ur37LBaLnM5xyTB04dJVz8lw75/lnAAAAAAAAIRSwOlos7T3PGam+67ds7TUFP2vo3+tzDXpulZapmulZcpck64f/O23lJaSfE/HdLlc3n+/9hu/pn/7+XtzahcVGam+/gHvvv6BAUVFRUmSoqOi1D/Q793X1z+g6Il9pTfKvdsNw9DmTetVXlF1T88BAAAAAAAglDxFoGC/Jpv3olFyUqL+19G/VnbWWpWVV+rVr/2+Xv3a7+vmrUrlZK/TD47+tZKTEu/p2J9/+Xl98LMfa8+u7frFex/NqZ3FYvF58i7TlHViBXH39skLf5vuEUpTPPuZJ3Xy9FmNj4/7bDcM7iYHAAAAAABWlnktGiXEx+v73/0r5eVmq6KyWl/+zd9VX/+A+voH9KXXflcVVTXKz8vR97/7V0qIj5/z8f/pzbf1+Gde0tv/+nP9/m+/Nqd2LpdLlklFI0OGxidGJZmm6XMLOsMwfEYsSVJKcpJeeO6zev2f/2XO/QYAAAAAAFhODMOY36LRt/7vP1ZxUYFqauv0v732O+rp7fXu6+nt1Zde+x3V3q5XcVGB/urPv37Pcd7+t19o+9ZNc2o3MjKiuJho7774+DgNDg5JkoaGhxUbG3N3X1ysd5/HH/2X39Gff/Pbcjgc99xvAAAAAACApWa6aWrzWjT6q28f1c1blfr1r/4n9+LRU3R0dunXXv1t3bxVqb/69tGgj7t39w79p699xWfbyMjYnNrdrmtUYWG+d3t+XrbqJ+7mVlffqKKCvEn7clU36U5vz372KdXW1avk+s1pesgi2AAAAAAAYOmZ6zpGk81r0ehaaZmef+XLamvvmLZNW3uHnn/lyzMUYPxdLyvXw4cOKCkxQZK0a8dW3WlqnlO7khs3tXvndu96Sr/y0vP68PgpSdJHx0/rlZeek8ViUUx0tB4+dECXLl+TJKWnperIs5/Rt7/7/aD7CwAAAAAAsNzZ5vuApmnOS5vJhodH9N///Fv6n3/5DblMU52dXfr6N/5yTu3Gx8f1Z3/x/+jv/+YvZRiG3vvwhK6W3JAkVVbX6vjJM/r/fvQPMk1T3/r232l4ZESS9OVfe0Vpqcn6/t9+yxvn0pVr+ta3/25OzwEAAAAAAGA5Mb7wpde8FZzzl0oXsy8AAAAAAACYRxdO/rsk6erVq0E/ZseOHZLmeXoaAAAAAAAAVgaKRgAAAAAAAPBD0QgAAAAAAAB+KBoBAAAAAADAD0UjAAAAAAAA+KFoBAAAAAAAAD8UjQAAAAAAAOCHohEAAAAAAAD8UDQCAAAAAACAH4pGAAAAAAAA8EPRCAAAAAAAAH4oGgEAAAAAAMAPRSMAAAAAAAD4sU3+Zmx0eLH6AQAAAAAAgCXEp2hUe/PSYvUDQAicvVal/dsLF7sbS1plZaWKiooWuxvArMhVLBfkKpYT8hXLBbmKuejr67vnxzI9DQAAAAAAAH4oGgEAAAAAAMCPbfYmAFaS0vO/L5kuGZJkWORyjUuG3N/LlGFYZcqUe4s58Z9LhmHImGjlZshlumRxP8q9ZQ7HsxiG5HM8uVuZ5hyPZ8qUKYsMybBMHMX/eBFRGXKMtGncNa67EfyPNzYyqpKuMBkyZBgWGYZkmuY0/TNkTsSftn+uif2GRYZhTNs/maYMi8V7PIthyDRdPsczDMkcd909ngzJuBtNhiSX+zvTNKWJc+w536bpkgyrDEOyNebIUvqixuz24JNnGlHZNlW0dan0hzf99kU+Y1fWk9Wqrtmu8b/o9G7PeDRJnc9FaFtss/ZmF+n2rb/VhcG1GlWMDkXfUlb+K4pP3nlP/fk//+gzGn/ky6qPzwy4f9Otf1NLyc8lSd/8k0/0b8dvqriiWwUZlv+fvfuOj6LO/zj+ntmesikkJIQiLSC9CyKIIIdir9jb2b3zZz3P3ntFPRU76t3p2dvZzoYKSpHeQ68JNT2bsju/PzYsWTeQ3sjr+Xj4MDvz3e98dmbY7L7zne/IfszB2vLZZ8raFa2fX0ms1fbrwpvq0pEPz1f7LqfLE92x0bcPAGhY/rIC7cicpnw2qyEAACAASURBVGhvT61b+LU0/cx634a3p1PvPzpd/pLAPtsMPaez5vxrXehxcYI08s3+Gteufb3XA6BlY6QRAAAAAAAAIhAaAUAj2TNiCQAAAABaAkIjAICi0uzqflFcU5fRbJ327DClH5HS1GUAAFqBPjcmyOYyqm4IAI2A0AgAGklwTiMAAAAAaBlqNRH2tBlz9J+Pvwxbtnb9Zv3nlSfkjY3Wj9Nn671PvlbAsjRy2ACdN+mEsLabt27TytXrNHbUIZX2//GX32vO/CW6/5arK13/0pvvad7CZTJMQ+dPOlEjhvaXJPn9fj3yzKtau2GzXE6nbrv+MrVLSZYkbd+5W/c9PkVFPp/ap7bVbddfLocj+PKrqrc6NQFAVSzLErkRAAAAgJaiVqHRmJFDNWbk0NDj0rIy3fbAM/LGRisza4c+/eoHTX7wZtltNt3z6PNauHSl+vfuoaztOzVl6rvKzslVXGxMpaFRSUmpvv9pprzemEq3/d1Pv6m0tEwvPH6nfMUluuGOR9W/Tw9Fedz67Jtp6tKpg2697jKtXrdRT7/4Tz1853WSpOdefVtXXnSGevXoqo+/+E7vfvKVzjntuP3WW92aAKA6/nj3tObGdBrqfHqsPO3typpWqF3zipu6pGal5/hUTbi1r3Izi/TeX2fLl1uq9LEpGn9THxk26cfJy7X0iy2SIY27vpf6n9RR2ZsK9cnf52n3hoKmLh8A0IKkjo2S92Cn8jJKtOm//A4B0HTq5fK0mb8v1CGD+kqSps+ap2MnjJHDbpdhGDpq3GFauGSlJKmoyKfzzzhBt1576T77+uDz/+nYPx2+z/W/zlmgEyeOlSS5XU4N6t9La9ZvkiTNmDVfJ5Sv69a5o3zFJSry+RQIBLRrd4569egqSZo4frRm/r6oynqrWxMAVEdznwjbEWtq2/QibfgwX20P8zR1Oc2O6TD18knT5MsrVc/xqZKkP/29jz67ZZ7eu2q2/nRzXxmmoZ7jUpXaJ07/OPJbbZizU0PO6ty0hQMAWhzfDr8yXs5RTFenXIm2pi4HQCtWL6HRDz/P0hGjhkmShg/tr2ED+4bWWZZkswU307lTe3Xp1H6f/RQUFmnB4hWhy80qc+t1l6lDWmrocVmZX1Yg+EWssLBI0VF7v+ikpSZra+Z2bd+5W8ltEkLLXU6nSkpLq6y3ujUBQHU09zmNinf6VbilTAUbS2WPNmUw612YZV9uUUlhmbYuypY3Nfi7pii3VKm947RjTb6eP+o7WQFLG37fpU9umqeykoCyluUqKtHZxJUDAFqa7EXFKisIqHiXXw4vv5ABNJ06vwP5ikuUl1+gpMRgKNOhXYq8sdGh9TNmz9Mhg/tVq693PvpSp584Yb9tzApfujKzdmjZytXq3TM4gsg0w19OTEyUCot8KiryKSYmKrwf06hWvdWpCQCqo7FGGtV5K3s6MJt3yNVUrIBk2IL75pO/zVXXUW118fujldYvXpJUnF+q4Rd01YXvjNKoq9KZxwoAUHuWuHURgCZV57eg6TPnauQhAytdt3FzpnbtzlW3zh2r7CcnN08rV6/TkAF9qmxb5PPpqpvu07lX3qwzTzlGNltwyOYfv5CZhqmAZSlQzS9qf6y3JjUBQFUaa6TRnq0095FNLZ1pN1RWEtC7V83SD08t18lPDJEzyqaBp3RSbIpHb503Qz8/v7LqjgAAAIBmqs6h0fc/z9SYkcMilluWpckvvqUrLzqjWv38873Pdfapx1arrcft1vOP3qEPpj6ltz/4Qtt37q60nWVZMk1TpmEoEAgPjgwZEW3/WG9NagJalPoe8NK8p+ppNlrMSKMKbC5D0R3sMkwptqtDUvD/B3IeVd3j5HDbdNF/Riu+Q5S2rciVZUmGzVR0kku+nBI5PDZ1GtpGpj34qzahU7QSD4pWVIJTaf3i5Yy2q+PgxIZ8KQCAA0hUB7tsbkPuZJuccaac8aZcScx3BKBh1eruaXvkFxSqtMyvhHhvxLr3Pv1Gwwb1Vcf2qZU8M9Jvvy/U8oy1kqQyv18bN2fqxrse1+P33LjP58R5YzXxyFGaOWeBjjvqCJX5/WHrc/MLFOVxy+12Kb+gMGzdH9tWVm9tagJahPr+wn8ABwjNSVPcey2qvV1tR3m04eN8tT8mWqum5qr9MdFa/WauSnMDjVxN46juCK3i/DJ99+gSnfXyCNkchn55YaWK80q1+LNNOvmJIbrkw8O17Outim4T7K/v8e1ls5vKXJajfid20Kw31uiIa3vpjbN/aciXAwA4QKSOidL2mT7FdnWoND8gw5RsHkNb/1dY9ZMBoJbqFBpNmzFHh48YHLF8w6atmjlngR6792/V7uut5x8K/ZyTm6fHnpuq+2+5OqLd9Xc8qofvuE5OZ/Av3jb73nQ9OsqjnNw8xXljJUmbNmcqLSVZTqdDW7O2h9r5fMVyOhxV1lvdmoAWx1L9Bj313R8q1ZCBUeGWMq16PSf0ePEjuyRJeWtKlbcmeOOA5f/IDvv/gaqykUbvXz079PP0lzJCPy/+fLMWf745rO3ujYV6bdLPEX38/NzeS9WWf7NVkgiMAAARljy+9yqKtf/ODf285l/Bn/NWlTR6TQBarzpdnvbj9FkaPXJo2LJAIKCnprypG/5yYdik1fVlcP/eeu/TryVJfr9fP/wySwP69pQkjRo+SB/99ztJUsbq9fK4XXK7XTJNUynJbTR/8XJJ0uffTNPwIf0bpV6gWWKkUYvEbm4czAUFAAAABNV6pNGu7ByZpqm42Jiw5TNmzdeqtRv00ORXQss8Hrcevev62ldZwZknT9Szr/xLV954r2w2m046ZpzSUttKko4/6gg98syruviaO+V0OnT79ZeHnnf1pWfr3semqLCoSO1SknXHDVc0Sr1As8RIoxaJqaMaR2PNPQUAAAA0d7UOjRLj4/TInZHByqgRgzWqkkvWKkpOStTdf//LPtfHeWP3eRmY3W7TdVecX+k6m82mW6+7rNJ1SYkJeuahW2pVb1U1AS0OI41apKaY06g1YqQRAAAAEFTnu6cBaIG4e1rjqqcMgt3cOBhpBAAAAAQZ5/75itCn47defaEpawHQwH5bsErRxVPksEfLtHtUVpanspJC2WwueWI6qKhgk2QF5HQnyQoEVFqaK9O0y+/3yW6PlmWVyR3VQb7CzTIMQ2VlPpk2l/yl+ZIkuyNa7qg05eeskVQmd3R7+Qq3ym6PkmUFZFmWTNMuwzAV8PvkdLdRwJJKfdtkWQG5o9LkK9gkmQ45nHEK+H1yR6WpqHCLzPLkxR3dXkUFm2VZfrncbVVWmifLKpPN5g7e8tw0FBXbVfnZy2Xa3LICpQr4i+WOTpO/LHh3kcKCjXJHpck0DPmKtsnu9Kq0OFsuV7Jys9crOjZZAb9PlhWQ05UoGYZsNreKCrfK7vBKll8lxbvlcMbKE91J+bkZspkumTanTJtHxcW7ZMiSy91WpWV5svylsgLFCgRK5Y5KUWlJviRLhmGXv6xANrtHAX+pomMPUlHhVhmGqbLSYBu73SvT7pKvaJsMQ3J72qkwf6MMw5Rp2OX0JAbXSTJtThmGUw5nnIqLsuR0Jaq0LF+eqPYqyFsrK1AiGTa5PSnylxWpW59r5XDGNcm5KEmb3vlBKUcNlSMhVltWlyg20abYhKa5dfDyzG3akZevUeld9eHif+n43pPkMB1VP7EJZWRkKD09vanLAKrEuYqWhPMVLQXnKmoiNzc4kf78+fOr/ZyBAwdKYqQRgAoYYQEAAAAA2IPQCAAayT5DObI6AAAAAM0QoREANDXmXQYAAADQDBEaAQjhrlENi/0LAAAAoCUhNAIQ0mznNGqmZdVUs92/AAAAAFAJQiMAIc12JEwzLaummu3+BQAAAIBKEBoBCGm2I2GaaVk11Wz3LwAAAABUgtAIQEizHQnTTMuqqWa7fwEAAACgEoRGAEKa7UiYZlpWTTXb/QsAAAAAlSA0AhDSbEfCNNOyaqrZ7l8AAAAAqAShEYCQWo+EaegBNAfIAB1GGgEAAABoSQiNANRdQw+gYYCOJHYDAAAAgMZFaASg7hhp1CjYDQAAAAAaE6ERgLpjpFGjYDcAAAAAaEyERgDqjpFGjYLdAAAAAKAxERoBqDtGGjUKdgMAAACAxkRoBKDuGGnUKNgNAAAAABqTvakLANC4+h3yeFOX0KxlZGQoPT29qctoFTqcOTb0c1o3ZxNWIh2c2lZKbStJOqXvOU1aCwAAANBcMNIIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEewVH2RkZDRVHQAawcYN69UmymrqMpq1devWNXUJQLVwrqKl4FxFS8L5ipaCcxU1kZKSUuvnhoVG6enpdS4GQPO1s9BQenr3pi6j2eO9EC0F5ypaCs5VtCScr2gpOFdRXbm5ubV+LpenAQAAAAAAIAKhEQAAAAAAACLYq24CAEDN7Sop1k9rsjQ6Lk1t2oX/uvl1Y4bWrpiuPonj5EzaqV6dBkmS1q3eqczC5RrR77CmKLnZ2fL7Bj2y/UkluRKV48tVj+WdtdjXQXEHuTUx7QeVZPsVCPglSZZlyTRtsmTJkGRZhgzDkiVLliWZhinLsmQYpiwFJMuSZMkwbZIlWbJkGmawP0uSofK25fOgVehPlmQYhryJA9Wp+/nVei2+wkytWfq0/IHiffZnlS+Xsec1BMrrsyTDkCEpEAjIkFFelyEZCvUnw5IsS4YRXGhFLJdkmLICAZlm8O9mEf2p/H8VnhdcZlSyHQX3tmXJNIP71yrfvmVZ5W337gPDkAJW8LWFXm9wY+XFBlTeaXh9RnAb1n77Myu8hgr9lT/BMIy9dZWfL3vrM2RZAZnmnvWWDMNWZX+SIZs9SmWl+XuPqRlcHgj4gz9blkpKirV4t6fy/spf755jtqeWPT8HyzPD+ttXfZaC+8qouJNkKGAFZKr8WJXvq0DAX+H02Xd/ZvnrrMiSZFhW7fqTIRlmeS/77s+yAtq7pJL+ApYsw5IhQ4ZhBnfjnmNboT+r4rlZVX+yyvsy9l2fZcmo0J9p7DleZuhcMg0p4A/s7U/BfzPBfoJNFbDKj/We/vbub8sKSIZtz5ZlGpIVsBSwAmH1/bG/4HEIhPUXOqvK91HAKq/5D/0F34eC70nFJcVavMupvUdT5edpILRPQv0Fyt9XyrcnRfZnyQq+ZchQQtJQZWeepDZpdrXr4lRz8vrvnyktd4uOGnt5U5cCoJlhpBEAAAAAVQyLAACQCI0AAGgV+CoIoLXaMwqrufYHAM0ZoREAAAAA/fFSvAPF3ssfm2d/ANCcERoBANAK8BUHAAAANVWribCnzZij/3z8Zdiytes36z+vPCFvbLR+nD5b733ytQKWpZHDBui8SSeEtd28dZtWrl6nsaMOCS276Z4nlV9QEHpcUOjT4P69dM1l51ZaQ2V9VHT3I8+pX58eOvW4P0mS5i5YqnufmCJvTLQkyWaz6fVn75ck/fDLLP3n469kM00NH9Jf55+xt97/u+UhZefkhh6fdsIEnXD02GrXAQBAc8DFFAAAAKipWoVGY0YO1ZiRQ0OPS8vKdNsDz8gbG63MrB369KsfNPnBm2W32XTPo89r4dKV6t+7h7K279SUqe8qOydXcbExYUHLo3ddH7aNtz/4Qt27dorY9v762GPV2g1auWa9+vXpEVqWk5evS849VcdNGBPR38dffKdnH7pVDoddD05+WYuWZqhf73RJksNh15vPP1SrOgAAaC7C74cEAAAAVK1eLk+b+ftCHTKoryRp+qx5OnbCGDnsdhmGoaPGHaaFS1ZKkoqKfDr/jBN067WXVtnnnPmLNbh/r4jl1enjn+9+pkknHhW2LCcvX3HemEq2s0TjxxwqhyOYnx01dqTmL1m+t8E+JrqryWsBAKC+BGo5ASuBUXPHEWpI7F0AAGqnViON/uiHn2fpyj+fIUkaPrS/vDF7wxnLkmy2YDbVuVN7SdL2Hbv229/GzZlKS20rm80Wsa6qPhYvy1BaalvFx3m1c3d2aHlubr66lD+3omPGjw57XFbmlxWo8NFiHxPdVfe1AABQn8xaTsDKSKPmrq5HqL6P7oF1tnD+AwBQO3UeaeQrLlFefoGSEhMkSR3apcgbGx1aP2P2PB0yuF+N+vx22q8ad/jwWtXzr/c/15mnHBOxPCcvXx99/q3+/H+365b7ntKu3TmSgnc/2HMHBJ+vWB/99zuNGx281KygsEg7dmXr2tse0cXX3KlPv/qhVjUBAFBfGGl0YIg8HhyhhsTeBQCgduo80mj6zLkaecjAStdt3JypXbtz1a1zxxr1OW/Rcl1w1kk1rmXW3EVK79Y5LLTao0/PbmqTGK8BfXrq19nz9dDTL+uxu28MrX/kmVf1069zdPxRY9UhLVVSMFAaN+oQnXHS0bJk6eb7Jqt7l07q3bNbjWsDAKA+MNLowBB5PDhCDYm9CwBA7dR5pNH3P8/UmJHDIpZblqXJL76lKy86o0b9Zaxer66dO9TqQ/E7H32pM/4wl9Ee40YP14A+PSVJhw4bqOLiUhX5fKH1f/+/i/XpP/+hnLx8/TJzriQpyuPWBWeeKLfbJY/brYvOOkk//DKrxnUBAFBfqhxptI/VfGFuXhhp1LjYu81dwx4hq5YjNBurPwBozuo00ii/oFClZX4lxHsj1r336TcaNqivOrZPrVGf//vpVx05ekSNa1m1doO27dilm++bLEnKzs1TWWmZduzcrcsvmBTRPjUlSTt356hDO3domc1m0wWTTtDLb72vUcMHRz6nbVLosjYAAJqlffzN5UAZaVG7cVYAmrdavkNV8w3BqOUIzcbqDwCaszqFRtNmzNHhIyLDlQ2btmrmnAV67N6/1ag/y7K0eFmGrrywZqOTJKl7l0765wsPhx7/OH22du7O1qnH/UmSdMdDz+q+W64Orc/OzlVCnFdT3/lEfXp207Dyu7/Z7LbQxN2/zp6v7Nx8TTxylCRpd06u4isJyAAAaDYsVfpF6kAIjA4E9f1Vk6+uODDU8h1qH+93Ec0sq16DnvruDwCaszpdnvbj9FkaPXJo2LJAIKCnprypG/5yYY0vMVu8bJV69+jWIG/C7VKTNWPWfEnSlsxtKiktU3SUR0MH9tGHn/9Pfr9fkvTVdz9r6MBggHRweld9++MMlZaWSZI+++pHjRjSv95rAwCg3uxnpBEANE+1fIdipBEANLhajzTalZ0j0zQVFxsTtnzGrPlatXaDHpr8SmiZx+PWo3ddX2Wf3/70q44ae1htS9qvC888SU88N1Vvf/iFTJup66+8QJLU9+DuGjF0oK666X45HQ716tlV555+qCQpId6rk48br2tve1iGYWhQv4NDI5IAAGiWDvCRRtUcWACgERmGIatO7zKMNAKA5qrWoVFifJweuTMyCBo1YrBGVXLJWkXJSYm6++9/iVh+3RXnV3v7++pjjyMOC5+cO8rj1h03XlFp2xMnjtWJE8dWum7U8MGVzm9U3ToAAGhUzGmEJnSgnGdobMxpBADNVZ3vngYAAJqRA/zuaQfK6zhQcXyat4YKO+p+N7E6jDSqTjPungYAtUZoBABoEIlOl046uJPatIsc1Hpox3SdPf5CDRjcSb06DQot79ytjUb0a5jLlFui1B7Jum/eSF07t4/u+HWgTs7uoifGHqwrD82V22EpIXmETNOh2LieivF2k2lzyh2VKsswZRiGXJ60UF8Oe7TsjihJhtyedjJNpxKSR8gw7HK4EuSJai9XVDvZbG45nMGbPtgcMbLbPcGf7W7ZHV65o9pLkgzDpvg2+x9ZXJE7KlVOd1sZhk0uT9sKy/f253InS5JM0yW7M1aS5HS3057hBA5XG5lm8HzyRLWXyr+4uTxtZRimnM4ExcSll7/eGNltUcE+nG1kmI5Qf4ZhhvVn2pyyO8NvdGEYhjxR7cKW2R3Rcjg8YctcnjS5o9srUOE7pGlG9md3eGTaokPfcQ1JnqgO8kSlVVgiGYZdTndS2HMdzjiZprNCbaY80Wlye9pV+M5syG6PDh2vPdzR7SUj/ONeZfUFt1nx36ohlztFNtMeqtE0nXK6Esrbt5Xd4VW7TifJMO2KTzpENrtLkmSze+RwxYZqt4xg7RXrc7oSZNqcMgy7XKHXa8jlCe5zw3TIUb6t4Ovdeyzc0R1klfcX4+0uyZRpc8nhjCvffrRMM7gd0+aSw+GVaToUE9ddps0tm90jp8tbXp9Xps0dqs9W/rPTlSCz/JxxR7Ur34d7/00ZpkNOd6Lszhi5PMmh/vaw2aND/VZkd8TKtLnCljkc4cc32M4jtydFDkdseQ2pMsrPEZerjVxRqTINR9hznO4kGYYtvB9njFyetnI4gtNJVAw73J5UVTZUJ1h7+Hlkc8TIZnNGtDVMh5yu+L2PDVMOV4okKSq6Y7DeqFQFj5FHNkd0qL/gv7uY8m0ZcrkSZRh2maZDTmd8+HuCzSVn+fF1eVIlwwy+XtMm03TKVr6fPNFpMk1TdocntO+iojtIMmTaomS3R8nhaiNPbJfy/Rwrs/y8dbrbyDBsMs1YGaZDhmmXw50Y3FfuJBk2h+wOr2w2l2w2h+zO4DqbzSObI1am6Qydg25PikwzeM54ojpIkqK9XZXQdrhie61WsXdZxL5sahcNOV5Hjb28qcsA0AwRGgEAAADQvobuMK4GAFovQiMAAFoBvvQBQP3g8jQArQmhEQAAAADta2Zppn0Ox0TYAFoTQiMAAFoBvuIAAACgpgiNAABoBbiYAgAAADVFaAQAQCvASCMAAADUFKERAACtACONmjuOUENi7wIAUDuERgAAtAKMNGru6nqE6jsWObBiFs5/AABqh9AIAIBW4MCKAFq+yOPBEWpI7F0AAGqH0AgAgFaAkRbNS+Tx4Ag1JPYuAAC1Q2gEAEAr0OJGWrS4gmuGkUaNq65717Ja9/Gp+6uvqoeWtX9b+/kAoHUhNAIAoBVocSMtWlzBOJAZRus+Iev+6qvqoWXt39Z+PgBoXQiNAABoBVrc38VbXMHVU99fNfnq2jha+8gSRhqFa+3nA4DWhdAIAIBWoMWFC1UW3OJeEVqw1j6yhJFG5crLbO3nA4DWhdAIAIBWoMX9XbzKgqtowHc61KPWPrKkqldfdYhygIw0Ki+ztZ8PAFoXQiMAAFqBFpehtLiCIR24h621jyxprSONIo47I40AtEKERgAAtAIt7u/iLa5gSAfuYTtQRpbUNuyocpxQlfunZY40inhdjDQC0ArZm7oAAABQOTPWI+8tk0KP/dvz5N+wW2ldJqmgbJDSOqcrrfNpddpGh65n1rXMauve97pG2xYaT3zSkPKfzqp0fUZGhtLT0xuvIKAOGvp8jW6wngGgYTDSCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEexNXQAAAKgeW3KsbMmxTV0GAAAAWglGGgEAAAAAACBC2EijjIyMpqoDQCPYuGG92kRZTV1Gs7Zu3bqmLgGoFs5VtBScq2hJOF/RUnCuoiZSUlJq/dyw0Oi40y+qczEAAAAAAABoHmb/9EWtn8vlaQAAAAAAAIhAaAQAAAAAAIAIhEYAAAAAAACIQGgEAAAAAACACIRGAAAAAAAAiEBoBAAAAAAAgAiERgAAAAAAAIhAaAQAAAAAAIAIhEYAAAAAAACIQGgEAAAAAACACIRGAAAAAAAAiEBoBAAAAAAAgAiERgAAAAAAAIhgb+oCqiu9WxfddtM1stvt2pqZpTvve0xFPl+lbW02m449erxmzJytHTt2hZYf/aexuui8M+X3+/Xz9Jl64ZU3Quuu++tlGj5ssCzL0guvvKGffvltb3+mqcsvOV/jjxitt95+Xx999mXY9oYNGaiyMr/mLVgkSZpw5BhddN6ZYW26d+ui8cdNUk5Obp33BQAAAAAAQENr8NCoW5fOkqTVa9fVug/TNHXP7X/TdX+/S1nbtuvsSSfrwnPPCAt99jjt5ON02knHKs7r1eKly0OhUVpqis6edLLOu+SvKikp1UP33qrBA/tp7vxFOvbo8XI6nTrzgivkcbv16gtP6vd5C1VQUChJuvavlykQCOj0cy+VPxAIbWvo4AH66+UXye126+PPvwqFRt98N03ffDct1M7hcOgfTz5AYAQAAAAAAFqMBr087aCOHTT1pcma+tJkderYvtb9dO/WRStXrVHWtu2SpI8++1JDB/evtO2u3dk6/9L/09z5i8KWHzpiqD7/8luVlJRKkj7979caNmSgJGnMqEP1zvsfS5KKfD7NnDNPPbp1lSQlxMfpsBHD9NQ/XgoLjKRgmHX9zXfr3+9+tN/6Rx82XNN/nV3D8pXTIQAAIABJREFUVw0AAAAAANB0GmykUVq7VE19+Wm1TU6SJL3x8jM656K/aMvWzBr3lbVtu15/853QY8MwVOb3V9r2+x9/qXT5h598EfbYbrfLNIKZ2c13PqBAhUDIYbfLMA1J0mGHDtMn//260j5nzZlXrfqPmTBOjz71fLXaAgAAAAAANAcNMtKobXKS3njpaaWlpmjBoqVasGip0lJT9MZLe0OkmsjJydX6jZtCj8eNOazGI3csy5JlWZIkj8etsyedoi+++U6SwgKj9mnt1L9vLy1YtFSS1K1rF9lspqY886jeevUfOupPY2u0XY/bLa83Vtu276jR8wAAAAAAAJpSvYdGbRIT9ObLz6hTx/ZasmylLrnqel1y1fVaunylOnVsrzdeelptEhNq3b/D4dCZp52kDz75b62e/8BdN2vaVx9q9Zp1Wr9hbxAVFeXR21Nf0Bcf/VOvvvG2/OUjmeK9sRo2eKBuuOVuXfaXG3XumaeqY4e0am9v3BGj9MNPM2pVKwAAAAAAQFOp19AoPi5OU1+crC6dO2llxmr9+YrrlJuXr9y8fF10+XVauWqNunY5SFNfnKz4uLhabeOqSy/Q+x9/HpqkuqZuu+dhHTrueMXHeTXuiFGh5YWFRTrrwit1xFGn6OILz1ZK22RJ5ZNYv/iaCgoKVeTz6fW33tGEI8dUe3sTJ4zTN9/+WKtaAQAAAAAAmkq9hkZPP3aveqR305q163Xh5dcqOycntC47J0cXXX6t1q7boB7p3TT50Xtq3H/f3gcrvXtXffzZV3Wq0+/364VX3tQxE8ZFrNudnaOPP/1Sh48aIUnKyy8ITZ4tSVu2ZCqpTZtqbccbGyOHw66du3bXqV4AAAAAAIDGVq+h0ZPPvqily1fqgsuuqTQo2bFzl86/9P+0dPlKPfnsizXq2+l06JYbr9bdDz5eq9quuuxCHTZiWOhxWVlZaDLt16Y8JZfLGVpXWlYmf1lw3fqNm9S1y0GhdW3bJmnHzp3V2uafjhyjb3/4uVb1AgAAAAAANKV6DY0WLFqqU866eL+TPm/bvkOnnHWxFi5eVqO+r/3LZfrnOx9ox45dtart19/m6NwzT5XNZpMknXz8RM34bY4k6bdZv+v8s0+XJNlsNk2cMFaz586XJH35zfc6e9LJcrtcMk1TZ086Rd/t4w5tf3T0+LH633c/1apeAAAAAACApmSv7w733KGsrm0qiovz6twzT9WCxUt19hmnhJbffvfDYXdV2595Cxdr2i+/6u2pL6i4pEQLFy/VZ6+9JUl67c13dOvf/k/vvDFFfr9fb7/3kTZu2iIpeOe2N//9vv79+vMqLinRR59+qXXrN1a5vaQ2ifIHAmGX6AEAAAAAALQUxrl/viKU4Mz6fVFT1gIAAAAAAIB6NPunLyRJ8+fPr/ZzBg4cKKmeL08DAAAAAADAgYHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEMFe8UFJcVFT1QEAAAAAAIBmJCw0Wrvs96aqA0Aj+G3BKo0Y0L2py2jWMjIylJ6e3tRlAFXiXEVLwbmKloTzFS0F5ypqIjc3t9bP5fI0AAAAAAAARCA0AgAAAAAAQAR71U0AHEj+/tdNTV1CM+eRxD6qT8MPi9bM6QURy0/pVar0CW2VFbNNz0x7SxOnT1SfI1P1XsFS/Rpo/MsoEzx2PXNoWy19b4uuzr9XActq9BpSvIkalN5e22N/qt4TMhu2HqDecK6iJWng8/WRQ17X7qxteuv15SrcfkjDbqwGHn62gwyjqasA0Nww0ggAAAAAAAARajXSaNqMOfrPx1+GLVu7frP+88oT8sZG68fps/XeJ18rYFkaOWyAzpt0QljbzVu3aeXqdRo7qvJk/eMvv9ec+Ut0/y1XV7r+pTff07yFy2SYhs6fdKJGDO0vSfL7/XrkmVe1dsNmuZxO3Xb9ZWqXkixJ2r5zt+57fIqKfD61T22r266/XA5H8OVXVW91agIAAAAAADiQ1Co0GjNyqMaMHBp6XFpWptseeEbe2GhlZu3Qp1/9oMkP3iy7zaZ7Hn1eC5euVP/ePZS1faemTH1X2Tm5iouNqTQ0Kikp1fc/zZTXG1Pptr/76TeVlpbphcfvlK+4RDfc8aj69+mhKI9bn30zTV06ddCt112m1es26ukX/6mH77xOkvTcq2/ryovOUK8eXfXxF9/p3U++0jmnHbffeqtbE4Cm88Dk9rr/lq0qKgo0dSloQD2T3LpyRLKu/Xxjk9Vw4WHHKSkmTo9//a8mqwGo6OiOpynOkaD/rHm5qUupkbaedrqx/0O6aeaFjbbNMe0mqru3t15d8USjbROoiSMmxCrWa9Nn72c3dSkAEKZeLk+b+ftCHTKoryRp+qx5OnbCGDnsdhmGoaPGHaaFS1ZKkoqKfDr/jBN067WX7rOvDz7/n4790+H7XP/rnAU6ceJYSZLb5dSg/r20Zn1w/pEZs+brhPJ13Tp3lK+4REU+nwKBgHbtzlGvHl0lSRPHj9bM3xdVWW91awLQvMQn2HTNzSn7bdNvkEeP/KOD2nd0hC0/+6JE3Xp/u4YsD/XosINidMXw5Cat4e8Tz9eEPsObtAagorO6XaFhyaP32+buIc/ppdGfhf67us+d9bLtTjHdNDhppCQpxuEN28ZLoz/ThA4n18t2aqutp11ETS+N/kxj2k3UkKRROqf7lU1aH/BHJ06K14DBUfttc/1tKbrw8qSwZUlt7XrkHx10yMjohiwPQCtQLxNh//DzLF355zMkScOH9pc3Zu+IHMuSbLZgNtW5U3tJ0vYduyrtp6CwSAsWr9At116in2fOrbTNrdddJrPCDG1lZX5ZgeBkpYWFRYqO8oTWpaUma2vmdkVHRym5TUJoucvpVElpaZX1VrcmAM1Lbo5fH72zu1pte/fzaPPG4PuBaUo9ertVUtz4EyCjdhZkFmp9dkmT1vDOrG+UUxQ50TfQVL7f8pkKyvKqbPfEwlu1ImdRvW67U0w39Yzrp7k7ZoSWXfbz8WFt2nqaLpjfVrQ1VM/jw9/S44tuUWZh8I+P0fZYbS5c12S1AZWZ/mO+igqrHk3d/WCXHA5DpaXBzzC9+3mqeAYAVE+dQyNfcYny8guUlBgMZTq0C//r/ozZ83TyseOr1dc7H32p00+csN82FQOjzKwdWrZytS4979TgOjN84FRMTJQKi3wyTVMxMeEJvWka1aq3OjUBaFrHnBSn/oM9WrLQp3ff2qWENnade0kbPXj7Vh0xIVZdu7sUF2+TJ8rUB//erRVLfZKknTvK1Lu/R//7IleS1KW7SwV5ATmcwfcH05ROnJSgAUM82rmtTP98bZd27yzTxX9JUlFhQN17urUtq1S/fJ+v40+LVyBg6c2Xdmrr5lLFJ9h05gWJSuvg1KqVPr39+i61a+/QqWcnKD8/oJRUu379uUDff5Wr2x9M0+tTdmjT+hL9+aokLZpXpNm/EkL8kcdu6K4j2+ngZLfenLtTX67M1aEdY9Qv1aMnf8nS3Ue2U0FJQOlJLhWUBPTwtCxl5ZfWaw1dktL0/pUPK8bl0Q3vPq0lW9bo0tEnac765fp43o+afvMr+t/SmTqkSx8t2bJGt334vEr8ZfVaA1BRu6iOumfI8/LYo/XC0ge0Nm+ljut0plbkLNIvmd/oH4e9rznbf1Gv+AFam7dSr6x4XGWByv9dnJf+V2UWbtL/Nn+socmjNDz5CD239H4d3u5oHd/pLJVZZfpnxnNasnuurul7j3YWb9PAxBHaXbJdkxfdpZ7x/TSp68WyGXZll+zU15s+rLJ+Q4Ymdb1Eo1InaLsvU1OWPaRtRVt0Td97VFhWoC6xPVRYVqApyx7UDl+WBrU5VGd1v0KmTL2/9jX9tu0HmYZZPrrqcG0r2qIXlz+snb5tSvG01xW9bpbXmaC1eStVVLb/99VBSYeqZ1w/vbriidD2e8UP0NbCjfp28yc6o9ulClgBPb/0fm0qWCevI14XH3yjusSma/GuuXpt5ZP73LdAdbRNseuG21Pk9ph686Wd2ri+ROMnerUmo1izZhTo/ifba8HcQqUf7NbGdSV6e+oulZUFQ6LcHL/SD3Zr6aIiSVLv/m7t2MbvHwB1V+fL06bPnKuRhwysdN3GzZnatTtX3Tp3rLKfnNw8rVy9TkMG9KmybZHPp6tuuk/nXnmzzjzlGNlsNkmS9YfbI5uGqYBlVfu2yX+styY1AWg6WZmleuzeLB3cx63klMgs3GY39PTDWfrg37t14qT40PLMLaWKijYVnxB8D+ndzxMKlCSp/+AopbSz64HbtmrZEp/GT4wNrSsqDOixe4L35J14YpyefihLi+YWadTYmNCy1RnFuufvW+T3KzQ8PNZr079f26mnH96m0WNjFBdv0+qVPnXp5pRhSJ06O7V6ZXH976QDQFK0Xe8s2K0HfsjUGf0TK22zObdUl320QfO2Fun0fvGVtqmLDgkpuuzNh/Th3B91zoijI9abpqHPF/6i45+9QW2i4zS+d/O5lTIOTMmeVD2x8Fb9vPUrjW9/YsR6U6Z+3fa9bpl9ibzOBA1NGrXPvpbunqf0uOB0A929vbU0e74SXUk68aBz9dD8GzR1xWSd2/2qUPtoe6xun3OZCkrzNST5MM3dMUPvrnlVc3fM0Adrp1ar/sFJI9U5Nl3X/3aOVmQvDHsNWUWbdevsS7Q0e66O6ThJknR29yv00rJH9NTiO3RO96tkGqaGJo1SWlQn3TTzAi3aNVvHdzpbknRS53O1ePfvumPOFbUKcwrL8nT7nMskSad2uVD3zb1Gv+/4RUeW13hC53O0IX+VbvjtPEXZozUsmakMUDdtku168ekdmjm9QKPHRc6lapjS3FmFevjOrYrx2tRv0N7RRMuX+NS7n1uSFBVlKrmtXRvXN+1IXAAHhjqHRt//PFNjRg6LWG5Zlia/+JauvOiMavXzz/c+19mnHlutth63W88/eoc+mPqU3v7gC23fWfllKJZlyTRNmYahQCA8ODJkRLT9Y701qQlA0/n9t0Ll5/m1LatU8QmRoVHmllIFAtKKpT7FxdvkdAX//dvthpYsLFKvvsEPXb36usNCoy7dXVo0r0ilJZaWLChSx4OcoXUrlxWrqCigdatLtGyxT4WFAa1ZVaz4xOD2O3Vxat6sQvn9lr77MldZmcEvLLk5fhXkB5SX69fG9SVq196hVSuK1bmrS21THPL5LO3ayV8GK7Mxp1Qrdvi0ZFuREjw22Uwjos2aXcHAbdbGAnVNcNV7DT9nzNOughzN27BCqXFtKm2zInO9/AG/fs6Yr56pB9V7DUBFC3fOVm5ptjJylyjRVfn8XhvzVytg+bVo12x1jO4SWn5D/wdDc/r0ih+oZdkL1M17sAwZ6u7trWXZ89XN20urcpdqV/EOrchZJI89WjEOryRp5rYf5fMXaW3ein1uW1LY3EGmYQtbtyJnkaYse1ilgRKtz1+lWEdcaN2G/NWSpPk7Z6pjTHBeyoKyfHWOTdfWwg26ceZ5ClgBpcf11e87pqskUKx5O39V59h0SVLnmHRNz/yfCsvytSx7fo337ZLd81RYVqBVuUu1cNdsFZTlaWXOYrVxtZUk9fD21cxtP6o0UKKFu2arc0x6jbcBVLRssU/5eX6tXVVc6ecZSdqyMfiZZvniIqV12DsvY8Yyn3r2ccswpJ593Fq+xCebLfL3JADUVJ0uT8svKFRpmV8J8d6Ide99+o2GDeqrju1Tq9XXb78v1PKMtZKkMr9fGzdn6sa7Htfj99y4z+fEeWM18chRmjlngY476giV+f1h63PzCxTlccvtdim/oDBs3R/bVlZvbWoC0HSsQPCSsv0pKbbk8QQb2e2Gliwo0hF/itWajGL5fJZyc/a+N0RHm5p4QpwmHOuVDKmoMHLUomVZ2vN2YlnSnhzDE2WquHxupMwtwcCoU2dn2HOLiy25PaZWrSjWUcfH6aBuTq1e6RP2b8/g0f19Fi4qDSjKWS/3eqhUwLJkM/bff2GJTx0SmnaSbrQelmXJrOKc9PmLlOze+zmnsjmNdvgy1SW2h6LtMcos3KRe8QPUL3GYnj70HUmS3XQo2h4b9pyALDn2s+0/zmlUUVFZoU7rcpEOju8vjz1a6/IyItoU+4vksQVHa05Z+qDO6n6lxrSbqH+vmqJl2fMV4/DqlC4X6MSDzpFhGCooy5ckeewxKvIXRvRXU5YslVnB9/FAhf0c4/DqpgGPlO97m+bt/LXO2wKk4O+5Kv45q7jYUmLS3kY+n6Wd28vU8SCnevf3aO6sAg07lEmwAdRdnUKjaTPm6PARgyOWb9i0VTPnLNBj9/6t2n299fxDoZ9zcvP02HNTdf8tV0e0u/6OR/XwHdfJ6Qwm6zb73r9YRUd5lJObpzhv8MPMps2ZSktJltPp0Nas7aF2Pl+xnI69yfy+6q1uTQBaBtOU3B5TheUTShqGtHZVsc68IFEDh3m0eH6hKkybJl9RQJ99kK2Z02s+v1BRYUAul6E8Sd44m1zuyIQjKspUUWFAu3aWqaQkoCHDozXzl/zavjxUEOOyKb+k6olDG5LXE61cX92/sAL1JdoeEwpU9mXp7vk6quOpWpGzWFIw1Jm7Y4ZeWf5Yg9R0eLujleBK0gPzrtPQ5NEa2GZERJsoe6wKy/JlM+wqDZTqqUW3q3/iMF3V+zbdOPM8FZUV6N3Vr+inzK/CnlfkL5DL5m6Quvf0/8yCe5RVtLnBtgHsy57PEHsYhrR4fpH6DfKoc1en/vPmLh1CaASgHtTpz7A/Tp+l0SOHhi0LBAJ6asqbuuEvF4ZNWl1fBvfvrfc+/VqS5Pf79cMvszSgb09J0qjhg/TRf7+TJGWsXi+P2yW32yXTNJWS3EbzFy+XJH3+zTQNH9K/UeoF0PQ6dHTI6TQ0YEiUdu0oU2nJ3hFDgYC0cplPo8fFasmC8FE+G9aVqN+gKDmchhLb2DVw6P5veVvRxnUl6j/YI9OUjj4hTj17B7+4xCXYlNjGrqS2dnU8yBkahRS8RI35jOrq4LZu2U1DY7rEaG35pWppXofaex2Kc9vUM8mtKIepvikNd1eZwZ0OVpTTrbE9h2hF5npJ0sCOPeR1R6tb2w5qH5+sDglt1TW5fYPVAFSUHtdXbptHg5IO1caCNfttuzR7nga2GaGl2fMkSWvzVqpnXF8lupLltnk0Nu3YiEv8KyoNlMjrjJfNqN7fJeOcCSooy5PL5lHP+H6yVbh8rbu3t+yGXcPbjtHGgjVy2ly6e8hzSna308aC4Ehwm2HTmrwVGpJ8mJymS0nuFB3SdowkaV3eSvVNCH5O7RjdtVr11MSa3BUa0XasTMNUz7h+6uo9uN63AfxRl+4uudyG+gzwaMum8Lm6Fi8o0qGHx2jdmhKVlYaPju7czSVPlKnUNIcS29jVJsmulFSHAKAqtR5ptCs7R6ZpKi42fJK2GbPma9XaDXpo8iuhZR6PW4/edX3tq6zgzJMn6tlX/qUrb7xXNptNJx0zTmmpwWvLjz/qCD3yzKu6+Jo75XQ6dPv1l4eed/WlZ+vex6aosKhI7VKSdccNVzRKvQCaXiAgXXtLiuwOQ+//K3IOtMULinRQF5eyMkvD5gf4fWahDurq1G33t1NJiaUvPs6p9ja//CRHZ16QqDHjY5WxvFi//VKgtPYO+YoCOv3cBLVr79D3X+cqe3fw2rZVK4rVtbtLOdn+KnrG/rSLcei1Uw/SjsIyPfxjcKLyI7vFymYaWr2zWOO7e/Xhkt26aEiSrv18Y4PUMKHPcN1z4mWauWaxvls2W5J09ZGT9OaMLzSyWz9tz8+WzTQV54nRo1+91SA1ABUNSxqti3pcp2XZ8zR3+/TQ8hv6Pxj6eVXuMj264Catzl2uYn+Rlu9eICk4GfWXG9/XLQMfl8N06ZfMb2Rp3zcYWZ69UCd3vkAndT5PX2/6QFJwTqM9vtj4rmZkfRt6PCPrW/2l9+26b+gUzdo+TV5HQmhdsidVjwyfqt3FO/TC0gdVVFagf6+eor8NeFh2w66P17+lwrIC/Zb1vbp5e+nR4VNVEijW+2tekyR9tO5NXd7rZo1NO1aZhZvk8xfVcU+G+2jdG7qo5/V6+tD/aLtvq15b8VS99g9UZsAQjyadn6CM5cVaNC/8nM7e7de2zDItnh95rk88watp3+arZ2+XcnMCMk0pKtrUJ+9lN1bpAFoo49w/XxH6zf/Wqy80ZS0AGthvC1bpo5cbbqh+c3TEhFjFem367P2m/1DUqbNTp5yVoMkPZUWsO7iPW737efThO5VP7N+SDT8sutJL/E7pVar0CW2VFbNNz0x7SxOnT1SfI1P1XsFS/RroXuPt3H1kO321Mle/baz55YSSlOCx65lD22rpe1t0df691b7zZkW/3vqqJjx5tfJqeVlaijdRg9Lba3vsT7V6PvBHzx/2oW6ceZ4Kq7jdfHNzTd97NG3rl5q/87emLgWod48c8rp2Z23TW68vV+H26t9l84HJ7XX/LVtVVNQwl18//GwHceFFy5GRkaH0dCbgR/Xk5uZKkubPr/6NIQYOHCipHu6eBgCoG0+UqUMOi9ayJfX7V3AAAAAAqAtCIwBoYmecnyhD0vLF3DkNAAAAQPNRp7unAUBz9+M3eU1dQsiGdSWVXpo2dcqOJqjmwHP3d1ubugQd+uDFTV0CEOaq6ac0dQm18vTiu5q6BKDZue1a7tQHoPEx0ggAAAAAAAARmAgbaEV+W7BKIwbUfILh1oRJBdFScK6ipeBcRUvC+YqWgnMVNcFE2AAAAAAAAKhXYXMaZWRkNFUdABrBxg3r1Saq5rcRb03WrVvX1CUA1cK5ipaCcxUtCecrWgrOVdRESkpKrZ8bFhodd/pFdS4GAAAAAAAAzcPsn76o9XO5PA0AAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAARCI0AAAAAAAAQgdAIAAAAAAAAEQiNAAAAAAAAEIHQCAAAAAAAABEIjQAAAAAAABCB0AgAAAAAAAAR7E1dQE3YbDYde/R4zZg5Wzt27Kq0TXq3Lrrtpmtkt9u1NTNLd973mIp8vrA23bt21puvPKuR444PLTv/7NN18gkTJUlP/eMl/fTLb6F11/31Mg0fNliWZemFV94IrbOZpmb+9IUys7aH2t50231aunylOnZI09233Si3y6XtO3bq9nseUX5BQb3tCwAAAAAAgIbU4KFRty6dJUmr166rUz+nnXycTjvpWMV5vVq8dHmloZFpmrrn9r/pur/fpaxt23X2pJN14bln6IVX3ghrd/nF54U9v3vXzjp0+FCdctbFioryaOqLkzVr9jz5iot17NHj5XQ6deYFV8jjduvVF57U7/MWqqCgUHFxXv0wbbr+dtt9EbXcefP1euTJ57QyY7VOPfFYXXnZBXrsqefrtA8AAAAAAAAaS4NennZQxw6a+tJkTX1psjp1bF+nvnbtztb5l/6f5s5ftM823bt10cpVa5S1LTjy56PPvtTQwf3D2vTtfbCytu1QTl5eaNm4I0bpnfc+lmVZKigo1E+//KZhQwdKksaMOlTvvP+xJKnI59PMOfPUo1tXSVJ8fJx2Z+dG1GGaptwet1ZmrA7VMaBv7zq8egAAAAAAgMbVYKFRWrtUTX35abVNTlLb5CS98fIzSmuXWuv+vv/xF5WUlO63Tda27Xr9/9m79/ic6/+P48/r2vHCNua4aRimLF8xlFOEUtFBFHKK5nw+dZBDKkoO5VhOK6cQPxJFJUoHcjaEjDYNc7bNDtdO1/X7Y1y5XBs7Mdbjfru53fb5vN+f9+f12T7Mnnu/P59Fy23bBoNBqWlpdn16BXfW/AVL7fZVKO+niBORtu2IE5GqUM5PkvTmmPE68c9JW5uLs7MMRoMkqaiXp6JjYjKsxdnJ6d86rtYCAAAAAABwr7gtoVGpkiW0cO40+ZYprdADhxR64JB8y5TWwrnpIdLtEhMTqxOR/wY8TRs30O/bdtq2H65dU8f+jnAIegoXKqTY62YexV6JU+FChSRJFovFtr+sr4+qV6uq0AOHJKXPNKpV439auWSuli/8VDUf+p/tmMiTp/VwrfTZSh3bt9H3P/6ctxcLAAAAAABwG+X5M42KexfTonnTVc6vrP48fFTd+w6VJC2cN12BD1TRwrnT1Cm4vy5eupzXp7bj4uKi9i+2Uq+Br9v29ejaUcNGjHXoe+MsIIvVYptNJEmFCpkU8slHCqxaRQOHjVLa1dlLp0+f0fofNmvN2g0qW9ZHsz56X2279FJiollTZ87VmhULFBMTK3NSktp0CL49FwoAAAAAAHAb5OlMo6JeXlowZ6r8K5TT0bDjerX3EMVeiVPslTh16zVER4/9rYr+5bVgzlQV9fLKy1M76NvjFf3fmm8UH58gSWrSuIH27j+o2CtxDn2tVquMxn8/FQaDwW6GUUJCol7u2kePPdlawV07qHSpkpKkI0ePadWab5VmseifyFP6ftMW1a0TJEl6b8zr6hTcX088204zZ3+mt14bdDsvFwAAAAAAIE/laWg0bdK7qhJQSX+Hn1DXXoPtloFFx8SoW6/BCo/4R1UCKmnqxHfy8tR2qgU+oIDKFbVm3Xe2fc2bNVajBnW1OGSmFofMVNX7K2txyEz5VyinhMREeXgUsfX18vS0hU3XuxwdozVrN6hRw7oZnvfUqSiVKFFcAZX8dfL0GduDsL//8WdVqVxRTtc95wgAAAAAAOBulqeh0Ucz5ujQkaN6peegDJefXbh4SV16DNShI0f10Yw5eXlqG1foit9SAAAgAElEQVRXF40YPkBj359st3/EmPfV/pXe6hzcX52D++vwX8fUObi/wiP+UcSJSAVU8rf1rehfXhFXH3792eyP5ebmamtLSU1VWmr68rShA3qpvN99trbi3sV08dJlOTs7Kykpye78ycnJdrOZAAAAAAAA7mZ5mmKEHjik1i8H69z5C5n2OXf+glq/HKz9Bw/n5altBvfrqSXLV+nChUtZPmbzz7/p5bYvyGg0qkjhwmrcsJ527wmVJP2xY7e6dHhJkuTk5KSnmzfRzj37JEm79+5X+5daSZLc3dz0eNNHtWtPqP6OOKEa1aupWNH0JXhVAiopNTVNKSk3f/sbAAAAAADA3SLPH4RttVrzpE9OeHl5qlP7Ngo9eEgd2rW27R81doLdW9VuFHY8XD//slVfLf9MVqtVU2fOU6LZLEn6bNFyvfXaQC1fOFtpaWlatvIrRZ48LUna8ts2Va9WVV98NktOTkaFLFym2Nj0t7B9MHmGpk0eJ4PBoISEBI0ZN+m2XDMAAAAAAMDtYOj0am9bgrNj94H8rAUAAAAAAAB5aOcv6yVJ+/bty/IxNWrUkJTHy9MAAAAAAABQMBAaAQAAAAAAwAGhEQAAAAAAABwQGgEAAAAAAMABoREAAAAAAAAcEBoBAAAAAADAAaERAAAAAAAAHBAaAQAAAAAAwAGhEQAAAAAAABwQGgEAAAAAAMABoREAAAAAAAAcEBoBAAAAAADAAaERAAAAAAAAHDhfv5GclJhfdQAAAAAAAOAuYhcahR/enV91ALgD/gg9proPVc7vMu5qYWFhCggIyO8ygFviXsW9gnsV9xLuV9wruFeRHbGxsTk+luVpAAAAAAAAcEBoBAAAAAAAAAfOt+4CAMDNHYtL1NjDJ1Xc1VnTHvJ3aF99+pJWn7po237Iq5Beq1L2TpYIAMB/xsHYBE3461Sm7R39SujpMsXuYEUA7lXMNAIAAAAAAICDHM002rJ1l75cs8FuX/iJU/py/hR5ehTWz7/v1Mqvv5fFalX9Og+pc9vn7Pqeijqno8cj1KThwxmOv2bDZu3a96fGjRiQYfvcRSu1d/9hGYwGdWn7vOrWri5JSktL04fTQxT+zym5ubpq5NCe8ildUpJ0/uJlvTd5thLNZpUtU0ojh/aSi0v65d+q3qzUBAAAAAAAUJDkKDRqXL+2GtevbdtOSU3VyPHT5elRWGfOXtDa737S1PfflLOTk96Z+In2Hzqq6oFVdPb8Rc1esELRMbHy8iiSYWiUnJyizb9sl6dnkQzPvemXP5SSkqpPJ4+ROSlZw0ZPVPUHq6iQyV3rftgi/3L36a0hPXU8IlLT5izRhDFDJEmzQpapT7d2qlqlotas36QVX3+nji8+c9N6s1oTAAAAAABAQZMny9O2796vh2tWkyT9vmOvWjZvLBdnZxkMBj3ZtIH2/3lUkpSYaFaXds/prcE9Mh1r1Tcb1fKJRpm2b9sVquefbiJJcndzVc3qVfX3iZOSpK079um5q22VKvjJnJSsRLNZFotFly7HqGqVipKkpx9/VNt3H7hlvVmtCQAAAAAAoKDJk9Dop1936LGGdSRJj9Surjo1qtnarFbJySn9NBXKlZV/ucwffBqfkKjQg3/Zlptl5K0hPXWfbxnbdmpqmqwWqyQpISFRhQuZbG2+ZUoq6sx5nb94WSWL//ugNzdXVyWnpNyy3qzWBAAAAAAAUNDkOjQyJyXrSly8SninhzL3+ZSWp0dhW/vWnXv1cND/sjTW8q826KXnm9+0j9FgsH185uwFHT56XIH3p88gMhrtL6dIkUJKSDQrMdGsIkUK2Y9jNGSp3qzUBAAAAAAAUNDkOjT6ffse1X+4RoZtkafO6NLlWFWq4HfLcWJir+jo8QjVeujBW/ZNNJvV9/X31KnPm2rfuoWcnJwkSVar1a6f0WCUxWqV5Yb9mbmx3uzUBAAAAAAAUJDkOjTa/Ot2Na5fx2G/1WrV1DmL1adbuyyNs2TlN+rQpmWW+prc3fXJxNFateBjLVu1XucvXs6wn9VqldFolNFgkMViHxwZZHDoe2O92akJAAAAAACgIMnR29OuiYtPUEpqmooV9XRoW7n2B9WpWU1+ZctkcKSjP3bv15GwcElSalqaIk+d0fC3J2vyO8MzPcbL00NPN2uo7btC9cyTjyk1Lc2uPTYuXoVM7nJ3d1NcfIJd2419M6o3JzUBAAAAAAAUBLkKjbZs3aVGdYMc9v9zMkrbd4Vq0ruvZXmsxZ98YPs4JvaKJs1aoHEjBjj0Gzp6oiaMHiJXVxdJkpOzk62tcCGTYmKvyMvTQ5J08tQZ+ZYuKVdXF0WdPW/rZzYnydXF5Zb1ZrUmAAAAAACAgiZXy9N+/n2HHq1f226fxWLRx7MXaVi/rnYPrc4rQdUDtXLt95KktLQ0/fTbDj1U7X5JUsNHauqrbzdJksKOn5DJ3U3u7m4yGo0qXbK49h08Ikn65octeqRW9TtSLwAAAAAAwL0oxzONLkXHyGg0ysujiN3+rTv26Vj4P/pg6nzbPpPJXRPfHprzKq/T/oWnNWP+F+oz/F05OTmpVYum8i1TSpL07JOP6cPpIQoeNEauri4aNbSX7bgBPTro3UmzlZCYKJ/SJTV6WO87Ui8AAAAAAMC9KMehkXdRL304xjFYaVg3SA0zWLJ2vZIlvDX2jX6Ztnt5emS6DMzZ2UlDenfJsM3JyUlvDemZYVsJ72Ka/sGIHNV7q5oAAAAAAAAKmly/PQ0AAAAAAAAFD6ERAAAAAAAAHBAaAQAAAAAAwAGhEQAAAAAAABzk+EHYAABcU7mISUvqBGTa3trXW619ve9gRQAA/HdV8yx00+/LAJBVzDQCAAAAAACAA7uZRmFhYflVB4A7IPKfEypeyJrfZdzVIiIi8rsEIEu4V3Gv4F7FvYT7FfcK7lVkR+nSpXN8rF1o9MxL3XJdDAAAAAAAAO4OO39Zn+NjWZ4GAAAAAAAAB4RGAAAAAAAAcEBoBAAAAAAAAAeERgAAAAAAAHBAaAQAAAAAAAAHhEYAAAAAAABwQGgEAAAAAAAAB4RGAAAAAAAAcEBoBAAAAAAAAAeERgAAAAAAAHBAaAQAAAAAAAAHhEYAAAAAAABwQGgEAAAAAAAAB875XUB23F+lkt4cOkBubq7q0K1vhn0CKvlr5OuD5OzsrKgzZzXmvUlKNJvt+lSuWEGL5s9Q/abP2vYtmj9D3sWK2rYXL12pL1etlST1fLWTmjRqICcnJ81f8IV+2LTF1s/Ly1Mjhg9Q5YoVNPKdCfrr6PEs1wEAAAAAAHC3uu2hUSX/CpKk4+ERuRqnVMkS+uCdkRo2YqzCI/7JsI/RaNQ7o17TkDfe1tlz59Wh7Qvq2qmdPp2/0K5fr+DOunDhkt2+lORkPdOms8OYNR/6nx6oUlkduvWVyeSuRfOma9eeUF26HC2DwaAZU8Zr4ZIVenP0+GzXAQAAAAAAcLe6rcvTyvvdpwVzp2rB3Kkq51c2V2O92qW95ny2ONPASJIqV/LX0WN/6+y585Kkr9ZtUO2g6nZ9qgU+oLPnLijmyhX7gw2GDMesWydIq9dukNVqVUJCojZu/kX/e7CqJOmxRvV17Hi4Nv38a7brAAAAAAAAuJvdttDI16eMFsybplIlS6hUyRJaOG+6fH3K5Hi8GtWr6cfrloVl5Oy58/p80XLbtsFgUGpaml2fXsGdNX/BUseDrdZMx3Uy/vtpMhr+/bhJowZauXpdjuoAAAAAAAC4m92W0KhUyRJaOHeafMuUVuiBQwo9cEi+ZUpr4dz0ECm7XFxcZLVa1adnV33x2SxNGj9aRQoXdugXExOrE5EnbdtNGzfQ79t22rYfrl1Tx/6OUHRMjN1xRQoXVqmSJbRgzlStXvaZ2rV5zta2cfMWtXvxObm4uKhYUS/Vr1dHO3btlSRVrFBOAZUratG86Qr59CMFVPLPUh0AAAAAAAB3uzwPjYp7F9OiedNVzq+s/jx8VN37DlX3vkN16MhRlfMrq4Vzp6m4d7FsjelRpLAeqFJZB/88oo6v9tOGjT/prdcH3vQYFxcXtX+xlVZ9/a1tX4+uHfX5omUOfa2yav0Pm9Vn8JvqFNxPLZ5spof+FyhJOvZ3hCJPntbPG1Zp07crtWLVWtsDrT09PFSh3H3q2muwxo6frHFvvymj0f5TmlEdAAAAAAAAd7s8DY2KenlpwZyp8q9QTkfDjuvV3kMUeyVOsVfi1K3XEB099rcq+pfXgjlTVdTLK8vjuri46I+de/Tzr1slSZt//k3l/e676TF9e7yi/1vzjeLjEyRJTRo30N79BxV7Jc6hb3x8gj6dt1CJiWYlJCRq1pzP9dQTTSVJjRrWlclkUqPmrdSo+Qtq9cyTtuczJacka9acz2WxWBR58rT27T+owAeq3LQOAAAAAACAe0GehkbTJr2rKgGV9Hf4CXXtNdhuGVh0TIy69Rqs8Ih/VCWgkqZOfCfL416Ji1NycrLdvuiYGBUqZMqwf7XABxRQuaLWrPvOtq95s8Zq1KCuFofM1OKQmap6f2UtDpkp/wrlHI4/efqMSpbwliS1eb6lpn86X2kWi+Li47Vw6Uo926K5pPRlaGkWi+24U9cdl1kdAAAAAAAA9wLnvBzsoxlzNHbkcPUa8LouXrrs0H7h4iV16TFQc2ZM1Ecz5mR53ISERHl5etjt8yhSRAkJiQ59XV1dNGL4AA16fbTd/hFj3rfbXhwyU52D+0uSHnu0vooV9dJX6zZISl9id61+FxdnJZn/DazMiWY5O6d/2mJir6hYUS9djk4Px0qXKqE9+w7ctA4AAAAAAIB7QZ7ONAo9cEitXw7WufMXMu1z7vwFtX45WPsPHs7W2Af+PKInmjaSJNWsXk1nzp7PsN/gfj21ZPkqXbhwKRtjH9YzLZ6Qq6uLJKltm2f1y29/SJL+2LFH7V58XpJkNBrVts1z2vZH+kOtV6/doL49u0qSihX1UlCN6jr8V1iO6wAAAAAAALhb5OlMI0my3uTV9dnpc6NP5i3QhHdHqnvXjrocHaORYz9w6OPl5alO7dso9OAhdWjX2rZ/1NgJdm8zu9HFS5f1xZertWDONFmtVu3YtVe/Xw2Glq74SiOGD9CSkJlycnLShh82a8fufZKk37ZuV83qD2rV0vkym5M0YcoMpaWl5bgOAAAAAACAu4Wh06u9bQnOjt0H8rMWAAAAAAAA5KGdv6yXJO3bty/Lx9SoUUNSHi9PAwAAAAAAQMFAaAQAAAAAAAAHhEYAAAAAAABwQGgEAAAAAAAAB4RGAAAAAAAAcEBoBAAAAAAAAAeERgAAAAAAAHBAaAQAAAAAAAAHhEYAAAAAAABwQGgEAAAAAAAAB4RGAAAAAAAAcEBoBAAAAAAAAAeERgAAAAAAAHDgfP1GclJiftUBAAAAAACAu4hdaBR+eHd+1QHgDvgj9JjqPlQ5v8u4q4WFhSkgICC/y8AdtmX7Dj3WrmN+l2GT+NdBubu53bQP9yruFdyruJdwv+Jewb2K7IiNjc3xsSxPAwAAAAAAgANCIwAAAAAAADhwvnUXAAD+O4qUKKVKjza74+c9sHaFLGlpd/y8AAAAQGaYaQQAAAAAAAAHOZpptGXrLn25ZoPdvvATp/Tl/Cny9Cisn3/fqZVffy+L1ar6dR5S57bP2fU9FXVOR49HqEnDhzMcf82Gzdq170+NGzEgw/a5i1Zq7/7DMhgN6tL2edWtXV2SlJaWpg+nhyj8n1Nyc3XVyKE95VO6pCTp/MXLem/ybCWazSpbppRGDu0lF5f0y79VvVmpCQAAAAAAoCDJUWjUuH5tNa5f27adkpqqkeOny9OjsM6cvaC13/2kqe+/KWcnJ70z8RPtP3RU1QOr6Oz5i5q9YIWiY2Ll5VEkw9AoOTlFm3/ZLk/PIhmee9MvfyglJVWfTh4jc1Kyho2eqOoPVlEhk7vW/bBF/uXu01tDeup4RKSmzVmiCWOGSJJmhSxTn27tVLVKRa1Zv0krvv5OHV985qb1ZrUmAAAAAACAgiZPlqdt371fD9esJkn6fcdetWzeWC7OzjIYDHqyaQPt//OoJCkx0awu7Z7TW4N7ZDrWqm82quUTjTJt37YrVM8/3USS5O7mqprVq+rvEyclSVt37NNzV9sqVfCTOSlZiWazLBaLLl2OUdUqFSVJTz/+qLbvPnDLerNaEwAAN6p6n4+aVQ/M7zIAAACAHMuT0OinX3fosYZ1JEmP1K6uOjWq2dqsVsnJKf00FcqVlX+5spmOE5+QqNCDf9mWm2XkrSE9dZ9vGdt2amqarBarJCkhIVGFC5lsbb5lSirqzHmdv3hZJYsXs+13c3VVckrKLevNak0AANyo6n2+hEYAAAC4p+X67WnmpGRdiYtXCe/0UOY+n9J27Vt37tULLR/P0ljLv9qgl55vftM+RoPB9vGZsxd0+Ohx9ejcJr3NaJ+BFSlSSAmJZhmNRhUpUsh+HKMhS/VmpSYAQMH0arNHVbuyv/xKeMvJaNQHq75R7yebyK+EtyZ+tV7f7AqVwWDQ8FZPqXXdWoq8cFnDFyxXFd/SGvb8U3J2ctLgZ5tr6rof8vtSAAAAgGzL9Uyj37fvUf2Ha2TYFnnqjC5djlWlCn63HCcm9oqOHo9QrYcevGXfRLNZfV9/T536vKn2rVvIyclJkmS1Wu36GQ1GWaxWWW7Yn5kb681OTQCAgqloYZM6T52rH/Yd1LTuHTV2+RqNWrpafZ5qKkl6vHqgqvmV1WMjJ2jnsb/VsXE9/Rh6SFO+/k6b9h8iMAIAAMA9K9eh0eZft6tx/ToO+61Wq6bOWaw+3dplaZwlK79RhzYts9TX5O6uTyaO1qoFH2vZqvU6f/Fyhv2sVquMRqOMBoMsFvvgyCCDQ98b681OTQCAgmlv+D+Kjk/Q9qN/6+ipMwqLOqsdYX/Lx7uoJGnnsXANW/ClklJTdTjytLyLFM7nigEAAIC8kavlaXHxCUpJTVOxop4ObSvX/qA6NavJr2yZDI509Mfu/ToSFi5JSk1LU+SpMxr+9mRNfmd4psd4eXro6WYNtX1XqJ558jGlpqXZtcfGxauQyV3u7m6Ki0+wa7uxb0b15qQmAEDBZLFalXL1e4fVYrUtl44zJ2nIc831cEBFebi76+A/p/KzTAAAACDP5Co02rJ1lxrVDXLY/8/JKG3fFapJ776W5bEWf/KB7eOY2CuaNGuBxo0Y4NBv6OiJmjB6iFxdXSRJTs5OtrbChUyKib0iL08PSdLJU2fkW7qkXF1dFHX2vK2f2ZwkVxeXW9ab1ZoAAP9dL9avrTJFvdRhymw1r1lNTapVze+SAAAAgDyRq+VpP/++Q4/Wr223z2Kx6OPZizSsX1e7h1bnlaDqgVq59ntJUlpamn76bYceqna/JKnhIzX11bebJElhx0/I5O4md3c3GY1GlS5ZXPsOHpEkffPDFj1Sq/odqRcAULCV8PRQTHyCCrm5qk5lfzlffQOnOSVF3h6F5ezkJIPBoIZVq8hoMKh2ZX8VdnNT9Qp+8ipc6BajAwAAAPknxzONLkXHyGg0ysujiN3+rTv26Vj4P/pg6nzbPpPJXRPfHprzKq/T/oWnNWP+F+oz/F05OTmpVYum8i1TSpL07JOP6cPpIQoeNEauri4aNbSX7bgBPTro3UmzlZCYKJ/SJTV6WO87Ui8AoGD7evseTQvuqK/fGqQNe/arxNXvizvCwjXwmSc0oEUzfbbpV73zciu1nfSJ3mjdQh+uXq9ezR/Tyq079cO+g/l8BQAAAEDGDJ1e7W17QvTikE/zsxYAt9kfocdU96HK+V3GXS0sLEwBAQH5XQbusC3bd+ixdh0lSUVKlFKlR5vd8RoOrF0hy9VnJiX+dVDubm437c+9insF9yruJdyvuFdwryI7YmNjJUn79u3L8jE1atSQlAdvTwMAAAAAAEDBQ2gEAAAAAAAAB4RGAAAAAAAAcEBoBAAAAAAAAAc5fnsaAAAFUdyFcwr9all+lwEAAADkO2YaAQAAAAAAwIHdTKOwsLD8qgPAHRD5zwkVL2TN7zLuahEREfldAvLBychIKTUlv8uwOXbsmNxcXW/ah3sV9wruVdxLuF9xr+BeRXaULl06x8fahUbPvNQt18UAAHAvqlLivvwuwaZNx175XQIAAAAKiJ2/rM/xsSxPAwAAAAAAgANCIwAAAAAAADggNAIAAAAAAIADQiMAAAAAAAA4IDQCAAAAAACAA0IjAAAAAAAAOCA0AgAAAAAAgANCIwAAAAAAADggNAIAAAAAAIADQiMAAAAAAAA4IDQCAAAAAACAA0IjAAAAAAAAOHDO7wIAAAAAAABwe9WoUSPbx9xTodGA3q/qqeZNFRcXr38iT+q9D6cqNvaKJMlgMGhg3+5q8WRTSdLhI2EaM26SrX3MiKGqWydIZnOSJCnq7Fm9PW6yLly8pKWff6KR70xQeMQ/tnO1eLKZalR/UO9Pmp5hLXVq1VBqapr2hh64nZcMAAAAAACQL2778rRK/hVUyb9Crsd54dmnVby4t55p01ntuvTSxs2/6M1h/W3t7do8p2Jennq6VUc9+dzL+m7jTxozYqjdGK+PGqfWHYLVukOwlq38Wu+MGi5JWrR0pTq//KJd347tWmvxsv9zqKN20ENaMGeqhg3srfurVMr1dQEAAAAAANyNbmtoVN7vPi2YO1UL5k5VOb+yuRrrxRee0eSpn8pqtUqSfti0RfcHVJLBYJAktXr2KX348SxZLBZJ0ncbf5KXh4dKFPfOcLzftm5XsaJF5ebmqo2btuiROkEqUriwJOnBqlUUHROjyJOnHY4zGo0a+uZYLV3xVa6uBwAAAAAA4G5220IjX58yWjBvmkqVLKFSJUto4bzp8vUpk+PxDAaD4uLj7fbNX7BU7u5ucjIalZqapsREs1374b/CVKG8X6Zjnj13XsW9vZVmseirtRvUplVLSVKXDm218IuVGR6zY9deXbocnePrAAAAAAAAuBfcltCoVMkSWjh3mnzLlFbogUMKPXBIvmVKa+Hc9BApu4oULqxEs9lh/4YfNisx0ayiRb0Ue+WKQ/uly9GZzjSSJJ8ypXTx0iVJ0orVa9Xm+ZYqUcJb/hXKaceuvdmuEwAAAAAAoKDI89CouHcxLZo3XeX8yurPw0fVve9Qde87VIeOHFU5v7JaOHeainsXy16RRoN0dVlaRgxGQ4b7rVarnJycMmx76okmunDxspKSkiVJsbFXtHf/QU2b+J6Wr1yTrfoAAAAAAAAKmjwNjYp6eWnBnKnyr1BOR8OO69XeQxR7JU6xV+LUrdcQHT32tyr6l9eCOVNV1Msry+NaLFbJkHEwJElWi1UGObYbDAbbM44k6YN339KKxXO1YvFcNWpQVyPfmWDXf9EXK1XRv7y++W5jlmsDAAAAAAAoiJzzcrBpk95VlYBK+jv8hLr2GqzomBhbW3RMjLr1GqwlITNVJaCSpk58R117Dc7SuHHx8SpkMjnsf7p5U/3861ZFR8fIw6OIQ7t3saL68/Bftu0RY97XwUNHMj3P8fAIRZ48reTklCzVBQAAAAAAUFDl6Uyjj2bM0aEjR/VKz0G6eOmyQ/uFi5fUpcdAHTpyVB/NmJOtsS0Wi+3tZtd07dROZnOS0iwWOTs7y+Tubtde9f4ARZyIzP6FAAAAAAAA/MflaWgUeuCQWr8crHPnL2Ta59z5C2r9crD2HzycrbFXrflWQwb0tG03aVRfx8MjZL36rKM133ynIQN6ynB1GVuTxg0Un5Cg8xcu5uBKAAAAAAAA/tvydHmaJFuIk9s+N/pq3Qb5+ZXVupULdSUuXpEnT2v8pGm29i//72sN6tdd36xaLEtamv6O+Edvj5uc7fMAAAAAAABAMnR6tbctwdmx+0B+1gIAAAAAAIA8tPOX9Tk+Nk+XpwEAAAAAAKBgIDQCAAAAAACAA0IjAAAAAAAAOCA0AgAAAAAAgANCIwAAAAAAADggNAIAAAAAAIADQiMAAAAAAAA4IDQCAAAAAACAA0IjAAAAAAAAOCA0AgAAAAAAgANCIwAAAAAAADggNAIAAAAAAIADQiMAAAAAAAA4cL5+IzkpMb/qAAAAAAAAwF3ELjRydTPlVx0AAAAAAAC4i7A8DQAAAAAAAA4IjQAAAAAAAOCA0AgAAAAAAAAOCI0AAAAAAADggNAIAAAAAAAADgiNAAAAAAAA4IDQCAAAAAAAAA4IjQAAAAAAAOCA0AgAAAAAAAAOCI0AAAAAAADggNAIAAAAAAAADgiNAAAAAAAA4IDQCAAAAAAAAA6c87uA7BjQ+1U91byp4uLi9U/kSb334VTFxl6RJK1dsVCpqanpHQ0G7di1R5OnzVZqaqqCX3lZJ/45qR9/+tU21pNPNNF9vmUUsnCZ3Tky2796aYhadwiWJLm7uemNof0UWPV+GQwGbfltmz6Zu0BWq9XWv5J/Bc36+H091arDLa/r5bYv6IEqlfX2uEl2+292TVXvD1D7l1o5HCNJAZUravSbQ2Q0GHQ66qzeHjdJiWbzLesAAAAAAAC45rbPNKrkX0GV/CvkepwXnn1axYt765k2ndWuSy9t3PyL3hzW39ZuTkpS6w7B6X9eflXJySnq2K51rs+bkX69uuno8XC169JLbTv3VJHChfXiC8/Y9Wn8aF2lpqXJ7z7fW45Xt06Q/CuUc9if02saN+YNvT7yPXUK7q9t23epa6d2Wb84AAAAAAAA3ebQqLzffVowd6oWzJ2qcn5lczXWiy88o8lTP7XN5vlh0xbdH1BJBoMhw/6fzF2g5s0a5+qcmXmkTpBW/N/Xtu2Zcz7T082b2vWpVbO6Zs35XI0b1rvpWK6uLjIajfrr6DEFVK54075ZuSa/+3wVeeq0zpw9J0lat2GjatWsftNjAAAAAAAAbnTbQiNfnzJaMG+aSpUsoVIlS2jhvOny9WXZH4YAACAASURBVCmT4/EMBoPi4uPt9s1fsFTu7m4Z9jcnJcnZ+fasvrsSF6cyZUrbtuPjEzTuw6m27UKFTEpNTdOvv29Xg7p1bjrWw7WDtGtPqH7duv2WAVNWriny5Gm9PvI927azk5MMxoyDNQAAAAAAgMzcltCoVMkSWjh3mnzLlFbogUMKPXBIvmVKa+Hc9BApu4oULpzhM3k2/LBZiYkZP6vHZHL/93lAeWzO/EX6ZOoHeqROkG3f3+EnbB83qFtHf+zco7j4eLm6ucrdLeNgS5IaN6yr37bu0M5d+1Tv4aBM+0lZvyaLxWL7uE+PV/T1N9/f8hgAAAAAAIDr5flUnOLexbRo3nSV8yurPw8fVfe+QyVJC+dNV+ADVbRw7jR1Cu6vi5cuZ3lMo9EgXfeQ6VtxMho1dEAvff/jz9ktX5L08ksv6LFGDez2lSjhbft4x+59enP0eA3o86reem2gZs35XD9s2mJrb9SwruZ+tkSStGt3qB6uU1O//PZHhucKqOSv4+ERkiSLxaoihQs7zKjKyTV1at9G3Tq315mz5zRj9mdZOgYAAAAAAOCaPA2Ninp5acGcqfKvUE5Hw47r1d5DFHslTpLUrdcQLQ6ZoSqVK2rBnKnq3H2gomNisjSuxWKVMnl20TXubm5asXju1f5p2vLbH/pi+aocXceylV9l+Pa06x3+K0x9B49QOb+yem/06ypUyKQ1676TlP4sp8iTpyVJv27drheeezrD0KicX1lFnjpt2/5j5241qFfHFgzl5pqWLF+lJctXqfVzLfTa4D76YPKMrF08AAAAAAAosF555ZVM2xYuXGi3naeh0bRJ76pKQCX9HX5CXXsNtguFomNi1K3XYC0JmakqAZU0deI76tprcJbGjYuPVyGTyWH/082b6udftyox0SxzUpLadu6Z4fEWi9XhgdmGq/uzy8nJSWVKl9Kp01GSpH8iT6n/0JGaN2uy1qz7TvdXqaRKFSvYwh6DIX15XUYee7S+Hq5d09bX3c1NBw8dsYVGN7umrFq9dr2WL/w0V2MAAAAAAICCYeHChRkGRzcGRlIeP9PooxlzdOjIUb3Sc1CGy88uXLykLj0G6tCRo/poxpxsjW2xWBzCl66d2slsTrrlsecvXFDpUiXt9pUuVVJnz53PVg2S5OLsrCkfjLHbdyUuzhZKNW5YT6Pe/VBtO/dU28499VKnntp/8LD8K5RzGKtBvTp6qWMPW9/n2r6iShUrZLum69WpVUOD+/ew25eYeOvPEQAAAAAA+G+4MSDKKDCS8jg0Cj1wSK1fDta58xcy7XPu/AW1fjlY+w8eztbYq9Z8qyED/p1106RRfR0Pj5A1C886+mPnHj3bork8PT0kSZ6eHmrxZDNt37knWzVI6bN/zpw9r+bNGtv2vfjCM9q3/6Akqf4jtbVj1167Y37L4M1oJnd3mUwm2/K9a44eO67AB6pku65rDh46osYN68m7WFFJUlCN/9lmRQEAAAAAAEj/BkWZBUbSbXgQdlZCnKz0udFX6zbIz6+s1q1cqCtx8Yo8eVrjJ03L0rEXLlzSrLmfa/a0D2UwGGSxWDRt1rxsPYz7eqPfnagRrw1Qj24dlZqapmN/h+v9SdPlUaSIjEaj4uMT7Pr//sdOTXp/jBYs+dK275E6Qdq9J9Rh7N+27lDjhvV06MjRHNWWmGjWuA+nasaU8bJYrbp48ZLGjp+So7EAAAAAAEDBdbPASJIMnV7tbUtwduw+cNsLAgAAAAAAwJ2x85f1OT42T5enAQAAAAAAoGAgNAIAAAAAAIADQiMAAAAAAAA4IDQCAAAAAACAA7u3p61b8Vl+1QEAAAAAAIA8dubMmRwf63zjDh8fn1wVkx1Wq1VWq1UWi8X259p+5C+DwWD7YzQaZTQabdsAAAAAAKBgi4qKcgyN7pRrYVFaWppSUlKUmpqqtLQ0gqO7wLVgyGg0ysnJSc7OznJxcZGTk5MtPAIAAAAAAAVbvoZGaWlpSkpKsv1JSUmRxWIhMLoLGAwGubq6ymAwyM3NTVar1bZ9rR0AAAAAANxaUmysklJzeLCzmzw93fK0niyfOl/OKslisSglJUVJSUlKTU1VsWLF5O3tLRcXl/wqCTe4ePGiTp48qdTU9Dv72jI1JyenfK4MAAAAAIB7ROp3eqNeb62Jz+HxhVtpduhUPZUPCU7u354WH6vYHFy4xWJRamqqkpKS5OXlpdKlSxMY3WWKFy+u8uXLKzExkZlgAAAAAAD8x+Qqpzq2sre6jf1OkfJTq7Gfa+pLlbN87LXlaUajUcWKFctNGbiN3N3dlZiYKJPJpLS0NAIjAAAAAACyw/kpTf0zQlPzu44cyPlMo9StWvTRd4qMlxQfqTUfLdLWbKzPu/Yg7MTERGYY3cXc3d1tDyy/9rY7AAAAAABQ8OVieZqb3K5/DpObm7LzWKZrAQQhxL2BrxUAAAAAAHktSceWvKE3lhxTUn6XkoGch0bOtdRjbA/Vr+Alrwr11X9sD9XKt8dq404gOAIAAAAAIK8k6diyQeo29kt9ObabBi3Li+DonHZvu9U4STq2bbfOZWG0XD0Iu9RjI7X051CF/rxUwx8rlZuh/pP2fDJQbeeH5XcZAAAAAADgDotc/Ya6jf5OkamSUiP13dhuemN1ZC5GPKefxnZTh84d1DvTmUtJOraktzp07qBuY3+6ZXCUb29Py/55wrR8wmi1at1FzdoP06BPtikq7Q6c93qJJ7Rx2TYdTcyoMUEHV0xX5w7BerT1QAWPX6uDsbexlshdWrQ+TFeubh6c/6Y6E0ABAAAAAHDXi1w7WN1GrEkPjK5JitSaEd00eG1OgyMv+VUoJa+r4dGglY7jRK4cdDUs8lKpCn7yusWIuQqNjq3srUcfrq7qDz+qwSuP5WaoW4jWxikfaXlyY01cEKIN015WhQPz9e6a07fxnBlIidA3q7coLMWxKXn3Mo1al6IX3pmhTYvfVHvXLRr1yTZbqJPnTm7V8u8O69LVzSotgvVGiwq362wAAAAAACAPnPv+DXV7bY2OpXmpfr8eauImya2JevSrL6+0Y1rzWje98X1WFo/dyE2Vu87W56/VVylF6rtRHewCqMi1g9Vh1HeKVCnVf+1zze5a+ZbPps63t6dly+Vd+mZfCbXv9riqeLrItXRttX+8gk4cCNNFpWjju8Hqs+Z8et+wZercOUTb0qSL6yeoWc/3NKhrsAati9aWCcFqO+Q9tW3/pub9rfTZS+++qRatg9Wi5xQtP5IgSdoyIVjBE0I0KDhYzdq/qQlboqULP+r13ou0J/GQPuo9Rd9esC/xYuRpXfF7SI0DCsm1sK+eaPu06pridSkt8/PYyazP5VDNGz3Mtn/RnwlK/m22Wn20S1dOfK0+w9fqhKSDa2bo3fUR6cdEbtOE4QPVrHWwWg0J0cbIqynXibUK7jxBEyaln6fVW2t1MMNZUwAAAAAAIO+d07Zvt+pYmpdq9f1MswfWkpezJGcv1Ro4W5/2qiWvtGPa+u22LD1zyJGbHuz1uT4dUl9eaZFXA6hIRV4NqiLTvFR/yKf6vNeDWXqZWb69PS1bzp5XlFNJ+fj+u8unzWitH9tYxW91bKKXmr83Q9NaFJUkxZke0ri576lHRengstla7vS0QlbO1qctUrRozo86cfWwiLNe6jF5hj5rX1S/rPhRJ4o9romzuyjIFKihs4epZQn70/jUfEhV/t6gj9cc0sVkSeUf15uDHld5p5uf55qM+6Ro26IQbfR8UYtXhmhxexetnvm1Iur11pqhteVR/nl9Ovk5lbcb6bSWT1uksOq9tWb5DI2rfVoff7Th3/PFnlZcjYH6MmSgGl/YoOU7Mpg2BQAAAAAAboNSen7S55o98TN9PrSWPJ2ua3LyVP3XPtdnE2fr80nPK+dPjnZTrX6z9Vnf9ADqy4HP6JmBX/4bVPWrleX85t54e1paiuTkKtecHFvhITXyKyRd/UL41KitKp4ukk5rz/4EBTWuLx8nF5VvWFsBJ8NszyuqUK++qhUrpPIPVlbxyzG65UK48s9p4tinVXxHiDp3GabX52/TiUTd8jzpMukTd1oHj0pBTeupuJNUvOHzGvJ4wM2/uJcPaduJ8mrdKlAeroVUrdXjqnYyVNvOXm03BaplU195FAtUtfuSdfFCdHY/owAAAAAAIKfcKuup1rXkmWGjp2q1fkqVcz0rx1O1hn6uT4MflFdSjGKSvPRg8KfpQVU2RslVzJP+9rSRuRkia5xcpLRkJeflmGnxumKO18ZJwdo46dp5AtXcLPtwykmSsjYbx+OBxzXk/cfV73Soln8aokHTXLT4Na9Mz3PrWpKVbHaRm8vVfa7l1biN/bwiB3EJilMhFSl8ddu9kLxd4nUlXrbgzP7aAAAAAABAweOp+iM+19SkPpqp/vp0RP1sBUZSLkMjSVJSrGLlKc/btjZNUumS8tExRZ2VdHWJWtSaCerzZz0tHlk/fUe236TmKleXwmo55lO9Wcu+ZUsOSjy4ara2lG6vfg2LytX3IXVpXVurPwpVWNrjmZ5nz61qSTuhee4punIts0qL1tE/Y1S8evnMl+WZCqmIEhQXL8lTUnKC4lIKq0JhSebMDgIAAAAAAAVPKTUZu0pNcnh0rt6eFrlysB4Pqq7qQY9r8OqcvhIuC4rVVvMHT2v18m2KSpR0OVSrN4bJ54EAechFPqWL6sSfhxSVGK2D2w7pdFYCJCdfVavioj2btykqTVJsmL79/tDN33bmJLkpXhcvO848Km6K1rdfrNLGEwlScrT27DikKyV85eOahfNkVouTr6pVkfb8tksX06SL25Zr1Myt6X2cXCVztK7c+CDrEoGqdd8JfbMmTFfSUnTixy066FNV9W54BhMAAAAAAMDN5OrtafM+WqNj8ZLij2nNpHm37+1pKqqWQwfombivFdyxi5r1WaSj1ftoTKv0aUfVnn1OdaMWqW3HMZoV4ariWVp25aJ63XrrmfivFdw+WM36hWhbnMvNDyn8kJ6ol6CFbzi+Pc2nRW+NaxSv5aMG6NGXhmlCWICGDn5cPlk6T2Z9XFSvS7CeuLBMndsHK3hZsloPel7VnCQ9WE8tXbZp0Ftrb3iotq/aD22v8ntnqNVLvTVoY1H1GPa8yrMUDQAAAAAAZIOh06u9rdc2Rr8xRD4+Plk7MnW3xj/eRvMirm5X6KFVP47M8sOwExMTFRcXp9jYWNWoUSN7VeOO+vnnn1W0aFF5enqqSJEicnNzk9GYq0lqAAAAAAAg9TsNfqi31qiVZodO1VO36wVjORAVFZUHb0/zS397Wo/b+fY0AAAAAAAA3FG5f3var3fg7WkAAAAAAAAFTmU91Xe4KquyKud3KRmwC40sFovS0rL9GrIcsVgsd/R8yJ20tDS7r5nVar31QQAAAAAAIHMGfz3Ru4+ekCSl6W6KSCwWi31olJKSouTk5Dty8uTkZCUnJyslxfFNZLj7XLs3rt0fPNMIAAAAAICCKyUlxT40SkxMVHx8/B2ZRZKUlKSEhAQlJt74znjcjRITE+Xs7CyDwaDk5GRCIwAAAAAACiiDwZCeA1y/Mz4+Xm5ubnckNEpOTlZiYiKh0T0iMTFRRqMxfXqaszOhEQAAAAAABZTBYFB8fLx9aNSkSZP8qgd3scceeyy/SwAAAAAAAHcY00UAAAAAAADggNAIAAAAAAAADgiNAAAAAAAA4IDQCAAAAAAAAA4IjQAAAAAAAOCA0AgAAAAAAAAOCI0AAAAAAADggNAIAAAAAAAADgiNAAAAAAAA4IDQCAAAAAAAAA5uS2gUPqmBTKZmmnXydowOAAAAAACA2y0HoZFZ4V+NUpv6FeXtYZK3f5BaDg3R3uibHHJgipr5VFT/dTfrBAAAAAAAgLtFtkOjqK+6q1nb8drm3FR9x4zTsBf8Ff55dzVrMV57zZkcZHJX0ZI+cnd3z2W5/1Gp4Vr99iztTc3vQgAA+nWWRn0VlXn7haVqU9IkU7Egjd9558q6rTb2V8ViJnn7ddd6vhcBAHD3So3S+vc6qYG/t0wmb1V8uI1GrQvP76rujIhZambyVfeNmXeJ3jlL/ZsHytfDJJNPoFoODNHeuNydduvrgfJtMUsF9bOczdAoXEs/XqXwCv20ZP18jXttmEZ+tEqbPuko951TNO6rTGYSVe6nVft/1+QnCI0c/NRfFX1u/p/wwzO6a1yUv/yd07fDl/VP/0egZEUFNW2jUetu8sNLTm0brsCmU7J440dp/chmCixpkrdfoBq07q+lx/K+pHu/pjxkXq/uAUEadUd+II1WyHPeavDBYYeWw+8Fybv1Ut3rcwgPf9xMFTvcmesIn9RA3i1CHM+VulqdigXeoa/pbbRtlIIC+2tzZr9EyEup69W9ZEUN//XGhijNau6tBh/fpr+Z//PXmQ+6a1am/6Ykymyuqn4rVqlfzZuMk19f89S9Gh9kUpvFt7rjr/u7/+g4bZrbUUXjzLoTX1oAAJAT0do8tJnafHRI/n1natWKmer3QLimtG2jUdvy6Dv4xu7yzatH0cQtVRsPkzqtvEP/uzg2S21aDNfq1KYaNj1EM4c2VfTK7mrZISTrP89lULPP/5qqxaNVVey2FJ3/shcapUYpKsos96o1FVTk390+T7RWi6plFB2Ryad623AFuth/Ys1Hlmr4c0HyLWaSqWRFNet5Y8Jn1t55/dUs0Fsmk0m+QXcwId02XIHFOmn1nf5takY/AF1YrfGfuKvfmBYqKknm9Ro/dKncOyzR1h/mq43Wa/2uM7k6rd0PsdFRCo+T5Owud2d3uUsyX4i++Q8JO2dp+PTLajp9kzat6Kcyv67W1lx9qW4IKQpKTXnJvapaD+ynFv536oQFm3/DYPV7qWb63zHkTkBT9evTWlUL8u8IirbQyM5mTXl/deZBo7NJPn7+Kup8Jwu7jdyLyv++oirIX1YAAO55x0I0et4ZNZ24Skte66AWz3bQsM9CNCzgsD6bt/k//osfszZ/NEVbffrp/9bP1LBuHRT82kxt+qyf3DeO1yyHX0JmnX/nmZo/ommB/Vkie6GRs7+qBrjLvHO1VkVct79Ea83ff0ibRtzsV6rXiV6v/s921KzDPuowZqYmD62vyyu7q83Af/8DHrWsu1r2XS3zYyM1c/o4dSixTeM7dNKUI9mq+J4XtXKWNtfpqDb3Xd0RF6WouKpq2rmFatasL/8Spjw+X3fV8quoZm+v15mTq9W/aUX51hmlrTf7F+ZMhM6UaaoOL9VXzTpV5ZPHP1UUmJrylL9aDAhW/RJ36nwFm3udDhr2QtX8LqNgKNFUwQOayie/67jN/F/qoKobQrQqd5k9AABAnon+dbP2qJ5av3Ddb5ada6ppQx/p5GFdW58S/dN4dXrYN31yxsNtNH7jvytXwic1kKl6f836oI0CfUwy+TVQ/5Xpv33fOrSiDM1DFGXerP5+181ajturWa82UMViV5d8vb3+6rnCNaupSSbbyozDmtLIJFPTWQpf10neHh21Os6sL9qa5N1zvaRohbQwyfvV9f/WM6OZTH79tfnahI4zmzW+Q1D6uUoGqtnQ1QrPymSP1D3a/HOU/J9qrfrX/Wzo/kRrtSgRpc2/XZ0csHOUAj0aqP973dXAzyRTsYpq0Hdp+jkyrFna3Nf3umuUZD6spQPTV72YSgaqWd8QHb42QSZ1vbqXNKnleyHq37SivD28Fdh6irZeN4Em+qfxahPkm768sH4nzdqZv+s6srk8zUcdR49SffN6da/XQN0nrdbeHPyHOeqrWfoioqr6LVqlyUOC1W/EEn3xek1FrfxC66Ml6bA+m7FK5mcn69tPhim4xzBNXvqeWmiPvli5N/OBU/dqfJC3mvXsr2b+3jL5BKn74q1aP7JZ+rMYAttolu3BS2Yd/rx7+jIvD18FvRqiw2bJvLKTTPWn6HD0F2rj0UyzIvLgXMemqEGxlgq5+rkyL2sjU/VR9s8oOjlLzTxaKuRCuKY0MqnNMrOkaK3fsFc1mzRJTy3jlqqNf3etj9uqUVVNajnvxmVp0dr83tW/3CUD1fLtzbZ/GJQartVDm6liyfS/yG0+3iqzpM0DfVXx9a26vKG7ilUfpTPdvtXpvfNVL+6wosLCZXppiXYfmKmmmYUuG7vLt/UXunxsihp4BGn8gRtSk+i9mtUlSL4eJnkHNNPwlddN98moptS9Gh9UTN3XXdbWtwLl23ezfHrcwZrObNao5wLTH/Ie2FKjNkZf/Vrnsqab3QMnZ6lZsWbq/3YnBZU0yTugpabsvFZztDZ/0Mb2D06bDzanB6s3LGsxHwlR9/q+Mnn4qkHf4eoUWFH9f5LtPm05dJRaBnrLVDJInT7/93rNe2dd/YbhrYpN+2v1teU2cXs1q0OQvD1Mqtj8/9m7/6iqqrzx4+8ZbnIcYLiKDdwoEFO+XUqW0OASjBKMngRtBK1MHJuAsUnQMpQmBadR1Ekl8wf6VGCNCVkhNinQEwo+MYJLRnBhiQ+OIZZdmCIviV8Pdnm+3z8uv+HCBVF0+rzWYi2v99599t7n7HP3+Zy990mk8LsrFgrWWfW+pebRgQ534Ds3heKW85v64TxG+saQGDWZO1rSLGg79xkpWB1mnkroNYvExVMZ+UgqvU26zF1wB2NeLDC/MJWT6N3SZvoor2H/UqaOa8nf/NS20Y2dptk1lpP6hFdL2ZeyNOIOfFebf0QKFo9hzNxElgaPMdf14uz2fH5XwJoI8/zokV5hJOa1/Sx3KF8YKaUXsao2LR2nfZVx31LzOel2X+atiMG3j1GTxndnMXLiGlonHxYsvIM7Fhb0Xd7GLvlrnSbbZcqtpfz0fkxA5btxbefnyVHp7Wvmnc7scKxnWzmU2PK5sbcyWmxXAC7BBI8rIbfQih9xUzWZi1vPdb7Mazn/dqWeziTuQXPnYcyDMaS3nrsG2o6tYiB7/hhGPpJKpYkBt30hhBBCDD3D1wbQeuDRZchL8PYv+ebTeDzAPEUrIpmysfFkZO9lxX3VJD8xu/PgjMp0Uor0xG9PJ358NakvriFXBd+EQ5S9GcEIJYAVBWVsm6EFjOS+OIulRS7E7sxh76oADK/NI+5dA+BBdFI0upJ0UktU1MJ0Ukt1RCdF4xG0gSPFGwlWFEJfK+PIqmArSlhN6vzZpJwLYEVmDjmvBaO+HcPSD60JqtRyzgA6jy5TNTQ6dHdB7Vcdrj7UYnJP+rA6t4xD20O58m40MTuqwao8qxS8GEb0exC6fi97t0Sg7I8j7MXcDiPUVXJfS0UN30ja+giU/ESS3mrp2xmziZubTOWEFezN3sZcbQFL5ybemKUfLOj3QtiK/woOfZZBvM9FspfPwtfjDiZHpVDcj+BRZXklqjaAYL/2K2z944kkLw9ltAkwllN2EkaPH82VWgOGWgMG1QO9h0plZXUfw+quUH5OR3z2ITKeGk5G1FSWfjWX3QU5rBhbQtK6ltFM5SlEJlQStP0Ipz5bjVfhMhL3GVEeT8NQEI+HNpIMQw6xowdhW9a4M5Ycw14iR3kQ+6mBjKcUMJVRXq5Ff0/LPXv7uWSc3EaofQDJZRfZ+0zne/mGd6OZ96ZK5K4yyj6Ihp2ziXnbfPAb3ooh5qCejZ+eomx7MJUrk0g/B8GvfUnZ2gCUkG18eSwZHw3wVS65380i+TktxUW1KPZYFpLGqcxIRoyN55ChmBWd5qSo5C6fRdK5UNI+K+NAgo7sBe2jxXrM09c+rCj+hrRpCj6ryvhyS0tDvCF5MpL94jwy7eM5VH6KrHAj21/aSDmDkKe+qAXkVvqz8dMcVujLWbOh5dgpSibuNSORH5yibFcEtevjSO5h/ZaMF5eROyqenM9yWO1RScGZju9foeBwLZHph9i7YDi5K1PMJx1TMYlPr+Hi41mcqjzEijtziUkwB04qt8axtNSLDbll7H1Oobr7ckbd/TOFmKhsdIsOUFacRujXa5jX4eR45WQu5eNWkPPpNgKqU1jzbsuJsSiZmPUGgrcc4kj6LIx/L7YuqGKRhfI25pK0IBPt4kOcKt5GwImlxG3tYZ2mrXEsLfc1l32RQnnRxQ7vqlTnFcKivRTvjODK24mklgMYyU2IIV2JJ+fkKQ78HnYuTCK30Vy+uPUGgrcUcyQ9Ev5pTZij97ZjsYzGbJYt3Ik6dzfFBdsI+qr4GhfQt1ReqNwRx9LTwaSVnuLAAoXMBcvI7rqIYB/5sXhMnE4h5sVy8/m5dBs+J5axdEc1YCA9Ia7DsW5ov2vTi97OjZbL2Fe78sDnHoXy0lN9br96awxxhz1I/vQUZbtCMayNIbnrOkamcpLnxlF8XzKHSg+RfF8ZyyI7jl7sfzu2huHDZSzN17PhzVj0mgG2fSGEEELcFFRVpa+55OVvp1I8KpZtO+OJmBZK7JvbiL2rjNQ3i9s/pJ1FcmYy0eFzSV4Wgcd3ZZSfAcXFA5/RI1BQ0I3To9MCxlwyPzQQvHwb8eHBhP5+I0unQe7+QoyAEhTPiqBaMremk75jJ8agFawIUsBeh368Dq0GRtypR+9izdSQEQQnZXHog41ETwsm+LexhOqvUFned38ME1wxgdJt6QAFRQOqqUOUQeND9MuxBI/XE/DURhJnDKc4rwCDNXk2ZpP6noHgtbvZ+EwooU8lk7YqFON7qR1GqCv4LE4nbVEEEc+tJtofysvLzXGOM2WUGT2IeC6W0GlzSX5tI7FBWtTveimbsZjEB0fys5/9rNPfyAcT227iX4t+B40AlPFz2Zh7im8qD5G2yAfDh0uZ+khcp7vEvTEajaDVdp7zNzaC+JdbptsYDRhNKuWrJnOH7g7z311TSTkJNF7scy5m0DPxhPr4ELEwAl9FT+SSaAJ8gol9yp8rp0+Zh5Z5zCW9KIvEaXo8fGYRNB5qzxkABa1ibmuKfd8HrlXbspJib14bR1Fa1o0wn6rZ8AAAIABJREFUVlPdqEOn6/wZNKAMV7oc8EZyPyzEJSqZFSF69EHxbFwwmoIPzUMDR8zYxpGPNxLh44F+RigBSjXVXwEaBa0GhmsURpg3SsF7JXglbWDF2o1EnEvv8661VgFua89bG7WA7H0w98+JhProCfj9BuL9ysjYZ74KsZgnZThohjNc01rGG5UnBf+VORzaHo3PWA+Cp/vj8tU586iDQchTrzQBxK6NJdgnmOjH/bnyz2qqTaAaa6m198DHxwP9tETSPkgm4q4u320sobBEy9xl8QT7+BC8JJbQLtPWghdtZK6/D6HPRKA3VlL5HVCaS+63ocQuCsBjtA/Rz4SiLS2gzGSgoLAM36gVRAfq8QlPJCqw72mQ1fuyKfaLZ8NzAejHh5L857mwP5OC1ov6cXNZsSwUH/9o5gaOoPpMyyDVwwUYAmNZ8VQAev+5xP/Wl2uddNljeVUDhkYtHr/W4zE+guS/7iX+4a4zj81l17eWfcZSojuVXUEXvoLkcB98wucSelct5/6pglpMdp5CxKJofEZ7EPD7aIKNxRRXmstXHRhL8lM+5vI9ZUX5+mg7FstYXkCxKZT4l0PxGR9A9KII9Ne0po6F8gIXv73IcBc9Pvd4ELBoG7u3R9Ftgl9f+bFwTFTnZVPpH8XSaXo87okgOnw05SUlqF2P9WWxhPYZrO393GixjFa0K91dLhi/PtfHb5KBgrxi9M+sYK6PB/qQpcT/VofxXJcfzNIMsr8KJXHtXHzu8WHu+kRCDdlkl7R/pH/tuK96AbV2L8sSCvBZn0b06Ja8DqDtCyGEEOJWYaSyshr8AtqnaGl8Cf71cAyn26evYa/FpbWPNUqHFpUrljo81dWcUj3Qjx2BqqqoqsLo0S5wrhqDCcCDyJej0O5bytL9LkS9HHkNyxho0fvoqNwSyWSvO7jj9skkl6qo12Mt4rY+q4KHfjR8XU2tNdupPEWlqidgUnspdf4B6E2VVHa4ATnCxaX1X+hGwZXWh43ogwm+s5qd8XGkFxngnrlsfDOZ0DuxTBtAcnYW8f7tS3GP8I8nKzuZgEFYaGlAQaNWythgotfnULYrEl1lOmve68dTvExY7mibQEXBZ1EGOZ8e4lCHv5w/h/axwFSHDq6ioDAcxaH15XCGmzCPYtDqUErXEOZ9ByNvH0Nc/kDGNli5rYFqNKKaFBSr1uMxUFsLHmPbh9t5jPVoO7gVF4XKtyLx9RjJyNtnkWExwKcldPsRdj+lA/tgNn6WQ+zYAebfaMCg6vDwaC2ADv3YEdRWt1yq3XR5UtBpL5K5cDJjdCMZGWqertHzcTqIeYKWBbXN/zQfO+YjRwmJJ35cLrP8phK3tRglMIKA0V2+22jAYOocXOxsOErrQaS0bMcEfHeO2u8yzI8GdxjO8MfSqTZexKgaMRqH43Jn/1bZrv7KwIjRHu0/Ah56PFQDhpao+HCN0tZiFHul7eRu+NbIcBfdIK6BY6G8o2YR/5zCzlBfZiWkc0oXSoRfl62ajBiNoHPpJTeK0nIDZzjDFfMdCxoNGIyVpD7SUpe6SDIajRgbzeUbcaeufwvj9dF2LJVRNRox3u6CVTdqrNVTeYGAqHiCTsZx/4MxpOSpBIQHo+8SwOkrPxaPia8MXMyLQ+dgrs+AteVcMV7kYqMBg8kDXdfAaa96PzdaLGOf7QoU++HQeIWLlj8CJiO1xuG4tB1TWkJfO8S2xzsfEWptLbW60Xi01qHiwei7DFTXtp6B+tmOrejUlKxfRgYRxD6ua8vrQNq+EEIIIW4OiqL0cpENcIUrjTDcXukwIEkx32hXB/iEVPUiqqllraLh5r/JGypR1Stt6Sn+kUSMU1HHRRDpfy0dVSPZi8OI3gcRKTkcKckifrz16Q2HHgJM5qCTorGcjqIZDibVumt71YjKcJSO993sFRRUjNZUsH0wG/MyiBpVwLLgMYwJjiO93Iovjgpm48e7ifVRUHzi2f3xRoIHaf3b/gWNytcw1cuLmPc6X91rg4LQa9S2u8R90Wq15oBIx/80VlNcUo5BBey1aFHhdh9CQ4IJ7vjnM0iXliXJzHqxHP/Nx/nm2y/ZFnIT3k1tOXCtipz28ZnqrfOIydORWPgN33+7l0hrr2CvaZSCitrL+MibL08GMhfOI10TRU7l93yfG9t95MR1yVMvFB9W5J6ieG0wxrdn4zUxjtzehib2hwkYHUlG6SlOlZv/vjy5jdC2uw7XmP5N99QoLcHry/giNx6P0ylMHT+ZxKJBmhxsAjQ+xGd3qMszR0j2b/1Af38ce287vebjRrknmr0ny0ibAdkLffGam9l9faFryM+I8G2UtdTlqZNfcmpX9MACi9exTlQToOGaR8YBA89nX+24F1d0/gRrMlnzVpc9d9O1XSGEEEJYQ3enDhqrqe5yM74gYTJeT6RT3XqDrLFzgEhtVDvcROsnjQIaPdGZRzhS3P5XlhHbNsJcLUwns3oEI6ozSS+0ov9tqV9kzCXjQwOhK9OJn+aDx1gdw63NtMYFl7vAUN2l32MyYPgKXO6y3NNU1SvQ4WZnrxQFhSuoHSNMqoqqMc9osiqJsREkZ5/iy2PpRJBNTGgMmdYsBzQqlG25ZZTlbuw2Qv5a9C9o5KFH920l2e/t7XRxoJaXU21S0OlGWPxqR3ofPYqxmOIOa1pXvxvD1EcSzQthj9Kj94DK/NzO2zlZbNX6Fdao/kcJ1T5ziQ3StTSOLnHDwew0KwqKydgWWbR6+JxWh05zkYu93sZuodHh4gLV5zosiPt1LbjocNGolJSUMTo8mojRN/CByVoPdJpqqqvbF3Wu/lptaZA3YZ5MlRSUKIQ+E41+sJ+XOMBjwFCYTmqeAZ/HV7D7swPEkk7qvi4j+ux16BQDhn4M9ANA64LWqMKdHniMbfkbrUPRaNFqwVjbvwR1Oh0Xz1W3D2v9qhqDokPXxwlLd7uWK7UG69f/wjwXWW3sZ8DnXC6pbxWAfzQbPy4mY1o129/K7Ry81mhxGUDZ0Y5ghGLEqOlYlx5oFXP51O9q+1W+3tuOZcooLdpva60bOtv6HQ2gXmk7Jq07No2Uv5dK9hkPQpelcaQwEd3+jWSevPb8AIy4XcsVo4p2bIf6dDHPfddpDFz8th+J9Xpu7OV7VrSri8aLMErXewerpT3V1ravoVS8YympXRbQVlxc0BrOUd32ZA0DtQYdur6GjVlqx71/C4DgJRnsXhVE5foksr9rz2u/j38hhBBC3BS0gcH4mkrIzevwW24qp+BgGUZ7HTq06Md7wIliylq7maZKyj+/gu4e/cBu0N3lgYfGiKr4EuAf0PbnM76lP2KqJHV1OjyVRtpTkL4utduNxvYrcYXh9nDlu/ZrA7Wxw8WwehGjaTjDW5eRMV3korWdbI0vwQ+MoPqT7E5PvFYLs8n9TkfwpM4jra+09V+NVJ48B3d6dOo7Whx1NM4XvVJJ8dH2fWA8WU4levTj+s6mcV8cUx9bQ7EJtD5z2bg5Fp+WZS+s4qJH79L3x/qjf0EjbQQrVoai5MUxNTiGxA0ppPwphqlzU6kcFUrUU9aNy9CFxxJ5ZyUpT88icWs6qetimLWqAN3j0cxyATQBRP8+mOEliYRFJJL6VjopK+YR8OBU4t62bjRTX0aM0jL8ZC6ZheUUvJ1IahFcaV38yn4EilpNWVG1VUP8++SiRz+qkuy3CygvySZ5R6GFDyoo9kYq/1Fsjg4rHoz2qOXcOWsujrWEhgdx7s1EUgorqS5NJ+ntSoIfj0CHgsuoEZwr3EtuaTHZf0oh19g+91PRKlz5upyC04ZepgwWk+jV+lQ3KykBzJ0BmX9KJvdkNZX7Ekkt0TNrph56zZPCCHuoriym/OtetjfoeRqBi85A8b5siktyWbMu2/w0ocHIk9XHQBdf55K0MJHUkmqqK8upvjiCEaO6BGft/QnyN5K5KYWC05UUbE23bjSSXzDB9rmkrMym8lw15R8uZdaCTAzoCA7RU/5hOsXfgXp6L7nlfQ/G1IdH4FuawrK3iqn+ZzEpGzJRp0UQ3MeaM/qHg/EoSiV5XzmVpdmkvFfWdhLOXdD+JK9O3xmv52JhJukl5RTsSCbTmpOoqZLMF+NIerec6n+eorJWRTtK2+XiWkdAiC9l76aQXlJJZd5G0ousGIiq+BMaZCR73RoKThuoLkknLmIpBUZz+VyK0s3DSo3lZOZX9j20tdfjtBd+oQQruaSuy6XydDHpWzs8gvSfKUzu4YmQyj2+jK7OJX1/OeX715Cy35qAgYKhcA0x8SkUnK6msryaixodLl3vG/SWn17oHw7FoySVpLfLqT5XSe66WczbWt1yrNeS/XYuBlU1r6PV542E3s6NveizXanUVtei13v0EaDRETpNT+W7KWSXV1NdmELSqlwMSpfItF8EEbpckpdnUv7PSgrWpZA9IoK5/j2n2v49S+24C2MxqX9KpaBDGRQN6B5PJt4jl8S1BagDbPtCCCGEuEmMjWbFM1pyE2YTtyOb3LxMUhZEs/2MnqjnglEAn99GE2BIJW5hKrmFBWQujyP1jC+xzwRYt41RLrhQSe672RR/DbiEEjkN9v4phpR9BRQXZpMy35fJK8xPizXuX0NKqZ7oRRFELIpGX5LKmv0tkR7FBZ0Wyvenk1tuXi7E388XilJZuiOb7K1xxLxW3n6NOsoHH48r5G5NJP29dNbMjSH1jGpeALxPCqEvxhNgSGXeY0tJfTeTzK1LCYtKxxgUT2xQhx6dqZydKxLJLiwgd1McyXlXCJgRbO47dstz1/oJJfopHQWrYkj8sICC/SnErdiL9vFYc6yjD9qxOtTCFJYlpFNQWED6W3upVPT4WBFwul76vaaRftFeDmXGE2AqZueqRBK3FHDFP56MTzOI7m1xpo60oWzLyyB2bDU7l8ex9LViRjyVRs6WiLZ1P/RL9nJgfSS609tZujiONZnVeCzOIO33g7PWgjY8kdVB1ax5LICYD7XMesqX4WrLItv6CKKDDKQ8sZS9gzEVSBNM/NoIrmwPI+CJFIxj9T0PbdMEMDfKh/KVs1lTpIJGT/ADCmX/sC6sqHtmG1lRkP6EL16hKVwM301ayxPWgl/cSIS6k1nBs0m5EszcIBcwmhurblo0s0yZxCzoYXpJGxXjleEM79cTwrSEvrbb/DSfAC8mJ1QSsGU3K8bTR54Ugn8bhUteHJFbynpJf5DzpPEhdk0sI/ZHMvWxRKr95xKhh4u1XHuerD0GutA9tY3dT6mkPuaF1yMpGB/fxuoZXS9RdUS/to3Q2hTC/KaSdHKEdSOl7EPZuGsFHn+Pw1fvRdjqSvQz/NEB+ue2sXp0LrM9hjNmQQnDx1mR23vi2f1mBIb10/HymU2GJp7dr0X0vZaPfyLbEnTkRgUw+el0GGsOKoKK2qi2r+PSscS/XU3iuGLigqcSlz/CupPo2FjStgdTvXIqXuOnk6EsJC2h+2My9c9tY+OEMpY94kvYBiM6q2LhOuZu2U2UksE8vzF4PZGKwS8UX625fGkvKqQHj2Ck31KqR422Ir3e245F9qGs3h4Fu2bhGxhHrtJhjakrKldQuj/lzyeK5N8PJ3t+AGF/KkM33pp7TAqha3cTr93LPD8vfJdXEvDaRiK7/gb0lp/e+CWS8VoAlaum4qWfTFyhjtAQHa3HesCJGMbcPoZZ+8DDiqG3vZ0be/lW7+3KVEbxCRf8H+j7APF4Lo1tkypZGuzF/VG5eKzKILFrMEgJIDljA76fJxIw3pd5+R5syEhuX6TSkl7acSdflZD5ZjoFXU/yGj2xf56L+lYSKScH2PaFEEIIcZMwr52YEeVC8dpIZkXEkXrai/gPckhufXL5PfHs/iARj8/XMCs0jKUHtURlZhHfVz+z1fhoYsO1lKyNY2epCuiYuz2L5AnVpEaFMfWxODKMwcQ/E4BiKid13V7UkFiixgPjo4gNMZKxzrx2LJoAol8Mhn1JLH3P3EnxeG4DySEq2S9GEve2gaDwgPYbdJoAElMT8a/dSdyCNeS6xLPx9wG4mIzWjeq/J569H28kmFySFkYTvTYXZmzkUGYsnaIMGj3BPrWkRIUxa1Uxut+nt8cheshz932Qw7YZKpkLwwibn4rhgW3s3dLX2syt9buC3bui0B5MIiw0jKTDOmJ3brM+1nId/Gxe1B/+X+uLd9N3DF1Obla16cwaH0dux+ClxoPYj0+xMfD6b14tWopvvEJGcTI+Q7nORGkivhHnSCzfTcQgzo+8JpKnnqnZzLsrkdG5p0j2G6I8XIPK1b5MLl/Kl7tcSPSJgTdPsS3oBk5h7MRA6iNjyJx2iiNLbsHFgQvjGDNXZdtXaeh3TGXy/giOfNrlR3GI8hN6q62b07VdlSbi+yykH+vh3PxdOmHjdhJccoT4e4Yis9dJyVK8QmtJ/nY3Ebfa/hNCCCGEsEZpIl4P5hJ5rKzvG7Y/EdLt64tLJNtKgzuv86GBEYM8T9ASJTCW2FFhpOYtJW3GYC+0Yz1V40HkltibJziD5Kkjw3tLWWMMJXaaDsN7qRQoAaRZvYr3EFOLSXkxF49novHRlJDy4Tn0z/ijVQ3oX0wj8kYHjE6nEvemwtwFwYw4k0pmqQdBf75VAkZGcv+USOWvo4nQXyF3Ry5G/xX4aMA4KpSNW250wMhyfm4FltuVkdy3cvFYlGO5LGoxS/18uVhQdksGb7vJi+GOiHQMSuRQ50QIIYQQQtxAt0jXfSgp6EYP5QWjB7FbYgmL2kj5tKEbbaT4RBPvMzTbtkTy1G7EPXp4KY7JCdXgEUr8ro2E9mva3hDSeKDXVZIY4UWlUYfvUxtIe84DFA9inxuC/IzyweO7Zczzj8Og6JnV01Sim5aCxz0KqX8KI7FSRRcYRdqb5qeO6Z6Kt/5pgDcgP7cCi+2qZCMpxljLU9xGRZJWGYyKwoghHEo8qII2cqRyBTACnfQchBBCCCF+MmR6mhBCCCGEEEIIIYTopt8LYQshhBBCCCGEEEKIf38SNBJCCCGEEEIIIYQQ3UjQSAghhBBCCCGEEEJ0I0EjIYQQQgghhBBCCNGNBI2EEEIIIYQQQgghRDcSNBJCCCGEEEIIIYQQ3Wg6vjh+/PhQ5UMIIYQQQgghhBBC3EQ6BY3uv//+ocqHEEIIIYQQQgghhBhkP/zww4C/K9PThBBCCCGEEEIIIUQ3EjQSQgghhBBCCCGEEN1I0EgIIYQQQgghhBBCdCNBIyGEEEIIIYQQQgjRjQSNhBBCCCGEEEIIIUQ3EjQSQgghhBBCCCGE+An6+OOPe31fgkZCCCGEEEIIIYQQPzGtAaPeAkea/iRYX1/P119/jclkuracCSGEEELcIBqNhjvvvBMnJ6dePyf9HCGEEELcSqzt4/Ska6Do448/5rHHHuu+jf4k+vXXXzN27Fjs7Oz6nSEhhBBCiKFw+fJl/vnPf/bZoZJ+jhBCCCFuJdb2cbqyNLKop8BRv4JGJpNJOlJCCCGEuKXY2dlZNXpI+jlCCCGEuJVY28fpqqcRRZbImkZCCCGEEEIIIYQQohsJGgkhhBBCCCGEEEKIbiRoJIQQQgghhBBCCCG6kaCREEIIIYQQQgghhOimXwthCyGEEEIIIYQQQohbz4kTJ6z+7IQJEwAZaSSEEEIIIYQQQggheiBBIyGEEEIIIYQQQgjRzSAGjepIn+WKk5MTTk5OuI7xJShyJbtPNgzeJrqpIjXMi2kbKswvz6cz09WL5w9fx00KIYQQ4idM5cDCMTj5r6TUNNR5EUIIIYS4vgZ9pJEyJZ6/vr+HN9bFEmg6wEuznia10tpv15D6G1e8Xi6y8vOOePoH4uflPMDcCiGEEEL0g1pE/uEG+DKf/JNDnZlBdvh5vFxnkv7NUGdECCGEEDeLwV8I29mb6Q+HADB9ViDOvwkiZUMW83bOxnHwN0ZI4huEDHq6QgghhBDdqf/Ip6jRE+8x58k/XMVyH8+hzpIQQgghxHVzfdc00ngye5YfTX/Pp0ht/c8GSrc+S9B4V1zdvAhakEppA1C/mzmuvqz8u0rdmzNx8l9rHvZtquHAK3PaPu8fuZaiupakTBWsfcAV/+SKnrevVpG1bCa+Y1xx9fRnzisHqJGh5EIIIYQYoJOfHKTObx7x/+FG1X/lU9PxzdKV+Lv68/SSOfiO8SLhMEADpTueJcjL3Bd5emsqz/u48vReFWhg95OujFmU35ZEzZszcR2fQJEJMOXzvJcrMxNTePZhL1zdxuAflU7Fl0WkRPozxs0Vr4efZXel2p6HyxWkL5pm7vt4+TPnL/m0dptqtk7D9YEE0jc9jb+XK67jp5HwN3MJShN9cZq1mzq1iITxrjz9fsvyAucPsPJJ87bG+M0k4f0qOmxNCCGEEP/mrvtC2M6u7therqPuX+bXde8v5ukNVXgveYc9O2JxK1/Ls6/kozrNYPPBj4j3UXCetZnCjFjGa6Bi0+949gOVkMQ97NkZz8SaVJ7dWGRVh6Vi67M8nwOzN7zDO3+cSN3OZ3l+V03fXxRCCCGE6MpUQf7hOjwfCOHhKYE4nsrn4Pmun6niYLkz0Rs2M08P6t9TePaVfJSwVbyxKR7vo+lk9Wv6l0rR30px//163ng5BP4rgZmPPk+RRyxbti4n8PIBXnolqyUw1EB+4u9YefRXRG/dY+77bH+WhPfr2pM7k0Hq0f9D7IbNxHrVkJ74GvkqjF+0j8JN03FUJhL/t0LWP+oI1JC+ZDG7GwJZtfMdVv1HE1kvPkvqv9u0PCGEEEJYNPjT07qyBYUmVBWgjgMfHITfvMOrUSEohOB2IZ+A1w9QagohUO+Gox3g5I73GPNkNufpq9gz3ZtAvSMQiHI4lazyCuoIxL3XDatUVVbBrzfz4qwQFAJRLkMW13NhbiGEEEL826rMJ7/ajcAHPFG8HiRQyWD/wTqiozqsrahxJ/ovm4mdZH5ZuvUAdeNieGddNN4amD5JpdT7pX5sVGHiwldZ/qQ74EfdwQMk1M1m1Svz8NbA+G8OcGBrKRWmeYRczifrb3UEJucRG+YMeNNweD/P/1cRDU/ONifnOJ3lby5ntiPgeIysJ0upqIYQvTvebloUGnAe44mzI2A6T0VlE96LYpn3sDtMcaapKR21oQGuw6IDQgghhLj5XPeRRp2YqvifKnD3dAdVRVVVnN3dsW2ooaq+5684671xLF3DnId98fIcw5Nv10CzSlOfG1Pwm+SH7eEUnt2UT9VlhcBFm9kc5T3IhRJCCCHET0HVwYNUOU4kcDxgF0igH5Qeyu9yO8oRx7Z4SgM15+vAyxvP1tt0dlpsbfq3XVtbpS1tZydQ3N1wb0lPO/JX0NjSLzpfQ1WTG55jHFFVFVW1xd3NGc7XUNc6Pd/OEWe7ln87OeOISpOl4dsaTwInOVL65kus3VtBA95Eb9hM7AMSMBJCCCF+Kq5/0KgJVGxRFACVpiaVY6/44+rqav6bu5sGmlAv9/z1ml3PMjOxFOf5m/nok0K2PNH7+KKO3Bf8lfcTJ/Kvnb/D38efpzcVtXeahBBCCCGsVkP+4Qpsf+2Hd7OKetmWib/2hpJ88nsZxKw2ga2tLYrljwwetQHVVEVqmGtbP+vRrVWoatMA1yFyZvbWPWwOU8laEoSX/xzW/q1G1jQSQgghfkKu+/S0mpoamuyccXYCUECjMHHRO6wK03bIhSNud/T4bQ7uLUKZ9Q6vzg9EARrsevqcJY74LdhM3vzlFL29koR1c5jTlEfhH2W0kRBCCCH64ZuD5P9DpUF9Hi+35zu84Uj+YZXZv+k5LKTYQlOTOWhjMXDUPEh51Cig8WTe9i3Mc2v/b1t7Nzw1UGf5m5bZeTM7+SNmLypl918SWLkgHKNjMeun3JAwmBBCCCGG2PUNGpmqyMouxXbSZgLtAJxxc4MikxY/P78ev6IAtI4GMjVhvAyKorR0tFSMDVbe3zJVkBq1kqqwN9j8pDOBz21mxcl8ni0tpQ5vnPtOQQghhBACgLrD+ZQykfjMVYS0zc76H3YveYn8g0WovwnpISjkaJ4e9vf/oco0HW8NcNlIUzPYAmCLYgdN9XW0rhLUdPka1l68ww13mwZUZTx+foMQ1PlyN88vK8I7+Q2i9X7M27Ceqr/PpKi0CqbIDTghhBDip2Dwg0Z1FeQftoX68xRlppJe5cfyDdNblkv0ZHaEH6l/SeD5McuZ7aVQV5RG6tGJvLE3Fk+0ODrZ0lC+n92HnZkxxQ1vvSNrP0klZUIdzmeyeC27DnVcE2pf08w07rjbV7F2YwKe9jF4c4wPS5pwDpOAkRBCCCH6o4GiT47BhHgi/8Ovw4M4/OA/Usnae4BSNYTAHr45fvp03N5OZ+UrzsROUajY9RpFKjwMgIKfjzdsSGflTi0hps9I3VGBatvzjbU+OYcw++G1PL/ueVKZx0THBo5lpnDgjvXsS7QiTSdnnMkn//0DeD85Hb87/g+O37xEyitrcVwUiGPVbvK/ccTby/qlAoQQQghxaxv0NY3UwynMmTWH372cSpHddF7921+JHd9+t8s96g3eeM6Nik3PMmfW06z9L4Xpi2bjCYAjIVExeH+TwcoN+dSZFEJe3kzsmCpSX0zgtZPevPjH2XjbqTT0uTaRI9PX/ZVVk/5F+qI5zFmUwb/8V/HOsgF2xIQQQgjx09RQRP7RJrwfnd7tya1+j4bg9n0R+//R81eVSct540+BNGS/xO8WplAxfjodBwG5R61i+RSV/UnPkpBZR2DYxGtY/8iZ2Rv+ynLv86QvmsPMuQlkNQQSO9fPujT1kUSHOXJsUwK7y1VQ/Fi+81Wmm7JIeHImv9tUhefSN1gVJgthCyGEED8VP5sX9Yf/1/ri3fQdvX74+PHj3H///dc9U0IIIYQQg8maPswN6ed8k85MvxTcM06xecr13ZQQQggh/v1Z03/54YcfADhx4oTV6U6YMAEhpDnVAAAgAElEQVS4AQthCyGEEEL8ZNUfIGHhfpx/M5uJdzRxbGcqpb8KIdZnqDMmhBBCCNE3CRoJIYQQQlwvTn7MmJJPytZnee08OE+Ywao3Oy6mLYQQQghx85KgkRBCCCHEdWN+gmvgc5uHOiNCCCGEEP026AthCyGEEEIIIYQQQohbnwSNhBBCCCGEEEIIIUQ3EjQSQgghhBBCCCGEEN1I0EgIIYQQQgghhBBCdCNBIyGEEEIIIYQQQgjRjQSNhBBCCCGEEEIIIUQ3mv5+4Ztvvrke+RBCCCGEGHLSzxFCCCGEaNfvoNEdd9xxPfIhhBBCCHHdGAwGqz4n/RwhhBBC3Eqs7eMMlExPE0IIIYQQQgghhBDdSNBICCGEEEIIIYQQQnQjQSMhhBBCCCGEEEII0Y0EjYQQQgghhBBCCCFENxI0EkIIIYQQQgghhBDdSNBICCGEEEIIIYQQQnQjQSNxfV1q5NJQ50EIIW4FvZ4vG8nfsZuETUUcvUVPqldPF7N63W6SPqkf6qwIIYQQQggrSdBIDFxVIUkf1Fl+//JZ0t6r4vtm80vDkXyS1mSRlLKPVz86y1BdNlw9V8ar6/aQsD6L1enH+FwdooxcrmHPFnM+krbkk39+iPJxizF8nMWmE13/VyUnZR/5Q7UvbwFSbwNhoX6az/Lq+mODfw67eIq0vTVctfB24yVHIhYHMsnBUgI3en82sGd9Hkeb+/hYy2/FsHsCSAp3hcumG5I7IYQQQghx7W6eoJHpAM+OcWXapqoO/5fP857+rC0fumzdquo/yeLV4zewY95cw6b1xRg6/FdVzinsw3xxtwF+rGLXpxp+mzCb1S9MxKnqG+r7utDox7ZoruLV1AqLF1vtGsn/oAr3Z+awPmEmIVfPc+byAPOBifwtWeR0+r5KTqoVF1GAIb+ELyZMZ33CbBK8Gzj61cD3V0/72/DxftLODjjJ/lOreHVNMTU3cJP/FqTeBuZ0IS9kXBjqXAwut4mEUcGec0OdESGEEEIIIcxunqARACrHdqwhq5fBK+IWoZ4lp96dMNfW143Ua50Zfdsgb+dSHWVnG7mKDcNu08CPjVR9UdfLFI8m6psd8bx9kPNBI1UVdVxqhmG3aRiGCcPpGmp6ueNf/4MGdzf7wc4Ihqoaai6bwEbDMBsTly7U8Pm3g76Z7hRPXloRgPsN2NS/Fam3gbkniNcjXfv+3C3G80FnagrPWhEAF0IIIYQQ4vrTDHUGOnNnor6KlNeLmL4uEKXr218eIGHJSrLK61A8p7N862bm6RUaMufgtdOW6bYnOXBSxXPWcuI981mz6SDn7fyI3fRXlk9xBBoo2rSYhLcOct7kRuBz63ljSSCOQ1DSXh3bT8JpZ3T15zFcUsHTn5jR53n/SD2XflBxemQGL012BEwYjhSy/Ugj0ESTkzdLor3gaCHbP6uj6rb9pP0YTMyknkpYz66UYrgLzpy7TP1lO8Lme3P1UCll9Sr1NmNYuDiA+xT4fFcWZVNmM98NoIE964oZnTCNSa1JNV9gT2oRZedUDKkaYv4wEc+qL2n0mIgDwI817Emr4MyXGlanGnnydx0vj1U+/ziPXaebscXEsLv9eWGWOw6Yp5Ft2vsljcClZifmPBfEpF902VakO/UnS3j1ozo+P2/i+x01jPP2JrzHilU5+kEhn537jrItedSEh6DrWCMnCnk9px4UaFLciImeiKcC0MjRPfnkXADUJoZNCiFpqh1H9+ax70wd/GcePB6I+7dVpKXWcebMdwx7XcX97ruJGN3zLjYcyWfX8ToMF/ZxdfKD/Lbjmz/WkZNWxH//Xxtsrzaje+RRFt5vb+X+fogwpY78jDKqztRhOLEfw12uPPSIKz0393p2rS/jvvgQfG2AyxUk/SckxHvjcCKPpC+ccK+/QM2lyzTd5U/S/LtxQOXzj/N5/4zJXB/jA3npMVeGNZ/l1ZR6YhIm4kQD+W/mse9bDU6/sGPcLy9Tf/9slkxoYE/KZzBOw5kzl6n/wYaHosMJd2ut50/IPm+DbXMzIycHseRBJ2hJK+dbDQ6/sMN9mAnceq7XNrWn2LSrgu9tNDQ12xESGUKIqwYslslEzad5bDpyGYdf2qJz1WD4+URWP+FsYQOW682wJ4scB2euVtVRb+zYXq9TvV2uYU96CV/8qKHpqi3+T00jfLRmQPVmqQ1UWSxTP+vtUhlJbyusXuxlfn0ij4TzAax/zNHyNn6sI+dt8zo+TSp4hj1KzAR785SnE17mbRnPkrajhM9RcHC6A119HeOWhBPSXEHSfzYwaeR3HP22iXrc2s5rFuutY1paZ0aqcF8fh1v/683SfgZuvxv378uoar6b+2wsb/NSVTGv7/2Gqwo0/a8TEdFBTNJaly/L7cB8btr+WQPYmMDFlxfme+LUR/nNGshPzaNmykxi7tV0Pi5uh6ZuP+i3vpycHMLCwnr8fzs7O6ZMmdL5DbWC3cte4rWcCoyO3sx+5T9Z/xt3qEpl2sNZ2Po1UEEsJe8/TNGyP7BybwV4zSbELp+qKXnkLXKHunzWLnyJtFJzPyh+02aix/8bVq4QQgghbho3WdDIFr+F8dQlriX9mTxix3R8r47dSYs56f8+5XvdKFo8jYTtRczeGtLytkLg34pZ35TO02HPkzBlM3nlW2jYPoeZm3YTOSUW58NreD5TYdXBCzyspvO76QmkTilhuc9QlLU3Js58pWHJH2ejs2kkZ91fef3nM3k93pVh6lk2rS+jalIQnpdOkXbUiRcSQnDCRNnbWeSc9SJmUhAvGOtJu30GMff3sovr66gPmcfqJxSoKiTm9TLCX5nNaicw5Oxh+zFf7nvQis6ojStzYgMxpFxgTuxEdIDhXANOd7cEq25zZ06MN2VpCkmxXgxrvsDRlq9e/aKItG+9WZ1gvnD/fFcWaRWuLPFuIPuDC0yKnc1DdnDpyD5Wf9bApLDu2/KcGYjD2wfg5+D0YBDzJ1jKs8KkJ4KoOnuM+xZPw9fG1JYPLleRlmOePud5G1w6up+kj+t4/Qlnrh4vJFt5kPXxTtBcx641xzg6ZRqTZs3g0oWPuBo9jTA7wC0Q3W37eR1ncPUldqYrwyzkRDc5hPlnGyh7MJz5o+HS4fb3aj4upOze6ax/0N68vb/kk+8ZTkiztft7IjEjj7H6Etje5s6cyJYpgv1moup0E79dGY7nbSr5mw5wsP5uwm1O8f7Zu0mI98IBlfwtB8ipn014hwvWq8c/I+eXQby+wJlhNJK/aU/7dMIfLnDmV/NIeswezhbyQn4N4dHuXDpWyJ6fB7I+wZlhNLBnXQH5PuE8VGVOa32HtMp6zXcDORmnGD1/DktcgG/LSHq7jPsSJqLrpUxpx5156c8tx2/OHlYPdLHhZiNl//Jj+5JAHNSzbEqpoGpSIJ6Xrke9ufL53hIMD85k9QQFjBWsfrOMSQkTcTrez3rrpQ30VqbrXW+jjx/jv91CWP+oI6hn2bSpnKrxgXh2+OrnOaVcmjaH1ydo4PJZNiV90/5m1QX48xxWu5jzl3Z8IvdNxmK91XdLq4+hrwOot9EnetnPOOL5iwbOGOE+S9Ga5jre39tAyOLZTLKDq2cLSfy4hknzOwTresuXpXZAGduPOLIwIQSdjYmqPVnsOjGGJRP66iqY+PyDfI7eO42ke8312em4+GQPq419JHELmj59OgcOHOgUOMrJyWH69OlUVVV1+3zVjpdY+810Pjq1D9sPfkfQX9J5PGwVfgA04Dx3H6d+407T354m4e9urP/7PqZzkJeezGpLo3TrSrKcV1HyZSDnN87hyVcymL43GkvhbSGEEEKIa3WTTU8DRk5neZQt6RuzaOi0RIsjM1YX8s4iPxw1zoyf4Iba0EBTy7u2nhMJGaPgqA8hcIwjfmGzcbdzxNt/PNpv6viXCU4eLkJ9YB7T7wBlzGymj6+j4uTNOBdOw7j7PdHZANgzzs2J+7xbAhCKM6OVRvMFhoMnCxd4t9wF1qBz0nCpPxdsWnceurclwOLqhO6uu3mw5SJFN9oJvh/wYj/UG8He4mKt7c59UY/nJPMdbtBw3yRnDKfqAEfCFoTwkJ35cw63a7G93PNcr0vHCskZEUhSXCD2hwr574FctJ49S/09Xni2TJ9z8PNCd7YGAzDsniBeerSlYmwccbJTufRjD2nUV7D9hCsLY2cQrpaQ9sVA1ihqpOysHQ/6t0xbs3EmZHwzZVVYv7+b69nzYT0PLgjnhYl1pH000GNcg7ufd0udKLi7mvcriiMjL/0Pn51TAYWQxbMJ73Jxe+5sE54TnFuCZvbcd7e2PYBm506IX0v53JxxMjZwCaj54jK+E1u/44i/ZzNnLvSRVk/UC5Q1j+FBl5bXt3sxyeY8n1/upUzn62jyvLtt5JlunDNOAz072mh56EHzaDmUUYxWGvkerlO9NVB2wYmHWkcaaMdwH3VU/TiAeuulDVgs0w2ot2EuWqj4gs8vAcrdLHk5EM9OQdBGzlyww/felsCGnSuerh0+4OnVdizo7nLkqvEyWKy3PtLqyQDqrfd9o2HkCKjvbZXtSxeo+aU7vi3nx2F3+zLHu8tU197yZaEdXD1zgSZvr5bfHg2e450wnGvovfxAfVEeu37044UpLTcKuh4XY67huLiJHThwgOnTp5OTkwO0B4wOHDjAuHHjun3ebe5m8t6MxlNRcB/vjXtjA22xNM14ZoS5o2igovwkypR5zHZTUNweJlBv25aGo6OCseYYFedt8ftjHqcyJGAkhBBCiOvrJhtpBKDg/swKpmcsJuUfKzr9v21TESkL/kBRjYp6uYam8RaS0IDSWjJN+6gT9XIDdZlzcP2g/aPeU27OxwbZduxg22gY1uF128WFjcLVqmI2Havnqo2Gq18ZGdbXtJ3edL02GuhC1cDVH2FYr1eoLZ9TNdjbdfgPO1u4rAIabH+oIu2Ds9SjAWMd9W5ePabhcH8ISRPNO3z+4hCuDmTdJNVk3nYbDQ40cakZdHZQk5NP2nkT2JgwnG+m+4QEwMmLl57TMMwGdHNmct+AmlcTl5o1uHfY3/Z2cFU1Wb+/bZyIWBzCsNuASSEk/TjwZm5r0+XfzZgv3Bdr2Lf3AAmXnQiZGUiIW+dtXP0R8/b70qGcjf/XyGfv7eNMa5O9ZML93n6k1epHlUu3KbTHLDXYK/C92kuZflQ7nDQGU4eNXY96a1ZpNNaw6/V97Ps5QDNNl+2IaB5AvfXSBiyW6UbU2+hAkmZV8G7aHt7XevLb2b54dgpIN9HUrOl8zuzo59BeKo15f1ustz7S6skA6q2vfWN7m/kzFv1ogttsOwSaHPGdANDh96y3cxo9t4MmtYmaI5+QVNnypnoZW+8+gt+Xq9jzqSNO3pr2er5ux8XNJSwsrC1w9Kc//Yk///nP3UYedaQoDRx85XfsLq+DpjqqmkN6/Jx6WcXRqeeJ856L3uENVrJ2ui8rfz2PVckvEuIm09OEEEIIcf3cnL06xY/YJZ5MW5eGM5jvopkqeO33a6lZkEfefHfq3pxJ0N/7maytgnvUG5StC7wOmR4C54vZflTLC38IwMnG/EjtPUOdpxbDFLhqRTxumAKNHT+nNoGiQHMNae9eYNLiGfg60LJ+iYVEbDTtF0+3aXofTWGJojFvm9a79SaasMHBBuoP5bPP5kGSnnNiGCo5KXkWEtG0XwjaDDAf2OJgY+LS/9J2jdmowjCtpl/7e9htbVHTPgMHA8qn1p3waHfC68+yPXU/LA4npMOFvIPSx0VvT/n4xSgenhXOHJfO/1/zRT/Tuk3B4UeVJtrLdvWq+Vjr7Tuo/RsZdlPUm40G+1/dTcwLQd3Wv6npb1q9tAGLg/cGUG8AV+lf/Tnc7c3CJd5cOl3E6m3HWPLyxA7rkdlia2OiqUOb6ZPFemvE0N+0BlBvfe3nSyoMs7P8PooGfmzuUI8qhlrQuXT5jIV8WWKr2OA5dRqrp/QjCKGMISYhiKvpB9hVNZsYT435uPjxBj69cwi1Bo42btzYa8AIVPJfeZY0VvHRJ9NxPrOWoCd7HgWqtVNoutzzCK+G72Hior9SuLCGA6/8jmcXOPLJJ7GdpmsKIYQQQgymm3bAuPNvVhBNKcfa+k111P1LQeukQF0FRf84T1Nz/0YJefr5oR7O4sA3gKmB0szdFN2Ms9Os9X0Dl1yccbIBaKTqnLHtiTvDbrMuaGMN3a/gzLmWxIw1fFHb88WALc1td9d1t4PhX31fNIy+15GqkpqWfJuoOl6H7l5nUBsw/NwJ95YLasO5euo7XIR03NaguNsdhy9OUdVyIXfpZBUGD3d0QP23TejucjRfnF2uo6q2fcPDbAavns3s8b37Mp8dazS/bG7g6Bc2+Hpynfa3HU5KPVUtT1e7dKaGc33V6+l8EvZcMG/byR1flyYMP3T+iO5uO6pO1LXkT6Xqq8Y+czJOb8sXx9vn5Fy91MjVlrTOVbQ2VJWavtJSXPG1+ZKDtS2vjVUc/dGtbSpPjzyccag627auTP1X9dT/b28buVnqzYn7RtZz9Fx727h0SW1Lq1/11ksbsKi/9fYLR0ZeqmupKxNVX9TRVwlrPspi03Fz+RzGeeL5vw0YOtW1Pfe6XaasdTqoWkfNv/raGZbqrSWtyta06vtOawD11vt+NmGot8G9tyc8/sKVcT+cpax1BvH5UrbndfkxG0C+ho1zZ1hFFW2tUG3seSpuRzYabBV7QuZ7Y/iwiM9/ZADt6dYWFhZGYWFhLwEjgCbq/mVEcXREaaqj9HAFdRZ+Ij192vsq6jcHKapsnYhfx/5lQcz8SxENdu74+bihNDYMJG4rhBBCCGG1m3OkEYDGk+iXI0l/sqjldSDRS8fz7BJf7rbzI/rR8bg1NFAHVs/nd/zNKjaffJ6VD49hsUnB/YFoVv3H9SrADXCvN5MO5fHCegUnO0fuc3EG1bxeisO9Y2BHFq+qIbw01bpn31jiNNkH9y17eOGoPQ52jgxz6uGwsXFlkmsJr6cUERMbiO89zjQW18PE3vfOsHsDiTmTR+L6UmxtYNhof16YoAE8Cff4iNVrvsThF7a43+2EDlPP2+oxGNDIvjX52CeEE2LNFB07LxY+Wsjr67M6PGnI/Dhvz0Av3k/fQ8IndjhoXXEfZ8vVS4Ci4T4/O1Zv2UdTZDhzLNzqrflgD9n3zGGJtxX5ANzDgvB9+xMSjrY8PW1qCAsduPb9XZHPC6e8eX1Ox32i8FCYG6tTd5OgVXBwsW0JSvXiHn8ijueTmAK2zU3g6scLbnSazjhsQgDhx/NIWKfBwc4OXfdnIXbjMCmIsD35JKW0TN1xuJv5871xnxBA2PE8XmhJy92mr7QcCYv0YtOuPSTdpqHpRzseigzpPfjh4MX8iXm8uioLBwcbRv6yfU2unvffzVJvGnyf8KPqnY9IumrDMGCYPoAljyoM62+99dIGLOpvvdncTcSkCl5dtQenX9oy0kHpc+0z96l+OL39EUmHARVGBrY8sa4DzzA/Ptuxh4RP7XBw0DJM6WtnWK63trQ+scNBOwr7X/aR1gDqrdf93HyBM83OhPcW5LRxJnyWI69vySJHAXAm7Bl3Ok1PG8j+dPIl5v58Xl+/zzxaFC1hkUFM6nRKaSRn/R5qZsawsOM5T+vFwilneXXvBZLneDH//tbjwhadkw32P/kZVI7MeC6WA0uexmuXM4FzA/H+VQMNPaxd5fib5az6+x9ImOQKntPxazsWnJm3ej0VS57Hx60OXAOJWReN983bkxNCCCHEv4GfzYv6w/9rffFu+o5eP3z8+HHuv//+654pMbiqPt3Pu50WZVaY9MQ0wvq4frg29ezacopJsV0Xrb1BmutI+0sFvn/sfoF5Y5koS8/i86lzmD96KPMBV4/sI/FSCOsfte/7w4Os5qMsssfMtjpwNuRO55NQ4c36J5yGdP9JvQ2ESs76POyXhPPQQNY3GwKd9nNVIa+e8eWlsK5r2jSyb30huvgZTBrSc9o1Ol1I0hderJ5145dvtqYPc/P1cxrYHelD1gOFfPSc+1BnRgghhBA3IWv6Lz/8YJ7icOKEpTVfupswYQJwE09PE4PH85EZrF4S3uHvegeMAJwIn6hysHSIFhqvvcDVCd5DHDACmuv4/OdehIwe4nygUvaVlojJNyhg9GMdR0+0zi1t5POzMPq6H3PXQuXz4zVt03IMVfU4uDre+P0n9TYwtWc5er4lMH75PJ//OArdzfzrZnE/N5JfZOKhKT0vgmzv0ED2/2fv/qOiOs+F739PGWGvF+n4Zk4zUdZhUl2ZJCizIiksTB2VN0zVA55opJUqwVQ8UuFEpZxgQpSTgtGAIUYTTLHQRIopphhthWo6ejROGl1Mg64x5sdkmTo8S81On/FlIpx3g0Of948Z5DeiQSXJ9VnLwszs+76vvcd03173j73NwYkbeULkKNDx8XsU7z0P4TI1Zkiak5ot9bjbQPusjvqT47DESMJICCGEELfHaO5Wf2vNWFTyjfiZvKWJ2POu29N+ZCy11a/f/usQEknlwQOMv91xoJC/t5GEiFvU3ncU8jf9ivxNdcxYVE7TfVa2ZI+Ov5cD/9SRXVrLS5vqmLGohC2fR2PftvXWf39y3W7sZ7iO/CfLyC+tY8ayvYyfH8fyxaPh+lzf99xx5kOK/9xEQvhA5cqxrUznxIn3bt1/xyP8M/S+h7CfOk/xHMPV98UAOsOguZK0qZFMSqmEn20lb/rtDkoIIYQQ31ayPE0IIYQQ33hfz+VpQgghhBBDk+VpQgghhBBCCCGEEOKWk6SREEIIIYQQQgghhOhHkkZCCCGEEEIIIYQQoh9JGgkhhBBCCCGEEEKIfiRpJIQQQgghhBBCCCH6kaSREEIIIYQQQgghhOhHkkZCCCGEEELcAO2Cim+kKvP7UFVtpGobxTTUC9d71W6kjBBCiJGgu90B9NLmomZdIS82OFH9RixzcijalEmcfqhCPpxv1OCZmknq/cqtivTm+qyc+RkqeW8XYQ0Pvud3UrjsGOnVeZh7HOp8Pp9PMkpJnxB8o7mK+Ys+Ie9IKdZvyOUQQgghvu08eyp57E1v4EWIjvH3RLN85Vxsd91Yfe7aSta3JbI7c9LgB3W6KV66F8+/PU7lT4zd7/37f2N46udkmwcv+o3Q5qJqXRnH2hTQwJJdSl6CHtDwHN1F1Zt2HE4jBce3YuvqUbc5qXrqlUCZdrCsLCVvep+O7EdlzF2mUuAoxaoDvC7qqmvYf8iBb04t+54wAeA7VEb+W+7uclozzrZUDuzOxDhEbO7qtTx3SENBQz/nGYoWm+nVJdScFM7JR//qEfLuB/Dh2LyKslOgB0wZpRTNNkJzHYXP21G7yvk13KcV8g5txVi9lsrTPRJcqovm6Ts5kGuG5noK19Xg0YXR7jeR/nwRKRMAv4rzzSpqDtpxkMmR6nS6rozmrqPw+f34dAoaJtKLC7AZhy4jhBDi1hhFSSMf9U89zsZLmex01BKjc1O1Ko2sDWbe22xl8PxHC427y2gMSf/mJI0AOu2U70jFmmsZ/Bi/E7vXQuaE7rc8BxtRJmrY/6phnf4Nuh5CCCHEt1yoxcbeZ2KJ0Hw0lNfw0u8+JCE3mogbqOvuh22s7Ygc1rHugw4aHk4l2XADDX2NubaX4XlkGztn6aHNQeGKclw/KMCiU2lWo0jfVILpiRd7lXFueQXPogp2TlfAZ2f1inJcCQVYrva4VWp2OAmb0J1x05qbYXoeFVMh63R3XfqkPCqSul9rb+ez1puCcajYLuyizGllW3UqelTqsgupm1XRPbgIuF+rxK03EtdV79HnKG/7D2p3xaH43ZQv20h9wlZSolIp2p7aXVCtYfVLRpLCFZSVW6+WB3BuyKIx2Qz4qH++BuO6WorMoJ0u4/FN9SS9nILibcajT6HoZTP5uT1nVHnY9YKD+E07STUCp8tIe8GOdbNtiDJCCCFuldGzPM1r5/cNejKfyiHOqKAYLGT+zAbH7Zz2A5qLmifmEjsxkolT55L/Bw/gpnzhXMr+6uPQ+kSWvhEYC1HfLmR+3EQio6JJXFGFqw1Aw7Uji0RzJJFT55P/xFwmLqkJTin24Xw1i8SYSCLNscxfV4/HT2B2z7Ro5i6cS/TELOo/LWdu1HyqmgMhO9fFEp1dz824hSkJOaR8Vk5N8xAHnbSjxtgwXn3Dw6ETejL/Mx7PQedNiUsIIYQQt5miZ8YDBto/b+ESABpNb9by2LIykpb9ivw3PVwGwI+7oY7HlpWQlPU6JdteJ+m5Ji4D7gMHKP6jB4DLh2tJWruXLUXlJKWX8dg2Fxc7g22FjGVK5P+met9ZOgYI5fLHDvJXbyUpfSuLNjlounzzT/9WUSzppHfNEgq3YA7z0OwHMGFdZMOs7zs4p9ISbiM1Ifi+3oIlTO2eqQP4DpXjjMnB1mO6jDI1hdQ44xADpIG66+vBlmwcMjbf8UZISgnOxjFimwmO4z16hBfqqGyeR2Zc2NW33E4fcQvjAu3rzKTO0jjm7B+B5y0H+uQBBnLb7Pz+gpVUcyDOT1rNWCYGz+3+eMxtHpoBjHGkJlvQh/U/U/PCTFK6OrT3WzCqzYE++hBlhBBC3BqjJ2n0hYdmojBN7H5LSdpK07tFxOnA/epaNl5IofbDsxzJ1VP3fBVOv5mcPQfI+4GepOIj7FxsBG8d+bkOLFtOcv6jWlLOP0fhLg8076LweTfWHU2cPVrKvT4P7cF2tKPPkbVDI/3Ns5x1bMVyYhWrf+0JfupDM/+CI6crSLnHRpLZxbHjPsDNsb+2EDdzqFlQX4HOSGpuPI4t9YOulXceVolL6k4Z0XyIY+EzsMZYsfzNjlOyRkIIIcQ3j6Zy6ITK+MmRjAc6TtkpPhpGxubV/Kk4Fv58gN+eBT5v4qXf/W9iV+XwpxfnYm4bYk+Yz31E/GQpe0usjIG5dmwAACAASURBVD/1HnvPdn0QwpR5DzHlfQe1/QayvOx9rZGOuY/zp8p0FlxpZEuD2vcgOs6+x5plJcxY1PVnK2v2qQMmoUYT82wb5uAMIc29H2e4lZghO31GbLnp3bOKfE4+GRvX/VpzUfmWnszFUdcfzGf12PXzSNIPHVvLJQ2joTtIvUGP5u36TnzYtzu499+TGNerco12f/crvR583j6dSL+LXSfN3QmxHnwH62l/eF5wEDOKGWYP9hPBYdkTdlRzPEOvZDRhnW252p9WG+xocdYeg6JCCCFup9GTNPIHUjhKyMAfRy3eyoEdmZgVBVOMBVOrj5aBDjzpwHmHjdQEPYRbmJd0L66/nsZ3uhFXlI3U6UYUvZmk6Wa6xlhOH3LAnOVk3q+gGK3kLLbgOuQIjgwZiZttwxgOYMY2y4jz3UY0tRGn28IM681bWa1MXEKO8feUvTtA9sfvxK7GYeu1NM2OMsuKorNgi3Fh/6tkjYQQQohvig6XneTFJcxY+jpbmiNJm2siFHC7ztMx2YLNoCM0MpqZ32/D/WkrHefO477zXpJjxhIabiTBMsT6srujWXDfWCIiTUwxtHHxUo8swnejyZijY+/vP8T7j56FdESEg/dvHi52Gkh7ZjVVP+7/T/3QSQ9RnP8QUwJTWZjyk1RK5xsJHZnLcnM111O4Yj6JS+owr0jFNOyCGo6X9zPuZ6lXkx+e6nJ8jy7HcgOjja49xzAt7DNQOZzYdEBw1ph2spI6fTpLJvYOwGw14XojuHeRz0n5G060PhtYaO/W4flBao9ldl081B0OI2VOV39YIW5lOr51icxdOJfEdRrpK+P6FhqQ71AZWYsSmfvqONIzvukbZgkhxNfH6Eka6QIpHK1z4I8VxcehDY+TOCuRxOwa3IMcp/la8H1axlxTJJGRkSS+4KJd0/iyVQO9Hv0Auzi1tPnQ67uTP3qDEdp8A87wscyyovzVgeNdB677bSRNGOCgEaNgWbkcflOOq73PRwMtTTschm2WPhinBVeDLFETQgghvilCLTYa3ljLsTdWsz2xle3b3sMDtLa1c/lYHTMWlzBjcTklZ/x0aO20a+0QHkbEIANyA9MN0DvUYfqRlRnNx9j9UY9kEnoWrJpP8pUm1jxRzprqD7l4ZeBaI+6zUpL/EMk/SaVkYeTXI2EEEJVC0Y59HD+Yh7p5I45hdqzUhkJqwnP4RVwwQaPW8eJpKzlJNzDYqDmo+zSe1Kk3EJsfCAHwsOvXKqkr4vrNkFcSCiiIsZOfkUXW842YEmIw9lp65+PQH1SsjwyQlvqojmMTfoyt68EtqNRtqMPy6nsc2HOA9142UfNsHf3nn/WnT8qjYvcR3tsURuWzg8+0F0IIcWuNno2w7zQRRT2eZuD+wFva2/kkbh7HtoO/oOXZLCopYt/BFIyfbiRx0SC3H0UhLKaAg4d6P2VMa7BDm0bf3AvAuHAFn6/71tTe5oNw/cBPZ/iBDau2kfI3fBitOdcx4nSD9FZyZtdRuNvTa5qu87CKJaPn0rR69rubUZ5cyn4IPLb1Mw2nZpWnqAkhhBDfJCEKU2IjGXtA5dwVMITqMPwojb2ZvXslHSfCCNM6R2YZmGIiY+E/s7y2CUMnGAA6NbyakUdXPc6j3rNUlu0j/3d6dv9s4N5RxGQrayePRDC3gg/X2y6Ms4PLpAxW5k2spLEZrNeYBKN9VE7hwXgKtnQvufIctuO5BIXZjsBTyE66sa9S0P4r+JSwoSI5XIc6vaBHv3bw2Cx3KqiqBsGWfV/4UAxGOF3FMbUZ5eks6gCf6zTqR1koK7eSM13BklHKzgwADXuuC8uSHgFc2M9+5lHaL04N524XlkV5Pd5yYm+zURp8OI0Sk46tLR+nlkrKYP1RzY393TBsSYG/N8rUecS/XIPbn0Lc6PmXihBCfGuNnplGBhs/nuNj1+Ya3G2Az8Wu6nrap1qJ0bWjftGCotejtKs4j7pQrw50KSg68F1qQfODMtVKfHM9Ne8GkkDquzXUnPChxMRjaa6n7l0ftLlxnHBfTSDFzEqCg5XUuDVoc1Gzx8W9SfEDr6VWrNjiPDjeBeusIZ5sNoKMC39B/Lvl2NuCb/id2FVLr1lOngYH+qf2Ufubnez8zU52VtdSOsvNflmiJoQQQnyzXPFxwuHBe+c/c/cYMN03gQ6Xi3e8fujU+OBwEydaIHRSJKYvPqHhjAaal6Yz3q/UrOGHiSzgPO6u2URXmtm+biclJ1oJNUQyOVKhQ/MPWcfXRxjqwXJquh4r7/fgah6H6VoPnPM52LhZJX1DKqYeCQ/T4gr27aqgYnsFFTuKSJ1qI2/btRNGoLK/oXsD7GvFpp8WD4frgzN7VPYf1bBOUyAmh517agPtb68gb04MKesqyOnzpF3f0Y1UMY95PZ+2tseO8ZGk/oOpbQ5+f2EGqff3eE8XhamtEVfXWKzPRWObiaihkj86H45fV+HoKqO6cCnmocsIIYS4ZUbR/x3rSdlUgfp0IWkxa1F1Riyz83h9XWD99ryVOdTnLiW62oh1sRXLnT58XsBoJOknNiqfTiRLf5ydi9Mp2eRide5UJnphnNlGzqZUiFpC0VONrF4WTXm4hZTo7lufkvQMFcvyyZ8fzVr/OOIWFvGrfzcDAzw6AgXrw1b0x8dhe+AWXRqdiSVP2Kh5Ovj6pB01ZkmPWU4e6o8b+fHLPW/nCtaF8ZS/6USbfpM26xZCCCHELdPhspO8yA4hOgz/MpGcn08L9AV+aGP9uXq2PLmV4k4d4yfHkhsPjItlzU+bKS7byltjjEyLCrtGC9cQYiAtzULD88GHhShmsld4KP5tBUmvQMT3o1mTM+krnuVooWB7KgfXLx9nqV+P4gfToiIyw4cu5dy8mno1BvXpLGqC9VgWl/RLzgzbZ3XY9SlU9NqOaojYwpeQN72Q/Aw7ChrKnGcoGcZWCurbGync5UKLSqFgQ0p3gsjvpM55L6kr+8ev1tfhe7i096x7nYWcNSbys9OoDNeDphC/pmiAvZB6lokj7z9dFD6xlBpFQcPIvKeKZCNsIYQYJf4pfdnP/0/Xi99WvTrkwe+//z4PPvjgTQ/qVvC8PJdEZyYfVqded0JFa8jioYZ5vLc95bYkY5zPr8a1eCuZN/DwDSGEEOLbaDh9mG9SP2cgF/e9zmMfxbL3aQsRtzsYIYQQQoyI4fRfvvzySwBOnTo17HofeCAwS2b0LE+76Xw4Xi3H3hxYglZ38BNMUy3Xn/TxuaiqdhI3+/bN3ol7ShJGQgghhLgWjRN/fI8Tf/eDdh57o5e7JxklYSSEEEKIYfsWJY0Av4sXH4kmMiaN+shn2LriOh/n6XdSOGc+NYZfkJd8A0+/EEIIIYS4ATMWldzQz/xdDirXbWXG0hrsBivuPa9/pfpu9k8hhBBCjC7f2uVpQgghhPj2kOVpQgghhPgmkuVpQgghhBBCCCGEEOKWk6SREEIIIYQQQgghhOhHkkZCCCGEEEIIIYQQoh9JGgkhhBBCCCGEEEKIfiRpJIQQQgghhBBCCCH6kaSREEIIIYQQQgghhOhHkkZCCCGEEGIQXmoLysg/5r/dgYxK2gUV30hV5vehqtpI1TayfCpq2+0OQgghxO2gu90B9KQeLSP/2SoOfepDf38SmetKyZtlBHw436jBMzWT1PuV66v0MzvlRxVSl1kxXuMz1+ZEsi4VcXyTdWRO6Ib58fz5AOXvtxMGjI1PJPdhA6EALWeprHLiQUc7RtJWWImN6FO804f9dTv2FqAjhNiF80gzB77qyx+/x0t7L9AR6oc7LGRnRDM+pE/5QdsYIq4+OppdbNn1Ia2hOto79SRn2phpANBo2nOA2rOdgTosVnLnGAN1eBvJL/qQjjsD33GoEsXyNQ9h7hsfcPHPtWSftrA7L5pQoOO8iy2vu/B+RwfhE1m+Ih6zMnSZr3S+w/kehBBCiBHkff8IJbtcNH3uJ+x7kST/dC7ZCfrbHVZAp4p933nGz4llSvgQx52xs+C5s8x4Zjm5k4Pd0I/tLHpBI7diHgkD3PNvmzYXVevKONamgAaW7FLyEvSAhufoLqretONwGik4vhVbV4+6zUnVU68EyrSDZWUpedP7fEcflTF3mUqBoxSrDvC6qKuuYf8hB745tex7wgSA71AZ+W+5u8tpzTjbUjmwOxPjELG5q9fy3CENBQ39nGcoWmxGAbhQRdpP6sAUjCfcSsH2HCy6wctobjtVr9Vhd7ixbDlCUVxXMD4cm1dRdgr0gCmjlKLZgZ625q6j8Jd1qCHQrrdR8HwmlvBhlHl+Pz6dgoaJ9OICbH067uobaSQeTadpRwrX+a8BIYQQX8HoSRp56ynM3oWybh8fPhpFy+FC0rJXYzxUS/qEFhp3l9EYkn79SaPmesp/YyQ+w4qx79n2+cy8qJRtWsyIndIN+3sTlR9PYu3T0RhopWHLQRoeSGWBwU/THifMT6V4ko4O9xHW1XmY8jNTryTI5RPHOBZpozRTD21uSrYdx5NvxYTK7r0+knNTiVXA88c6Kp0TWZ/Q85oO0cagcfU9AS9v1XpIWJnGzHHQ8bGd/D1nmbZiEpw6Qu2Vh9iQbyQUDfu2et56IJW0u4CWdiJmzGX9wn7pvd7a3NSe9mO4Ok/OR8MuN1NWpJP8PbjcuJ/iP6qU/sQ4RJmvcr7D+x6EEEKIEXPOwdrys9yzIp29cXpa37eTX76XO+5+PHAPvd00FfsfXcT+8BpJI4BOHw21jTxa/BCmWxLcjXFtL8PzyDZ2ztJDm4PCFeW4flCARafSrEaRvqkE0xMv9irj3PIKnkUV7JyugM/O6hXluBIKsFztg6rU7HASNsF8tYzW3AzT86iYClmnu+vSJ+VRkdT9Wns7n7XelMBA52CxXdhFmdPKtupU9KjUZRdSN6uC9AmAtwX9oq1UPNHdNgDNg5dp/puKZWUp1jtWUd+jiHb0Ocrb/oPaXXEofjflyzZSn7CVFL2HXc/bsWyqJT0KfG/ns2qHm5255qHLvOAgftNOUo3A6TLSXrBj3WzrTg757JQf1TCNnn+5CCHEt8boWZ72xSe4W2OwJZvRKwqm5BzyHjXSft5N+cK5lP3Vx6H1iSx9QwV8OF9eSmJ0JJHmWOZvcASmBvudFE6LZu7CuURPzGLv/tXErqhD/bScpXM24uwxs1p7u/9np3+ziqW/dgJgf2Ii05ZkMT9uIpHmaSzdUU/NE3OJjookOmk19c3BitpcVGUnEj0xkolx8yl8W/3Kl+LymfOEPmgmkIsZy4yp0HTGD50qTd5IZtwduGOGTjJz9+fNnOuEjvf381i5mw78nDnTTmxc1yjSRGaOU2m6BPzdg+dOM7HBO7ApfgKXXecB+GDX66w/2jpkG4PG1deVVjrMFqaNI1hHJIYWH+1Ae8Qk0h4OzixCwRwFF7/oOvFWGHetnqafD/afwWDrMUNK8/DBGDO27wVeRjwYzfj/5eHiUGW63Mj5DlFGCCGEuBk+OHaGi5MfIjvBQESIjvHx8STf7aPpTCsA3lNHyF+9laT0rSx67ggnWgLlLh+uJenJOooLyklK38pj5U3Y/1jHY8tKSMp6ne2nWnsf91+VLFq+lcdK38M90Eop7Tx7t1SSnF5GUnYN2xtboaWJ9b+w06SpVK6robZ5kOOCQhUj5o6TVP6ldYAG/LgP7uWx5WUkLS1nzWtuvCN7KYdNsaST3jVLKNyCOcxDsx/AhHWRDbO+70CmSku4jdSuwTi9BUuYSs+eoe9QOc6YHGw9Jh8pU1NIjTNeY/aMSn092JKNQ8bmO94ISSkEPjFimwmO48Ev0quCof/A3FBlzLPTsUb1n83mdvqIWxgXiFlnJnWWxjEn0OakUbGRGhW8BA/Pw/SRA89QZQDzwkxSukK734JRbe6x7E/DuaMefUYqdw55jYQQQtwMoydp9H0bNrOD8nU1OC9ogInUDVvJjDOTs+cAeT/Qk1R8hJ2LjXCijFW/Ucg5dJ6zf1hC+46N1HzWVZEPzfwLjpyuYMG8rTTtSMV4Tw47DxYQ12N0Qpk9+GddVM1C0aEPee9ZM871q6gzl3D8oyPkGfbzXLULANfLqynzpXPgw/McX2ek/qkyHF9xOXrrl52MjegOKCIinPbLbYCGlzAMXYmPkLHcQSuXgNAH5/HbHDOh+PFeDmHsd7tK6xj7XfB+CXzZBhFjuxuKGEvY5TY6gClLHqd41tgh2xg8rj7GmMiY3z3rpsN9no5JJiKAiElmYoPJHbTzvHM2nNjvB15e/rINz/tHWL+pljWlduznB0hInW9i7/9nYcH3e35hgd/br75WiOho43LnUGW63Mj5Dl5GCCGEGHl+Lv69jTvu0tO9EtpA2i9XU/rwWLjs4qVXPiHiJ4/zp8rHWR7xCcWvurqTLV9CbE4WezfEYWi089LHEyndvprtifDWHlf3IIsWhu0/l7P71TRsLcd56XD/3Xrcew5Q+T8WKl/LY/eScOxVRzgRHkvxizZiFSPLN6STFjXIcVeClYToWfDTibj3HOeDK30aaHGx/Xc+Zq5bzaEXrEScsFPp6n89PIfrWLC4hBmLgn+Wvs5218juB2SebSO4uh/NvR9nuJWYITM7Rmy56d2zinxOPhkb1/1ac1H5lp7MxVHXH8xn9dj180jSDx1byyUNo6E7SL1Bj+YNpK00r4/mQ8+RlZFG2rJC6oN956HKDE6jvUc3Ta8Hn1eDYOqru0+mR9FUfP6hypiwzrZcTZqpDXa0uB7bSny2i5q2VHKGvvhCCCFuktGTNFIsFOzeTbpSx6pZ0UxbUkjN6UFu/vfnsPMPpaROAOWeeGL0Lfiu9muMxM22YbzWhJVhMMVZsegVTA/bsIRbmPeIBX24GWuCCfVCM+DB4fAQ92+pmBQwzp5HXJuTxr99tXY7/tHnjRCgk+D/DGNebieE9vhmQ7vK/yNYVx/tvV4N3sbgcQ3hikrtQT/JP+qxhq1TpeHVOrKf3M+nDzzEzGAPOGyShcfmJ1L8dBqlPwnHXtWIp1dlrdj/qJLwb5OI6Pk3V4kk9h9uGs75AT8X/9LEOy3XKPOVzneY34MQQggxUjqBkEHuVx+dpen/nsyiBD2hih7bv03mjo/P8kFXN+quKBIidUTcPYnYO3VMTrAwXlEwxxiJaGnD23Uvv8PIPRHAGCMzH9DjcZ+no1dLXprO+Jj8Qwvjx4AhfjKxV1TcF+nj2sdFTLaScZebyj/7ercxRiFiTBuej1W8d1gofiWLXEvf+nWYHp7PSxmmwGzgMQYW5KaSbbkJSYXmegpXzCdxSR3mFanXsZxOw/Hyfsb9LPVq8sNTXY7v0eXcSJiuPccwLbT2no00nNh0dPfVYlLJWfkMFdW1vP6kkZqny3Ffq8wgzFYTrjfsgVlUPiflbzjRdEB4HFb/fmo+0gANzx+qsH9xjTJBvkNlZC1KZO6r40jP6FpCp1L3qgvrSqvsYySEELfJ6EkaARjiyNy8j+Mnj1Ca4ObFRVnUXBjguHBQ9+QzP2kaiUn51N/sKR66Pj+7blt+Hz6fj/pfRBMZGUnkpCzq2zTaB5ptfR1C+34rnf5gsicEGMbTS0J6Jzw6OoNFv0P/TsB3IKxv4UHaGDyuwWg0/c5Bqy2RhJ6bRIcYSV6ZyvaXfsoMt53qc8H6I83MNAdmQoXeHY9t3AWaWrqLdZw6zrHx8dj67aGkJ/lxC61797F+ywH2XjEy5c5wIkKGKvNVzneY34MQQggxUkII3IcG0P4/7bT/X2FEdN2TI8Iw0E5r31k86AL3/ZDu16Gd/j6JoYBQRUe75u89sNTpp7XNz4kdW5mxuIQZS/di1/y09h3jG85x3xlLcpqF1oP/zTtf9ng/PJr8/GmMPb6PjOzXKTms9hnc6o7dNCeVkgwLablp5D4wdsCjvrKoFIp27OP4wTzUzRuHPZtcbSikJjyHX8QF+4xqHS+etpKTdAMbl2sO6j6NJ3XqDcTm52pfTTHbSAluX6Dcn0m6oZHGgSYU9SgzGCWhgIIYO/kZWWQ934gpIQajXgGMpD+bjvZyFkuz17Kr3UJclBG9bqgyAfqkPCp2H+G9TWFUPluPD9COlmOPygnsdSSEEOK2GDXTJXyHNpJ/Io6idTaM4SasK/NIfWMRjpNaYPO+nsfuySerwUTF7uNY9Q7y4/JvT9A6hbCxelJ3fEhF8siNf4wdF0JrS/cU38st7YRFhAOtGAiMCBpCgM5WLjGW2F6lFQwRnVxsAb4H4Mf7JRi+CxAOLa3QNebV0kr7d419Nm9WBm1j8LgGdvGonb3jrKzvMaTmPePmYpSZKRFAiJ6ZU8ModrfC3WPxNLrhQTOmYEcltNdMJo3jjSqXW95j/Rbgio8PzkFxlZ/sTAvjDWaW5wZHpc6/x/rmSMaj8c5QZW74fIfzPQghhBAjRcf474Vz6XMfHUQG79teav+rljOJS1mvhBH2P+1c7iSwd19bO60hYYwdc+MtXv4fP2GKrvfAUoiOUEXHzFWrKU7o04VsG+ZxZ3r8HjWN5TGVlDe00RHcUQetlVZDNGt/GUv2x++x/oU6Xrojh/XxA3VZdZiT52Ie4JOvzofrbRfG2cFlUgYr8yZW0tgM1ms0qH1UTuHBeAq2dC+58hy247kEhdkO8Gu4T7qxr1LQ/qv/U8L6RXK4DnV6QY/zHDw2y50Kqtrdd/F94UMJ7mPkftsOD3cvawsLg/ZOGDdEmcEpWDJK2ZkBoGHPdWFZEvxogo287bbA7+5yln5oCc6CGqSM5sb+bhi2pOBRU+cR/3INbr+Vlrdd+NQysrIBrZnTp8NYvU6jYMP1zPoSQgjxVYyamUb6SD3N1Rspf9uD5tdQT9hxqCZMExRAQdGB71ILmh9avvgCX7gRo86H510Hp32gDTbxQxeG0qbSMsDWO0N+NixRxP9gHM49dXg0oM1N3W/q8XzFSSgR90fS8X7Xxo+tHDsFsZN1EGIk9nsqx84FGuj41I37riju7jMaNHlyGE2NwZ0M2j7jxCUjsXcAd5i4x+vmRPB8Pc5mIu6L7F14iDYGjWsAHW4H2z+axJp/65OU+txF9bGuXRb8nDvXxvjIYJfqf7l461RwmEzz0NRiYPK4roIKM1ek81L+AopzF1CcE8uU++JZfzX5E3TFy97aZu5JNA2vzI2c7zC/ByGEEGKkTJkxmfFnGqk81UoHfrzvN9JwLpzJ940l9L5JxP6/Z9jr9NHRqdF09BMu3jOJKdc7nvX38zR5gcseDr3vwzQpss/Akp4pZoUPjrnwXAHaVOwHP+RiJxCqIwyNS1/6hz6uFx0JC+MZf+483q4Z0ueOs2btPvZ+7ifibhPm7/q5PGgn72YKQz1Y3r1Vgt+Dq3kcpsihS+FzsHGzSvqG1F5P+jItrmDfrgoqtldQsaOI1Kk28rZdO2EEKvsbujfAvlZs+mnxcLg+uPm2yv6jGtZpwb8I7hoqjwb3c2hz4vjiXuLuvEaZYfAd3UgV85jXZ5AXzU3NC41YFlmHLqPz4fh1FY6urSZUFy7FTJROj23TPmp/E7xuWzKJiVvOVkkYCSHELTVqZhpxfw6vb9fIf34B0ctUmGBh3rqt/GIqgJGkn9iofDqRLP1xdi7MIfNgPonRZZiT07HEKGiXBpkvPPXHpE5YStacQnY7inpveN3ns+unYH2ygswn85kbXYimGIlfXET/W+N1+l4syy0HKNnkJgw/Y+MTyTUA6IhNjaNpRx3r0dGOgbQVgQ2nO97fT2ZjNFUrJxGRMIOkajv5ZYAWQuyP5wZn7xhZsFDPSy/V0TDGT7vBQu68QKfgg+pKdkelUzxLGbSNweNqpaG0Fs/85WSbAVRqq5o4990oXtrySeCcQsaRlJHIzFk2knfZyS8NTI8PvXsaa4KJJ1Oylbur9pF/WEdYZwj3zJ+LebiJmE6VveUOjreFMGVuChl3D/diD35Nb+R7EEIIIW6Ku60Ur9Aoea2Kf/27n7DvRZK8cgFpdwFYWLPSS3H16/zrK2AwW1ifY8EAXL6eNsa0c6ysnJJmDYPFSvGP9NDr2WU6Yn+SwoIddtYsP8LlMeFMmfH/MAVgTBRJP9RR+lwNY4sfJ2Ow4/oyxLJ8bhMn/hx8fZ+VtXPr2VKwlfJOHXc/mMj660hgjBwF21M5uH75OEv9ehQ/mBYVkXmNPTOdm1dTr8agPp1FTbAey+IScqbf4Dl8Voddn0JFr2X2Q8QWvoS86YXkZ9hR0FDmPENJMJljXpbHvU+tYukbCvjB8kRpYJPuCYOXGYr69kYKd7nQolIo2ND19DXA76Iqt4xjvnFYlpWSF3ONMro48v7TReETS6lRFDSMzHuqCFmRJoQQo8M/pS/7+f/pevHbqleHPPj999/nwQcfvOlBCSGEEEKMpOH0Yb7N/ZzLh2tZcGwiu38Zz6DbAAohhBBi1BlO/+XLLwMbCJ46dWrY9T7wwAPAKFqeJoQQQgghhBBCCCFGD0kaCSGEEEIIIYQQQoh+JGk0Cs1YVCI/v8Y/hRBCiJF2s+9dyTs8HPplPAtGyb1U7slCCCHE6CB7GgkhhBDiG0/2NBJCCCHEN5HsaSSEEEIIIYQQQgghbjlJGgkhhBBCCCGEEEKIfiRpJIQQQgghhBBCCCH6kaSREEIIIYQQQgghhOhHkkZCCCGEEEIIIYQQoh9JGgkhhBBCCCGEEEKIfiRpJIQQQgghblynh+1PlFMy/Kf4fmNoF1R8I1WZ34eqaiNV2+3nU1HbbncQQgghvird7Q7gKn89Weal1PkARY/pfiupTxZRMNs0Yk2o71ZR15ZEzmwT4KFq4QIaM45Q8Yh+xNoYGRpNew5Qe7aTMGCsxUruHCOhn7vY/ruzXOw67B/tXDwXxmObFzBTgaYdlWz5fCyGkMDH5odTyE4Ye5vOQQghhBAjxbOnksfe9AIQGq7HHBfPmoxYzOHA5Q9Zv9ZF7C/TD2hKXQAAIABJREFUWPC9kW3X62rErk0iLd5wYxWcsbPgubPMeGY5uZOD3c6P7Sx6QSO3Yh4JISMX64hrc1G1roxjbQpoYMkuJS9BD2h4ju6i6k07DqeRguNbsXX1qNucVD31SqBMO1hWlpI3vU8/86My5i5TKXCUYtUBXhd11TXsP+TAN6eWfU8E+r6+Q2Xkv+XuLqc142xL5cDuTIxDxOauXstzhzQUNPRznqFosRmlZ/uak8I5+ehfPULe/QA+HJtXUXYK9IApo5Si2UZorqPweTtqVzm/hvu0Qt6hClLCAb8H+wsbqflQw7SwlKJHjIHq3XaqXqvD7nBj2XKEoriuCgZpp+vTkzU893I9qmLlP7blEKcLlHG+mk/ZuxphtKPMLGDrCkvv8xFCCHFTjZ6kEQBmcg4ep2iqD/fhMlbnPs7GnQcoiBuZW4N6tJJyb1QwaWQiZd1WrFGjLWEEHaeOUHvlITbkGwlFw76tnrceSCXtLgvZuZbuA1uaKH5zLNMUAD9ezcjyp+cxc8ztilwIIYQQN0uoxcbeZ2IJ856n4fV95G7TUf20BUPERB77uR7DHSPfpvd0E79tGXfjSSOATh8NtY08WvwQIzcUePO5tpfheWQbO2fpoc1B4YpyXD8owKJTaVajSN9UgumJF3uVcW55Bc+iCnZOV8BnZ/WKclwJBViu9rhVanY4CZtgvlpGa26G6XlUTIWs09116ZPyqEjqfq29nc9abwrGoWK7sIsyp5Vt1anoUanLLqRuVgXpE7rrcb9WiVtvpCuXox19jvK2/6B2VxyK3035so3UJ2wlJSqVou2p3QXVGla/ZCQpHEDDuWEt9TElVDxl6pXEaf6bimVlKdY7VlHf4/1B29EDzTXkb1FZ/nItcT275qcrKXOnUrHLhh4f9U9kUf5RbTDZJYQQ4la4acvTGhoaBn3/6NGjQxfW6THPLqLgUR81bzjQgPrsiczdEhxtUWtIm5hGjQq4y5kblcj8hbFMXFiFig/ny0tJjI4k0hzL/A0OfIBzQyJpO9yoe7KIfdKOhoe6dUt57mhwGnBzPYULY5kYFUn0rCzKTwQnG7vLmWuez+on5xIbFUn0nELs6gAxj6D2iEmkPWwkFAAFcxRc/KL/cRePeTD8cGLwuDZaUTD0+0a9VJfaaeoMvmxzsb7MxWWAKyoNO+pYX1ZH/nN1VJ5qvUlnJIQQQoiREmqIZMHj07jnTBP2z4E2N5VlduyXAp9f/thB/uqtJKVvZdEmB02XubqEbM2WOpavLic563W2dPV10PhgXx2PLS8jaWk5a3adxQt8UF1J7gEfl4/vZ8GrbjqAjrONFK8tJym9jAVr99PQ7A/W4cdzZC/Ll5eRlFVD5ZnuZVahihFzx0kq/zJQP8OP++De7rZfc+O9WRfuOimWdNK7ZgmFWzCHeQicrgnrIhtmfd9BTZWWcBupCcH39RYsYSo9u42+Q+U4Y3Kw9UiMKFNTSI0zXmP2jEp9PdiSjUPG5jveCEkpBD4xYpsJjuM9lrxdqKOyeR6ZcWFX33I7fcQtjAu0rzOTOkvjmLN/BJ63HOiTrYHjvPVUfpFK0UJTv7jNs9MHHJQdqh1ntR1Tbl7vhBGBhFrYVEvwfPTExYXR3DzkhRJCCDHCblrSKCUlpV/iqKGhgZSUFCIjI4dVh3liFFpz8zDWivswLt7Lh7szMZ4oY9VvFHIOnefsH5bQvmMjNZ9B3Loj1K4wY1xYQdNmW58bnIeq3Hwc92/luPss+zI0qlYWYu9ah93mpuX+Eo6cPkBmSA0vvukZVvw3KmKSmdiu6eXaed45G07s9/sc1Hmehk//maT7gkNXna14W1T2lteRX1RL8R89gcTQEDreb+SdKBvFeamU5k3l8oGTuDuvUUgIIYQQt984A6bwNjz9BpW87H2tkY65j/OnynQWXGlkS0NX2kKjY1IilVtzqP6ZnmOvHePEFeBjB8UHIG3Tav70SwsdBxzYz8OUjOVsmasnYto89q40E9qpUv2r43inpfKnnTmUPOhl++tNwSSPhjdkEsVbsyiNb6V2n7u7HxKiZ8FPJ+Lec5wPrvQJt8XF9t/5mLluNYdesBJxwk6lq+85tfJO+a+Ysajk6p+k1ft55yZnl8yzbZiD3SzNvR9nuJWYITM7Rmy56d2zinxOPhkb1/1ac1H5lp7MxVHXH8xn9dj180jSDx1byyUNo6E7SL1Bj+bt+v592Lc7uPffkxjXq3KNdn/3K70efN4+eyv5Xew6ae5OiJ1sRLvTR2VuFkszlpL/hotr78Y0WDseXM3j0DsLWb1iKUuzy3AEQ1amxqGcsOPRAM2D/cQ4rA9csyEhhBAj6KYljerr63sljroSRvX19dxzzz3Dq0SngF+79k1IF8O8ZBOKDrg/h51/KCV1Aij3xBOjb8F3rayT14H9pJn0bCtGRcGcsZwkHNhPBj8Pi+PHiy3o9RZmTB2Hqg4w7Wekdao0vFpH9pP7+fSBh5gZ0fvjjtMuPPdEY+7aCyBET8LD01i+MpXSwhRs5x1sbxz6yoXeNQ5cZ/jgMqBMIvdpa3d9QgghhBjdQvzwj75v6ogIB+/fPFzsNJD2zGqqfty1b4yCKSqwzMzw4L1M0VTcF4F/iad0QwrJ39MR+i8TMIVrXBpoA+PL5/ngCwMzZxkJDVEw/yiR7ISuZWtjiZ1hYXz4WKZMNsKXPi71KBox2UrGXW4q/+yjo2edYxQixrTh+VjFe4eF4ley6LkSv6vumT//Keu79mm808zadfOY+RVWzA1bcz2FK+aTuKQO84rU61hep+F4eT/jfpZK19X3VJfje3Q5lhvYdcG15ximhdbeg57DiU0HBAcEtZOV1OnTWTKxdwBmqwnXG8G9i3xOyt9wovXZwEJ7tw7PD1KvJsB8XpXTn8G8DRXsrC5lxvGNvDjA7KRhteP/As9nbtSJOWzdsZOKlVC+viZw3IR08mLqWJA0n/lJC6h/IIdU45DNCCGEGGE3LWmUnJx8NXH07LPPXk0YJScnD78SvwY65fo2uwsHdU8+85OmkZiUT/2laxfB58OHHv3VvQD0GPUt+AZ84kMYDGMs5SsLMZK8MpXtL/2UGW471ed6fqjxzl80Emb07C2NZcoPJzF+TOD3hLkmvGeusY7ubivrF47lWGUt619rwn2tqUlCCCGEGD06dQP05PQsWDWf5CtNrHminDXVH3Kx7+wegO+EMXaMn1YNUEK4eOwA2U/+iseePMixwfoDmkYHCmO79k4cZyL5R5Pom7sJ/Q6E9U1mfWcsyWkWWg/+N+982eP98Gjy86cx9vg+MrJfp+SwSvtAbYfosa1KY+2PYln/zAJsI7zh96CiUijasY/jB/NQN2/EMcwuoNpQSE14Dr/o2pdTrePF01Zykm5gL03NQd2n8aROvYHY/EAIgIddv1ZJXRHXr1+tJBRQEGMnPyOLrOcbMSXEYOy19M7HoT+oWB/pkZZqB+uiJYGN2DGSssTMJ++6GcqQ7USlkJ4UXHoXs5wUvxOnBppzI2XnczhwdB/7jh4gs7mMspPfoCfMCSHE18BNSxpBd+LonXfeuf6EERruT5tRoqLQE0zV+K9VBnx78slqMJK3+zhHDpWScucwmtLr0ePDdzXB1I6vbRz68OsIdwR5z7gDs38AQvTMnBrGp+4e+wB4P+QY9zKj59ziFg/vfNzjmDEh8I/ABQsdoq2ISRayc9PIn9ZG5SuN3U9mE0IIIcTo1aLiaQvH1Lef06nh1Yw8uupxdm+eg/lTO/m/G2BZ/ZV2Wq/oGKuA13GQ4hNjWV74c367eQ4zIvofDoCiEIpGa1cSSvPxwcfeay6HvypqGstjVKob1O7ZRlorrYZo1v4yh9pcMxfr6nipcZAOX4iB5EwbtruG2+BX4cP1tqN7PyKDlXkTPbiGsZ+O9lE5hQfjKXii+ylfnsN2PJccFGZnkbWikLqTdspWbRzWPpm+w3Wo01Pp3jp78NjG3amgqt1JFd8XPhSDEU7Xc0xtpu7pLLKysyg7eJr6DVmUv6sBCpaMUnZWV1CxKRP9BQVLdI8ALuxnP/OY12OGT5hhHJqvR3ovROHag6qDtKML9sN7fO2KLlBX87ufYHrEhlEH6IzYHjHhOiqbGgkhxK10U5NGEEgcHTly5DpnGPlwN2xk4x496YsDU3GNE4x4/urA0+bD1WDHNUh/ouWLL/CFGzHqfHjedXDa151sUsIUNK8PtW9ZgxVrjIu6HQ58flDfrsHut2LrO6Jzq3zuovpY10J9P+fOtTE+snvEx+P4jDt+aKZXn25MOyf++CEXg1OQL56+QNgkIxCOQfHi/nvg/cufejgXPMazr44t7wcuRsQ9Zsz/8F0tL4QQQojRqcProbbKyaeTY/snUK40s33dTkpOtBJqiGRypELH1VE3DY/7PB34uXjsQ5oUI+bx0NrSSrsSjuE7GhdPN/NpG1eXvYWN0dH+pYa3E4iIZMqdXt75i5cO/Hj+vJ+1vzvL8B+joSNhYTzjz53H2zUT6dxx1qzdx97P/UTcbcL8XT+XhzNKeNOFoR4sp+Z0MBHiD+y7Y7rWtpw+Bxs3q6RvSMXUY4mXaXEF+3ZVULG9goodRaROtZG3rQDbNZdaqexv6N4A+1qx6afFw+H6YEJJZf9RDes0BWJy2LmnNtD+9gry5sSQsq6CnOm95x35jm6kinnM6/m0tT12jI8k0XOOlJJgRTlUg1sD0HC+7cI41cxw9W7HjO3+T/j90eB+Ehf2Y/fHE6OAcYLCJye7k56ek5+gTJD1aUIIcSvprn3IreSmfI6BckWPKcbGkpdfJy84rdey7BnmZeTz0P1lmOdYGOx2YVqYQ+bBfBKjyzAnp2OJUdAuBUZRzCmpxL+RT2KunqaXe97YTORs2Yb65GqmTmxBmWgl89Vt2G7TTCPDLBvJu+zkl0JYCITePY01k7s2vD6P/SMDyfP6fHXhZpbPsvPS83Wg+GmPiCY3M7D2f2ZyFMXlNeSPU4i4KwxDcN8i08NxGF7bx/qjgAZ3WG3Eyp5GQgghxKjU4bKTvMhOaISeKfHT2LLE0m9pGIqZ7BUein9bQdIrEPH9aNbkTAI8gA7OOchcfp6LIQaSf2YjYQxgfYjkxgNk/vtxxj8Yjfn7Oi5/6Qd0mOKjmXLYTka5wt5VZjJ+Po2SHbX865t+DFFm1vw8lvGcH/5JGGJZPreJE38Ovr7Pytq59Wwp2Ep5p467H0xk/bQb2PRnxCnYnsrB9cvHWerXo/jBtKiIzGv0DZ2bV1OvxqA+nUVNsB7L4pJ+yZlh+6wOuz6Fil5f9BCxhS8hb3oh+Rl2FDSUOc9QMmGQuntQ395I4S4XWlQKBRtSuhNEfid1zntJXdknfkMqBYs3kp+5FELaUWJyKJ117XMcrB1Ldh73rssirToMOo2k/FdRYI+mhQX8+NlC0jIU9DoNbcKPKXr2Bpb4CSGEuGH/lL7s5/+n68Vvq14d8uD333+fBx988KYHJYQQQggxkobTh/lG93M6PWxfU8/lzBzWytOnhBBCiG+M4fRfvvwysKHgqVOnhl3vAw8EOgw3fXmaEEIIIYQQQgghhPj6kaTRKDRjUQkzFpVc/f12/BRCCCHE6PGV7++LawFo2HR7+xfSfxFCCCG+XmR5mhBCCCG+8b71y9OEEEII8Y0ky9OEEEIIIYQQQgghxC0nSSMhhBBCCCGEEEII0Y8kjYQQQgghhBBCCCFEP5I0EkIIIYQQQgghhBD9SNJICCGEEEIIIYQQQvQjSSMhhBBCCCGEEEII0Y8kjYQQQgghhBBCCCFEP7rbHYAQQgghhBiaZ08lj73pBSA0XI85Lp41GbGYw0eogU4V+77zjJ8Ty5Rw4NQBFv1uLMUbrZhDbqC+M3YWPHeWGc8sJ3dysLv5sZ1FL2jkVswj4UbqvNXaXFStK+NYmwIaWLJLyUvQ4ztURv5b7u7jtGacbakc2J2J0e+ibOFqHGONKAAYSSneSvpE8DnLyX+5ERTQ7vwxpc+mYOzVE/dR/0QiNVMPULvMGHjnmmWEEEKIm0tuO0IIIYQQXwOhFht7n4klzHuehtf3kbtNR/XTFgwjUbmmYv+ji9gfBpNG98Wz9mc67v4qyZ1OHw21jTxa/BCmkYjxFnNtL8PzyDZ2ztJDm4PCFeW4flCAJSmPiqTu47S381nrTSGY5sEXmUnF9vTg6yC/i8qXVdJf3Yk1HNyvLmXj21a2Juu763GWs/9CFGFTh19GCCGEuNlkeZoQQgghxNdIqCGSBY9P454zTdg/B5odLF+6l3c6A583VZWzoMoD+HlnWxkLCmp4bFk5JaeAzz9ky/pyktLLSH5yLw3NfmhpYv0v7DRpKpXraqhtBs68x/pXmzjXCaDxwR/reGx5GUlLy8mu+pCLnQTr38pjZQfIXx34LL9BpaMrTsWIueMklX9pHeAs/LgP7r1a55rX3Hhv9oW7ToolnfTpwQRNuAVzmIdmf9+jVOrrwZYcTBG1q/jCxtEvrXPBiTvKhjU4M8w8O56Wd13dn/vdVFVD+mLT8MsIIYQQt4AkjUTAyTKWLlpKfrX72sfeZO7qfJYuWkrZydsdiRBCCDFKjTNgCm/D88W1D71MJGtfzGLtA600VB3gzH3z2bszi/x/ucD2fZ/RMS6W4hdtxCpGlm9IJy2qd/mOU0coboBHC1fzp61zuOfjAxQ3dKV4/Fz8XMejhavZvWICn+5tpOlK8KMQPQt+OhH3nuN8cKV3nbS42P47HzPXrebQC1YiTtip7JcP8eM5XMeCxSXMWBT8s/R1tru0675cN8I824Y5OCdfc+/HGW4lRulz0Gf12PXzSOrKEnl9tHy2n7UrlpK2KIuyQ2rwfRXN0GPukcGI4lXpOhN1TyWepEzi9GHdx1yjjBBCCHErfD2SRu5y5k5cSv0tuEt6Xp3LxIw6fDe/qZtEQ71wA9G3+WBWEaUZ5pEP6TqZM0opmgW+ttsdiRBCCDGKhfjhH9c6SMd4SzRTxukAhYTMxylZGElEyFjMk8Jpb9Nov0YN7pMeOh6MY0GUjtBxk8h42Ij7lCc4M0jH+ActJBh0GCabMF1p42KP+3fEZCsZd7mp/LPv6gwkAMYoRIxpw/OxivcOC8WvZJFr6R+76eH5vJRhCizBG2NgQW4q2Za+mZubqLn+/2fv/qOjKu9F/7/PYUr2+gbO5Jp7nUp6MjUux4pklsGGBS2D8JU5YglHKNHkSEyUYPKFFJCmBI0QafglkYiogRNMbIPBYomFNuGIDh4oYws3I1An/mKslMk9QbfX8WaEXHdg6P7+MZPfmSTE/AI/r7WyMrP3fp797GfvmdnzmecHBVlzmbGgCktWcpdudu7XjmKeb6O1RMZE7luSQ+HOCvbsXETzjjwqVaBzC6VQMKoZoMlJyR9vIedeEx2OrKc0QgghxBAZMWMaOVeOZ+5Lapfl5sUHOZk+DAUaNhquHasoq2sXIVPd1E+t4PUVFjRPJQXra1CVCJoDZjLXF2IfBwRUXL8tp/KgAyeZHN6V1rVptOaiYFYexh2Hyb21pzL4cW7No6wOFDSUqblsXmgN3sioTjauKeM00IyVnE252KKD5fbsWsWGQxoKGsZZT1D4gAUFwpe5HfWVVGYcSePkziSG8FZQCCGEuHpdNlzhz38GxmoNlBRXc/LzAGh++H7vqS7832bGRLd9Oo8dq0CTRpdOZ6OgS6TjH8cwO9XKvqf/kz8+OKZteeR48vI0tu/eT/q+SKbNs7NkVgyjuymzeVYymy87OPRdG0tuH9Nli0EVm0ThziQKfU4KVmzEubMQW0tVaE6qPp5E2sp22xutJN3d8jiRzNmw8R2NtHFA+zZCAcAAEYB7ZyVK+rau4z4ZwqcRQgghhsqICRrZnv4A39PAmRLumelkgWsPaS0jO3pqh7NoQ0whcfE2Etstca3Ppna2BfBQ/pSLaVv3kBQN2vECUp93YttkQ/HV4zUmUfi8hbwV3TfJ8vyqDI/R1CHv7mhHiikL5FD6khUFPzVLlrF7ZgWZsRrO58uIWFpKRbyC5trIQ1udJK63odTvpthl47ldyRhRqVpSQNX0UtLG9VDmlh36HZQc0TCPmKtRCCGEGOEaVbxNkUy+HoJNeC4HWx31NHD15QbKth7m09lplP9LNL4DlTzYhyFyxigGLnzVdm9xvikAkQp9Dt/ETmFRfBklB5q42PKTlnaBC9HjWfXLiSz56M+s2VLFs9flsGZSdzcDBiyz72Fo20L7cb/hxnS3LTigdbSNOXFl1NaDLVQQ/1tVqFPzO5RLO1WDKzoJW6iLn6KAFgCiTfB5u5bgPhXNaEUJuKh5W+X0x8vJ3gU0uKlrVllOLttmhkkzqMcthBBCdHR1dE8DCHxO9eP3MD42hvGzCnCoQMBFwZTx3DP/HsbHZVOjgeapIm/2ROJi45g4azlVZ0LpNTeVS+9hYlwMcQn3kPd7b8sK3C9lM2N8DDEJc9n4duPIavbb5GDvORvJFkBTISGNmaFgmnL7JEyqN1heUyLJs60YI8LcSpyroqx+DpmJffh9ymhjUUrLTYkRy63grQcCHpznrNhvDa5REuxY62vxBMB/rBZmJoVuBU3Y7wTnMa3nMgOg4dpZgzE9meuvvHaEEEKIb52LPi97yl18fNtE7N8Foo1cxxecfF/jou8T/vhRuP78TfjOGxj7TxE0N6qc/Mjf1r1ttIEINL78qstIz1huj4UTruCg2ZrKgT+pWKzmK5i1zcDk+ZO44WwDvpb9nT3Go6v2s++zAGO/b8byTwHOa133PXwiUA+WUNnS8jvgxV0fhTmmZb1K9YF2A2CHKM21lL3iDrUP8uM8BtZ4BcbZsDZU4wjFgDwHaomabAVDIvmv7adieyml20spXWoj/v4iti20hk8jhBBCDKGrJ2h02YsWv5ljda+TOaqSZ37bEvTxo1l+zuG6UpIUL7tX5lE389d8cOYU237oJm99cHwiz45VbDyXxJ4PPuHwCiNVT5XjCgD1uylY78G2/SSfHCli0qiRNZqR/2ANzXfNCf7KpdjIWZrY+guT9pdaSJjUtRta11xwbHdyyyMzierDPpUEe+svZDS5qa4zMelWAJVGojC1/AhouB4jKn6g8UsNU7um68ZoI5pP7b3MZ3ZT2ZRMTpeRJYUQQgjR3kW3g9kpm/nJqtc5HjWFrcuswcBN5HjS50VxdMs2frL2GJ8qYT5TR8WRMtfEeztKmLfKgWesiRsuX+BLgO/EMvPHBg5sqGRXfcdko++ws+4e2FO4jZnZVRyPmcGqOX0PGQEQPZFF97RL8wMbq+4x8Lv8YJ4nvz+DnCkj6V5Awf5YDux4iIysbLKzNqKm5JMUmsmMM1U4jEkkda6GybksiijhofRsstOX4UjIJTMOMFjIWWqmakkG2QtT2aDex89n93IH1580QgghxAC7ejoERSRy3wNWjApMS4hit9oyXYiJxLvtmCIBvwtHnZWk560oBrAl2YhaWos7kEziA9t4PT0Ws6JAvBXzBZVGQKurxR2bROFUE4rBxMwpZjYcG8bj7MBL1VsRJD3dzQ2C5qb8JY3kTb031tZOlVFlTGNbnEJdX3cd8FD5+Aaq3vZgXLqH3GggAM2detIr0P0sHgbgcm9lVqna4cb2i0wUqvpaMiGEEOJbxzx/EUfnh1trYMLcVPbN7brmzmXLubPddpZ/TebVf+0ujzHcmbWIO7NCT2PncOCOlnUKE+Ym83KX/A0d8x87kWcrJgYfR9l59aWOW1tSF3E0tS3PifOTeTnsMY0AJhu5223dr4vLoWJTdyuM2FaU0l0qJTGH0t05Pe9zZhEVV5pGCCGEGERXT0ujDiLoNlTh96M1O9k4JYaYmBhi5pejNjWjAYri59D6h5gxfQYzllTiCQU0mi9oEN2u9cxI8mEVR8fdhz2y8wo/zi3FqOlPYO/1hz4vu19USc5KvLI+8AYLaU9XsN+5n/tcBRSHok0RnTrvadB9vgE6javQtczakRIcsTkkm7pJL4QQQgghhBBCiGF1lQaNwoiMQImws/lkAw0Nob8PtmE3aDjWZlNGGnsOHubwzrTWQQsjxgRnABlZndIANFyvurHO7zpstffVAiqjnyB/ah+aKNfVcFStp+rxbLKXZFN8sI6a9dmUvB1uvANQjztw+0JPDCZmzozCXecHTETRiNoy5EDgc/yYMAJR1yuoalue/s/9KNFt0aCuZfbjfMON/1Qx2UuyyV5RTp2rjOWrq/AihBBCiPampWxmWsrm1sfyv+t/IYQQQgy8kdi+pv+Mk0iM20jVb90kL7XCGQe7T5lYMN+M+nkjys1GlGYV1xE3aiAY0FDiJ2Gtr8ZxJgdLnB/PB+rIGAi7ycnec9PIubXjYu1UMRuP2yncaulby6H4HCpea2vW7FqfwdH5pV3y7eBMFcUfWKhYaAY0PHWNmKcbwWDBNq6YmjoNa4KCdsqBO9bGzw2gTJkE62tQ5ydjQqX6iIZtrdJDmY3YN+3H3vLUX0XG4wrb1iehgASOhBBCiHaOvrqqy2P53/G/EEIIIQbetRU0MljI2ZpP/cqHGL+1ESXaStIvigAjcxbnULMig/G7TNgesGG93o/fB8QuoOixWrLnT6TSGIs1xkhET9PVDhG1pgr/XUWYOyz1UPJ4OZ5oGwVLqkPLzCQ/mY99ALt4me7P5771G0ldCEaDhhL/MwonAyjYVizC+fhDZBBBM7eQs8kWDASNW0Du1ALy0h0oaCiznmDzuKErsxBCCCGEEEIIIQbWP6Qt/P/0licvl+/oceMTJ05wxx139LiNuEq9XUBGXSYVi829bzsEvDsyKI+voHDqcJdECCHEtaAv9zBynyOEEEKIq01f7l+++uorAP7yl7/0Od/bb78duNbGNBL9F2mEIwXk7fIMd0nw7Mqj4AgYuwwALoQQQgghhBBCiKFybXVPE/2XkEvFq8PCFCY2AAAgAElEQVRdiCBLehEV6cNdCiGEEEIIIYQQ4trR0nroSkhLIyGEEEIIIYQQQgjRhQSNhBBCCCGEEEIIIUQXrUGjSxcvDWc5hBBCCCHEYLn8CZsX/Tvbh3/owmuKdk7FP1CZBfyoqjZQuQ0sv4raNFCZaajnrrTW+pNGCCHEQDBAMGD08Zm/DXdZhBBCCCFEN7yvlfHgb30dlt0wO41X02P6kdsFDmwoYetlOy8XTOQGADQObCjhQPwitv+rcQBKfA1oclO+upijTQpoYF1SRO5kI6DhPbKb8t86cLpM5B/bhr1llNAmF+WPvRBM0wzWxUXkTu1Unx8Wc89ClXxnETYD4HNTtauS6kNO/LP2sH9pcCZb/6Fi8n7XLsqn1eNqSub1VzMx9VA2z65VbDikoaBhnPUEhQ9YUADOlZN6fxWYQ+WJtJG/PQerIXwazeOg/FdVOJwerFsPU5jYVhzn4zMo8JgwKQARWB4oonC2Cc1TRcFT1fgNChpm0tblYzcBARXXb8upPOjASSaHd6VhBKivouApB2pLxgENT51C7qFSkiLCpBFCCDFkDG8ddg53GYQQQgghRC9GW+3se2IiYwcov4vvH2PXifGsukMZoByvLe7txXjvfY6K6UZoclKQVYL7h/lYDSr1aixpmzZjXvpMhzSurS/gTSmlYqoCfgfLs0pwT87H2jr1jErlThcR4yytabT6epiaS2kCZNe15WWcmUvpzLbn2ht5rPIlYeqpbOd2U+yy8dyuZIyoVC0poGp6KWnjAF8jxpRtlC5t2zcA9eHT1P9Nxbq4CNt1y6jpkEjDf8FK7u5tJHW4fLzs3uJk0qYKkk1AXTGpWxzYnraj+OrxGpMofN5C3op2Lapikyncntz2XK1k+bMmZkYCapg0QgghhoyMaSSEEEIIcbVq+DOLFlaybsevmZdWzOxVr3O8MbSu0cP2NSXMTCvmweJTfNxhJAIDN1giOf5bF57L3eTr87C9MJh29sp97PskMPjHMsIo1jTSWloJRVqxRHipDwCYsaXYsRg7B9tUGiPtJE8OLTdasUaobS1oAP+hElzxOdjbNZdREpJITjTRc+hOpaYG7LNNPZbNf6wWZiaFWuOYsN8JzmOhYItPhWhTl5x7SmO5Ow1bbHdte1TUy0ZM3czDbJmfSVLLbm61YlLrg134TIkkz7ZijOj5SL2/c2KcbQvWRx/TCCGEGDwSNLpq+alZOZfUJcU4fL1vPVw8u/LISMmg+NRwl0QIIYS4Rmk+zt94D7tKU0kZ9QFlR3xAgOO/cXBASaS8dDnP/ouR5k7BobG320iPdFN25EKXLN/7gwPH2Bm8WpHD5tt9lOw6yaedtrn4yZ95dOFmpqW0/G3j0f0qFwftQIeW5W47llBQRPNU44q0Ed9j7MKEfUVaW6siv4vTYxLbnmtuyn5nJPOB2CsvzJkaHMY5zDT2XLbGLzVM0W2FNEYb0XzBsJXm81N/aAPZ6amkLiyg5kxwm57ShBXwo/o8lK3IICMlleU7XKGxnczY7ra2BsDUAw60RBtdQ1Xh8nWz+5SlLfAmhBBi2EnQ6Kql0egzk/lcLvbo4S5LeJb0Igqng3/ABk8UQgghvp0uuh3MfmAz0x7YzLSMPRw4H1rxnRjs002MjYxhwk0K530XAB+eMxoTp0/EHGkgOj6OCZ2/h4+KYnbqeD79g5OTnT6nR0dGcPF/N/Dx/zYwYcFD/MfqSaGxj9ptc9OPWJf3o1C+Bibcn0zRXBOjB+Pgh0t9DQVZc5mxoApLVjLmPifUcD5fTdTDya0BE++uEvw/XYS1H/EQ92tHMc+3dWyN1JeyGYCWYGF8MjmLn6B01x5+vdJE5eMldDsuevs04RhM2B/IJP/pCipe3UbSmQ0UvNHWfcx/qJjslBncsyOKtHRLDxl1pL1dhfeHye268wkhhBhuIydoFKghOy6a6OjQX+x4ZiwsxjmCW9EMqoAXx1PZZKRnUPD7Xn7tATRPJXnpqWRkZZC6sADHua7bqK+kMj6rhtaP9HPlpE69h9QFqcG/rBLcAQA/rh3ZpC7IIGNBKtk73bTvRe4/VUnewlQylpTgam2t7sf5dDap6dlkp6ey/KWOaYQQQgjxzYy22jnwyiqOvrKKoxWpzO5mcKPR/0iwpc/lABcuKoyJ7Pnb92jLFBbddIbtBzvea1jm3Uee1U/J6hIe3OTkmK/77mljf2Bjc96PmH1/Mpvnx1xbASOA2CQKd+7n2MFc1Kc34uzjzY16oIDKyBx+nhgK86hVPFNnI2dmP4Zx1pxUfTyJ5IR+lC0AjAo+VCx2khKD+1duzSQtupba7m4x26UJz0TivXbMwT5k2BfaUJ2u1rXGmbmUvnqYP2+KoGxtTR9nmPNz6Pcqtnv7HpoTQggx+EZO0AgACzkHffh8PhpO7SGtuZzsNX39oLmWaLjWr6Lm5nxKd1VQeG9vjXo9lD/lYtrWPVTsrODXWVDyvLNj0MbvoOSIhrn9vWNoQMQ9u/cE/3bmBH/ZqSuj2JNM6e4KKnaXMqduIyUfhtLUV5K3VeW+rXuo2J5DYkvT6Dc2UGbI4de7SindtY3Et4vZXT9Q9SGEEEKIKzLKwJjRAS5e7G0sIoU7709k9FtOHC1jIRHg/FcwYW4yL7+QxqLoT1i3tRZvmBzG3mZj1XzzgA3QPTL4cb/hbBuPKNrGnDgv7j7c22gfllBwcBL5S9u6aXnfcuD90knBkmyyswqoOuWgeNlGHL3/Loj/rSrUqcm0tdcJX7ao6xVUtV2Ln8/9KKFxjDxvOPC0uxwiIqD5cs9pwlJd1Bxvd4c+SiECQPPgONR2pSgJc5jkr+2w37DOVVPNHOb0uS+bEEKIoTDCgkZtlGgrC+63oX3gxhsAx9I4Js6ey4zxE8k7QrBJ7vyJxMXGMH56NiXtPri8r+UxNzGOmNjxzFhYgivU5FrzVJE3eyJxsXFMnLWcqlBfblQHG1vymplNeZ3W8/LB5quh7PNkCuebexkUMURTISGNmaFuasrtkzCpXprbNsC1swZjejLXd9hP9wMiavX1RCRYQwMiGklMjKA+dJPk2uXAvCKXxE4/lKmNJubc23JzZMJ6K6h9uBESQgghxGCIZsLNBt474eU8cLFBxRvuNua7E1mSeIGT9S3f7DWO/nsZj/7Gy3klmgk3RRGhNXcZE+naFoF6sITKlnu/gBd3fRTmmF6S+Z1sfFolbX1yhx/qzA+Usn93KaXbSyndWUhygp3c50JT0fdIpfpA2wDYvZXNOGUSvFUTCiipVB/RsE0J3U16Kik7ErpfbnLh/PwWEq/vJU04Y1SO7qzCG7pkvG/XosRbweDH+WI5zpbbctWNW7EQ24fuZp7XHJjunUk/2mIJIYQYRCO3x3CTh6oDLoizYzaACqjYKHXmkBjtpXx+Hs5bSzm2OxH/K9mkLi7A8vY27P5ylj9ex6Rdp9h/eyPlmfeQt93O4ZUR7F6ZR93M/XzwezOutXPJWF+F/aVkPM8XUGUq5NgZG/VbUklZu5uk1zKpD7N80H8AOVWLdv0tlK3Ixu3TMM3KpfABa/gAkmIjZ2nbU+0vtZCQ1vahe2Y3lU3JbI5XyW6XrHVAxIP1+A0W0lYXkhQHSkIiynoH3vvTMOPFcTwK25MAwZsSo6uA5Tu8NBqsLHoyF5sJzCm57frSq7j/ZsKaNZCVIoQQQny7XXQ7mJ3iaH0+dto8DswNt7WBiffP4s6tB0lfMorof/7vjI4Mv+2E5Gnc+adqgqMCjGH2Q3be+/ca5qVpRPy3GOZlJmLptcvStUTB/lgO7l8+REbAiBIAc0ohmWHrMMj19HJq1HjUx7OpDOVjfWAzOVP7ObDzmSocxiRKO4xf2UPZIheQO7WAvHQHChrKrCfYPC6YyrIwl1seW0bGKwoEwLq0KNjCfFz4NGFFJpGbspG8jAyUSNCi51C4zgiGRHJ/4aZgaQaVioKGiTmPFfZ+7xxwUeW6heTFMgC2EEKMODfceJve8tebd955p9dt+u1StZ5143X6dePG6ePGjdPH3XirPv2BDfqbDcHVb/7sRn36pneDT754WU+58V69rKEl7VF95e0J+kqnrn9dk6XfeNcW/XRo1dfuar3McVbXG/fqKTfeq7/gDa04tkZP+OFK/eglXT9dNF2/8Sdr9Dc/+TqYJvgv7PLB1rgnXU94sEw/fUHXdf0zvfpnKfqG2s5bfaa//PAy/c1LnRZ//a7+wiMr9Te/aNtu7y+W6Xs/03W9ca+evrhabzmMr0+/qVfXNgYff/CCnnL/C631dnr7vXrCj+/V7/1xgp5SGlp6qVZfc9csfY3js2Aa9xY95ZGX9c86l79mpZ61/XTr87Pb0/U1zv7VhRBCCDEQ+nIPM6j3OUIIIYQQg6Av9y9+v7/ffyOse5qFnP0NNDQ00HDmAw7vzsfe3S8dfj9+jBiva1lgxGRsxN8EzRc0iAz1qwaU+CQyZ5rB70drdrJxSgwxMTHEzC9HbWpGAyxLf03pdC8bkyYyJX0jzs+DzX3DLR90zWBLWYAlEsBE0gILp9/udn6LTvw4txSjpj/ROqOadqQER2wOyd38xBNuQETNtZHihhxeP7Kf/UdeJ7O+mOJToWOPTSJtZjAzJX4RSQEXrvbVcqaSggNW8h/p+0wZQgghhBBCCCGEGHlGWNCoj4xGjPjxf9myoBl/UxTGSIgYo0CT1jqej3bOjfNDP0RGoETY2XwyFJRqaKDhg23YDeD/EiYtreCw63WeMDnIzirHQ/jlgy0iOgrN3zYiEaMU6MNcZN5XC6iMfoL8qS0d0/w433DjP1VM9pJssleUU+cqY/nqKryEHxCx/u3TmO+1YzIQnFL1XjPuI/VgCNV7uzSKoV25mlxsXO8maV1axwG3hRBCCCGEEEIIcdW5OoNG0TZs8W6qdjrxB0B9oxJHwIY9AZSESUw6d4jqUxoEvFStfoiC33vBOInEODdVvw1OBa+dcVD+mhsNleqVM5j7lBN/pJnEhFiUC360QLjlg394ymQbyqFKPBqAhusNN6aEnlvuaKeK2XjcTuFiS7uxj4zYN+1nz0uhgRe3ZhKfuIht65OD4w+FGRDRNE7h9Km2mS+8p06jjDMBFuy3nmZvS5pz1TgCk4hXAFRq1pYRsbSwtZWTEEIIIQbGtJTNV/V/IYQQQlyd/uGGG2/TW56cO/NejxufOHGCO+64Y3BKEqgh27IB06vHKEzsutqxNI6NMfs5/Jg1uOBMDQUrC6h0NaLE2ch86jlyJwdb2HhezSNvSxVufxS33J3D5qcysUaCVlfJqpXPUO1pRIm2kvSLIgpTLChnqshbsZGqUyrE2Fi0aRv5000QbvkQUA9tJO9Xp2FUM0p8DkUrbZ1mk1CpXLgR085t2A0eimfNpSbahqV1IzPJT3aalcNfRcbjCqXbk4KBpSY35Y8Vc7QpNCDikqJgHQa81KwtoLJewWjQ0MbdR+HapGDroSY35as34vBFwGUTSU8WkmZR0A5kM3Gtii2xbYfKD3PYttCKd0cG5fEVFE4d3DoTQgghwunLPcyg3ucIIYQQQgyCvty/fPXVV/3Of+QEjcQVah80Gu6y9EyCRkIIIYabBI2EEEIIcS0a7KDR1dk9TQAKUdFeypcV4/ANd1nC8+zKo+AIGHuZolYIIYQQQgghhBAjywhvoyLCM5L09H6ShrsYvbCkF1GRPtylEEIIIYQQQgghxJWSlkZCCCGEEEIIIYQQogsJGgkhhBBCCCGEEEKILiRoJIQQQgghxDXM7/MPdxGEEOKq0OP7ZcBJwfxUstfW4B26Ig07CRoJIYQQQohuvbfr35m345PhLobogXdnBnlHwq/X6krY8IoXDcDvomRpKqkLs8leWkCVZ4gK2YWK46lsUtMzyF6ynI1vDN/XL+/vC8hYkEFGVjZ5zzuR8Fpf+KnKyqZG67Q44CBvYTnqsJTpKhCufk5tJONp93CU6OowxPWmHSlm46Fw7wR+/MYkitYmYQ6XwTX4OpCgkRBCCCHECOd9rYyZG05yPvTc96d9zFu0h30NQ1iI9x3Me+Df2fp+oG3ZRw5SFlVz/PIQluOqoVGzJIOqIYxCqC9lkHeo/RIvu3dp3PeIFQXwvlKMe3ope14qpWiqiuPDzt/6v8m+ANdGlr/UhwCQq5wSXxq/3lVB6S8snHbW97scfFhMxnpXx2UBB3krquj16DQHz+xSyC2voGL7IqJO1eIN9JYojICTgoUlnVof+KlakYezv3n2h2sjqZ3rQ/TK83wqeYf6/3r4troW6800P5PYAyW4rq3D+kYkaCSEEEIIcTVpqGXdr84xcVES82KGeN+X/RzYU/utapZ/VTu1G3dcMolK8OnnagQWi3HAd6N5XLjqNTBEEGFQwOfBWdfD7+xfqhhvtaAMdEH8Hlyn1GCwyKCApuI+7gnfeqhJpdFkxTLgBVFxv+3BHwiVAw3V5cI7FF9CE/PZszpxCHZ0bbEs3UPRzAG/EK5512a9mZkzXaXyDWl32MIw3AUQQ+/Tg/vYfAomz5tD6g8G/xK4+NGf2bzvDBcT7mHdrOhB358QQghxzdIaKHvuGBdmzKVo8pjWZft2vE7ZCT/N/2Tipw/NZcmkMZx/aw/z9mtMwIfvx2m8bPuERWvOYE4McPJPPi7GjGfN4/cwOQouNrjZWuLEUa8xNsbCkmVzsHcTkBqtmLBcPEXZn6ys+/GYLut9Jw6zbpeb93xww22JrFrxIyZ8x8v2R2vwfD8a3/sNfKrEkL5gPL6DTg78TeOGhBmsf3Qi5lF9L8dQcK3NpjrajL/uNKrajCUrH7unnMq6RlS/QvKmUtIsEOxqVUDlGVCa/CizC9n2gAnn1gLKXHU0ryyAXxSSbOlmJ75KsteoWI0e3A0qqsHOE0uNVL/oxOtXab41l9LVNoy+SjLWRlHxfFIw3ZE8Mj7MoWJxWwcJ9cBGCl6rw60sZ2NzPvmzTbiPeImdFdzG+/sCig/VoZ5Zjv/en5Pbvhyah8o1G3D4FdDglvRC8meaWtNt/L0K+NHGpVG0Pgk67evnNzfi3rWKsjo3br+b7LpbsM3PxNZdxX5YSd7OWuqa8ljuSyN/fvuVflw7CnjBpaGgQcLPKFqaiBHQ6iopeN6BH/AHbiHn6Xxsn1eSt6mGunoXy405FD5gxPt2JZU73NTWwfKVR7FMTWPR5G7KobkoWbObOlcEy1d4WbR2UofV6pGNFLx4GiJBi5xG7vpMrJEEu/itfgH3ZQXND5N+sY2c+DrKV5TgOOXHu0Ih9+kkmuur2fCqh7p33EQs8WNNsJM2PszFFvb8QnnWM2gJEbhPqai+dted5qHylxtw+BTwa9yy+DnypxuDXXYOJVGx0go+JxtXFOPGhNFkxaS6mbSzlKTLVWSv8GIb58FZ70fFxhPP55DY7vhqmxXQFKat3ExmvNIpLwtGP0wLczg9n0tv+GPCS83jqyirj8BkNGMxevHfXUHh9DC7eGM5GWo+FenBa9X9VAY1d1eQn9DDPuprKFi/FxXwa2bS1heSFBvs5lliqaBoOmiuEpY/5UAzmoi61Yz2sYnCnZmYjuSRffwWzA21eL9U8be8PgHtw0oKNjnwK+A3WMndlEuisXNeJhrDd2rqf72FO8/hYjnh6s3Sw3UxSPXm/X0BBa+pKAY/WlwmRavtmOhHvYV7D2vq4Zh6qDfj1ES09U60e5N6CG5reF4pYMNBP4qioV1/H4Vduq3153Wg4nyqgDIPKAEN472FFM3v7boZZDfceJve8tebd955p9dtxCA6/Z/66lc/+8bZnK3aq5d8OADluRIf/qe+uuqbl10IIYToj77cw4zk+5yzVS/qd63/k16zfYf+k1/+T/1soG3d6coX9Z+s/5/6uYu6/sXbv9PnZv1BP3ZR17869Bv9rod/o//mb1/rzQFd1//rT3rmvz2rr3z9M/2rC/+lVzy+Rc/c94Wu6436b1Y/qy9+9TO9OfC1fuKlF/WfbH5X/0rX9bqKHfrc7X8N7ui9N/X7H/6d/uap/9DvX/GmXndR1/UP39Tvz/yDfiyg6/qF03ph5g79qXfO6/qFs/ozy7boKw99reuBs3rJz7bomZVn9a++Pq8f2b5Dt/3bi3rJu+f15i/e1VdnPas/9c6lHsvRXvNf/6Qvf/gp3XZ/y9+z+vJ9n+nNA1zntU9M1mc9867+ta7r+oU39WWTp+trHI3Ble4tesovjupf67r+tWOlnv7c6eDyS6f1Lfev1I9e0nVd/1qvXpyu723sYSdfvKyn/DBLrw7dIp3dfq+e8ECZfvqSrut6o753cbpe5g1ul/6z6rZ0h1fq6dvPBtOUpusrDwcXf1aerq90tGzUqO9dvEyv/rrdMT2Zrm/5ILR2T5aetT+48vRzKXpWy33apdP6Cw8s06u/0HX9i7161iMv68E1X+tHn0jRN5zsbl+6rl+o1bc8kqVnPbKy9XjCOrhMTy8PbfTJC3r6E0eDezi2Rk954qjeGNpf7ZMp+hrn17qun9VfeHiZ/maoLhv3L9PTS4PHr3+wRU9fV9su80b9zSey9KzFWfqawz1Vvh6s18XVwXN8qVbf8PAW/d1Luq43VuvLHtiivxuqu8aaZXpK0bvBOlyXrm84Flrx2ct6+iN7g+W9dFRf8/AL+tl22X9WtUzPWpylZ7VcRz2Vo9vze1Yv++lkfVlNqK7cW/SUlrqqaVeHF47qax7cErxuTm7Q01vLmqKvPNxyEEf1lXdmBa+HC3v19NvT9Zc/Ca46W5rSei3UrkvR17Sk+WKvnvVwmX62p7zau/SmvvLhMv0zvedzGfaYHCv1lKKWuvpM37t4euu13a2Dy/T0iraL7d1N6aHrM/w+ap9M17e49S7L215HZ/UXHszS934R3ORr9xZ91v3BY9IPL9MT/rXlugi9Pht0XddP6y882PY6/vrwytD10kNe7bU7Z/2ptz6dm77UW0/XxWDU22cvB6+v0Pvlu0Utx3Hl9Rb2PayXaz1svV16t+39oL1L1fqyh18Onh9vmZ6+eG9ruc6WpusrD379zV8HB5e1ex2c1csezOr5c0Tv2/2L3+/v99+I6p6mHikmY/p4YmJiGD8zg+Ij7Zq1+lyUZN3DxLgYYiwTmbuiEndTaF2ghuy4KRT02H1XoyYrjhlPhQbLOl7ARFM00dHRxMSNZ8aCAqo8V0/HRe/+PWw+MZAdpDX++FwJjx680HVVvZMlS1/nZPvxChq97CnZQ15RNQdC3dB9Jw6zbus+1rT8Ff2alMJafANYSiGEEOLb6uKHx9j6Jz+MMjB6VMtSHyff93Pbj63c8B2InnQbEy+peD4Nrf7nOOzfV9q2/04M9ukmxkbGMOEmhfO+C3Dey8l6I9OmmRg9SmHiJDNjzjbwcZhxisbeZiP9ux7K3vRzsf0KJZZFv/w3ltwxBiJjmBADF5qaW1Zy821mxipjmJJgYvT/uImZt41hdHQcE2MCfOrT+lyO0Tf9iHV5P2KCAmBgwv3JFM01Mfob13AnBgszZwXHAiLSgiXOim16qGvXzbdg8nlpBpTEXIoWhpoRGUyYjf5gt6Q+ipg8h1CjHsw3W7BMnonFAGDEejN4z/X3AFRUzYip10blKs5TJubMDhXCYCFpaiNHTwFGO4WbkgmuUYiNjUDrtseGhuv5F2heuI3S1Vaqf1nZry6M9ce8WJKCLRBAIfFeK963PYCJtE2F2EPVb4w1gb/7riP+NzZQZcql9JlcTK9soKY/N6J1tTROnoM11MTAeHcSsXUuvED8I0X8fHJoRbQJU8Df/dhJ5yrZeCSR/Oe2saipmGfe7uf3DKON5LtD5+bmWzB+Hux+p8TG0vx2FS4fEGmjcFdu6LppoeI+Y8LeUlajlUntWrspiXNIjgs+No+3gKoCHo56LNinthyfDRtuPFrPeXUn/LkMf0z1dSoWW+g1h4nE22OvrK7aC7OP6+MUXAecqAEgPpc96zu1h9PqcBts2EOdI5RbrcRHtqyMIH52cui6MGK5UQlWm6+W2jFtr2Nl8jRMH7rx95hX96683q783PSk++ticOpNe8eFNjUJsyF4rNYpFtS6+l7y6k4P72Fhj6mXejMYMaH2OJi19qEbJttC749gvvdnzOl0yfbndVB3rJHEpJbXgRlbgob7w56Of/CNnO5pvhoKluxGWb2fD34aS+NbBaQuWY7p0B7SxqlULsugPCKX0rf3YNHclK3M5qHVJg5vtdPvntnGNPZ8sA17sxfnzlVkL1iF8dC21g+kkcw8N5VVA5jfxY+OccgX2c0Nl58D1Q1wXbtKuayya4eL0f+WTNH32y6h6DtmsOaOts3O177Os+fHIx3ShBBCiAGgxJCTN5Gzz7/O5jdv4tl/McLlABeaAhzfuY1pO1s2NJLah++no/8RLv4d0DQuXFLZ/vPNbG/d13guQveBmH8cw+xUK/ue/k/++GC7LmqjDPC/jlFU8glnNbjgC3DDD7rfb8Sods9bHvdQjs7G/sDG5jzY/lEsS+bHDHzAqBvKqIi2J+3voI1Qv7OA4o81oBnPB7DoSvNul29E+7y/yZ16QENDIaLXDf1oASPGdvuKMoK/SQODEe1UCQUHvGgG8HvqMXb7hVQh8dFSEhUFSGPbM1q/xivy+8HY/j480ggX/IBChP8Qxc86UAMR4KvDf2tSt3kY7ypk293Bvec8V4jWn4I0+YP7bhVFFG78ATArKpXri3H5IYJ6XE327vMYl8zmpxUUA5gfKyV+IEZwMgSvlWZAic+ldEUVJWsyKLvOTs7KNKwdvsNoaIEIlHDXUHfLAxrNnzspWZJNZWi9328i83IveXUj/Lns9EWr3TH5m8DYS1ClX9rtw5y+jcIDJWxcWEbE1EXkLrR1DKw2a2hKX143tNWH34/fXcXyJdXB5wEN1TgH7QryanHl9Xbl56ZHYfIZjHprvtCI5/cFZL8TWnHBjx+2Dm4AAB9xSURBVDL1yvIK6uE9LOwx9VZvChGBZprDrQa4oKG0f58wJWIzAe1+NOjP66DR7+HQpmw8LT3Qfc1Yp/RUkME3coJGn5/GcyGenNkWjAoYZ+eQe+wZ/A1AoIYqp4XMtzNJHAdgI/exZKoWVOFcbyfpSl6J3Yk0Y1tRSOaBWVQeLMSeMsxRo0sqB37l5Ph5aNbAMnsWi27vOG7Ap3+oYk9sMituBxo/oazchZcIuGjgtvl2Ui0KNHnZU36M9y8ZaL4YwZR/u4d53+/mlF/28bs3YfZd0Rz4vx1XnT9Ry8mbEpncdKZ12cW/nORjq5113eXV6gJHjweYltl1vAMhhBBCXLnRN1qYabHAQ6dZVPI6BxJSmf0/DIxWDNy5bDnrJnf8XD7/v/qY8XcMjP5ODCu2pTEvquOq98KliZ3CovgySg40cbHl5vezWtbtbGDyE2msu8mAo2gb+67kAHsoR3fG3mZj1W1XsoPBob5SQJkhn21Pm1HwU5WVN2j70qDvoQeDEQWtD1PIG4PjiQRo/WbQeAGM1yvgKaHggJmip3MwGULjl4TLRlHaPexfgMRo7NSAqMkPY4wQcLHxl7XYt2/DZiQ0bk+YTAxKWx0pSv9CNZHG4L5b2xBoNKJgNGg41hejppeyLV4JztKWFW7mN6WtSgx9K8cVnV/AGJ9M/vZk/K5ispeWs3lXZrvxVBSMhuYO57VXBoWIWDv52/Oxdmq1pF5hXmHPZU9pIoOBo8GlYJmdy7bZGp6XlrN8i5E9j1nbVkcoRGmNwcBcX7OMNGKakkPp050CiFrNFed15fXWj/PcLwNfbxFjorA+UEhp5+/emucK8+rhPayH4+m53jT8BmPPIymNUdB87UrZpOK9YMTcrsVEf14HSqSVpKWl5MT1uNmQGjnd0260Y7c4KVldieucBphJXr+NzETgnJd6xYxlXLvtYy2YAyrqgPV9iuWWOKivH/75QC6eqOWPsXbW5SZTlJvA+ddP4Qk7lW2Ak6+5YE4y63LnsW7ZeD7dfxIvAd577RifTpsbzGexmfd+e5JPu8nB5/wz3jsSmdg5sn+pgVePKqTcFdXhF7yzHzdx3eX32by1iryiavZ81M3PmZ99wPHI8Uzp5deCi5/8mUcXbmZaSsvfNh7dr3b7q6IQQgghYOwdM1gS72P7zpN8ipEJFoX3jrrxXgKaVBwHP+DTsPcN3WUYw8TrffzxiMp54OJnHvYd7e2z2MDk+ZO44WwDvr+HFjU24cNAdCScb/BwsgEu/v0K+mn1qxzDT633YxpvDn5t8Htwn9HQLgMoREQM0Jdgoxnz5248AQAN9/G6boNBiqK0/bqOCbNRxdtr1MiELV6lpmWmoICXQ8ejmJQAnPPSHGsJtSjwU1fXFiDpuK+BETvFjKfGGerupeE+dBrTZAs0e1FHWWiZ+M1bd5rPW67xUQpoAzzERPwkoo5X4w5lq73tQB1vw4xKvRrFLXHBL4nax248TYTKq6Cg0dyf0SP6eH7b8zyf0TrVuTHBTuJlL/Ud9m3CalFxHA8dRJMHd7j4VqtYJo07jaOurT79Pn9rXs532vLy9JJX2HPZU5oEEx6nO5TGj+fDz3vZSSzNH3qC2we8uFy9HaBKZVY2VT4ABcusSdBQ37F7oRKPFSeOlu+YZzx4ensNmyZh8Tlxtp40P35fS14unO3z6rHpSn/qrR/neYTUm5KQCG872rqANfnxa/Sj3np4D+shTY/1FqhHNZiJ7SEQp8RbUY45Wl+r6msFPPNOx2368zqwTlFwH2qLSWi+MF1gh9DIaWmkWMl/9VVMT21g2fQCSEwj57F80uIVCGhdS2oACEUHB6YAYACtlxfyUBj93Sg4+j7v/fhHTBh7Eysev6mHrf2854tm4k2hCoo089N/MTAGP39siObOBaHIZ1QcEziM5xJ8v33ypk/YdcpE6ooxjD7RMedP36zl/LR7sHyniZOtSwN86VP5+B8T2bziR4w972XrVgd/zJ3Dne0CRJ6j9Zhtk3ptLh4cl+Ayqzb9mfe0QRyXQAghhLhmjOHOdBuHVh1m61s3UXR/EvN2Onh00WHOfyeSCdP+XyZcSXajTKTm2PDuqGJelUbEfzMxbf49zO4tXfREFt1zkuNvhp7fPJH02/ex/Rfb2B4znpnfN0JTN2MlDnQ5hpn1/iTKH59LhtFE1PWTsCREBcf9iYRJs0yULM2G1aVk9vgFphcGG5n3VrE8JQNjtILZeD3G67puZpxqgxUPkddUSNEDFhIToKROg+k9/15vWVxI4pplZBxQUDQwLygkMxqYnIbtlTxSF5owRpqYFGsNtcAxdtlXt94uIPVYMntWWrtf34kyOZdcVx7ZCytRDBrcuoii6QpgJy1+GdkLHJiMUZhvv4XYQOirWpyNSfUFZKz1U7Q2qbVtUAeBGrIzVAp3Z3a/vjNjEvkPuynIzGg3e1rwGJJSjCxPT2WvyYTpZgvW67XgGFaGeGyWYvKyisndmhtsEdWFSvmCAkzlnWa26uP5bc+S/jPMq7PJ+K0CTRqmnxZi6/R9yfpIDlErU0ndZcIYbUbpteuXgm3Fz3CvzSb7xShAw/jDHAoXWrE+koNj5UOkvmTEGG3p2OWmu5zCnsse0kzPJe3QclLTjZjGGDG1duEJU2+3ppFGNqkLyjBFmjBFm3ppmWIieamNgpUZOAygaVEkPb65UxozC5ZaWb4klWqjkahYI0rELT0fLBZyVlooWJFBpaJAQMGaXkjO1La89hqNRMWZMEb0PAtWf+ot7HkOd92PlHobl0b+zAIKFjqCjXVGmUl+PB/7uCuvt7DvYT0Ernp8fdS7UeMm9dzSaNwCcqcUsCzdgaJoMO4+8h/oWCv9OZ/G2fkkP11ARhZEGUC7zk7+2uTQ2E/DZETOnnbhrH70uRQ94dZ0/eUGXdePrdETbl6mv9l+9PLPXtZTbrw3OPL6pWo968bJ+praMPnpuq7rX+vVj9yoT98UHGG9a56h9aER2IfbV399Vy955jf66pdO6Kdbpg1pN3vaud/v1Z85pet64L/0Fzf/p3460CmDwH/pJXkv6su3/E5f/czv9NXP7NVXFvyHfuzr9rOnXdJPv/o7/cUPQ5Xwzh/01a+fDz7+P+/rT207oQcHrf9C/83mN/UTgWCaIy/s1Wv+T9uuzu7bqz/TvtountWf2fKnDrNH9DZ72lfvHdWfqjrbZYYUIYQQYiBc7bOniavcF2/qWxYHZ/Rq+Vv2zNGeZ9QaCA0v68ueHIL9hPH1/qwOszQNm4YyPf1n1cNWD60unda3PLAmNLveUGvUX364l1m1RpjTz6Xra5z68NbbpTf1ZQ93M3PXiNXuPA/ndX8115uu62e3L9O3nOxms/azp40ggz172ohpaeQ/tJG844kUrrZjijRjW5xL8ispOE9ppCWYidWq8ZwDe8uI5Ofq8SomYnuJwvdZwMNpD8Te1XMUc6iMvcnKkhVWzn/kZN0Ltax4fBI3dLfhKIXRBDo03T7/mR++a2DM9Tex6NEZTBjVMUlrY7fLDRx9vwlPQzVrXge+PMd7Fw+yDhuLvnMa7/nLPLvVC39v5tNPGjn+nIHzD89g7P8DnzYBofEGRnfq5Hj+hJsv46f1HJntfLwjZFwCIYQQQogBF20nd3uYAZMH07hkkpUCquptpH2Diaj6R8PpMZO2sE9tewaVekzFumDBQAxF/c2cqcV/Z1qXFkGDtz8njkAidosCTbW4my0sGjHf/rqheXAcj8A+3QyouOvAPJ8hrzf1uAP1VjtWI2inXKjjbH1roTZcwpznob7ur5V6w+9kd72NzMXdJTJi9FeStzaK/LVJV/R992o2YsY0MsYYqd+1kZI3vGgBDfW4A6dqxjxOgXFJJNs8lK+vxK1q+M+5KHmqkua7k5k0EK8Cvxfn1gLKm+aQNmv4p07z7q9i64lgv7uxN1uw/N3fw9gERiZE+zh+NtRPT/Py8m43XxLNhOvaLQfOn+/UG3KUmUW/TKNoxTzWrZjHurmxTJgxizWzTNxw1zy2P5EcXJ5rZ+ZNN5G+bAZ3RsGEhEhOHmkIBqou+/jj+6OYcGNLphc4egymTRn+ehRCCCGuFdNSNsv/fvwXCral9+E/4ByGMTEU7CvzW6fNHk6m+fnkTh72kBFY0ijM+gbzoV8pI7ifzyZjYTYZWVWYFi/CMpKDRgYjHN9Iano22enLcU7OZcE4hrzejBH1VC7NICMrg4d2aGQusfWeaDiFOc9Dfd1fK/XmPlCLdWly9wEvg43C1/ZQ+i0KGAH8ww033qa3PDl3JuwcGQCcOHGCO+64o8dtvgn1UDF5T+3G+aEK46zMWbyZzQutweioz0nJ4xspP+RGDYBGIoWH9pNjIdhf05JBVfsR48Zlsv9UUbuItEZN1niK4/Zz+DErHC9g4r0leAOgGM1YpiSR82Q+yZYR8IFy3suuX7n4+BKgwXU2OyumGcFzmDV/Gc+6+01dZ0/7lQvv3yPgsoHb5rabPe3XLt6/OIrRwOhbf8SKWSY+fa2KA7cls6TzNLgnqlnzv2ewblbnGc987Ck6iSXXzsRRABrvvfY6uzyX4e9ww112VkwOBYka/syaAybWZN3UcVyijw6z5v3xrJs/ouPNQgghrlF9uYcZ7PscIYQQQoiB1pf7l6+++qrf+Y+ooFGfBVQca1LJPpJI6cEi7NKo5Yp4wwWNBpMEjYQQQgwjCRqJIeNzULymHGdkGhVPJyG3qUIIIQbTYAeNRkz3tCtiMGHftJ+DO3PCzEwgejI6chSeffvY89GATT3Xo4sf/Zl1+xogciS3hxVCCCGECONIHhk7vT1vE3CQt7AcNdpO7nOZmH2Nwz5NshBCCPFNXZ1BIwCMWOLNwz+g3SAY7P79Kb/y8Ozj89j+ZPGQ7G/mk07WPJ7GH39V9o3yEUIIIYQQQgghxNC5OrunCSGEEEJcAemeJr6RI3lkeHKoyOph6NOAg7ysenJfysQUcLA8SyX/pbSRPXuQEEKIq95gd0+T/kJCCCGEEEL0keYqJvtXJgqfS8N0qoTlTznQjCaibjXR+K2aT0cIIcS3gQSNhBBCCCGE6ItzVax6vpmf7UjDbPBS8rwb+879JEeDVlfMvHeGu4BCCCHEwLqKxzQSQgghhBBiiDS5KH7MiW19PomRgFaH22DDHh1crdxqJT5yWEsohBBCDDgJGgkhhBBCCNELz65yDvk1iAgtaNbQFKX1qRBCCHEtuqKgkcFgoKmpabDKIoQQQggx4JqamjAYpEe++GbMC7exb62Fql9WoQJEKERpGs3DXTAhhBBiEF3RHdT3vvc9/vrXvxIIBAarPEIIIYQQA8pgMPC9731vuIshrnIREREoCTnk3/wQBa/ZKJ0fj5VncPrSSIoGznjwNCvDXUwhhBBiQF1R0Cg6Opro6OjBKosQQgghhBAjgnfHXJazjf2L28+IpmBdnI8ls4CqKaUsWGpl+ZJU9hqNRMWZMEbI7GlCCCGuLdJWWwghhBBCiE7Mi/ezv+XJ9CIqpoceK1Zyd5cGH4/LpPTVzKEvnBBCCDFEZCBsIYQQQgghBorPQfGycrzRUUhnNSGEEFc7aWkkhBBCCCHEQIm2k7vdTu5wl0MIIYQYANLSSAghhBBCCCGEEEJ0IUEjIYQQQgghhBBCCNGFBI2EEEIIIYQQQgghRBcSNBJCCCGEEEIIIYQQXUjQSAghhBBCCCGEEEJ0IUEjIYQQQgghhBBCCNGFBI2EEEIIIYQQQgghRBcSNBJCCCGEGPECeA5UkZJRzIO7Gzj/1h5mPlmLb7iLJYQQQohrmmG4CyCEEEIIIXrR9AEv//YLJq/IYUW8wvkjw12gb4GAl5q1Bez9XAFNYdKKzeQkKMNdKiGEEGJISUsjIYQQQoiRrvECn/LfmfADBUYNd2G+HfwHnmFvXCEVO0upeD4J79YSPIHhLpUQQggxtKSlkRBCCCHESNb0AesKj+HRAjy7/Nd48x4iBeB8PdufdPHHTzSib5vCmmU/YkIk8NkHbC05zIG/aUTcEMeSpXOYHWvg/Ft7mLdfYwI+fD9O4+VU0zAf2MhWe1xj2lJz8InRht1UifNzsIwb3nIJIYQQQ0mCRkIIIYQQI1nkeNYUNOLNP0fKtmTsCpw/CzQGuDknk1XXq+xaX8V2xy1snxvBgfLXef8Hqexba+RkSQVF+89gX2YJ5tWkMLkgh5/+c6duVue9bF9fxZ6zbU1pou+wsz13Ijd8K1s2+fH7wHRdy3MFUzS4VECCRkIIIb5FpHuaEEIIIcTV6J/jsN+kMHqsGfskI55PVC6iMDnzITbPj2HsqDFYboqkuUmjuX2a7yuM7hwIGmtmyeNzmRcT/D0x+nY7z674tgaMgrSAIj+vCiGE+NaTj0IhhBBCiKvcaEUBLUAzBsZqDZQUV3Py8wBofvh+HzOJuokVT8wh4rVGZj48EfN3BrPEI59i0CBAh7vlCLlzFkII8S0jH31CCCGEEFe5i5oGioGIyw2UbT3Mp7PTKP+XaHwHKnnQfQUZRVtYkjVoxbyKGDFFa3g+B2IBNFQVoqKHuVhCCCHEEJPuaUIIIYQQV6OGMxytD0BTA45aP5abTIymCd95A2P/KYLmRpWTH/nh78Nd0KuTdXIURw96g0/8Tmo+t2K7fnjLJIQQQgw1aWkkhBBCCHE1uiGSs+WlzGyZPW1WNIwykjLXxJodJcxTYph9h4kbmi7wJXBdrxmK9oyzf859awvIyFKgCSY9ug2L3DkLIYT4lvmHG268TW95cu7Me8NZFiGEEEKIYXPixAnuuOOO4S6GEEIIIUSf9eX+5auvvup3/tI9TQghhBBCCCGEEEJ0IUEjIYQQQogRblrKZqalbG59PJz/hRBCCPHtId3ThBBCCCGQ7mlCCCGEuPpI9zQhhBBCCCGEEEIIMeQkaCTE/9/e/cdGfd93HH82vtknGfdYb8uFROMoKM4SwFqMjFgUQ6rm1lRO1EUhwDKK00BDAkshiTATBCvDE5tZKUEMiFPIYuS2+UUTDTPSOWmaeE0QLkRyyLZcBIkTGXZsp3FgpLNzVveH7WBsEyM6fIf9fEjI+n6/n+/38/7yz330us/nc5IkSZIkaRBDI0mSJEmSJA1iaCRJkiRJkqRBDI0kSZIkSZI0iKGRJEmSJEmSBjE0kiRJ0mDdR6ld8jTb49kuRJIkZYuhkSRJ0hgWf34n83cdzXYZuSfTRuMTlVQ+uJTKRSvY9l462xVJkjTiDI0kSZLGsEnfjLH6jmi2y8g5qX0/4qXJ66l/po76rXfStnkb8Uy2q5IkaWQFsl2AJEmShpGMs/mpJvZ9nGZCSTETPmtn0vKHWFb0DkvWxZkwFT45mqKjcCJLVt5FxXUBkv/awPyWm3hhbSlhEuxe1cBH96ygZtb5w7/4/v3UnI3xysNT4FSc7Zua+PnHaSaURCn4HEqz9MrZdvBAmtmP9IZpoXJikQaaT0LxtdmtS5KkkWRoJEmSlNMyHHixideDZeyqK2XcR2+y8ocwqe9yV4boXfdTU5zh8K7nWPeTf2d2Vcml9fOzJvb176f1f4Zo18Fb2xpY93bqizP519zEuuq7mBO+hG5zUopUEiJf6zsOEglDSwIwNJIkjSEuT5MkScppSeLH0pSWlxItDBCePplphf0u540nOjEABCkti5L/SYK27t+hn9v69RMcqt045jz0F6ybNa7n8OpiVj8xmgKjHulM0K9XJUljnh+FkiRJuaw7Q0dXgHGFFzFsCwbJ7+qg44INMjRt3kbtoQzkT2bdj+/mi6ynO0NHV/Di+skLEfvBArq+epj8ihixP7yoN7miBANpyHDeaLnAkbMkaYzxo0+SJCmX5QUYl5/hxOcDEoyhpNN05QfIh5623QN3bg4Qe3QFsX5njgzoJ9l1Ef0A5IWpWBwbvt0VKUQknCZ+EpgIkCaRgPGjbDaVJEnDcXmaJElSTgsz7fogR95u5cTncOaDY3x0tt/l7lMciaehu4O3mo/RNek6rs+DoqsLKWpv53AyQ/I/4xw4eTH9BDhyqI0zQFd7grYx/CvzJbPG8/ZrbT0HqWYaT5ZQfnV2a5IkaaQ500iSJCmnBSidFyO2qYnvfu9NwlOjhPPPb3GiqYG7N6Xounoyy1beRBHA9FtYVPwStY9soWhSlOhXL6afO5iz+TUWLcsj/Ed/QH7hcPeMXqGKx7j3yWoqHwzCWZi5cgvFjpwlSWPMVyZ8fepv+w6OHzvyZW0lSZJGrUOHDjFjxoxslzG87jg13/8l4bUPsSz4DkvWHGd+3VxiQ25aLUmSRrOLGb+cPn36kp/v8jRJkqRc92kru99o50w3JA98wOGrIky9JttFSZKk0c7QSJIkKcfNXrWf5K/3UnFfLYueP0vyTJw5hTD7sWYAaipre9rNz62/kiTpyubyNEmSJK6g5WmSJEm9XJ4mSZIkSZKkEWdoJEmSJEmSpEEMjSRJkiRJkjSIoZEkSZIkSZIGMTSSJEmSJEnSIIZGkiRJkiRJGsTQSJIkaZQ68c/PcfvftXIm24VIkqQrUiDbBUiSJEk5J9PKpntW0DwuQhCACHfWbGHhZEj8YgPVP/kQgpAO38X6mrlE+0bViWa2/f1ODqYixFZtZOGNfQ9ME9+zgU0/b4M/WcLGVeWEzuswReMj36Dh5v08/0Ck50zLNqq2Huzp5+p72fjknUQcvUuSRpAfO5IkSdIgKVLXLaZu+0Ii/U8nX2bDCxHWPLuGaADanq1kw54YdfNDkImzbVUDwVV11E8Pnv+0fdVUvxdjS/36IYOfdMs29h6fSMHNvScyrezcmmDhjnrKCyG+o5INvyhnS0Vo8M2SJF0mhkaSJEm5Lhln81NN7Ps4zYSSYiZ81s6k5Q+xrOgdlqxuJX9KN3HKeOFvSkm+9io1L7Zx4vfC/OnEtJsRXKrOBKmC8QyKaDJR7nyw+IuZRdHpN5D+VRtQQvpXOzl465pBgRG00bAHlm+NDT1TKBNn125YeF+Unanec8dbiE+M8Xhhz2Hxt2Zy6setUFH+//WGkiQNy2GEJElSTstw4MUmXg+WsatuBU/9WZAT/9v/ejcTvrmAV6pnEv6vwzz1s1OU/mAp//Kjb1N6VeeQT+w6+g4rH6hl9vy+f1tY+WqCrhF5nytEMsWpY3tZ/WAlC+YvZdPriZ7zkTJis/qipBTN+z7khvJiAOK/SRDpbqRq2VIqH1jBrpbeBCjVQisR2javYOkDlSz920baMue6SuzZSdvtiykLFfTrP0E63G+OUzhCMJkgffneWJKkQQyNJEmSclqS+LE0peWlRAsDhKdPZlphv8t5EWbNDFOUB12ftNMWnkLF9HHkF0aYNXXopUz5U26hpuoWpgUBAkybN5eNfx4hfyRe50oRKuPeZctZ/0w9zz+zhM4dVTQk+i6madmxlAV3fIPq1L0sntUzsyjR/j7xjpms3V5H/ea5tP2wmqYUkEyQiH9K8L5a6p6tZ83El1i9I97zqLPNbHvrBpZ/p2/vpF4Zztc7Q2noGFCSpMvD0EiSJCmXdWfo6AowrnD4XQU60510FhVSlDf8Y4v+uJzaqluomDeX2nuuMzAaKFTCnd8q6VmeFipjcQW0/KZvnk+QsofreP61d3hu+l6qd7cB0Ml05i4q672nnIW3nqL5fSADodsXMndyTywUnbeQyHsHSQCtzzQQXPSXRAf2HwD6zyvK9JwrGNhOkqTLyNBIkiQpl+UFGJefoePzgVNPBisIFlCQzlz0MrOiqeWsvidK0e9W4aiUfq+R5k/PHQeDkM4Ax5pp+o9z4VH0O+WkW94HIBSC1Nlz9xT05XyhEMGzp85FQAEooBMyLTT+W4IPd69g6bKlLN3azPsvVrHi2VYIR+Bk6tzDkgnSoQGzkSRJuswMjSRJknJamGnXBznydisnPoczHxzjo7NDt8yfdB3R/z7Gu+0ZoIP4ZxdoqGEFOw+y86etvUFPiuZ3oWR6EDKtNGxtpG+lWuq9Vpjcs6dR2e0RDr7Y0nNPJk7ju+MpuRGIlDMz+TKNx3vveaOJT28sIxIoY82eV6nfXkfd9jrqHiln+ryNbHmgBK4tp6R9b8/yNiC+7yDjZ5WM5H+BJEn+epokSVJuC1A6L0ZsUxPf/d6bhKdGCV9oLdk1payc107N+jpeKQxRHC7wK8JLNetxlrxbxf2LIESa4G2PUzsZYDFrb62matHentlHodk8/mRPaBS8bS1/9X4V9y/6Rwo6IbpoI8vDAFEWPxGj6q8XsBfoHFfOmn8YJgAKFLP8kSgrllXyckEn6WsXsv7hofeokiTpcvnKhK9P/W3fwfFjR7JZiyRJUtYcOnSIGTNmZLuM4XXHqfn+LwmvfYhlU7JdjCRJyqaLGb+cPn36kp/vd0+SJEm57tNWdr/RzpluSB74gMNXRZh6TbaLkiRJo53L0yRJknJdHiR/vZcF/3QWfj/C7UvuYk5htouSJEmjnTONJEmSctzsx/bzygcp9jU8zpmT7Tw6K8Ts+bU91y7zX0mSNHa5p5EkSRJX0J5GkiRJvdzTSJIkSZIkSSPOPY0kSZIkSZLGiMrKygteq6+vP+/YmUaSJEmSJEljxMBg6MvOGxpJkiRJkiSNIQMDogsFSYZGkiRJkiRJY0xfUHShwAgMjSRJkiRJksakLwuMwNBIkiQp5x3Z/TR37zg6+EL3UWqXPM32+MjXJEmSRj9/PU2SJEkaKNNG45PVvHQyCOkgMx+tZfnNwWxXJUnSiPo/3SBgBJDgSDgAAAAASUVORK5CYII=" style="vertical-align:middle"/>
<figcaption style="text-align:lower; margin:1em; float:bottom; vertical-align:bottom;">Determining the time for a kernel call</figcaption>
</figure>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=abb51c18-aeb9-47f5-b5c2-57d8d7ee99cb">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h3 id="Hardware-performance-counters-with-rocprof">Hardware performance counters with rocprof<a class="anchor-link" href="#Hardware-performance-counters-with-rocprof"></a></h3><p>Hardware performance counters are devices in a processor that measure events, such as the number of wavefronts executed, or the number of times a cache is missed. Rocprof can collect performance counters on kernels.</p>
<h4 id="Basic-performance-counters">Basic performance counters<a class="anchor-link" href="#Basic-performance-counters"></a></h4><p>The fundamental hardware performance counters collected with Rocprof can be obtained with this command:</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=bedf65ea-5b6d-4262-b447-d4839f33216f">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[7]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>run<span class="w"> </span>rocprof<span class="w"> </span>--list-basic
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>RPL: on '240528_220039' from '/opt/rocm-6.0.2' in '/nethome/tpotter/Pelagos/Projects/HIP_Course/course_material/L5_Profiling'
Basic HW counters:

  gpu-agent1 : TCC_EA1_WRREQ[0-15] : Number of transactions (either 32-byte or 64-byte) going over the TC_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.
      block TCC has 4 counters

  gpu-agent1 : TCC_EA1_WRREQ_64B[0-15] : Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.
      block TCC has 4 counters

  gpu-agent1 : TCC_EA1_WRREQ_STALL[0-15] : Number of cycles a write request was stalled.
      block TCC has 4 counters

  gpu-agent1 : TCC_EA1_RDREQ[0-15] : Number of TCC/EA read requests (either 32-byte or 64-byte)
      block TCC has 4 counters

  gpu-agent1 : TCC_EA1_RDREQ_32B[0-15] : Number of 32-byte TCC/EA read requests
      block TCC has 4 counters

  gpu-agent1 : GRBM_COUNT : Tie High - Count Number of Clocks
      block GRBM has 2 counters

  gpu-agent1 : GRBM_GUI_ACTIVE : The GUI is Active
      block GRBM has 2 counters

  gpu-agent1 : SQ_WAVES : Count number of waves sent to SQs. (per-simd, emulated, global)
      block SQ has 8 counters

  gpu-agent1 : SQ_INSTS_VALU : Number of VALU instructions issued. (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_INSTS_VMEM_WR : Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_INSTS_VMEM_RD : Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_INSTS_SALU : Number of SALU instructions issued. (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_INSTS_SMEM : Number of SMEM instructions issued. (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_INSTS_FLAT : Number of FLAT instructions issued. (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_INSTS_FLAT_LDS_ONLY : Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_INSTS_LDS : Number of LDS instructions issued (including FLAT). (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_INSTS_GDS : Number of GDS instructions issued. (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_WAIT_INST_LDS : Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)
      block SQ has 8 counters

  gpu-agent1 : SQ_ACTIVE_INST_VALU : regspec 71? Number of cycles the SQ instruction arbiter is working on a VALU instruction. (per-simd, nondeterministic). Units in quad-cycles(4 cycles)
      block SQ has 8 counters

  gpu-agent1 : SQ_INST_CYCLES_SALU : Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)
      block SQ has 8 counters

  gpu-agent1 : SQ_THREAD_CYCLES_VALU : Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by # of active threads). (per-simd)
      block SQ has 8 counters

  gpu-agent1 : SQ_LDS_BANK_CONFLICT : Number of cycles LDS is stalled by bank conflicts. (emulated)
      block SQ has 8 counters

  gpu-agent1 : TA_TA_BUSY[0-15] : TA block is busy. Perf_Windowing not supported for this counter.
      block TA has 2 counters

  gpu-agent1 : TA_FLAT_READ_WAVEFRONTS[0-15] : Number of flat opcode reads processed by the TA.
      block TA has 2 counters

  gpu-agent1 : TA_FLAT_WRITE_WAVEFRONTS[0-15] : Number of flat opcode writes processed by the TA.
      block TA has 2 counters

  gpu-agent1 : TCC_HIT[0-15] : Number of cache hits.
      block TCC has 4 counters

  gpu-agent1 : TCC_MISS[0-15] : Number of cache misses. UC reads count as misses.
      block TCC has 4 counters

  gpu-agent1 : TCC_EA_WRREQ[0-15] : Number of transactions (either 32-byte or 64-byte) going over the TC_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.
      block TCC has 4 counters

  gpu-agent1 : TCC_EA_WRREQ_64B[0-15] : Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.
      block TCC has 4 counters

  gpu-agent1 : TCC_EA_WRREQ_STALL[0-15] : Number of cycles a write request was stalled.
      block TCC has 4 counters

  gpu-agent1 : TCC_EA_RDREQ[0-15] : Number of TCC/EA read requests (either 32-byte or 64-byte)
      block TCC has 4 counters

  gpu-agent1 : TCC_EA_RDREQ_32B[0-15] : Number of 32-byte TCC/EA read requests
      block TCC has 4 counters

  gpu-agent1 : TCP_TCP_TA_DATA_STALL_CYCLES[0-15] : TCP stalls TA data interface. Now Windowed.
      block TCP has 4 counters

ROCPRofiler: 0 contexts collected
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=3b1b5b5f-3187-44b3-bc9a-a3b4e12f61db">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h4 id="Derived-performance-counters">Derived performance counters<a class="anchor-link" href="#Derived-performance-counters"></a></h4><p>Using this command we can show all of the available derived performance counters.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=ddfcd8c9-a167-44ee-b562-3e3fbb809113">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[8]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>run<span class="w"> </span>rocprof<span class="w"> </span>--list-derived
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>RPL: on '240528_220045' from '/opt/rocm-6.0.2' in '/nethome/tpotter/Pelagos/Projects/HIP_Course/course_material/L5_Profiling'
Derived metrics:

  gpu-agent1 : TCC_EA1_RDREQ_32B_sum : Number of 32-byte TCC/EA read requests. Sum over TCC EA1s.
      TCC_EA1_RDREQ_32B_sum = sum(TCC_EA1_RDREQ_32B,16)

  gpu-agent1 : TCC_EA1_RDREQ_sum : Number of TCC/EA read requests (either 32-byte or 64-byte). Sum over TCC EA1s.
      TCC_EA1_RDREQ_sum = sum(TCC_EA1_RDREQ,16)

  gpu-agent1 : TCC_EA1_WRREQ_sum : Number of transactions (either 32-byte or 64-byte) going over the TC_EA_wrreq interface. Sum over TCC EA1s.
      TCC_EA1_WRREQ_sum = sum(TCC_EA1_WRREQ,16)

  gpu-agent1 : TCC_EA1_WRREQ_64B_sum : Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface. Sum over TCC EA1s.
      TCC_EA1_WRREQ_64B_sum = sum(TCC_EA1_WRREQ_64B,16)

  gpu-agent1 : TCC_WRREQ1_STALL_max : Number of cycles a write request was stalled. Max over TCC instances.
      TCC_WRREQ1_STALL_max = max(TCC_EA1_WRREQ_STALL,16)

  gpu-agent1 : RDATA1_SIZE : The total kilobytes fetched from the video memory. This is measured on EA1s.
      RDATA1_SIZE = (TCC_EA1_RDREQ_32B_sum*32+(TCC_EA1_RDREQ_sum-TCC_EA1_RDREQ_32B_sum)*64)

  gpu-agent1 : WDATA1_SIZE : The total kilobytes written to the video memory. This is measured on EA1s.
      WDATA1_SIZE = ((TCC_EA1_WRREQ_sum-TCC_EA1_WRREQ_64B_sum)*32+TCC_EA1_WRREQ_64B_sum*64)

  gpu-agent1 : FETCH_SIZE : The total kilobytes fetched from the video memory. This is measured with all extra fetches and any cache or memory effects taken into account.
      FETCH_SIZE = (TCC_EA_RDREQ_32B_sum*32+(TCC_EA_RDREQ_sum-TCC_EA_RDREQ_32B_sum)*64+RDATA1_SIZE)/1024

  gpu-agent1 : WRITE_SIZE : The total kilobytes written to the video memory. This is measured with all extra fetches and any cache or memory effects taken into account.
      WRITE_SIZE = ((TCC_EA_WRREQ_sum-TCC_EA_WRREQ_64B_sum)*32+TCC_EA_WRREQ_64B_sum*64+WDATA1_SIZE)/1024

  gpu-agent1 : WRITE_REQ_32B : The total number of 32-byte effective memory writes.
      WRITE_REQ_32B = (TCC_EA_WRREQ_sum-TCC_EA_WRREQ_64B_sum)+(TCC_EA1_WRREQ_sum-TCC_EA1_WRREQ_64B_sum)+(TCC_EA_WRREQ_64B_sum+TCC_EA1_WRREQ_64B_sum)*2

  gpu-agent1 : TA_BUSY_avr : TA block is busy. Average over TA instances.
      TA_BUSY_avr = avr(TA_TA_BUSY,16)

  gpu-agent1 : TA_BUSY_max : TA block is busy. Max over TA instances.
      TA_BUSY_max = max(TA_TA_BUSY,16)

  gpu-agent1 : TA_BUSY_min : TA block is busy. Min over TA instances.
      TA_BUSY_min = min(TA_TA_BUSY,16)

  gpu-agent1 : TA_FLAT_READ_WAVEFRONTS_sum : Number of flat opcode reads processed by the TA. Sum over TA instances.
      TA_FLAT_READ_WAVEFRONTS_sum = sum(TA_FLAT_READ_WAVEFRONTS,16)

  gpu-agent1 : TA_FLAT_WRITE_WAVEFRONTS_sum : Number of flat opcode writes processed by the TA. Sum over TA instances.
      TA_FLAT_WRITE_WAVEFRONTS_sum = sum(TA_FLAT_WRITE_WAVEFRONTS,16)

  gpu-agent1 : TCC_HIT_sum : Number of cache hits. Sum over TCC instances.
      TCC_HIT_sum = sum(TCC_HIT,16)

  gpu-agent1 : TCC_MISS_sum : Number of cache misses. Sum over TCC instances.
      TCC_MISS_sum = sum(TCC_MISS,16)

  gpu-agent1 : TCC_EA_RDREQ_32B_sum : Number of 32-byte TCC/EA read requests. Sum over TCC instances.
      TCC_EA_RDREQ_32B_sum = sum(TCC_EA_RDREQ_32B,16)

  gpu-agent1 : TCC_EA_RDREQ_sum : Number of TCC/EA read requests (either 32-byte or 64-byte). Sum over TCC instances.
      TCC_EA_RDREQ_sum = sum(TCC_EA_RDREQ,16)

  gpu-agent1 : TCC_EA_WRREQ_sum : Number of transactions (either 32-byte or 64-byte) going over the TC_EA_wrreq interface. Sum over TCC instances.
      TCC_EA_WRREQ_sum = sum(TCC_EA_WRREQ,16)

  gpu-agent1 : TCC_EA_WRREQ_64B_sum : Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface. Sum over TCC instances.
      TCC_EA_WRREQ_64B_sum = sum(TCC_EA_WRREQ_64B,16)

  gpu-agent1 : TCC_WRREQ_STALL_max : Number of cycles a write request was stalled. Max over TCC instances.
      TCC_WRREQ_STALL_max = max(TCC_EA_WRREQ_STALL,16)

  gpu-agent1 : TCP_TCP_TA_DATA_STALL_CYCLES_sum : Total number of TCP stalls TA data interface.
      TCP_TCP_TA_DATA_STALL_CYCLES_sum = sum(TCP_TCP_TA_DATA_STALL_CYCLES,16)

  gpu-agent1 : TCP_TCP_TA_DATA_STALL_CYCLES_max : Maximum number of TCP stalls TA data interface.
      TCP_TCP_TA_DATA_STALL_CYCLES_max = max(TCP_TCP_TA_DATA_STALL_CYCLES,16)

  gpu-agent1 : VFetchInsts : The average number of vector fetch instructions from the video memory executed per work-item (affected by flow control). Excludes FLAT instructions that fetch from video memory.
      VFetchInsts = (SQ_INSTS_VMEM_RD-TA_FLAT_READ_WAVEFRONTS_sum)/SQ_WAVES

  gpu-agent1 : VWriteInsts : The average number of vector write instructions to the video memory executed per work-item (affected by flow control). Excludes FLAT instructions that write to video memory.
      VWriteInsts = (SQ_INSTS_VMEM_WR-TA_FLAT_WRITE_WAVEFRONTS_sum)/SQ_WAVES

  gpu-agent1 : FlatVMemInsts : The average number of FLAT instructions that read from or write to the video memory executed per work item (affected by flow control). Includes FLAT instructions that read from or write to scratch.
      FlatVMemInsts = (SQ_INSTS_FLAT-SQ_INSTS_FLAT_LDS_ONLY)/SQ_WAVES

  gpu-agent1 : LDSInsts : The average number of LDS read or LDS write instructions executed per work item (affected by flow control).  Excludes FLAT instructions that read from or write to LDS.
      LDSInsts = (SQ_INSTS_LDS-SQ_INSTS_FLAT_LDS_ONLY)/SQ_WAVES

  gpu-agent1 : FlatLDSInsts : The average number of FLAT instructions that read or write to LDS executed per work item (affected by flow control).
      FlatLDSInsts = SQ_INSTS_FLAT_LDS_ONLY/SQ_WAVES

  gpu-agent1 : VALUUtilization : The percentage of active vector ALU threads in a wave. A lower number can mean either more thread divergence in a wave or that the work-group size is not a multiple of 64. Value range: 0% (bad), 100% (ideal - no thread divergence).
      VALUUtilization = 100*SQ_THREAD_CYCLES_VALU/(SQ_ACTIVE_INST_VALU*MAX_WAVE_SIZE)

  gpu-agent1 : VALUBusy : The percentage of GPUTime vector ALU instructions are processed. Value range: 0% (bad) to 100% (optimal).
      VALUBusy = 100*SQ_ACTIVE_INST_VALU*4/SIMD_NUM/GRBM_GUI_ACTIVE

  gpu-agent1 : SALUBusy : The percentage of GPUTime scalar ALU instructions are processed. Value range: 0% (bad) to 100% (optimal).
      SALUBusy = 100*SQ_INST_CYCLES_SALU*4/SIMD_NUM/GRBM_GUI_ACTIVE

  gpu-agent1 : FetchSize : The total kilobytes fetched from the video memory. This is measured with all extra fetches and any cache or memory effects taken into account.
      FetchSize = FETCH_SIZE

  gpu-agent1 : WriteSize : The total kilobytes written to the video memory. This is measured with all extra fetches and any cache or memory effects taken into account.
      WriteSize = WRITE_SIZE

  gpu-agent1 : MemWrites32B : The total number of effective 32B write transactions to the memory
      MemWrites32B = WRITE_REQ_32B

  gpu-agent1 : L2CacheHit : The percentage of fetch, write, atomic, and other instructions that hit the data in L2 cache. Value range: 0% (no hit) to 100% (optimal).
      L2CacheHit = 100*sum(TCC_HIT,16)/(sum(TCC_HIT,16)+sum(TCC_MISS,16))

  gpu-agent1 : MemUnitStalled : The percentage of GPUTime the memory unit is stalled. Try reducing the number or size of fetches and writes if possible. Value range: 0% (optimal) to 100% (bad).
      MemUnitStalled = 100*max(TCP_TCP_TA_DATA_STALL_CYCLES,16)/GRBM_GUI_ACTIVE/SE_NUM

  gpu-agent1 : WriteUnitStalled : The percentage of GPUTime the Write unit is stalled. Value range: 0% to 100% (bad).
      WriteUnitStalled = 100*TCC_WRREQ_STALL_max/GRBM_GUI_ACTIVE

  gpu-agent1 : LDSBankConflict : The percentage of GPUTime LDS is stalled by bank conflicts. Value range: 0% (optimal) to 100% (bad).
      LDSBankConflict = 100*SQ_LDS_BANK_CONFLICT/GRBM_GUI_ACTIVE/CU_NUM

  gpu-agent1 : GPUBusy : The percentage of time GPU was busy.
      GPUBusy = 100*GRBM_GUI_ACTIVE/GRBM_COUNT

  gpu-agent1 : Wavefronts : Total wavefronts.
      Wavefronts = SQ_WAVES

  gpu-agent1 : VALUInsts : The average number of vector ALU instructions executed per work-item (affected by flow control).
      VALUInsts = SQ_INSTS_VALU/SQ_WAVES

  gpu-agent1 : SALUInsts : The average number of scalar ALU instructions executed per work-item (affected by flow control).
      SALUInsts = SQ_INSTS_SALU/SQ_WAVES

  gpu-agent1 : SFetchInsts : The average number of scalar fetch instructions from the video memory executed per work-item (affected by flow control).
      SFetchInsts = SQ_INSTS_SMEM/SQ_WAVES

  gpu-agent1 : GDSInsts : The average number of GDS read or GDS write instructions executed per work item (affected by flow control).
      GDSInsts = SQ_INSTS_GDS/SQ_WAVES

  gpu-agent1 : MemUnitBusy : The percentage of GPUTime the memory unit is active. The result includes the stall time (MemUnitStalled). This is measured with all extra fetches and writes and any cache or memory effects taken into account. Value range: 0% to 100% (fetch-bound).
      MemUnitBusy = 100*max(TA_TA_BUSY,16)/GRBM_GUI_ACTIVE/SE_NUM

  gpu-agent1 : ALUStalledByLDS : The percentage of GPUTime ALU units are stalled by the LDS input queue being full or the output queue being not ready. If there are LDS bank conflicts, reduce them. Otherwise, try reducing the number of LDS accesses if possible. Value range: 0% (optimal) to 100% (bad).
      ALUStalledByLDS = 100*SQ_WAIT_INST_LDS*4/SQ_WAVES/GRBM_GUI_ACTIVE

ROCPRofiler: 0 contexts collected
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=7ce2b350-4a1c-4408-b807-9b79e5f911c6">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>We can specify the counters to collect in a file such as <a href="rocprof_counters.txt">rocprof_counters.txt</a>. Here we specify some commonly used metrics for collection. Each <strong>pmc</strong> line is a unique experiment involving an individual run of the code. In this example we collect stats for the <strong>mat_mult</strong> kernel for the first 64 work-items on GPU 0.</p>
<pre><code class="language-txt">txt
# Cache hits and Cache misses
pmc: TCC_HIT_sum, TCC_MISS_sum

# Total video memory fetched and written
pmc: FETCH_SIZE, WRITE_SIZE

# Percentage of time the GPU was busy, total wavefronts executed
pmc: GPUBusy, Wavefronts

# Average number of vector and scalar instructions executed per work-item
pmc: VALUInsts, SALUInsts

# Average number of vector and scalar fetch instructions per work-item
pmc: VFetchInsts, SFetchInsts

# Average number of vector write instructions per work-item
pmc: VWriteInsts

# Average number of shared and global memory read or write instructions per work item
pmc: LDSInsts, GDSInsts

# Percentage of active vector ALU threads in a wave, percentage of GPU time vector and scalar instructions are processed
pmc: VALUUtilization, VALUBusy, SALUBusy, 

# Percentage of fetch, write, atomic, and other instructions that hit the L2 cache
pmc: L2CacheHit

# Percentage of time the memory unit is active (including stalled), and just stalled, percentage of time the write unit is stalled
pmc: MemUnitBusy, MemUnitStalled, WriteUnitStalled

# Percentage of time ALU's are stalled by shared memory access, percentage of GPU time local memory is stalled by bank conflicts
pmc: ALUStalledByLDS, LDSBankConflict

# Dispatches range, which work-items to profile
range: 0 : 64
# Which GPU's to profile
gpu: 0
# Names of kernels to profile
kernel: mat_mult
</code></pre>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=ee575685-ab1f-40bf-aa3f-50224668d1aa">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>Then we can use rocprof to collect the data for these counters.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=3e6071ab-48a0-4529-bc46-d7ea4d554965">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[9]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>run<span class="w"> </span>rocprof<span class="w"> </span>-i<span class="w"> </span>rocprof_counters.txt<span class="w"> </span>-o<span class="w"> </span>rocprof_counters/result.csv<span class="w"> </span>mat_mult_profiling.exe
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>RPL: on '240528_220054' from '/opt/rocm-6.0.2' in '/nethome/tpotter/Pelagos/Projects/HIP_Course/course_material/L5_Profiling'
RPL: profiling '"mat_mult_profiling.exe"'
RPL: input file 'rocprof_counters.txt'
RPL: output dir '/tmp/rpl_data_240528_220054_122503'
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input0_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input0.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  2 metrics
    TCC_HIT_sum, TCC_MISS_sum
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.909 ms (1748.73 MB/s)
Time for event "mat_mult kernel": 10.312 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input0_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input10_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input10.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  3 metrics
    MemUnitBusy, MemUnitStalled, WriteUnitStalled
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.909 ms (1748.12 MB/s)
Time for event "mat_mult kernel": 10.524 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input10_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input11_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input11.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  2 metrics
    ALUStalledByLDS, LDSBankConflict
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.927 ms (1713.74 MB/s)
Time for event "mat_mult kernel": 10.608 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input11_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input1_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input1.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  1 metrics
    FETCH_SIZE
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.936 ms (1697.05 MB/s)
Time for event "mat_mult kernel": 10.401 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input1_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input2_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input2.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  1 metrics
    WRITE_SIZE
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 1.001 ms (1587.22 MB/s)
Time for event "mat_mult kernel": 10.497 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input2_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input3_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input3.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  2 metrics
    GPUBusy, Wavefronts
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.913 ms (1739.85 MB/s)
Time for event "mat_mult kernel": 10.495 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input3_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input4_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input4.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  2 metrics
    VALUInsts, SALUInsts
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.977 ms (1627.00 MB/s)
Time for event "mat_mult kernel": 10.546 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input4_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input5_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input5.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  2 metrics
    VFetchInsts, SFetchInsts
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.910 ms (1746.89 MB/s)
Time for event "mat_mult kernel": 10.348 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input5_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input6_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input6.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  1 metrics
    VWriteInsts
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.932 ms (1705.49 MB/s)
Time for event "mat_mult kernel": 10.503 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input6_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input7_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input7.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  2 metrics
    LDSInsts, GDSInsts
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.887 ms (1792.28 MB/s)
Time for event "mat_mult kernel": 10.450 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input7_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input8_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input8.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  3 metrics
    VALUUtilization, VALUBusy, SALUBusy
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.913 ms (1741.07 MB/s)
Time for event "mat_mult kernel": 10.601 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input8_results_240528_220054
RPL: result dir '/tmp/rpl_data_240528_220054_122503/input9_results_240528_220054'
ROCProfiler: input from "/tmp/rpl_data_240528_220054_122503/input9.xml"
  gpu_index = 0
  kernel = mat_mult
  range = 0:64
  1 metrics
    L2CacheHit
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.926 ms (1717.00 MB/s)
Time for event "mat_mult kernel": 10.424 ms
Maximum error (infinity norm) is: 2.28882e-05

ROCPRofiler: 1 contexts collected, output directory /tmp/rpl_data_240528_220054_122503/input9_results_240528_220054
File 'rocprof_counters/result.csv' is generating
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=7440b698-587e-42ec-a944-382dc9d2c481">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>If your chosen performance counters are supported, then the file <a href="rocprof_counters/result.csv">rocprof_counters/result.csv</a> should contain a count for every time the counter was triggered. The file <a href="rocprof_counters/example.csv">rocprof_counters/example.csv</a> is an example file collected with rocprof on <strong>mat_mult_profiling.exe</strong>.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=e3090705-8e92-4834-b46b-af432243382c">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h3 id="Rocprof-under-a-job-manager">Rocprof under a job manager<a class="anchor-link" href="#Rocprof-under-a-job-manager"></a></h3><p>Rocprof runs fine under a job manager like SLURM, you just need to make a unique output file for each process launched. For example on SLURM the <code>$SLURM_JOBID</code> and <code>$SLURM_PROCID</code> environment variables are helpful in constructing a unique output. We put the rocprof commands in a script called <strong>profile.sh</strong>.</p>
<div class="highlight"><pre><span></span><span class="ch">#!/bin/bash</span>
rocprof<span class="w"> </span>-i<span class="w"> </span>rocprof_counters.txt<span class="w"> </span>-o<span class="w"> </span>rocprof_counters/result-<span class="nv">$SLURM_JOBID</span>-<span class="nv">$SLURM_PROCID</span>.csv<span class="w"> </span>mat_mult_profiling_mpi.exe
</pre></div>
<p>Then you can run the script from <strong>srun</strong> like this so it picks up the environment variable <strong>$SLURM_PROCID</strong> from within the script.</p>
<div class="highlight"><pre><span></span>srun<span class="w"> </span>-N<span class="w"> </span><span class="nv">$SLURM_JOB_NUM_NODES</span><span class="w"> </span>-n<span class="w"> </span><span class="m">2</span><span class="w"> </span>-c<span class="w"> </span><span class="m">8</span><span class="w"> </span>--gpus-per-task<span class="o">=</span><span class="m">1</span><span class="w"> </span>--gpu-bind<span class="o">=</span>closest<span class="w"> </span>-c<span class="w"> </span><span class="nv">$OMP_NUM_THREADS</span><span class="w"> </span>./profile.sh
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=fadc4531-2f2a-4437-a5d5-7ef16e670537">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>A complete example for using rocprof with an MPI-enabled application is in <strong>course_material/L2_Using_HIP_On_Setonix/rocprof_mpi</strong>.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=5c822fc0-0f3b-4f05-b259-8bc690a7d250">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h3 id="Rocprofiler-API">Rocprofiler API<a class="anchor-link" href="#Rocprofiler-API"></a></h3><p>If you'd like to instrument code with profiling calls the <strong><a href="https://github.com/ROCm-Developer-Tools/rocprofiler/blob/amd-master/doc/rocprofiler_spec.md">rocprofiler API</a></strong> is available.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=d5a97cbb-bf34-4053-b3bd-6c5e20ef9e56">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h3 id="Tracing-with-Omnitrace">Tracing with Omnitrace<a class="anchor-link" href="#Tracing-with-Omnitrace"></a></h3><p><a href="https://github.com/AMDResearch/omnitrace">Omnitrace</a> is an AMD research project to collect performance information on a program at runtime. It supports programs written in C, C++, Fortran and Python, as well as compute frameworks like OpenCL (via HSA) and HIP. Omnitrace looks promising as a comprehensive trace collection framework. In order to get Omnitrace functionality you need to load the modules for it, (you will find these commands in either the welcome letter or in Lesson 2). There is also a Pawsey-sponsored <a href="https://youtu.be/xwNzreM0oqk">video</a> with a tutorial on Omnitrace.</p>
<div class="highlight"><pre><span></span>course_material/L5_Profiling
<span class="nb">source</span><span class="w"> </span>../env
</pre></div>
<h4 id="Generate-an-Omnitrace-configuration-file">Generate an Omnitrace configuration file<a class="anchor-link" href="#Generate-an-Omnitrace-configuration-file"></a></h4><p>A config file can govern the behaviour of Omnitrace. Normally this file lives in ${HOME}/omnitrace.cfg. We generate one for the purpose of the exercise.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=b502bb12-a8f0-4b06-90f2-26a5e160ce13">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[10]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>run<span class="w"> </span>omnitrace-avail<span class="w"> </span>-G<span class="w"> </span>omnitrace.cfg<span class="w"> </span>--available<span class="w"> </span>--description<span class="w"> </span>--force
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][avail] Found 1 HIP devices and 320 GPU HW counters
</span>[omnitrace-avail] Outputting text configuration file './omnitrace.cfg'...
</pre>
</div>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=61c42f60-260e-4d98-b011-51fa2bcc6636">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[8]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>ls
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>array_A.dat		omnitrace_example
array_B.dat		omnitrace-mat_mult_profiling.inst-output
array_C.dat		omnitrace-mat_mult_profiling-output
CMakeLists.txt		Profiling.html
jobscript.sh		Profiling.ipynb
Makefile		rocprof_counters
mat_mult_profiling.cpp	rocprof_counters_reduced.txt
mat_size.hpp		rocprof_counters.txt
nsys_trace		rocprof_trace
omniperf_example	rocprof_trace_example
omnitrace.cfg
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=31c89de2-f6f3-4691-a8ee-7d6285f8182e">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>There are a multitude of options that are available in the config file. This command shows all of the counters that you can collect information on. See this <a href="https://www.olcf.ornl.gov/wp-content/uploads/04-GPUProfiling-Performance-timelines.pdf">resource</a> for some more information on collecting events with Omnitrace.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=943560d0-9041-42e6-ab72-6534ed86a3fa">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[11]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>run<span class="w"> </span>omnitrace-avail<span class="w"> </span>--all
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][avail] Found 1 HIP devices and 320 GPU HW counters
</span>|-----------------------------------|-----------------|---------------------------------------|---------------------------------------|---------------------------|---------------------------------------|---------------------------------------|
|             COMPONENT             |    AVAILABLE    |              VALUE_TYPE               |              STRING_IDS               |         FILENAME          |              DESCRIPTION              |               CATEGORY                |
|-----------------------------------|-----------------|---------------------------------------|---------------------------------------|---------------------------|---------------------------------------|---------------------------------------|
| allinea_map                       |      false      |                 void                  | "allinea", "allinea_map", "forge"     |                           | Controls the AllineaMAP sampler.      | category::external, os::supports_l... |
| caliper_marker                    |      false      |                 void                  | "cali", "caliper", "caliper_marker"   |                           | Generic forwarding of markers to      |                                       |
|                                   |                 |                                       |                                       |                           |   Caliper instrumentation.            | category::external, os::supports_u... |
| caliper_config                    |      false      |                 void                  | "caliper_config"                      |                           | Caliper configuration manager.        | category::external, os::supports_u... |
| caliper_loop_marker               |      false      |                 void                  | "caliper_loop_marker"                 |                           | Variant of caliper_marker with        |                                       |
|                                   |                 |                                       |                                       |                           |   support for loop marking.           | category::external, os::supports_u... |
| cpu_clock                         |      true       |                 long                  | "cpu_clock"                           | cpu_clock                 | Total CPU time spent in both user-    |                                       |
|                                   |                 |                                       |                                       |                           |   and kernel-mode.                    | project::timemory, category::timin... |
| cpu_util                          |      true       |         std::pair&lt;long, long&gt;         | "cpu_util", "cpu_utilization"         | cpu_util                  | Percentage of CPU-clock time          |                                       |
|                                   |                 |                                       |                                       |                           |   divided by wall-clock time.         | project::timemory, category::timin... |
| craypat_counters                  |      false      | std::vector&lt;unsigned long, std::al... | "craypat_counters"                    | craypat_counters          | Names and value of any counter        |                                       |
|                                   |                 |                                       |                                       |                           |   events that have been set to        |                                       |
|                                   |                 |                                       |                                       |                           |   count on the hardware category.     | category::external, os::supports_l... |
| craypat_flush_buffer              |      false      |             unsigned long             | "craypat_flush_buffer"                | craypat_flush_buffer      | Writes all the recorded contents in   |                                       |
|                                   |                 |                                       |                                       |                           |   the data buffer. Returns the        |                                       |
|                                   |                 |                                       |                                       |                           |   number of bytes flushed.            | category::external, os::supports_l... |
| craypat_heap_stats                |      false      |                 void                  | "craypat_heap_stats"                  |                           | Undocumented by 'pat_api.h'.          | category::external, os::supports_l... |
| craypat_record                    |      false      |                 void                  | "craypat_record"                      |                           | Toggles CrayPAT recording on          |                                       |
|                                   |                 |                                       |                                       |                           |   calling thread.                     | category::external, os::supports_l... |
| craypat_region                    |      false      |                 void                  | "craypat_region"                      |                           | Adds region labels to CrayPAT output. | category::decorator, category::ext... |
| current_peak_rss                  |      true       |         std::pair&lt;long, long&gt;         | "current_memory_high_water_mark", ... | current_peak_rss          | Absolute value of high-water mark     |                                       |
|                                   |                 |                                       |                                       |                           |   of memory allocation in RAM.        | project::timemory, category::memor... |
| gperftools_cpu_profiler           |      false      |                 void                  | "gperf_cpu", "gperf_cpu_profiler",... |                           | Control switch for gperftools CPU     |                                       |
|                                   |                 |                                       |                                       |                           |   profiler.                           | category::external, category::timi... |
| gperftools_heap_profiler          |      false      |                 void                  | "gperf_heap", "gperf_heap_profiler... |                           | Control switch for the gperftools     |                                       |
|                                   |                 |                                       |                                       |                           |   heap profiler.                      | category::external, category::memo... |
| hip_event                         |      false      |                 float                 | "hip_event"                           | hip_event                 | Records the time interval between     |                                       |
|                                   |                 |                                       |                                       |                           |   two points in a HIP stream. Less    |                                       |
|                                   |                 |                                       |                                       |                           |   accurate than 'roctracer' for       |                                       |
|                                   |                 |                                       |                                       |                           |   kernel timing.                      | category::external, device::gpu, o... |
| kernel_mode_time                  |      true       |                 long                  | "kernel_mode_time"                    | kernel_mode_time          | CPU time spent executing in kernel    |                                       |
|                                   |                 |                                       |                                       |                           |   mode (via rusage).                  | project::timemory, category::timin... |
| likwid_marker                     |      false      |                 void                  | "likwid_marker", "likwid_perfmon_m... |                           | LIKWID perfmon (CPU) marker           |                                       |
|                                   |                 |                                       |                                       |                           |   forwarding.                         | category::decorator, category::ext... |
| likwid_nvmarker                   |      false      |                 void                  | "likwid_nvmarker", "likwid_nvmon_m... |                           | LIKWID nvmon (GPU) marker forwarding. | category::decorator, category::ext... |
| malloc_gotcha                     |      true       |                double                 | "malloc_gotcha"                       | malloc_gotcha             | GOTCHA wrapper for memory             |                                       |
|                                   |                 |                                       |                                       |                           |   allocation functions: malloc,       |                                       |
|                                   |                 |                                       |                                       |                           |   calloc, free.                       | category::external, category::gotc... |
| memory_allocations                |      true       |                 void                  | "memory_allocations"                  |                           | Number of bytes allocated/freed       |                                       |
|                                   |                 |                                       |                                       |                           |   instead of peak/current memory      |                                       |
|                                   |                 |                                       |                                       |                           |   usage: free(malloc(10)) +           |                                       |
|                                   |                 |                                       |                                       |                           |   free(malloc(10)) would use 10       |                                       |
|                                   |                 |                                       |                                       |                           |   bytes but this would report 20      |                                       |
|                                   |                 |                                       |                                       |                           |   bytes.                              | category::external, category::gotc... |
| monotonic_clock                   |      true       |                 long                  | "monotonic_clock"                     | monotonic_clock           | Wall-clock timer which will           |                                       |
|                                   |                 |                                       |                                       |                           |   continue to increment even while    |                                       |
|                                   |                 |                                       |                                       |                           |   the system is asleep.               | project::timemory, category::timin... |
| monotonic_raw_clock               |      true       |                 long                  | "monotonic_raw_clock"                 | monotonic_raw_clock       | Wall-clock timer unaffected by        |                                       |
|                                   |                 |                                       |                                       |                           |   frequency or time adjustments in    |                                       |
|                                   |                 |                                       |                                       |                           |   system time-of-day clock.           | project::timemory, category::timin... |
| network_stats                     |      true       |         cache::network_stats          | "network", "network_stats"            | network_stats             | Reports network bytes, packets,       |                                       |
|                                   |                 |                                       |                                       |                           |   errors, dropped.                    | project::timemory, os::supports_linux |
| num_io_in                         |      true       |                 long                  | "io_in", "num_io_in"                  | io_in                     | Number of times the filesystem had    |                                       |
|                                   |                 |                                       |                                       |                           |   to perform input.                   | project::timemory, category::io, c... |
| num_io_out                        |      true       |                 long                  | "io_out", "num_io_out"                | io_out                    | Number of times the filesystem had    |                                       |
|                                   |                 |                                       |                                       |                           |   to perform output.                  | project::timemory, category::io, c... |
| num_major_page_faults             |      true       |                 long                  | "major_page_faults", "num_major_pa... | major_page_faults         | Number of page faults serviced that   |                                       |
|                                   |                 |                                       |                                       |                           |   required I/O activity.              | project::timemory, category::resou... |
| num_minor_page_faults             |      true       |                 long                  | "minor_page_faults", "num_minor_pa... | minor_page_faults         | Number of page faults serviced        |                                       |
|                                   |                 |                                       |                                       |                           |   without any I/O activity via        |                                       |
|                                   |                 |                                       |                                       |                           |   'reclaiming' a page frame from      |                                       |
|                                   |                 |                                       |                                       |                           |   the list of pages awaiting          |                                       |
|                                   |                 |                                       |                                       |                           |   reallocation.                       | project::timemory, category::resou... |
| page_rss                          |      true       |                 long                  | "page_rss"                            | page_rss                  | Amount of memory allocated in pages   |                                       |
|                                   |                 |                                       |                                       |                           |   of memory. Unlike peak_rss, value   |                                       |
|                                   |                 |                                       |                                       |                           |   will fluctuate as memory is         |                                       |
|                                   |                 |                                       |                                       |                           |   freed/allocated.                    | project::timemory, category::memor... |
| papi_array&lt;12ul&gt;                  |      true       |      std::array&lt;long long, 12ul&gt;      | "papi_array", "papi_array_t"          | papi_array                | Fixed-size array of PAPI HW counters. | category::external, category::hard... |
| papi_vector                       |      true       | std::vector&lt;long long, std::alloca... | "papi", "papi_vector"                 | papi_vector-1             | Dynamically allocated array of PAPI   |                                       |
|                                   |                 |                                       |                                       |                           |   HW counters.                        | category::external, category::hard... |
| peak_rss                          |      true       |                 long                  | "memory_high_water_mark", "memory_... | peak_rss                  | Measures changes in the high-water    |                                       |
|                                   |                 |                                       |                                       |                           |   mark for the amount of memory       |                                       |
|                                   |                 |                                       |                                       |                           |   allocated in RAM. May fluctuate     |                                       |
|                                   |                 |                                       |                                       |                           |   if swap is enabled.                 | project::timemory, category::memor... |
| perfetto_trace                    |      false      |                 void                  | "perfetto", "perfetto_trace"          |                           | Provides Perfetto Tracing SDK:        |                                       |
|                                   |                 |                                       |                                       |                           |   system profiling, app tracing and   |                                       |
|                                   |                 |                                       |                                       |                           |   trace analysis.                     | project::timemory, category::exter... |
| priority_context_switch           |      true       |                 long                  | "prio_ctx_switch", "prio_ctx_switc... | prio_cxt_swch             | Number of context switch due to       |                                       |
|                                   |                 |                                       |                                       |                           |   higher priority process becoming    |                                       |
|                                   |                 |                                       |                                       |                           |   runnable or because the current     |                                       |
|                                   |                 |                                       |                                       |                           |   process exceeded its time slice.    | project::timemory, category::resou... |
| process_cpu_clock                 |      true       |                 long                  | "cpu_process_clock", "process_cpu_... | process_cpu_clock         | CPU-clock timer for the calling       |                                       |
|                                   |                 |                                       |                                       |                           |   process (all threads).              | project::timemory, category::timin... |
| process_cpu_util                  |      true       |         std::pair&lt;long, long&gt;         | "cpu_process_util", "cpu_process_u... | process_cpu_util          | Percentage of CPU-clock time          |                                       |
|                                   |                 |                                       |                                       |                           |   divided by wall-clock time for      |                                       |
|                                   |                 |                                       |                                       |                           |   calling process (all threads).      | project::timemory, category::timin... |
| read_bytes                        |      true       |         std::pair&lt;long, long&gt;         | "read_bytes"                          | read_bytes                | Number of bytes which this process    |                                       |
|                                   |                 |                                       |                                       |                           |   really did cause to be fetched      |                                       |
|                                   |                 |                                       |                                       |                           |   from the storage layer.             | project::timemory, category::io, o... |
| read_char                         |      true       |         std::pair&lt;long, long&gt;         | "rchar", "read_char"                  | read_char                 | Number of bytes which this task has   |                                       |
|                                   |                 |                                       |                                       |                           |   caused to be read from storage.     |                                       |
|                                   |                 |                                       |                                       |                           |   Sum of bytes which this process     |                                       |
|                                   |                 |                                       |                                       |                           |   passed to read() and pread(). Not   |                                       |
|                                   |                 |                                       |                                       |                           |   disk IO.                            | project::timemory, category::io, o... |
| roctx_marker                      |      false      |                 void                  | "roctx", "roctx_marker"               |                           | Generates high-level region markers   |                                       |
|                                   |                 |                                       |                                       |                           |   for HIP profilers.                  | category::decorator, category::ext... |
| system_clock                      |      true       |                 long                  | "sys_clock", "system_clock"           | system_clock              | CPU time spent in kernel-mode.        | project::timemory, category::timin... |
| tau_marker                        |      false      |                 void                  | "tau", "tau_marker"                   |                           | Forwards markers to TAU               |                                       |
|                                   |                 |                                       |                                       |                           |   instrumentation (via Tau_start      |                                       |
|                                   |                 |                                       |                                       |                           |   and Tau_stop).                      | category::external, tpls::tau         |
| thread_cpu_clock                  |      true       |                 long                  | "cpu_thread_clock", "thread_cpu_cl... | thread_cpu_clock          | CPU-clock timer for the calling       |                                       |
|                                   |                 |                                       |                                       |                           |   thread.                             | project::timemory, category::timin... |
| thread_cpu_util                   |      true       |         std::pair&lt;long, long&gt;         | "cpu_thread_util", "cpu_thread_uti... | thread_cpu_util           | Percentage of CPU-clock time          |                                       |
|                                   |                 |                                       |                                       |                           |   divided by wall-clock time for      |                                       |
|                                   |                 |                                       |                                       |                           |   calling thread.                     | project::timemory, category::timin... |
| timestamp                         |      true       | std::chrono::time_point&lt;std::chron... | "timestamp"                           | timestamp                 | Provides a timestamp for every        |                                       |
|                                   |                 |                                       |                                       |                           |   sample and/or phase.                | project::timemory, category::timin... |
| trip_count                        |      true       |                 long                  | "trip_count"                          | trip_count                | Counts number of invocations.         | project::timemory, os::agnostic       |
| user_clock                        |      true       |                 long                  | "user_clock"                          | user_clock                | CPU time spent in user-mode.          | project::timemory, category::timin... |
| user_mode_time                    |      true       |                 long                  | "user_mode_time"                      | user_mode_time            | CPU time spent executing in user      |                                       |
|                                   |                 |                                       |                                       |                           |   mode (via rusage).                  | project::timemory, category::timin... |
| virtual_memory                    |      true       |                 long                  | "virtual_memory"                      | virtual_memory            | Records the change in virtual memory. | project::timemory, category::memor... |
| voluntary_context_switch          |      true       |                 long                  | "vol_ctx_switch", "vol_ctx_switche... | vol_cxt_swch              | Number of context switches due to a   |                                       |
|                                   |                 |                                       |                                       |                           |   process voluntarily giving up the   |                                       |
|                                   |                 |                                       |                                       |                           |   processor before its time slice     |                                       |
|                                   |                 |                                       |                                       |                           |   was completed.                      | project::timemory, category::resou... |
| vtune_event                       |      false      |                 void                  | "vtune_event"                         |                           | Creates events for Intel profiler     |                                       |
|                                   |                 |                                       |                                       |                           |   running on the application.         | category::external, category::logg... |
| vtune_frame                       |      false      |                 void                  | "vtune_frame"                         |                           | Creates frames for Intel profiler     |                                       |
|                                   |                 |                                       |                                       |                           |   running on the application.         | category::decorator, category::ext... |
| vtune_profiler                    |      false      |                 void                  | "vtune_profiler"                      |                           | Control switch for Intel profiler     |                                       |
|                                   |                 |                                       |                                       |                           |   running on the application.         | category::external, tpls::intel       |
| wall_clock                        |      true       |                 long                  | "real_clock", "virtual_clock", "wa... | wall_clock                | Real-clock timer (i.e. wall-clock     |                                       |
|                                   |                 |                                       |                                       |                           |   timer).                             | project::timemory, category::timin... |
| written_bytes                     |      true       |         std::array&lt;long, 2ul&gt;         | "write_bytes", "written_bytes"        | written_bytes             | Number of bytes sent to the storage   |                                       |
|                                   |                 |                                       |                                       |                           |   layer.                              | project::timemory, category::io, o... |
| written_char                      |      true       |         std::array&lt;long, 2ul&gt;         | "wchar", "write_char", "written_char" | written_char              | Number of bytes which this task has   |                                       |
|                                   |                 |                                       |                                       |                           |   caused, or shall cause to be        |                                       |
|                                   |                 |                                       |                                       |                           |   written to disk. Similar caveats    |                                       |
|                                   |                 |                                       |                                       |                           |   to read_char.                       | project::timemory, category::io, o... |
|-----------------------------------|-----------------|---------------------------------------|---------------------------------------|---------------------------|---------------------------------------|---------------------------------------|
|---------------------------------------|---------------------------------------|------------------|---------------------------------------|---------------------------------------|
|         ENVIRONMENT VARIABLE          |                 VALUE                 |    DATA TYPE     |              DESCRIPTION              |              CATEGORIES               |
|---------------------------------------|---------------------------------------|------------------|---------------------------------------|---------------------------------------|
| OMNITRACE_CAUSAL_BACKEND              |                 auto                  |      string      | Backend for call-stack sampling.      |                                       |
|                                       |                                       |                  |   See https://amdresearch.github.io/  |                                       |
|                                       |                                       |                  |  omnitrace/causal_profiling.html#bac  |                                       |
|                                       |                                       |                  |  kends for more info. If set to       |                                       |
|                                       |                                       |                  |   "auto", omnitrace will attempt to   |                                       |
|                                       |                                       |                  |   use the perf backend and fallback   |                                       |
|                                       |                                       |                  |   on the timer backend if unavailable | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_BINARY_EXCLUDE       |                                       |      string      | Excludes binaries matching the list   |                                       |
|                                       |                                       |                  |   of provided regexes from causal     |                                       |
|                                       |                                       |                  |   experiments (separated by tab,      |                                       |
|                                       |                                       |                  |   semi-colon, and/or quotes (single   |                                       |
|                                       |                                       |                  |   or double))                         | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_BINARY_SCOPE         |                %MAIN%                 |      string      | Limits causal experiments to the      |                                       |
|                                       |                                       |                  |   binaries matching the provided      |                                       |
|                                       |                                       |                  |   list of regular expressions         |                                       |
|                                       |                                       |                  |   (separated by tab, semi-colon,      |                                       |
|                                       |                                       |                  |   and/or quotes (single or double))   | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_DELAY                |                   0                   |      double      | Length of time to wait (in seconds)   |                                       |
|                                       |                                       |                  |   before starting the first causal    |                                       |
|                                       |                                       |                  |   experiment                          | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_DURATION             |                   0                   |      double      | Length of time to perform causal      |                                       |
|                                       |                                       |                  |   experimentation (in seconds)        |                                       |
|                                       |                                       |                  |   after the first experiment has      |                                       |
|                                       |                                       |                  |   started. After this amount of       |                                       |
|                                       |                                       |                  |   time has elapsed, no more causal    |                                       |
|                                       |                                       |                  |   experiments will be performed and   |                                       |
|                                       |                                       |                  |   the application will continue       |                                       |
|                                       |                                       |                  |   without any overhead from causal    |                                       |
|                                       |                                       |                  |   profiling. Any value &lt;= 0 means     |                                       |
|                                       |                                       |                  |   until the application completes     | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_FUNCTION_EXCLUDE     |                                       |      string      | Excludes functions matching the       |                                       |
|                                       |                                       |                  |   list of provided regexes from       |                                       |
|                                       |                                       |                  |   causal experiments (separated by    |                                       |
|                                       |                                       |                  |   tab, semi-colon, and/or quotes      |                                       |
|                                       |                                       |                  |   (single or double))                 | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_FUNCTION_SCOPE       |                                       |      string      | List of &lt;function&gt; regex entries      |                                       |
|                                       |                                       |                  |   for causal profiling (separated     |                                       |
|                                       |                                       |                  |   by tab, semi-colon, and/or quotes   |                                       |
|                                       |                                       |                  |   (single or double))                 | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_MODE                 |               function                |      string      | Perform causal experiments at the     |                                       |
|                                       |                                       |                  |   function-scope or line-scope.       |                                       |
|                                       |                                       |                  |   Ideally, use function first to      |                                       |
|                                       |                                       |                  |   locate function with highest        |                                       |
|                                       |                                       |                  |   impact and then switch to line      |                                       |
|                                       |                                       |                  |   mode + OMNITRACE_CAUSAL_FUNCTION_S  |                                       |
|                                       |                                       |                  |  COPE set to the function being       |                                       |
|                                       |                                       |                  |   targeted.                           | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_RANDOM_SEED          |                   0                   |  unsigned long   | Seed for random number generator      |                                       |
|                                       |                                       |                  |   which selects speedups and          |                                       |
|                                       |                                       |                  |   experiments -- please note that     |                                       |
|                                       |                                       |                  |   the lines selected for              |                                       |
|                                       |                                       |                  |   experimentation are not             |                                       |
|                                       |                                       |                  |   reproducible but the speedup        |                                       |
|                                       |                                       |                  |   selection is. If set to zero,       |                                       |
|                                       |                                       |                  |   std::random_device{}() will be      |                                       |
|                                       |                                       |                  |   used.                               | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_SOURCE_EXCLUDE       |                                       |      string      | Excludes source files or source       |                                       |
|                                       |                                       |                  |   file + lineno pair (i.e. &lt;file&gt;     |                                       |
|                                       |                                       |                  |   or &lt;file&gt;:&lt;line&gt;) matching the      |                                       |
|                                       |                                       |                  |   list of provided regexes from       |                                       |
|                                       |                                       |                  |   causal experiments (separated by    |                                       |
|                                       |                                       |                  |   tab, semi-colon, and/or quotes      |                                       |
|                                       |                                       |                  |   (single or double))                 | analysis, causal, custom, libomnit... |
| OMNITRACE_CAUSAL_SOURCE_SCOPE         |                                       |      string      | Limits causal experiments to the      |                                       |
|                                       |                                       |                  |   source files or source file +       |                                       |
|                                       |                                       |                  |   lineno pair (i.e. &lt;file&gt; or         |                                       |
|                                       |                                       |                  |   &lt;file&gt;:&lt;line&gt;) matching the         |                                       |
|                                       |                                       |                  |   provided list of regular            |                                       |
|                                       |                                       |                  |   expressions (separated by tab,      |                                       |
|                                       |                                       |                  |   semi-colon, and/or quotes (single   |                                       |
|                                       |                                       |                  |   or double))                         | analysis, causal, custom, libomnit... |
| OMNITRACE_CONFIG_FILE                 | %env{HOME}%/.omnitrace.cfg;%env{HO... |      string      | Configuration file for omnitrace      | config, core, libomnitrace, omnitr... |
| OMNITRACE_CRITICAL_TRACE              |                 false                 |       bool       | Enable generation of the critical     |                                       |
|                                       |                                       |                  |   trace                               | backend, critical_trace, custom, l... |
| OMNITRACE_ENABLED                     |                 true                  |       bool       | Activation state of timemory          | core, timemory                        |
| OMNITRACE_OUTPUT_PATH                 |        omnitrace-%tag%-output         |      string      | Explicitly specify the output         |                                       |
|                                       |                                       |                  |   folder for results                  | filename, io, libomnitrace, omnitr... |
| OMNITRACE_OUTPUT_PREFIX               |                                       |      string      | Explicitly specify a prefix for all   |                                       |
|                                       |                                       |                  |   output files                        | filename, io, libomnitrace, omnitr... |
| OMNITRACE_PAPI_EVENTS                 |                                       |      string      | PAPI presets and events to collect    |                                       |
|                                       |                                       |                  |   (see also: papi_avail)              | libomnitrace, omnitrace, papi, tim... |
| OMNITRACE_PERFETTO_BACKEND            |               inprocess               |      string      | Specify the perfetto backend to       |                                       |
|                                       |                                       |                  |   activate. Options are:              |                                       |
|                                       |                                       |                  |   'inprocess', 'system', or 'all'     | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_PERFETTO_BUFFER_SIZE_KB     |                1024000                |  unsigned long   | Size of perfetto buffer (in KB)       | custom, data, libomnitrace, omnitr... |
| OMNITRACE_PERFETTO_FILL_POLICY        |                discard                |      string      | Behavior when perfetto buffer is      |                                       |
|                                       |                                       |                  |   full. 'discard' will ignore new     |                                       |
|                                       |                                       |                  |   entries, 'ring_buffer' will         |                                       |
|                                       |                                       |                  |   overwrite old entries               | custom, data, libomnitrace, omnitr... |
| OMNITRACE_PROCESS_SAMPLING_DURATION   |                  -1                   |      double      | If &gt; 0.0, time (in seconds) to        |                                       |
|                                       |                                       |                  |   sample before stopping. If less     |                                       |
|                                       |                                       |                  |   than zero, uses OMNITRACE_SAMPLING  |                                       |
|                                       |                                       |                  |  _DURATION                            | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_PROCESS_SAMPLING_FREQ       |                   0                   |      double      | Number of measurements per second     |                                       |
|                                       |                                       |                  |   when OMNITTRACE_USE_PROCESS_SAMPLI  |                                       |
|                                       |                                       |                  |  NG=ON. If set to zero, uses          |                                       |
|                                       |                                       |                  |   OMNITRACE_SAMPLING_FREQ value       | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_PROFILE                     |                 false                 |       bool       | Enable timemory backend               | backend, custom, libomnitrace, omn... |
| OMNITRACE_ROCM_EVENTS                 |                                       |      string      | ROCm hardware counters. Use           |                                       |
|                                       |                                       |                  |   ':device=N' syntax to specify       |                                       |
|                                       |                                       |                  |   collection on device number N,      |                                       |
|                                       |                                       |                  |   e.g. ':device=0'. If no device      |                                       |
|                                       |                                       |                  |   specification is provided, the      |                                       |
|                                       |                                       |                  |   event is collected on every         |                                       |
|                                       |                                       |                  |   available device                    | custom, hardware_counters, libomni... |
| OMNITRACE_SAMPLING_CPUS               |                                       |      string      | CPUs to collect frequency             |                                       |
|                                       |                                       |                  |   information for. Values should be   |                                       |
|                                       |                                       |                  |   separated by commas and can be      |                                       |
|                                       |                                       |                  |   explicit or ranges, e.g. 0,1,5-8.   |                                       |
|                                       |                                       |                  |   An empty value implies 'all' and    |                                       |
|                                       |                                       |                  |   'none' suppresses all CPU           |                                       |
|                                       |                                       |                  |   frequency sampling                  | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_SAMPLING_DELAY              |                  0.5                  |      double      | Time (in seconds) to wait before      |                                       |
|                                       |                                       |                  |   the first sampling signal is        |                                       |
|                                       |                                       |                  |   delivered, increasing this value    |                                       |
|                                       |                                       |                  |   can fix deadlocks during init       | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_SAMPLING_DURATION           |                   0                   |      double      | If &gt; 0.0, time (in seconds) to        |                                       |
|                                       |                                       |                  |   sample before stopping              | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_SAMPLING_FREQ               |                  300                  |      double      | Number of software interrupts per     |                                       |
|                                       |                                       |                  |   second when OMNITTRACE_USE_SAMPLIN  |                                       |
|                                       |                                       |                  |  G=ON                                 | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_SAMPLING_GPUS               |                  all                  |      string      | Devices to query when                 |                                       |
|                                       |                                       |                  |   OMNITRACE_USE_ROCM_SMI=ON. Values   |                                       |
|                                       |                                       |                  |   should be separated by commas and   |                                       |
|                                       |                                       |                  |   can be explicit or ranges, e.g.     |                                       |
|                                       |                                       |                  |   0,1,5-8. An empty value implies     |                                       |
|                                       |                                       |                  |   'all' and 'none' suppresses all     |                                       |
|                                       |                                       |                  |   GPU sampling                        | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_SAMPLING_OVERFLOW_EVENT     | perf::PERF_COUNT_HW_CACHE_REFERENCES  |      string      | Metric for overflow sampling          | custom, hardware_counters, libomni... |
| OMNITRACE_SUPPRESS_CONFIG             |                 true                  |       bool       | Disable processing of setting         |                                       |
|                                       |                                       |                  |   configuration files                 | config, core, timemory                |
| OMNITRACE_SUPPRESS_PARSING            |                 true                  |       bool       | Disable parsing environment           | config, core, timemory                |
| OMNITRACE_TIMEMORY_COMPONENTS         |              wall_clock               |      string      | List of components to collect via     |                                       |
|                                       |                                       |                  |   timemory (see `omnitrace-avail -C`) | component, custom, libomnitrace, o... |
| OMNITRACE_TIME_OUTPUT                 |                 true                  |       bool       | Output data to subfolder w/ a         |                                       |
|                                       |                                       |                  |   timestamp (see also: TIME_FORMAT)   | filename, io, libomnitrace, omnitr... |
| OMNITRACE_TRACE                       |                 true                  |       bool       | Enable perfetto backend               | backend, custom, libomnitrace, omn... |
| OMNITRACE_TRACE_DELAY                 |                   0                   |      double      | Time in seconds to wait before        |                                       |
|                                       |                                       |                  |   enabling trace/profile data         |                                       |
|                                       |                                       |                  |   collection. If multiple delays +    |                                       |
|                                       |                                       |                  |   durations are needed, see           |                                       |
|                                       |                                       |                  |   OMNITRACE_TRACE_PERIODS.            | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_TRACE_DURATION              |                   0                   |      double      | If &gt; 0.0, time (in seconds) to        |                                       |
|                                       |                                       |                  |   collect trace/profile data. If      |                                       |
|                                       |                                       |                  |   multiple delays + durations are     |                                       |
|                                       |                                       |                  |   needed, see OMNITRACE_TRACE_PERIOD  |                                       |
|                                       |                                       |                  |  S.                                   | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_TRACE_PERIODS               |                                       |      string      | Similar to specify trace delay        |                                       |
|                                       |                                       |                  |   and/or duration except in the       |                                       |
|                                       |                                       |                  |   form &lt;DELAY&gt;:&lt;DURATION&gt;,            |                                       |
|                                       |                                       |                  |   &lt;DELAY&gt;:&lt;DURATION&gt;:&lt;REPEAT&gt;,        |                                       |
|                                       |                                       |                  |   and/or &lt;DELAY&gt;:&lt;DURATION&gt;:&lt;REPEAT&gt;  |                                       |
|                                       |                                       |                  |  :&lt;CLOCK_ID&gt;                          | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_TRACE_PERIOD_CLOCK_ID       |            CLOCK_REALTIME             |      string      | Set the default clock ID for          |                                       |
|                                       |                                       |                  |   OMNITRACE_TRACE_DELAY,              |                                       |
|                                       |                                       |                  |   OMNITRACE_TRACE_DURATION, and/or    |                                       |
|                                       |                                       |                  |   OMNITRACE_TRACE_PERIODS. E.g.       |                                       |
|                                       |                                       |                  |   "realtime" == the delay/duration    |                                       |
|                                       |                                       |                  |   is governed by the elapsed          |                                       |
|                                       |                                       |                  |   realtime, "cputime" == the          |                                       |
|                                       |                                       |                  |   delay/duration is governed by the   |                                       |
|                                       |                                       |                  |   elapsed CPU-time within the         |                                       |
|                                       |                                       |                  |   process, etc. Note: when using      |                                       |
|                                       |                                       |                  |   CPU-based timing, it is             |                                       |
|                                       |                                       |                  |   recommened to scale the value by    |                                       |
|                                       |                                       |                  |   the number of threads and be        |                                       |
|                                       |                                       |                  |   aware that omnitrace may            |                                       |
|                                       |                                       |                  |   contribute to advancing the         |                                       |
|                                       |                                       |                  |   process CPU-time                    | custom, libomnitrace, omnitrace, p... |
| OMNITRACE_USE_CAUSAL                  |                 false                 |       bool       | Enable causal profiling analysis      | analysis, backend, causal, custom,... |
| OMNITRACE_USE_KOKKOSP                 |                 false                 |       bool       | Enable support for Kokkos Tools       | backend, custom, kokkos, libomnitr... |
| OMNITRACE_USE_MPIP                    |                 true                  |       bool       | Enable support for MPI functions      | backend, custom, libomnitrace, mpi... |
| OMNITRACE_USE_PERFETTO                |                 true                  |       bool       | [DEPRECATED] Renamed to               |                                       |
|                                       |                                       |                  |   OMNITRACE_TRACE                     | backend, custom, deprecated, libom... |
| OMNITRACE_USE_PID                     |                 true                  |       bool       | Enable tagging filenames with         |                                       |
|                                       |                                       |                  |   process identifier (either MPI      |                                       |
|                                       |                                       |                  |   rank or pid)                        | custom, filename, io, libomnitrace... |
| OMNITRACE_USE_PROCESS_SAMPLING        |                 true                  |       bool       | Enable a background thread which      |                                       |
|                                       |                                       |                  |   samples process-level and system    |                                       |
|                                       |                                       |                  |   metrics such as the CPU/GPU freq,   |                                       |
|                                       |                                       |                  |   power, memory usage, etc.           | backend, custom, libomnitrace, omn... |
| OMNITRACE_USE_RCCLP                   |                 false                 |       bool       | Enable support for ROCm               |                                       |
|                                       |                                       |                  |   Communication Collectives Library   |                                       |
|                                       |                                       |                  |   (RCCL) Performance                  | backend, custom, libomnitrace, omn... |
| OMNITRACE_USE_ROCM_SMI                |                 true                  |       bool       | Enable sampling GPU power, temp,      |                                       |
|                                       |                                       |                  |   utilization, and memory usage       | backend, custom, libomnitrace, omn... |
| OMNITRACE_USE_ROCPROFILER             |                 true                  |       bool       | Enable ROCm hardware counters         | backend, custom, libomnitrace, omn... |
| OMNITRACE_USE_ROCTRACER               |                 true                  |       bool       | Enable ROCm API and kernel tracing    | backend, custom, libomnitrace, omn... |
| OMNITRACE_USE_ROCTX                   |                 false                 |       bool       | Enable ROCtx API. Warning!            |                                       |
|                                       |                                       |                  |   Out-of-order ranges may corrupt     |                                       |
|                                       |                                       |                  |   perfetto flamegraph                 | backend, custom, libomnitrace, omn... |
| OMNITRACE_USE_SAMPLING                |                 false                 |       bool       | Enable statistical sampling of        |                                       |
|                                       |                                       |                  |   call-stack                          | backend, custom, libomnitrace, omn... |
| OMNITRACE_USE_TIMEMORY                |                 false                 |       bool       | [DEPRECATED] Renamed to               |                                       |
|                                       |                                       |                  |   OMNITRACE_PROFILE                   | backend, custom, deprecated, libom... |
| OMNITRACE_VERBOSE                     |                   0                   |       int        | Verbosity level                       | core, debugging, libomnitrace, omn... |
|---------------------------------------|---------------------------------------|------------------|---------------------------------------|---------------------------------------|
|---------------------------------------|---------|-----------|---------------------------------------|
|           HARDWARE COUNTER            | DEVICE  | AVAILABLE |              DESCRIPTION              |
|---------------------------------------|---------|-----------|---------------------------------------|
| PAPI_L1_DCM                           |   CPU   |   false   | Level 1 data cache misses             |
| PAPI_L1_ICM                           |   CPU   |   false   | Level 1 instruction cache misses      |
| PAPI_L2_DCM                           |   CPU   |   false   | Level 2 data cache misses             |
| PAPI_L2_ICM                           |   CPU   |   false   | Level 2 instruction cache misses      |
| PAPI_L3_DCM                           |   CPU   |   false   | Level 3 data cache misses             |
| PAPI_L3_ICM                           |   CPU   |   false   | Level 3 instruction cache misses      |
| PAPI_L1_TCM                           |   CPU   |   false   | Level 1 cache misses                  |
| PAPI_L2_TCM                           |   CPU   |   false   | Level 2 cache misses                  |
| PAPI_L3_TCM                           |   CPU   |   false   | Level 3 cache misses                  |
| PAPI_CA_SNP                           |   CPU   |   false   | Requests for a snoop                  |
| PAPI_CA_SHR                           |   CPU   |   false   | Requests for exclusive access to      |
|                                       |         |           |   shared cache line                   |
| PAPI_CA_CLN                           |   CPU   |   false   | Requests for exclusive access to      |
|                                       |         |           |   clean cache line                    |
| PAPI_CA_INV                           |   CPU   |   false   | Requests for cache line invalidation  |
| PAPI_CA_ITV                           |   CPU   |   false   | Requests for cache line intervention  |
| PAPI_L3_LDM                           |   CPU   |   false   | Level 3 load misses                   |
| PAPI_L3_STM                           |   CPU   |   false   | Level 3 store misses                  |
| PAPI_BRU_IDL                          |   CPU   |   false   | Cycles branch units are idle          |
| PAPI_FXU_IDL                          |   CPU   |   false   | Cycles integer units are idle         |
| PAPI_FPU_IDL                          |   CPU   |   false   | Cycles floating point units are idle  |
| PAPI_LSU_IDL                          |   CPU   |   false   | Cycles load/store units are idle      |
| PAPI_TLB_DM                           |   CPU   |   false   | Data translation lookaside buffer     |
|                                       |         |           |   misses                              |
| PAPI_TLB_IM                           |   CPU   |   false   | Instruction translation lookaside     |
|                                       |         |           |   buffer misses                       |
| PAPI_TLB_TL                           |   CPU   |   false   | Total translation lookaside buffer    |
|                                       |         |           |   misses                              |
| PAPI_L1_LDM                           |   CPU   |   false   | Level 1 load misses                   |
| PAPI_L1_STM                           |   CPU   |   false   | Level 1 store misses                  |
| PAPI_L2_LDM                           |   CPU   |   false   | Level 2 load misses                   |
| PAPI_L2_STM                           |   CPU   |   false   | Level 2 store misses                  |
| PAPI_BTAC_M                           |   CPU   |   false   | Branch target address cache misses    |
| PAPI_PRF_DM                           |   CPU   |   false   | Data prefetch cache misses            |
| PAPI_L3_DCH                           |   CPU   |   false   | Level 3 data cache hits               |
| PAPI_TLB_SD                           |   CPU   |   false   | Translation lookaside buffer          |
|                                       |         |           |   shootdowns                          |
| PAPI_CSR_FAL                          |   CPU   |   false   | Failed store conditional instructions |
| PAPI_CSR_SUC                          |   CPU   |   false   | Successful store conditional          |
|                                       |         |           |   instructions                        |
| PAPI_CSR_TOT                          |   CPU   |   false   | Total store conditional instructions  |
| PAPI_MEM_SCY                          |   CPU   |   false   | Cycles Stalled Waiting for memory     |
|                                       |         |           |   accesses                            |
| PAPI_MEM_RCY                          |   CPU   |   false   | Cycles Stalled Waiting for memory     |
|                                       |         |           |   Reads                               |
| PAPI_MEM_WCY                          |   CPU   |   false   | Cycles Stalled Waiting for memory     |
|                                       |         |           |   writes                              |
| PAPI_STL_ICY                          |   CPU   |   false   | Cycles with no instruction issue      |
| PAPI_FUL_ICY                          |   CPU   |   false   | Cycles with maximum instruction issue |
| PAPI_STL_CCY                          |   CPU   |   false   | Cycles with no instructions completed |
| PAPI_FUL_CCY                          |   CPU   |   false   | Cycles with maximum instructions      |
|                                       |         |           |   completed                           |
| PAPI_HW_INT                           |   CPU   |   false   | Hardware interrupts                   |
| PAPI_BR_UCN                           |   CPU   |   false   | Unconditional branch instructions     |
| PAPI_BR_CN                            |   CPU   |   false   | Conditional branch instructions       |
| PAPI_BR_TKN                           |   CPU   |   false   | Conditional branch instructions taken |
| PAPI_BR_NTK                           |   CPU   |   false   | Conditional branch instructions not   |
|                                       |         |           |   taken                               |
| PAPI_BR_MSP                           |   CPU   |   false   | Conditional branch instructions       |
|                                       |         |           |   mispredicted                        |
| PAPI_BR_PRC                           |   CPU   |   false   | Conditional branch instructions       |
|                                       |         |           |   correctly predicted                 |
| PAPI_FMA_INS                          |   CPU   |   false   | FMA instructions completed            |
| PAPI_TOT_IIS                          |   CPU   |   false   | Instructions issued                   |
| PAPI_TOT_INS                          |   CPU   |   false   | Instructions completed                |
| PAPI_INT_INS                          |   CPU   |   false   | Integer instructions                  |
| PAPI_FP_INS                           |   CPU   |   false   | Floating point instructions           |
| PAPI_LD_INS                           |   CPU   |   false   | Load instructions                     |
| PAPI_SR_INS                           |   CPU   |   false   | Store instructions                    |
| PAPI_BR_INS                           |   CPU   |   false   | Branch instructions                   |
| PAPI_VEC_INS                          |   CPU   |   false   | Vector/SIMD instructions (could       |
|                                       |         |           |   include integer)                    |
| PAPI_RES_STL                          |   CPU   |   false   | Cycles stalled on any resource        |
| PAPI_FP_STAL                          |   CPU   |   false   | Cycles the FP unit(s) are stalled     |
| PAPI_TOT_CYC                          |   CPU   |   false   | Total cycles                          |
| PAPI_LST_INS                          |   CPU   |   false   | Load/store instructions completed     |
| PAPI_SYC_INS                          |   CPU   |   false   | Synchronization instructions          |
|                                       |         |           |   completed                           |
| PAPI_L1_DCH                           |   CPU   |   false   | Level 1 data cache hits               |
| PAPI_L2_DCH                           |   CPU   |   false   | Level 2 data cache hits               |
| PAPI_L1_DCA                           |   CPU   |   false   | Level 1 data cache accesses           |
| PAPI_L2_DCA                           |   CPU   |   false   | Level 2 data cache accesses           |
| PAPI_L3_DCA                           |   CPU   |   false   | Level 3 data cache accesses           |
| PAPI_L1_DCR                           |   CPU   |   false   | Level 1 data cache reads              |
| PAPI_L2_DCR                           |   CPU   |   false   | Level 2 data cache reads              |
| PAPI_L3_DCR                           |   CPU   |   false   | Level 3 data cache reads              |
| PAPI_L1_DCW                           |   CPU   |   false   | Level 1 data cache writes             |
| PAPI_L2_DCW                           |   CPU   |   false   | Level 2 data cache writes             |
| PAPI_L3_DCW                           |   CPU   |   false   | Level 3 data cache writes             |
| PAPI_L1_ICH                           |   CPU   |   false   | Level 1 instruction cache hits        |
| PAPI_L2_ICH                           |   CPU   |   false   | Level 2 instruction cache hits        |
| PAPI_L3_ICH                           |   CPU   |   false   | Level 3 instruction cache hits        |
| PAPI_L1_ICA                           |   CPU   |   false   | Level 1 instruction cache accesses    |
| PAPI_L2_ICA                           |   CPU   |   false   | Level 2 instruction cache accesses    |
| PAPI_L3_ICA                           |   CPU   |   false   | Level 3 instruction cache accesses    |
| PAPI_L1_ICR                           |   CPU   |   false   | Level 1 instruction cache reads       |
| PAPI_L2_ICR                           |   CPU   |   false   | Level 2 instruction cache reads       |
| PAPI_L3_ICR                           |   CPU   |   false   | Level 3 instruction cache reads       |
| PAPI_L1_ICW                           |   CPU   |   false   | Level 1 instruction cache writes      |
| PAPI_L2_ICW                           |   CPU   |   false   | Level 2 instruction cache writes      |
| PAPI_L3_ICW                           |   CPU   |   false   | Level 3 instruction cache writes      |
| PAPI_L1_TCH                           |   CPU   |   false   | Level 1 total cache hits              |
| PAPI_L2_TCH                           |   CPU   |   false   | Level 2 total cache hits              |
| PAPI_L3_TCH                           |   CPU   |   false   | Level 3 total cache hits              |
| PAPI_L1_TCA                           |   CPU   |   false   | Level 1 total cache accesses          |
| PAPI_L2_TCA                           |   CPU   |   false   | Level 2 total cache accesses          |
| PAPI_L3_TCA                           |   CPU   |   false   | Level 3 total cache accesses          |
| PAPI_L1_TCR                           |   CPU   |   false   | Level 1 total cache reads             |
| PAPI_L2_TCR                           |   CPU   |   false   | Level 2 total cache reads             |
| PAPI_L3_TCR                           |   CPU   |   false   | Level 3 total cache reads             |
| PAPI_L1_TCW                           |   CPU   |   false   | Level 1 total cache writes            |
| PAPI_L2_TCW                           |   CPU   |   false   | Level 2 total cache writes            |
| PAPI_L3_TCW                           |   CPU   |   false   | Level 3 total cache writes            |
| PAPI_FML_INS                          |   CPU   |   false   | Floating point multiply instructions  |
| PAPI_FAD_INS                          |   CPU   |   false   | Floating point add instructions       |
| PAPI_FDV_INS                          |   CPU   |   false   | Floating point divide instructions    |
| PAPI_FSQ_INS                          |   CPU   |   false   | Floating point square root            |
|                                       |         |           |   instructions                        |
| PAPI_FNV_INS                          |   CPU   |   false   | Floating point inverse instructions   |
| PAPI_FP_OPS                           |   CPU   |   false   | Floating point operations             |
| PAPI_SP_OPS                           |   CPU   |   false   | Floating point operations;            |
|                                       |         |           |   optimized to count scaled single    |
|                                       |         |           |   precision vector operations         |
| PAPI_DP_OPS                           |   CPU   |   false   | Floating point operations;            |
|                                       |         |           |   optimized to count scaled double    |
|                                       |         |           |   precision vector operations         |
| PAPI_VEC_SP                           |   CPU   |   false   | Single precision vector/SIMD          |
|                                       |         |           |   instructions                        |
| PAPI_VEC_DP                           |   CPU   |   false   | Double precision vector/SIMD          |
|                                       |         |           |   instructions                        |
| PAPI_REF_CYC                          |   CPU   |   false   | Reference clock cycles                |
| ix86arch::UNHALTED_CORE_CYCLES        |   CPU   |   true    | count core clock cycles whenever      |
|                                       |         |           |   the clock signal on the specific    |
|                                       |         |           |   core is running (not halted)        |
| ix86arch::UNHALTED_CORE_CYCLES:e=0    |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   edge level (may require             |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| ix86arch::UNHALTED_CORE_CYCLES:i=0    |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   invert                              |
| ix86arch::UNHALTED_CORE_CYCLES:c=0    |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   counter-mask in range [0-255]       |
| ix86arch::UNHALTED_CORE_CYCLES:u=0    |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   monitor at user level               |
| ix86arch::UNHALTED_CORE_CYCLES:k=0    |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   monitor at kernel level             |
| ix86arch::UNHALTED_CORE_CYCLES:per... |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   sampling period                     |
| ix86arch::UNHALTED_CORE_CYCLES:freq=0 |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   sampling frequency (Hz)             |
| ix86arch::UNHALTED_CORE_CYCLES:excl=0 |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   exclusive access                    |
| ix86arch::UNHALTED_CORE_CYCLES:mg=0   |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   monitor guest execution             |
| ix86arch::UNHALTED_CORE_CYCLES:mh=0   |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   monitor host execution              |
| ix86arch::UNHALTED_CORE_CYCLES:cpu=0  |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   CPU to program                      |
| ix86arch::UNHALTED_CORE_CYCLES:pin... |   CPU   |   true    | ix86arch::UNHALTED_CORE_CYCLES +      |
|                                       |         |           |   pin event to counters               |
| ix86arch::INSTRUCTION_RETIRED         |   CPU   |   true    | count the number of instructions at   |
|                                       |         |           |   retirement. For instructions that   |
|                                       |         |           |   consists of multiple micro-ops,     |
|                                       |         |           |   this event counts the retirement    |
|                                       |         |           |   of the last micro-op of the         |
|                                       |         |           |   instruction                         |
| ix86arch::INSTRUCTION_RETIRED:e=0     |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   edge level (may require             |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| ix86arch::INSTRUCTION_RETIRED:i=0     |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   invert                              |
| ix86arch::INSTRUCTION_RETIRED:c=0     |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   counter-mask in range [0-255]       |
| ix86arch::INSTRUCTION_RETIRED:u=0     |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   monitor at user level               |
| ix86arch::INSTRUCTION_RETIRED:k=0     |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   monitor at kernel level             |
| ix86arch::INSTRUCTION_RETIRED:peri... |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   sampling period                     |
| ix86arch::INSTRUCTION_RETIRED:freq=0  |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   sampling frequency (Hz)             |
| ix86arch::INSTRUCTION_RETIRED:excl=0  |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   exclusive access                    |
| ix86arch::INSTRUCTION_RETIRED:mg=0    |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   monitor guest execution             |
| ix86arch::INSTRUCTION_RETIRED:mh=0    |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED +       |
|                                       |         |           |   monitor host execution              |
| ix86arch::INSTRUCTION_RETIRED:cpu=0   |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED + CPU   |
|                                       |         |           |   to program                          |
| ix86arch::INSTRUCTION_RETIRED:pinn... |   CPU   |   true    | ix86arch::INSTRUCTION_RETIRED + pin   |
|                                       |         |           |   event to counters                   |
| ix86arch::UNHALTED_REFERENCE_CYCLES   |   CPU   |   true    | count reference clock cycles while    |
|                                       |         |           |   the clock signal on the specific    |
|                                       |         |           |   core is running. The reference      |
|                                       |         |           |   clock operates at a fixed           |
|                                       |         |           |   frequency, irrespective of core     |
|                                       |         |           |   frequency changes due to            |
|                                       |         |           |   performance state transitions       |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + edge level (may require           |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + invert                            |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + counter-mask in range [0-255]     |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + monitor at user level             |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + monitor at kernel level           |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + sampling period                   |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + sampling frequency (Hz)           |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + exclusive access                  |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + monitor guest execution           |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + monitor host execution            |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + CPU to program                    |
| ix86arch::UNHALTED_REFERENCE_CYCLE... |   CPU   |   true    | ix86arch::UNHALTED_REFERENCE_CYCLES   |
|                                       |         |           |   + pin event to counters             |
| ix86arch::LLC_REFERENCES              |   CPU   |   true    | count each request originating from   |
|                                       |         |           |   the core to reference a cache       |
|                                       |         |           |   line in the last level cache. The   |
|                                       |         |           |   count may include speculation,      |
|                                       |         |           |   but excludes cache line fills due   |
|                                       |         |           |   to hardware prefetch                |
| ix86arch::LLC_REFERENCES:e=0          |   CPU   |   true    | ix86arch::LLC_REFERENCES + edge       |
|                                       |         |           |   level (may require counter-mask     |
|                                       |         |           |   &gt;= 1)                               |
| ix86arch::LLC_REFERENCES:i=0          |   CPU   |   true    | ix86arch::LLC_REFERENCES + invert     |
| ix86arch::LLC_REFERENCES:c=0          |   CPU   |   true    | ix86arch::LLC_REFERENCES +            |
|                                       |         |           |   counter-mask in range [0-255]       |
| ix86arch::LLC_REFERENCES:u=0          |   CPU   |   true    | ix86arch::LLC_REFERENCES + monitor    |
|                                       |         |           |   at user level                       |
| ix86arch::LLC_REFERENCES:k=0          |   CPU   |   true    | ix86arch::LLC_REFERENCES + monitor    |
|                                       |         |           |   at kernel level                     |
| ix86arch::LLC_REFERENCES:period=0     |   CPU   |   true    | ix86arch::LLC_REFERENCES + sampling   |
|                                       |         |           |   period                              |
| ix86arch::LLC_REFERENCES:freq=0       |   CPU   |   true    | ix86arch::LLC_REFERENCES + sampling   |
|                                       |         |           |   frequency (Hz)                      |
| ix86arch::LLC_REFERENCES:excl=0       |   CPU   |   true    | ix86arch::LLC_REFERENCES +            |
|                                       |         |           |   exclusive access                    |
| ix86arch::LLC_REFERENCES:mg=0         |   CPU   |   true    | ix86arch::LLC_REFERENCES + monitor    |
|                                       |         |           |   guest execution                     |
| ix86arch::LLC_REFERENCES:mh=0         |   CPU   |   true    | ix86arch::LLC_REFERENCES + monitor    |
|                                       |         |           |   host execution                      |
| ix86arch::LLC_REFERENCES:cpu=0        |   CPU   |   true    | ix86arch::LLC_REFERENCES + CPU to     |
|                                       |         |           |   program                             |
| ix86arch::LLC_REFERENCES:pinned=0     |   CPU   |   true    | ix86arch::LLC_REFERENCES + pin        |
|                                       |         |           |   event to counters                   |
| ix86arch::LLC_MISSES                  |   CPU   |   true    | count each cache miss condition for   |
|                                       |         |           |   references to the last level        |
|                                       |         |           |   cache. The event count may          |
|                                       |         |           |   include speculation, but excludes   |
|                                       |         |           |   cache line fills due to hardware    |
|                                       |         |           |   prefetch                            |
| ix86arch::LLC_MISSES:e=0              |   CPU   |   true    | ix86arch::LLC_MISSES + edge level     |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| ix86arch::LLC_MISSES:i=0              |   CPU   |   true    | ix86arch::LLC_MISSES + invert         |
| ix86arch::LLC_MISSES:c=0              |   CPU   |   true    | ix86arch::LLC_MISSES + counter-mask   |
|                                       |         |           |   in range [0-255]                    |
| ix86arch::LLC_MISSES:u=0              |   CPU   |   true    | ix86arch::LLC_MISSES + monitor at     |
|                                       |         |           |   user level                          |
| ix86arch::LLC_MISSES:k=0              |   CPU   |   true    | ix86arch::LLC_MISSES + monitor at     |
|                                       |         |           |   kernel level                        |
| ix86arch::LLC_MISSES:period=0         |   CPU   |   true    | ix86arch::LLC_MISSES + sampling       |
|                                       |         |           |   period                              |
| ix86arch::LLC_MISSES:freq=0           |   CPU   |   true    | ix86arch::LLC_MISSES + sampling       |
|                                       |         |           |   frequency (Hz)                      |
| ix86arch::LLC_MISSES:excl=0           |   CPU   |   true    | ix86arch::LLC_MISSES + exclusive      |
|                                       |         |           |   access                              |
| ix86arch::LLC_MISSES:mg=0             |   CPU   |   true    | ix86arch::LLC_MISSES + monitor        |
|                                       |         |           |   guest execution                     |
| ix86arch::LLC_MISSES:mh=0             |   CPU   |   true    | ix86arch::LLC_MISSES + monitor host   |
|                                       |         |           |   execution                           |
| ix86arch::LLC_MISSES:cpu=0            |   CPU   |   true    | ix86arch::LLC_MISSES + CPU to program |
| ix86arch::LLC_MISSES:pinned=0         |   CPU   |   true    | ix86arch::LLC_MISSES + pin event to   |
|                                       |         |           |   counters                            |
| ix86arch::BRANCH_INSTRUCTIONS_RETIRED |   CPU   |   true    | count branch instructions at          |
|                                       |         |           |   retirement. Specifically, this      |
|                                       |         |           |   event counts the retirement of      |
|                                       |         |           |   the last micro-op of a branch       |
|                                       |         |           |   instruction                         |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + edge level (may require          |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + invert                           |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + counter-mask in range [0-255]    |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + monitor at user level            |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + monitor at kernel level          |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + sampling period                  |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + sampling frequency (Hz)          |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + exclusive access                 |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + monitor guest execution          |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + monitor host execution           |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + CPU to program                   |
| ix86arch::BRANCH_INSTRUCTIONS_RETI... |   CPU   |   true    | ix86arch::BRANCH_INSTRUCTIONS_RETIRE  |
|                                       |         |           |  D + pin event to counters            |
| ix86arch::MISPREDICTED_BRANCH_RETIRED |   CPU   |   true    | count mispredicted branch             |
|                                       |         |           |   instructions at retirement.         |
|                                       |         |           |   Specifically, this event counts     |
|                                       |         |           |   at retirement of the last           |
|                                       |         |           |   micro-op of a branch instruction    |
|                                       |         |           |   in the architectural path of the    |
|                                       |         |           |   execution and experienced           |
|                                       |         |           |   misprediction in the branch         |
|                                       |         |           |   prediction hardware                 |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + edge level (may require          |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + invert                           |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + counter-mask in range [0-255]    |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + monitor at user level            |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + monitor at kernel level          |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + sampling period                  |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + sampling frequency (Hz)          |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + exclusive access                 |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + monitor guest execution          |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + monitor host execution           |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + CPU to program                   |
| ix86arch::MISPREDICTED_BRANCH_RETI... |   CPU   |   true    | ix86arch::MISPREDICTED_BRANCH_RETIRE  |
|                                       |         |           |  D + pin event to counters            |
| perf::PERF_COUNT_HW_CPU_CYCLES        |   CPU   |   true    | PERF_COUNT_HW_CPU_CYCLES              |
| perf::PERF_COUNT_HW_CPU_CYCLES:u=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_CPU_CYCLES:k=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_CPU_CYCLES:per... |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_CPU_CYCLES:freq=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_CPU_CYCLES:pre... |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_CPU_CYCLES:excl=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_CPU_CYCLES:mg=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_CPU_CYCLES:mh=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_CPU_CYCLES:cpu=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_HW_CPU_CYCLES:pin... |   CPU   |   true    | perf::PERF_COUNT_HW_CPU_CYCLES +      |
|                                       |         |           |   pin event to counters               |
| perf::CYCLES                          |   CPU   |   true    | PERF_COUNT_HW_CPU_CYCLES              |
| perf::CYCLES:u=0                      |   CPU   |   true    | perf::CYCLES + monitor at user level  |
| perf::CYCLES:k=0                      |   CPU   |   true    | perf::CYCLES + monitor at kernel      |
|                                       |         |           |   level                               |
| perf::CYCLES:period=0                 |   CPU   |   true    | perf::CYCLES + sampling period        |
| perf::CYCLES:freq=0                   |   CPU   |   true    | perf::CYCLES + sampling frequency     |
|                                       |         |           |   (Hz)                                |
| perf::CYCLES:precise=0                |   CPU   |   true    | perf::CYCLES + precise event sampling |
| perf::CYCLES:excl=0                   |   CPU   |   true    | perf::CYCLES + exclusive access       |
| perf::CYCLES:mg=0                     |   CPU   |   true    | perf::CYCLES + monitor guest          |
|                                       |         |           |   execution                           |
| perf::CYCLES:mh=0                     |   CPU   |   true    | perf::CYCLES + monitor host execution |
| perf::CYCLES:cpu=0                    |   CPU   |   true    | perf::CYCLES + CPU to program         |
| perf::CYCLES:pinned=0                 |   CPU   |   true    | perf::CYCLES + pin event to counters  |
| perf::CPU-CYCLES                      |   CPU   |   true    | PERF_COUNT_HW_CPU_CYCLES              |
| perf::CPU-CYCLES:u=0                  |   CPU   |   true    | perf::CPU-CYCLES + monitor at user    |
|                                       |         |           |   level                               |
| perf::CPU-CYCLES:k=0                  |   CPU   |   true    | perf::CPU-CYCLES + monitor at         |
|                                       |         |           |   kernel level                        |
| perf::CPU-CYCLES:period=0             |   CPU   |   true    | perf::CPU-CYCLES + sampling period    |
| perf::CPU-CYCLES:freq=0               |   CPU   |   true    | perf::CPU-CYCLES + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| perf::CPU-CYCLES:precise=0            |   CPU   |   true    | perf::CPU-CYCLES + precise event      |
|                                       |         |           |   sampling                            |
| perf::CPU-CYCLES:excl=0               |   CPU   |   true    | perf::CPU-CYCLES + exclusive access   |
| perf::CPU-CYCLES:mg=0                 |   CPU   |   true    | perf::CPU-CYCLES + monitor guest      |
|                                       |         |           |   execution                           |
| perf::CPU-CYCLES:mh=0                 |   CPU   |   true    | perf::CPU-CYCLES + monitor host       |
|                                       |         |           |   execution                           |
| perf::CPU-CYCLES:cpu=0                |   CPU   |   true    | perf::CPU-CYCLES + CPU to program     |
| perf::CPU-CYCLES:pinned=0             |   CPU   |   true    | perf::CPU-CYCLES + pin event to       |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_HW_INSTRUCTIONS      |   CPU   |   true    | PERF_COUNT_HW_INSTRUCTIONS            |
| perf::PERF_COUNT_HW_INSTRUCTIONS:u=0  |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_INSTRUCTIONS:k=0  |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_INSTRUCTIONS:p... |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_INSTRUCTIONS:f... |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_INSTRUCTIONS:p... |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_INSTRUCTIONS:e... |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_INSTRUCTIONS:mg=0 |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_INSTRUCTIONS:mh=0 |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_INSTRUCTIONS:c... |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_HW_INSTRUCTIONS:p... |   CPU   |   true    | perf::PERF_COUNT_HW_INSTRUCTIONS +    |
|                                       |         |           |   pin event to counters               |
| perf::INSTRUCTIONS                    |   CPU   |   true    | PERF_COUNT_HW_INSTRUCTIONS            |
| perf::INSTRUCTIONS:u=0                |   CPU   |   true    | perf::INSTRUCTIONS + monitor at       |
|                                       |         |           |   user level                          |
| perf::INSTRUCTIONS:k=0                |   CPU   |   true    | perf::INSTRUCTIONS + monitor at       |
|                                       |         |           |   kernel level                        |
| perf::INSTRUCTIONS:period=0           |   CPU   |   true    | perf::INSTRUCTIONS + sampling period  |
| perf::INSTRUCTIONS:freq=0             |   CPU   |   true    | perf::INSTRUCTIONS + sampling         |
|                                       |         |           |   frequency (Hz)                      |
| perf::INSTRUCTIONS:precise=0          |   CPU   |   true    | perf::INSTRUCTIONS + precise event    |
|                                       |         |           |   sampling                            |
| perf::INSTRUCTIONS:excl=0             |   CPU   |   true    | perf::INSTRUCTIONS + exclusive access |
| perf::INSTRUCTIONS:mg=0               |   CPU   |   true    | perf::INSTRUCTIONS + monitor guest    |
|                                       |         |           |   execution                           |
| perf::INSTRUCTIONS:mh=0               |   CPU   |   true    | perf::INSTRUCTIONS + monitor host     |
|                                       |         |           |   execution                           |
| perf::INSTRUCTIONS:cpu=0              |   CPU   |   true    | perf::INSTRUCTIONS + CPU to program   |
| perf::INSTRUCTIONS:pinned=0           |   CPU   |   true    | perf::INSTRUCTIONS + pin event to     |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_HW_CACHE_REFERENCES  |   CPU   |   true    | PERF_COUNT_HW_CACHE_REFERENCES        |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + monitor at user level             |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + monitor at kernel level           |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + sampling period                   |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + sampling frequency (Hz)           |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + precise event sampling            |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + exclusive access                  |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + monitor guest execution           |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + monitor host execution            |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + CPU to program                    |
| perf::PERF_COUNT_HW_CACHE_REFERENC... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_REFERENCES  |
|                                       |         |           |   + pin event to counters             |
| perf::CACHE-REFERENCES                |   CPU   |   true    | PERF_COUNT_HW_CACHE_REFERENCES        |
| perf::CACHE-REFERENCES:u=0            |   CPU   |   true    | perf::CACHE-REFERENCES + monitor at   |
|                                       |         |           |   user level                          |
| perf::CACHE-REFERENCES:k=0            |   CPU   |   true    | perf::CACHE-REFERENCES + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::CACHE-REFERENCES:period=0       |   CPU   |   true    | perf::CACHE-REFERENCES + sampling     |
|                                       |         |           |   period                              |
| perf::CACHE-REFERENCES:freq=0         |   CPU   |   true    | perf::CACHE-REFERENCES + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::CACHE-REFERENCES:precise=0      |   CPU   |   true    | perf::CACHE-REFERENCES + precise      |
|                                       |         |           |   event sampling                      |
| perf::CACHE-REFERENCES:excl=0         |   CPU   |   true    | perf::CACHE-REFERENCES + exclusive    |
|                                       |         |           |   access                              |
| perf::CACHE-REFERENCES:mg=0           |   CPU   |   true    | perf::CACHE-REFERENCES + monitor      |
|                                       |         |           |   guest execution                     |
| perf::CACHE-REFERENCES:mh=0           |   CPU   |   true    | perf::CACHE-REFERENCES + monitor      |
|                                       |         |           |   host execution                      |
| perf::CACHE-REFERENCES:cpu=0          |   CPU   |   true    | perf::CACHE-REFERENCES + CPU to       |
|                                       |         |           |   program                             |
| perf::CACHE-REFERENCES:pinned=0       |   CPU   |   true    | perf::CACHE-REFERENCES + pin event    |
|                                       |         |           |   to counters                         |
| perf::PERF_COUNT_HW_CACHE_MISSES      |   CPU   |   true    | PERF_COUNT_HW_CACHE_MISSES            |
| perf::PERF_COUNT_HW_CACHE_MISSES:u=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_CACHE_MISSES:k=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_CACHE_MISSES:p... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_CACHE_MISSES:f... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_CACHE_MISSES:p... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_CACHE_MISSES:e... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_CACHE_MISSES:mg=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_CACHE_MISSES:mh=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_CACHE_MISSES:c... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_HW_CACHE_MISSES:p... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_MISSES +    |
|                                       |         |           |   pin event to counters               |
| perf::CACHE-MISSES                    |   CPU   |   true    | PERF_COUNT_HW_CACHE_MISSES            |
| perf::CACHE-MISSES:u=0                |   CPU   |   true    | perf::CACHE-MISSES + monitor at       |
|                                       |         |           |   user level                          |
| perf::CACHE-MISSES:k=0                |   CPU   |   true    | perf::CACHE-MISSES + monitor at       |
|                                       |         |           |   kernel level                        |
| perf::CACHE-MISSES:period=0           |   CPU   |   true    | perf::CACHE-MISSES + sampling period  |
| perf::CACHE-MISSES:freq=0             |   CPU   |   true    | perf::CACHE-MISSES + sampling         |
|                                       |         |           |   frequency (Hz)                      |
| perf::CACHE-MISSES:precise=0          |   CPU   |   true    | perf::CACHE-MISSES + precise event    |
|                                       |         |           |   sampling                            |
| perf::CACHE-MISSES:excl=0             |   CPU   |   true    | perf::CACHE-MISSES + exclusive access |
| perf::CACHE-MISSES:mg=0               |   CPU   |   true    | perf::CACHE-MISSES + monitor guest    |
|                                       |         |           |   execution                           |
| perf::CACHE-MISSES:mh=0               |   CPU   |   true    | perf::CACHE-MISSES + monitor host     |
|                                       |         |           |   execution                           |
| perf::CACHE-MISSES:cpu=0              |   CPU   |   true    | perf::CACHE-MISSES + CPU to program   |
| perf::CACHE-MISSES:pinned=0           |   CPU   |   true    | perf::CACHE-MISSES + pin event to     |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | PERF_COUNT_HW_BRANCH_INSTRUCTIONS     |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + monitor at user level          |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + monitor at kernel level        |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + sampling period                |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + sampling frequency (Hz)        |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + precise event sampling         |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + exclusive access               |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + monitor guest execution        |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + monitor host execution         |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + CPU to program                 |
| perf::PERF_COUNT_HW_BRANCH_INSTRUC... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_INSTRUCTI  |
|                                       |         |           |  ONS + pin event to counters          |
| perf::BRANCH-INSTRUCTIONS             |   CPU   |   true    | PERF_COUNT_HW_BRANCH_INSTRUCTIONS     |
| perf::BRANCH-INSTRUCTIONS:u=0         |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS + monitor   |
|                                       |         |           |   at user level                       |
| perf::BRANCH-INSTRUCTIONS:k=0         |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS + monitor   |
|                                       |         |           |   at kernel level                     |
| perf::BRANCH-INSTRUCTIONS:period=0    |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS +           |
|                                       |         |           |   sampling period                     |
| perf::BRANCH-INSTRUCTIONS:freq=0      |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS +           |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::BRANCH-INSTRUCTIONS:precise=0   |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS + precise   |
|                                       |         |           |   event sampling                      |
| perf::BRANCH-INSTRUCTIONS:excl=0      |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS +           |
|                                       |         |           |   exclusive access                    |
| perf::BRANCH-INSTRUCTIONS:mg=0        |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS + monitor   |
|                                       |         |           |   guest execution                     |
| perf::BRANCH-INSTRUCTIONS:mh=0        |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS + monitor   |
|                                       |         |           |   host execution                      |
| perf::BRANCH-INSTRUCTIONS:cpu=0       |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS + CPU to    |
|                                       |         |           |   program                             |
| perf::BRANCH-INSTRUCTIONS:pinned=0    |   CPU   |   true    | perf::BRANCH-INSTRUCTIONS + pin       |
|                                       |         |           |   event to counters                   |
| perf::BRANCHES                        |   CPU   |   true    | PERF_COUNT_HW_BRANCH_INSTRUCTIONS     |
| perf::BRANCHES:u=0                    |   CPU   |   true    | perf::BRANCHES + monitor at user      |
|                                       |         |           |   level                               |
| perf::BRANCHES:k=0                    |   CPU   |   true    | perf::BRANCHES + monitor at kernel    |
|                                       |         |           |   level                               |
| perf::BRANCHES:period=0               |   CPU   |   true    | perf::BRANCHES + sampling period      |
| perf::BRANCHES:freq=0                 |   CPU   |   true    | perf::BRANCHES + sampling frequency   |
|                                       |         |           |   (Hz)                                |
| perf::BRANCHES:precise=0              |   CPU   |   true    | perf::BRANCHES + precise event        |
|                                       |         |           |   sampling                            |
| perf::BRANCHES:excl=0                 |   CPU   |   true    | perf::BRANCHES + exclusive access     |
| perf::BRANCHES:mg=0                   |   CPU   |   true    | perf::BRANCHES + monitor guest        |
|                                       |         |           |   execution                           |
| perf::BRANCHES:mh=0                   |   CPU   |   true    | perf::BRANCHES + monitor host         |
|                                       |         |           |   execution                           |
| perf::BRANCHES:cpu=0                  |   CPU   |   true    | perf::BRANCHES + CPU to program       |
| perf::BRANCHES:pinned=0               |   CPU   |   true    | perf::BRANCHES + pin event to         |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_HW_BRANCH_MISSES     |   CPU   |   true    | PERF_COUNT_HW_BRANCH_MISSES           |
| perf::PERF_COUNT_HW_BRANCH_MISSES:u=0 |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_BRANCH_MISSES:k=0 |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_BRANCH_MISSES:... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_BRANCH_MISSES:... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_BRANCH_MISSES:... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_BRANCH_MISSES:... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_BRANCH_MISSES:... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_BRANCH_MISSES:... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_BRANCH_MISSES:... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_HW_BRANCH_MISSES:... |   CPU   |   true    | perf::PERF_COUNT_HW_BRANCH_MISSES +   |
|                                       |         |           |   pin event to counters               |
| perf::BRANCH-MISSES                   |   CPU   |   true    | PERF_COUNT_HW_BRANCH_MISSES           |
| perf::BRANCH-MISSES:u=0               |   CPU   |   true    | perf::BRANCH-MISSES + monitor at      |
|                                       |         |           |   user level                          |
| perf::BRANCH-MISSES:k=0               |   CPU   |   true    | perf::BRANCH-MISSES + monitor at      |
|                                       |         |           |   kernel level                        |
| perf::BRANCH-MISSES:period=0          |   CPU   |   true    | perf::BRANCH-MISSES + sampling period |
| perf::BRANCH-MISSES:freq=0            |   CPU   |   true    | perf::BRANCH-MISSES + sampling        |
|                                       |         |           |   frequency (Hz)                      |
| perf::BRANCH-MISSES:precise=0         |   CPU   |   true    | perf::BRANCH-MISSES + precise event   |
|                                       |         |           |   sampling                            |
| perf::BRANCH-MISSES:excl=0            |   CPU   |   true    | perf::BRANCH-MISSES + exclusive       |
|                                       |         |           |   access                              |
| perf::BRANCH-MISSES:mg=0              |   CPU   |   true    | perf::BRANCH-MISSES + monitor guest   |
|                                       |         |           |   execution                           |
| perf::BRANCH-MISSES:mh=0              |   CPU   |   true    | perf::BRANCH-MISSES + monitor host    |
|                                       |         |           |   execution                           |
| perf::BRANCH-MISSES:cpu=0             |   CPU   |   true    | perf::BRANCH-MISSES + CPU to program  |
| perf::BRANCH-MISSES:pinned=0          |   CPU   |   true    | perf::BRANCH-MISSES + pin event to    |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_HW_BUS_CYCLES        |   CPU   |   true    | PERF_COUNT_HW_BUS_CYCLES              |
| perf::PERF_COUNT_HW_BUS_CYCLES:u=0    |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_BUS_CYCLES:k=0    |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_BUS_CYCLES:per... |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_BUS_CYCLES:freq=0 |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_BUS_CYCLES:pre... |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_BUS_CYCLES:excl=0 |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_BUS_CYCLES:mg=0   |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_BUS_CYCLES:mh=0   |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_BUS_CYCLES:cpu=0  |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_HW_BUS_CYCLES:pin... |   CPU   |   true    | perf::PERF_COUNT_HW_BUS_CYCLES +      |
|                                       |         |           |   pin event to counters               |
| perf::BUS-CYCLES                      |   CPU   |   true    | PERF_COUNT_HW_BUS_CYCLES              |
| perf::BUS-CYCLES:u=0                  |   CPU   |   true    | perf::BUS-CYCLES + monitor at user    |
|                                       |         |           |   level                               |
| perf::BUS-CYCLES:k=0                  |   CPU   |   true    | perf::BUS-CYCLES + monitor at         |
|                                       |         |           |   kernel level                        |
| perf::BUS-CYCLES:period=0             |   CPU   |   true    | perf::BUS-CYCLES + sampling period    |
| perf::BUS-CYCLES:freq=0               |   CPU   |   true    | perf::BUS-CYCLES + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| perf::BUS-CYCLES:precise=0            |   CPU   |   true    | perf::BUS-CYCLES + precise event      |
|                                       |         |           |   sampling                            |
| perf::BUS-CYCLES:excl=0               |   CPU   |   true    | perf::BUS-CYCLES + exclusive access   |
| perf::BUS-CYCLES:mg=0                 |   CPU   |   true    | perf::BUS-CYCLES + monitor guest      |
|                                       |         |           |   execution                           |
| perf::BUS-CYCLES:mh=0                 |   CPU   |   true    | perf::BUS-CYCLES + monitor host       |
|                                       |         |           |   execution                           |
| perf::BUS-CYCLES:cpu=0                |   CPU   |   true    | perf::BUS-CYCLES + CPU to program     |
| perf::BUS-CYCLES:pinned=0             |   CPU   |   true    | perf::BUS-CYCLES + pin event to       |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | PERF_COUNT_HW_STALLED_CYCLES_FRONTEND |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + monitor at user level      |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + monitor at kernel level    |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + sampling period            |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + sampling frequency (Hz)    |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + precise event sampling     |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + exclusive access           |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + monitor guest execution    |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + monitor host execution     |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + CPU to program             |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_F  |
|                                       |         |           |  RONTEND + pin event to counters      |
| perf::STALLED-CYCLES-FRONTEND         |   CPU   |   true    | PERF_COUNT_HW_STALLED_CYCLES_FRONTEND |
| perf::STALLED-CYCLES-FRONTEND:u=0     |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND +       |
|                                       |         |           |   monitor at user level               |
| perf::STALLED-CYCLES-FRONTEND:k=0     |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND +       |
|                                       |         |           |   monitor at kernel level             |
| perf::STALLED-CYCLES-FRONTEND:peri... |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND +       |
|                                       |         |           |   sampling period                     |
| perf::STALLED-CYCLES-FRONTEND:freq=0  |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND +       |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::STALLED-CYCLES-FRONTEND:prec... |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND +       |
|                                       |         |           |   precise event sampling              |
| perf::STALLED-CYCLES-FRONTEND:excl=0  |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND +       |
|                                       |         |           |   exclusive access                    |
| perf::STALLED-CYCLES-FRONTEND:mg=0    |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND +       |
|                                       |         |           |   monitor guest execution             |
| perf::STALLED-CYCLES-FRONTEND:mh=0    |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND +       |
|                                       |         |           |   monitor host execution              |
| perf::STALLED-CYCLES-FRONTEND:cpu=0   |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND + CPU   |
|                                       |         |           |   to program                          |
| perf::STALLED-CYCLES-FRONTEND:pinn... |   CPU   |   true    | perf::STALLED-CYCLES-FRONTEND + pin   |
|                                       |         |           |   event to counters                   |
| perf::IDLE-CYCLES-FRONTEND            |   CPU   |   true    | PERF_COUNT_HW_STALLED_CYCLES_FRONTEND |
| perf::IDLE-CYCLES-FRONTEND:u=0        |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND +          |
|                                       |         |           |   monitor at user level               |
| perf::IDLE-CYCLES-FRONTEND:k=0        |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND +          |
|                                       |         |           |   monitor at kernel level             |
| perf::IDLE-CYCLES-FRONTEND:period=0   |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND +          |
|                                       |         |           |   sampling period                     |
| perf::IDLE-CYCLES-FRONTEND:freq=0     |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND +          |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::IDLE-CYCLES-FRONTEND:precise=0  |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND +          |
|                                       |         |           |   precise event sampling              |
| perf::IDLE-CYCLES-FRONTEND:excl=0     |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND +          |
|                                       |         |           |   exclusive access                    |
| perf::IDLE-CYCLES-FRONTEND:mg=0       |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND +          |
|                                       |         |           |   monitor guest execution             |
| perf::IDLE-CYCLES-FRONTEND:mh=0       |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND +          |
|                                       |         |           |   monitor host execution              |
| perf::IDLE-CYCLES-FRONTEND:cpu=0      |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND + CPU to   |
|                                       |         |           |   program                             |
| perf::IDLE-CYCLES-FRONTEND:pinned=0   |   CPU   |   true    | perf::IDLE-CYCLES-FRONTEND + pin      |
|                                       |         |           |   event to counters                   |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | PERF_COUNT_HW_STALLED_CYCLES_BACKEND  |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + monitor at user level       |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + monitor at kernel level     |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + sampling period             |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + sampling frequency (Hz)     |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + precise event sampling      |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + exclusive access            |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + monitor guest execution     |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + monitor host execution      |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + CPU to program              |
| perf::PERF_COUNT_HW_STALLED_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_STALLED_CYCLES_B  |
|                                       |         |           |  ACKEND + pin event to counters       |
| perf::STALLED-CYCLES-BACKEND          |   CPU   |   true    | PERF_COUNT_HW_STALLED_CYCLES_BACKEND  |
| perf::STALLED-CYCLES-BACKEND:u=0      |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND +        |
|                                       |         |           |   monitor at user level               |
| perf::STALLED-CYCLES-BACKEND:k=0      |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND +        |
|                                       |         |           |   monitor at kernel level             |
| perf::STALLED-CYCLES-BACKEND:period=0 |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND +        |
|                                       |         |           |   sampling period                     |
| perf::STALLED-CYCLES-BACKEND:freq=0   |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND +        |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::STALLED-CYCLES-BACKEND:preci... |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND +        |
|                                       |         |           |   precise event sampling              |
| perf::STALLED-CYCLES-BACKEND:excl=0   |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND +        |
|                                       |         |           |   exclusive access                    |
| perf::STALLED-CYCLES-BACKEND:mg=0     |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND +        |
|                                       |         |           |   monitor guest execution             |
| perf::STALLED-CYCLES-BACKEND:mh=0     |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND +        |
|                                       |         |           |   monitor host execution              |
| perf::STALLED-CYCLES-BACKEND:cpu=0    |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND + CPU    |
|                                       |         |           |   to program                          |
| perf::STALLED-CYCLES-BACKEND:pinned=0 |   CPU   |   true    | perf::STALLED-CYCLES-BACKEND + pin    |
|                                       |         |           |   event to counters                   |
| perf::IDLE-CYCLES-BACKEND             |   CPU   |   true    | PERF_COUNT_HW_STALLED_CYCLES_BACKEND  |
| perf::IDLE-CYCLES-BACKEND:u=0         |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND + monitor   |
|                                       |         |           |   at user level                       |
| perf::IDLE-CYCLES-BACKEND:k=0         |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND + monitor   |
|                                       |         |           |   at kernel level                     |
| perf::IDLE-CYCLES-BACKEND:period=0    |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND +           |
|                                       |         |           |   sampling period                     |
| perf::IDLE-CYCLES-BACKEND:freq=0      |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND +           |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::IDLE-CYCLES-BACKEND:precise=0   |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND + precise   |
|                                       |         |           |   event sampling                      |
| perf::IDLE-CYCLES-BACKEND:excl=0      |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND +           |
|                                       |         |           |   exclusive access                    |
| perf::IDLE-CYCLES-BACKEND:mg=0        |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND + monitor   |
|                                       |         |           |   guest execution                     |
| perf::IDLE-CYCLES-BACKEND:mh=0        |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND + monitor   |
|                                       |         |           |   host execution                      |
| perf::IDLE-CYCLES-BACKEND:cpu=0       |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND + CPU to    |
|                                       |         |           |   program                             |
| perf::IDLE-CYCLES-BACKEND:pinned=0    |   CPU   |   true    | perf::IDLE-CYCLES-BACKEND + pin       |
|                                       |         |           |   event to counters                   |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES    |   CPU   |   true    | PERF_COUNT_HW_REF_CPU_CYCLES          |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + monitor at user level             |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + monitor at kernel level           |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + sampling period                   |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + sampling frequency (Hz)           |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + precise event sampling            |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + exclusive access                  |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + monitor guest execution           |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + monitor host execution            |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + CPU to program                    |
| perf::PERF_COUNT_HW_REF_CPU_CYCLES... |   CPU   |   true    | perf::PERF_COUNT_HW_REF_CPU_CYCLES    |
|                                       |         |           |   + pin event to counters             |
| perf::REF-CYCLES                      |   CPU   |   true    | PERF_COUNT_HW_REF_CPU_CYCLES          |
| perf::REF-CYCLES:u=0                  |   CPU   |   true    | perf::REF-CYCLES + monitor at user    |
|                                       |         |           |   level                               |
| perf::REF-CYCLES:k=0                  |   CPU   |   true    | perf::REF-CYCLES + monitor at         |
|                                       |         |           |   kernel level                        |
| perf::REF-CYCLES:period=0             |   CPU   |   true    | perf::REF-CYCLES + sampling period    |
| perf::REF-CYCLES:freq=0               |   CPU   |   true    | perf::REF-CYCLES + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| perf::REF-CYCLES:precise=0            |   CPU   |   true    | perf::REF-CYCLES + precise event      |
|                                       |         |           |   sampling                            |
| perf::REF-CYCLES:excl=0               |   CPU   |   true    | perf::REF-CYCLES + exclusive access   |
| perf::REF-CYCLES:mg=0                 |   CPU   |   true    | perf::REF-CYCLES + monitor guest      |
|                                       |         |           |   execution                           |
| perf::REF-CYCLES:mh=0                 |   CPU   |   true    | perf::REF-CYCLES + monitor host       |
|                                       |         |           |   execution                           |
| perf::REF-CYCLES:cpu=0                |   CPU   |   true    | perf::REF-CYCLES + CPU to program     |
| perf::REF-CYCLES:pinned=0             |   CPU   |   true    | perf::REF-CYCLES + pin event to       |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_SW_CPU_CLOCK         |   CPU   |   true    | PERF_COUNT_SW_CPU_CLOCK               |
| perf::PERF_COUNT_SW_CPU_CLOCK:u=0     |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_CLOCK +       |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_SW_CPU_CLOCK:k=0     |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_CLOCK +       |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_SW_CPU_CLOCK:peri... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_CLOCK +       |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_SW_CPU_CLOCK:freq=0  |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_CLOCK +       |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_SW_CPU_CLOCK:excl=0  |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_CLOCK +       |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_SW_CPU_CLOCK:mg=0    |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_CLOCK +       |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_SW_CPU_CLOCK:mh=0    |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_CLOCK +       |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_SW_CPU_CLOCK:cpu=0   |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_CLOCK + CPU   |
|                                       |         |           |   to program                          |
| perf::PERF_COUNT_SW_CPU_CLOCK:pinn... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_CLOCK + pin   |
|                                       |         |           |   event to counters                   |
| perf::CPU-CLOCK                       |   CPU   |   true    | PERF_COUNT_SW_CPU_CLOCK               |
| perf::CPU-CLOCK:u=0                   |   CPU   |   true    | perf::CPU-CLOCK + monitor at user     |
|                                       |         |           |   level                               |
| perf::CPU-CLOCK:k=0                   |   CPU   |   true    | perf::CPU-CLOCK + monitor at kernel   |
|                                       |         |           |   level                               |
| perf::CPU-CLOCK:period=0              |   CPU   |   true    | perf::CPU-CLOCK + sampling period     |
| perf::CPU-CLOCK:freq=0                |   CPU   |   true    | perf::CPU-CLOCK + sampling            |
|                                       |         |           |   frequency (Hz)                      |
| perf::CPU-CLOCK:excl=0                |   CPU   |   true    | perf::CPU-CLOCK + exclusive access    |
| perf::CPU-CLOCK:mg=0                  |   CPU   |   true    | perf::CPU-CLOCK + monitor guest       |
|                                       |         |           |   execution                           |
| perf::CPU-CLOCK:mh=0                  |   CPU   |   true    | perf::CPU-CLOCK + monitor host        |
|                                       |         |           |   execution                           |
| perf::CPU-CLOCK:cpu=0                 |   CPU   |   true    | perf::CPU-CLOCK + CPU to program      |
| perf::CPU-CLOCK:pinned=0              |   CPU   |   true    | perf::CPU-CLOCK + pin event to        |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_SW_TASK_CLOCK        |   CPU   |   true    | PERF_COUNT_SW_TASK_CLOCK              |
| perf::PERF_COUNT_SW_TASK_CLOCK:u=0    |   CPU   |   true    | perf::PERF_COUNT_SW_TASK_CLOCK +      |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_SW_TASK_CLOCK:k=0    |   CPU   |   true    | perf::PERF_COUNT_SW_TASK_CLOCK +      |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_SW_TASK_CLOCK:per... |   CPU   |   true    | perf::PERF_COUNT_SW_TASK_CLOCK +      |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_SW_TASK_CLOCK:freq=0 |   CPU   |   true    | perf::PERF_COUNT_SW_TASK_CLOCK +      |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_SW_TASK_CLOCK:excl=0 |   CPU   |   true    | perf::PERF_COUNT_SW_TASK_CLOCK +      |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_SW_TASK_CLOCK:mg=0   |   CPU   |   true    | perf::PERF_COUNT_SW_TASK_CLOCK +      |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_SW_TASK_CLOCK:mh=0   |   CPU   |   true    | perf::PERF_COUNT_SW_TASK_CLOCK +      |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_SW_TASK_CLOCK:cpu=0  |   CPU   |   true    | perf::PERF_COUNT_SW_TASK_CLOCK +      |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_SW_TASK_CLOCK:pin... |   CPU   |   true    | perf::PERF_COUNT_SW_TASK_CLOCK +      |
|                                       |         |           |   pin event to counters               |
| perf::TASK-CLOCK                      |   CPU   |   true    | PERF_COUNT_SW_TASK_CLOCK              |
| perf::TASK-CLOCK:u=0                  |   CPU   |   true    | perf::TASK-CLOCK + monitor at user    |
|                                       |         |           |   level                               |
| perf::TASK-CLOCK:k=0                  |   CPU   |   true    | perf::TASK-CLOCK + monitor at         |
|                                       |         |           |   kernel level                        |
| perf::TASK-CLOCK:period=0             |   CPU   |   true    | perf::TASK-CLOCK + sampling period    |
| perf::TASK-CLOCK:freq=0               |   CPU   |   true    | perf::TASK-CLOCK + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| perf::TASK-CLOCK:excl=0               |   CPU   |   true    | perf::TASK-CLOCK + exclusive access   |
| perf::TASK-CLOCK:mg=0                 |   CPU   |   true    | perf::TASK-CLOCK + monitor guest      |
|                                       |         |           |   execution                           |
| perf::TASK-CLOCK:mh=0                 |   CPU   |   true    | perf::TASK-CLOCK + monitor host       |
|                                       |         |           |   execution                           |
| perf::TASK-CLOCK:cpu=0                |   CPU   |   true    | perf::TASK-CLOCK + CPU to program     |
| perf::TASK-CLOCK:pinned=0             |   CPU   |   true    | perf::TASK-CLOCK + pin event to       |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_SW_PAGE_FAULTS       |   CPU   |   true    | PERF_COUNT_SW_PAGE_FAULTS             |
| perf::PERF_COUNT_SW_PAGE_FAULTS:u=0   |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS +     |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_SW_PAGE_FAULTS:k=0   |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS +     |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_SW_PAGE_FAULTS:pe... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS +     |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_SW_PAGE_FAULTS:fr... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS +     |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_SW_PAGE_FAULTS:ex... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS +     |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_SW_PAGE_FAULTS:mg=0  |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS +     |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_SW_PAGE_FAULTS:mh=0  |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS +     |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_SW_PAGE_FAULTS:cpu=0 |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS +     |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_SW_PAGE_FAULTS:pi... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS +     |
|                                       |         |           |   pin event to counters               |
| perf::PAGE-FAULTS                     |   CPU   |   true    | PERF_COUNT_SW_PAGE_FAULTS             |
| perf::PAGE-FAULTS:u=0                 |   CPU   |   true    | perf::PAGE-FAULTS + monitor at user   |
|                                       |         |           |   level                               |
| perf::PAGE-FAULTS:k=0                 |   CPU   |   true    | perf::PAGE-FAULTS + monitor at        |
|                                       |         |           |   kernel level                        |
| perf::PAGE-FAULTS:period=0            |   CPU   |   true    | perf::PAGE-FAULTS + sampling period   |
| perf::PAGE-FAULTS:freq=0              |   CPU   |   true    | perf::PAGE-FAULTS + sampling          |
|                                       |         |           |   frequency (Hz)                      |
| perf::PAGE-FAULTS:excl=0              |   CPU   |   true    | perf::PAGE-FAULTS + exclusive access  |
| perf::PAGE-FAULTS:mg=0                |   CPU   |   true    | perf::PAGE-FAULTS + monitor guest     |
|                                       |         |           |   execution                           |
| perf::PAGE-FAULTS:mh=0                |   CPU   |   true    | perf::PAGE-FAULTS + monitor host      |
|                                       |         |           |   execution                           |
| perf::PAGE-FAULTS:cpu=0               |   CPU   |   true    | perf::PAGE-FAULTS + CPU to program    |
| perf::PAGE-FAULTS:pinned=0            |   CPU   |   true    | perf::PAGE-FAULTS + pin event to      |
|                                       |         |           |   counters                            |
| perf::FAULTS                          |   CPU   |   true    | PERF_COUNT_SW_PAGE_FAULTS             |
| perf::FAULTS:u=0                      |   CPU   |   true    | perf::FAULTS + monitor at user level  |
| perf::FAULTS:k=0                      |   CPU   |   true    | perf::FAULTS + monitor at kernel      |
|                                       |         |           |   level                               |
| perf::FAULTS:period=0                 |   CPU   |   true    | perf::FAULTS + sampling period        |
| perf::FAULTS:freq=0                   |   CPU   |   true    | perf::FAULTS + sampling frequency     |
|                                       |         |           |   (Hz)                                |
| perf::FAULTS:excl=0                   |   CPU   |   true    | perf::FAULTS + exclusive access       |
| perf::FAULTS:mg=0                     |   CPU   |   true    | perf::FAULTS + monitor guest          |
|                                       |         |           |   execution                           |
| perf::FAULTS:mh=0                     |   CPU   |   true    | perf::FAULTS + monitor host execution |
| perf::FAULTS:cpu=0                    |   CPU   |   true    | perf::FAULTS + CPU to program         |
| perf::FAULTS:pinned=0                 |   CPU   |   true    | perf::FAULTS + pin event to counters  |
| perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |   CPU   |   true    | PERF_COUNT_SW_CONTEXT_SWITCHES        |
| perf::PERF_COUNT_SW_CONTEXT_SWITCH... |   CPU   |   true    | perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |
|                                       |         |           |   + monitor at user level             |
| perf::PERF_COUNT_SW_CONTEXT_SWITCH... |   CPU   |   true    | perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |
|                                       |         |           |   + monitor at kernel level           |
| perf::PERF_COUNT_SW_CONTEXT_SWITCH... |   CPU   |   true    | perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |
|                                       |         |           |   + sampling period                   |
| perf::PERF_COUNT_SW_CONTEXT_SWITCH... |   CPU   |   true    | perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |
|                                       |         |           |   + sampling frequency (Hz)           |
| perf::PERF_COUNT_SW_CONTEXT_SWITCH... |   CPU   |   true    | perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |
|                                       |         |           |   + exclusive access                  |
| perf::PERF_COUNT_SW_CONTEXT_SWITCH... |   CPU   |   true    | perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |
|                                       |         |           |   + monitor guest execution           |
| perf::PERF_COUNT_SW_CONTEXT_SWITCH... |   CPU   |   true    | perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |
|                                       |         |           |   + monitor host execution            |
| perf::PERF_COUNT_SW_CONTEXT_SWITCH... |   CPU   |   true    | perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |
|                                       |         |           |   + CPU to program                    |
| perf::PERF_COUNT_SW_CONTEXT_SWITCH... |   CPU   |   true    | perf::PERF_COUNT_SW_CONTEXT_SWITCHES  |
|                                       |         |           |   + pin event to counters             |
| perf::CONTEXT-SWITCHES                |   CPU   |   true    | PERF_COUNT_SW_CONTEXT_SWITCHES        |
| perf::CONTEXT-SWITCHES:u=0            |   CPU   |   true    | perf::CONTEXT-SWITCHES + monitor at   |
|                                       |         |           |   user level                          |
| perf::CONTEXT-SWITCHES:k=0            |   CPU   |   true    | perf::CONTEXT-SWITCHES + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::CONTEXT-SWITCHES:period=0       |   CPU   |   true    | perf::CONTEXT-SWITCHES + sampling     |
|                                       |         |           |   period                              |
| perf::CONTEXT-SWITCHES:freq=0         |   CPU   |   true    | perf::CONTEXT-SWITCHES + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::CONTEXT-SWITCHES:excl=0         |   CPU   |   true    | perf::CONTEXT-SWITCHES + exclusive    |
|                                       |         |           |   access                              |
| perf::CONTEXT-SWITCHES:mg=0           |   CPU   |   true    | perf::CONTEXT-SWITCHES + monitor      |
|                                       |         |           |   guest execution                     |
| perf::CONTEXT-SWITCHES:mh=0           |   CPU   |   true    | perf::CONTEXT-SWITCHES + monitor      |
|                                       |         |           |   host execution                      |
| perf::CONTEXT-SWITCHES:cpu=0          |   CPU   |   true    | perf::CONTEXT-SWITCHES + CPU to       |
|                                       |         |           |   program                             |
| perf::CONTEXT-SWITCHES:pinned=0       |   CPU   |   true    | perf::CONTEXT-SWITCHES + pin event    |
|                                       |         |           |   to counters                         |
| perf::CS                              |   CPU   |   true    | PERF_COUNT_SW_CONTEXT_SWITCHES        |
| perf::CS:u=0                          |   CPU   |   true    | perf::CS + monitor at user level      |
| perf::CS:k=0                          |   CPU   |   true    | perf::CS + monitor at kernel level    |
| perf::CS:period=0                     |   CPU   |   true    | perf::CS + sampling period            |
| perf::CS:freq=0                       |   CPU   |   true    | perf::CS + sampling frequency (Hz)    |
| perf::CS:excl=0                       |   CPU   |   true    | perf::CS + exclusive access           |
| perf::CS:mg=0                         |   CPU   |   true    | perf::CS + monitor guest execution    |
| perf::CS:mh=0                         |   CPU   |   true    | perf::CS + monitor host execution     |
| perf::CS:cpu=0                        |   CPU   |   true    | perf::CS + CPU to program             |
| perf::CS:pinned=0                     |   CPU   |   true    | perf::CS + pin event to counters      |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS    |   CPU   |   true    | PERF_COUNT_SW_CPU_MIGRATIONS          |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_MIGRATIONS    |
|                                       |         |           |   + monitor at user level             |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_MIGRATIONS    |
|                                       |         |           |   + monitor at kernel level           |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_MIGRATIONS    |
|                                       |         |           |   + sampling period                   |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_MIGRATIONS    |
|                                       |         |           |   + sampling frequency (Hz)           |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_MIGRATIONS    |
|                                       |         |           |   + exclusive access                  |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_MIGRATIONS    |
|                                       |         |           |   + monitor guest execution           |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_MIGRATIONS    |
|                                       |         |           |   + monitor host execution            |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_MIGRATIONS    |
|                                       |         |           |   + CPU to program                    |
| perf::PERF_COUNT_SW_CPU_MIGRATIONS... |   CPU   |   true    | perf::PERF_COUNT_SW_CPU_MIGRATIONS    |
|                                       |         |           |   + pin event to counters             |
| perf::CPU-MIGRATIONS                  |   CPU   |   true    | PERF_COUNT_SW_CPU_MIGRATIONS          |
| perf::CPU-MIGRATIONS:u=0              |   CPU   |   true    | perf::CPU-MIGRATIONS + monitor at     |
|                                       |         |           |   user level                          |
| perf::CPU-MIGRATIONS:k=0              |   CPU   |   true    | perf::CPU-MIGRATIONS + monitor at     |
|                                       |         |           |   kernel level                        |
| perf::CPU-MIGRATIONS:period=0         |   CPU   |   true    | perf::CPU-MIGRATIONS + sampling       |
|                                       |         |           |   period                              |
| perf::CPU-MIGRATIONS:freq=0           |   CPU   |   true    | perf::CPU-MIGRATIONS + sampling       |
|                                       |         |           |   frequency (Hz)                      |
| perf::CPU-MIGRATIONS:excl=0           |   CPU   |   true    | perf::CPU-MIGRATIONS + exclusive      |
|                                       |         |           |   access                              |
| perf::CPU-MIGRATIONS:mg=0             |   CPU   |   true    | perf::CPU-MIGRATIONS + monitor        |
|                                       |         |           |   guest execution                     |
| perf::CPU-MIGRATIONS:mh=0             |   CPU   |   true    | perf::CPU-MIGRATIONS + monitor host   |
|                                       |         |           |   execution                           |
| perf::CPU-MIGRATIONS:cpu=0            |   CPU   |   true    | perf::CPU-MIGRATIONS + CPU to program |
| perf::CPU-MIGRATIONS:pinned=0         |   CPU   |   true    | perf::CPU-MIGRATIONS + pin event to   |
|                                       |         |           |   counters                            |
| perf::MIGRATIONS                      |   CPU   |   true    | PERF_COUNT_SW_CPU_MIGRATIONS          |
| perf::MIGRATIONS:u=0                  |   CPU   |   true    | perf::MIGRATIONS + monitor at user    |
|                                       |         |           |   level                               |
| perf::MIGRATIONS:k=0                  |   CPU   |   true    | perf::MIGRATIONS + monitor at         |
|                                       |         |           |   kernel level                        |
| perf::MIGRATIONS:period=0             |   CPU   |   true    | perf::MIGRATIONS + sampling period    |
| perf::MIGRATIONS:freq=0               |   CPU   |   true    | perf::MIGRATIONS + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| perf::MIGRATIONS:excl=0               |   CPU   |   true    | perf::MIGRATIONS + exclusive access   |
| perf::MIGRATIONS:mg=0                 |   CPU   |   true    | perf::MIGRATIONS + monitor guest      |
|                                       |         |           |   execution                           |
| perf::MIGRATIONS:mh=0                 |   CPU   |   true    | perf::MIGRATIONS + monitor host       |
|                                       |         |           |   execution                           |
| perf::MIGRATIONS:cpu=0                |   CPU   |   true    | perf::MIGRATIONS + CPU to program     |
| perf::MIGRATIONS:pinned=0             |   CPU   |   true    | perf::MIGRATIONS + pin event to       |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |   CPU   |   true    | PERF_COUNT_SW_PAGE_FAULTS_MIN         |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MI... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |
|                                       |         |           |   + monitor at user level             |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MI... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |
|                                       |         |           |   + monitor at kernel level           |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MI... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |
|                                       |         |           |   + sampling period                   |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MI... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |
|                                       |         |           |   + sampling frequency (Hz)           |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MI... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |
|                                       |         |           |   + exclusive access                  |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MI... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |
|                                       |         |           |   + monitor guest execution           |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MI... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |
|                                       |         |           |   + monitor host execution            |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MI... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |
|                                       |         |           |   + CPU to program                    |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MI... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MIN   |
|                                       |         |           |   + pin event to counters             |
| perf::MINOR-FAULTS                    |   CPU   |   true    | PERF_COUNT_SW_PAGE_FAULTS_MIN         |
| perf::MINOR-FAULTS:u=0                |   CPU   |   true    | perf::MINOR-FAULTS + monitor at       |
|                                       |         |           |   user level                          |
| perf::MINOR-FAULTS:k=0                |   CPU   |   true    | perf::MINOR-FAULTS + monitor at       |
|                                       |         |           |   kernel level                        |
| perf::MINOR-FAULTS:period=0           |   CPU   |   true    | perf::MINOR-FAULTS + sampling period  |
| perf::MINOR-FAULTS:freq=0             |   CPU   |   true    | perf::MINOR-FAULTS + sampling         |
|                                       |         |           |   frequency (Hz)                      |
| perf::MINOR-FAULTS:excl=0             |   CPU   |   true    | perf::MINOR-FAULTS + exclusive access |
| perf::MINOR-FAULTS:mg=0               |   CPU   |   true    | perf::MINOR-FAULTS + monitor guest    |
|                                       |         |           |   execution                           |
| perf::MINOR-FAULTS:mh=0               |   CPU   |   true    | perf::MINOR-FAULTS + monitor host     |
|                                       |         |           |   execution                           |
| perf::MINOR-FAULTS:cpu=0              |   CPU   |   true    | perf::MINOR-FAULTS + CPU to program   |
| perf::MINOR-FAULTS:pinned=0           |   CPU   |   true    | perf::MINOR-FAULTS + pin event to     |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |   CPU   |   true    | PERF_COUNT_SW_PAGE_FAULTS_MAJ         |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MA... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |
|                                       |         |           |   + monitor at user level             |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MA... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |
|                                       |         |           |   + monitor at kernel level           |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MA... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |
|                                       |         |           |   + sampling period                   |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MA... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |
|                                       |         |           |   + sampling frequency (Hz)           |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MA... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |
|                                       |         |           |   + exclusive access                  |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MA... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |
|                                       |         |           |   + monitor guest execution           |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MA... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |
|                                       |         |           |   + monitor host execution            |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MA... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |
|                                       |         |           |   + CPU to program                    |
| perf::PERF_COUNT_SW_PAGE_FAULTS_MA... |   CPU   |   true    | perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ   |
|                                       |         |           |   + pin event to counters             |
| perf::MAJOR-FAULTS                    |   CPU   |   true    | PERF_COUNT_SW_PAGE_FAULTS_MAJ         |
| perf::MAJOR-FAULTS:u=0                |   CPU   |   true    | perf::MAJOR-FAULTS + monitor at       |
|                                       |         |           |   user level                          |
| perf::MAJOR-FAULTS:k=0                |   CPU   |   true    | perf::MAJOR-FAULTS + monitor at       |
|                                       |         |           |   kernel level                        |
| perf::MAJOR-FAULTS:period=0           |   CPU   |   true    | perf::MAJOR-FAULTS + sampling period  |
| perf::MAJOR-FAULTS:freq=0             |   CPU   |   true    | perf::MAJOR-FAULTS + sampling         |
|                                       |         |           |   frequency (Hz)                      |
| perf::MAJOR-FAULTS:excl=0             |   CPU   |   true    | perf::MAJOR-FAULTS + exclusive access |
| perf::MAJOR-FAULTS:mg=0               |   CPU   |   true    | perf::MAJOR-FAULTS + monitor guest    |
|                                       |         |           |   execution                           |
| perf::MAJOR-FAULTS:mh=0               |   CPU   |   true    | perf::MAJOR-FAULTS + monitor host     |
|                                       |         |           |   execution                           |
| perf::MAJOR-FAULTS:cpu=0              |   CPU   |   true    | perf::MAJOR-FAULTS + CPU to program   |
| perf::MAJOR-FAULTS:pinned=0           |   CPU   |   true    | perf::MAJOR-FAULTS + pin event to     |
|                                       |         |           |   counters                            |
| perf::PERF_COUNT_SW_CGROUP_SWITCHES   |   CPU   |   true    | PERF_COUNT_SW_CGROUP_SWITCHES         |
| perf::PERF_COUNT_SW_CGROUP_SWITCHE... |   CPU   |   true    | perf::PERF_COUNT_SW_CGROUP_SWITCHES   |
|                                       |         |           |   + monitor at user level             |
| perf::PERF_COUNT_SW_CGROUP_SWITCHE... |   CPU   |   true    | perf::PERF_COUNT_SW_CGROUP_SWITCHES   |
|                                       |         |           |   + monitor at kernel level           |
| perf::PERF_COUNT_SW_CGROUP_SWITCHE... |   CPU   |   true    | perf::PERF_COUNT_SW_CGROUP_SWITCHES   |
|                                       |         |           |   + sampling period                   |
| perf::PERF_COUNT_SW_CGROUP_SWITCHE... |   CPU   |   true    | perf::PERF_COUNT_SW_CGROUP_SWITCHES   |
|                                       |         |           |   + sampling frequency (Hz)           |
| perf::PERF_COUNT_SW_CGROUP_SWITCHE... |   CPU   |   true    | perf::PERF_COUNT_SW_CGROUP_SWITCHES   |
|                                       |         |           |   + exclusive access                  |
| perf::PERF_COUNT_SW_CGROUP_SWITCHE... |   CPU   |   true    | perf::PERF_COUNT_SW_CGROUP_SWITCHES   |
|                                       |         |           |   + monitor guest execution           |
| perf::PERF_COUNT_SW_CGROUP_SWITCHE... |   CPU   |   true    | perf::PERF_COUNT_SW_CGROUP_SWITCHES   |
|                                       |         |           |   + monitor host execution            |
| perf::PERF_COUNT_SW_CGROUP_SWITCHE... |   CPU   |   true    | perf::PERF_COUNT_SW_CGROUP_SWITCHES   |
|                                       |         |           |   + CPU to program                    |
| perf::PERF_COUNT_SW_CGROUP_SWITCHE... |   CPU   |   true    | perf::PERF_COUNT_SW_CGROUP_SWITCHES   |
|                                       |         |           |   + pin event to counters             |
| perf::CGROUP-SWITCHES                 |   CPU   |   true    | PERF_COUNT_SW_CGROUP_SWITCHES         |
| perf::CGROUP-SWITCHES:u=0             |   CPU   |   true    | perf::CGROUP-SWITCHES + monitor at    |
|                                       |         |           |   user level                          |
| perf::CGROUP-SWITCHES:k=0             |   CPU   |   true    | perf::CGROUP-SWITCHES + monitor at    |
|                                       |         |           |   kernel level                        |
| perf::CGROUP-SWITCHES:period=0        |   CPU   |   true    | perf::CGROUP-SWITCHES + sampling      |
|                                       |         |           |   period                              |
| perf::CGROUP-SWITCHES:freq=0          |   CPU   |   true    | perf::CGROUP-SWITCHES + sampling      |
|                                       |         |           |   frequency (Hz)                      |
| perf::CGROUP-SWITCHES:excl=0          |   CPU   |   true    | perf::CGROUP-SWITCHES + exclusive     |
|                                       |         |           |   access                              |
| perf::CGROUP-SWITCHES:mg=0            |   CPU   |   true    | perf::CGROUP-SWITCHES + monitor       |
|                                       |         |           |   guest execution                     |
| perf::CGROUP-SWITCHES:mh=0            |   CPU   |   true    | perf::CGROUP-SWITCHES + monitor       |
|                                       |         |           |   host execution                      |
| perf::CGROUP-SWITCHES:cpu=0           |   CPU   |   true    | perf::CGROUP-SWITCHES + CPU to        |
|                                       |         |           |   program                             |
| perf::CGROUP-SWITCHES:pinned=0        |   CPU   |   true    | perf::CGROUP-SWITCHES + pin event     |
|                                       |         |           |   to counters                         |
| perf::PERF_COUNT_HW_CACHE_L1D         |   CPU   |   true    | L1 data cache                         |
| perf::PERF_COUNT_HW_CACHE_L1D:READ    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   read access                         |
| perf::PERF_COUNT_HW_CACHE_L1D:WRITE   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   write access                        |
| perf::PERF_COUNT_HW_CACHE_L1D:PREF... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   prefetch access                     |
| perf::PERF_COUNT_HW_CACHE_L1D:ACCESS  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D + hit   |
|                                       |         |           |   access                              |
| perf::PERF_COUNT_HW_CACHE_L1D:MISS    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   miss access                         |
| perf::PERF_COUNT_HW_CACHE_L1D:u=0     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_CACHE_L1D:k=0     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_CACHE_L1D:peri... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_CACHE_L1D:freq=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_CACHE_L1D:prec... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_CACHE_L1D:excl=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_CACHE_L1D:mg=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_CACHE_L1D:mh=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D +       |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_CACHE_L1D:cpu=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D + CPU   |
|                                       |         |           |   to program                          |
| perf::PERF_COUNT_HW_CACHE_L1D:pinn... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1D + pin   |
|                                       |         |           |   event to counters                   |
| perf::L1-DCACHE-LOADS                 |   CPU   |   true    | L1 cache load accesses                |
| perf::L1-DCACHE-LOADS:u=0             |   CPU   |   true    | perf::L1-DCACHE-LOADS + monitor at    |
|                                       |         |           |   user level                          |
| perf::L1-DCACHE-LOADS:k=0             |   CPU   |   true    | perf::L1-DCACHE-LOADS + monitor at    |
|                                       |         |           |   kernel level                        |
| perf::L1-DCACHE-LOADS:period=0        |   CPU   |   true    | perf::L1-DCACHE-LOADS + sampling      |
|                                       |         |           |   period                              |
| perf::L1-DCACHE-LOADS:freq=0          |   CPU   |   true    | perf::L1-DCACHE-LOADS + sampling      |
|                                       |         |           |   frequency (Hz)                      |
| perf::L1-DCACHE-LOADS:precise=0       |   CPU   |   true    | perf::L1-DCACHE-LOADS + precise       |
|                                       |         |           |   event sampling                      |
| perf::L1-DCACHE-LOADS:excl=0          |   CPU   |   true    | perf::L1-DCACHE-LOADS + exclusive     |
|                                       |         |           |   access                              |
| perf::L1-DCACHE-LOADS:mg=0            |   CPU   |   true    | perf::L1-DCACHE-LOADS + monitor       |
|                                       |         |           |   guest execution                     |
| perf::L1-DCACHE-LOADS:mh=0            |   CPU   |   true    | perf::L1-DCACHE-LOADS + monitor       |
|                                       |         |           |   host execution                      |
| perf::L1-DCACHE-LOADS:cpu=0           |   CPU   |   true    | perf::L1-DCACHE-LOADS + CPU to        |
|                                       |         |           |   program                             |
| perf::L1-DCACHE-LOADS:pinned=0        |   CPU   |   true    | perf::L1-DCACHE-LOADS + pin event     |
|                                       |         |           |   to counters                         |
| perf::L1-DCACHE-LOAD-MISSES           |   CPU   |   true    | L1 cache load misses                  |
| perf::L1-DCACHE-LOAD-MISSES:u=0       |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES +         |
|                                       |         |           |   monitor at user level               |
| perf::L1-DCACHE-LOAD-MISSES:k=0       |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES +         |
|                                       |         |           |   monitor at kernel level             |
| perf::L1-DCACHE-LOAD-MISSES:period=0  |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES +         |
|                                       |         |           |   sampling period                     |
| perf::L1-DCACHE-LOAD-MISSES:freq=0    |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES +         |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::L1-DCACHE-LOAD-MISSES:precise=0 |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES +         |
|                                       |         |           |   precise event sampling              |
| perf::L1-DCACHE-LOAD-MISSES:excl=0    |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES +         |
|                                       |         |           |   exclusive access                    |
| perf::L1-DCACHE-LOAD-MISSES:mg=0      |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES +         |
|                                       |         |           |   monitor guest execution             |
| perf::L1-DCACHE-LOAD-MISSES:mh=0      |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES +         |
|                                       |         |           |   monitor host execution              |
| perf::L1-DCACHE-LOAD-MISSES:cpu=0     |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES + CPU     |
|                                       |         |           |   to program                          |
| perf::L1-DCACHE-LOAD-MISSES:pinned=0  |   CPU   |   true    | perf::L1-DCACHE-LOAD-MISSES + pin     |
|                                       |         |           |   event to counters                   |
| perf::L1-DCACHE-STORES                |   CPU   |   true    | L1 cache store accesses               |
| perf::L1-DCACHE-STORES:u=0            |   CPU   |   true    | perf::L1-DCACHE-STORES + monitor at   |
|                                       |         |           |   user level                          |
| perf::L1-DCACHE-STORES:k=0            |   CPU   |   true    | perf::L1-DCACHE-STORES + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::L1-DCACHE-STORES:period=0       |   CPU   |   true    | perf::L1-DCACHE-STORES + sampling     |
|                                       |         |           |   period                              |
| perf::L1-DCACHE-STORES:freq=0         |   CPU   |   true    | perf::L1-DCACHE-STORES + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::L1-DCACHE-STORES:precise=0      |   CPU   |   true    | perf::L1-DCACHE-STORES + precise      |
|                                       |         |           |   event sampling                      |
| perf::L1-DCACHE-STORES:excl=0         |   CPU   |   true    | perf::L1-DCACHE-STORES + exclusive    |
|                                       |         |           |   access                              |
| perf::L1-DCACHE-STORES:mg=0           |   CPU   |   true    | perf::L1-DCACHE-STORES + monitor      |
|                                       |         |           |   guest execution                     |
| perf::L1-DCACHE-STORES:mh=0           |   CPU   |   true    | perf::L1-DCACHE-STORES + monitor      |
|                                       |         |           |   host execution                      |
| perf::L1-DCACHE-STORES:cpu=0          |   CPU   |   true    | perf::L1-DCACHE-STORES + CPU to       |
|                                       |         |           |   program                             |
| perf::L1-DCACHE-STORES:pinned=0       |   CPU   |   true    | perf::L1-DCACHE-STORES + pin event    |
|                                       |         |           |   to counters                         |
| perf::L1-DCACHE-STORE-MISSES          |   CPU   |   true    | L1 cache store misses                 |
| perf::L1-DCACHE-STORE-MISSES:u=0      |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES +        |
|                                       |         |           |   monitor at user level               |
| perf::L1-DCACHE-STORE-MISSES:k=0      |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES +        |
|                                       |         |           |   monitor at kernel level             |
| perf::L1-DCACHE-STORE-MISSES:period=0 |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES +        |
|                                       |         |           |   sampling period                     |
| perf::L1-DCACHE-STORE-MISSES:freq=0   |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES +        |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::L1-DCACHE-STORE-MISSES:preci... |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES +        |
|                                       |         |           |   precise event sampling              |
| perf::L1-DCACHE-STORE-MISSES:excl=0   |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES +        |
|                                       |         |           |   exclusive access                    |
| perf::L1-DCACHE-STORE-MISSES:mg=0     |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES +        |
|                                       |         |           |   monitor guest execution             |
| perf::L1-DCACHE-STORE-MISSES:mh=0     |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES +        |
|                                       |         |           |   monitor host execution              |
| perf::L1-DCACHE-STORE-MISSES:cpu=0    |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES + CPU    |
|                                       |         |           |   to program                          |
| perf::L1-DCACHE-STORE-MISSES:pinned=0 |   CPU   |   true    | perf::L1-DCACHE-STORE-MISSES + pin    |
|                                       |         |           |   event to counters                   |
| perf::L1-DCACHE-PREFETCHES            |   CPU   |   true    | L1 cache prefetch accesses            |
| perf::L1-DCACHE-PREFETCHES:u=0        |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES +          |
|                                       |         |           |   monitor at user level               |
| perf::L1-DCACHE-PREFETCHES:k=0        |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES +          |
|                                       |         |           |   monitor at kernel level             |
| perf::L1-DCACHE-PREFETCHES:period=0   |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES +          |
|                                       |         |           |   sampling period                     |
| perf::L1-DCACHE-PREFETCHES:freq=0     |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES +          |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::L1-DCACHE-PREFETCHES:precise=0  |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES +          |
|                                       |         |           |   precise event sampling              |
| perf::L1-DCACHE-PREFETCHES:excl=0     |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES +          |
|                                       |         |           |   exclusive access                    |
| perf::L1-DCACHE-PREFETCHES:mg=0       |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES +          |
|                                       |         |           |   monitor guest execution             |
| perf::L1-DCACHE-PREFETCHES:mh=0       |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES +          |
|                                       |         |           |   monitor host execution              |
| perf::L1-DCACHE-PREFETCHES:cpu=0      |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES + CPU to   |
|                                       |         |           |   program                             |
| perf::L1-DCACHE-PREFETCHES:pinned=0   |   CPU   |   true    | perf::L1-DCACHE-PREFETCHES + pin      |
|                                       |         |           |   event to counters                   |
| perf::L1-DCACHE-PREFETCH-MISSES       |   CPU   |   true    | L1 cache prefetch misses              |
| perf::L1-DCACHE-PREFETCH-MISSES:u=0   |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   monitor at user level               |
| perf::L1-DCACHE-PREFETCH-MISSES:k=0   |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   monitor at kernel level             |
| perf::L1-DCACHE-PREFETCH-MISSES:pe... |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   sampling period                     |
| perf::L1-DCACHE-PREFETCH-MISSES:fr... |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::L1-DCACHE-PREFETCH-MISSES:pr... |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   precise event sampling              |
| perf::L1-DCACHE-PREFETCH-MISSES:ex... |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   exclusive access                    |
| perf::L1-DCACHE-PREFETCH-MISSES:mg=0  |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   monitor guest execution             |
| perf::L1-DCACHE-PREFETCH-MISSES:mh=0  |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   monitor host execution              |
| perf::L1-DCACHE-PREFETCH-MISSES:cpu=0 |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   CPU to program                      |
| perf::L1-DCACHE-PREFETCH-MISSES:pi... |   CPU   |   true    | perf::L1-DCACHE-PREFETCH-MISSES +     |
|                                       |         |           |   pin event to counters               |
| perf::PERF_COUNT_HW_CACHE_L1I         |   CPU   |   true    | L1 instruction cache                  |
| perf::PERF_COUNT_HW_CACHE_L1I:READ    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   read access                         |
| perf::PERF_COUNT_HW_CACHE_L1I:PREF... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   prefetch access                     |
| perf::PERF_COUNT_HW_CACHE_L1I:ACCESS  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I + hit   |
|                                       |         |           |   access                              |
| perf::PERF_COUNT_HW_CACHE_L1I:MISS    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   miss access                         |
| perf::PERF_COUNT_HW_CACHE_L1I:u=0     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_CACHE_L1I:k=0     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_CACHE_L1I:peri... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_CACHE_L1I:freq=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_CACHE_L1I:prec... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_CACHE_L1I:excl=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_CACHE_L1I:mg=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_CACHE_L1I:mh=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I +       |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_CACHE_L1I:cpu=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I + CPU   |
|                                       |         |           |   to program                          |
| perf::PERF_COUNT_HW_CACHE_L1I:pinn... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_L1I + pin   |
|                                       |         |           |   event to counters                   |
| perf::L1-ICACHE-LOADS                 |   CPU   |   true    | L1I cache load accesses               |
| perf::L1-ICACHE-LOADS:u=0             |   CPU   |   true    | perf::L1-ICACHE-LOADS + monitor at    |
|                                       |         |           |   user level                          |
| perf::L1-ICACHE-LOADS:k=0             |   CPU   |   true    | perf::L1-ICACHE-LOADS + monitor at    |
|                                       |         |           |   kernel level                        |
| perf::L1-ICACHE-LOADS:period=0        |   CPU   |   true    | perf::L1-ICACHE-LOADS + sampling      |
|                                       |         |           |   period                              |
| perf::L1-ICACHE-LOADS:freq=0          |   CPU   |   true    | perf::L1-ICACHE-LOADS + sampling      |
|                                       |         |           |   frequency (Hz)                      |
| perf::L1-ICACHE-LOADS:precise=0       |   CPU   |   true    | perf::L1-ICACHE-LOADS + precise       |
|                                       |         |           |   event sampling                      |
| perf::L1-ICACHE-LOADS:excl=0          |   CPU   |   true    | perf::L1-ICACHE-LOADS + exclusive     |
|                                       |         |           |   access                              |
| perf::L1-ICACHE-LOADS:mg=0            |   CPU   |   true    | perf::L1-ICACHE-LOADS + monitor       |
|                                       |         |           |   guest execution                     |
| perf::L1-ICACHE-LOADS:mh=0            |   CPU   |   true    | perf::L1-ICACHE-LOADS + monitor       |
|                                       |         |           |   host execution                      |
| perf::L1-ICACHE-LOADS:cpu=0           |   CPU   |   true    | perf::L1-ICACHE-LOADS + CPU to        |
|                                       |         |           |   program                             |
| perf::L1-ICACHE-LOADS:pinned=0        |   CPU   |   true    | perf::L1-ICACHE-LOADS + pin event     |
|                                       |         |           |   to counters                         |
| perf::L1-ICACHE-LOAD-MISSES           |   CPU   |   true    | L1I cache load misses                 |
| perf::L1-ICACHE-LOAD-MISSES:u=0       |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES +         |
|                                       |         |           |   monitor at user level               |
| perf::L1-ICACHE-LOAD-MISSES:k=0       |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES +         |
|                                       |         |           |   monitor at kernel level             |
| perf::L1-ICACHE-LOAD-MISSES:period=0  |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES +         |
|                                       |         |           |   sampling period                     |
| perf::L1-ICACHE-LOAD-MISSES:freq=0    |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES +         |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::L1-ICACHE-LOAD-MISSES:precise=0 |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES +         |
|                                       |         |           |   precise event sampling              |
| perf::L1-ICACHE-LOAD-MISSES:excl=0    |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES +         |
|                                       |         |           |   exclusive access                    |
| perf::L1-ICACHE-LOAD-MISSES:mg=0      |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES +         |
|                                       |         |           |   monitor guest execution             |
| perf::L1-ICACHE-LOAD-MISSES:mh=0      |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES +         |
|                                       |         |           |   monitor host execution              |
| perf::L1-ICACHE-LOAD-MISSES:cpu=0     |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES + CPU     |
|                                       |         |           |   to program                          |
| perf::L1-ICACHE-LOAD-MISSES:pinned=0  |   CPU   |   true    | perf::L1-ICACHE-LOAD-MISSES + pin     |
|                                       |         |           |   event to counters                   |
| perf::L1-ICACHE-PREFETCHES            |   CPU   |   true    | L1I cache prefetch accesses           |
| perf::L1-ICACHE-PREFETCHES:u=0        |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES +          |
|                                       |         |           |   monitor at user level               |
| perf::L1-ICACHE-PREFETCHES:k=0        |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES +          |
|                                       |         |           |   monitor at kernel level             |
| perf::L1-ICACHE-PREFETCHES:period=0   |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES +          |
|                                       |         |           |   sampling period                     |
| perf::L1-ICACHE-PREFETCHES:freq=0     |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES +          |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::L1-ICACHE-PREFETCHES:precise=0  |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES +          |
|                                       |         |           |   precise event sampling              |
| perf::L1-ICACHE-PREFETCHES:excl=0     |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES +          |
|                                       |         |           |   exclusive access                    |
| perf::L1-ICACHE-PREFETCHES:mg=0       |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES +          |
|                                       |         |           |   monitor guest execution             |
| perf::L1-ICACHE-PREFETCHES:mh=0       |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES +          |
|                                       |         |           |   monitor host execution              |
| perf::L1-ICACHE-PREFETCHES:cpu=0      |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES + CPU to   |
|                                       |         |           |   program                             |
| perf::L1-ICACHE-PREFETCHES:pinned=0   |   CPU   |   true    | perf::L1-ICACHE-PREFETCHES + pin      |
|                                       |         |           |   event to counters                   |
| perf::L1-ICACHE-PREFETCH-MISSES       |   CPU   |   true    | L1I cache prefetch misses             |
| perf::L1-ICACHE-PREFETCH-MISSES:u=0   |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   monitor at user level               |
| perf::L1-ICACHE-PREFETCH-MISSES:k=0   |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   monitor at kernel level             |
| perf::L1-ICACHE-PREFETCH-MISSES:pe... |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   sampling period                     |
| perf::L1-ICACHE-PREFETCH-MISSES:fr... |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::L1-ICACHE-PREFETCH-MISSES:pr... |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   precise event sampling              |
| perf::L1-ICACHE-PREFETCH-MISSES:ex... |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   exclusive access                    |
| perf::L1-ICACHE-PREFETCH-MISSES:mg=0  |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   monitor guest execution             |
| perf::L1-ICACHE-PREFETCH-MISSES:mh=0  |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   monitor host execution              |
| perf::L1-ICACHE-PREFETCH-MISSES:cpu=0 |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   CPU to program                      |
| perf::L1-ICACHE-PREFETCH-MISSES:pi... |   CPU   |   true    | perf::L1-ICACHE-PREFETCH-MISSES +     |
|                                       |         |           |   pin event to counters               |
| perf::PERF_COUNT_HW_CACHE_LL          |   CPU   |   true    | Last level cache                      |
| perf::PERF_COUNT_HW_CACHE_LL:READ     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL + read   |
|                                       |         |           |   access                              |
| perf::PERF_COUNT_HW_CACHE_LL:WRITE    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   write access                        |
| perf::PERF_COUNT_HW_CACHE_LL:PREFETCH |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   prefetch access                     |
| perf::PERF_COUNT_HW_CACHE_LL:ACCESS   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL + hit    |
|                                       |         |           |   access                              |
| perf::PERF_COUNT_HW_CACHE_LL:MISS     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL + miss   |
|                                       |         |           |   access                              |
| perf::PERF_COUNT_HW_CACHE_LL:u=0      |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_CACHE_LL:k=0      |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_CACHE_LL:period=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_CACHE_LL:freq=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_CACHE_LL:preci... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_CACHE_LL:excl=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_CACHE_LL:mg=0     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_CACHE_LL:mh=0     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL +        |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_CACHE_LL:cpu=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL + CPU    |
|                                       |         |           |   to program                          |
| perf::PERF_COUNT_HW_CACHE_LL:pinned=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_LL + pin    |
|                                       |         |           |   event to counters                   |
| perf::LLC-LOADS                       |   CPU   |   true    | Last level cache load accesses        |
| perf::LLC-LOADS:u=0                   |   CPU   |   true    | perf::LLC-LOADS + monitor at user     |
|                                       |         |           |   level                               |
| perf::LLC-LOADS:k=0                   |   CPU   |   true    | perf::LLC-LOADS + monitor at kernel   |
|                                       |         |           |   level                               |
| perf::LLC-LOADS:period=0              |   CPU   |   true    | perf::LLC-LOADS + sampling period     |
| perf::LLC-LOADS:freq=0                |   CPU   |   true    | perf::LLC-LOADS + sampling            |
|                                       |         |           |   frequency (Hz)                      |
| perf::LLC-LOADS:precise=0             |   CPU   |   true    | perf::LLC-LOADS + precise event       |
|                                       |         |           |   sampling                            |
| perf::LLC-LOADS:excl=0                |   CPU   |   true    | perf::LLC-LOADS + exclusive access    |
| perf::LLC-LOADS:mg=0                  |   CPU   |   true    | perf::LLC-LOADS + monitor guest       |
|                                       |         |           |   execution                           |
| perf::LLC-LOADS:mh=0                  |   CPU   |   true    | perf::LLC-LOADS + monitor host        |
|                                       |         |           |   execution                           |
| perf::LLC-LOADS:cpu=0                 |   CPU   |   true    | perf::LLC-LOADS + CPU to program      |
| perf::LLC-LOADS:pinned=0              |   CPU   |   true    | perf::LLC-LOADS + pin event to        |
|                                       |         |           |   counters                            |
| perf::LLC-LOAD-MISSES                 |   CPU   |   true    | Last level cache load misses          |
| perf::LLC-LOAD-MISSES:u=0             |   CPU   |   true    | perf::LLC-LOAD-MISSES + monitor at    |
|                                       |         |           |   user level                          |
| perf::LLC-LOAD-MISSES:k=0             |   CPU   |   true    | perf::LLC-LOAD-MISSES + monitor at    |
|                                       |         |           |   kernel level                        |
| perf::LLC-LOAD-MISSES:period=0        |   CPU   |   true    | perf::LLC-LOAD-MISSES + sampling      |
|                                       |         |           |   period                              |
| perf::LLC-LOAD-MISSES:freq=0          |   CPU   |   true    | perf::LLC-LOAD-MISSES + sampling      |
|                                       |         |           |   frequency (Hz)                      |
| perf::LLC-LOAD-MISSES:precise=0       |   CPU   |   true    | perf::LLC-LOAD-MISSES + precise       |
|                                       |         |           |   event sampling                      |
| perf::LLC-LOAD-MISSES:excl=0          |   CPU   |   true    | perf::LLC-LOAD-MISSES + exclusive     |
|                                       |         |           |   access                              |
| perf::LLC-LOAD-MISSES:mg=0            |   CPU   |   true    | perf::LLC-LOAD-MISSES + monitor       |
|                                       |         |           |   guest execution                     |
| perf::LLC-LOAD-MISSES:mh=0            |   CPU   |   true    | perf::LLC-LOAD-MISSES + monitor       |
|                                       |         |           |   host execution                      |
| perf::LLC-LOAD-MISSES:cpu=0           |   CPU   |   true    | perf::LLC-LOAD-MISSES + CPU to        |
|                                       |         |           |   program                             |
| perf::LLC-LOAD-MISSES:pinned=0        |   CPU   |   true    | perf::LLC-LOAD-MISSES + pin event     |
|                                       |         |           |   to counters                         |
| perf::LLC-STORES                      |   CPU   |   true    | Last level cache store accesses       |
| perf::LLC-STORES:u=0                  |   CPU   |   true    | perf::LLC-STORES + monitor at user    |
|                                       |         |           |   level                               |
| perf::LLC-STORES:k=0                  |   CPU   |   true    | perf::LLC-STORES + monitor at         |
|                                       |         |           |   kernel level                        |
| perf::LLC-STORES:period=0             |   CPU   |   true    | perf::LLC-STORES + sampling period    |
| perf::LLC-STORES:freq=0               |   CPU   |   true    | perf::LLC-STORES + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| perf::LLC-STORES:precise=0            |   CPU   |   true    | perf::LLC-STORES + precise event      |
|                                       |         |           |   sampling                            |
| perf::LLC-STORES:excl=0               |   CPU   |   true    | perf::LLC-STORES + exclusive access   |
| perf::LLC-STORES:mg=0                 |   CPU   |   true    | perf::LLC-STORES + monitor guest      |
|                                       |         |           |   execution                           |
| perf::LLC-STORES:mh=0                 |   CPU   |   true    | perf::LLC-STORES + monitor host       |
|                                       |         |           |   execution                           |
| perf::LLC-STORES:cpu=0                |   CPU   |   true    | perf::LLC-STORES + CPU to program     |
| perf::LLC-STORES:pinned=0             |   CPU   |   true    | perf::LLC-STORES + pin event to       |
|                                       |         |           |   counters                            |
| perf::LLC-STORE-MISSES                |   CPU   |   true    | Last level cache store misses         |
| perf::LLC-STORE-MISSES:u=0            |   CPU   |   true    | perf::LLC-STORE-MISSES + monitor at   |
|                                       |         |           |   user level                          |
| perf::LLC-STORE-MISSES:k=0            |   CPU   |   true    | perf::LLC-STORE-MISSES + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::LLC-STORE-MISSES:period=0       |   CPU   |   true    | perf::LLC-STORE-MISSES + sampling     |
|                                       |         |           |   period                              |
| perf::LLC-STORE-MISSES:freq=0         |   CPU   |   true    | perf::LLC-STORE-MISSES + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::LLC-STORE-MISSES:precise=0      |   CPU   |   true    | perf::LLC-STORE-MISSES + precise      |
|                                       |         |           |   event sampling                      |
| perf::LLC-STORE-MISSES:excl=0         |   CPU   |   true    | perf::LLC-STORE-MISSES + exclusive    |
|                                       |         |           |   access                              |
| perf::LLC-STORE-MISSES:mg=0           |   CPU   |   true    | perf::LLC-STORE-MISSES + monitor      |
|                                       |         |           |   guest execution                     |
| perf::LLC-STORE-MISSES:mh=0           |   CPU   |   true    | perf::LLC-STORE-MISSES + monitor      |
|                                       |         |           |   host execution                      |
| perf::LLC-STORE-MISSES:cpu=0          |   CPU   |   true    | perf::LLC-STORE-MISSES + CPU to       |
|                                       |         |           |   program                             |
| perf::LLC-STORE-MISSES:pinned=0       |   CPU   |   true    | perf::LLC-STORE-MISSES + pin event    |
|                                       |         |           |   to counters                         |
| perf::LLC-PREFETCHES                  |   CPU   |   true    | Last level cache prefetch accesses    |
| perf::LLC-PREFETCHES:u=0              |   CPU   |   true    | perf::LLC-PREFETCHES + monitor at     |
|                                       |         |           |   user level                          |
| perf::LLC-PREFETCHES:k=0              |   CPU   |   true    | perf::LLC-PREFETCHES + monitor at     |
|                                       |         |           |   kernel level                        |
| perf::LLC-PREFETCHES:period=0         |   CPU   |   true    | perf::LLC-PREFETCHES + sampling       |
|                                       |         |           |   period                              |
| perf::LLC-PREFETCHES:freq=0           |   CPU   |   true    | perf::LLC-PREFETCHES + sampling       |
|                                       |         |           |   frequency (Hz)                      |
| perf::LLC-PREFETCHES:precise=0        |   CPU   |   true    | perf::LLC-PREFETCHES + precise        |
|                                       |         |           |   event sampling                      |
| perf::LLC-PREFETCHES:excl=0           |   CPU   |   true    | perf::LLC-PREFETCHES + exclusive      |
|                                       |         |           |   access                              |
| perf::LLC-PREFETCHES:mg=0             |   CPU   |   true    | perf::LLC-PREFETCHES + monitor        |
|                                       |         |           |   guest execution                     |
| perf::LLC-PREFETCHES:mh=0             |   CPU   |   true    | perf::LLC-PREFETCHES + monitor host   |
|                                       |         |           |   execution                           |
| perf::LLC-PREFETCHES:cpu=0            |   CPU   |   true    | perf::LLC-PREFETCHES + CPU to program |
| perf::LLC-PREFETCHES:pinned=0         |   CPU   |   true    | perf::LLC-PREFETCHES + pin event to   |
|                                       |         |           |   counters                            |
| perf::LLC-PREFETCH-MISSES             |   CPU   |   true    | Last level cache prefetch misses      |
| perf::LLC-PREFETCH-MISSES:u=0         |   CPU   |   true    | perf::LLC-PREFETCH-MISSES + monitor   |
|                                       |         |           |   at user level                       |
| perf::LLC-PREFETCH-MISSES:k=0         |   CPU   |   true    | perf::LLC-PREFETCH-MISSES + monitor   |
|                                       |         |           |   at kernel level                     |
| perf::LLC-PREFETCH-MISSES:period=0    |   CPU   |   true    | perf::LLC-PREFETCH-MISSES +           |
|                                       |         |           |   sampling period                     |
| perf::LLC-PREFETCH-MISSES:freq=0      |   CPU   |   true    | perf::LLC-PREFETCH-MISSES +           |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::LLC-PREFETCH-MISSES:precise=0   |   CPU   |   true    | perf::LLC-PREFETCH-MISSES + precise   |
|                                       |         |           |   event sampling                      |
| perf::LLC-PREFETCH-MISSES:excl=0      |   CPU   |   true    | perf::LLC-PREFETCH-MISSES +           |
|                                       |         |           |   exclusive access                    |
| perf::LLC-PREFETCH-MISSES:mg=0        |   CPU   |   true    | perf::LLC-PREFETCH-MISSES + monitor   |
|                                       |         |           |   guest execution                     |
| perf::LLC-PREFETCH-MISSES:mh=0        |   CPU   |   true    | perf::LLC-PREFETCH-MISSES + monitor   |
|                                       |         |           |   host execution                      |
| perf::LLC-PREFETCH-MISSES:cpu=0       |   CPU   |   true    | perf::LLC-PREFETCH-MISSES + CPU to    |
|                                       |         |           |   program                             |
| perf::LLC-PREFETCH-MISSES:pinned=0    |   CPU   |   true    | perf::LLC-PREFETCH-MISSES + pin       |
|                                       |         |           |   event to counters                   |
| perf::PERF_COUNT_HW_CACHE_DTLB        |   CPU   |   true    | Data Translation Lookaside Buffer     |
| perf::PERF_COUNT_HW_CACHE_DTLB:READ   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   read access                         |
| perf::PERF_COUNT_HW_CACHE_DTLB:WRITE  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   write access                        |
| perf::PERF_COUNT_HW_CACHE_DTLB:PRE... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   prefetch access                     |
| perf::PERF_COUNT_HW_CACHE_DTLB:ACCESS |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   hit access                          |
| perf::PERF_COUNT_HW_CACHE_DTLB:MISS   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   miss access                         |
| perf::PERF_COUNT_HW_CACHE_DTLB:u=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_CACHE_DTLB:k=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_CACHE_DTLB:per... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_CACHE_DTLB:freq=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_CACHE_DTLB:pre... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_CACHE_DTLB:excl=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_CACHE_DTLB:mg=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_CACHE_DTLB:mh=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_CACHE_DTLB:cpu=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_HW_CACHE_DTLB:pin... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_DTLB +      |
|                                       |         |           |   pin event to counters               |
| perf::DTLB-LOADS                      |   CPU   |   true    | Data TLB load accesses                |
| perf::DTLB-LOADS:u=0                  |   CPU   |   true    | perf::DTLB-LOADS + monitor at user    |
|                                       |         |           |   level                               |
| perf::DTLB-LOADS:k=0                  |   CPU   |   true    | perf::DTLB-LOADS + monitor at         |
|                                       |         |           |   kernel level                        |
| perf::DTLB-LOADS:period=0             |   CPU   |   true    | perf::DTLB-LOADS + sampling period    |
| perf::DTLB-LOADS:freq=0               |   CPU   |   true    | perf::DTLB-LOADS + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| perf::DTLB-LOADS:precise=0            |   CPU   |   true    | perf::DTLB-LOADS + precise event      |
|                                       |         |           |   sampling                            |
| perf::DTLB-LOADS:excl=0               |   CPU   |   true    | perf::DTLB-LOADS + exclusive access   |
| perf::DTLB-LOADS:mg=0                 |   CPU   |   true    | perf::DTLB-LOADS + monitor guest      |
|                                       |         |           |   execution                           |
| perf::DTLB-LOADS:mh=0                 |   CPU   |   true    | perf::DTLB-LOADS + monitor host       |
|                                       |         |           |   execution                           |
| perf::DTLB-LOADS:cpu=0                |   CPU   |   true    | perf::DTLB-LOADS + CPU to program     |
| perf::DTLB-LOADS:pinned=0             |   CPU   |   true    | perf::DTLB-LOADS + pin event to       |
|                                       |         |           |   counters                            |
| perf::DTLB-LOAD-MISSES                |   CPU   |   true    | Data TLB load misses                  |
| perf::DTLB-LOAD-MISSES:u=0            |   CPU   |   true    | perf::DTLB-LOAD-MISSES + monitor at   |
|                                       |         |           |   user level                          |
| perf::DTLB-LOAD-MISSES:k=0            |   CPU   |   true    | perf::DTLB-LOAD-MISSES + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::DTLB-LOAD-MISSES:period=0       |   CPU   |   true    | perf::DTLB-LOAD-MISSES + sampling     |
|                                       |         |           |   period                              |
| perf::DTLB-LOAD-MISSES:freq=0         |   CPU   |   true    | perf::DTLB-LOAD-MISSES + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::DTLB-LOAD-MISSES:precise=0      |   CPU   |   true    | perf::DTLB-LOAD-MISSES + precise      |
|                                       |         |           |   event sampling                      |
| perf::DTLB-LOAD-MISSES:excl=0         |   CPU   |   true    | perf::DTLB-LOAD-MISSES + exclusive    |
|                                       |         |           |   access                              |
| perf::DTLB-LOAD-MISSES:mg=0           |   CPU   |   true    | perf::DTLB-LOAD-MISSES + monitor      |
|                                       |         |           |   guest execution                     |
| perf::DTLB-LOAD-MISSES:mh=0           |   CPU   |   true    | perf::DTLB-LOAD-MISSES + monitor      |
|                                       |         |           |   host execution                      |
| perf::DTLB-LOAD-MISSES:cpu=0          |   CPU   |   true    | perf::DTLB-LOAD-MISSES + CPU to       |
|                                       |         |           |   program                             |
| perf::DTLB-LOAD-MISSES:pinned=0       |   CPU   |   true    | perf::DTLB-LOAD-MISSES + pin event    |
|                                       |         |           |   to counters                         |
| perf::DTLB-STORES                     |   CPU   |   true    | Data TLB store accesses               |
| perf::DTLB-STORES:u=0                 |   CPU   |   true    | perf::DTLB-STORES + monitor at user   |
|                                       |         |           |   level                               |
| perf::DTLB-STORES:k=0                 |   CPU   |   true    | perf::DTLB-STORES + monitor at        |
|                                       |         |           |   kernel level                        |
| perf::DTLB-STORES:period=0            |   CPU   |   true    | perf::DTLB-STORES + sampling period   |
| perf::DTLB-STORES:freq=0              |   CPU   |   true    | perf::DTLB-STORES + sampling          |
|                                       |         |           |   frequency (Hz)                      |
| perf::DTLB-STORES:precise=0           |   CPU   |   true    | perf::DTLB-STORES + precise event     |
|                                       |         |           |   sampling                            |
| perf::DTLB-STORES:excl=0              |   CPU   |   true    | perf::DTLB-STORES + exclusive access  |
| perf::DTLB-STORES:mg=0                |   CPU   |   true    | perf::DTLB-STORES + monitor guest     |
|                                       |         |           |   execution                           |
| perf::DTLB-STORES:mh=0                |   CPU   |   true    | perf::DTLB-STORES + monitor host      |
|                                       |         |           |   execution                           |
| perf::DTLB-STORES:cpu=0               |   CPU   |   true    | perf::DTLB-STORES + CPU to program    |
| perf::DTLB-STORES:pinned=0            |   CPU   |   true    | perf::DTLB-STORES + pin event to      |
|                                       |         |           |   counters                            |
| perf::DTLB-STORE-MISSES               |   CPU   |   true    | Data TLB store misses                 |
| perf::DTLB-STORE-MISSES:u=0           |   CPU   |   true    | perf::DTLB-STORE-MISSES + monitor     |
|                                       |         |           |   at user level                       |
| perf::DTLB-STORE-MISSES:k=0           |   CPU   |   true    | perf::DTLB-STORE-MISSES + monitor     |
|                                       |         |           |   at kernel level                     |
| perf::DTLB-STORE-MISSES:period=0      |   CPU   |   true    | perf::DTLB-STORE-MISSES + sampling    |
|                                       |         |           |   period                              |
| perf::DTLB-STORE-MISSES:freq=0        |   CPU   |   true    | perf::DTLB-STORE-MISSES + sampling    |
|                                       |         |           |   frequency (Hz)                      |
| perf::DTLB-STORE-MISSES:precise=0     |   CPU   |   true    | perf::DTLB-STORE-MISSES + precise     |
|                                       |         |           |   event sampling                      |
| perf::DTLB-STORE-MISSES:excl=0        |   CPU   |   true    | perf::DTLB-STORE-MISSES + exclusive   |
|                                       |         |           |   access                              |
| perf::DTLB-STORE-MISSES:mg=0          |   CPU   |   true    | perf::DTLB-STORE-MISSES + monitor     |
|                                       |         |           |   guest execution                     |
| perf::DTLB-STORE-MISSES:mh=0          |   CPU   |   true    | perf::DTLB-STORE-MISSES + monitor     |
|                                       |         |           |   host execution                      |
| perf::DTLB-STORE-MISSES:cpu=0         |   CPU   |   true    | perf::DTLB-STORE-MISSES + CPU to      |
|                                       |         |           |   program                             |
| perf::DTLB-STORE-MISSES:pinned=0      |   CPU   |   true    | perf::DTLB-STORE-MISSES + pin event   |
|                                       |         |           |   to counters                         |
| perf::DTLB-PREFETCHES                 |   CPU   |   true    | Data TLB prefetch accesses            |
| perf::DTLB-PREFETCHES:u=0             |   CPU   |   true    | perf::DTLB-PREFETCHES + monitor at    |
|                                       |         |           |   user level                          |
| perf::DTLB-PREFETCHES:k=0             |   CPU   |   true    | perf::DTLB-PREFETCHES + monitor at    |
|                                       |         |           |   kernel level                        |
| perf::DTLB-PREFETCHES:period=0        |   CPU   |   true    | perf::DTLB-PREFETCHES + sampling      |
|                                       |         |           |   period                              |
| perf::DTLB-PREFETCHES:freq=0          |   CPU   |   true    | perf::DTLB-PREFETCHES + sampling      |
|                                       |         |           |   frequency (Hz)                      |
| perf::DTLB-PREFETCHES:precise=0       |   CPU   |   true    | perf::DTLB-PREFETCHES + precise       |
|                                       |         |           |   event sampling                      |
| perf::DTLB-PREFETCHES:excl=0          |   CPU   |   true    | perf::DTLB-PREFETCHES + exclusive     |
|                                       |         |           |   access                              |
| perf::DTLB-PREFETCHES:mg=0            |   CPU   |   true    | perf::DTLB-PREFETCHES + monitor       |
|                                       |         |           |   guest execution                     |
| perf::DTLB-PREFETCHES:mh=0            |   CPU   |   true    | perf::DTLB-PREFETCHES + monitor       |
|                                       |         |           |   host execution                      |
| perf::DTLB-PREFETCHES:cpu=0           |   CPU   |   true    | perf::DTLB-PREFETCHES + CPU to        |
|                                       |         |           |   program                             |
| perf::DTLB-PREFETCHES:pinned=0        |   CPU   |   true    | perf::DTLB-PREFETCHES + pin event     |
|                                       |         |           |   to counters                         |
| perf::DTLB-PREFETCH-MISSES            |   CPU   |   true    | Data TLB prefetch misses              |
| perf::DTLB-PREFETCH-MISSES:u=0        |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES +          |
|                                       |         |           |   monitor at user level               |
| perf::DTLB-PREFETCH-MISSES:k=0        |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES +          |
|                                       |         |           |   monitor at kernel level             |
| perf::DTLB-PREFETCH-MISSES:period=0   |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES +          |
|                                       |         |           |   sampling period                     |
| perf::DTLB-PREFETCH-MISSES:freq=0     |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES +          |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::DTLB-PREFETCH-MISSES:precise=0  |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES +          |
|                                       |         |           |   precise event sampling              |
| perf::DTLB-PREFETCH-MISSES:excl=0     |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES +          |
|                                       |         |           |   exclusive access                    |
| perf::DTLB-PREFETCH-MISSES:mg=0       |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES +          |
|                                       |         |           |   monitor guest execution             |
| perf::DTLB-PREFETCH-MISSES:mh=0       |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES +          |
|                                       |         |           |   monitor host execution              |
| perf::DTLB-PREFETCH-MISSES:cpu=0      |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES + CPU to   |
|                                       |         |           |   program                             |
| perf::DTLB-PREFETCH-MISSES:pinned=0   |   CPU   |   true    | perf::DTLB-PREFETCH-MISSES + pin      |
|                                       |         |           |   event to counters                   |
| perf::PERF_COUNT_HW_CACHE_ITLB        |   CPU   |   true    | Instruction Translation Lookaside     |
|                                       |         |           |   Buffer                              |
| perf::PERF_COUNT_HW_CACHE_ITLB:READ   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   read access                         |
| perf::PERF_COUNT_HW_CACHE_ITLB:ACCESS |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   hit access                          |
| perf::PERF_COUNT_HW_CACHE_ITLB:MISS   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   miss access                         |
| perf::PERF_COUNT_HW_CACHE_ITLB:u=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_CACHE_ITLB:k=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_CACHE_ITLB:per... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_CACHE_ITLB:freq=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_CACHE_ITLB:pre... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_CACHE_ITLB:excl=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_CACHE_ITLB:mg=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_CACHE_ITLB:mh=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_CACHE_ITLB:cpu=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_HW_CACHE_ITLB:pin... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_ITLB +      |
|                                       |         |           |   pin event to counters               |
| perf::ITLB-LOADS                      |   CPU   |   true    | Instruction TLB load accesses         |
| perf::ITLB-LOADS:u=0                  |   CPU   |   true    | perf::ITLB-LOADS + monitor at user    |
|                                       |         |           |   level                               |
| perf::ITLB-LOADS:k=0                  |   CPU   |   true    | perf::ITLB-LOADS + monitor at         |
|                                       |         |           |   kernel level                        |
| perf::ITLB-LOADS:period=0             |   CPU   |   true    | perf::ITLB-LOADS + sampling period    |
| perf::ITLB-LOADS:freq=0               |   CPU   |   true    | perf::ITLB-LOADS + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| perf::ITLB-LOADS:precise=0            |   CPU   |   true    | perf::ITLB-LOADS + precise event      |
|                                       |         |           |   sampling                            |
| perf::ITLB-LOADS:excl=0               |   CPU   |   true    | perf::ITLB-LOADS + exclusive access   |
| perf::ITLB-LOADS:mg=0                 |   CPU   |   true    | perf::ITLB-LOADS + monitor guest      |
|                                       |         |           |   execution                           |
| perf::ITLB-LOADS:mh=0                 |   CPU   |   true    | perf::ITLB-LOADS + monitor host       |
|                                       |         |           |   execution                           |
| perf::ITLB-LOADS:cpu=0                |   CPU   |   true    | perf::ITLB-LOADS + CPU to program     |
| perf::ITLB-LOADS:pinned=0             |   CPU   |   true    | perf::ITLB-LOADS + pin event to       |
|                                       |         |           |   counters                            |
| perf::ITLB-LOAD-MISSES                |   CPU   |   true    | Instruction TLB load misses           |
| perf::ITLB-LOAD-MISSES:u=0            |   CPU   |   true    | perf::ITLB-LOAD-MISSES + monitor at   |
|                                       |         |           |   user level                          |
| perf::ITLB-LOAD-MISSES:k=0            |   CPU   |   true    | perf::ITLB-LOAD-MISSES + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::ITLB-LOAD-MISSES:period=0       |   CPU   |   true    | perf::ITLB-LOAD-MISSES + sampling     |
|                                       |         |           |   period                              |
| perf::ITLB-LOAD-MISSES:freq=0         |   CPU   |   true    | perf::ITLB-LOAD-MISSES + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::ITLB-LOAD-MISSES:precise=0      |   CPU   |   true    | perf::ITLB-LOAD-MISSES + precise      |
|                                       |         |           |   event sampling                      |
| perf::ITLB-LOAD-MISSES:excl=0         |   CPU   |   true    | perf::ITLB-LOAD-MISSES + exclusive    |
|                                       |         |           |   access                              |
| perf::ITLB-LOAD-MISSES:mg=0           |   CPU   |   true    | perf::ITLB-LOAD-MISSES + monitor      |
|                                       |         |           |   guest execution                     |
| perf::ITLB-LOAD-MISSES:mh=0           |   CPU   |   true    | perf::ITLB-LOAD-MISSES + monitor      |
|                                       |         |           |   host execution                      |
| perf::ITLB-LOAD-MISSES:cpu=0          |   CPU   |   true    | perf::ITLB-LOAD-MISSES + CPU to       |
|                                       |         |           |   program                             |
| perf::ITLB-LOAD-MISSES:pinned=0       |   CPU   |   true    | perf::ITLB-LOAD-MISSES + pin event    |
|                                       |         |           |   to counters                         |
| perf::PERF_COUNT_HW_CACHE_BPU         |   CPU   |   true    | Branch Prediction Unit                |
| perf::PERF_COUNT_HW_CACHE_BPU:READ    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   read access                         |
| perf::PERF_COUNT_HW_CACHE_BPU:ACCESS  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU + hit   |
|                                       |         |           |   access                              |
| perf::PERF_COUNT_HW_CACHE_BPU:MISS    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   miss access                         |
| perf::PERF_COUNT_HW_CACHE_BPU:u=0     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_CACHE_BPU:k=0     |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_CACHE_BPU:peri... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_CACHE_BPU:freq=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_CACHE_BPU:prec... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_CACHE_BPU:excl=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_CACHE_BPU:mg=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_CACHE_BPU:mh=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU +       |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_CACHE_BPU:cpu=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU + CPU   |
|                                       |         |           |   to program                          |
| perf::PERF_COUNT_HW_CACHE_BPU:pinn... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_BPU + pin   |
|                                       |         |           |   event to counters                   |
| perf::BRANCH-LOADS                    |   CPU   |   true    | Branch  load accesses                 |
| perf::BRANCH-LOADS:u=0                |   CPU   |   true    | perf::BRANCH-LOADS + monitor at       |
|                                       |         |           |   user level                          |
| perf::BRANCH-LOADS:k=0                |   CPU   |   true    | perf::BRANCH-LOADS + monitor at       |
|                                       |         |           |   kernel level                        |
| perf::BRANCH-LOADS:period=0           |   CPU   |   true    | perf::BRANCH-LOADS + sampling period  |
| perf::BRANCH-LOADS:freq=0             |   CPU   |   true    | perf::BRANCH-LOADS + sampling         |
|                                       |         |           |   frequency (Hz)                      |
| perf::BRANCH-LOADS:precise=0          |   CPU   |   true    | perf::BRANCH-LOADS + precise event    |
|                                       |         |           |   sampling                            |
| perf::BRANCH-LOADS:excl=0             |   CPU   |   true    | perf::BRANCH-LOADS + exclusive access |
| perf::BRANCH-LOADS:mg=0               |   CPU   |   true    | perf::BRANCH-LOADS + monitor guest    |
|                                       |         |           |   execution                           |
| perf::BRANCH-LOADS:mh=0               |   CPU   |   true    | perf::BRANCH-LOADS + monitor host     |
|                                       |         |           |   execution                           |
| perf::BRANCH-LOADS:cpu=0              |   CPU   |   true    | perf::BRANCH-LOADS + CPU to program   |
| perf::BRANCH-LOADS:pinned=0           |   CPU   |   true    | perf::BRANCH-LOADS + pin event to     |
|                                       |         |           |   counters                            |
| perf::BRANCH-LOAD-MISSES              |   CPU   |   true    | Branch  load misses                   |
| perf::BRANCH-LOAD-MISSES:u=0          |   CPU   |   true    | perf::BRANCH-LOAD-MISSES + monitor    |
|                                       |         |           |   at user level                       |
| perf::BRANCH-LOAD-MISSES:k=0          |   CPU   |   true    | perf::BRANCH-LOAD-MISSES + monitor    |
|                                       |         |           |   at kernel level                     |
| perf::BRANCH-LOAD-MISSES:period=0     |   CPU   |   true    | perf::BRANCH-LOAD-MISSES + sampling   |
|                                       |         |           |   period                              |
| perf::BRANCH-LOAD-MISSES:freq=0       |   CPU   |   true    | perf::BRANCH-LOAD-MISSES + sampling   |
|                                       |         |           |   frequency (Hz)                      |
| perf::BRANCH-LOAD-MISSES:precise=0    |   CPU   |   true    | perf::BRANCH-LOAD-MISSES + precise    |
|                                       |         |           |   event sampling                      |
| perf::BRANCH-LOAD-MISSES:excl=0       |   CPU   |   true    | perf::BRANCH-LOAD-MISSES +            |
|                                       |         |           |   exclusive access                    |
| perf::BRANCH-LOAD-MISSES:mg=0         |   CPU   |   true    | perf::BRANCH-LOAD-MISSES + monitor    |
|                                       |         |           |   guest execution                     |
| perf::BRANCH-LOAD-MISSES:mh=0         |   CPU   |   true    | perf::BRANCH-LOAD-MISSES + monitor    |
|                                       |         |           |   host execution                      |
| perf::BRANCH-LOAD-MISSES:cpu=0        |   CPU   |   true    | perf::BRANCH-LOAD-MISSES + CPU to     |
|                                       |         |           |   program                             |
| perf::BRANCH-LOAD-MISSES:pinned=0     |   CPU   |   true    | perf::BRANCH-LOAD-MISSES + pin        |
|                                       |         |           |   event to counters                   |
| perf::PERF_COUNT_HW_CACHE_NODE        |   CPU   |   true    | Node memory access                    |
| perf::PERF_COUNT_HW_CACHE_NODE:READ   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   read access                         |
| perf::PERF_COUNT_HW_CACHE_NODE:WRITE  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   write access                        |
| perf::PERF_COUNT_HW_CACHE_NODE:PRE... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   prefetch access                     |
| perf::PERF_COUNT_HW_CACHE_NODE:ACCESS |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   hit access                          |
| perf::PERF_COUNT_HW_CACHE_NODE:MISS   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   miss access                         |
| perf::PERF_COUNT_HW_CACHE_NODE:u=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   monitor at user level               |
| perf::PERF_COUNT_HW_CACHE_NODE:k=0    |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   monitor at kernel level             |
| perf::PERF_COUNT_HW_CACHE_NODE:per... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   sampling period                     |
| perf::PERF_COUNT_HW_CACHE_NODE:freq=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::PERF_COUNT_HW_CACHE_NODE:pre... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   precise event sampling              |
| perf::PERF_COUNT_HW_CACHE_NODE:excl=0 |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   exclusive access                    |
| perf::PERF_COUNT_HW_CACHE_NODE:mg=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   monitor guest execution             |
| perf::PERF_COUNT_HW_CACHE_NODE:mh=0   |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   monitor host execution              |
| perf::PERF_COUNT_HW_CACHE_NODE:cpu=0  |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   CPU to program                      |
| perf::PERF_COUNT_HW_CACHE_NODE:pin... |   CPU   |   true    | perf::PERF_COUNT_HW_CACHE_NODE +      |
|                                       |         |           |   pin event to counters               |
| perf::NODE-LOADS                      |   CPU   |   true    | Node  load accesses                   |
| perf::NODE-LOADS:u=0                  |   CPU   |   true    | perf::NODE-LOADS + monitor at user    |
|                                       |         |           |   level                               |
| perf::NODE-LOADS:k=0                  |   CPU   |   true    | perf::NODE-LOADS + monitor at         |
|                                       |         |           |   kernel level                        |
| perf::NODE-LOADS:period=0             |   CPU   |   true    | perf::NODE-LOADS + sampling period    |
| perf::NODE-LOADS:freq=0               |   CPU   |   true    | perf::NODE-LOADS + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| perf::NODE-LOADS:precise=0            |   CPU   |   true    | perf::NODE-LOADS + precise event      |
|                                       |         |           |   sampling                            |
| perf::NODE-LOADS:excl=0               |   CPU   |   true    | perf::NODE-LOADS + exclusive access   |
| perf::NODE-LOADS:mg=0                 |   CPU   |   true    | perf::NODE-LOADS + monitor guest      |
|                                       |         |           |   execution                           |
| perf::NODE-LOADS:mh=0                 |   CPU   |   true    | perf::NODE-LOADS + monitor host       |
|                                       |         |           |   execution                           |
| perf::NODE-LOADS:cpu=0                |   CPU   |   true    | perf::NODE-LOADS + CPU to program     |
| perf::NODE-LOADS:pinned=0             |   CPU   |   true    | perf::NODE-LOADS + pin event to       |
|                                       |         |           |   counters                            |
| perf::NODE-LOAD-MISSES                |   CPU   |   true    | Node  load misses                     |
| perf::NODE-LOAD-MISSES:u=0            |   CPU   |   true    | perf::NODE-LOAD-MISSES + monitor at   |
|                                       |         |           |   user level                          |
| perf::NODE-LOAD-MISSES:k=0            |   CPU   |   true    | perf::NODE-LOAD-MISSES + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::NODE-LOAD-MISSES:period=0       |   CPU   |   true    | perf::NODE-LOAD-MISSES + sampling     |
|                                       |         |           |   period                              |
| perf::NODE-LOAD-MISSES:freq=0         |   CPU   |   true    | perf::NODE-LOAD-MISSES + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::NODE-LOAD-MISSES:precise=0      |   CPU   |   true    | perf::NODE-LOAD-MISSES + precise      |
|                                       |         |           |   event sampling                      |
| perf::NODE-LOAD-MISSES:excl=0         |   CPU   |   true    | perf::NODE-LOAD-MISSES + exclusive    |
|                                       |         |           |   access                              |
| perf::NODE-LOAD-MISSES:mg=0           |   CPU   |   true    | perf::NODE-LOAD-MISSES + monitor      |
|                                       |         |           |   guest execution                     |
| perf::NODE-LOAD-MISSES:mh=0           |   CPU   |   true    | perf::NODE-LOAD-MISSES + monitor      |
|                                       |         |           |   host execution                      |
| perf::NODE-LOAD-MISSES:cpu=0          |   CPU   |   true    | perf::NODE-LOAD-MISSES + CPU to       |
|                                       |         |           |   program                             |
| perf::NODE-LOAD-MISSES:pinned=0       |   CPU   |   true    | perf::NODE-LOAD-MISSES + pin event    |
|                                       |         |           |   to counters                         |
| perf::NODE-STORES                     |   CPU   |   true    | Node  store accesses                  |
| perf::NODE-STORES:u=0                 |   CPU   |   true    | perf::NODE-STORES + monitor at user   |
|                                       |         |           |   level                               |
| perf::NODE-STORES:k=0                 |   CPU   |   true    | perf::NODE-STORES + monitor at        |
|                                       |         |           |   kernel level                        |
| perf::NODE-STORES:period=0            |   CPU   |   true    | perf::NODE-STORES + sampling period   |
| perf::NODE-STORES:freq=0              |   CPU   |   true    | perf::NODE-STORES + sampling          |
|                                       |         |           |   frequency (Hz)                      |
| perf::NODE-STORES:precise=0           |   CPU   |   true    | perf::NODE-STORES + precise event     |
|                                       |         |           |   sampling                            |
| perf::NODE-STORES:excl=0              |   CPU   |   true    | perf::NODE-STORES + exclusive access  |
| perf::NODE-STORES:mg=0                |   CPU   |   true    | perf::NODE-STORES + monitor guest     |
|                                       |         |           |   execution                           |
| perf::NODE-STORES:mh=0                |   CPU   |   true    | perf::NODE-STORES + monitor host      |
|                                       |         |           |   execution                           |
| perf::NODE-STORES:cpu=0               |   CPU   |   true    | perf::NODE-STORES + CPU to program    |
| perf::NODE-STORES:pinned=0            |   CPU   |   true    | perf::NODE-STORES + pin event to      |
|                                       |         |           |   counters                            |
| perf::NODE-STORE-MISSES               |   CPU   |   true    | Node  store misses                    |
| perf::NODE-STORE-MISSES:u=0           |   CPU   |   true    | perf::NODE-STORE-MISSES + monitor     |
|                                       |         |           |   at user level                       |
| perf::NODE-STORE-MISSES:k=0           |   CPU   |   true    | perf::NODE-STORE-MISSES + monitor     |
|                                       |         |           |   at kernel level                     |
| perf::NODE-STORE-MISSES:period=0      |   CPU   |   true    | perf::NODE-STORE-MISSES + sampling    |
|                                       |         |           |   period                              |
| perf::NODE-STORE-MISSES:freq=0        |   CPU   |   true    | perf::NODE-STORE-MISSES + sampling    |
|                                       |         |           |   frequency (Hz)                      |
| perf::NODE-STORE-MISSES:precise=0     |   CPU   |   true    | perf::NODE-STORE-MISSES + precise     |
|                                       |         |           |   event sampling                      |
| perf::NODE-STORE-MISSES:excl=0        |   CPU   |   true    | perf::NODE-STORE-MISSES + exclusive   |
|                                       |         |           |   access                              |
| perf::NODE-STORE-MISSES:mg=0          |   CPU   |   true    | perf::NODE-STORE-MISSES + monitor     |
|                                       |         |           |   guest execution                     |
| perf::NODE-STORE-MISSES:mh=0          |   CPU   |   true    | perf::NODE-STORE-MISSES + monitor     |
|                                       |         |           |   host execution                      |
| perf::NODE-STORE-MISSES:cpu=0         |   CPU   |   true    | perf::NODE-STORE-MISSES + CPU to      |
|                                       |         |           |   program                             |
| perf::NODE-STORE-MISSES:pinned=0      |   CPU   |   true    | perf::NODE-STORE-MISSES + pin event   |
|                                       |         |           |   to counters                         |
| perf::NODE-PREFETCHES                 |   CPU   |   true    | Node  prefetch accesses               |
| perf::NODE-PREFETCHES:u=0             |   CPU   |   true    | perf::NODE-PREFETCHES + monitor at    |
|                                       |         |           |   user level                          |
| perf::NODE-PREFETCHES:k=0             |   CPU   |   true    | perf::NODE-PREFETCHES + monitor at    |
|                                       |         |           |   kernel level                        |
| perf::NODE-PREFETCHES:period=0        |   CPU   |   true    | perf::NODE-PREFETCHES + sampling      |
|                                       |         |           |   period                              |
| perf::NODE-PREFETCHES:freq=0          |   CPU   |   true    | perf::NODE-PREFETCHES + sampling      |
|                                       |         |           |   frequency (Hz)                      |
| perf::NODE-PREFETCHES:precise=0       |   CPU   |   true    | perf::NODE-PREFETCHES + precise       |
|                                       |         |           |   event sampling                      |
| perf::NODE-PREFETCHES:excl=0          |   CPU   |   true    | perf::NODE-PREFETCHES + exclusive     |
|                                       |         |           |   access                              |
| perf::NODE-PREFETCHES:mg=0            |   CPU   |   true    | perf::NODE-PREFETCHES + monitor       |
|                                       |         |           |   guest execution                     |
| perf::NODE-PREFETCHES:mh=0            |   CPU   |   true    | perf::NODE-PREFETCHES + monitor       |
|                                       |         |           |   host execution                      |
| perf::NODE-PREFETCHES:cpu=0           |   CPU   |   true    | perf::NODE-PREFETCHES + CPU to        |
|                                       |         |           |   program                             |
| perf::NODE-PREFETCHES:pinned=0        |   CPU   |   true    | perf::NODE-PREFETCHES + pin event     |
|                                       |         |           |   to counters                         |
| perf::NODE-PREFETCH-MISSES            |   CPU   |   true    | Node  prefetch misses                 |
| perf::NODE-PREFETCH-MISSES:u=0        |   CPU   |   true    | perf::NODE-PREFETCH-MISSES +          |
|                                       |         |           |   monitor at user level               |
| perf::NODE-PREFETCH-MISSES:k=0        |   CPU   |   true    | perf::NODE-PREFETCH-MISSES +          |
|                                       |         |           |   monitor at kernel level             |
| perf::NODE-PREFETCH-MISSES:period=0   |   CPU   |   true    | perf::NODE-PREFETCH-MISSES +          |
|                                       |         |           |   sampling period                     |
| perf::NODE-PREFETCH-MISSES:freq=0     |   CPU   |   true    | perf::NODE-PREFETCH-MISSES +          |
|                                       |         |           |   sampling frequency (Hz)             |
| perf::NODE-PREFETCH-MISSES:precise=0  |   CPU   |   true    | perf::NODE-PREFETCH-MISSES +          |
|                                       |         |           |   precise event sampling              |
| perf::NODE-PREFETCH-MISSES:excl=0     |   CPU   |   true    | perf::NODE-PREFETCH-MISSES +          |
|                                       |         |           |   exclusive access                    |
| perf::NODE-PREFETCH-MISSES:mg=0       |   CPU   |   true    | perf::NODE-PREFETCH-MISSES +          |
|                                       |         |           |   monitor guest execution             |
| perf::NODE-PREFETCH-MISSES:mh=0       |   CPU   |   true    | perf::NODE-PREFETCH-MISSES +          |
|                                       |         |           |   monitor host execution              |
| perf::NODE-PREFETCH-MISSES:cpu=0      |   CPU   |   true    | perf::NODE-PREFETCH-MISSES + CPU to   |
|                                       |         |           |   program                             |
| perf::NODE-PREFETCH-MISSES:pinned=0   |   CPU   |   true    | perf::NODE-PREFETCH-MISSES + pin      |
|                                       |         |           |   event to counters                   |
| perf::slots                           |   CPU   |   true    | issue slots per logical CPU (used     |
|                                       |         |           |   for topdown toplevel computation,   |
|                                       |         |           |   must be first event in the group)   |
| perf::slots:u=0                       |   CPU   |   true    | perf::slots + monitor at user level   |
| perf::slots:k=0                       |   CPU   |   true    | perf::slots + monitor at kernel level |
| perf::slots:period=0                  |   CPU   |   true    | perf::slots + sampling period         |
| perf::slots:freq=0                    |   CPU   |   true    | perf::slots + sampling frequency (Hz) |
| perf::slots:excl=0                    |   CPU   |   true    | perf::slots + exclusive access        |
| perf::slots:mg=0                      |   CPU   |   true    | perf::slots + monitor guest execution |
| perf::slots:mh=0                      |   CPU   |   true    | perf::slots + monitor host execution  |
| perf::slots:cpu=0                     |   CPU   |   true    | perf::slots + CPU to program          |
| perf::slots:pinned=0                  |   CPU   |   true    | perf::slots + pin event to counters   |
| perf::topdown-retiring                |   CPU   |   true    | topdown useful slots retiring uops    |
|                                       |         |           |   (must be used in a group with the   |
|                                       |         |           |   other topdown- events with slots    |
|                                       |         |           |   as leader)                          |
| perf::topdown-retiring:u=0            |   CPU   |   true    | perf::topdown-retiring + monitor at   |
|                                       |         |           |   user level                          |
| perf::topdown-retiring:k=0            |   CPU   |   true    | perf::topdown-retiring + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::topdown-retiring:period=0       |   CPU   |   true    | perf::topdown-retiring + sampling     |
|                                       |         |           |   period                              |
| perf::topdown-retiring:freq=0         |   CPU   |   true    | perf::topdown-retiring + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::topdown-retiring:excl=0         |   CPU   |   true    | perf::topdown-retiring + exclusive    |
|                                       |         |           |   access                              |
| perf::topdown-retiring:mg=0           |   CPU   |   true    | perf::topdown-retiring + monitor      |
|                                       |         |           |   guest execution                     |
| perf::topdown-retiring:mh=0           |   CPU   |   true    | perf::topdown-retiring + monitor      |
|                                       |         |           |   host execution                      |
| perf::topdown-retiring:cpu=0          |   CPU   |   true    | perf::topdown-retiring + CPU to       |
|                                       |         |           |   program                             |
| perf::topdown-retiring:pinned=0       |   CPU   |   true    | perf::topdown-retiring + pin event    |
|                                       |         |           |   to counters                         |
| perf::topdown-bad-spec                |   CPU   |   true    | topdown wasted slots due to bad       |
|                                       |         |           |   speculation (must be used in a      |
|                                       |         |           |   group with the other topdown-       |
|                                       |         |           |   events with slots as leader)        |
| perf::topdown-bad-spec:u=0            |   CPU   |   true    | perf::topdown-bad-spec + monitor at   |
|                                       |         |           |   user level                          |
| perf::topdown-bad-spec:k=0            |   CPU   |   true    | perf::topdown-bad-spec + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::topdown-bad-spec:period=0       |   CPU   |   true    | perf::topdown-bad-spec + sampling     |
|                                       |         |           |   period                              |
| perf::topdown-bad-spec:freq=0         |   CPU   |   true    | perf::topdown-bad-spec + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::topdown-bad-spec:excl=0         |   CPU   |   true    | perf::topdown-bad-spec + exclusive    |
|                                       |         |           |   access                              |
| perf::topdown-bad-spec:mg=0           |   CPU   |   true    | perf::topdown-bad-spec + monitor      |
|                                       |         |           |   guest execution                     |
| perf::topdown-bad-spec:mh=0           |   CPU   |   true    | perf::topdown-bad-spec + monitor      |
|                                       |         |           |   host execution                      |
| perf::topdown-bad-spec:cpu=0          |   CPU   |   true    | perf::topdown-bad-spec + CPU to       |
|                                       |         |           |   program                             |
| perf::topdown-bad-spec:pinned=0       |   CPU   |   true    | perf::topdown-bad-spec + pin event    |
|                                       |         |           |   to counters                         |
| perf::topdown-fe-bound                |   CPU   |   true    | topdown wasted slots due to           |
|                                       |         |           |   frontend (must be used in a group   |
|                                       |         |           |   with the other topdown- events      |
|                                       |         |           |   with slots as leader)               |
| perf::topdown-fe-bound:u=0            |   CPU   |   true    | perf::topdown-fe-bound + monitor at   |
|                                       |         |           |   user level                          |
| perf::topdown-fe-bound:k=0            |   CPU   |   true    | perf::topdown-fe-bound + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::topdown-fe-bound:period=0       |   CPU   |   true    | perf::topdown-fe-bound + sampling     |
|                                       |         |           |   period                              |
| perf::topdown-fe-bound:freq=0         |   CPU   |   true    | perf::topdown-fe-bound + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::topdown-fe-bound:excl=0         |   CPU   |   true    | perf::topdown-fe-bound + exclusive    |
|                                       |         |           |   access                              |
| perf::topdown-fe-bound:mg=0           |   CPU   |   true    | perf::topdown-fe-bound + monitor      |
|                                       |         |           |   guest execution                     |
| perf::topdown-fe-bound:mh=0           |   CPU   |   true    | perf::topdown-fe-bound + monitor      |
|                                       |         |           |   host execution                      |
| perf::topdown-fe-bound:cpu=0          |   CPU   |   true    | perf::topdown-fe-bound + CPU to       |
|                                       |         |           |   program                             |
| perf::topdown-fe-bound:pinned=0       |   CPU   |   true    | perf::topdown-fe-bound + pin event    |
|                                       |         |           |   to counters                         |
| perf::topdown-be-bound                |   CPU   |   true    | topdown wasted slots due to backend   |
|                                       |         |           |   (must be used in a group with the   |
|                                       |         |           |   other topdown- events with slots    |
|                                       |         |           |   as leader)                          |
| perf::topdown-be-bound:u=0            |   CPU   |   true    | perf::topdown-be-bound + monitor at   |
|                                       |         |           |   user level                          |
| perf::topdown-be-bound:k=0            |   CPU   |   true    | perf::topdown-be-bound + monitor at   |
|                                       |         |           |   kernel level                        |
| perf::topdown-be-bound:period=0       |   CPU   |   true    | perf::topdown-be-bound + sampling     |
|                                       |         |           |   period                              |
| perf::topdown-be-bound:freq=0         |   CPU   |   true    | perf::topdown-be-bound + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| perf::topdown-be-bound:excl=0         |   CPU   |   true    | perf::topdown-be-bound + exclusive    |
|                                       |         |           |   access                              |
| perf::topdown-be-bound:mg=0           |   CPU   |   true    | perf::topdown-be-bound + monitor      |
|                                       |         |           |   guest execution                     |
| perf::topdown-be-bound:mh=0           |   CPU   |   true    | perf::topdown-be-bound + monitor      |
|                                       |         |           |   host execution                      |
| perf::topdown-be-bound:cpu=0          |   CPU   |   true    | perf::topdown-be-bound + CPU to       |
|                                       |         |           |   program                             |
| perf::topdown-be-bound:pinned=0       |   CPU   |   true    | perf::topdown-be-bound + pin event    |
|                                       |         |           |   to counters                         |
| perf_raw::r0000                       |   CPU   |   true    | perf_events raw event syntax:         |
|                                       |         |           |   r[0-9a-fA-F]+                       |
| perf_raw::r0000:u=0                   |   CPU   |   true    | perf_raw::r0000 + monitor at user     |
|                                       |         |           |   level                               |
| perf_raw::r0000:k=0                   |   CPU   |   true    | perf_raw::r0000 + monitor at kernel   |
|                                       |         |           |   level                               |
| perf_raw::r0000:h=0                   |   CPU   |   true    | perf_raw::r0000 + monitor at          |
|                                       |         |           |   hypervisor level                    |
| perf_raw::r0000:period=0              |   CPU   |   true    | perf_raw::r0000 + sampling period     |
| perf_raw::r0000:freq=0                |   CPU   |   true    | perf_raw::r0000 + sampling            |
|                                       |         |           |   frequency (Hz)                      |
| perf_raw::r0000:precise=0             |   CPU   |   true    | perf_raw::r0000 + precise event       |
|                                       |         |           |   sampling                            |
| perf_raw::r0000:excl=0                |   CPU   |   true    | perf_raw::r0000 + exclusive access    |
| perf_raw::r0000:mg=0                  |   CPU   |   true    | perf_raw::r0000 + monitor guest       |
|                                       |         |           |   execution                           |
| perf_raw::r0000:mh=0                  |   CPU   |   true    | perf_raw::r0000 + monitor host        |
|                                       |         |           |   execution                           |
| perf_raw::r0000:cpu=0                 |   CPU   |   true    | perf_raw::r0000 + CPU to program      |
| perf_raw::r0000:pinned=0              |   CPU   |   true    | perf_raw::r0000 + pin event to        |
|                                       |         |           |   counters                            |
| perf_raw::r0000:hw_smpl=0             |   CPU   |   true    | perf_raw::r0000 + enable hardware     |
|                                       |         |           |   sampling                            |
| UNHALTED_CORE_CYCLES                  |   CPU   |   true    | Count core clock cycles whenever      |
|                                       |         |           |   the clock signal on the specific    |
|                                       |         |           |   core is running (not halted)        |
| UNHALTED_CORE_CYCLES:e=0              |   CPU   |   true    | UNHALTED_CORE_CYCLES + edge level     |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| UNHALTED_CORE_CYCLES:i=0              |   CPU   |   true    | UNHALTED_CORE_CYCLES + invert         |
| UNHALTED_CORE_CYCLES:c=0              |   CPU   |   true    | UNHALTED_CORE_CYCLES + counter-mask   |
|                                       |         |           |   in range [0-255]                    |
| UNHALTED_CORE_CYCLES:u=0              |   CPU   |   true    | UNHALTED_CORE_CYCLES + monitor at     |
|                                       |         |           |   user level                          |
| UNHALTED_CORE_CYCLES:k=0              |   CPU   |   true    | UNHALTED_CORE_CYCLES + monitor at     |
|                                       |         |           |   kernel level                        |
| UNHALTED_CORE_CYCLES:period=0         |   CPU   |   true    | UNHALTED_CORE_CYCLES + sampling       |
|                                       |         |           |   period                              |
| UNHALTED_CORE_CYCLES:freq=0           |   CPU   |   true    | UNHALTED_CORE_CYCLES + sampling       |
|                                       |         |           |   frequency (Hz)                      |
| UNHALTED_CORE_CYCLES:excl=0           |   CPU   |   true    | UNHALTED_CORE_CYCLES + exclusive      |
|                                       |         |           |   access                              |
| UNHALTED_CORE_CYCLES:mg=0             |   CPU   |   true    | UNHALTED_CORE_CYCLES + monitor        |
|                                       |         |           |   guest execution                     |
| UNHALTED_CORE_CYCLES:mh=0             |   CPU   |   true    | UNHALTED_CORE_CYCLES + monitor host   |
|                                       |         |           |   execution                           |
| UNHALTED_CORE_CYCLES:cpu=0            |   CPU   |   true    | UNHALTED_CORE_CYCLES + CPU to program |
| UNHALTED_CORE_CYCLES:pinned=0         |   CPU   |   true    | UNHALTED_CORE_CYCLES + pin event to   |
|                                       |         |           |   counters                            |
| UNHALTED_CORE_CYCLES:hw_smpl=0        |   CPU   |   true    | UNHALTED_CORE_CYCLES + enable         |
|                                       |         |           |   hardware sampling                   |
| UNHALTED_REFERENCE_CYCLES             |   CPU   |   true    | Unhalted reference cycles             |
| UNHALTED_REFERENCE_CYCLES:t=0         |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES + measure   |
|                                       |         |           |   any thread                          |
| UNHALTED_REFERENCE_CYCLES:u=0         |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES + monitor   |
|                                       |         |           |   at user level                       |
| UNHALTED_REFERENCE_CYCLES:k=0         |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES + monitor   |
|                                       |         |           |   at kernel level                     |
| UNHALTED_REFERENCE_CYCLES:period=0    |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES +           |
|                                       |         |           |   sampling period                     |
| UNHALTED_REFERENCE_CYCLES:freq=0      |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES +           |
|                                       |         |           |   sampling frequency (Hz)             |
| UNHALTED_REFERENCE_CYCLES:excl=0      |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES +           |
|                                       |         |           |   exclusive access                    |
| UNHALTED_REFERENCE_CYCLES:mg=0        |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES + monitor   |
|                                       |         |           |   guest execution                     |
| UNHALTED_REFERENCE_CYCLES:mh=0        |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES + monitor   |
|                                       |         |           |   host execution                      |
| UNHALTED_REFERENCE_CYCLES:cpu=0       |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES + CPU to    |
|                                       |         |           |   program                             |
| UNHALTED_REFERENCE_CYCLES:pinned=0    |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES + pin       |
|                                       |         |           |   event to counters                   |
| UNHALTED_REFERENCE_CYCLES:hw_smpl=0   |   CPU   |   true    | UNHALTED_REFERENCE_CYCLES + enable    |
|                                       |         |           |   hardware sampling                   |
| INSTRUCTION_RETIRED                   |   CPU   |   true    | Number of instructions at retirement  |
| INSTRUCTION_RETIRED:e=0               |   CPU   |   true    | INSTRUCTION_RETIRED + edge level      |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| INSTRUCTION_RETIRED:i=0               |   CPU   |   true    | INSTRUCTION_RETIRED + invert          |
| INSTRUCTION_RETIRED:c=0               |   CPU   |   true    | INSTRUCTION_RETIRED + counter-mask    |
|                                       |         |           |   in range [0-255]                    |
| INSTRUCTION_RETIRED:u=0               |   CPU   |   true    | INSTRUCTION_RETIRED + monitor at      |
|                                       |         |           |   user level                          |
| INSTRUCTION_RETIRED:k=0               |   CPU   |   true    | INSTRUCTION_RETIRED + monitor at      |
|                                       |         |           |   kernel level                        |
| INSTRUCTION_RETIRED:period=0          |   CPU   |   true    | INSTRUCTION_RETIRED + sampling period |
| INSTRUCTION_RETIRED:freq=0            |   CPU   |   true    | INSTRUCTION_RETIRED + sampling        |
|                                       |         |           |   frequency (Hz)                      |
| INSTRUCTION_RETIRED:excl=0            |   CPU   |   true    | INSTRUCTION_RETIRED + exclusive       |
|                                       |         |           |   access                              |
| INSTRUCTION_RETIRED:mg=0              |   CPU   |   true    | INSTRUCTION_RETIRED + monitor guest   |
|                                       |         |           |   execution                           |
| INSTRUCTION_RETIRED:mh=0              |   CPU   |   true    | INSTRUCTION_RETIRED + monitor host    |
|                                       |         |           |   execution                           |
| INSTRUCTION_RETIRED:cpu=0             |   CPU   |   true    | INSTRUCTION_RETIRED + CPU to program  |
| INSTRUCTION_RETIRED:pinned=0          |   CPU   |   true    | INSTRUCTION_RETIRED + pin event to    |
|                                       |         |           |   counters                            |
| INSTRUCTION_RETIRED:hw_smpl=0         |   CPU   |   true    | INSTRUCTION_RETIRED + enable          |
|                                       |         |           |   hardware sampling                   |
| INSTRUCTIONS_RETIRED                  |   CPU   |   true    | Number of instructions at retirement  |
| INSTRUCTIONS_RETIRED:e=0              |   CPU   |   true    | INSTRUCTIONS_RETIRED + edge level     |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| INSTRUCTIONS_RETIRED:i=0              |   CPU   |   true    | INSTRUCTIONS_RETIRED + invert         |
| INSTRUCTIONS_RETIRED:c=0              |   CPU   |   true    | INSTRUCTIONS_RETIRED + counter-mask   |
|                                       |         |           |   in range [0-255]                    |
| INSTRUCTIONS_RETIRED:u=0              |   CPU   |   true    | INSTRUCTIONS_RETIRED + monitor at     |
|                                       |         |           |   user level                          |
| INSTRUCTIONS_RETIRED:k=0              |   CPU   |   true    | INSTRUCTIONS_RETIRED + monitor at     |
|                                       |         |           |   kernel level                        |
| INSTRUCTIONS_RETIRED:period=0         |   CPU   |   true    | INSTRUCTIONS_RETIRED + sampling       |
|                                       |         |           |   period                              |
| INSTRUCTIONS_RETIRED:freq=0           |   CPU   |   true    | INSTRUCTIONS_RETIRED + sampling       |
|                                       |         |           |   frequency (Hz)                      |
| INSTRUCTIONS_RETIRED:excl=0           |   CPU   |   true    | INSTRUCTIONS_RETIRED + exclusive      |
|                                       |         |           |   access                              |
| INSTRUCTIONS_RETIRED:mg=0             |   CPU   |   true    | INSTRUCTIONS_RETIRED + monitor        |
|                                       |         |           |   guest execution                     |
| INSTRUCTIONS_RETIRED:mh=0             |   CPU   |   true    | INSTRUCTIONS_RETIRED + monitor host   |
|                                       |         |           |   execution                           |
| INSTRUCTIONS_RETIRED:cpu=0            |   CPU   |   true    | INSTRUCTIONS_RETIRED + CPU to program |
| INSTRUCTIONS_RETIRED:pinned=0         |   CPU   |   true    | INSTRUCTIONS_RETIRED + pin event to   |
|                                       |         |           |   counters                            |
| INSTRUCTIONS_RETIRED:hw_smpl=0        |   CPU   |   true    | INSTRUCTIONS_RETIRED + enable         |
|                                       |         |           |   hardware sampling                   |
| SQ_MISC                               |   CPU   |   true    | SuperQueue miscellaneous.             |
| SQ_MISC:SQ_FULL                       |   CPU   |   true    | SQ_MISC + Cycles the thread is        |
|                                       |         |           |   active and superQ cannot take any   |
|                                       |         |           |   more entries.                       |
| SQ_MISC:e=0                           |   CPU   |   true    | SQ_MISC + edge level (may require     |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| SQ_MISC:i=0                           |   CPU   |   true    | SQ_MISC + invert                      |
| SQ_MISC:c=0                           |   CPU   |   true    | SQ_MISC + counter-mask in range       |
|                                       |         |           |   [0-255]                             |
| SQ_MISC:intx=0                        |   CPU   |   true    | SQ_MISC + monitor only inside         |
|                                       |         |           |   transactional memory region         |
| SQ_MISC:intxcp=0                      |   CPU   |   true    | SQ_MISC + do not count occurrences    |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| SQ_MISC:u=0                           |   CPU   |   true    | SQ_MISC + monitor at user level       |
| SQ_MISC:k=0                           |   CPU   |   true    | SQ_MISC + monitor at kernel level     |
| SQ_MISC:period=0                      |   CPU   |   true    | SQ_MISC + sampling period             |
| SQ_MISC:freq=0                        |   CPU   |   true    | SQ_MISC + sampling frequency (Hz)     |
| SQ_MISC:excl=0                        |   CPU   |   true    | SQ_MISC + exclusive access            |
| SQ_MISC:mg=0                          |   CPU   |   true    | SQ_MISC + monitor guest execution     |
| SQ_MISC:mh=0                          |   CPU   |   true    | SQ_MISC + monitor host execution      |
| SQ_MISC:cpu=0                         |   CPU   |   true    | SQ_MISC + CPU to program              |
| SQ_MISC:pinned=0                      |   CPU   |   true    | SQ_MISC + pin event to counters       |
| SQ_MISC:hw_smpl=0                     |   CPU   |   true    | SQ_MISC + enable hardware sampling    |
| L2_LINES_OUT                          |   CPU   |   true    | L2 lines evicted.                     |
| L2_LINES_OUT:USELESS_HWPF             |   CPU   |   true    | L2_LINES_OUT + Cache lines that       |
|                                       |         |           |   have been L2 hardware prefetched    |
|                                       |         |           |   but not used by demand accesses     |
| L2_LINES_OUT:NON_SILENT               |   CPU   |   true    | L2_LINES_OUT + Modified cache lines   |
|                                       |         |           |   that are evicted by L2 cache when   |
|                                       |         |           |   triggered by an L2 cache fill.      |
| L2_LINES_OUT:SILENT                   |   CPU   |   true    | L2_LINES_OUT + Non-modified cache     |
|                                       |         |           |   lines that are silently dropped     |
|                                       |         |           |   by L2 cache when triggered by an    |
|                                       |         |           |   L2 cache fill.                      |
| L2_LINES_OUT:e=0                      |   CPU   |   true    | L2_LINES_OUT + edge level (may        |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| L2_LINES_OUT:i=0                      |   CPU   |   true    | L2_LINES_OUT + invert                 |
| L2_LINES_OUT:c=0                      |   CPU   |   true    | L2_LINES_OUT + counter-mask in        |
|                                       |         |           |   range [0-255]                       |
| L2_LINES_OUT:intx=0                   |   CPU   |   true    | L2_LINES_OUT + monitor only inside    |
|                                       |         |           |   transactional memory region         |
| L2_LINES_OUT:intxcp=0                 |   CPU   |   true    | L2_LINES_OUT + do not count           |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| L2_LINES_OUT:u=0                      |   CPU   |   true    | L2_LINES_OUT + monitor at user level  |
| L2_LINES_OUT:k=0                      |   CPU   |   true    | L2_LINES_OUT + monitor at kernel      |
|                                       |         |           |   level                               |
| L2_LINES_OUT:period=0                 |   CPU   |   true    | L2_LINES_OUT + sampling period        |
| L2_LINES_OUT:freq=0                   |   CPU   |   true    | L2_LINES_OUT + sampling frequency     |
|                                       |         |           |   (Hz)                                |
| L2_LINES_OUT:excl=0                   |   CPU   |   true    | L2_LINES_OUT + exclusive access       |
| L2_LINES_OUT:mg=0                     |   CPU   |   true    | L2_LINES_OUT + monitor guest          |
|                                       |         |           |   execution                           |
| L2_LINES_OUT:mh=0                     |   CPU   |   true    | L2_LINES_OUT + monitor host execution |
| L2_LINES_OUT:cpu=0                    |   CPU   |   true    | L2_LINES_OUT + CPU to program         |
| L2_LINES_OUT:pinned=0                 |   CPU   |   true    | L2_LINES_OUT + pin event to counters  |
| L2_LINES_OUT:hw_smpl=0                |   CPU   |   true    | L2_LINES_OUT + enable hardware        |
|                                       |         |           |   sampling                            |
| L2_LINES_IN                           |   CPU   |   true    | L2 lines allocated.                   |
| L2_LINES_IN:ALL                       |   CPU   |   true    | L2_LINES_IN + L2 cache lines          |
|                                       |         |           |   filling L2                          |
| L2_LINES_IN:e=0                       |   CPU   |   true    | L2_LINES_IN + edge level (may         |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| L2_LINES_IN:i=0                       |   CPU   |   true    | L2_LINES_IN + invert                  |
| L2_LINES_IN:c=0                       |   CPU   |   true    | L2_LINES_IN + counter-mask in range   |
|                                       |         |           |   [0-255]                             |
| L2_LINES_IN:intx=0                    |   CPU   |   true    | L2_LINES_IN + monitor only inside     |
|                                       |         |           |   transactional memory region         |
| L2_LINES_IN:intxcp=0                  |   CPU   |   true    | L2_LINES_IN + do not count            |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| L2_LINES_IN:u=0                       |   CPU   |   true    | L2_LINES_IN + monitor at user level   |
| L2_LINES_IN:k=0                       |   CPU   |   true    | L2_LINES_IN + monitor at kernel level |
| L2_LINES_IN:period=0                  |   CPU   |   true    | L2_LINES_IN + sampling period         |
| L2_LINES_IN:freq=0                    |   CPU   |   true    | L2_LINES_IN + sampling frequency (Hz) |
| L2_LINES_IN:excl=0                    |   CPU   |   true    | L2_LINES_IN + exclusive access        |
| L2_LINES_IN:mg=0                      |   CPU   |   true    | L2_LINES_IN + monitor guest execution |
| L2_LINES_IN:mh=0                      |   CPU   |   true    | L2_LINES_IN + monitor host execution  |
| L2_LINES_IN:cpu=0                     |   CPU   |   true    | L2_LINES_IN + CPU to program          |
| L2_LINES_IN:pinned=0                  |   CPU   |   true    | L2_LINES_IN + pin event to counters   |
| L2_LINES_IN:hw_smpl=0                 |   CPU   |   true    | L2_LINES_IN + enable hardware         |
|                                       |         |           |   sampling                            |
| L2_TRANS                              |   CPU   |   true    | L2 transactions.                      |
| L2_TRANS:L2_WB                        |   CPU   |   true    | L2_TRANS + L2 writebacks that         |
|                                       |         |           |   access L2 cache                     |
| L2_TRANS:e=0                          |   CPU   |   true    | L2_TRANS + edge level (may require    |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| L2_TRANS:i=0                          |   CPU   |   true    | L2_TRANS + invert                     |
| L2_TRANS:c=0                          |   CPU   |   true    | L2_TRANS + counter-mask in range      |
|                                       |         |           |   [0-255]                             |
| L2_TRANS:intx=0                       |   CPU   |   true    | L2_TRANS + monitor only inside        |
|                                       |         |           |   transactional memory region         |
| L2_TRANS:intxcp=0                     |   CPU   |   true    | L2_TRANS + do not count occurrences   |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| L2_TRANS:u=0                          |   CPU   |   true    | L2_TRANS + monitor at user level      |
| L2_TRANS:k=0                          |   CPU   |   true    | L2_TRANS + monitor at kernel level    |
| L2_TRANS:period=0                     |   CPU   |   true    | L2_TRANS + sampling period            |
| L2_TRANS:freq=0                       |   CPU   |   true    | L2_TRANS + sampling frequency (Hz)    |
| L2_TRANS:excl=0                       |   CPU   |   true    | L2_TRANS + exclusive access           |
| L2_TRANS:mg=0                         |   CPU   |   true    | L2_TRANS + monitor guest execution    |
| L2_TRANS:mh=0                         |   CPU   |   true    | L2_TRANS + monitor host execution     |
| L2_TRANS:cpu=0                        |   CPU   |   true    | L2_TRANS + CPU to program             |
| L2_TRANS:pinned=0                     |   CPU   |   true    | L2_TRANS + pin event to counters      |
| L2_TRANS:hw_smpl=0                    |   CPU   |   true    | L2_TRANS + enable hardware sampling   |
| BACLEARS                              |   CPU   |   true    | Branch re-steers.                     |
| BACLEARS:ANY                          |   CPU   |   true    | BACLEARS + Counts the total number    |
|                                       |         |           |   when the front end is resteered,    |
|                                       |         |           |   mainly when the BPU cannot          |
|                                       |         |           |   provide a correct prediction and    |
|                                       |         |           |   this is corrected by other branch   |
|                                       |         |           |   handling mechanisms at the front    |
|                                       |         |           |   end.                                |
| BACLEARS:e=0                          |   CPU   |   true    | BACLEARS + edge level (may require    |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| BACLEARS:i=0                          |   CPU   |   true    | BACLEARS + invert                     |
| BACLEARS:c=0                          |   CPU   |   true    | BACLEARS + counter-mask in range      |
|                                       |         |           |   [0-255]                             |
| BACLEARS:intx=0                       |   CPU   |   true    | BACLEARS + monitor only inside        |
|                                       |         |           |   transactional memory region         |
| BACLEARS:intxcp=0                     |   CPU   |   true    | BACLEARS + do not count occurrences   |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| BACLEARS:u=0                          |   CPU   |   true    | BACLEARS + monitor at user level      |
| BACLEARS:k=0                          |   CPU   |   true    | BACLEARS + monitor at kernel level    |
| BACLEARS:period=0                     |   CPU   |   true    | BACLEARS + sampling period            |
| BACLEARS:freq=0                       |   CPU   |   true    | BACLEARS + sampling frequency (Hz)    |
| BACLEARS:excl=0                       |   CPU   |   true    | BACLEARS + exclusive access           |
| BACLEARS:mg=0                         |   CPU   |   true    | BACLEARS + monitor guest execution    |
| BACLEARS:mh=0                         |   CPU   |   true    | BACLEARS + monitor host execution     |
| BACLEARS:cpu=0                        |   CPU   |   true    | BACLEARS + CPU to program             |
| BACLEARS:pinned=0                     |   CPU   |   true    | BACLEARS + pin event to counters      |
| BACLEARS:hw_smpl=0                    |   CPU   |   true    | BACLEARS + enable hardware sampling   |
| MEM_LOAD_L3_HIT_RETIRED               |   CPU   |   true    | L3 hit load uops retired.             |
| MEM_LOAD_L3_HIT_RETIRED:XSNP_NONE     |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + Retired     |
|                                       |         |           |   load instructions whose data        |
|                                       |         |           |   sources were hits in L3 without     |
|                                       |         |           |   snoops required                     |
| MEM_LOAD_L3_HIT_RETIRED:XSNP_HITM     |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + Retired     |
|                                       |         |           |   load instructions whose data        |
|                                       |         |           |   sources were HitM responses from    |
|                                       |         |           |   shared L3                           |
| MEM_LOAD_L3_HIT_RETIRED:XSNP_HIT      |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + Retired     |
|                                       |         |           |   load instructions whose data        |
|                                       |         |           |   sources were L3 and cross-core      |
|                                       |         |           |   snoop hits in on-pkg core cache     |
| MEM_LOAD_L3_HIT_RETIRED:XSNP_MISS     |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + Retired     |
|                                       |         |           |   load instructions whose data        |
|                                       |         |           |   sources were L3 hit and             |
|                                       |         |           |   cross-core snoop missed in on-pkg   |
|                                       |         |           |   core cache.                         |
| MEM_LOAD_L3_HIT_RETIRED:e=0           |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + edge        |
|                                       |         |           |   level (may require counter-mask     |
|                                       |         |           |   &gt;= 1)                               |
| MEM_LOAD_L3_HIT_RETIRED:i=0           |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + invert      |
| MEM_LOAD_L3_HIT_RETIRED:c=0           |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED +             |
|                                       |         |           |   counter-mask in range [0-255]       |
| MEM_LOAD_L3_HIT_RETIRED:intx=0        |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + monitor     |
|                                       |         |           |   only inside transactional memory    |
|                                       |         |           |   region                              |
| MEM_LOAD_L3_HIT_RETIRED:intxcp=0      |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + do not      |
|                                       |         |           |   count occurrences inside aborted    |
|                                       |         |           |   transactional memory region         |
| MEM_LOAD_L3_HIT_RETIRED:u=0           |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + monitor     |
|                                       |         |           |   at user level                       |
| MEM_LOAD_L3_HIT_RETIRED:k=0           |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + monitor     |
|                                       |         |           |   at kernel level                     |
| MEM_LOAD_L3_HIT_RETIRED:period=0      |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + sampling    |
|                                       |         |           |   period                              |
| MEM_LOAD_L3_HIT_RETIRED:freq=0        |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + sampling    |
|                                       |         |           |   frequency (Hz)                      |
| MEM_LOAD_L3_HIT_RETIRED:precise=0     |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + precise     |
|                                       |         |           |   event sampling                      |
| MEM_LOAD_L3_HIT_RETIRED:excl=0        |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + exclusive   |
|                                       |         |           |   access                              |
| MEM_LOAD_L3_HIT_RETIRED:mg=0          |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + monitor     |
|                                       |         |           |   guest execution                     |
| MEM_LOAD_L3_HIT_RETIRED:mh=0          |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + monitor     |
|                                       |         |           |   host execution                      |
| MEM_LOAD_L3_HIT_RETIRED:cpu=0         |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + CPU to      |
|                                       |         |           |   program                             |
| MEM_LOAD_L3_HIT_RETIRED:pinned=0      |   CPU   |   true    | MEM_LOAD_L3_HIT_RETIRED + pin event   |
|                                       |         |           |   to counters                         |
| MEM_LOAD_RETIRED                      |   CPU   |   true    | Retired load uops.                    |
| MEM_LOAD_RETIRED:FB_HIT               |   CPU   |   true    | MEM_LOAD_RETIRED + Number of          |
|                                       |         |           |   completed demand load requests      |
|                                       |         |           |   that missed the L1, but hit the     |
|                                       |         |           |   FB(fill buffer), because a          |
|                                       |         |           |   preceding miss to the same          |
|                                       |         |           |   cacheline initiated the line to     |
|                                       |         |           |   be brought into L1, but data is     |
|                                       |         |           |   not yet ready in L1.                |
| MEM_LOAD_RETIRED:L3_MISS              |   CPU   |   true    | MEM_LOAD_RETIRED + Retired load       |
|                                       |         |           |   instructions missed L3 cache as     |
|                                       |         |           |   data sources                        |
| MEM_LOAD_RETIRED:L2_MISS              |   CPU   |   true    | MEM_LOAD_RETIRED + Retired load       |
|                                       |         |           |   instructions missed L2 cache as     |
|                                       |         |           |   data sources                        |
| MEM_LOAD_RETIRED:L1_MISS              |   CPU   |   true    | MEM_LOAD_RETIRED + Retired load       |
|                                       |         |           |   instructions missed L1 cache as     |
|                                       |         |           |   data sources                        |
| MEM_LOAD_RETIRED:L3_HIT               |   CPU   |   true    | MEM_LOAD_RETIRED + Retired load       |
|                                       |         |           |   instructions with L3 cache hits     |
|                                       |         |           |   as data sources                     |
| MEM_LOAD_RETIRED:L2_HIT               |   CPU   |   true    | MEM_LOAD_RETIRED + Retired load       |
|                                       |         |           |   instructions with L2 cache hits     |
|                                       |         |           |   as data sources                     |
| MEM_LOAD_RETIRED:L1_HIT               |   CPU   |   true    | MEM_LOAD_RETIRED + Retired load       |
|                                       |         |           |   instructions with L1 cache hits     |
|                                       |         |           |   as data sources                     |
| MEM_LOAD_RETIRED:e=0                  |   CPU   |   true    | MEM_LOAD_RETIRED + edge level (may    |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| MEM_LOAD_RETIRED:i=0                  |   CPU   |   true    | MEM_LOAD_RETIRED + invert             |
| MEM_LOAD_RETIRED:c=0                  |   CPU   |   true    | MEM_LOAD_RETIRED + counter-mask in    |
|                                       |         |           |   range [0-255]                       |
| MEM_LOAD_RETIRED:intx=0               |   CPU   |   true    | MEM_LOAD_RETIRED + monitor only       |
|                                       |         |           |   inside transactional memory region  |
| MEM_LOAD_RETIRED:intxcp=0             |   CPU   |   true    | MEM_LOAD_RETIRED + do not count       |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| MEM_LOAD_RETIRED:u=0                  |   CPU   |   true    | MEM_LOAD_RETIRED + monitor at user    |
|                                       |         |           |   level                               |
| MEM_LOAD_RETIRED:k=0                  |   CPU   |   true    | MEM_LOAD_RETIRED + monitor at         |
|                                       |         |           |   kernel level                        |
| MEM_LOAD_RETIRED:period=0             |   CPU   |   true    | MEM_LOAD_RETIRED + sampling period    |
| MEM_LOAD_RETIRED:freq=0               |   CPU   |   true    | MEM_LOAD_RETIRED + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| MEM_LOAD_RETIRED:precise=0            |   CPU   |   true    | MEM_LOAD_RETIRED + precise event      |
|                                       |         |           |   sampling                            |
| MEM_LOAD_RETIRED:excl=0               |   CPU   |   true    | MEM_LOAD_RETIRED + exclusive access   |
| MEM_LOAD_RETIRED:mg=0                 |   CPU   |   true    | MEM_LOAD_RETIRED + monitor guest      |
|                                       |         |           |   execution                           |
| MEM_LOAD_RETIRED:mh=0                 |   CPU   |   true    | MEM_LOAD_RETIRED + monitor host       |
|                                       |         |           |   execution                           |
| MEM_LOAD_RETIRED:cpu=0                |   CPU   |   true    | MEM_LOAD_RETIRED + CPU to program     |
| MEM_LOAD_RETIRED:pinned=0             |   CPU   |   true    | MEM_LOAD_RETIRED + pin event to       |
|                                       |         |           |   counters                            |
| MEM_INST_RETIRED                      |   CPU   |   true    | Memory instructions retired.          |
| MEM_INST_RETIRED:ALL_STORES           |   CPU   |   true    | MEM_INST_RETIRED + All retired        |
|                                       |         |           |   store instructions.                 |
| MEM_INST_RETIRED:ALL_LOADS            |   CPU   |   true    | MEM_INST_RETIRED + All retired load   |
|                                       |         |           |   instructions.                       |
| MEM_INST_RETIRED:SPLIT_STORES         |   CPU   |   true    | MEM_INST_RETIRED + Retired store      |
|                                       |         |           |   instructions that split across a    |
|                                       |         |           |   cacheline boundary.                 |
| MEM_INST_RETIRED:SPLIT_LOADS          |   CPU   |   true    | MEM_INST_RETIRED + Retired load       |
|                                       |         |           |   instructions that split across a    |
|                                       |         |           |   cacheline boundary.                 |
| MEM_INST_RETIRED:LOCK_LOADS           |   CPU   |   true    | MEM_INST_RETIRED + Retired load       |
|                                       |         |           |   instructions with locked access.    |
| MEM_INST_RETIRED:STLB_MISS_STORES     |   CPU   |   true    | MEM_INST_RETIRED + Retired store      |
|                                       |         |           |   instructions that miss the STLB.    |
| MEM_INST_RETIRED:STLB_MISS_LOADS      |   CPU   |   true    | MEM_INST_RETIRED + Retired load       |
|                                       |         |           |   instructions that miss the STLB.    |
| MEM_INST_RETIRED:ANY                  |   CPU   |   true    | MEM_INST_RETIRED + All retired        |
|                                       |         |           |   memory instructions.                |
| MEM_INST_RETIRED:e=0                  |   CPU   |   true    | MEM_INST_RETIRED + edge level (may    |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| MEM_INST_RETIRED:i=0                  |   CPU   |   true    | MEM_INST_RETIRED + invert             |
| MEM_INST_RETIRED:c=0                  |   CPU   |   true    | MEM_INST_RETIRED + counter-mask in    |
|                                       |         |           |   range [0-255]                       |
| MEM_INST_RETIRED:intx=0               |   CPU   |   true    | MEM_INST_RETIRED + monitor only       |
|                                       |         |           |   inside transactional memory region  |
| MEM_INST_RETIRED:intxcp=0             |   CPU   |   true    | MEM_INST_RETIRED + do not count       |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| MEM_INST_RETIRED:u=0                  |   CPU   |   true    | MEM_INST_RETIRED + monitor at user    |
|                                       |         |           |   level                               |
| MEM_INST_RETIRED:k=0                  |   CPU   |   true    | MEM_INST_RETIRED + monitor at         |
|                                       |         |           |   kernel level                        |
| MEM_INST_RETIRED:period=0             |   CPU   |   true    | MEM_INST_RETIRED + sampling period    |
| MEM_INST_RETIRED:freq=0               |   CPU   |   true    | MEM_INST_RETIRED + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| MEM_INST_RETIRED:precise=0            |   CPU   |   true    | MEM_INST_RETIRED + precise event      |
|                                       |         |           |   sampling                            |
| MEM_INST_RETIRED:excl=0               |   CPU   |   true    | MEM_INST_RETIRED + exclusive access   |
| MEM_INST_RETIRED:mg=0                 |   CPU   |   true    | MEM_INST_RETIRED + monitor guest      |
|                                       |         |           |   execution                           |
| MEM_INST_RETIRED:mh=0                 |   CPU   |   true    | MEM_INST_RETIRED + monitor host       |
|                                       |         |           |   execution                           |
| MEM_INST_RETIRED:cpu=0                |   CPU   |   true    | MEM_INST_RETIRED + CPU to program     |
| MEM_INST_RETIRED:pinned=0             |   CPU   |   true    | MEM_INST_RETIRED + pin event to       |
|                                       |         |           |   counters                            |
| MEM_LOAD_L3_MISS_RETIRED              |   CPU   |   true    | Retired load instructions which       |
|                                       |         |           |   data sources missed L3 but          |
|                                       |         |           |   serviced from local dram            |
| MEM_LOAD_L3_MISS_RETIRED:LOCAL_DRAM   |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + Retired    |
|                                       |         |           |   load instructions which data        |
|                                       |         |           |   sources missed L3 but serviced      |
|                                       |         |           |   from local dram                     |
| MEM_LOAD_L3_MISS_RETIRED:e=0          |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + edge       |
|                                       |         |           |   level (may require counter-mask     |
|                                       |         |           |   &gt;= 1)                               |
| MEM_LOAD_L3_MISS_RETIRED:i=0          |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + invert     |
| MEM_LOAD_L3_MISS_RETIRED:c=0          |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED +            |
|                                       |         |           |   counter-mask in range [0-255]       |
| MEM_LOAD_L3_MISS_RETIRED:intx=0       |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + monitor    |
|                                       |         |           |   only inside transactional memory    |
|                                       |         |           |   region                              |
| MEM_LOAD_L3_MISS_RETIRED:intxcp=0     |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + do not     |
|                                       |         |           |   count occurrences inside aborted    |
|                                       |         |           |   transactional memory region         |
| MEM_LOAD_L3_MISS_RETIRED:u=0          |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + monitor    |
|                                       |         |           |   at user level                       |
| MEM_LOAD_L3_MISS_RETIRED:k=0          |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + monitor    |
|                                       |         |           |   at kernel level                     |
| MEM_LOAD_L3_MISS_RETIRED:period=0     |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + sampling   |
|                                       |         |           |   period                              |
| MEM_LOAD_L3_MISS_RETIRED:freq=0       |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + sampling   |
|                                       |         |           |   frequency (Hz)                      |
| MEM_LOAD_L3_MISS_RETIRED:precise=0    |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + precise    |
|                                       |         |           |   event sampling                      |
| MEM_LOAD_L3_MISS_RETIRED:excl=0       |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED +            |
|                                       |         |           |   exclusive access                    |
| MEM_LOAD_L3_MISS_RETIRED:mg=0         |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + monitor    |
|                                       |         |           |   guest execution                     |
| MEM_LOAD_L3_MISS_RETIRED:mh=0         |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + monitor    |
|                                       |         |           |   host execution                      |
| MEM_LOAD_L3_MISS_RETIRED:cpu=0        |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + CPU to     |
|                                       |         |           |   program                             |
| MEM_LOAD_L3_MISS_RETIRED:pinned=0     |   CPU   |   true    | MEM_LOAD_L3_MISS_RETIRED + pin        |
|                                       |         |           |   event to counters                   |
| MEM_TRANS_RETIRED                     |   CPU   |   true    | Memory transactions retired,          |
| MEM_TRANS_RETIRED:LOAD_LATENCY        |   CPU   |   true    | MEM_TRANS_RETIRED + Memory load       |
|                                       |         |           |   instructions retired above          |
|                                       |         |           |   programmed clocks, minimum          |
|                                       |         |           |   threshold value is 3 (Precise       |
|                                       |         |           |   Event and ldlat required)           |
| MEM_TRANS_RETIRED:e=0                 |   CPU   |   true    | MEM_TRANS_RETIRED + edge level (may   |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| MEM_TRANS_RETIRED:i=0                 |   CPU   |   true    | MEM_TRANS_RETIRED + invert            |
| MEM_TRANS_RETIRED:c=0                 |   CPU   |   true    | MEM_TRANS_RETIRED + counter-mask in   |
|                                       |         |           |   range [0-255]                       |
| MEM_TRANS_RETIRED:ldlat=0             |   CPU   |   true    | MEM_TRANS_RETIRED + load latency      |
|                                       |         |           |   threshold (cycles, [3-65535])       |
| MEM_TRANS_RETIRED:intx=0              |   CPU   |   true    | MEM_TRANS_RETIRED + monitor only      |
|                                       |         |           |   inside transactional memory region  |
| MEM_TRANS_RETIRED:intxcp=0            |   CPU   |   true    | MEM_TRANS_RETIRED + do not count      |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| MEM_TRANS_RETIRED:u=0                 |   CPU   |   true    | MEM_TRANS_RETIRED + monitor at user   |
|                                       |         |           |   level                               |
| MEM_TRANS_RETIRED:k=0                 |   CPU   |   true    | MEM_TRANS_RETIRED + monitor at        |
|                                       |         |           |   kernel level                        |
| MEM_TRANS_RETIRED:period=0            |   CPU   |   true    | MEM_TRANS_RETIRED + sampling period   |
| MEM_TRANS_RETIRED:freq=0              |   CPU   |   true    | MEM_TRANS_RETIRED + sampling          |
|                                       |         |           |   frequency (Hz)                      |
| MEM_TRANS_RETIRED:precise=0           |   CPU   |   true    | MEM_TRANS_RETIRED + precise event     |
|                                       |         |           |   sampling                            |
| MEM_TRANS_RETIRED:excl=0              |   CPU   |   true    | MEM_TRANS_RETIRED + exclusive access  |
| MEM_TRANS_RETIRED:mg=0                |   CPU   |   true    | MEM_TRANS_RETIRED + monitor guest     |
|                                       |         |           |   execution                           |
| MEM_TRANS_RETIRED:mh=0                |   CPU   |   true    | MEM_TRANS_RETIRED + monitor host      |
|                                       |         |           |   execution                           |
| MEM_TRANS_RETIRED:cpu=0               |   CPU   |   true    | MEM_TRANS_RETIRED + CPU to program    |
| MEM_TRANS_RETIRED:pinned=0            |   CPU   |   true    | MEM_TRANS_RETIRED + pin event to      |
|                                       |         |           |   counters                            |
| MISC_RETIRED                          |   CPU   |   true    | Miscellaneous retired events.         |
| MISC_RETIRED:PAUSE_INST               |   CPU   |   true    | MISC_RETIRED + Number of retired      |
|                                       |         |           |   PAUSE instructions.                 |
| MISC_RETIRED:LBR_INSERTS              |   CPU   |   true    | MISC_RETIRED + Increments whenever    |
|                                       |         |           |   there is an update to the LBR       |
|                                       |         |           |   array.                              |
| MISC_RETIRED:e=0                      |   CPU   |   true    | MISC_RETIRED + edge level (may        |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| MISC_RETIRED:i=0                      |   CPU   |   true    | MISC_RETIRED + invert                 |
| MISC_RETIRED:c=0                      |   CPU   |   true    | MISC_RETIRED + counter-mask in        |
|                                       |         |           |   range [0-255]                       |
| MISC_RETIRED:intx=0                   |   CPU   |   true    | MISC_RETIRED + monitor only inside    |
|                                       |         |           |   transactional memory region         |
| MISC_RETIRED:intxcp=0                 |   CPU   |   true    | MISC_RETIRED + do not count           |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| MISC_RETIRED:u=0                      |   CPU   |   true    | MISC_RETIRED + monitor at user level  |
| MISC_RETIRED:k=0                      |   CPU   |   true    | MISC_RETIRED + monitor at kernel      |
|                                       |         |           |   level                               |
| MISC_RETIRED:period=0                 |   CPU   |   true    | MISC_RETIRED + sampling period        |
| MISC_RETIRED:freq=0                   |   CPU   |   true    | MISC_RETIRED + sampling frequency     |
|                                       |         |           |   (Hz)                                |
| MISC_RETIRED:excl=0                   |   CPU   |   true    | MISC_RETIRED + exclusive access       |
| MISC_RETIRED:mg=0                     |   CPU   |   true    | MISC_RETIRED + monitor guest          |
|                                       |         |           |   execution                           |
| MISC_RETIRED:mh=0                     |   CPU   |   true    | MISC_RETIRED + monitor host execution |
| MISC_RETIRED:cpu=0                    |   CPU   |   true    | MISC_RETIRED + CPU to program         |
| MISC_RETIRED:pinned=0                 |   CPU   |   true    | MISC_RETIRED + pin event to counters  |
| MISC_RETIRED:hw_smpl=0                |   CPU   |   true    | MISC_RETIRED + enable hardware        |
|                                       |         |           |   sampling                            |
| RTM_RETIRED                           |   CPU   |   true    | RTM (Restricted Transaction Memory)   |
|                                       |         |           |   execution.                          |
| RTM_RETIRED:ABORTED_EVENTS            |   CPU   |   true    | RTM_RETIRED + Number of times an      |
|                                       |         |           |   RTM execution aborted due to none   |
|                                       |         |           |   of the previous 4 categories        |
|                                       |         |           |   (e.g. interrupt)                    |
| RTM_RETIRED:ABORTED_MEMTYPE           |   CPU   |   true    | RTM_RETIRED + Number of times an      |
|                                       |         |           |   RTM execution aborted due to        |
|                                       |         |           |   incompatible memory type            |
| RTM_RETIRED:ABORTED_UNFRIENDLY        |   CPU   |   true    | RTM_RETIRED + Number of times an      |
|                                       |         |           |   RTM execution aborted due to        |
|                                       |         |           |   HLE-unfriendly instructions         |
| RTM_RETIRED:ABORTED_MEM               |   CPU   |   true    | RTM_RETIRED + Number of times an      |
|                                       |         |           |   RTM execution aborted due to        |
|                                       |         |           |   various memory events (e.g.         |
|                                       |         |           |   read/write capacity and conflicts)  |
| RTM_RETIRED:ABORTED                   |   CPU   |   true    | RTM_RETIRED + Number of times an      |
|                                       |         |           |   RTM execution aborted.              |
| RTM_RETIRED:COMMIT                    |   CPU   |   true    | RTM_RETIRED + Number of times an      |
|                                       |         |           |   RTM execution successfully          |
|                                       |         |           |   committed                           |
| RTM_RETIRED:START                     |   CPU   |   true    | RTM_RETIRED + Number of times an      |
|                                       |         |           |   RTM execution started.              |
| RTM_RETIRED:e=0                       |   CPU   |   true    | RTM_RETIRED + edge level (may         |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| RTM_RETIRED:i=0                       |   CPU   |   true    | RTM_RETIRED + invert                  |
| RTM_RETIRED:c=0                       |   CPU   |   true    | RTM_RETIRED + counter-mask in range   |
|                                       |         |           |   [0-255]                             |
| RTM_RETIRED:intx=0                    |   CPU   |   true    | RTM_RETIRED + monitor only inside     |
|                                       |         |           |   transactional memory region         |
| RTM_RETIRED:intxcp=0                  |   CPU   |   true    | RTM_RETIRED + do not count            |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| RTM_RETIRED:u=0                       |   CPU   |   true    | RTM_RETIRED + monitor at user level   |
| RTM_RETIRED:k=0                       |   CPU   |   true    | RTM_RETIRED + monitor at kernel level |
| RTM_RETIRED:period=0                  |   CPU   |   true    | RTM_RETIRED + sampling period         |
| RTM_RETIRED:freq=0                    |   CPU   |   true    | RTM_RETIRED + sampling frequency (Hz) |
| RTM_RETIRED:excl=0                    |   CPU   |   true    | RTM_RETIRED + exclusive access        |
| RTM_RETIRED:mg=0                      |   CPU   |   true    | RTM_RETIRED + monitor guest execution |
| RTM_RETIRED:mh=0                      |   CPU   |   true    | RTM_RETIRED + monitor host execution  |
| RTM_RETIRED:cpu=0                     |   CPU   |   true    | RTM_RETIRED + CPU to program          |
| RTM_RETIRED:pinned=0                  |   CPU   |   true    | RTM_RETIRED + pin event to counters   |
| RTM_RETIRED:hw_smpl=0                 |   CPU   |   true    | RTM_RETIRED + enable hardware         |
|                                       |         |           |   sampling                            |
| HLE_RETIRED                           |   CPU   |   true    | HLE (Hardware Lock Elision)           |
|                                       |         |           |   execution.                          |
| HLE_RETIRED:ABORTED_EVENTS            |   CPU   |   true    | HLE_RETIRED + Number of times an      |
|                                       |         |           |   HLE execution aborted due to        |
|                                       |         |           |   unfriendly events (such as          |
|                                       |         |           |   interrupts).                        |
| HLE_RETIRED:ABORTED_UNFRIENDLY        |   CPU   |   true    | HLE_RETIRED + Number of times an      |
|                                       |         |           |   HLE execution aborted due to        |
|                                       |         |           |   HLE-unfriendly instructions and     |
|                                       |         |           |   certain unfriendly events (such     |
|                                       |         |           |   as AD assists etc.).                |
| HLE_RETIRED:ABORTED_MEM               |   CPU   |   true    | HLE_RETIRED + Number of times an      |
|                                       |         |           |   HLE execution aborted due to        |
|                                       |         |           |   various memory events (e.g.,        |
|                                       |         |           |   read/write capacity and conflicts). |
| HLE_RETIRED:ABORTED                   |   CPU   |   true    | HLE_RETIRED + Number of times an      |
|                                       |         |           |   HLE execution aborted due to any    |
|                                       |         |           |   reasons (multiple categories may    |
|                                       |         |           |   count as one).                      |
| HLE_RETIRED:COMMIT                    |   CPU   |   true    | HLE_RETIRED + Number of times an      |
|                                       |         |           |   HLE execution successfully          |
|                                       |         |           |   committed                           |
| HLE_RETIRED:START                     |   CPU   |   true    | HLE_RETIRED + Number of times an      |
|                                       |         |           |   HLE execution started.              |
| HLE_RETIRED:e=0                       |   CPU   |   true    | HLE_RETIRED + edge level (may         |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| HLE_RETIRED:i=0                       |   CPU   |   true    | HLE_RETIRED + invert                  |
| HLE_RETIRED:c=0                       |   CPU   |   true    | HLE_RETIRED + counter-mask in range   |
|                                       |         |           |   [0-255]                             |
| HLE_RETIRED:intx=0                    |   CPU   |   true    | HLE_RETIRED + monitor only inside     |
|                                       |         |           |   transactional memory region         |
| HLE_RETIRED:intxcp=0                  |   CPU   |   true    | HLE_RETIRED + do not count            |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| HLE_RETIRED:u=0                       |   CPU   |   true    | HLE_RETIRED + monitor at user level   |
| HLE_RETIRED:k=0                       |   CPU   |   true    | HLE_RETIRED + monitor at kernel level |
| HLE_RETIRED:period=0                  |   CPU   |   true    | HLE_RETIRED + sampling period         |
| HLE_RETIRED:freq=0                    |   CPU   |   true    | HLE_RETIRED + sampling frequency (Hz) |
| HLE_RETIRED:excl=0                    |   CPU   |   true    | HLE_RETIRED + exclusive access        |
| HLE_RETIRED:mg=0                      |   CPU   |   true    | HLE_RETIRED + monitor guest execution |
| HLE_RETIRED:mh=0                      |   CPU   |   true    | HLE_RETIRED + monitor host execution  |
| HLE_RETIRED:cpu=0                     |   CPU   |   true    | HLE_RETIRED + CPU to program          |
| HLE_RETIRED:pinned=0                  |   CPU   |   true    | HLE_RETIRED + pin event to counters   |
| HLE_RETIRED:hw_smpl=0                 |   CPU   |   true    | HLE_RETIRED + enable hardware         |
|                                       |         |           |   sampling                            |
| FP_ARITH_INST_RETIRED                 |   CPU   |   true    | Floating-point instructions retired.  |
| FP_ARITH_INST_RETIRED:512B_PACKED_... |   CPU   |   true    | FP_ARITH_INST_RETIRED + Counts        |
|                                       |         |           |   number of SSE/AVX computational     |
|                                       |         |           |   512-bit packed double precision     |
|                                       |         |           |   floating-point instructions         |
|                                       |         |           |   retired; some instructions will     |
|                                       |         |           |   count twice as noted below.  Each   |
|                                       |         |           |   count represents 16 computation     |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions: ADD SUB MUL DIV MIN   |
|                                       |         |           |   MAX SQRT RSQRT14 RCP14              |
|                                       |         |           |   FM(N)ADD/SUB. FM(N)ADD/SUB          |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event.              |
| FP_ARITH_INST_RETIRED:512B_PACKED_... |   CPU   |   true    | FP_ARITH_INST_RETIRED + Counts        |
|                                       |         |           |   number of SSE/AVX computational     |
|                                       |         |           |   512-bit packed double precision     |
|                                       |         |           |   floating-point instructions         |
|                                       |         |           |   retired; some instructions will     |
|                                       |         |           |   count twice as noted below.  Each   |
|                                       |         |           |   count represents 8 computation      |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions: ADD SUB MUL DIV MIN   |
|                                       |         |           |   MAX SQRT RSQRT14 RCP14              |
|                                       |         |           |   FM(N)ADD/SUB. FM(N)ADD/SUB          |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event               |
| FP_ARITH_INST_RETIRED:256B_PACKED_... |   CPU   |   true    | FP_ARITH_INST_RETIRED + Counts        |
|                                       |         |           |   number of SSE/AVX computational     |
|                                       |         |           |   256-bit packed single precision     |
|                                       |         |           |   floating-point instructions         |
|                                       |         |           |   retired; some instructions will     |
|                                       |         |           |   count twice as noted below.  Each   |
|                                       |         |           |   count represents 8 computation      |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   single precision floating-point     |
|                                       |         |           |   instructions: ADD SUB HADD HSUB     |
|                                       |         |           |   SUBADD MUL DIV MIN MAX SQRT RSQRT   |
|                                       |         |           |   RCP DPP FM(N)ADD/SUB.  DPP and      |
|                                       |         |           |   FM(N)ADD/SUB instructions count     |
|                                       |         |           |   twice as they perform 2             |
|                                       |         |           |   calculations per element. The DAZ   |
|                                       |         |           |   and FTZ flags in the MXCSR          |
|                                       |         |           |   register need to be set when        |
|                                       |         |           |   using this event.                   |
| FP_ARITH_INST_RETIRED:256B_PACKED_... |   CPU   |   true    | FP_ARITH_INST_RETIRED + Counts        |
|                                       |         |           |   number of SSE/AVX computational     |
|                                       |         |           |   256-bit packed double precision     |
|                                       |         |           |   floating-point instructions         |
|                                       |         |           |   retired; some instructions will     |
|                                       |         |           |   count twice as noted below.  Each   |
|                                       |         |           |   count represents 4 computation      |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions: ADD SUB HADD HSUB     |
|                                       |         |           |   SUBADD MUL DIV MIN MAX SQRT         |
|                                       |         |           |   FM(N)ADD/SUB.  FM(N)ADD/SUB         |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event.              |
| FP_ARITH_INST_RETIRED:128B_PACKED_... |   CPU   |   true    | FP_ARITH_INST_RETIRED + Number of     |
|                                       |         |           |   SSE/AVX computational 128-bit       |
|                                       |         |           |   packed single precision             |
|                                       |         |           |   floating-point instructions         |
|                                       |         |           |   retired; some instructions will     |
|                                       |         |           |   count twice as noted below.  Each   |
|                                       |         |           |   count represents 4 computation      |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   single precision floating-point     |
|                                       |         |           |   instructions: ADD SUB MUL DIV MIN   |
|                                       |         |           |   MAX RCP14 RSQRT14 SQRT DPP          |
|                                       |         |           |   FM(N)ADD/SUB.  DPP and              |
|                                       |         |           |   FM(N)ADD/SUB instructions count     |
|                                       |         |           |   twice as they perform 2             |
|                                       |         |           |   calculations per element. The DAZ   |
|                                       |         |           |   and FTZ flags in the MXCSR          |
|                                       |         |           |   register need to be set when        |
|                                       |         |           |   using this event.                   |
| FP_ARITH_INST_RETIRED:128B_PACKED_... |   CPU   |   true    | FP_ARITH_INST_RETIRED + Counts        |
|                                       |         |           |   number of SSE/AVX computational     |
|                                       |         |           |   128-bit packed double precision     |
|                                       |         |           |   floating-point instructions         |
|                                       |         |           |   retired; some instructions will     |
|                                       |         |           |   count twice as noted below.  Each   |
|                                       |         |           |   count represents 2 computation      |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions: ADD SUB HADD HSUB     |
|                                       |         |           |   SUBADD MUL DIV MIN MAX SQRT DPP     |
|                                       |         |           |   FM(N)ADD/SUB.  DPP and              |
|                                       |         |           |   FM(N)ADD/SUB instructions count     |
|                                       |         |           |   twice as they perform 2             |
|                                       |         |           |   calculations per element. The DAZ   |
|                                       |         |           |   and FTZ flags in the MXCSR          |
|                                       |         |           |   register need to be set when        |
|                                       |         |           |   using this event.                   |
| FP_ARITH_INST_RETIRED:SCALAR_SINGLE   |   CPU   |   true    | FP_ARITH_INST_RETIRED + Counts        |
|                                       |         |           |   number of SSE/AVX computational     |
|                                       |         |           |   scalar single precision             |
|                                       |         |           |   floating-point instructions         |
|                                       |         |           |   retired; some instructions will     |
|                                       |         |           |   count twice as noted below.  Each   |
|                                       |         |           |   count represents 1 computational    |
|                                       |         |           |   operation. Applies to SSE* and      |
|                                       |         |           |   AVX* scalar single precision        |
|                                       |         |           |   floating-point instructions: ADD    |
|                                       |         |           |   SUB MUL DIV MIN MAX SQRT RSQRT      |
|                                       |         |           |   RCP FM(N)ADD/SUB.  FM(N)ADD/SUB     |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event.              |
| FP_ARITH_INST_RETIRED:SCALAR_DOUBLE   |   CPU   |   true    | FP_ARITH_INST_RETIRED + Counts        |
|                                       |         |           |   number of SSE/AVX computational     |
|                                       |         |           |   scalar double precision             |
|                                       |         |           |   floating-point instructions         |
|                                       |         |           |   retired; some instructions will     |
|                                       |         |           |   count twice as noted below.  Each   |
|                                       |         |           |   count represents 1 computational    |
|                                       |         |           |   operation. Applies to SSE* and      |
|                                       |         |           |   AVX* scalar double precision        |
|                                       |         |           |   floating-point instructions: ADD    |
|                                       |         |           |   SUB MUL DIV MIN MAX SQRT            |
|                                       |         |           |   FM(N)ADD/SUB.  FM(N)ADD/SUB         |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event.              |
| FP_ARITH_INST_RETIRED:e=0             |   CPU   |   true    | FP_ARITH_INST_RETIRED + edge level    |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| FP_ARITH_INST_RETIRED:i=0             |   CPU   |   true    | FP_ARITH_INST_RETIRED + invert        |
| FP_ARITH_INST_RETIRED:c=0             |   CPU   |   true    | FP_ARITH_INST_RETIRED +               |
|                                       |         |           |   counter-mask in range [0-255]       |
| FP_ARITH_INST_RETIRED:intx=0          |   CPU   |   true    | FP_ARITH_INST_RETIRED + monitor       |
|                                       |         |           |   only inside transactional memory    |
|                                       |         |           |   region                              |
| FP_ARITH_INST_RETIRED:intxcp=0        |   CPU   |   true    | FP_ARITH_INST_RETIRED + do not        |
|                                       |         |           |   count occurrences inside aborted    |
|                                       |         |           |   transactional memory region         |
| FP_ARITH_INST_RETIRED:u=0             |   CPU   |   true    | FP_ARITH_INST_RETIRED + monitor at    |
|                                       |         |           |   user level                          |
| FP_ARITH_INST_RETIRED:k=0             |   CPU   |   true    | FP_ARITH_INST_RETIRED + monitor at    |
|                                       |         |           |   kernel level                        |
| FP_ARITH_INST_RETIRED:period=0        |   CPU   |   true    | FP_ARITH_INST_RETIRED + sampling      |
|                                       |         |           |   period                              |
| FP_ARITH_INST_RETIRED:freq=0          |   CPU   |   true    | FP_ARITH_INST_RETIRED + sampling      |
|                                       |         |           |   frequency (Hz)                      |
| FP_ARITH_INST_RETIRED:excl=0          |   CPU   |   true    | FP_ARITH_INST_RETIRED + exclusive     |
|                                       |         |           |   access                              |
| FP_ARITH_INST_RETIRED:mg=0            |   CPU   |   true    | FP_ARITH_INST_RETIRED + monitor       |
|                                       |         |           |   guest execution                     |
| FP_ARITH_INST_RETIRED:mh=0            |   CPU   |   true    | FP_ARITH_INST_RETIRED + monitor       |
|                                       |         |           |   host execution                      |
| FP_ARITH_INST_RETIRED:cpu=0           |   CPU   |   true    | FP_ARITH_INST_RETIRED + CPU to        |
|                                       |         |           |   program                             |
| FP_ARITH_INST_RETIRED:pinned=0        |   CPU   |   true    | FP_ARITH_INST_RETIRED + pin event     |
|                                       |         |           |   to counters                         |
| FP_ARITH_INST_RETIRED:hw_smpl=0       |   CPU   |   true    | FP_ARITH_INST_RETIRED + enable        |
|                                       |         |           |   hardware sampling                   |
| FP_ARITH                              |   CPU   |   true    | Floating-point instructions retired.  |
| FP_ARITH:512B_PACKED_SINGLE           |   CPU   |   true    | FP_ARITH + Counts number of SSE/AVX   |
|                                       |         |           |   computational 512-bit packed        |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions retired; some          |
|                                       |         |           |   instructions will count twice as    |
|                                       |         |           |   noted below.  Each count            |
|                                       |         |           |   represents 16 computation           |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions: ADD SUB MUL DIV MIN   |
|                                       |         |           |   MAX SQRT RSQRT14 RCP14              |
|                                       |         |           |   FM(N)ADD/SUB. FM(N)ADD/SUB          |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event.              |
| FP_ARITH:512B_PACKED_DOUBLE           |   CPU   |   true    | FP_ARITH + Counts number of SSE/AVX   |
|                                       |         |           |   computational 512-bit packed        |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions retired; some          |
|                                       |         |           |   instructions will count twice as    |
|                                       |         |           |   noted below.  Each count            |
|                                       |         |           |   represents 8 computation            |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions: ADD SUB MUL DIV MIN   |
|                                       |         |           |   MAX SQRT RSQRT14 RCP14              |
|                                       |         |           |   FM(N)ADD/SUB. FM(N)ADD/SUB          |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event               |
| FP_ARITH:256B_PACKED_SINGLE           |   CPU   |   true    | FP_ARITH + Counts number of SSE/AVX   |
|                                       |         |           |   computational 256-bit packed        |
|                                       |         |           |   single precision floating-point     |
|                                       |         |           |   instructions retired; some          |
|                                       |         |           |   instructions will count twice as    |
|                                       |         |           |   noted below.  Each count            |
|                                       |         |           |   represents 8 computation            |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   single precision floating-point     |
|                                       |         |           |   instructions: ADD SUB HADD HSUB     |
|                                       |         |           |   SUBADD MUL DIV MIN MAX SQRT RSQRT   |
|                                       |         |           |   RCP DPP FM(N)ADD/SUB.  DPP and      |
|                                       |         |           |   FM(N)ADD/SUB instructions count     |
|                                       |         |           |   twice as they perform 2             |
|                                       |         |           |   calculations per element. The DAZ   |
|                                       |         |           |   and FTZ flags in the MXCSR          |
|                                       |         |           |   register need to be set when        |
|                                       |         |           |   using this event.                   |
| FP_ARITH:256B_PACKED_DOUBLE           |   CPU   |   true    | FP_ARITH + Counts number of SSE/AVX   |
|                                       |         |           |   computational 256-bit packed        |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions retired; some          |
|                                       |         |           |   instructions will count twice as    |
|                                       |         |           |   noted below.  Each count            |
|                                       |         |           |   represents 4 computation            |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions: ADD SUB HADD HSUB     |
|                                       |         |           |   SUBADD MUL DIV MIN MAX SQRT         |
|                                       |         |           |   FM(N)ADD/SUB.  FM(N)ADD/SUB         |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event.              |
| FP_ARITH:128B_PACKED_SINGLE           |   CPU   |   true    | FP_ARITH + Number of SSE/AVX          |
|                                       |         |           |   computational 128-bit packed        |
|                                       |         |           |   single precision floating-point     |
|                                       |         |           |   instructions retired; some          |
|                                       |         |           |   instructions will count twice as    |
|                                       |         |           |   noted below.  Each count            |
|                                       |         |           |   represents 4 computation            |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   single precision floating-point     |
|                                       |         |           |   instructions: ADD SUB MUL DIV MIN   |
|                                       |         |           |   MAX RCP14 RSQRT14 SQRT DPP          |
|                                       |         |           |   FM(N)ADD/SUB.  DPP and              |
|                                       |         |           |   FM(N)ADD/SUB instructions count     |
|                                       |         |           |   twice as they perform 2             |
|                                       |         |           |   calculations per element. The DAZ   |
|                                       |         |           |   and FTZ flags in the MXCSR          |
|                                       |         |           |   register need to be set when        |
|                                       |         |           |   using this event.                   |
| FP_ARITH:128B_PACKED_DOUBLE           |   CPU   |   true    | FP_ARITH + Counts number of SSE/AVX   |
|                                       |         |           |   computational 128-bit packed        |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions retired; some          |
|                                       |         |           |   instructions will count twice as    |
|                                       |         |           |   noted below.  Each count            |
|                                       |         |           |   represents 2 computation            |
|                                       |         |           |   operations, one for each element.   |
|                                       |         |           |    Applies to SSE* and AVX* packed    |
|                                       |         |           |   double precision floating-point     |
|                                       |         |           |   instructions: ADD SUB HADD HSUB     |
|                                       |         |           |   SUBADD MUL DIV MIN MAX SQRT DPP     |
|                                       |         |           |   FM(N)ADD/SUB.  DPP and              |
|                                       |         |           |   FM(N)ADD/SUB instructions count     |
|                                       |         |           |   twice as they perform 2             |
|                                       |         |           |   calculations per element. The DAZ   |
|                                       |         |           |   and FTZ flags in the MXCSR          |
|                                       |         |           |   register need to be set when        |
|                                       |         |           |   using this event.                   |
| FP_ARITH:SCALAR_SINGLE                |   CPU   |   true    | FP_ARITH + Counts number of SSE/AVX   |
|                                       |         |           |   computational scalar single         |
|                                       |         |           |   precision floating-point            |
|                                       |         |           |   instructions retired; some          |
|                                       |         |           |   instructions will count twice as    |
|                                       |         |           |   noted below.  Each count            |
|                                       |         |           |   represents 1 computational          |
|                                       |         |           |   operation. Applies to SSE* and      |
|                                       |         |           |   AVX* scalar single precision        |
|                                       |         |           |   floating-point instructions: ADD    |
|                                       |         |           |   SUB MUL DIV MIN MAX SQRT RSQRT      |
|                                       |         |           |   RCP FM(N)ADD/SUB.  FM(N)ADD/SUB     |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event.              |
| FP_ARITH:SCALAR_DOUBLE                |   CPU   |   true    | FP_ARITH + Counts number of SSE/AVX   |
|                                       |         |           |   computational scalar double         |
|                                       |         |           |   precision floating-point            |
|                                       |         |           |   instructions retired; some          |
|                                       |         |           |   instructions will count twice as    |
|                                       |         |           |   noted below.  Each count            |
|                                       |         |           |   represents 1 computational          |
|                                       |         |           |   operation. Applies to SSE* and      |
|                                       |         |           |   AVX* scalar double precision        |
|                                       |         |           |   floating-point instructions: ADD    |
|                                       |         |           |   SUB MUL DIV MIN MAX SQRT            |
|                                       |         |           |   FM(N)ADD/SUB.  FM(N)ADD/SUB         |
|                                       |         |           |   instructions count twice as they    |
|                                       |         |           |   perform 2 calculations per          |
|                                       |         |           |   element. The DAZ and FTZ flags in   |
|                                       |         |           |   the MXCSR register need to be set   |
|                                       |         |           |   when using this event.              |
| FP_ARITH:e=0                          |   CPU   |   true    | FP_ARITH + edge level (may require    |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| FP_ARITH:i=0                          |   CPU   |   true    | FP_ARITH + invert                     |
| FP_ARITH:c=0                          |   CPU   |   true    | FP_ARITH + counter-mask in range      |
|                                       |         |           |   [0-255]                             |
| FP_ARITH:intx=0                       |   CPU   |   true    | FP_ARITH + monitor only inside        |
|                                       |         |           |   transactional memory region         |
| FP_ARITH:intxcp=0                     |   CPU   |   true    | FP_ARITH + do not count occurrences   |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| FP_ARITH:u=0                          |   CPU   |   true    | FP_ARITH + monitor at user level      |
| FP_ARITH:k=0                          |   CPU   |   true    | FP_ARITH + monitor at kernel level    |
| FP_ARITH:period=0                     |   CPU   |   true    | FP_ARITH + sampling period            |
| FP_ARITH:freq=0                       |   CPU   |   true    | FP_ARITH + sampling frequency (Hz)    |
| FP_ARITH:excl=0                       |   CPU   |   true    | FP_ARITH + exclusive access           |
| FP_ARITH:mg=0                         |   CPU   |   true    | FP_ARITH + monitor guest execution    |
| FP_ARITH:mh=0                         |   CPU   |   true    | FP_ARITH + monitor host execution     |
| FP_ARITH:cpu=0                        |   CPU   |   true    | FP_ARITH + CPU to program             |
| FP_ARITH:pinned=0                     |   CPU   |   true    | FP_ARITH + pin event to counters      |
| FP_ARITH:hw_smpl=0                    |   CPU   |   true    | FP_ARITH + enable hardware sampling   |
| FRONTEND_RETIRED                      |   CPU   |   true    | Precise frontend retired events.      |
| FRONTEND_RETIRED:LATENCY_GE_1         |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions after front-end        |
|                                       |         |           |   starvation of at least 1 cycle      |
| FRONTEND_RETIRED:LATENCY_GE_2_BUBB... |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions that are fetched       |
|                                       |         |           |   after an interval where the         |
|                                       |         |           |   front-end had at least 1            |
|                                       |         |           |   bubble-slot for a period of 2       |
|                                       |         |           |   cycles which was not interrupted    |
|                                       |         |           |   by a back-end stall.                |
| FRONTEND_RETIRED:LATENCY_GE_512       |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions that are fetched       |
|                                       |         |           |   after an interval where the         |
|                                       |         |           |   front-end delivered no uops for a   |
|                                       |         |           |   period of 512 cycles which was      |
|                                       |         |           |   not interrupted by a back-end       |
|                                       |         |           |   stall.                              |
| FRONTEND_RETIRED:LATENCY_GE_256       |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions that are fetched       |
|                                       |         |           |   after an interval where the         |
|                                       |         |           |   front-end delivered no uops for a   |
|                                       |         |           |   period of 256 cycles which was      |
|                                       |         |           |   not interrupted by a back-end       |
|                                       |         |           |   stall.                              |
| FRONTEND_RETIRED:LATENCY_GE_128       |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions that are fetched       |
|                                       |         |           |   after an interval where the         |
|                                       |         |           |   front-end delivered no uops for a   |
|                                       |         |           |   period of 128 cycles which was      |
|                                       |         |           |   not interrupted by a back-end       |
|                                       |         |           |   stall.                              |
| FRONTEND_RETIRED:LATENCY_GE_64        |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions that are fetched       |
|                                       |         |           |   after an interval where the         |
|                                       |         |           |   front-end delivered no uops for a   |
|                                       |         |           |   period of 64 cycles which was not   |
|                                       |         |           |   interrupted by a back-end stall.    |
| FRONTEND_RETIRED:LATENCY_GE_32        |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions that are fetched       |
|                                       |         |           |   after an interval where the         |
|                                       |         |           |   front-end delivered no uops for a   |
|                                       |         |           |   period of 32 cycles which was not   |
|                                       |         |           |   interrupted by a back-end stall.    |
| FRONTEND_RETIRED:LATENCY_GE_16        |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions that are fetched       |
|                                       |         |           |   after an interval where the         |
|                                       |         |           |   front-end delivered no uops for a   |
|                                       |         |           |   period of 16 cycles which was not   |
|                                       |         |           |   interrupted by a back-end stall.    |
| FRONTEND_RETIRED:LATENCY_GE_8         |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions that are fetched       |
|                                       |         |           |   after an interval where the         |
|                                       |         |           |   front-end delivered no uops for a   |
|                                       |         |           |   period of 8 cycles which was not    |
|                                       |         |           |   interrupted by a back-end stall.    |
| FRONTEND_RETIRED:LATENCY_GE_4         |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions that are fetched       |
|                                       |         |           |   after an interval where the         |
|                                       |         |           |   front-end delivered no uops for a   |
|                                       |         |           |   period of 4 cycles which was not    |
|                                       |         |           |   interrupted by a back-end stall.    |
| FRONTEND_RETIRED:LATENCY_GE_2         |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions after front-end        |
|                                       |         |           |   starvation of at least 2 cycles     |
| FRONTEND_RETIRED:STLB_MISS            |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   Instructions who experienced STLB   |
|                                       |         |           |   (2nd level TLB) true miss.          |
| FRONTEND_RETIRED:ITLB_MISS            |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   Instructions who experienced iTLB   |
|                                       |         |           |   true miss.                          |
| FRONTEND_RETIRED:L2_MISS              |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   Instructions who experienced        |
|                                       |         |           |   Instruction L2 Cache true miss.     |
| FRONTEND_RETIRED:L1I_MISS             |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   Instructions who experienced        |
|                                       |         |           |   Instruction L1 Cache true miss.     |
| FRONTEND_RETIRED:DSB_MISS             |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   Instructions experiencing a         |
|                                       |         |           |   critical DSB miss.                  |
| FRONTEND_RETIRED:ANY_DSB_MISS         |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   Instructions experiencing a DSB     |
|                                       |         |           |   miss.                               |
| FRONTEND_RETIRED:IDQ_4_BUBBLES        |   CPU   |   true    | FRONTEND_RETIRED + Retired            |
|                                       |         |           |   instructions after an interval      |
|                                       |         |           |   where the front-end did not         |
|                                       |         |           |   deliver any uops (4 bubbles) for    |
|                                       |         |           |   a period determined by the          |
|                                       |         |           |   fe_thres modifier (set to 1 cycle   |
|                                       |         |           |   by default) and which was not       |
|                                       |         |           |   interrupted by a back-end stall     |
| FRONTEND_RETIRED:IDQ_3_BUBBLES        |   CPU   |   true    | FRONTEND_RETIRED + Counts             |
|                                       |         |           |   instructions retired after an       |
|                                       |         |           |   interval where the front-end did    |
|                                       |         |           |   not deliver more than 1 uop (3      |
|                                       |         |           |   bubbles) for a period determined    |
|                                       |         |           |   by the fe_thres modifier (set to    |
|                                       |         |           |   1 cycle by default) and which was   |
|                                       |         |           |   not interrupted by a back-end stall |
| FRONTEND_RETIRED:IDQ_2_BUBBLES        |   CPU   |   true    | FRONTEND_RETIRED + Counts             |
|                                       |         |           |   instructions retired after an       |
|                                       |         |           |   interval where the front-end did    |
|                                       |         |           |   not deliver more than 2 uops (2     |
|                                       |         |           |   bubbles) for a period determined    |
|                                       |         |           |   by the fe_thres modifier (set to    |
|                                       |         |           |   1 cycle by default) and which was   |
|                                       |         |           |   not interrupted by a back-end stall |
| FRONTEND_RETIRED:IDQ_1_BUBBLE         |   CPU   |   true    | FRONTEND_RETIRED + Counts             |
|                                       |         |           |   instructions retired after an       |
|                                       |         |           |   interval where the front-end did    |
|                                       |         |           |   not deliver more than 3 uops (1     |
|                                       |         |           |   bubble) for a period determined     |
|                                       |         |           |   by the fe_thres modifier (set to    |
|                                       |         |           |   1 cycle by default) and which was   |
|                                       |         |           |   not interrupted by a back-end stall |
| FRONTEND_RETIRED:e=0                  |   CPU   |   true    | FRONTEND_RETIRED + edge level (may    |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| FRONTEND_RETIRED:i=0                  |   CPU   |   true    | FRONTEND_RETIRED + invert             |
| FRONTEND_RETIRED:c=0                  |   CPU   |   true    | FRONTEND_RETIRED + counter-mask in    |
|                                       |         |           |   range [0-255]                       |
| FRONTEND_RETIRED:intx=0               |   CPU   |   true    | FRONTEND_RETIRED + monitor only       |
|                                       |         |           |   inside transactional memory region  |
| FRONTEND_RETIRED:intxcp=0             |   CPU   |   true    | FRONTEND_RETIRED + do not count       |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| FRONTEND_RETIRED:fe_thres=0           |   CPU   |   true    | FRONTEND_RETIRED + frontend bubble    |
|                                       |         |           |   latency threshold in cycles         |
|                                       |         |           |   ([1-4095]                           |
| FRONTEND_RETIRED:u=0                  |   CPU   |   true    | FRONTEND_RETIRED + monitor at user    |
|                                       |         |           |   level                               |
| FRONTEND_RETIRED:k=0                  |   CPU   |   true    | FRONTEND_RETIRED + monitor at         |
|                                       |         |           |   kernel level                        |
| FRONTEND_RETIRED:period=0             |   CPU   |   true    | FRONTEND_RETIRED + sampling period    |
| FRONTEND_RETIRED:freq=0               |   CPU   |   true    | FRONTEND_RETIRED + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| FRONTEND_RETIRED:precise=0            |   CPU   |   true    | FRONTEND_RETIRED + precise event      |
|                                       |         |           |   sampling                            |
| FRONTEND_RETIRED:excl=0               |   CPU   |   true    | FRONTEND_RETIRED + exclusive access   |
| FRONTEND_RETIRED:mg=0                 |   CPU   |   true    | FRONTEND_RETIRED + monitor guest      |
|                                       |         |           |   execution                           |
| FRONTEND_RETIRED:mh=0                 |   CPU   |   true    | FRONTEND_RETIRED + monitor host       |
|                                       |         |           |   execution                           |
| FRONTEND_RETIRED:cpu=0                |   CPU   |   true    | FRONTEND_RETIRED + CPU to program     |
| FRONTEND_RETIRED:pinned=0             |   CPU   |   true    | FRONTEND_RETIRED + pin event to       |
|                                       |         |           |   counters                            |
| BR_MISP_RETIRED                       |   CPU   |   true    | Mispredicted branch instructions      |
|                                       |         |           |   retired.                            |
| BR_MISP_RETIRED:INDIRECT              |   CPU   |   true    | BR_MISP_RETIRED + All                 |
|                                       |         |           |   miss-predicted indirect branch      |
|                                       |         |           |   instructions retired (excluding     |
|                                       |         |           |   RETs. TSX aborts is considered      |
|                                       |         |           |   indirect branch).                   |
| BR_MISP_RETIRED:NEAR_TAKEN            |   CPU   |   true    | BR_MISP_RETIRED + Number of near      |
|                                       |         |           |   branch instructions retired that    |
|                                       |         |           |   were mispredicted and taken.        |
| BR_MISP_RETIRED:COND                  |   CPU   |   true    | BR_MISP_RETIRED + Mispredicted        |
|                                       |         |           |   conditional branch instructions     |
|                                       |         |           |   retired.                            |
| BR_MISP_RETIRED:COND_NTAKEN           |   CPU   |   true    | BR_MISP_RETIRED + Mispredicted        |
|                                       |         |           |   non-taken conditional branch        |
|                                       |         |           |   instructions retired.               |
| BR_MISP_RETIRED:INDIRECT_CALL         |   CPU   |   true    | BR_MISP_RETIRED + Mispredicted        |
|                                       |         |           |   indirect CALL instructions retired. |
| BR_MISP_RETIRED:COND_TAKEN            |   CPU   |   true    | BR_MISP_RETIRED + number of branch    |
|                                       |         |           |   instructions retired that were      |
|                                       |         |           |   mispredicted and taken. Non PEBS    |
| BR_MISP_RETIRED:ALL_BRANCHES          |   CPU   |   true    | BR_MISP_RETIRED + All mispredicted    |
|                                       |         |           |   branch instructions retired.        |
| BR_MISP_RETIRED:e=0                   |   CPU   |   true    | BR_MISP_RETIRED + edge level (may     |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| BR_MISP_RETIRED:i=0                   |   CPU   |   true    | BR_MISP_RETIRED + invert              |
| BR_MISP_RETIRED:c=0                   |   CPU   |   true    | BR_MISP_RETIRED + counter-mask in     |
|                                       |         |           |   range [0-255]                       |
| BR_MISP_RETIRED:intx=0                |   CPU   |   true    | BR_MISP_RETIRED + monitor only        |
|                                       |         |           |   inside transactional memory region  |
| BR_MISP_RETIRED:intxcp=0              |   CPU   |   true    | BR_MISP_RETIRED + do not count        |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| BR_MISP_RETIRED:u=0                   |   CPU   |   true    | BR_MISP_RETIRED + monitor at user     |
|                                       |         |           |   level                               |
| BR_MISP_RETIRED:k=0                   |   CPU   |   true    | BR_MISP_RETIRED + monitor at kernel   |
|                                       |         |           |   level                               |
| BR_MISP_RETIRED:period=0              |   CPU   |   true    | BR_MISP_RETIRED + sampling period     |
| BR_MISP_RETIRED:freq=0                |   CPU   |   true    | BR_MISP_RETIRED + sampling            |
|                                       |         |           |   frequency (Hz)                      |
| BR_MISP_RETIRED:precise=0             |   CPU   |   true    | BR_MISP_RETIRED + precise event       |
|                                       |         |           |   sampling                            |
| BR_MISP_RETIRED:excl=0                |   CPU   |   true    | BR_MISP_RETIRED + exclusive access    |
| BR_MISP_RETIRED:mg=0                  |   CPU   |   true    | BR_MISP_RETIRED + monitor guest       |
|                                       |         |           |   execution                           |
| BR_MISP_RETIRED:mh=0                  |   CPU   |   true    | BR_MISP_RETIRED + monitor host        |
|                                       |         |           |   execution                           |
| BR_MISP_RETIRED:cpu=0                 |   CPU   |   true    | BR_MISP_RETIRED + CPU to program      |
| BR_MISP_RETIRED:pinned=0              |   CPU   |   true    | BR_MISP_RETIRED + pin event to        |
|                                       |         |           |   counters                            |
| BR_INST_RETIRED                       |   CPU   |   true    | Branch instructions retired.          |
| BR_INST_RETIRED:INDIRECT              |   CPU   |   true    | BR_INST_RETIRED + Indirect near       |
|                                       |         |           |   branch instructions retired         |
|                                       |         |           |   (excluding returns)                 |
| BR_INST_RETIRED:FAR_BRANCH            |   CPU   |   true    | BR_INST_RETIRED + Far branch          |
|                                       |         |           |   instructions retired.               |
| BR_INST_RETIRED:NEAR_TAKEN            |   CPU   |   true    | BR_INST_RETIRED + Taken branch        |
|                                       |         |           |   instructions retired.               |
| BR_INST_RETIRED:COND                  |   CPU   |   true    | BR_INST_RETIRED + Conditional         |
|                                       |         |           |   branch instructions retired.        |
| BR_INST_RETIRED:COND_NTAKEN           |   CPU   |   true    | BR_INST_RETIRED + Not taken branch    |
|                                       |         |           |   instructions retired.               |
| BR_INST_RETIRED:NEAR_RETURN           |   CPU   |   true    | BR_INST_RETIRED + Return              |
|                                       |         |           |   instructions retired.               |
| BR_INST_RETIRED:NEAR_CALL             |   CPU   |   true    | BR_INST_RETIRED + Direct and          |
|                                       |         |           |   indirect near call instructions     |
|                                       |         |           |   retired.                            |
| BR_INST_RETIRED:COND_TAKEN            |   CPU   |   true    | BR_INST_RETIRED + Taken conditional   |
|                                       |         |           |   branch instructions retired.        |
| BR_INST_RETIRED:ALL_BRANCHES          |   CPU   |   true    | BR_INST_RETIRED + All branch          |
|                                       |         |           |   instructions retired.               |
| BR_INST_RETIRED:e=0                   |   CPU   |   true    | BR_INST_RETIRED + edge level (may     |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| BR_INST_RETIRED:i=0                   |   CPU   |   true    | BR_INST_RETIRED + invert              |
| BR_INST_RETIRED:c=0                   |   CPU   |   true    | BR_INST_RETIRED + counter-mask in     |
|                                       |         |           |   range [0-255]                       |
| BR_INST_RETIRED:intx=0                |   CPU   |   true    | BR_INST_RETIRED + monitor only        |
|                                       |         |           |   inside transactional memory region  |
| BR_INST_RETIRED:intxcp=0              |   CPU   |   true    | BR_INST_RETIRED + do not count        |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| BR_INST_RETIRED:u=0                   |   CPU   |   true    | BR_INST_RETIRED + monitor at user     |
|                                       |         |           |   level                               |
| BR_INST_RETIRED:k=0                   |   CPU   |   true    | BR_INST_RETIRED + monitor at kernel   |
|                                       |         |           |   level                               |
| BR_INST_RETIRED:period=0              |   CPU   |   true    | BR_INST_RETIRED + sampling period     |
| BR_INST_RETIRED:freq=0                |   CPU   |   true    | BR_INST_RETIRED + sampling            |
|                                       |         |           |   frequency (Hz)                      |
| BR_INST_RETIRED:precise=0             |   CPU   |   true    | BR_INST_RETIRED + precise event       |
|                                       |         |           |   sampling                            |
| BR_INST_RETIRED:excl=0                |   CPU   |   true    | BR_INST_RETIRED + exclusive access    |
| BR_INST_RETIRED:mg=0                  |   CPU   |   true    | BR_INST_RETIRED + monitor guest       |
|                                       |         |           |   execution                           |
| BR_INST_RETIRED:mh=0                  |   CPU   |   true    | BR_INST_RETIRED + monitor host        |
|                                       |         |           |   execution                           |
| BR_INST_RETIRED:cpu=0                 |   CPU   |   true    | BR_INST_RETIRED + CPU to program      |
| BR_INST_RETIRED:pinned=0              |   CPU   |   true    | BR_INST_RETIRED + pin event to        |
|                                       |         |           |   counters                            |
| MACHINE_CLEARS                        |   CPU   |   true    | Machine clear asserted.               |
| MACHINE_CLEARS:SMC                    |   CPU   |   true    | MACHINE_CLEARS + Self-modifying       |
|                                       |         |           |   code (SMC) detected.                |
| MACHINE_CLEARS:MEMORY_ORDERING        |   CPU   |   true    | MACHINE_CLEARS + Number of machine    |
|                                       |         |           |   clears due to memory ordering       |
|                                       |         |           |   conflicts.                          |
| MACHINE_CLEARS:COUNT                  |   CPU   |   true    | MACHINE_CLEARS + Number of machine    |
|                                       |         |           |   clears (nukes) of any type.         |
| MACHINE_CLEARS:e=0                    |   CPU   |   true    | MACHINE_CLEARS + edge level (may      |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| MACHINE_CLEARS:i=0                    |   CPU   |   true    | MACHINE_CLEARS + invert               |
| MACHINE_CLEARS:c=0                    |   CPU   |   true    | MACHINE_CLEARS + counter-mask in      |
|                                       |         |           |   range [0-255]                       |
| MACHINE_CLEARS:intx=0                 |   CPU   |   true    | MACHINE_CLEARS + monitor only         |
|                                       |         |           |   inside transactional memory region  |
| MACHINE_CLEARS:intxcp=0               |   CPU   |   true    | MACHINE_CLEARS + do not count         |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| MACHINE_CLEARS:u=0                    |   CPU   |   true    | MACHINE_CLEARS + monitor at user      |
|                                       |         |           |   level                               |
| MACHINE_CLEARS:k=0                    |   CPU   |   true    | MACHINE_CLEARS + monitor at kernel    |
|                                       |         |           |   level                               |
| MACHINE_CLEARS:period=0               |   CPU   |   true    | MACHINE_CLEARS + sampling period      |
| MACHINE_CLEARS:freq=0                 |   CPU   |   true    | MACHINE_CLEARS + sampling frequency   |
|                                       |         |           |   (Hz)                                |
| MACHINE_CLEARS:excl=0                 |   CPU   |   true    | MACHINE_CLEARS + exclusive access     |
| MACHINE_CLEARS:mg=0                   |   CPU   |   true    | MACHINE_CLEARS + monitor guest        |
|                                       |         |           |   execution                           |
| MACHINE_CLEARS:mh=0                   |   CPU   |   true    | MACHINE_CLEARS + monitor host         |
|                                       |         |           |   execution                           |
| MACHINE_CLEARS:cpu=0                  |   CPU   |   true    | MACHINE_CLEARS + CPU to program       |
| MACHINE_CLEARS:pinned=0               |   CPU   |   true    | MACHINE_CLEARS + pin event to         |
|                                       |         |           |   counters                            |
| MACHINE_CLEARS:hw_smpl=0              |   CPU   |   true    | MACHINE_CLEARS + enable hardware      |
|                                       |         |           |   sampling                            |
| UOPS_RETIRED                          |   CPU   |   true    | Retired uops.                         |
| UOPS_RETIRED:SLOTS                    |   CPU   |   true    | UOPS_RETIRED + Retirement slots used. |
| UOPS_RETIRED:TOTAL_CYCLES             |   CPU   |   true    | UOPS_RETIRED + Cycles with less       |
|                                       |         |           |   than 10 actually retired uops.      |
| UOPS_RETIRED:STALL_CYCLES             |   CPU   |   true    | UOPS_RETIRED + Cycles without         |
|                                       |         |           |   actually retired uops.              |
| UOPS_RETIRED:e=0                      |   CPU   |   true    | UOPS_RETIRED + edge level (may        |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| UOPS_RETIRED:i=0                      |   CPU   |   true    | UOPS_RETIRED + invert                 |
| UOPS_RETIRED:c=0                      |   CPU   |   true    | UOPS_RETIRED + counter-mask in        |
|                                       |         |           |   range [0-255]                       |
| UOPS_RETIRED:intx=0                   |   CPU   |   true    | UOPS_RETIRED + monitor only inside    |
|                                       |         |           |   transactional memory region         |
| UOPS_RETIRED:intxcp=0                 |   CPU   |   true    | UOPS_RETIRED + do not count           |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| UOPS_RETIRED:u=0                      |   CPU   |   true    | UOPS_RETIRED + monitor at user level  |
| UOPS_RETIRED:k=0                      |   CPU   |   true    | UOPS_RETIRED + monitor at kernel      |
|                                       |         |           |   level                               |
| UOPS_RETIRED:period=0                 |   CPU   |   true    | UOPS_RETIRED + sampling period        |
| UOPS_RETIRED:freq=0                   |   CPU   |   true    | UOPS_RETIRED + sampling frequency     |
|                                       |         |           |   (Hz)                                |
| UOPS_RETIRED:excl=0                   |   CPU   |   true    | UOPS_RETIRED + exclusive access       |
| UOPS_RETIRED:mg=0                     |   CPU   |   true    | UOPS_RETIRED + monitor guest          |
|                                       |         |           |   execution                           |
| UOPS_RETIRED:mh=0                     |   CPU   |   true    | UOPS_RETIRED + monitor host execution |
| UOPS_RETIRED:cpu=0                    |   CPU   |   true    | UOPS_RETIRED + CPU to program         |
| UOPS_RETIRED:pinned=0                 |   CPU   |   true    | UOPS_RETIRED + pin event to counters  |
| UOPS_RETIRED:hw_smpl=0                |   CPU   |   true    | UOPS_RETIRED + enable hardware        |
|                                       |         |           |   sampling                            |
| ASSISTS                               |   CPU   |   true    | Software assist.                      |
| ASSISTS:ANY                           |   CPU   |   true    | ASSISTS + Number of occurrences       |
|                                       |         |           |   where a microcode assist is         |
|                                       |         |           |   invoked by hardware.                |
| ASSISTS:FP                            |   CPU   |   true    | ASSISTS + Counts all microcode FP     |
|                                       |         |           |   assists.                            |
| ASSISTS:e=0                           |   CPU   |   true    | ASSISTS + edge level (may require     |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| ASSISTS:i=0                           |   CPU   |   true    | ASSISTS + invert                      |
| ASSISTS:c=0                           |   CPU   |   true    | ASSISTS + counter-mask in range       |
|                                       |         |           |   [0-255]                             |
| ASSISTS:intx=0                        |   CPU   |   true    | ASSISTS + monitor only inside         |
|                                       |         |           |   transactional memory region         |
| ASSISTS:intxcp=0                      |   CPU   |   true    | ASSISTS + do not count occurrences    |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| ASSISTS:u=0                           |   CPU   |   true    | ASSISTS + monitor at user level       |
| ASSISTS:k=0                           |   CPU   |   true    | ASSISTS + monitor at kernel level     |
| ASSISTS:period=0                      |   CPU   |   true    | ASSISTS + sampling period             |
| ASSISTS:freq=0                        |   CPU   |   true    | ASSISTS + sampling frequency (Hz)     |
| ASSISTS:excl=0                        |   CPU   |   true    | ASSISTS + exclusive access            |
| ASSISTS:mg=0                          |   CPU   |   true    | ASSISTS + monitor guest execution     |
| ASSISTS:mh=0                          |   CPU   |   true    | ASSISTS + monitor host execution      |
| ASSISTS:cpu=0                         |   CPU   |   true    | ASSISTS + CPU to program              |
| ASSISTS:pinned=0                      |   CPU   |   true    | ASSISTS + pin event to counters       |
| ASSISTS:hw_smpl=0                     |   CPU   |   true    | ASSISTS + enable hardware sampling    |
| TLB_FLUSH                             |   CPU   |   true    | Data TLB flushes.                     |
| TLB_FLUSH:STLB_ANY                    |   CPU   |   true    | TLB_FLUSH + STLB flush attempts       |
| TLB_FLUSH:DTLB_THREAD                 |   CPU   |   true    | TLB_FLUSH + DTLB flush attempts of    |
|                                       |         |           |   the thread-specific entries         |
| TLB_FLUSH:e=0                         |   CPU   |   true    | TLB_FLUSH + edge level (may require   |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| TLB_FLUSH:i=0                         |   CPU   |   true    | TLB_FLUSH + invert                    |
| TLB_FLUSH:c=0                         |   CPU   |   true    | TLB_FLUSH + counter-mask in range     |
|                                       |         |           |   [0-255]                             |
| TLB_FLUSH:intx=0                      |   CPU   |   true    | TLB_FLUSH + monitor only inside       |
|                                       |         |           |   transactional memory region         |
| TLB_FLUSH:intxcp=0                    |   CPU   |   true    | TLB_FLUSH + do not count              |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| TLB_FLUSH:u=0                         |   CPU   |   true    | TLB_FLUSH + monitor at user level     |
| TLB_FLUSH:k=0                         |   CPU   |   true    | TLB_FLUSH + monitor at kernel level   |
| TLB_FLUSH:period=0                    |   CPU   |   true    | TLB_FLUSH + sampling period           |
| TLB_FLUSH:freq=0                      |   CPU   |   true    | TLB_FLUSH + sampling frequency (Hz)   |
| TLB_FLUSH:excl=0                      |   CPU   |   true    | TLB_FLUSH + exclusive access          |
| TLB_FLUSH:mg=0                        |   CPU   |   true    | TLB_FLUSH + monitor guest execution   |
| TLB_FLUSH:mh=0                        |   CPU   |   true    | TLB_FLUSH + monitor host execution    |
| TLB_FLUSH:cpu=0                       |   CPU   |   true    | TLB_FLUSH + CPU to program            |
| TLB_FLUSH:pinned=0                    |   CPU   |   true    | TLB_FLUSH + pin event to counters     |
| TLB_FLUSH:hw_smpl=0                   |   CPU   |   true    | TLB_FLUSH + enable hardware sampling  |
| UOPS_EXECUTED                         |   CPU   |   true    | Uops executed.                        |
| UOPS_EXECUTED:X87                     |   CPU   |   true    | UOPS_EXECUTED + Counts the number     |
|                                       |         |           |   of x87 uops dispatched.             |
| UOPS_EXECUTED:CORE_CYCLES_GE_4        |   CPU   |   true    | UOPS_EXECUTED + Cycles at least 4     |
|                                       |         |           |   micro-op is executed from any       |
|                                       |         |           |   thread on physical core.            |
| UOPS_EXECUTED:CORE_CYCLES_GE_3        |   CPU   |   true    | UOPS_EXECUTED + Cycles at least 3     |
|                                       |         |           |   micro-op is executed from any       |
|                                       |         |           |   thread on physical core.            |
| UOPS_EXECUTED:CORE_CYCLES_GE_2        |   CPU   |   true    | UOPS_EXECUTED + Cycles at least 2     |
|                                       |         |           |   micro-op is executed from any       |
|                                       |         |           |   thread on physical core.            |
| UOPS_EXECUTED:CORE_CYCLES_GE_1        |   CPU   |   true    | UOPS_EXECUTED + Cycles at least 1     |
|                                       |         |           |   micro-op is executed from any       |
|                                       |         |           |   thread on physical core.            |
| UOPS_EXECUTED:CORE                    |   CPU   |   true    | UOPS_EXECUTED + Number of uops        |
|                                       |         |           |   executed on the core.               |
| UOPS_EXECUTED:CYCLES_GE_4             |   CPU   |   true    | UOPS_EXECUTED + Cycles where at       |
|                                       |         |           |   least 4 uops were executed          |
|                                       |         |           |   per-thread                          |
| UOPS_EXECUTED:CYCLES_GE_3             |   CPU   |   true    | UOPS_EXECUTED + Cycles where at       |
|                                       |         |           |   least 3 uops were executed          |
|                                       |         |           |   per-thread                          |
| UOPS_EXECUTED:CYCLES_GE_2             |   CPU   |   true    | UOPS_EXECUTED + Cycles where at       |
|                                       |         |           |   least 2 uops were executed          |
|                                       |         |           |   per-thread                          |
| UOPS_EXECUTED:CYCLES_GE_1             |   CPU   |   true    | UOPS_EXECUTED + Cycles where at       |
|                                       |         |           |   least 1 uop was executed per-thread |
| UOPS_EXECUTED:STALL_CYCLES            |   CPU   |   true    | UOPS_EXECUTED + Counts number of      |
|                                       |         |           |   cycles no uops were dispatched to   |
|                                       |         |           |   be executed on this thread.         |
| UOPS_EXECUTED:THREAD                  |   CPU   |   true    | UOPS_EXECUTED + Counts the number     |
|                                       |         |           |   of uops to be executed per-thread   |
|                                       |         |           |   each cycle.                         |
| UOPS_EXECUTED:e=0                     |   CPU   |   true    | UOPS_EXECUTED + edge level (may       |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| UOPS_EXECUTED:i=0                     |   CPU   |   true    | UOPS_EXECUTED + invert                |
| UOPS_EXECUTED:c=0                     |   CPU   |   true    | UOPS_EXECUTED + counter-mask in       |
|                                       |         |           |   range [0-255]                       |
| UOPS_EXECUTED:intx=0                  |   CPU   |   true    | UOPS_EXECUTED + monitor only inside   |
|                                       |         |           |   transactional memory region         |
| UOPS_EXECUTED:intxcp=0                |   CPU   |   true    | UOPS_EXECUTED + do not count          |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| UOPS_EXECUTED:u=0                     |   CPU   |   true    | UOPS_EXECUTED + monitor at user level |
| UOPS_EXECUTED:k=0                     |   CPU   |   true    | UOPS_EXECUTED + monitor at kernel     |
|                                       |         |           |   level                               |
| UOPS_EXECUTED:period=0                |   CPU   |   true    | UOPS_EXECUTED + sampling period       |
| UOPS_EXECUTED:freq=0                  |   CPU   |   true    | UOPS_EXECUTED + sampling frequency    |
|                                       |         |           |   (Hz)                                |
| UOPS_EXECUTED:excl=0                  |   CPU   |   true    | UOPS_EXECUTED + exclusive access      |
| UOPS_EXECUTED:mg=0                    |   CPU   |   true    | UOPS_EXECUTED + monitor guest         |
|                                       |         |           |   execution                           |
| UOPS_EXECUTED:mh=0                    |   CPU   |   true    | UOPS_EXECUTED + monitor host          |
|                                       |         |           |   execution                           |
| UOPS_EXECUTED:cpu=0                   |   CPU   |   true    | UOPS_EXECUTED + CPU to program        |
| UOPS_EXECUTED:pinned=0                |   CPU   |   true    | UOPS_EXECUTED + pin event to counters |
| UOPS_EXECUTED:hw_smpl=0               |   CPU   |   true    | UOPS_EXECUTED + enable hardware       |
|                                       |         |           |   sampling                            |
| OFFCORE_REQUESTS                      |   CPU   |   true    | Requests sent to uncore.              |
| OFFCORE_REQUESTS:ALL_REQUESTS         |   CPU   |   true    | OFFCORE_REQUESTS + Any memory         |
|                                       |         |           |   transaction that reached the SQ.    |
| OFFCORE_REQUESTS:L3_MISS_DEMAND_DA... |   CPU   |   true    | OFFCORE_REQUESTS + Demand Data Read   |
|                                       |         |           |   requests who miss L3 cache          |
| OFFCORE_REQUESTS:ALL_DATA_RD          |   CPU   |   true    | OFFCORE_REQUESTS + Demand and         |
|                                       |         |           |   prefetch data reads                 |
| OFFCORE_REQUESTS:DEMAND_RFO           |   CPU   |   true    | OFFCORE_REQUESTS + Demand RFO         |
|                                       |         |           |   requests including regular RFOs,    |
|                                       |         |           |   locks, ItoM                         |
| OFFCORE_REQUESTS:DEMAND_DATA_RD       |   CPU   |   true    | OFFCORE_REQUESTS + Demand Data Read   |
|                                       |         |           |   requests sent to uncore             |
| OFFCORE_REQUESTS:DEMAND_CODE_RD       |   CPU   |   true    | OFFCORE_REQUESTS + Counts cacheable   |
|                                       |         |           |   and non-cacheable code reads to     |
|                                       |         |           |   the core.                           |
| OFFCORE_REQUESTS:e=0                  |   CPU   |   true    | OFFCORE_REQUESTS + edge level (may    |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| OFFCORE_REQUESTS:i=0                  |   CPU   |   true    | OFFCORE_REQUESTS + invert             |
| OFFCORE_REQUESTS:c=0                  |   CPU   |   true    | OFFCORE_REQUESTS + counter-mask in    |
|                                       |         |           |   range [0-255]                       |
| OFFCORE_REQUESTS:intx=0               |   CPU   |   true    | OFFCORE_REQUESTS + monitor only       |
|                                       |         |           |   inside transactional memory region  |
| OFFCORE_REQUESTS:intxcp=0             |   CPU   |   true    | OFFCORE_REQUESTS + do not count       |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| OFFCORE_REQUESTS:u=0                  |   CPU   |   true    | OFFCORE_REQUESTS + monitor at user    |
|                                       |         |           |   level                               |
| OFFCORE_REQUESTS:k=0                  |   CPU   |   true    | OFFCORE_REQUESTS + monitor at         |
|                                       |         |           |   kernel level                        |
| OFFCORE_REQUESTS:period=0             |   CPU   |   true    | OFFCORE_REQUESTS + sampling period    |
| OFFCORE_REQUESTS:freq=0               |   CPU   |   true    | OFFCORE_REQUESTS + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| OFFCORE_REQUESTS:excl=0               |   CPU   |   true    | OFFCORE_REQUESTS + exclusive access   |
| OFFCORE_REQUESTS:mg=0                 |   CPU   |   true    | OFFCORE_REQUESTS + monitor guest      |
|                                       |         |           |   execution                           |
| OFFCORE_REQUESTS:mh=0                 |   CPU   |   true    | OFFCORE_REQUESTS + monitor host       |
|                                       |         |           |   execution                           |
| OFFCORE_REQUESTS:cpu=0                |   CPU   |   true    | OFFCORE_REQUESTS + CPU to program     |
| OFFCORE_REQUESTS:pinned=0             |   CPU   |   true    | OFFCORE_REQUESTS + pin event to       |
|                                       |         |           |   counters                            |
| OFFCORE_REQUESTS:hw_smpl=0            |   CPU   |   true    | OFFCORE_REQUESTS + enable hardware    |
|                                       |         |           |   sampling                            |
| DSB2MITE_SWITCHES                     |   CPU   |   true    | Number of DSB to MITE switches.       |
| DSB2MITE_SWITCHES:COUNT               |   CPU   |   true    | DSB2MITE_SWITCHES + DSB-to-MITE       |
|                                       |         |           |   transitions count.                  |
| DSB2MITE_SWITCHES:PENALTY_CYCLES      |   CPU   |   true    | DSB2MITE_SWITCHES + DSB-to-MITE       |
|                                       |         |           |   switch true penalty cycles.         |
| DSB2MITE_SWITCHES:e=0                 |   CPU   |   true    | DSB2MITE_SWITCHES + edge level (may   |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| DSB2MITE_SWITCHES:i=0                 |   CPU   |   true    | DSB2MITE_SWITCHES + invert            |
| DSB2MITE_SWITCHES:c=0                 |   CPU   |   true    | DSB2MITE_SWITCHES + counter-mask in   |
|                                       |         |           |   range [0-255]                       |
| DSB2MITE_SWITCHES:intx=0              |   CPU   |   true    | DSB2MITE_SWITCHES + monitor only      |
|                                       |         |           |   inside transactional memory region  |
| DSB2MITE_SWITCHES:intxcp=0            |   CPU   |   true    | DSB2MITE_SWITCHES + do not count      |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| DSB2MITE_SWITCHES:u=0                 |   CPU   |   true    | DSB2MITE_SWITCHES + monitor at user   |
|                                       |         |           |   level                               |
| DSB2MITE_SWITCHES:k=0                 |   CPU   |   true    | DSB2MITE_SWITCHES + monitor at        |
|                                       |         |           |   kernel level                        |
| DSB2MITE_SWITCHES:period=0            |   CPU   |   true    | DSB2MITE_SWITCHES + sampling period   |
| DSB2MITE_SWITCHES:freq=0              |   CPU   |   true    | DSB2MITE_SWITCHES + sampling          |
|                                       |         |           |   frequency (Hz)                      |
| DSB2MITE_SWITCHES:excl=0              |   CPU   |   true    | DSB2MITE_SWITCHES + exclusive access  |
| DSB2MITE_SWITCHES:mg=0                |   CPU   |   true    | DSB2MITE_SWITCHES + monitor guest     |
|                                       |         |           |   execution                           |
| DSB2MITE_SWITCHES:mh=0                |   CPU   |   true    | DSB2MITE_SWITCHES + monitor host      |
|                                       |         |           |   execution                           |
| DSB2MITE_SWITCHES:cpu=0               |   CPU   |   true    | DSB2MITE_SWITCHES + CPU to program    |
| DSB2MITE_SWITCHES:pinned=0            |   CPU   |   true    | DSB2MITE_SWITCHES + pin event to      |
|                                       |         |           |   counters                            |
| DSB2MITE_SWITCHES:hw_smpl=0           |   CPU   |   true    | DSB2MITE_SWITCHES + enable hardware   |
|                                       |         |           |   sampling                            |
| LSD                                   |   CPU   |   true    | LSD (Loop stream detector)            |
|                                       |         |           |   operations.                         |
| LSD:CYCLES_OK                         |   CPU   |   true    | LSD + Cycles optimal number of Uops   |
|                                       |         |           |   delivered by the LSD, but did not   |
|                                       |         |           |   come from the decoder.              |
| LSD:CYCLES_ACTIVE                     |   CPU   |   true    | LSD + Cycles Uops delivered by the    |
|                                       |         |           |   LSD, but didn't come from the       |
|                                       |         |           |   decoder.                            |
| LSD:UOPS                              |   CPU   |   true    | LSD + Number of Uops delivered by     |
|                                       |         |           |   the LSD.                            |
| LSD:e=0                               |   CPU   |   true    | LSD + edge level (may require         |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| LSD:i=0                               |   CPU   |   true    | LSD + invert                          |
| LSD:c=0                               |   CPU   |   true    | LSD + counter-mask in range [0-255]   |
| LSD:intx=0                            |   CPU   |   true    | LSD + monitor only inside             |
|                                       |         |           |   transactional memory region         |
| LSD:intxcp=0                          |   CPU   |   true    | LSD + do not count occurrences        |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| LSD:u=0                               |   CPU   |   true    | LSD + monitor at user level           |
| LSD:k=0                               |   CPU   |   true    | LSD + monitor at kernel level         |
| LSD:period=0                          |   CPU   |   true    | LSD + sampling period                 |
| LSD:freq=0                            |   CPU   |   true    | LSD + sampling frequency (Hz)         |
| LSD:excl=0                            |   CPU   |   true    | LSD + exclusive access                |
| LSD:mg=0                              |   CPU   |   true    | LSD + monitor guest execution         |
| LSD:mh=0                              |   CPU   |   true    | LSD + monitor host execution          |
| LSD:cpu=0                             |   CPU   |   true    | LSD + CPU to program                  |
| LSD:pinned=0                          |   CPU   |   true    | LSD + pin event to counters           |
| LSD:hw_smpl=0                         |   CPU   |   true    | LSD + enable hardware sampling        |
| EXE_ACTIVITY                          |   CPU   |   true    | Execution activity,                   |
| EXE_ACTIVITY:EXE_BOUND_0_PORTS        |   CPU   |   true    | EXE_ACTIVITY + Cycles where no uops   |
|                                       |         |           |   were executed, the Reservation      |
|                                       |         |           |   Station was not empty, the Store    |
|                                       |         |           |   Buffer was full and there was no    |
|                                       |         |           |   outstanding load.                   |
| EXE_ACTIVITY:BOUND_ON_STORES          |   CPU   |   true    | EXE_ACTIVITY + Cycles where the       |
|                                       |         |           |   Store Buffer was full and no        |
|                                       |         |           |   loads caused an execution stall.    |
| EXE_ACTIVITY:4_PORTS_UTIL             |   CPU   |   true    | EXE_ACTIVITY + Cycles total of 4      |
|                                       |         |           |   uops are executed on all ports      |
|                                       |         |           |   and Reservation Station was not     |
|                                       |         |           |   empty.                              |
| EXE_ACTIVITY:3_PORTS_UTIL             |   CPU   |   true    | EXE_ACTIVITY + Cycles total of 3      |
|                                       |         |           |   uops are executed on all ports      |
|                                       |         |           |   and Reservation Station was not     |
|                                       |         |           |   empty.                              |
| EXE_ACTIVITY:2_PORTS_UTIL             |   CPU   |   true    | EXE_ACTIVITY + Cycles total of 2      |
|                                       |         |           |   uops are executed on all ports      |
|                                       |         |           |   and Reservation Station was not     |
|                                       |         |           |   empty.                              |
| EXE_ACTIVITY:1_PORTS_UTIL             |   CPU   |   true    | EXE_ACTIVITY + Cycles total of 1      |
|                                       |         |           |   uop is executed on all ports and    |
|                                       |         |           |   Reservation Station was not empty.  |
| EXE_ACTIVITY:e=0                      |   CPU   |   true    | EXE_ACTIVITY + edge level (may        |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| EXE_ACTIVITY:i=0                      |   CPU   |   true    | EXE_ACTIVITY + invert                 |
| EXE_ACTIVITY:c=0                      |   CPU   |   true    | EXE_ACTIVITY + counter-mask in        |
|                                       |         |           |   range [0-255]                       |
| EXE_ACTIVITY:intx=0                   |   CPU   |   true    | EXE_ACTIVITY + monitor only inside    |
|                                       |         |           |   transactional memory region         |
| EXE_ACTIVITY:intxcp=0                 |   CPU   |   true    | EXE_ACTIVITY + do not count           |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| EXE_ACTIVITY:u=0                      |   CPU   |   true    | EXE_ACTIVITY + monitor at user level  |
| EXE_ACTIVITY:k=0                      |   CPU   |   true    | EXE_ACTIVITY + monitor at kernel      |
|                                       |         |           |   level                               |
| EXE_ACTIVITY:period=0                 |   CPU   |   true    | EXE_ACTIVITY + sampling period        |
| EXE_ACTIVITY:freq=0                   |   CPU   |   true    | EXE_ACTIVITY + sampling frequency     |
|                                       |         |           |   (Hz)                                |
| EXE_ACTIVITY:excl=0                   |   CPU   |   true    | EXE_ACTIVITY + exclusive access       |
| EXE_ACTIVITY:mg=0                     |   CPU   |   true    | EXE_ACTIVITY + monitor guest          |
|                                       |         |           |   execution                           |
| EXE_ACTIVITY:mh=0                     |   CPU   |   true    | EXE_ACTIVITY + monitor host execution |
| EXE_ACTIVITY:cpu=0                    |   CPU   |   true    | EXE_ACTIVITY + CPU to program         |
| EXE_ACTIVITY:pinned=0                 |   CPU   |   true    | EXE_ACTIVITY + pin event to counters  |
| EXE_ACTIVITY:hw_smpl=0                |   CPU   |   true    | EXE_ACTIVITY + enable hardware        |
|                                       |         |           |   sampling                            |
| CYCLE_ACTIVITY                        |   CPU   |   true    | Stalled cycles.                       |
| CYCLE_ACTIVITY:STALLS_MEM_ANY         |   CPU   |   true    | CYCLE_ACTIVITY + Execution stalls     |
|                                       |         |           |   while memory subsystem has an       |
|                                       |         |           |   outstanding load.                   |
| CYCLE_ACTIVITY:CYCLES_MEM_ANY         |   CPU   |   true    | CYCLE_ACTIVITY + Cycles while         |
|                                       |         |           |   memory subsystem has an             |
|                                       |         |           |   outstanding load.                   |
| CYCLE_ACTIVITY:STALLS_L1D_MISS        |   CPU   |   true    | CYCLE_ACTIVITY + Execution stalls     |
|                                       |         |           |   while L1 cache miss demand load     |
|                                       |         |           |   is outstanding.                     |
| CYCLE_ACTIVITY:CYCLES_L1D_MISS        |   CPU   |   true    | CYCLE_ACTIVITY + Cycles while L1      |
|                                       |         |           |   cache miss demand load is           |
|                                       |         |           |   outstanding.                        |
| CYCLE_ACTIVITY:STALLS_L3_MISS         |   CPU   |   true    | CYCLE_ACTIVITY + Execution stalls     |
|                                       |         |           |   while L3 cache miss demand load     |
|                                       |         |           |   is outstanding.                     |
| CYCLE_ACTIVITY:STALLS_L2_MISS         |   CPU   |   true    | CYCLE_ACTIVITY + Execution stalls     |
|                                       |         |           |   while L2 cache miss demand load     |
|                                       |         |           |   is outstanding.                     |
| CYCLE_ACTIVITY:STALLS_TOTAL           |   CPU   |   true    | CYCLE_ACTIVITY + Total execution      |
|                                       |         |           |   stalls.                             |
| CYCLE_ACTIVITY:CYCLES_L3_MISS         |   CPU   |   true    | CYCLE_ACTIVITY + Cycles while L3      |
|                                       |         |           |   cache miss demand load is           |
|                                       |         |           |   outstanding.                        |
| CYCLE_ACTIVITY:CYCLES_L2_MISS         |   CPU   |   true    | CYCLE_ACTIVITY + Cycles while L2      |
|                                       |         |           |   cache miss demand load is           |
|                                       |         |           |   outstanding.                        |
| CYCLE_ACTIVITY:e=0                    |   CPU   |   true    | CYCLE_ACTIVITY + edge level (may      |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| CYCLE_ACTIVITY:i=0                    |   CPU   |   true    | CYCLE_ACTIVITY + invert               |
| CYCLE_ACTIVITY:c=0                    |   CPU   |   true    | CYCLE_ACTIVITY + counter-mask in      |
|                                       |         |           |   range [0-255]                       |
| CYCLE_ACTIVITY:intx=0                 |   CPU   |   true    | CYCLE_ACTIVITY + monitor only         |
|                                       |         |           |   inside transactional memory region  |
| CYCLE_ACTIVITY:intxcp=0               |   CPU   |   true    | CYCLE_ACTIVITY + do not count         |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| CYCLE_ACTIVITY:u=0                    |   CPU   |   true    | CYCLE_ACTIVITY + monitor at user      |
|                                       |         |           |   level                               |
| CYCLE_ACTIVITY:k=0                    |   CPU   |   true    | CYCLE_ACTIVITY + monitor at kernel    |
|                                       |         |           |   level                               |
| CYCLE_ACTIVITY:period=0               |   CPU   |   true    | CYCLE_ACTIVITY + sampling period      |
| CYCLE_ACTIVITY:freq=0                 |   CPU   |   true    | CYCLE_ACTIVITY + sampling frequency   |
|                                       |         |           |   (Hz)                                |
| CYCLE_ACTIVITY:excl=0                 |   CPU   |   true    | CYCLE_ACTIVITY + exclusive access     |
| CYCLE_ACTIVITY:mg=0                   |   CPU   |   true    | CYCLE_ACTIVITY + monitor guest        |
|                                       |         |           |   execution                           |
| CYCLE_ACTIVITY:mh=0                   |   CPU   |   true    | CYCLE_ACTIVITY + monitor host         |
|                                       |         |           |   execution                           |
| CYCLE_ACTIVITY:cpu=0                  |   CPU   |   true    | CYCLE_ACTIVITY + CPU to program       |
| CYCLE_ACTIVITY:pinned=0               |   CPU   |   true    | CYCLE_ACTIVITY + pin event to         |
|                                       |         |           |   counters                            |
| CYCLE_ACTIVITY:hw_smpl=0              |   CPU   |   true    | CYCLE_ACTIVITY + enable hardware      |
|                                       |         |           |   sampling                            |
| RESOURCE_STALLS                       |   CPU   |   true    | Cycles where Allocation is stalled    |
|                                       |         |           |   due to Resource Related reasons.    |
| RESOURCE_STALLS:SB                    |   CPU   |   true    | RESOURCE_STALLS + Cycles stalled      |
|                                       |         |           |   due to no store buffers             |
|                                       |         |           |   available. (not including           |
|                                       |         |           |   draining form sync).                |
| RESOURCE_STALLS:SCOREBOARD            |   CPU   |   true    | RESOURCE_STALLS + Counts cycles       |
|                                       |         |           |   where the pipeline is stalled due   |
|                                       |         |           |   to serializing operations.          |
| RESOURCE_STALLS:e=0                   |   CPU   |   true    | RESOURCE_STALLS + edge level (may     |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| RESOURCE_STALLS:i=0                   |   CPU   |   true    | RESOURCE_STALLS + invert              |
| RESOURCE_STALLS:c=0                   |   CPU   |   true    | RESOURCE_STALLS + counter-mask in     |
|                                       |         |           |   range [0-255]                       |
| RESOURCE_STALLS:intx=0                |   CPU   |   true    | RESOURCE_STALLS + monitor only        |
|                                       |         |           |   inside transactional memory region  |
| RESOURCE_STALLS:intxcp=0              |   CPU   |   true    | RESOURCE_STALLS + do not count        |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| RESOURCE_STALLS:u=0                   |   CPU   |   true    | RESOURCE_STALLS + monitor at user     |
|                                       |         |           |   level                               |
| RESOURCE_STALLS:k=0                   |   CPU   |   true    | RESOURCE_STALLS + monitor at kernel   |
|                                       |         |           |   level                               |
| RESOURCE_STALLS:period=0              |   CPU   |   true    | RESOURCE_STALLS + sampling period     |
| RESOURCE_STALLS:freq=0                |   CPU   |   true    | RESOURCE_STALLS + sampling            |
|                                       |         |           |   frequency (Hz)                      |
| RESOURCE_STALLS:excl=0                |   CPU   |   true    | RESOURCE_STALLS + exclusive access    |
| RESOURCE_STALLS:mg=0                  |   CPU   |   true    | RESOURCE_STALLS + monitor guest       |
|                                       |         |           |   execution                           |
| RESOURCE_STALLS:mh=0                  |   CPU   |   true    | RESOURCE_STALLS + monitor host        |
|                                       |         |           |   execution                           |
| RESOURCE_STALLS:cpu=0                 |   CPU   |   true    | RESOURCE_STALLS + CPU to program      |
| RESOURCE_STALLS:pinned=0              |   CPU   |   true    | RESOURCE_STALLS + pin event to        |
|                                       |         |           |   counters                            |
| RESOURCE_STALLS:hw_smpl=0             |   CPU   |   true    | RESOURCE_STALLS + enable hardware     |
|                                       |         |           |   sampling                            |
| UOPS_DISPATCHED                       |   CPU   |   true    | Uops dispatched to specific ports     |
| UOPS_DISPATCHED:PORT_7_8              |   CPU   |   true    | UOPS_DISPATCHED + Number of uops      |
|                                       |         |           |   executed on port 7 and 8            |
| UOPS_DISPATCHED:PORT_6                |   CPU   |   true    | UOPS_DISPATCHED + Number of uops      |
|                                       |         |           |   executed on port 6                  |
| UOPS_DISPATCHED:PORT_5                |   CPU   |   true    | UOPS_DISPATCHED + Number of uops      |
|                                       |         |           |   executed on port 5                  |
| UOPS_DISPATCHED:PORT_4_9              |   CPU   |   true    | UOPS_DISPATCHED + Number of uops      |
|                                       |         |           |   executed on port 4 and 9            |
| UOPS_DISPATCHED:PORT_2_3              |   CPU   |   true    | UOPS_DISPATCHED + Number of uops      |
|                                       |         |           |   executed on port 2 and 3            |
| UOPS_DISPATCHED:PORT_1                |   CPU   |   true    | UOPS_DISPATCHED + Number of uops      |
|                                       |         |           |   executed on port 1                  |
| UOPS_DISPATCHED:PORT_0                |   CPU   |   true    | UOPS_DISPATCHED + Number of uops      |
|                                       |         |           |   executed on port 0                  |
| UOPS_DISPATCHED:e=0                   |   CPU   |   true    | UOPS_DISPATCHED + edge level (may     |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| UOPS_DISPATCHED:i=0                   |   CPU   |   true    | UOPS_DISPATCHED + invert              |
| UOPS_DISPATCHED:c=0                   |   CPU   |   true    | UOPS_DISPATCHED + counter-mask in     |
|                                       |         |           |   range [0-255]                       |
| UOPS_DISPATCHED:intx=0                |   CPU   |   true    | UOPS_DISPATCHED + monitor only        |
|                                       |         |           |   inside transactional memory region  |
| UOPS_DISPATCHED:intxcp=0              |   CPU   |   true    | UOPS_DISPATCHED + do not count        |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| UOPS_DISPATCHED:u=0                   |   CPU   |   true    | UOPS_DISPATCHED + monitor at user     |
|                                       |         |           |   level                               |
| UOPS_DISPATCHED:k=0                   |   CPU   |   true    | UOPS_DISPATCHED + monitor at kernel   |
|                                       |         |           |   level                               |
| UOPS_DISPATCHED:period=0              |   CPU   |   true    | UOPS_DISPATCHED + sampling period     |
| UOPS_DISPATCHED:freq=0                |   CPU   |   true    | UOPS_DISPATCHED + sampling            |
|                                       |         |           |   frequency (Hz)                      |
| UOPS_DISPATCHED:excl=0                |   CPU   |   true    | UOPS_DISPATCHED + exclusive access    |
| UOPS_DISPATCHED:mg=0                  |   CPU   |   true    | UOPS_DISPATCHED + monitor guest       |
|                                       |         |           |   execution                           |
| UOPS_DISPATCHED:mh=0                  |   CPU   |   true    | UOPS_DISPATCHED + monitor host        |
|                                       |         |           |   execution                           |
| UOPS_DISPATCHED:cpu=0                 |   CPU   |   true    | UOPS_DISPATCHED + CPU to program      |
| UOPS_DISPATCHED:pinned=0              |   CPU   |   true    | UOPS_DISPATCHED + pin event to        |
|                                       |         |           |   counters                            |
| UOPS_DISPATCHED:hw_smpl=0             |   CPU   |   true    | UOPS_DISPATCHED + enable hardware     |
|                                       |         |           |   sampling                            |
| UOPS_DISPATCHED_PORT                  |   CPU   |   true    | Uops dispatched to specific ports     |
| UOPS_DISPATCHED_PORT:PORT_7_8         |   CPU   |   true    | UOPS_DISPATCHED_PORT + Number of      |
|                                       |         |           |   uops executed on port 7 and 8       |
| UOPS_DISPATCHED_PORT:PORT_6           |   CPU   |   true    | UOPS_DISPATCHED_PORT + Number of      |
|                                       |         |           |   uops executed on port 6             |
| UOPS_DISPATCHED_PORT:PORT_5           |   CPU   |   true    | UOPS_DISPATCHED_PORT + Number of      |
|                                       |         |           |   uops executed on port 5             |
| UOPS_DISPATCHED_PORT:PORT_4_9         |   CPU   |   true    | UOPS_DISPATCHED_PORT + Number of      |
|                                       |         |           |   uops executed on port 4 and 9       |
| UOPS_DISPATCHED_PORT:PORT_2_3         |   CPU   |   true    | UOPS_DISPATCHED_PORT + Number of      |
|                                       |         |           |   uops executed on port 2 and 3       |
| UOPS_DISPATCHED_PORT:PORT_1           |   CPU   |   true    | UOPS_DISPATCHED_PORT + Number of      |
|                                       |         |           |   uops executed on port 1             |
| UOPS_DISPATCHED_PORT:PORT_0           |   CPU   |   true    | UOPS_DISPATCHED_PORT + Number of      |
|                                       |         |           |   uops executed on port 0             |
| UOPS_DISPATCHED_PORT:e=0              |   CPU   |   true    | UOPS_DISPATCHED_PORT + edge level     |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| UOPS_DISPATCHED_PORT:i=0              |   CPU   |   true    | UOPS_DISPATCHED_PORT + invert         |
| UOPS_DISPATCHED_PORT:c=0              |   CPU   |   true    | UOPS_DISPATCHED_PORT + counter-mask   |
|                                       |         |           |   in range [0-255]                    |
| UOPS_DISPATCHED_PORT:intx=0           |   CPU   |   true    | UOPS_DISPATCHED_PORT + monitor only   |
|                                       |         |           |   inside transactional memory region  |
| UOPS_DISPATCHED_PORT:intxcp=0         |   CPU   |   true    | UOPS_DISPATCHED_PORT + do not count   |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| UOPS_DISPATCHED_PORT:u=0              |   CPU   |   true    | UOPS_DISPATCHED_PORT + monitor at     |
|                                       |         |           |   user level                          |
| UOPS_DISPATCHED_PORT:k=0              |   CPU   |   true    | UOPS_DISPATCHED_PORT + monitor at     |
|                                       |         |           |   kernel level                        |
| UOPS_DISPATCHED_PORT:period=0         |   CPU   |   true    | UOPS_DISPATCHED_PORT + sampling       |
|                                       |         |           |   period                              |
| UOPS_DISPATCHED_PORT:freq=0           |   CPU   |   true    | UOPS_DISPATCHED_PORT + sampling       |
|                                       |         |           |   frequency (Hz)                      |
| UOPS_DISPATCHED_PORT:excl=0           |   CPU   |   true    | UOPS_DISPATCHED_PORT + exclusive      |
|                                       |         |           |   access                              |
| UOPS_DISPATCHED_PORT:mg=0             |   CPU   |   true    | UOPS_DISPATCHED_PORT + monitor        |
|                                       |         |           |   guest execution                     |
| UOPS_DISPATCHED_PORT:mh=0             |   CPU   |   true    | UOPS_DISPATCHED_PORT + monitor host   |
|                                       |         |           |   execution                           |
| UOPS_DISPATCHED_PORT:cpu=0            |   CPU   |   true    | UOPS_DISPATCHED_PORT + CPU to program |
| UOPS_DISPATCHED_PORT:pinned=0         |   CPU   |   true    | UOPS_DISPATCHED_PORT + pin event to   |
|                                       |         |           |   counters                            |
| UOPS_DISPATCHED_PORT:hw_smpl=0        |   CPU   |   true    | UOPS_DISPATCHED_PORT + enable         |
|                                       |         |           |   hardware sampling                   |
| IDQ_UOPS_NOT_DELIVERED                |   CPU   |   true    | Uops not delivered.                   |
| IDQ_UOPS_NOT_DELIVERED:CYCLES_FE_W... |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + Cycles       |
|                                       |         |           |   when optimal number of uops was     |
|                                       |         |           |   delivered to the back-end when      |
|                                       |         |           |   the back-end is not stalled         |
| IDQ_UOPS_NOT_DELIVERED:CYCLES_0_UO... |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + Cycles       |
|                                       |         |           |   when no uops are not delivered by   |
|                                       |         |           |   the IDQ when backend of the         |
|                                       |         |           |   machine is not stalled              |
| IDQ_UOPS_NOT_DELIVERED:CORE           |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + Uops not     |
|                                       |         |           |   delivered by IDQ when backend of    |
|                                       |         |           |   the machine is not stalled          |
| IDQ_UOPS_NOT_DELIVERED:e=0            |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + edge level   |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| IDQ_UOPS_NOT_DELIVERED:i=0            |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + invert       |
| IDQ_UOPS_NOT_DELIVERED:c=0            |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED +              |
|                                       |         |           |   counter-mask in range [0-255]       |
| IDQ_UOPS_NOT_DELIVERED:intx=0         |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + monitor      |
|                                       |         |           |   only inside transactional memory    |
|                                       |         |           |   region                              |
| IDQ_UOPS_NOT_DELIVERED:intxcp=0       |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + do not       |
|                                       |         |           |   count occurrences inside aborted    |
|                                       |         |           |   transactional memory region         |
| IDQ_UOPS_NOT_DELIVERED:u=0            |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + monitor at   |
|                                       |         |           |   user level                          |
| IDQ_UOPS_NOT_DELIVERED:k=0            |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + monitor at   |
|                                       |         |           |   kernel level                        |
| IDQ_UOPS_NOT_DELIVERED:period=0       |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + sampling     |
|                                       |         |           |   period                              |
| IDQ_UOPS_NOT_DELIVERED:freq=0         |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + sampling     |
|                                       |         |           |   frequency (Hz)                      |
| IDQ_UOPS_NOT_DELIVERED:excl=0         |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + exclusive    |
|                                       |         |           |   access                              |
| IDQ_UOPS_NOT_DELIVERED:mg=0           |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + monitor      |
|                                       |         |           |   guest execution                     |
| IDQ_UOPS_NOT_DELIVERED:mh=0           |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + monitor      |
|                                       |         |           |   host execution                      |
| IDQ_UOPS_NOT_DELIVERED:cpu=0          |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + CPU to       |
|                                       |         |           |   program                             |
| IDQ_UOPS_NOT_DELIVERED:pinned=0       |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + pin event    |
|                                       |         |           |   to counters                         |
| IDQ_UOPS_NOT_DELIVERED:hw_smpl=0      |   CPU   |   true    | IDQ_UOPS_NOT_DELIVERED + enable       |
|                                       |         |           |   hardware sampling                   |
| ILD_STALL                             |   CPU   |   true    | ILD (Instruction Length Decoder)      |
|                                       |         |           |   stalls.                             |
| ILD_STALL:LCP                         |   CPU   |   true    | ILD_STALL + Stalls caused by          |
|                                       |         |           |   changing prefix length of the       |
|                                       |         |           |   instruction.                        |
| ILD_STALL:e=0                         |   CPU   |   true    | ILD_STALL + edge level (may require   |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| ILD_STALL:i=0                         |   CPU   |   true    | ILD_STALL + invert                    |
| ILD_STALL:c=0                         |   CPU   |   true    | ILD_STALL + counter-mask in range     |
|                                       |         |           |   [0-255]                             |
| ILD_STALL:intx=0                      |   CPU   |   true    | ILD_STALL + monitor only inside       |
|                                       |         |           |   transactional memory region         |
| ILD_STALL:intxcp=0                    |   CPU   |   true    | ILD_STALL + do not count              |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| ILD_STALL:u=0                         |   CPU   |   true    | ILD_STALL + monitor at user level     |
| ILD_STALL:k=0                         |   CPU   |   true    | ILD_STALL + monitor at kernel level   |
| ILD_STALL:period=0                    |   CPU   |   true    | ILD_STALL + sampling period           |
| ILD_STALL:freq=0                      |   CPU   |   true    | ILD_STALL + sampling frequency (Hz)   |
| ILD_STALL:excl=0                      |   CPU   |   true    | ILD_STALL + exclusive access          |
| ILD_STALL:mg=0                        |   CPU   |   true    | ILD_STALL + monitor guest execution   |
| ILD_STALL:mh=0                        |   CPU   |   true    | ILD_STALL + monitor host execution    |
| ILD_STALL:cpu=0                       |   CPU   |   true    | ILD_STALL + CPU to program            |
| ILD_STALL:pinned=0                    |   CPU   |   true    | ILD_STALL + pin event to counters     |
| ILD_STALL:hw_smpl=0                   |   CPU   |   true    | ILD_STALL + enable hardware sampling  |
| ITLB_MISSES                           |   CPU   |   true    | Instruction TLB misses.               |
| ITLB_MISSES:STLB_HIT                  |   CPU   |   true    | ITLB_MISSES + Instruction fetch       |
|                                       |         |           |   requests that miss the ITLB and     |
|                                       |         |           |   hit the STLB.                       |
| ITLB_MISSES:WALK_ACTIVE               |   CPU   |   true    | ITLB_MISSES + Cycles when at least    |
|                                       |         |           |   one PMH is busy with a page walk    |
|                                       |         |           |   for code (instruction fetch)        |
|                                       |         |           |   request.                            |
| ITLB_MISSES:WALK_PENDING              |   CPU   |   true    | ITLB_MISSES + Number of page walks    |
|                                       |         |           |   outstanding for an outstanding      |
|                                       |         |           |   code request in the PMH each cycle. |
| ITLB_MISSES:WALK_COMPLETED            |   CPU   |   true    | ITLB_MISSES + Code miss in all TLB    |
|                                       |         |           |   levels causes a page walk that      |
|                                       |         |           |   completes. (All page sizes)         |
| ITLB_MISSES:WALK_COMPLETED_2M_4M      |   CPU   |   true    | ITLB_MISSES + Code miss in all TLB    |
|                                       |         |           |   levels causes a page walk that      |
|                                       |         |           |   completes. (2M/4M)                  |
| ITLB_MISSES:WALK_COMPLETED_4K         |   CPU   |   true    | ITLB_MISSES + Code miss in all TLB    |
|                                       |         |           |   levels causes a page walk that      |
|                                       |         |           |   completes. (4K)                     |
| ITLB_MISSES:e=0                       |   CPU   |   true    | ITLB_MISSES + edge level (may         |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| ITLB_MISSES:i=0                       |   CPU   |   true    | ITLB_MISSES + invert                  |
| ITLB_MISSES:c=0                       |   CPU   |   true    | ITLB_MISSES + counter-mask in range   |
|                                       |         |           |   [0-255]                             |
| ITLB_MISSES:intx=0                    |   CPU   |   true    | ITLB_MISSES + monitor only inside     |
|                                       |         |           |   transactional memory region         |
| ITLB_MISSES:intxcp=0                  |   CPU   |   true    | ITLB_MISSES + do not count            |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| ITLB_MISSES:u=0                       |   CPU   |   true    | ITLB_MISSES + monitor at user level   |
| ITLB_MISSES:k=0                       |   CPU   |   true    | ITLB_MISSES + monitor at kernel level |
| ITLB_MISSES:period=0                  |   CPU   |   true    | ITLB_MISSES + sampling period         |
| ITLB_MISSES:freq=0                    |   CPU   |   true    | ITLB_MISSES + sampling frequency (Hz) |
| ITLB_MISSES:excl=0                    |   CPU   |   true    | ITLB_MISSES + exclusive access        |
| ITLB_MISSES:mg=0                      |   CPU   |   true    | ITLB_MISSES + monitor guest execution |
| ITLB_MISSES:mh=0                      |   CPU   |   true    | ITLB_MISSES + monitor host execution  |
| ITLB_MISSES:cpu=0                     |   CPU   |   true    | ITLB_MISSES + CPU to program          |
| ITLB_MISSES:pinned=0                  |   CPU   |   true    | ITLB_MISSES + pin event to counters   |
| ITLB_MISSES:hw_smpl=0                 |   CPU   |   true    | ITLB_MISSES + enable hardware         |
|                                       |         |           |   sampling                            |
| ICACHE_64B                            |   CPU   |   true    | Instruction Cache.                    |
| ICACHE_64B:IFTAG_STALL                |   CPU   |   true    | ICACHE_64B + Cycles where a code      |
|                                       |         |           |   fetch is stalled due to L1          |
|                                       |         |           |   instruction cache tag miss.         |
| ICACHE_64B:IFTAG_MISS                 |   CPU   |   true    | ICACHE_64B + Instruction fetch tag    |
|                                       |         |           |   lookups that miss in the            |
|                                       |         |           |   instruction cache (L1I). Counts     |
|                                       |         |           |   at 64-byte cache-line granularity.  |
| ICACHE_64B:IFTAG_HIT                  |   CPU   |   true    | ICACHE_64B + Instruction fetch tag    |
|                                       |         |           |   lookups that hit in the             |
|                                       |         |           |   instruction cache (L1I). Counts     |
|                                       |         |           |   at 64-byte cache-line granularity.  |
| ICACHE_64B:e=0                        |   CPU   |   true    | ICACHE_64B + edge level (may          |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| ICACHE_64B:i=0                        |   CPU   |   true    | ICACHE_64B + invert                   |
| ICACHE_64B:c=0                        |   CPU   |   true    | ICACHE_64B + counter-mask in range    |
|                                       |         |           |   [0-255]                             |
| ICACHE_64B:intx=0                     |   CPU   |   true    | ICACHE_64B + monitor only inside      |
|                                       |         |           |   transactional memory region         |
| ICACHE_64B:intxcp=0                   |   CPU   |   true    | ICACHE_64B + do not count             |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| ICACHE_64B:u=0                        |   CPU   |   true    | ICACHE_64B + monitor at user level    |
| ICACHE_64B:k=0                        |   CPU   |   true    | ICACHE_64B + monitor at kernel level  |
| ICACHE_64B:period=0                   |   CPU   |   true    | ICACHE_64B + sampling period          |
| ICACHE_64B:freq=0                     |   CPU   |   true    | ICACHE_64B + sampling frequency (Hz)  |
| ICACHE_64B:excl=0                     |   CPU   |   true    | ICACHE_64B + exclusive access         |
| ICACHE_64B:mg=0                       |   CPU   |   true    | ICACHE_64B + monitor guest execution  |
| ICACHE_64B:mh=0                       |   CPU   |   true    | ICACHE_64B + monitor host execution   |
| ICACHE_64B:cpu=0                      |   CPU   |   true    | ICACHE_64B + CPU to program           |
| ICACHE_64B:pinned=0                   |   CPU   |   true    | ICACHE_64B + pin event to counters    |
| ICACHE_64B:hw_smpl=0                  |   CPU   |   true    | ICACHE_64B + enable hardware sampling |
| ICACHE_16B                            |   CPU   |   true    | Instruction Cache.                    |
| ICACHE_16B:IFDATA_STALL               |   CPU   |   true    | ICACHE_16B + Cycles where a code      |
|                                       |         |           |   fetch is stalled due to L1          |
|                                       |         |           |   instruction cache miss.             |
| ICACHE_16B:e=0                        |   CPU   |   true    | ICACHE_16B + edge level (may          |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| ICACHE_16B:i=0                        |   CPU   |   true    | ICACHE_16B + invert                   |
| ICACHE_16B:c=0                        |   CPU   |   true    | ICACHE_16B + counter-mask in range    |
|                                       |         |           |   [0-255]                             |
| ICACHE_16B:intx=0                     |   CPU   |   true    | ICACHE_16B + monitor only inside      |
|                                       |         |           |   transactional memory region         |
| ICACHE_16B:intxcp=0                   |   CPU   |   true    | ICACHE_16B + do not count             |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| ICACHE_16B:u=0                        |   CPU   |   true    | ICACHE_16B + monitor at user level    |
| ICACHE_16B:k=0                        |   CPU   |   true    | ICACHE_16B + monitor at kernel level  |
| ICACHE_16B:period=0                   |   CPU   |   true    | ICACHE_16B + sampling period          |
| ICACHE_16B:freq=0                     |   CPU   |   true    | ICACHE_16B + sampling frequency (Hz)  |
| ICACHE_16B:excl=0                     |   CPU   |   true    | ICACHE_16B + exclusive access         |
| ICACHE_16B:mg=0                       |   CPU   |   true    | ICACHE_16B + monitor guest execution  |
| ICACHE_16B:mh=0                       |   CPU   |   true    | ICACHE_16B + monitor host execution   |
| ICACHE_16B:cpu=0                      |   CPU   |   true    | ICACHE_16B + CPU to program           |
| ICACHE_16B:pinned=0                   |   CPU   |   true    | ICACHE_16B + pin event to counters    |
| ICACHE_16B:hw_smpl=0                  |   CPU   |   true    | ICACHE_16B + enable hardware sampling |
| IDQ                                   |   CPU   |   true    | IDQ (Instruction Decoded Queue)       |
|                                       |         |           |   operations                          |
| IDQ:MS_CYCLES_ANY                     |   CPU   |   true    | IDQ + Cycles when uops are being      |
|                                       |         |           |   delivered to IDQ while MS is busy   |
| IDQ:MS_UOPS                           |   CPU   |   true    | IDQ + Uops delivered to IDQ while     |
|                                       |         |           |   MS is busy                          |
| IDQ:MS_SWITCHES                       |   CPU   |   true    | IDQ + Number of switches from DSB     |
|                                       |         |           |   or MITE to the MS                   |
| IDQ:DSB_CYCLES_ANY                    |   CPU   |   true    | IDQ + Cycles Decode Stream Buffer     |
|                                       |         |           |   (DSB) is delivering any Uop         |
| IDQ:DSB_CYCLES_OK                     |   CPU   |   true    | IDQ + Cycles DSB is delivering        |
|                                       |         |           |   optimal number of Uops              |
| IDQ:DSB_UOPS                          |   CPU   |   true    | IDQ + Uops delivered to Instruction   |
|                                       |         |           |   Decode Queue (IDQ) from the         |
|                                       |         |           |   Decode Stream Buffer (DSB) path     |
| IDQ:MITE_CYCLES_ANY                   |   CPU   |   true    | IDQ + Cycles MITE is delivering any   |
|                                       |         |           |   Uop                                 |
| IDQ:MITE_CYCLES_OK                    |   CPU   |   true    | IDQ + Cycles MITE is delivering       |
|                                       |         |           |   optimal number of Uops              |
| IDQ:MITE_UOPS                         |   CPU   |   true    | IDQ + Uops delivered to Instruction   |
|                                       |         |           |   Decode Queue (IDQ) from MITE path   |
| IDQ:e=0                               |   CPU   |   true    | IDQ + edge level (may require         |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| IDQ:i=0                               |   CPU   |   true    | IDQ + invert                          |
| IDQ:c=0                               |   CPU   |   true    | IDQ + counter-mask in range [0-255]   |
| IDQ:intx=0                            |   CPU   |   true    | IDQ + monitor only inside             |
|                                       |         |           |   transactional memory region         |
| IDQ:intxcp=0                          |   CPU   |   true    | IDQ + do not count occurrences        |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| IDQ:u=0                               |   CPU   |   true    | IDQ + monitor at user level           |
| IDQ:k=0                               |   CPU   |   true    | IDQ + monitor at kernel level         |
| IDQ:period=0                          |   CPU   |   true    | IDQ + sampling period                 |
| IDQ:freq=0                            |   CPU   |   true    | IDQ + sampling frequency (Hz)         |
| IDQ:excl=0                            |   CPU   |   true    | IDQ + exclusive access                |
| IDQ:mg=0                              |   CPU   |   true    | IDQ + monitor guest execution         |
| IDQ:mh=0                              |   CPU   |   true    | IDQ + monitor host execution          |
| IDQ:cpu=0                             |   CPU   |   true    | IDQ + CPU to program                  |
| IDQ:pinned=0                          |   CPU   |   true    | IDQ + pin event to counters           |
| IDQ:hw_smpl=0                         |   CPU   |   true    | IDQ + enable hardware sampling        |
| OFFCORE_REQUESTS_OUTSTANDING          |   CPU   |   true    | Outstanding offcore requests.         |
| OFFCORE_REQUESTS_OUTSTANDING:DEMAN... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING + For    |
|                                       |         |           |   every cycle, increments by the      |
|                                       |         |           |   number of outstanding demand data   |
|                                       |         |           |   read requests pending.              |
| OFFCORE_REQUESTS_OUTSTANDING:DEMAN... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING + For    |
|                                       |         |           |   every cycle, increments by the      |
|                                       |         |           |   number of outstanding code read     |
|                                       |         |           |   requests pending.                   |
| OFFCORE_REQUESTS_OUTSTANDING:CYCLE... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   Cycles with outstanding code read   |
|                                       |         |           |   requests pending.                   |
| OFFCORE_REQUESTS_OUTSTANDING:CYCLE... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   Cycles where at least 1             |
|                                       |         |           |   outstanding Demand RFO request is   |
|                                       |         |           |   pending.                            |
| OFFCORE_REQUESTS_OUTSTANDING:ALL_D... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING + For    |
|                                       |         |           |   every cycle, increments by the      |
|                                       |         |           |   number of outstanding data read     |
|                                       |         |           |   requests pending.                   |
| OFFCORE_REQUESTS_OUTSTANDING:CYCLE... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   Cycles where at least 1             |
|                                       |         |           |   outstanding data read request is    |
|                                       |         |           |   pending.                            |
| OFFCORE_REQUESTS_OUTSTANDING:L3_MI... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING + For    |
|                                       |         |           |   every cycle, increments by the      |
|                                       |         |           |   number of demand data read          |
|                                       |         |           |   requests pending that are known     |
|                                       |         |           |   to have missed the L3 cache.        |
| OFFCORE_REQUESTS_OUTSTANDING:CYCLE... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   Cycles where at least one demand    |
|                                       |         |           |   data read request known to have     |
|                                       |         |           |   missed the L3 cache is pending.     |
| OFFCORE_REQUESTS_OUTSTANDING:L3_MI... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   Cycles where the core is waiting    |
|                                       |         |           |   on at least 6 outstanding demand    |
|                                       |         |           |   data read requests known to have    |
|                                       |         |           |   missed the L3 cache.                |
| OFFCORE_REQUESTS_OUTSTANDING:e=0      |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING + edge   |
|                                       |         |           |   level (may require counter-mask     |
|                                       |         |           |   &gt;= 1)                               |
| OFFCORE_REQUESTS_OUTSTANDING:i=0      |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING + invert |
| OFFCORE_REQUESTS_OUTSTANDING:c=0      |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   counter-mask in range [0-255]       |
| OFFCORE_REQUESTS_OUTSTANDING:intx=0   |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   monitor only inside transactional   |
|                                       |         |           |   memory region                       |
| OFFCORE_REQUESTS_OUTSTANDING:intxcp=0 |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING + do     |
|                                       |         |           |   not count occurrences inside        |
|                                       |         |           |   aborted transactional memory region |
| OFFCORE_REQUESTS_OUTSTANDING:u=0      |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   monitor at user level               |
| OFFCORE_REQUESTS_OUTSTANDING:k=0      |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   monitor at kernel level             |
| OFFCORE_REQUESTS_OUTSTANDING:period=0 |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   sampling period                     |
| OFFCORE_REQUESTS_OUTSTANDING:freq=0   |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   sampling frequency (Hz)             |
| OFFCORE_REQUESTS_OUTSTANDING:excl=0   |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   exclusive access                    |
| OFFCORE_REQUESTS_OUTSTANDING:mg=0     |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   monitor guest execution             |
| OFFCORE_REQUESTS_OUTSTANDING:mh=0     |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   monitor host execution              |
| OFFCORE_REQUESTS_OUTSTANDING:cpu=0    |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING + CPU    |
|                                       |         |           |   to program                          |
| OFFCORE_REQUESTS_OUTSTANDING:pinned=0 |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING + pin    |
|                                       |         |           |   event to counters                   |
| OFFCORE_REQUESTS_OUTSTANDING:hw_sm... |   CPU   |   true    | OFFCORE_REQUESTS_OUTSTANDING +        |
|                                       |         |           |   enable hardware sampling            |
| RS_EVENTS                             |   CPU   |   true    | Reservation Station.                  |
| RS_EVENTS:EMPTY_END                   |   CPU   |   true    | RS_EVENTS + Counts end of periods     |
|                                       |         |           |   where the Reservation Station       |
|                                       |         |           |   (RS) was empty.                     |
| RS_EVENTS:EMPTY_CYCLES                |   CPU   |   true    | RS_EVENTS + Cycles when Reservation   |
|                                       |         |           |   Station (RS) is empty for the       |
|                                       |         |           |   thread                              |
| RS_EVENTS:e=0                         |   CPU   |   true    | RS_EVENTS + edge level (may require   |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| RS_EVENTS:i=0                         |   CPU   |   true    | RS_EVENTS + invert                    |
| RS_EVENTS:c=0                         |   CPU   |   true    | RS_EVENTS + counter-mask in range     |
|                                       |         |           |   [0-255]                             |
| RS_EVENTS:intx=0                      |   CPU   |   true    | RS_EVENTS + monitor only inside       |
|                                       |         |           |   transactional memory region         |
| RS_EVENTS:intxcp=0                    |   CPU   |   true    | RS_EVENTS + do not count              |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| RS_EVENTS:u=0                         |   CPU   |   true    | RS_EVENTS + monitor at user level     |
| RS_EVENTS:k=0                         |   CPU   |   true    | RS_EVENTS + monitor at kernel level   |
| RS_EVENTS:period=0                    |   CPU   |   true    | RS_EVENTS + sampling period           |
| RS_EVENTS:freq=0                      |   CPU   |   true    | RS_EVENTS + sampling frequency (Hz)   |
| RS_EVENTS:excl=0                      |   CPU   |   true    | RS_EVENTS + exclusive access          |
| RS_EVENTS:mg=0                        |   CPU   |   true    | RS_EVENTS + monitor guest execution   |
| RS_EVENTS:mh=0                        |   CPU   |   true    | RS_EVENTS + monitor host execution    |
| RS_EVENTS:cpu=0                       |   CPU   |   true    | RS_EVENTS + CPU to program            |
| RS_EVENTS:pinned=0                    |   CPU   |   true    | RS_EVENTS + pin event to counters     |
| RS_EVENTS:hw_smpl=0                   |   CPU   |   true    | RS_EVENTS + enable hardware sampling  |
| TX_EXEC                               |   CPU   |   true    | Transactional execution.              |
| TX_EXEC:MISC3                         |   CPU   |   true    | TX_EXEC + Number of times an          |
|                                       |         |           |   instruction execution caused the    |
|                                       |         |           |   transactional nest count            |
|                                       |         |           |   supported to be exceeded            |
| TX_EXEC:MISC2                         |   CPU   |   true    | TX_EXEC + Counts the number of        |
|                                       |         |           |   times a class of instructions       |
|                                       |         |           |   that may cause a transactional      |
|                                       |         |           |   abort was executed inside a         |
|                                       |         |           |   transactional region                |
| TX_EXEC:e=0                           |   CPU   |   true    | TX_EXEC + edge level (may require     |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| TX_EXEC:i=0                           |   CPU   |   true    | TX_EXEC + invert                      |
| TX_EXEC:c=0                           |   CPU   |   true    | TX_EXEC + counter-mask in range       |
|                                       |         |           |   [0-255]                             |
| TX_EXEC:intx=0                        |   CPU   |   true    | TX_EXEC + monitor only inside         |
|                                       |         |           |   transactional memory region         |
| TX_EXEC:intxcp=0                      |   CPU   |   true    | TX_EXEC + do not count occurrences    |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| TX_EXEC:u=0                           |   CPU   |   true    | TX_EXEC + monitor at user level       |
| TX_EXEC:k=0                           |   CPU   |   true    | TX_EXEC + monitor at kernel level     |
| TX_EXEC:period=0                      |   CPU   |   true    | TX_EXEC + sampling period             |
| TX_EXEC:freq=0                        |   CPU   |   true    | TX_EXEC + sampling frequency (Hz)     |
| TX_EXEC:excl=0                        |   CPU   |   true    | TX_EXEC + exclusive access            |
| TX_EXEC:mg=0                          |   CPU   |   true    | TX_EXEC + monitor guest execution     |
| TX_EXEC:mh=0                          |   CPU   |   true    | TX_EXEC + monitor host execution      |
| TX_EXEC:cpu=0                         |   CPU   |   true    | TX_EXEC + CPU to program              |
| TX_EXEC:pinned=0                      |   CPU   |   true    | TX_EXEC + pin event to counters       |
| TX_EXEC:hw_smpl=0                     |   CPU   |   true    | TX_EXEC + enable hardware sampling    |
| TX_MEM                                |   CPU   |   true    | Transactional memory.                 |
| TX_MEM:ABORT_CAPACITY_READ            |   CPU   |   true    | TX_MEM + Speculatively counts the     |
|                                       |         |           |   number of TSX aborts due to a       |
|                                       |         |           |   data capacity limitation for        |
|                                       |         |           |   transactional reads                 |
| TX_MEM:HLE_ELISION_BUFFER_FULL        |   CPU   |   true    | TX_MEM + Number of times HLE lock     |
|                                       |         |           |   could not be elided due to          |
|                                       |         |           |   ElisionBufferAvailable being zero.  |
| TX_MEM:ABORT_HLE_ELISION_BUFFER_UN... |   CPU   |   true    | TX_MEM + Number of times an HLE       |
|                                       |         |           |   transactional execution aborted     |
|                                       |         |           |   due to an unsupported read          |
|                                       |         |           |   alignment from the elision buffer.  |
| TX_MEM:ABORT_HLE_ELISION_BUFFER_MI... |   CPU   |   true    | TX_MEM + Number of times an HLE       |
|                                       |         |           |   transactional execution aborted     |
|                                       |         |           |   due to XRELEASE lock not            |
|                                       |         |           |   satisfying the address and value    |
|                                       |         |           |   requirements in the elision buffer  |
| TX_MEM:ABORT_HLE_ELISION_BUFFER_NO... |   CPU   |   true    | TX_MEM + Number of times an HLE       |
|                                       |         |           |   transactional execution aborted     |
|                                       |         |           |   due to NoAllocatedElisionBuffer     |
|                                       |         |           |   being non-zero.                     |
| TX_MEM:ABORT_HLE_STORE_TO_ELIDED_LOCK |   CPU   |   true    | TX_MEM + Number of times a HLE        |
|                                       |         |           |   transactional region aborted due    |
|                                       |         |           |   to a non XRELEASE prefixed          |
|                                       |         |           |   instruction writing to an elided    |
|                                       |         |           |   lock in the elision buffer          |
| TX_MEM:ABORT_CAPACITY_WRITE           |   CPU   |   true    | TX_MEM + Speculatively counts the     |
|                                       |         |           |   number of TSX aborts due to a       |
|                                       |         |           |   data capacity limitation for        |
|                                       |         |           |   transactional writes.               |
| TX_MEM:ABORT_CONFLICT                 |   CPU   |   true    | TX_MEM + Number of times a            |
|                                       |         |           |   transactional abort was signaled    |
|                                       |         |           |   due to a data conflict on a         |
|                                       |         |           |   transactionally accessed address    |
| TX_MEM:e=0                            |   CPU   |   true    | TX_MEM + edge level (may require      |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| TX_MEM:i=0                            |   CPU   |   true    | TX_MEM + invert                       |
| TX_MEM:c=0                            |   CPU   |   true    | TX_MEM + counter-mask in range        |
|                                       |         |           |   [0-255]                             |
| TX_MEM:intx=0                         |   CPU   |   true    | TX_MEM + monitor only inside          |
|                                       |         |           |   transactional memory region         |
| TX_MEM:intxcp=0                       |   CPU   |   true    | TX_MEM + do not count occurrences     |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| TX_MEM:u=0                            |   CPU   |   true    | TX_MEM + monitor at user level        |
| TX_MEM:k=0                            |   CPU   |   true    | TX_MEM + monitor at kernel level      |
| TX_MEM:period=0                       |   CPU   |   true    | TX_MEM + sampling period              |
| TX_MEM:freq=0                         |   CPU   |   true    | TX_MEM + sampling frequency (Hz)      |
| TX_MEM:excl=0                         |   CPU   |   true    | TX_MEM + exclusive access             |
| TX_MEM:mg=0                           |   CPU   |   true    | TX_MEM + monitor guest execution      |
| TX_MEM:mh=0                           |   CPU   |   true    | TX_MEM + monitor host execution       |
| TX_MEM:cpu=0                          |   CPU   |   true    | TX_MEM + CPU to program               |
| TX_MEM:pinned=0                       |   CPU   |   true    | TX_MEM + pin event to counters        |
| TX_MEM:hw_smpl=0                      |   CPU   |   true    | TX_MEM + enable hardware sampling     |
| L1D                                   |   CPU   |   true    | L1D cache.                            |
| L1D:REPLACEMENT                       |   CPU   |   true    | L1D + Counts the number of cache      |
|                                       |         |           |   lines replaced in L1 data cache.    |
| L1D:e=0                               |   CPU   |   true    | L1D + edge level (may require         |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| L1D:i=0                               |   CPU   |   true    | L1D + invert                          |
| L1D:c=0                               |   CPU   |   true    | L1D + counter-mask in range [0-255]   |
| L1D:intx=0                            |   CPU   |   true    | L1D + monitor only inside             |
|                                       |         |           |   transactional memory region         |
| L1D:intxcp=0                          |   CPU   |   true    | L1D + do not count occurrences        |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| L1D:u=0                               |   CPU   |   true    | L1D + monitor at user level           |
| L1D:k=0                               |   CPU   |   true    | L1D + monitor at kernel level         |
| L1D:period=0                          |   CPU   |   true    | L1D + sampling period                 |
| L1D:freq=0                            |   CPU   |   true    | L1D + sampling frequency (Hz)         |
| L1D:excl=0                            |   CPU   |   true    | L1D + exclusive access                |
| L1D:mg=0                              |   CPU   |   true    | L1D + monitor guest execution         |
| L1D:mh=0                              |   CPU   |   true    | L1D + monitor host execution          |
| L1D:cpu=0                             |   CPU   |   true    | L1D + CPU to program                  |
| L1D:pinned=0                          |   CPU   |   true    | L1D + pin event to counters           |
| L1D:hw_smpl=0                         |   CPU   |   true    | L1D + enable hardware sampling        |
| LOAD_HIT_PREFETCH                     |   CPU   |   true    | Load dispatches.                      |
| LOAD_HIT_PREFETCH:SWPF                |   CPU   |   true    | LOAD_HIT_PREFETCH + Counts the        |
|                                       |         |           |   number of demand load dispatches    |
|                                       |         |           |   that hit L1D fill buffer (FB)       |
|                                       |         |           |   allocated for software prefetch.    |
| LOAD_HIT_PREFETCH:e=0                 |   CPU   |   true    | LOAD_HIT_PREFETCH + edge level (may   |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| LOAD_HIT_PREFETCH:i=0                 |   CPU   |   true    | LOAD_HIT_PREFETCH + invert            |
| LOAD_HIT_PREFETCH:c=0                 |   CPU   |   true    | LOAD_HIT_PREFETCH + counter-mask in   |
|                                       |         |           |   range [0-255]                       |
| LOAD_HIT_PREFETCH:intx=0              |   CPU   |   true    | LOAD_HIT_PREFETCH + monitor only      |
|                                       |         |           |   inside transactional memory region  |
| LOAD_HIT_PREFETCH:intxcp=0            |   CPU   |   true    | LOAD_HIT_PREFETCH + do not count      |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| LOAD_HIT_PREFETCH:u=0                 |   CPU   |   true    | LOAD_HIT_PREFETCH + monitor at user   |
|                                       |         |           |   level                               |
| LOAD_HIT_PREFETCH:k=0                 |   CPU   |   true    | LOAD_HIT_PREFETCH + monitor at        |
|                                       |         |           |   kernel level                        |
| LOAD_HIT_PREFETCH:period=0            |   CPU   |   true    | LOAD_HIT_PREFETCH + sampling period   |
| LOAD_HIT_PREFETCH:freq=0              |   CPU   |   true    | LOAD_HIT_PREFETCH + sampling          |
|                                       |         |           |   frequency (Hz)                      |
| LOAD_HIT_PREFETCH:excl=0              |   CPU   |   true    | LOAD_HIT_PREFETCH + exclusive access  |
| LOAD_HIT_PREFETCH:mg=0                |   CPU   |   true    | LOAD_HIT_PREFETCH + monitor guest     |
|                                       |         |           |   execution                           |
| LOAD_HIT_PREFETCH:mh=0                |   CPU   |   true    | LOAD_HIT_PREFETCH + monitor host      |
|                                       |         |           |   execution                           |
| LOAD_HIT_PREFETCH:cpu=0               |   CPU   |   true    | LOAD_HIT_PREFETCH + CPU to program    |
| LOAD_HIT_PREFETCH:pinned=0            |   CPU   |   true    | LOAD_HIT_PREFETCH + pin event to      |
|                                       |         |           |   counters                            |
| LOAD_HIT_PREFETCH:hw_smpl=0           |   CPU   |   true    | LOAD_HIT_PREFETCH + enable hardware   |
|                                       |         |           |   sampling                            |
| LOAD_HIT_PRE                          |   CPU   |   true    | Load dispatches.                      |
| LOAD_HIT_PRE:SWPF                     |   CPU   |   true    | LOAD_HIT_PRE + Counts the number of   |
|                                       |         |           |   demand load dispatches that hit     |
|                                       |         |           |   L1D fill buffer (FB) allocated      |
|                                       |         |           |   for software prefetch.              |
| LOAD_HIT_PRE:e=0                      |   CPU   |   true    | LOAD_HIT_PRE + edge level (may        |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| LOAD_HIT_PRE:i=0                      |   CPU   |   true    | LOAD_HIT_PRE + invert                 |
| LOAD_HIT_PRE:c=0                      |   CPU   |   true    | LOAD_HIT_PRE + counter-mask in        |
|                                       |         |           |   range [0-255]                       |
| LOAD_HIT_PRE:intx=0                   |   CPU   |   true    | LOAD_HIT_PRE + monitor only inside    |
|                                       |         |           |   transactional memory region         |
| LOAD_HIT_PRE:intxcp=0                 |   CPU   |   true    | LOAD_HIT_PRE + do not count           |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| LOAD_HIT_PRE:u=0                      |   CPU   |   true    | LOAD_HIT_PRE + monitor at user level  |
| LOAD_HIT_PRE:k=0                      |   CPU   |   true    | LOAD_HIT_PRE + monitor at kernel      |
|                                       |         |           |   level                               |
| LOAD_HIT_PRE:period=0                 |   CPU   |   true    | LOAD_HIT_PRE + sampling period        |
| LOAD_HIT_PRE:freq=0                   |   CPU   |   true    | LOAD_HIT_PRE + sampling frequency     |
|                                       |         |           |   (Hz)                                |
| LOAD_HIT_PRE:excl=0                   |   CPU   |   true    | LOAD_HIT_PRE + exclusive access       |
| LOAD_HIT_PRE:mg=0                     |   CPU   |   true    | LOAD_HIT_PRE + monitor guest          |
|                                       |         |           |   execution                           |
| LOAD_HIT_PRE:mh=0                     |   CPU   |   true    | LOAD_HIT_PRE + monitor host execution |
| LOAD_HIT_PRE:cpu=0                    |   CPU   |   true    | LOAD_HIT_PRE + CPU to program         |
| LOAD_HIT_PRE:pinned=0                 |   CPU   |   true    | LOAD_HIT_PRE + pin event to counters  |
| LOAD_HIT_PRE:hw_smpl=0                |   CPU   |   true    | LOAD_HIT_PRE + enable hardware        |
|                                       |         |           |   sampling                            |
| DTLB_STORE_MISSES                     |   CPU   |   true    | Data TLB store misses.                |
| DTLB_STORE_MISSES:STLB_HIT            |   CPU   |   true    | DTLB_STORE_MISSES + Stores that       |
|                                       |         |           |   miss the DTLB and hit the STLB.     |
| DTLB_STORE_MISSES:WALK_ACTIVE         |   CPU   |   true    | DTLB_STORE_MISSES + Cycles when at    |
|                                       |         |           |   least one PMH is busy with a page   |
|                                       |         |           |   walk for a store.                   |
| DTLB_STORE_MISSES:WALK_PENDING        |   CPU   |   true    | DTLB_STORE_MISSES + Number of page    |
|                                       |         |           |   walks outstanding for a store in    |
|                                       |         |           |   the PMH each cycle.                 |
| DTLB_STORE_MISSES:WALK_COMPLETED      |   CPU   |   true    | DTLB_STORE_MISSES + Store misses in   |
|                                       |         |           |   all TLB levels causes a page walk   |
|                                       |         |           |   that completes. (All page sizes)    |
| DTLB_STORE_MISSES:WALK_COMPLETED_2... |   CPU   |   true    | DTLB_STORE_MISSES + Page walks        |
|                                       |         |           |   completed due to a demand data      |
|                                       |         |           |   store to a 2M/4M page.              |
| DTLB_STORE_MISSES:WALK_COMPLETED_4K   |   CPU   |   true    | DTLB_STORE_MISSES + Page walks        |
|                                       |         |           |   completed due to a demand data      |
|                                       |         |           |   store to a 4K page.                 |
| DTLB_STORE_MISSES:e=0                 |   CPU   |   true    | DTLB_STORE_MISSES + edge level (may   |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| DTLB_STORE_MISSES:i=0                 |   CPU   |   true    | DTLB_STORE_MISSES + invert            |
| DTLB_STORE_MISSES:c=0                 |   CPU   |   true    | DTLB_STORE_MISSES + counter-mask in   |
|                                       |         |           |   range [0-255]                       |
| DTLB_STORE_MISSES:intx=0              |   CPU   |   true    | DTLB_STORE_MISSES + monitor only      |
|                                       |         |           |   inside transactional memory region  |
| DTLB_STORE_MISSES:intxcp=0            |   CPU   |   true    | DTLB_STORE_MISSES + do not count      |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| DTLB_STORE_MISSES:u=0                 |   CPU   |   true    | DTLB_STORE_MISSES + monitor at user   |
|                                       |         |           |   level                               |
| DTLB_STORE_MISSES:k=0                 |   CPU   |   true    | DTLB_STORE_MISSES + monitor at        |
|                                       |         |           |   kernel level                        |
| DTLB_STORE_MISSES:period=0            |   CPU   |   true    | DTLB_STORE_MISSES + sampling period   |
| DTLB_STORE_MISSES:freq=0              |   CPU   |   true    | DTLB_STORE_MISSES + sampling          |
|                                       |         |           |   frequency (Hz)                      |
| DTLB_STORE_MISSES:excl=0              |   CPU   |   true    | DTLB_STORE_MISSES + exclusive access  |
| DTLB_STORE_MISSES:mg=0                |   CPU   |   true    | DTLB_STORE_MISSES + monitor guest     |
|                                       |         |           |   execution                           |
| DTLB_STORE_MISSES:mh=0                |   CPU   |   true    | DTLB_STORE_MISSES + monitor host      |
|                                       |         |           |   execution                           |
| DTLB_STORE_MISSES:cpu=0               |   CPU   |   true    | DTLB_STORE_MISSES + CPU to program    |
| DTLB_STORE_MISSES:pinned=0            |   CPU   |   true    | DTLB_STORE_MISSES + pin event to      |
|                                       |         |           |   counters                            |
| DTLB_STORE_MISSES:hw_smpl=0           |   CPU   |   true    | DTLB_STORE_MISSES + enable hardware   |
|                                       |         |           |   sampling                            |
| L1D_PEND_MISS                         |   CPU   |   true    | L1D pending misses.                   |
| L1D_PEND_MISS:L2_STALL                |   CPU   |   true    | L1D_PEND_MISS + Number of cycles a    |
|                                       |         |           |   demand request has waited due to    |
|                                       |         |           |   L1D due to lack of L2 resources.    |
| L1D_PEND_MISS:FB_FULL_PERIODS         |   CPU   |   true    | L1D_PEND_MISS + Number of phases a    |
|                                       |         |           |   demand request has waited due to    |
|                                       |         |           |   L1D Fill Buffer (FB)                |
|                                       |         |           |   unavailablability.                  |
| L1D_PEND_MISS:FB_FULL                 |   CPU   |   true    | L1D_PEND_MISS + Number of cycles a    |
|                                       |         |           |   demand request has waited due to    |
|                                       |         |           |   L1D Fill Buffer (FB)                |
|                                       |         |           |   unavailability.                     |
| L1D_PEND_MISS:PENDING_CYCLES          |   CPU   |   true    | L1D_PEND_MISS + Cycles with L1D       |
|                                       |         |           |   load Misses outstanding.            |
| L1D_PEND_MISS:PENDING                 |   CPU   |   true    | L1D_PEND_MISS + Number of L1D         |
|                                       |         |           |   misses that are outstanding         |
| L1D_PEND_MISS:e=0                     |   CPU   |   true    | L1D_PEND_MISS + edge level (may       |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| L1D_PEND_MISS:i=0                     |   CPU   |   true    | L1D_PEND_MISS + invert                |
| L1D_PEND_MISS:c=0                     |   CPU   |   true    | L1D_PEND_MISS + counter-mask in       |
|                                       |         |           |   range [0-255]                       |
| L1D_PEND_MISS:intx=0                  |   CPU   |   true    | L1D_PEND_MISS + monitor only inside   |
|                                       |         |           |   transactional memory region         |
| L1D_PEND_MISS:intxcp=0                |   CPU   |   true    | L1D_PEND_MISS + do not count          |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| L1D_PEND_MISS:u=0                     |   CPU   |   true    | L1D_PEND_MISS + monitor at user level |
| L1D_PEND_MISS:k=0                     |   CPU   |   true    | L1D_PEND_MISS + monitor at kernel     |
|                                       |         |           |   level                               |
| L1D_PEND_MISS:period=0                |   CPU   |   true    | L1D_PEND_MISS + sampling period       |
| L1D_PEND_MISS:freq=0                  |   CPU   |   true    | L1D_PEND_MISS + sampling frequency    |
|                                       |         |           |   (Hz)                                |
| L1D_PEND_MISS:excl=0                  |   CPU   |   true    | L1D_PEND_MISS + exclusive access      |
| L1D_PEND_MISS:mg=0                    |   CPU   |   true    | L1D_PEND_MISS + monitor guest         |
|                                       |         |           |   execution                           |
| L1D_PEND_MISS:mh=0                    |   CPU   |   true    | L1D_PEND_MISS + monitor host          |
|                                       |         |           |   execution                           |
| L1D_PEND_MISS:cpu=0                   |   CPU   |   true    | L1D_PEND_MISS + CPU to program        |
| L1D_PEND_MISS:pinned=0                |   CPU   |   true    | L1D_PEND_MISS + pin event to counters |
| L1D_PEND_MISS:hw_smpl=0               |   CPU   |   true    | L1D_PEND_MISS + enable hardware       |
|                                       |         |           |   sampling                            |
| SW_PREFETCH_ACCESS                    |   CPU   |   true    | Software prefetches.                  |
| SW_PREFETCH_ACCESS:PREFETCHW          |   CPU   |   true    | SW_PREFETCH_ACCESS + Number of        |
|                                       |         |           |   PREFETCHW instructions executed.    |
| SW_PREFETCH_ACCESS:T1_T2              |   CPU   |   true    | SW_PREFETCH_ACCESS + Number of        |
|                                       |         |           |   PREFETCHT1 or PREFETCHT2            |
|                                       |         |           |   instructions executed.              |
| SW_PREFETCH_ACCESS:T0                 |   CPU   |   true    | SW_PREFETCH_ACCESS + Number of        |
|                                       |         |           |   PREFETCHT0 instructions executed.   |
| SW_PREFETCH_ACCESS:NTA                |   CPU   |   true    | SW_PREFETCH_ACCESS + Number of        |
|                                       |         |           |   PREFETCHNTA instructions executed.  |
| SW_PREFETCH_ACCESS:e=0                |   CPU   |   true    | SW_PREFETCH_ACCESS + edge level       |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| SW_PREFETCH_ACCESS:i=0                |   CPU   |   true    | SW_PREFETCH_ACCESS + invert           |
| SW_PREFETCH_ACCESS:c=0                |   CPU   |   true    | SW_PREFETCH_ACCESS + counter-mask     |
|                                       |         |           |   in range [0-255]                    |
| SW_PREFETCH_ACCESS:intx=0             |   CPU   |   true    | SW_PREFETCH_ACCESS + monitor only     |
|                                       |         |           |   inside transactional memory region  |
| SW_PREFETCH_ACCESS:intxcp=0           |   CPU   |   true    | SW_PREFETCH_ACCESS + do not count     |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| SW_PREFETCH_ACCESS:u=0                |   CPU   |   true    | SW_PREFETCH_ACCESS + monitor at       |
|                                       |         |           |   user level                          |
| SW_PREFETCH_ACCESS:k=0                |   CPU   |   true    | SW_PREFETCH_ACCESS + monitor at       |
|                                       |         |           |   kernel level                        |
| SW_PREFETCH_ACCESS:period=0           |   CPU   |   true    | SW_PREFETCH_ACCESS + sampling period  |
| SW_PREFETCH_ACCESS:freq=0             |   CPU   |   true    | SW_PREFETCH_ACCESS + sampling         |
|                                       |         |           |   frequency (Hz)                      |
| SW_PREFETCH_ACCESS:excl=0             |   CPU   |   true    | SW_PREFETCH_ACCESS + exclusive access |
| SW_PREFETCH_ACCESS:mg=0               |   CPU   |   true    | SW_PREFETCH_ACCESS + monitor guest    |
|                                       |         |           |   execution                           |
| SW_PREFETCH_ACCESS:mh=0               |   CPU   |   true    | SW_PREFETCH_ACCESS + monitor host     |
|                                       |         |           |   execution                           |
| SW_PREFETCH_ACCESS:cpu=0              |   CPU   |   true    | SW_PREFETCH_ACCESS + CPU to program   |
| SW_PREFETCH_ACCESS:pinned=0           |   CPU   |   true    | SW_PREFETCH_ACCESS + pin event to     |
|                                       |         |           |   counters                            |
| SW_PREFETCH_ACCESS:hw_smpl=0          |   CPU   |   true    | SW_PREFETCH_ACCESS + enable           |
|                                       |         |           |   hardware sampling                   |
| SW_PREFETCH                           |   CPU   |   true    | Software prefetches.                  |
| SW_PREFETCH:PREFETCHW                 |   CPU   |   true    | SW_PREFETCH + Number of PREFETCHW     |
|                                       |         |           |   instructions executed.              |
| SW_PREFETCH:T1_T2                     |   CPU   |   true    | SW_PREFETCH + Number of PREFETCHT1    |
|                                       |         |           |   or PREFETCHT2 instructions          |
|                                       |         |           |   executed.                           |
| SW_PREFETCH:T0                        |   CPU   |   true    | SW_PREFETCH + Number of PREFETCHT0    |
|                                       |         |           |   instructions executed.              |
| SW_PREFETCH:NTA                       |   CPU   |   true    | SW_PREFETCH + Number of PREFETCHNTA   |
|                                       |         |           |   instructions executed.              |
| SW_PREFETCH:e=0                       |   CPU   |   true    | SW_PREFETCH + edge level (may         |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| SW_PREFETCH:i=0                       |   CPU   |   true    | SW_PREFETCH + invert                  |
| SW_PREFETCH:c=0                       |   CPU   |   true    | SW_PREFETCH + counter-mask in range   |
|                                       |         |           |   [0-255]                             |
| SW_PREFETCH:intx=0                    |   CPU   |   true    | SW_PREFETCH + monitor only inside     |
|                                       |         |           |   transactional memory region         |
| SW_PREFETCH:intxcp=0                  |   CPU   |   true    | SW_PREFETCH + do not count            |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| SW_PREFETCH:u=0                       |   CPU   |   true    | SW_PREFETCH + monitor at user level   |
| SW_PREFETCH:k=0                       |   CPU   |   true    | SW_PREFETCH + monitor at kernel level |
| SW_PREFETCH:period=0                  |   CPU   |   true    | SW_PREFETCH + sampling period         |
| SW_PREFETCH:freq=0                    |   CPU   |   true    | SW_PREFETCH + sampling frequency (Hz) |
| SW_PREFETCH:excl=0                    |   CPU   |   true    | SW_PREFETCH + exclusive access        |
| SW_PREFETCH:mg=0                      |   CPU   |   true    | SW_PREFETCH + monitor guest execution |
| SW_PREFETCH:mh=0                      |   CPU   |   true    | SW_PREFETCH + monitor host execution  |
| SW_PREFETCH:cpu=0                     |   CPU   |   true    | SW_PREFETCH + CPU to program          |
| SW_PREFETCH:pinned=0                  |   CPU   |   true    | SW_PREFETCH + pin event to counters   |
| SW_PREFETCH:hw_smpl=0                 |   CPU   |   true    | SW_PREFETCH + enable hardware         |
|                                       |         |           |   sampling                            |
| LONGEST_LAT_CACHE                     |   CPU   |   true    | L3 cache.                             |
| LONGEST_LAT_CACHE:MISS                |   CPU   |   true    | LONGEST_LAT_CACHE + Core-originated   |
|                                       |         |           |   cacheable demand requests missed    |
|                                       |         |           |   L3 (except hardware prefetches to   |
|                                       |         |           |   L3).                                |
| LONGEST_LAT_CACHE:REFERENCES          |   CPU   |   true    | LONGEST_LAT_CACHE + Core-originated   |
|                                       |         |           |   cacheable requests that refer to    |
|                                       |         |           |   L3 (Except hardware prefetches to   |
|                                       |         |           |   the L3).                            |
| LONGEST_LAT_CACHE:e=0                 |   CPU   |   true    | LONGEST_LAT_CACHE + edge level (may   |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| LONGEST_LAT_CACHE:i=0                 |   CPU   |   true    | LONGEST_LAT_CACHE + invert            |
| LONGEST_LAT_CACHE:c=0                 |   CPU   |   true    | LONGEST_LAT_CACHE + counter-mask in   |
|                                       |         |           |   range [0-255]                       |
| LONGEST_LAT_CACHE:intx=0              |   CPU   |   true    | LONGEST_LAT_CACHE + monitor only      |
|                                       |         |           |   inside transactional memory region  |
| LONGEST_LAT_CACHE:intxcp=0            |   CPU   |   true    | LONGEST_LAT_CACHE + do not count      |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| LONGEST_LAT_CACHE:u=0                 |   CPU   |   true    | LONGEST_LAT_CACHE + monitor at user   |
|                                       |         |           |   level                               |
| LONGEST_LAT_CACHE:k=0                 |   CPU   |   true    | LONGEST_LAT_CACHE + monitor at        |
|                                       |         |           |   kernel level                        |
| LONGEST_LAT_CACHE:period=0            |   CPU   |   true    | LONGEST_LAT_CACHE + sampling period   |
| LONGEST_LAT_CACHE:freq=0              |   CPU   |   true    | LONGEST_LAT_CACHE + sampling          |
|                                       |         |           |   frequency (Hz)                      |
| LONGEST_LAT_CACHE:excl=0              |   CPU   |   true    | LONGEST_LAT_CACHE + exclusive access  |
| LONGEST_LAT_CACHE:mg=0                |   CPU   |   true    | LONGEST_LAT_CACHE + monitor guest     |
|                                       |         |           |   execution                           |
| LONGEST_LAT_CACHE:mh=0                |   CPU   |   true    | LONGEST_LAT_CACHE + monitor host      |
|                                       |         |           |   execution                           |
| LONGEST_LAT_CACHE:cpu=0               |   CPU   |   true    | LONGEST_LAT_CACHE + CPU to program    |
| LONGEST_LAT_CACHE:pinned=0            |   CPU   |   true    | LONGEST_LAT_CACHE + pin event to      |
|                                       |         |           |   counters                            |
| LONGEST_LAT_CACHE:hw_smpl=0           |   CPU   |   true    | LONGEST_LAT_CACHE + enable hardware   |
|                                       |         |           |   sampling                            |
| CORE_POWER                            |   CPU   |   true    | Power power cycles.                   |
| CORE_POWER:LVL2_TURBO_LICENSE         |   CPU   |   true    | CORE_POWER + Core cycles where the    |
|                                       |         |           |   core was running in a manner        |
|                                       |         |           |   where Turbo may be clipped to the   |
|                                       |         |           |   AVX512 turbo schedule.              |
| CORE_POWER:LVL1_TURBO_LICENSE         |   CPU   |   true    | CORE_POWER + Core cycles where the    |
|                                       |         |           |   core was running in a manner        |
|                                       |         |           |   where Turbo may be clipped to the   |
|                                       |         |           |   AVX2 turbo schedule.                |
| CORE_POWER:LVL0_TURBO_LICENSE         |   CPU   |   true    | CORE_POWER + Core cycles where the    |
|                                       |         |           |   core was running in a manner        |
|                                       |         |           |   where Turbo may be clipped to the   |
|                                       |         |           |   Non-AVX turbo schedule.             |
| CORE_POWER:e=0                        |   CPU   |   true    | CORE_POWER + edge level (may          |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| CORE_POWER:i=0                        |   CPU   |   true    | CORE_POWER + invert                   |
| CORE_POWER:c=0                        |   CPU   |   true    | CORE_POWER + counter-mask in range    |
|                                       |         |           |   [0-255]                             |
| CORE_POWER:intx=0                     |   CPU   |   true    | CORE_POWER + monitor only inside      |
|                                       |         |           |   transactional memory region         |
| CORE_POWER:intxcp=0                   |   CPU   |   true    | CORE_POWER + do not count             |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| CORE_POWER:u=0                        |   CPU   |   true    | CORE_POWER + monitor at user level    |
| CORE_POWER:k=0                        |   CPU   |   true    | CORE_POWER + monitor at kernel level  |
| CORE_POWER:period=0                   |   CPU   |   true    | CORE_POWER + sampling period          |
| CORE_POWER:freq=0                     |   CPU   |   true    | CORE_POWER + sampling frequency (Hz)  |
| CORE_POWER:excl=0                     |   CPU   |   true    | CORE_POWER + exclusive access         |
| CORE_POWER:mg=0                       |   CPU   |   true    | CORE_POWER + monitor guest execution  |
| CORE_POWER:mh=0                       |   CPU   |   true    | CORE_POWER + monitor host execution   |
| CORE_POWER:cpu=0                      |   CPU   |   true    | CORE_POWER + CPU to program           |
| CORE_POWER:pinned=0                   |   CPU   |   true    | CORE_POWER + pin event to counters    |
| CORE_POWER:hw_smpl=0                  |   CPU   |   true    | CORE_POWER + enable hardware sampling |
| L2_RQSTS                              |   CPU   |   true    | L2 requests.                          |
| L2_RQSTS:ALL_DEMAND_REFERENCES        |   CPU   |   true    | L2_RQSTS + Demand requests to L2      |
|                                       |         |           |   cache                               |
| L2_RQSTS:ALL_CODE_RD                  |   CPU   |   true    | L2_RQSTS + L2 code requests           |
| L2_RQSTS:ALL_RFO                      |   CPU   |   true    | L2_RQSTS + RFO requests to L2 cache   |
| L2_RQSTS:ALL_DEMAND_DATA_RD           |   CPU   |   true    | L2_RQSTS + Demand Data Read requests  |
| L2_RQSTS:SWPF_HIT                     |   CPU   |   true    | L2_RQSTS + SW prefetch requests       |
|                                       |         |           |   that hit L2 cache. Accounts for     |
|                                       |         |           |   PREFETCHNTA and PREFETCH0/1/2       |
|                                       |         |           |   instructions when FB is not full.   |
| L2_RQSTS:CODE_RD_HIT                  |   CPU   |   true    | L2_RQSTS + L2 cache hits when         |
|                                       |         |           |   fetching instructions, code reads.  |
| L2_RQSTS:RFO_HIT                      |   CPU   |   true    | L2_RQSTS + RFO requests that hit L2   |
|                                       |         |           |   cache                               |
| L2_RQSTS:DEMAND_DATA_RD_HIT           |   CPU   |   true    | L2_RQSTS + Demand Data Read           |
|                                       |         |           |   requests that hit L2 cache          |
| L2_RQSTS:SWPF_MISS                    |   CPU   |   true    | L2_RQSTS + SW prefetch requests       |
|                                       |         |           |   that miss L2 cache. Accounts for    |
|                                       |         |           |   PREFETCHNTA and PREFETCH0/1/2       |
|                                       |         |           |   instructions when FB is not full.   |
| L2_RQSTS:ALL_DEMAND_MISS              |   CPU   |   true    | L2_RQSTS + Demand requests that       |
|                                       |         |           |   miss L2 cache                       |
| L2_RQSTS:CODE_RD_MISS                 |   CPU   |   true    | L2_RQSTS + L2 cache misses when       |
|                                       |         |           |   fetching instructions               |
| L2_RQSTS:RFO_MISS                     |   CPU   |   true    | L2_RQSTS + RFO requests that miss     |
|                                       |         |           |   L2 cache                            |
| L2_RQSTS:DEMAND_DATA_RD_MISS          |   CPU   |   true    | L2_RQSTS + Demand Data Read miss      |
|                                       |         |           |   L2, no rejects                      |
| L2_RQSTS:e=0                          |   CPU   |   true    | L2_RQSTS + edge level (may require    |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| L2_RQSTS:i=0                          |   CPU   |   true    | L2_RQSTS + invert                     |
| L2_RQSTS:c=0                          |   CPU   |   true    | L2_RQSTS + counter-mask in range      |
|                                       |         |           |   [0-255]                             |
| L2_RQSTS:intx=0                       |   CPU   |   true    | L2_RQSTS + monitor only inside        |
|                                       |         |           |   transactional memory region         |
| L2_RQSTS:intxcp=0                     |   CPU   |   true    | L2_RQSTS + do not count occurrences   |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| L2_RQSTS:u=0                          |   CPU   |   true    | L2_RQSTS + monitor at user level      |
| L2_RQSTS:k=0                          |   CPU   |   true    | L2_RQSTS + monitor at kernel level    |
| L2_RQSTS:period=0                     |   CPU   |   true    | L2_RQSTS + sampling period            |
| L2_RQSTS:freq=0                       |   CPU   |   true    | L2_RQSTS + sampling frequency (Hz)    |
| L2_RQSTS:excl=0                       |   CPU   |   true    | L2_RQSTS + exclusive access           |
| L2_RQSTS:mg=0                         |   CPU   |   true    | L2_RQSTS + monitor guest execution    |
| L2_RQSTS:mh=0                         |   CPU   |   true    | L2_RQSTS + monitor host execution     |
| L2_RQSTS:cpu=0                        |   CPU   |   true    | L2_RQSTS + CPU to program             |
| L2_RQSTS:pinned=0                     |   CPU   |   true    | L2_RQSTS + pin event to counters      |
| L2_RQSTS:hw_smpl=0                    |   CPU   |   true    | L2_RQSTS + enable hardware sampling   |
| ARITH                                 |   CPU   |   true    | Arithmetic uops.                      |
| ARITH:DIVIDER_ACTIVE                  |   CPU   |   true    | ARITH + Cycles when divide unit is    |
|                                       |         |           |   busy executing divide or square     |
|                                       |         |           |   root operations.                    |
| ARITH:e=0                             |   CPU   |   true    | ARITH + edge level (may require       |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| ARITH:i=0                             |   CPU   |   true    | ARITH + invert                        |
| ARITH:c=0                             |   CPU   |   true    | ARITH + counter-mask in range [0-255] |
| ARITH:intx=0                          |   CPU   |   true    | ARITH + monitor only inside           |
|                                       |         |           |   transactional memory region         |
| ARITH:intxcp=0                        |   CPU   |   true    | ARITH + do not count occurrences      |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| ARITH:u=0                             |   CPU   |   true    | ARITH + monitor at user level         |
| ARITH:k=0                             |   CPU   |   true    | ARITH + monitor at kernel level       |
| ARITH:period=0                        |   CPU   |   true    | ARITH + sampling period               |
| ARITH:freq=0                          |   CPU   |   true    | ARITH + sampling frequency (Hz)       |
| ARITH:excl=0                          |   CPU   |   true    | ARITH + exclusive access              |
| ARITH:mg=0                            |   CPU   |   true    | ARITH + monitor guest execution       |
| ARITH:mh=0                            |   CPU   |   true    | ARITH + monitor host execution        |
| ARITH:cpu=0                           |   CPU   |   true    | ARITH + CPU to program                |
| ARITH:pinned=0                        |   CPU   |   true    | ARITH + pin event to counters         |
| ARITH:hw_smpl=0                       |   CPU   |   true    | ARITH + enable hardware sampling      |
| UOPS_ISSUED                           |   CPU   |   true    | Uops issued.                          |
| UOPS_ISSUED:STALL_CYCLES              |   CPU   |   true    | UOPS_ISSUED + Cycles when RAT does    |
|                                       |         |           |   not issue Uops to RS for the thread |
| UOPS_ISSUED:VECTOR_WIDTH_MISMATCH     |   CPU   |   true    | UOPS_ISSUED + Uops inserted at        |
|                                       |         |           |   issue-stage in order to preserve    |
|                                       |         |           |   upper bits of vector registers.     |
| UOPS_ISSUED:ANY                       |   CPU   |   true    | UOPS_ISSUED + Uops that RAT issues    |
|                                       |         |           |   to RS                               |
| UOPS_ISSUED:e=0                       |   CPU   |   true    | UOPS_ISSUED + edge level (may         |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| UOPS_ISSUED:i=0                       |   CPU   |   true    | UOPS_ISSUED + invert                  |
| UOPS_ISSUED:c=0                       |   CPU   |   true    | UOPS_ISSUED + counter-mask in range   |
|                                       |         |           |   [0-255]                             |
| UOPS_ISSUED:intx=0                    |   CPU   |   true    | UOPS_ISSUED + monitor only inside     |
|                                       |         |           |   transactional memory region         |
| UOPS_ISSUED:intxcp=0                  |   CPU   |   true    | UOPS_ISSUED + do not count            |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| UOPS_ISSUED:u=0                       |   CPU   |   true    | UOPS_ISSUED + monitor at user level   |
| UOPS_ISSUED:k=0                       |   CPU   |   true    | UOPS_ISSUED + monitor at kernel level |
| UOPS_ISSUED:period=0                  |   CPU   |   true    | UOPS_ISSUED + sampling period         |
| UOPS_ISSUED:freq=0                    |   CPU   |   true    | UOPS_ISSUED + sampling frequency (Hz) |
| UOPS_ISSUED:excl=0                    |   CPU   |   true    | UOPS_ISSUED + exclusive access        |
| UOPS_ISSUED:mg=0                      |   CPU   |   true    | UOPS_ISSUED + monitor guest execution |
| UOPS_ISSUED:mh=0                      |   CPU   |   true    | UOPS_ISSUED + monitor host execution  |
| UOPS_ISSUED:cpu=0                     |   CPU   |   true    | UOPS_ISSUED + CPU to program          |
| UOPS_ISSUED:pinned=0                  |   CPU   |   true    | UOPS_ISSUED + pin event to counters   |
| UOPS_ISSUED:hw_smpl=0                 |   CPU   |   true    | UOPS_ISSUED + enable hardware         |
|                                       |         |           |   sampling                            |
| INT_MISC                              |   CPU   |   true    | Miscellaneous interruptions.          |
| INT_MISC:CLEAR_RESTEER_CYCLES         |   CPU   |   true    | INT_MISC + Counts cycles after        |
|                                       |         |           |   recovery from a branch              |
|                                       |         |           |   misprediction or machine clear      |
|                                       |         |           |   till the first uop is issued from   |
|                                       |         |           |   the resteered path.                 |
| INT_MISC:UOP_DROPPING                 |   CPU   |   true    | INT_MISC + TMA slots where uops got   |
|                                       |         |           |   dropped                             |
| INT_MISC:ALL_RECOVERY_CYCLES          |   CPU   |   true    | INT_MISC + Cycles the Backend         |
|                                       |         |           |   cluster is recovering after a       |
|                                       |         |           |   miss-speculation or a Store         |
|                                       |         |           |   Buffer or Load Buffer drain stall.  |
| INT_MISC:RECOVERY_CYCLES              |   CPU   |   true    | INT_MISC + Core cycles the            |
|                                       |         |           |   allocator was stalled due to        |
|                                       |         |           |   recovery from earlier clear event   |
|                                       |         |           |   for this thread                     |
| INT_MISC:e=0                          |   CPU   |   true    | INT_MISC + edge level (may require    |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| INT_MISC:i=0                          |   CPU   |   true    | INT_MISC + invert                     |
| INT_MISC:c=0                          |   CPU   |   true    | INT_MISC + counter-mask in range      |
|                                       |         |           |   [0-255]                             |
| INT_MISC:intx=0                       |   CPU   |   true    | INT_MISC + monitor only inside        |
|                                       |         |           |   transactional memory region         |
| INT_MISC:intxcp=0                     |   CPU   |   true    | INT_MISC + do not count occurrences   |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| INT_MISC:u=0                          |   CPU   |   true    | INT_MISC + monitor at user level      |
| INT_MISC:k=0                          |   CPU   |   true    | INT_MISC + monitor at kernel level    |
| INT_MISC:period=0                     |   CPU   |   true    | INT_MISC + sampling period            |
| INT_MISC:freq=0                       |   CPU   |   true    | INT_MISC + sampling frequency (Hz)    |
| INT_MISC:excl=0                       |   CPU   |   true    | INT_MISC + exclusive access           |
| INT_MISC:mg=0                         |   CPU   |   true    | INT_MISC + monitor guest execution    |
| INT_MISC:mh=0                         |   CPU   |   true    | INT_MISC + monitor host execution     |
| INT_MISC:cpu=0                        |   CPU   |   true    | INT_MISC + CPU to program             |
| INT_MISC:pinned=0                     |   CPU   |   true    | INT_MISC + pin event to counters      |
| INT_MISC:hw_smpl=0                    |   CPU   |   true    | INT_MISC + enable hardware sampling   |
| DTLB_LOAD_MISSES                      |   CPU   |   true    | Data TLB load misses.                 |
| DTLB_LOAD_MISSES:STLB_HIT             |   CPU   |   true    | DTLB_LOAD_MISSES + Loads that miss    |
|                                       |         |           |   the DTLB and hit the STLB.          |
| DTLB_LOAD_MISSES:WALK_ACTIVE          |   CPU   |   true    | DTLB_LOAD_MISSES + Cycles when at     |
|                                       |         |           |   least one PMH is busy with a page   |
|                                       |         |           |   walk for a demand load.             |
| DTLB_LOAD_MISSES:WALK_PENDING         |   CPU   |   true    | DTLB_LOAD_MISSES + Number of page     |
|                                       |         |           |   walks outstanding for a demand      |
|                                       |         |           |   load in the PMH each cycle.         |
| DTLB_LOAD_MISSES:WALK_COMPLETED       |   CPU   |   true    | DTLB_LOAD_MISSES + Load miss in all   |
|                                       |         |           |   TLB levels causes a page walk       |
|                                       |         |           |   that completes. (All page sizes)    |
| DTLB_LOAD_MISSES:WALK_COMPLETED_2M_4M |   CPU   |   true    | DTLB_LOAD_MISSES + Page walks         |
|                                       |         |           |   completed due to a demand data      |
|                                       |         |           |   load to a 2M/4M page.               |
| DTLB_LOAD_MISSES:WALK_COMPLETED_4K    |   CPU   |   true    | DTLB_LOAD_MISSES + Page walks         |
|                                       |         |           |   completed due to a demand data      |
|                                       |         |           |   load to a 4K page.                  |
| DTLB_LOAD_MISSES:e=0                  |   CPU   |   true    | DTLB_LOAD_MISSES + edge level (may    |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| DTLB_LOAD_MISSES:i=0                  |   CPU   |   true    | DTLB_LOAD_MISSES + invert             |
| DTLB_LOAD_MISSES:c=0                  |   CPU   |   true    | DTLB_LOAD_MISSES + counter-mask in    |
|                                       |         |           |   range [0-255]                       |
| DTLB_LOAD_MISSES:intx=0               |   CPU   |   true    | DTLB_LOAD_MISSES + monitor only       |
|                                       |         |           |   inside transactional memory region  |
| DTLB_LOAD_MISSES:intxcp=0             |   CPU   |   true    | DTLB_LOAD_MISSES + do not count       |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| DTLB_LOAD_MISSES:u=0                  |   CPU   |   true    | DTLB_LOAD_MISSES + monitor at user    |
|                                       |         |           |   level                               |
| DTLB_LOAD_MISSES:k=0                  |   CPU   |   true    | DTLB_LOAD_MISSES + monitor at         |
|                                       |         |           |   kernel level                        |
| DTLB_LOAD_MISSES:period=0             |   CPU   |   true    | DTLB_LOAD_MISSES + sampling period    |
| DTLB_LOAD_MISSES:freq=0               |   CPU   |   true    | DTLB_LOAD_MISSES + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| DTLB_LOAD_MISSES:excl=0               |   CPU   |   true    | DTLB_LOAD_MISSES + exclusive access   |
| DTLB_LOAD_MISSES:mg=0                 |   CPU   |   true    | DTLB_LOAD_MISSES + monitor guest      |
|                                       |         |           |   execution                           |
| DTLB_LOAD_MISSES:mh=0                 |   CPU   |   true    | DTLB_LOAD_MISSES + monitor host       |
|                                       |         |           |   execution                           |
| DTLB_LOAD_MISSES:cpu=0                |   CPU   |   true    | DTLB_LOAD_MISSES + CPU to program     |
| DTLB_LOAD_MISSES:pinned=0             |   CPU   |   true    | DTLB_LOAD_MISSES + pin event to       |
|                                       |         |           |   counters                            |
| DTLB_LOAD_MISSES:hw_smpl=0            |   CPU   |   true    | DTLB_LOAD_MISSES + enable hardware    |
|                                       |         |           |   sampling                            |
| LD_BLOCKS_PARTIAL                     |   CPU   |   true    | Partial load blocks.                  |
| LD_BLOCKS_PARTIAL:ADDRESS_ALIAS       |   CPU   |   true    | LD_BLOCKS_PARTIAL + False             |
|                                       |         |           |   dependencies in MOB due to          |
|                                       |         |           |   partial compare on address.         |
| LD_BLOCKS_PARTIAL:e=0                 |   CPU   |   true    | LD_BLOCKS_PARTIAL + edge level (may   |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| LD_BLOCKS_PARTIAL:i=0                 |   CPU   |   true    | LD_BLOCKS_PARTIAL + invert            |
| LD_BLOCKS_PARTIAL:c=0                 |   CPU   |   true    | LD_BLOCKS_PARTIAL + counter-mask in   |
|                                       |         |           |   range [0-255]                       |
| LD_BLOCKS_PARTIAL:intx=0              |   CPU   |   true    | LD_BLOCKS_PARTIAL + monitor only      |
|                                       |         |           |   inside transactional memory region  |
| LD_BLOCKS_PARTIAL:intxcp=0            |   CPU   |   true    | LD_BLOCKS_PARTIAL + do not count      |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| LD_BLOCKS_PARTIAL:u=0                 |   CPU   |   true    | LD_BLOCKS_PARTIAL + monitor at user   |
|                                       |         |           |   level                               |
| LD_BLOCKS_PARTIAL:k=0                 |   CPU   |   true    | LD_BLOCKS_PARTIAL + monitor at        |
|                                       |         |           |   kernel level                        |
| LD_BLOCKS_PARTIAL:period=0            |   CPU   |   true    | LD_BLOCKS_PARTIAL + sampling period   |
| LD_BLOCKS_PARTIAL:freq=0              |   CPU   |   true    | LD_BLOCKS_PARTIAL + sampling          |
|                                       |         |           |   frequency (Hz)                      |
| LD_BLOCKS_PARTIAL:excl=0              |   CPU   |   true    | LD_BLOCKS_PARTIAL + exclusive access  |
| LD_BLOCKS_PARTIAL:mg=0                |   CPU   |   true    | LD_BLOCKS_PARTIAL + monitor guest     |
|                                       |         |           |   execution                           |
| LD_BLOCKS_PARTIAL:mh=0                |   CPU   |   true    | LD_BLOCKS_PARTIAL + monitor host      |
|                                       |         |           |   execution                           |
| LD_BLOCKS_PARTIAL:cpu=0               |   CPU   |   true    | LD_BLOCKS_PARTIAL + CPU to program    |
| LD_BLOCKS_PARTIAL:pinned=0            |   CPU   |   true    | LD_BLOCKS_PARTIAL + pin event to      |
|                                       |         |           |   counters                            |
| LD_BLOCKS_PARTIAL:hw_smpl=0           |   CPU   |   true    | LD_BLOCKS_PARTIAL + enable hardware   |
|                                       |         |           |   sampling                            |
| LD_BLOCKS                             |   CPU   |   true    | Blocking loads.                       |
| LD_BLOCKS:NO_SR                       |   CPU   |   true    | LD_BLOCKS + The number of times       |
|                                       |         |           |   that split load operations are      |
|                                       |         |           |   temporarily blocked because all     |
|                                       |         |           |   resources for handling the split    |
|                                       |         |           |   accesses are in use.                |
| LD_BLOCKS:STORE_FORWARD               |   CPU   |   true    | LD_BLOCKS + Loads blocked due to      |
|                                       |         |           |   overlapping with a preceding        |
|                                       |         |           |   store that cannot be forwarded.     |
| LD_BLOCKS:e=0                         |   CPU   |   true    | LD_BLOCKS + edge level (may require   |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| LD_BLOCKS:i=0                         |   CPU   |   true    | LD_BLOCKS + invert                    |
| LD_BLOCKS:c=0                         |   CPU   |   true    | LD_BLOCKS + counter-mask in range     |
|                                       |         |           |   [0-255]                             |
| LD_BLOCKS:intx=0                      |   CPU   |   true    | LD_BLOCKS + monitor only inside       |
|                                       |         |           |   transactional memory region         |
| LD_BLOCKS:intxcp=0                    |   CPU   |   true    | LD_BLOCKS + do not count              |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| LD_BLOCKS:u=0                         |   CPU   |   true    | LD_BLOCKS + monitor at user level     |
| LD_BLOCKS:k=0                         |   CPU   |   true    | LD_BLOCKS + monitor at kernel level   |
| LD_BLOCKS:period=0                    |   CPU   |   true    | LD_BLOCKS + sampling period           |
| LD_BLOCKS:freq=0                      |   CPU   |   true    | LD_BLOCKS + sampling frequency (Hz)   |
| LD_BLOCKS:excl=0                      |   CPU   |   true    | LD_BLOCKS + exclusive access          |
| LD_BLOCKS:mg=0                        |   CPU   |   true    | LD_BLOCKS + monitor guest execution   |
| LD_BLOCKS:mh=0                        |   CPU   |   true    | LD_BLOCKS + monitor host execution    |
| LD_BLOCKS:cpu=0                       |   CPU   |   true    | LD_BLOCKS + CPU to program            |
| LD_BLOCKS:pinned=0                    |   CPU   |   true    | LD_BLOCKS + pin event to counters     |
| LD_BLOCKS:hw_smpl=0                   |   CPU   |   true    | LD_BLOCKS + enable hardware sampling  |
| TOPDOWN                               |   CPU   |   true    | TMA slots available for an unhalted   |
|                                       |         |           |   logical processor.                  |
| TOPDOWN:BR_MISPREDICT_SLOTS           |   CPU   |   true    | TOPDOWN + TMA slots wasted due to     |
|                                       |         |           |   incorrect speculation by branch     |
|                                       |         |           |   mispredictions                      |
| TOPDOWN:BACKEND_BOUND_SLOTS           |   CPU   |   true    | TOPDOWN + TMA slots where no uops     |
|                                       |         |           |   were being issued due to lack of    |
|                                       |         |           |   back-end resources.                 |
| TOPDOWN:SLOTS_P                       |   CPU   |   true    | TOPDOWN + TMA slots available for     |
|                                       |         |           |   an unhalted logical processor.      |
|                                       |         |           |   General counter - architectural     |
|                                       |         |           |   event                               |
| TOPDOWN:SLOTS                         |   CPU   |   true    | TOPDOWN + TMA slots available for     |
|                                       |         |           |   an unhalted logical processor.      |
|                                       |         |           |   Fixed counter - architectural event |
| TOPDOWN:e=0                           |   CPU   |   true    | TOPDOWN + edge level (may require     |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| TOPDOWN:i=0                           |   CPU   |   true    | TOPDOWN + invert                      |
| TOPDOWN:c=0                           |   CPU   |   true    | TOPDOWN + counter-mask in range       |
|                                       |         |           |   [0-255]                             |
| TOPDOWN:intx=0                        |   CPU   |   true    | TOPDOWN + monitor only inside         |
|                                       |         |           |   transactional memory region         |
| TOPDOWN:intxcp=0                      |   CPU   |   true    | TOPDOWN + do not count occurrences    |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| TOPDOWN:u=0                           |   CPU   |   true    | TOPDOWN + monitor at user level       |
| TOPDOWN:k=0                           |   CPU   |   true    | TOPDOWN + monitor at kernel level     |
| TOPDOWN:period=0                      |   CPU   |   true    | TOPDOWN + sampling period             |
| TOPDOWN:freq=0                        |   CPU   |   true    | TOPDOWN + sampling frequency (Hz)     |
| TOPDOWN:excl=0                        |   CPU   |   true    | TOPDOWN + exclusive access            |
| TOPDOWN:mg=0                          |   CPU   |   true    | TOPDOWN + monitor guest execution     |
| TOPDOWN:mh=0                          |   CPU   |   true    | TOPDOWN + monitor host execution      |
| TOPDOWN:cpu=0                         |   CPU   |   true    | TOPDOWN + CPU to program              |
| TOPDOWN:pinned=0                      |   CPU   |   true    | TOPDOWN + pin event to counters       |
| TOPDOWN:hw_smpl=0                     |   CPU   |   true    | TOPDOWN + enable hardware sampling    |
| CPU_CLK_UNHALTED                      |   CPU   |   true    | Count core clock cycles whenever      |
|                                       |         |           |   the clock signal on the specific    |
|                                       |         |           |   core is running (not halted).       |
| CPU_CLK_UNHALTED:DISTRIBUTED          |   CPU   |   true    | CPU_CLK_UNHALTED + Cycle counts are   |
|                                       |         |           |   evenly distributed between active   |
|                                       |         |           |   threads in the Core.                |
| CPU_CLK_UNHALTED:REF_DISTRIBUTED      |   CPU   |   true    | CPU_CLK_UNHALTED + Core crystal       |
|                                       |         |           |   clock cycles. Cycle counts are      |
|                                       |         |           |   evenly distributed between active   |
|                                       |         |           |   threads in the Core.                |
| CPU_CLK_UNHALTED:ONE_THREAD_ACTIVE    |   CPU   |   true    | CPU_CLK_UNHALTED + Core crystal       |
|                                       |         |           |   clock cycles when this thread is    |
|                                       |         |           |   unhalted and the other thread is    |
|                                       |         |           |   halted.                             |
| CPU_CLK_UNHALTED:REF_XCLK             |   CPU   |   true    | CPU_CLK_UNHALTED + Core crystal       |
|                                       |         |           |   clock cycles when the thread is     |
|                                       |         |           |   unhalted.                           |
| CPU_CLK_UNHALTED:THREAD_P             |   CPU   |   true    | CPU_CLK_UNHALTED + Thread cycles      |
|                                       |         |           |   when thread is not in halt state    |
| CPU_CLK_UNHALTED:REF_TSC              |   CPU   |   true    | CPU_CLK_UNHALTED + Reference cycles   |
|                                       |         |           |   when the core is not in halt state. |
| CPU_CLK_UNHALTED:e=0                  |   CPU   |   true    | CPU_CLK_UNHALTED + edge level (may    |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| CPU_CLK_UNHALTED:i=0                  |   CPU   |   true    | CPU_CLK_UNHALTED + invert             |
| CPU_CLK_UNHALTED:c=0                  |   CPU   |   true    | CPU_CLK_UNHALTED + counter-mask in    |
|                                       |         |           |   range [0-255]                       |
| CPU_CLK_UNHALTED:intx=0               |   CPU   |   true    | CPU_CLK_UNHALTED + monitor only       |
|                                       |         |           |   inside transactional memory region  |
| CPU_CLK_UNHALTED:intxcp=0             |   CPU   |   true    | CPU_CLK_UNHALTED + do not count       |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| CPU_CLK_UNHALTED:u=0                  |   CPU   |   true    | CPU_CLK_UNHALTED + monitor at user    |
|                                       |         |           |   level                               |
| CPU_CLK_UNHALTED:k=0                  |   CPU   |   true    | CPU_CLK_UNHALTED + monitor at         |
|                                       |         |           |   kernel level                        |
| CPU_CLK_UNHALTED:period=0             |   CPU   |   true    | CPU_CLK_UNHALTED + sampling period    |
| CPU_CLK_UNHALTED:freq=0               |   CPU   |   true    | CPU_CLK_UNHALTED + sampling           |
|                                       |         |           |   frequency (Hz)                      |
| CPU_CLK_UNHALTED:excl=0               |   CPU   |   true    | CPU_CLK_UNHALTED + exclusive access   |
| CPU_CLK_UNHALTED:mg=0                 |   CPU   |   true    | CPU_CLK_UNHALTED + monitor guest      |
|                                       |         |           |   execution                           |
| CPU_CLK_UNHALTED:mh=0                 |   CPU   |   true    | CPU_CLK_UNHALTED + monitor host       |
|                                       |         |           |   execution                           |
| CPU_CLK_UNHALTED:cpu=0                |   CPU   |   true    | CPU_CLK_UNHALTED + CPU to program     |
| CPU_CLK_UNHALTED:pinned=0             |   CPU   |   true    | CPU_CLK_UNHALTED + pin event to       |
|                                       |         |           |   counters                            |
| CPU_CLK_UNHALTED:hw_smpl=0            |   CPU   |   true    | CPU_CLK_UNHALTED + enable hardware    |
|                                       |         |           |   sampling                            |
| INST_RETIRED                          |   CPU   |   true    | Number of instructions retired        |
| INST_RETIRED:STALL_CYCLES             |   CPU   |   true    | INST_RETIRED + Cycles without         |
|                                       |         |           |   actually retired instructions.      |
| INST_RETIRED:ANY_P                    |   CPU   |   true    | INST_RETIRED + Number of              |
|                                       |         |           |   instructions retired. General       |
|                                       |         |           |   Counter - architectural event       |
| INST_RETIRED:PREC_DIST                |   CPU   |   true    | INST_RETIRED + Precise instruction    |
|                                       |         |           |   retired event with a reduced        |
|                                       |         |           |   effect of PEBS shadow in IP         |
|                                       |         |           |   distribution (Fixed counter 0       |
|                                       |         |           |   only. c, e, i, intx, intxcp         |
|                                       |         |           |   modifiers not available)            |
| INST_RETIRED:ANY                      |   CPU   |   true    | INST_RETIRED + Number of              |
|                                       |         |           |   instructions retired. Fixed         |
|                                       |         |           |   Counter - architectural event (c,   |
|                                       |         |           |   e, i, intx, intxcp modifiers not    |
|                                       |         |           |   available)                          |
| INST_RETIRED:NOP                      |   CPU   |   true    | INST_RETIRED + Number of retired      |
|                                       |         |           |   NOP instructions.                   |
| INST_RETIRED:e=0                      |   CPU   |   true    | INST_RETIRED + edge level (may        |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| INST_RETIRED:i=0                      |   CPU   |   true    | INST_RETIRED + invert                 |
| INST_RETIRED:c=0                      |   CPU   |   true    | INST_RETIRED + counter-mask in        |
|                                       |         |           |   range [0-255]                       |
| INST_RETIRED:intx=0                   |   CPU   |   true    | INST_RETIRED + monitor only inside    |
|                                       |         |           |   transactional memory region         |
| INST_RETIRED:intxcp=0                 |   CPU   |   true    | INST_RETIRED + do not count           |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| INST_RETIRED:u=0                      |   CPU   |   true    | INST_RETIRED + monitor at user level  |
| INST_RETIRED:k=0                      |   CPU   |   true    | INST_RETIRED + monitor at kernel      |
|                                       |         |           |   level                               |
| INST_RETIRED:period=0                 |   CPU   |   true    | INST_RETIRED + sampling period        |
| INST_RETIRED:freq=0                   |   CPU   |   true    | INST_RETIRED + sampling frequency     |
|                                       |         |           |   (Hz)                                |
| INST_RETIRED:precise=0                |   CPU   |   true    | INST_RETIRED + precise event sampling |
| INST_RETIRED:excl=0                   |   CPU   |   true    | INST_RETIRED + exclusive access       |
| INST_RETIRED:mg=0                     |   CPU   |   true    | INST_RETIRED + monitor guest          |
|                                       |         |           |   execution                           |
| INST_RETIRED:mh=0                     |   CPU   |   true    | INST_RETIRED + monitor host execution |
| INST_RETIRED:cpu=0                    |   CPU   |   true    | INST_RETIRED + CPU to program         |
| INST_RETIRED:pinned=0                 |   CPU   |   true    | INST_RETIRED + pin event to counters  |
| UOPS_DECODED                          |   CPU   |   true    | Number of instructions decoded        |
| UOPS_DECODED:DEC0                     |   CPU   |   true    | UOPS_DECODED + Number of uops         |
|                                       |         |           |   decoded out of instructions         |
|                                       |         |           |   exclusively fetched by decoder 0    |
| UOPS_DECODED:e=0                      |   CPU   |   true    | UOPS_DECODED + edge level (may        |
|                                       |         |           |   require counter-mask &gt;= 1)          |
| UOPS_DECODED:i=0                      |   CPU   |   true    | UOPS_DECODED + invert                 |
| UOPS_DECODED:c=0                      |   CPU   |   true    | UOPS_DECODED + counter-mask in        |
|                                       |         |           |   range [0-255]                       |
| UOPS_DECODED:intx=0                   |   CPU   |   true    | UOPS_DECODED + monitor only inside    |
|                                       |         |           |   transactional memory region         |
| UOPS_DECODED:intxcp=0                 |   CPU   |   true    | UOPS_DECODED + do not count           |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| UOPS_DECODED:u=0                      |   CPU   |   true    | UOPS_DECODED + monitor at user level  |
| UOPS_DECODED:k=0                      |   CPU   |   true    | UOPS_DECODED + monitor at kernel      |
|                                       |         |           |   level                               |
| UOPS_DECODED:period=0                 |   CPU   |   true    | UOPS_DECODED + sampling period        |
| UOPS_DECODED:freq=0                   |   CPU   |   true    | UOPS_DECODED + sampling frequency     |
|                                       |         |           |   (Hz)                                |
| UOPS_DECODED:excl=0                   |   CPU   |   true    | UOPS_DECODED + exclusive access       |
| UOPS_DECODED:mg=0                     |   CPU   |   true    | UOPS_DECODED + monitor guest          |
|                                       |         |           |   execution                           |
| UOPS_DECODED:mh=0                     |   CPU   |   true    | UOPS_DECODED + monitor host execution |
| UOPS_DECODED:cpu=0                    |   CPU   |   true    | UOPS_DECODED + CPU to program         |
| UOPS_DECODED:pinned=0                 |   CPU   |   true    | UOPS_DECODED + pin event to counters  |
| UOPS_DECODED:hw_smpl=0                |   CPU   |   true    | UOPS_DECODED + enable hardware        |
|                                       |         |           |   sampling                            |
| MEM_LOAD_MISC_RETIRED                 |   CPU   |   true    | Miscellaneous loads retired           |
| MEM_LOAD_MISC_RETIRED:UC              |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + Retired       |
|                                       |         |           |   instructions with at least 1        |
|                                       |         |           |   uncacheable load or Bus Lock.       |
| MEM_LOAD_MISC_RETIRED:e=0             |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + edge level    |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| MEM_LOAD_MISC_RETIRED:i=0             |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + invert        |
| MEM_LOAD_MISC_RETIRED:c=0             |   CPU   |   true    | MEM_LOAD_MISC_RETIRED +               |
|                                       |         |           |   counter-mask in range [0-255]       |
| MEM_LOAD_MISC_RETIRED:intx=0          |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + monitor       |
|                                       |         |           |   only inside transactional memory    |
|                                       |         |           |   region                              |
| MEM_LOAD_MISC_RETIRED:intxcp=0        |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + do not        |
|                                       |         |           |   count occurrences inside aborted    |
|                                       |         |           |   transactional memory region         |
| MEM_LOAD_MISC_RETIRED:u=0             |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + monitor at    |
|                                       |         |           |   user level                          |
| MEM_LOAD_MISC_RETIRED:k=0             |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + monitor at    |
|                                       |         |           |   kernel level                        |
| MEM_LOAD_MISC_RETIRED:period=0        |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + sampling      |
|                                       |         |           |   period                              |
| MEM_LOAD_MISC_RETIRED:freq=0          |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + sampling      |
|                                       |         |           |   frequency (Hz)                      |
| MEM_LOAD_MISC_RETIRED:precise=0       |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + precise       |
|                                       |         |           |   event sampling                      |
| MEM_LOAD_MISC_RETIRED:excl=0          |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + exclusive     |
|                                       |         |           |   access                              |
| MEM_LOAD_MISC_RETIRED:mg=0            |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + monitor       |
|                                       |         |           |   guest execution                     |
| MEM_LOAD_MISC_RETIRED:mh=0            |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + monitor       |
|                                       |         |           |   host execution                      |
| MEM_LOAD_MISC_RETIRED:cpu=0           |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + CPU to        |
|                                       |         |           |   program                             |
| MEM_LOAD_MISC_RETIRED:pinned=0        |   CPU   |   true    | MEM_LOAD_MISC_RETIRED + pin event     |
|                                       |         |           |   to counters                         |
| OFFCORE_RESPONSE_0                    |   CPU   |   true    | Offcore response event                |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   have any type of response.          |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   DRAM supplied the request.          |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent or not.              |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another cores          |
|                                       |         |           |   caches, data forwarding is          |
|                                       |         |           |   required as the data is modified.   |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another core, data     |
|                                       |         |           |   forwarding is not required.         |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent but no other cores   |
|                                       |         |           |   had the data.                       |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was not needed to satisfy     |
|                                       |         |           |   the request.                        |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent.                     |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   was not supplied by the L3 cache.   |
| OFFCORE_RESPONSE_0:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   DRAM supplied the request.          |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that have any type of    |
|                                       |         |           |   response.                           |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   or not.                             |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another cores caches, data          |
|                                       |         |           |   forwarding is required as the       |
|                                       |         |           |   data is modified.                   |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another core, data forwarding is    |
|                                       |         |           |   not required.                       |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   but no other cores had the data.    |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was not     |
|                                       |         |           |   needed to satisfy the request.      |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent.   |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that was not supplied    |
|                                       |         |           |   by the L3 cache.                    |
| OFFCORE_RESPONSE_0:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   data reads that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_0:DEMAND_RFO_ANY_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that have any type of   |
|                                       |         |           |   response.                           |
| OFFCORE_RESPONSE_0:DEMAND_RFO_DRAM    |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that DRAM supplied      |
|                                       |         |           |   the request.                        |
| OFFCORE_RESPONSE_0:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   or not.                             |
| OFFCORE_RESPONSE_0:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another cores caches, data          |
|                                       |         |           |   forwarding is required as the       |
|                                       |         |           |   data is modified.                   |
| OFFCORE_RESPONSE_0:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another core, data forwarding is    |
|                                       |         |           |   not required.                       |
| OFFCORE_RESPONSE_0:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   but no other cores had the data.    |
| OFFCORE_RESPONSE_0:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop was not     |
|                                       |         |           |   needed to satisfy the request.      |
| OFFCORE_RESPONSE_0:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop was sent.   |
| OFFCORE_RESPONSE_0:DEMAND_RFO_L3_MISS |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that was not supplied   |
|                                       |         |           |   by the L3 cache.                    |
| OFFCORE_RESPONSE_0:DEMAND_RFO_LOCA... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that DRAM supplied      |
|                                       |         |           |   the request.                        |
| OFFCORE_RESPONSE_0:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that have any type of    |
|                                       |         |           |   response.                           |
| OFFCORE_RESPONSE_0:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_0:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   or not.                             |
| OFFCORE_RESPONSE_0:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   but no other cores had the data.    |
| OFFCORE_RESPONSE_0:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was not     |
|                                       |         |           |   needed to satisfy the request.      |
| OFFCORE_RESPONSE_0:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that was not supplied    |
|                                       |         |           |   by the L3 cache.                    |
| OFFCORE_RESPONSE_0:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   have any type of response.          |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   DRAM supplied the request.          |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent or not.              |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another cores          |
|                                       |         |           |   caches, data forwarding is          |
|                                       |         |           |   required as the data is modified.   |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another core, data     |
|                                       |         |           |   forwarding is not required.         |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent but no other cores   |
|                                       |         |           |   had the data.                       |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was not needed to satisfy     |
|                                       |         |           |   the request.                        |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent.                     |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   was not supplied by the L3 cache.   |
| OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   DRAM supplied the request.          |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_ANY... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that have any     |
|                                       |         |           |   type of response.                   |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_DRAM   |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that DRAM         |
|                                       |         |           |   supplied the request.               |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent or not.                    |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   hit in another cores caches, data   |
|                                       |         |           |   forwarding is required as the       |
|                                       |         |           |   data is modified.                   |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   hit in another core, data           |
|                                       |         |           |   forwarding is not required.         |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent but no other cores had     |
|                                       |         |           |   the data.                           |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was not needed to satisfy the       |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent.                           |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that was not      |
|                                       |         |           |   supplied by the L3 cache.           |
| OFFCORE_RESPONSE_0:HWPF_L2_RFO_LOC... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that DRAM         |
|                                       |         |           |   supplied the request.               |
| OFFCORE_RESPONSE_0:HWPF_L3_L3_HIT_ANY |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   hardware prefetches to the L3       |
|                                       |         |           |   only that hit a cacheline in the    |
|                                       |         |           |   L3 where a snoop was sent or not.   |
| OFFCORE_RESPONSE_0:OTHER_ANY_RESPONSE |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that have any type of response.     |
| OFFCORE_RESPONSE_0:OTHER_DRAM         |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that DRAM supplied the request.     |
| OFFCORE_RESPONSE_0:OTHER_L3_HIT_SN... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop hit in another        |
|                                       |         |           |   core, data forwarding is not        |
|                                       |         |           |   required.                           |
| OFFCORE_RESPONSE_0:OTHER_L3_HIT_SN... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was sent but no       |
|                                       |         |           |   other cores had the data.           |
| OFFCORE_RESPONSE_0:OTHER_L3_HIT_SN... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was not needed to     |
|                                       |         |           |   satisfy the request.                |
| OFFCORE_RESPONSE_0:OTHER_L3_HIT_SN... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was sent.             |
| OFFCORE_RESPONSE_0:OTHER_L3_MISS      |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that was not supplied by the L3     |
|                                       |         |           |   cache.                              |
| OFFCORE_RESPONSE_0:OTHER_LOCAL_DRAM   |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that DRAM supplied the request.     |
| OFFCORE_RESPONSE_0:STREAMING_WR_AN... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   streaming stores that have any      |
|                                       |         |           |   type of response.                   |
| OFFCORE_RESPONSE_0:STREAMING_WR_DRAM  |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   streaming stores that DRAM          |
|                                       |         |           |   supplied the request.               |
| OFFCORE_RESPONSE_0:STREAMING_WR_L3... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   streaming stores that hit a         |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent or not.                    |
| OFFCORE_RESPONSE_0:STREAMING_WR_L3... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   streaming stores that was not       |
|                                       |         |           |   supplied by the L3 cache.           |
| OFFCORE_RESPONSE_0:STREAMING_WR_LO... |   CPU   |   true    | OFFCORE_RESPONSE_0 + Counts           |
|                                       |         |           |   streaming stores that DRAM          |
|                                       |         |           |   supplied the request.               |
| OFFCORE_RESPONSE_0:e=0                |   CPU   |   true    | OFFCORE_RESPONSE_0 + edge level       |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| OFFCORE_RESPONSE_0:i=0                |   CPU   |   true    | OFFCORE_RESPONSE_0 + invert           |
| OFFCORE_RESPONSE_0:c=0                |   CPU   |   true    | OFFCORE_RESPONSE_0 + counter-mask     |
|                                       |         |           |   in range [0-255]                    |
| OFFCORE_RESPONSE_0:intx=0             |   CPU   |   true    | OFFCORE_RESPONSE_0 + monitor only     |
|                                       |         |           |   inside transactional memory region  |
| OFFCORE_RESPONSE_0:intxcp=0           |   CPU   |   true    | OFFCORE_RESPONSE_0 + do not count     |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| OFFCORE_RESPONSE_0:u=0                |   CPU   |   true    | OFFCORE_RESPONSE_0 + monitor at       |
|                                       |         |           |   user level                          |
| OFFCORE_RESPONSE_0:k=0                |   CPU   |   true    | OFFCORE_RESPONSE_0 + monitor at       |
|                                       |         |           |   kernel level                        |
| OFFCORE_RESPONSE_0:period=0           |   CPU   |   true    | OFFCORE_RESPONSE_0 + sampling period  |
| OFFCORE_RESPONSE_0:freq=0             |   CPU   |   true    | OFFCORE_RESPONSE_0 + sampling         |
|                                       |         |           |   frequency (Hz)                      |
| OFFCORE_RESPONSE_0:excl=0             |   CPU   |   true    | OFFCORE_RESPONSE_0 + exclusive access |
| OFFCORE_RESPONSE_0:mg=0               |   CPU   |   true    | OFFCORE_RESPONSE_0 + monitor guest    |
|                                       |         |           |   execution                           |
| OFFCORE_RESPONSE_0:mh=0               |   CPU   |   true    | OFFCORE_RESPONSE_0 + monitor host     |
|                                       |         |           |   execution                           |
| OFFCORE_RESPONSE_0:cpu=0              |   CPU   |   true    | OFFCORE_RESPONSE_0 + CPU to program   |
| OFFCORE_RESPONSE_0:pinned=0           |   CPU   |   true    | OFFCORE_RESPONSE_0 + pin event to     |
|                                       |         |           |   counters                            |
| OFFCORE_RESPONSE_0:hw_smpl=0          |   CPU   |   true    | OFFCORE_RESPONSE_0 + enable           |
|                                       |         |           |   hardware sampling                   |
| OFFCORE_RESPONSE_1                    |   CPU   |   true    | Offcore response event                |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   have any type of response.          |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   DRAM supplied the request.          |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent or not.              |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another cores          |
|                                       |         |           |   caches, data forwarding is          |
|                                       |         |           |   required as the data is modified.   |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another core, data     |
|                                       |         |           |   forwarding is not required.         |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent but no other cores   |
|                                       |         |           |   had the data.                       |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was not needed to satisfy     |
|                                       |         |           |   the request.                        |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent.                     |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   was not supplied by the L3 cache.   |
| OFFCORE_RESPONSE_1:DEMAND_CODE_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   instruction fetches and L1          |
|                                       |         |           |   instruction cache prefetches that   |
|                                       |         |           |   DRAM supplied the request.          |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that have any type of    |
|                                       |         |           |   response.                           |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   or not.                             |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another cores caches, data          |
|                                       |         |           |   forwarding is required as the       |
|                                       |         |           |   data is modified.                   |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another core, data forwarding is    |
|                                       |         |           |   not required.                       |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   but no other cores had the data.    |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was not     |
|                                       |         |           |   needed to satisfy the request.      |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent.   |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that was not supplied    |
|                                       |         |           |   by the L3 cache.                    |
| OFFCORE_RESPONSE_1:DEMAND_DATA_RD_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   data reads that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_1:DEMAND_RFO_ANY_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that have any type of   |
|                                       |         |           |   response.                           |
| OFFCORE_RESPONSE_1:DEMAND_RFO_DRAM    |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that DRAM supplied      |
|                                       |         |           |   the request.                        |
| OFFCORE_RESPONSE_1:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   or not.                             |
| OFFCORE_RESPONSE_1:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another cores caches, data          |
|                                       |         |           |   forwarding is required as the       |
|                                       |         |           |   data is modified.                   |
| OFFCORE_RESPONSE_1:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another core, data forwarding is    |
|                                       |         |           |   not required.                       |
| OFFCORE_RESPONSE_1:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   but no other cores had the data.    |
| OFFCORE_RESPONSE_1:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop was not     |
|                                       |         |           |   needed to satisfy the request.      |
| OFFCORE_RESPONSE_1:DEMAND_RFO_L3_H... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop was sent.   |
| OFFCORE_RESPONSE_1:DEMAND_RFO_L3_MISS |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that was not supplied   |
|                                       |         |           |   by the L3 cache.                    |
| OFFCORE_RESPONSE_1:DEMAND_RFO_LOCA... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts demand    |
|                                       |         |           |   reads for ownership (RFO)           |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   for exclusive ownership             |
|                                       |         |           |   (PREFETCHW) that DRAM supplied      |
|                                       |         |           |   the request.                        |
| OFFCORE_RESPONSE_1:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that have any type of    |
|                                       |         |           |   response.                           |
| OFFCORE_RESPONSE_1:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_1:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   or not.                             |
| OFFCORE_RESPONSE_1:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   but no other cores had the data.    |
| OFFCORE_RESPONSE_1:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was not     |
|                                       |         |           |   needed to satisfy the request.      |
| OFFCORE_RESPONSE_1:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that was not supplied    |
|                                       |         |           |   by the L3 cache.                    |
| OFFCORE_RESPONSE_1:HWPF_L1D_AND_SW... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts L1 data   |
|                                       |         |           |   cache prefetch requests and         |
|                                       |         |           |   software prefetches (except         |
|                                       |         |           |   PREFETCHW) that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   have any type of response.          |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   DRAM supplied the request.          |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent or not.              |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another cores          |
|                                       |         |           |   caches, data forwarding is          |
|                                       |         |           |   required as the data is modified.   |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another core, data     |
|                                       |         |           |   forwarding is not required.         |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent but no other cores   |
|                                       |         |           |   had the data.                       |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was not needed to satisfy     |
|                                       |         |           |   the request.                        |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent.                     |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   was not supplied by the L3 cache.   |
| OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch data reads        |
|                                       |         |           |   (which bring data to L2)  that      |
|                                       |         |           |   DRAM supplied the request.          |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_ANY... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that have any     |
|                                       |         |           |   type of response.                   |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_DRAM   |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that DRAM         |
|                                       |         |           |   supplied the request.               |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent or not.                    |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   hit in another cores caches, data   |
|                                       |         |           |   forwarding is required as the       |
|                                       |         |           |   data is modified.                   |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   hit in another core, data           |
|                                       |         |           |   forwarding is not required.         |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent but no other cores had     |
|                                       |         |           |   the data.                           |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was not needed to satisfy the       |
|                                       |         |           |   request.                            |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that hit a        |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent.                           |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that was not      |
|                                       |         |           |   supplied by the L3 cache.           |
| OFFCORE_RESPONSE_1:HWPF_L2_RFO_LOC... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetch RFOs (which       |
|                                       |         |           |   bring data to L2) that DRAM         |
|                                       |         |           |   supplied the request.               |
| OFFCORE_RESPONSE_1:HWPF_L3_L3_HIT_ANY |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   hardware prefetches to the L3       |
|                                       |         |           |   only that hit a cacheline in the    |
|                                       |         |           |   L3 where a snoop was sent or not.   |
| OFFCORE_RESPONSE_1:OTHER_ANY_RESPONSE |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that have any type of response.     |
| OFFCORE_RESPONSE_1:OTHER_DRAM         |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that DRAM supplied the request.     |
| OFFCORE_RESPONSE_1:OTHER_L3_HIT_SN... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop hit in another        |
|                                       |         |           |   core, data forwarding is not        |
|                                       |         |           |   required.                           |
| OFFCORE_RESPONSE_1:OTHER_L3_HIT_SN... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was sent but no       |
|                                       |         |           |   other cores had the data.           |
| OFFCORE_RESPONSE_1:OTHER_L3_HIT_SN... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was not needed to     |
|                                       |         |           |   satisfy the request.                |
| OFFCORE_RESPONSE_1:OTHER_L3_HIT_SN... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was sent.             |
| OFFCORE_RESPONSE_1:OTHER_L3_MISS      |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that was not supplied by the L3     |
|                                       |         |           |   cache.                              |
| OFFCORE_RESPONSE_1:OTHER_LOCAL_DRAM   |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   miscellaneous requests, such as     |
|                                       |         |           |   I/O and un-cacheable accesses       |
|                                       |         |           |   that DRAM supplied the request.     |
| OFFCORE_RESPONSE_1:STREAMING_WR_AN... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   streaming stores that have any      |
|                                       |         |           |   type of response.                   |
| OFFCORE_RESPONSE_1:STREAMING_WR_DRAM  |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   streaming stores that DRAM          |
|                                       |         |           |   supplied the request.               |
| OFFCORE_RESPONSE_1:STREAMING_WR_L3... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   streaming stores that hit a         |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent or not.                    |
| OFFCORE_RESPONSE_1:STREAMING_WR_L3... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   streaming stores that was not       |
|                                       |         |           |   supplied by the L3 cache.           |
| OFFCORE_RESPONSE_1:STREAMING_WR_LO... |   CPU   |   true    | OFFCORE_RESPONSE_1 + Counts           |
|                                       |         |           |   streaming stores that DRAM          |
|                                       |         |           |   supplied the request.               |
| OFFCORE_RESPONSE_1:e=0                |   CPU   |   true    | OFFCORE_RESPONSE_1 + edge level       |
|                                       |         |           |   (may require counter-mask &gt;= 1)     |
| OFFCORE_RESPONSE_1:i=0                |   CPU   |   true    | OFFCORE_RESPONSE_1 + invert           |
| OFFCORE_RESPONSE_1:c=0                |   CPU   |   true    | OFFCORE_RESPONSE_1 + counter-mask     |
|                                       |         |           |   in range [0-255]                    |
| OFFCORE_RESPONSE_1:intx=0             |   CPU   |   true    | OFFCORE_RESPONSE_1 + monitor only     |
|                                       |         |           |   inside transactional memory region  |
| OFFCORE_RESPONSE_1:intxcp=0           |   CPU   |   true    | OFFCORE_RESPONSE_1 + do not count     |
|                                       |         |           |   occurrences inside aborted          |
|                                       |         |           |   transactional memory region         |
| OFFCORE_RESPONSE_1:u=0                |   CPU   |   true    | OFFCORE_RESPONSE_1 + monitor at       |
|                                       |         |           |   user level                          |
| OFFCORE_RESPONSE_1:k=0                |   CPU   |   true    | OFFCORE_RESPONSE_1 + monitor at       |
|                                       |         |           |   kernel level                        |
| OFFCORE_RESPONSE_1:period=0           |   CPU   |   true    | OFFCORE_RESPONSE_1 + sampling period  |
| OFFCORE_RESPONSE_1:freq=0             |   CPU   |   true    | OFFCORE_RESPONSE_1 + sampling         |
|                                       |         |           |   frequency (Hz)                      |
| OFFCORE_RESPONSE_1:excl=0             |   CPU   |   true    | OFFCORE_RESPONSE_1 + exclusive access |
| OFFCORE_RESPONSE_1:mg=0               |   CPU   |   true    | OFFCORE_RESPONSE_1 + monitor guest    |
|                                       |         |           |   execution                           |
| OFFCORE_RESPONSE_1:mh=0               |   CPU   |   true    | OFFCORE_RESPONSE_1 + monitor host     |
|                                       |         |           |   execution                           |
| OFFCORE_RESPONSE_1:cpu=0              |   CPU   |   true    | OFFCORE_RESPONSE_1 + CPU to program   |
| OFFCORE_RESPONSE_1:pinned=0           |   CPU   |   true    | OFFCORE_RESPONSE_1 + pin event to     |
|                                       |         |           |   counters                            |
| OFFCORE_RESPONSE_1:hw_smpl=0          |   CPU   |   true    | OFFCORE_RESPONSE_1 + enable           |
|                                       |         |           |   hardware sampling                   |
| OCR                                   |   CPU   |   true    | Offcore response event                |
| OCR:DEMAND_CODE_RD_ANY_RESPONSE       |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that have any type of    |
|                                       |         |           |   response.                           |
| OCR:DEMAND_CODE_RD_DRAM               |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OCR:DEMAND_CODE_RD_L3_HIT_ANY         |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   or not.                             |
| OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_HITM  |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another cores caches, data          |
|                                       |         |           |   forwarding is required as the       |
|                                       |         |           |   data is modified.                   |
| OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_HI... |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop hit in      |
|                                       |         |           |   another core, data forwarding is    |
|                                       |         |           |   not required.                       |
| OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_MISS  |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   but no other cores had the data.    |
| OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_NO... |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was not     |
|                                       |         |           |   needed to satisfy the request.      |
| OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_SENT  |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that hit a cacheline     |
|                                       |         |           |   in the L3 where a snoop was sent.   |
| OCR:DEMAND_CODE_RD_L3_MISS            |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that was not supplied    |
|                                       |         |           |   by the L3 cache.                    |
| OCR:DEMAND_CODE_RD_LOCAL_DRAM         |   CPU   |   true    | OCR + Counts demand instruction       |
|                                       |         |           |   fetches and L1 instruction cache    |
|                                       |         |           |   prefetches that DRAM supplied the   |
|                                       |         |           |   request.                            |
| OCR:DEMAND_DATA_RD_ANY_RESPONSE       |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   have any type of response.          |
| OCR:DEMAND_DATA_RD_DRAM               |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   DRAM supplied the request.          |
| OCR:DEMAND_DATA_RD_L3_HIT_ANY         |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent or not.              |
| OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_HITM  |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another cores          |
|                                       |         |           |   caches, data forwarding is          |
|                                       |         |           |   required as the data is modified.   |
| OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_HI... |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop hit in another core, data     |
|                                       |         |           |   forwarding is not required.         |
| OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_MISS  |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent but no other cores   |
|                                       |         |           |   had the data.                       |
| OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_NO... |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was not needed to satisfy     |
|                                       |         |           |   the request.                        |
| OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_SENT  |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent.                     |
| OCR:DEMAND_DATA_RD_L3_MISS            |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   was not supplied by the L3 cache.   |
| OCR:DEMAND_DATA_RD_LOCAL_DRAM         |   CPU   |   true    | OCR + Counts demand data reads that   |
|                                       |         |           |   DRAM supplied the request.          |
| OCR:DEMAND_RFO_ANY_RESPONSE           |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that have     |
|                                       |         |           |   any type of response.               |
| OCR:DEMAND_RFO_DRAM                   |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that DRAM     |
|                                       |         |           |   supplied the request.               |
| OCR:DEMAND_RFO_L3_HIT_ANY             |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent or not.                    |
| OCR:DEMAND_RFO_L3_HIT_SNOOP_HITM      |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   hit in another cores caches, data   |
|                                       |         |           |   forwarding is required as the       |
|                                       |         |           |   data is modified.                   |
| OCR:DEMAND_RFO_L3_HIT_SNOOP_HIT_NO... |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   hit in another core, data           |
|                                       |         |           |   forwarding is not required.         |
| OCR:DEMAND_RFO_L3_HIT_SNOOP_MISS      |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent but no other cores had     |
|                                       |         |           |   the data.                           |
| OCR:DEMAND_RFO_L3_HIT_SNOOP_NOT_NE... |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was not needed to satisfy the       |
|                                       |         |           |   request.                            |
| OCR:DEMAND_RFO_L3_HIT_SNOOP_SENT      |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent.                           |
| OCR:DEMAND_RFO_L3_MISS                |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that was      |
|                                       |         |           |   not supplied by the L3 cache.       |
| OCR:DEMAND_RFO_LOCAL_DRAM             |   CPU   |   true    | OCR + Counts demand reads for         |
|                                       |         |           |   ownership (RFO) requests and        |
|                                       |         |           |   software prefetches for exclusive   |
|                                       |         |           |   ownership (PREFETCHW) that DRAM     |
|                                       |         |           |   supplied the request.               |
| OCR:HWPF_L1D_AND_SWPF_ANY_RESPONSE    |   CPU   |   true    | OCR + Counts L1 data cache prefetch   |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   (except PREFETCHW) that have any    |
|                                       |         |           |   type of response.                   |
| OCR:HWPF_L1D_AND_SWPF_DRAM            |   CPU   |   true    | OCR + Counts L1 data cache prefetch   |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   (except PREFETCHW) that DRAM        |
|                                       |         |           |   supplied the request.               |
| OCR:HWPF_L1D_AND_SWPF_L3_HIT_ANY      |   CPU   |   true    | OCR + Counts L1 data cache prefetch   |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   (except PREFETCHW) that hit a       |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent or not.                    |
| OCR:HWPF_L1D_AND_SWPF_L3_HIT_SNOOP... |   CPU   |   true    | OCR + Counts L1 data cache prefetch   |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   (except PREFETCHW) that hit a       |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent but no other cores had     |
|                                       |         |           |   the data.                           |
| OCR:HWPF_L1D_AND_SWPF_L3_HIT_SNOOP... |   CPU   |   true    | OCR + Counts L1 data cache prefetch   |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   (except PREFETCHW) that hit a       |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was not needed to satisfy the       |
|                                       |         |           |   request.                            |
| OCR:HWPF_L1D_AND_SWPF_L3_MISS         |   CPU   |   true    | OCR + Counts L1 data cache prefetch   |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   (except PREFETCHW) that was not     |
|                                       |         |           |   supplied by the L3 cache.           |
| OCR:HWPF_L1D_AND_SWPF_LOCAL_DRAM      |   CPU   |   true    | OCR + Counts L1 data cache prefetch   |
|                                       |         |           |   requests and software prefetches    |
|                                       |         |           |   (except PREFETCHW) that DRAM        |
|                                       |         |           |   supplied the request.               |
| OCR:HWPF_L2_DATA_RD_ANY_RESPONSE      |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that have any type of response.     |
| OCR:HWPF_L2_DATA_RD_DRAM              |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that DRAM supplied the request.     |
| OCR:HWPF_L2_DATA_RD_L3_HIT_ANY        |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was sent or not.      |
| OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_HITM |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop hit in another        |
|                                       |         |           |   cores caches, data forwarding is    |
|                                       |         |           |   required as the data is modified.   |
| OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_H... |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop hit in another        |
|                                       |         |           |   core, data forwarding is not        |
|                                       |         |           |   required.                           |
| OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_MISS |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was sent but no       |
|                                       |         |           |   other cores had the data.           |
| OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_N... |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was not needed to     |
|                                       |         |           |   satisfy the request.                |
| OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_SENT |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that hit a cacheline in the L3      |
|                                       |         |           |   where a snoop was sent.             |
| OCR:HWPF_L2_DATA_RD_L3_MISS           |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that was not supplied by the L3     |
|                                       |         |           |   cache.                              |
| OCR:HWPF_L2_DATA_RD_LOCAL_DRAM        |   CPU   |   true    | OCR + Counts hardware prefetch data   |
|                                       |         |           |   reads (which bring data to L2)      |
|                                       |         |           |   that DRAM supplied the request.     |
| OCR:HWPF_L2_RFO_ANY_RESPONSE          |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that       |
|                                       |         |           |   have any type of response.          |
| OCR:HWPF_L2_RFO_DRAM                  |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that       |
|                                       |         |           |   DRAM supplied the request.          |
| OCR:HWPF_L2_RFO_L3_HIT_ANY            |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that hit   |
|                                       |         |           |   a cacheline in the L3 where a       |
|                                       |         |           |   snoop was sent or not.              |
| OCR:HWPF_L2_RFO_L3_HIT_SNOOP_HITM     |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that hit   |
|                                       |         |           |   a cacheline in the L3 where a       |
|                                       |         |           |   snoop hit in another cores          |
|                                       |         |           |   caches, data forwarding is          |
|                                       |         |           |   required as the data is modified.   |
| OCR:HWPF_L2_RFO_L3_HIT_SNOOP_HIT_N... |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that hit   |
|                                       |         |           |   a cacheline in the L3 where a       |
|                                       |         |           |   snoop hit in another core, data     |
|                                       |         |           |   forwarding is not required.         |
| OCR:HWPF_L2_RFO_L3_HIT_SNOOP_MISS     |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that hit   |
|                                       |         |           |   a cacheline in the L3 where a       |
|                                       |         |           |   snoop was sent but no other cores   |
|                                       |         |           |   had the data.                       |
| OCR:HWPF_L2_RFO_L3_HIT_SNOOP_NOT_N... |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that hit   |
|                                       |         |           |   a cacheline in the L3 where a       |
|                                       |         |           |   snoop was not needed to satisfy     |
|                                       |         |           |   the request.                        |
| OCR:HWPF_L2_RFO_L3_HIT_SNOOP_SENT     |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that hit   |
|                                       |         |           |   a cacheline in the L3 where a       |
|                                       |         |           |   snoop was sent.                     |
| OCR:HWPF_L2_RFO_L3_MISS               |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that was   |
|                                       |         |           |   not supplied by the L3 cache.       |
| OCR:HWPF_L2_RFO_LOCAL_DRAM            |   CPU   |   true    | OCR + Counts hardware prefetch RFOs   |
|                                       |         |           |   (which bring data to L2) that       |
|                                       |         |           |   DRAM supplied the request.          |
| OCR:HWPF_L3_L3_HIT_ANY                |   CPU   |   true    | OCR + Counts hardware prefetches to   |
|                                       |         |           |   the L3 only that hit a cacheline    |
|                                       |         |           |   in the L3 where a snoop was sent    |
|                                       |         |           |   or not.                             |
| OCR:OTHER_ANY_RESPONSE                |   CPU   |   true    | OCR + Counts miscellaneous            |
|                                       |         |           |   requests, such as I/O and           |
|                                       |         |           |   un-cacheable accesses that have     |
|                                       |         |           |   any type of response.               |
| OCR:OTHER_DRAM                        |   CPU   |   true    | OCR + Counts miscellaneous            |
|                                       |         |           |   requests, such as I/O and           |
|                                       |         |           |   un-cacheable accesses that DRAM     |
|                                       |         |           |   supplied the request.               |
| OCR:OTHER_L3_HIT_SNOOP_HIT_NO_FWD     |   CPU   |   true    | OCR + Counts miscellaneous            |
|                                       |         |           |   requests, such as I/O and           |
|                                       |         |           |   un-cacheable accesses that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   hit in another core, data           |
|                                       |         |           |   forwarding is not required.         |
| OCR:OTHER_L3_HIT_SNOOP_MISS           |   CPU   |   true    | OCR + Counts miscellaneous            |
|                                       |         |           |   requests, such as I/O and           |
|                                       |         |           |   un-cacheable accesses that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent but no other cores had     |
|                                       |         |           |   the data.                           |
| OCR:OTHER_L3_HIT_SNOOP_NOT_NEEDED     |   CPU   |   true    | OCR + Counts miscellaneous            |
|                                       |         |           |   requests, such as I/O and           |
|                                       |         |           |   un-cacheable accesses that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was not needed to satisfy the       |
|                                       |         |           |   request.                            |
| OCR:OTHER_L3_HIT_SNOOP_SENT           |   CPU   |   true    | OCR + Counts miscellaneous            |
|                                       |         |           |   requests, such as I/O and           |
|                                       |         |           |   un-cacheable accesses that hit a    |
|                                       |         |           |   cacheline in the L3 where a snoop   |
|                                       |         |           |   was sent.                           |
| OCR:OTHER_L3_MISS                     |   CPU   |   true    | OCR + Counts miscellaneous            |
|                                       |         |           |   requests, such as I/O and           |
|                                       |         |           |   un-cacheable accesses that was      |
|                                       |         |           |   not supplied by the L3 cache.       |
| OCR:OTHER_LOCAL_DRAM                  |   CPU   |   true    | OCR + Counts miscellaneous            |
|                                       |         |           |   requests, such as I/O and           |
|                                       |         |           |   un-cacheable accesses that DRAM     |
|                                       |         |           |   supplied the request.               |
| OCR:STREAMING_WR_ANY_RESPONSE         |   CPU   |   true    | OCR + Counts streaming stores that    |
|                                       |         |           |   have any type of response.          |
| OCR:STREAMING_WR_DRAM                 |   CPU   |   true    | OCR + Counts streaming stores that    |
|                                       |         |           |   DRAM supplied the request.          |
| OCR:STREAMING_WR_L3_HIT_ANY           |   CPU   |   true    | OCR + Counts streaming stores that    |
|                                       |         |           |   hit a cacheline in the L3 where a   |
|                                       |         |           |   snoop was sent or not.              |
| OCR:STREAMING_WR_L3_MISS              |   CPU   |   true    | OCR + Counts streaming stores that    |
|                                       |         |           |   was not supplied by the L3 cache.   |
| OCR:STREAMING_WR_LOCAL_DRAM           |   CPU   |   true    | OCR + Counts streaming stores that    |
|                                       |         |           |   DRAM supplied the request.          |
| OCR:e=0                               |   CPU   |   true    | OCR + edge level (may require         |
|                                       |         |           |   counter-mask &gt;= 1)                  |
| OCR:i=0                               |   CPU   |   true    | OCR + invert                          |
| OCR:c=0                               |   CPU   |   true    | OCR + counter-mask in range [0-255]   |
| OCR:intx=0                            |   CPU   |   true    | OCR + monitor only inside             |
|                                       |         |           |   transactional memory region         |
| OCR:intxcp=0                          |   CPU   |   true    | OCR + do not count occurrences        |
|                                       |         |           |   inside aborted transactional        |
|                                       |         |           |   memory region                       |
| OCR:u=0                               |   CPU   |   true    | OCR + monitor at user level           |
| OCR:k=0                               |   CPU   |   true    | OCR + monitor at kernel level         |
| OCR:period=0                          |   CPU   |   true    | OCR + sampling period                 |
| OCR:freq=0                            |   CPU   |   true    | OCR + sampling frequency (Hz)         |
| OCR:excl=0                            |   CPU   |   true    | OCR + exclusive access                |
| OCR:mg=0                              |   CPU   |   true    | OCR + monitor guest execution         |
| OCR:mh=0                              |   CPU   |   true    | OCR + monitor host execution          |
| OCR:cpu=0                             |   CPU   |   true    | OCR + CPU to program                  |
| OCR:pinned=0                          |   CPU   |   true    | OCR + pin event to counters           |
| OCR:hw_smpl=0                         |   CPU   |   true    | OCR + enable hardware sampling        |
| appio:::READ_BYTES                    |   CPU   |   true    | Bytes read                            |
| appio:::READ_CALLS                    |   CPU   |   true    | Number of read calls                  |
| appio:::READ_ERR                      |   CPU   |   true    | Number of read calls that resulted    |
|                                       |         |           |   in an error                         |
| appio:::READ_INTERRUPTED              |   CPU   |   true    | Number of read calls that timed out   |
|                                       |         |           |   or were interruped                  |
| appio:::READ_WOULD_BLOCK              |   CPU   |   true    | Number of read calls that would       |
|                                       |         |           |   have blocked                        |
| appio:::READ_SHORT                    |   CPU   |   true    | Number of read calls that returned    |
|                                       |         |           |   less bytes than requested           |
| appio:::READ_EOF                      |   CPU   |   true    | Number of read calls that returned    |
|                                       |         |           |   an EOF                              |
| appio:::READ_BLOCK_SIZE               |   CPU   |   true    | Average block size of reads           |
| appio:::READ_USEC                     |   CPU   |   true    | Real microseconds spent in reads      |
| appio:::WRITE_BYTES                   |   CPU   |   true    | Bytes written                         |
| appio:::WRITE_CALLS                   |   CPU   |   true    | Number of write calls                 |
| appio:::WRITE_ERR                     |   CPU   |   true    | Number of write calls that resulted   |
|                                       |         |           |   in an error                         |
| appio:::WRITE_SHORT                   |   CPU   |   true    | Number of write calls that wrote      |
|                                       |         |           |   less bytes than requested           |
| appio:::WRITE_INTERRUPTED             |   CPU   |   true    | Number of write calls that timed      |
|                                       |         |           |   out or were interrupted             |
| appio:::WRITE_WOULD_BLOCK             |   CPU   |   true    | Number of write calls that would      |
|                                       |         |           |   have blocked                        |
| appio:::WRITE_BLOCK_SIZE              |   CPU   |   true    | Mean block size of writes             |
| appio:::WRITE_USEC                    |   CPU   |   true    | Real microseconds spent in writes     |
| appio:::OPEN_CALLS                    |   CPU   |   true    | Number of open calls                  |
| appio:::OPEN_ERR                      |   CPU   |   true    | Number of open calls that resulted    |
|                                       |         |           |   in an error                         |
| appio:::OPEN_FDS                      |   CPU   |   true    | Number of currently open descriptors  |
| appio:::SELECT_USEC                   |   CPU   |   true    | Real microseconds spent in select     |
|                                       |         |           |   calls                               |
| appio:::RECV_BYTES                    |   CPU   |   true    | Bytes read in recv/recvmsg/recvfrom   |
| appio:::RECV_CALLS                    |   CPU   |   true    | Number of recv/recvmsg/recvfrom calls |
| appio:::RECV_ERR                      |   CPU   |   true    | Number of recv/recvmsg/recvfrom       |
|                                       |         |           |   calls that resulted in an error     |
| appio:::RECV_INTERRUPTED              |   CPU   |   true    | Number of recv/recvmsg/recvfrom       |
|                                       |         |           |   calls that timed out or were        |
|                                       |         |           |   interruped                          |
| appio:::RECV_WOULD_BLOCK              |   CPU   |   true    | Number of recv/recvmsg/recvfrom       |
|                                       |         |           |   calls that would have blocked       |
| appio:::RECV_SHORT                    |   CPU   |   true    | Number of recv/recvmsg/recvfrom       |
|                                       |         |           |   calls that returned less bytes      |
|                                       |         |           |   than requested                      |
| appio:::RECV_EOF                      |   CPU   |   true    | Number of recv/recvmsg/recvfrom       |
|                                       |         |           |   calls that returned an EOF          |
| appio:::RECV_BLOCK_SIZE               |   CPU   |   true    | Average block size of                 |
|                                       |         |           |   recv/recvmsg/recvfrom               |
| appio:::RECV_USEC                     |   CPU   |   true    | Real microseconds spent in            |
|                                       |         |           |   recv/recvmsg/recvfrom               |
| appio:::SOCK_READ_BYTES               |   CPU   |   true    | Bytes read from socket                |
| appio:::SOCK_READ_CALLS               |   CPU   |   true    | Number of read calls on socket        |
| appio:::SOCK_READ_ERR                 |   CPU   |   true    | Number of read calls on socket that   |
|                                       |         |           |   resulted in an error                |
| appio:::SOCK_READ_SHORT               |   CPU   |   true    | Number of read calls on socket that   |
|                                       |         |           |   returned less bytes than requested  |
| appio:::SOCK_READ_WOULD_BLOCK         |   CPU   |   true    | Number of read calls on socket that   |
|                                       |         |           |   would have blocked                  |
| appio:::SOCK_READ_USEC                |   CPU   |   true    | Real microseconds spent in read(s)    |
|                                       |         |           |   on socket(s)                        |
| appio:::SOCK_WRITE_BYTES              |   CPU   |   true    | Bytes written to socket               |
| appio:::SOCK_WRITE_CALLS              |   CPU   |   true    | Number of write calls to socket       |
| appio:::SOCK_WRITE_ERR                |   CPU   |   true    | Number of write calls to socket       |
|                                       |         |           |   that resulted in an error           |
| appio:::SOCK_WRITE_SHORT              |   CPU   |   true    | Number of write calls to socket       |
|                                       |         |           |   that wrote less bytes than          |
|                                       |         |           |   requested                           |
| appio:::SOCK_WRITE_WOULD_BLOCK        |   CPU   |   true    | Number of write calls to socket       |
|                                       |         |           |   that would have blocked             |
| appio:::SOCK_WRITE_USEC               |   CPU   |   true    | Real microseconds spent in write(s)   |
|                                       |         |           |   to socket(s)                        |
| appio:::SEEK_CALLS                    |   CPU   |   true    | Number of seek calls                  |
| appio:::SEEK_ABS_STRIDE_SIZE          |   CPU   |   true    | Average absolute stride size of seeks |
| appio:::SEEK_USEC                     |   CPU   |   true    | Real microseconds spent in seek calls |
| coretemp:::hwmon6:in0_input           |   CPU   |   true    | V, ucsi_source_psy_USBC000:002        |
|                                       |         |           |   module, label ?                     |
| coretemp:::hwmon4:temp1_input         |   CPU   |   true    | degrees C, iwlwifi_1 module, label ?  |
| coretemp:::hwmon2:in0_input           |   CPU   |   true    | V, ucsi_source_psy_USBC000:001        |
|                                       |         |           |   module, label ?                     |
| coretemp:::hwmon0:temp1_input         |   CPU   |   true    | degrees C, acpitz module, label ?     |
| coretemp:::hwmon5:in0_input           |   CPU   |   true    | V, amdgpu module, label vddgfx        |
| coretemp:::hwmon5:temp1_input         |   CPU   |   true    | degrees C, amdgpu module, label edge  |
| coretemp:::hwmon5:temp2_input         |   CPU   |   true    | degrees C, amdgpu module, label       |
|                                       |         |           |   junction                            |
| coretemp:::hwmon5:temp3_input         |   CPU   |   true    | degrees C, amdgpu module, label mem   |
| coretemp:::hwmon5:fan1_input          |   CPU   |   true    | RPM, amdgpu module, label ?           |
| coretemp:::hwmon3:temp1_input         |   CPU   |   true    | degrees C, coretemp module, label     |
|                                       |         |           |   Package id 0                        |
| coretemp:::hwmon3:temp2_input         |   CPU   |   true    | degrees C, coretemp module, label     |
|                                       |         |           |   Core 0                              |
| coretemp:::hwmon3:temp3_input         |   CPU   |   true    | degrees C, coretemp module, label     |
|                                       |         |           |   Core 1                              |
| coretemp:::hwmon3:temp4_input         |   CPU   |   true    | degrees C, coretemp module, label     |
|                                       |         |           |   Core 2                              |
| coretemp:::hwmon3:temp5_input         |   CPU   |   true    | degrees C, coretemp module, label     |
|                                       |         |           |   Core 3                              |
| coretemp:::hwmon3:temp6_input         |   CPU   |   true    | degrees C, coretemp module, label     |
|                                       |         |           |   Core 4                              |
| coretemp:::hwmon3:temp7_input         |   CPU   |   true    | degrees C, coretemp module, label     |
|                                       |         |           |   Core 5                              |
| coretemp:::hwmon3:temp8_input         |   CPU   |   true    | degrees C, coretemp module, label     |
|                                       |         |           |   Core 6                              |
| coretemp:::hwmon3:temp9_input         |   CPU   |   true    | degrees C, coretemp module, label     |
|                                       |         |           |   Core 7                              |
| coretemp:::hwmon1:temp1_input         |   CPU   |   true    | degrees C, nvme module, label         |
|                                       |         |           |   Composite                           |
| io:::rchar                            |   CPU   |   true    | Characters read.                      |
| io:::wchar                            |   CPU   |   true    | Characters written.                   |
| io:::syscr                            |   CPU   |   true    | Characters read by system calls.      |
| io:::syscw                            |   CPU   |   true    | Characters written by system calls.   |
| io:::read_bytes                       |   CPU   |   true    | Binary bytes read.                    |
| io:::write_bytes                      |   CPU   |   true    | Binary bytes written.                 |
| io:::cancelled_write_bytes            |   CPU   |   true    | Binary write bytes cancelled.         |
| net:::lo:rx:bytes                     |   CPU   |   true    | lo receive bytes                      |
| net:::lo:rx:packets                   |   CPU   |   true    | lo receive packets                    |
| net:::lo:rx:errors                    |   CPU   |   true    | lo receive errors                     |
| net:::lo:rx:dropped                   |   CPU   |   true    | lo receive dropped                    |
| net:::lo:rx:fifo                      |   CPU   |   true    | lo receive fifo                       |
| net:::lo:rx:frame                     |   CPU   |   true    | lo receive frame                      |
| net:::lo:rx:compressed                |   CPU   |   true    | lo receive compressed                 |
| net:::lo:rx:multicast                 |   CPU   |   true    | lo receive multicast                  |
| net:::lo:tx:bytes                     |   CPU   |   true    | lo transmit bytes                     |
| net:::lo:tx:packets                   |   CPU   |   true    | lo transmit packets                   |
| net:::lo:tx:errors                    |   CPU   |   true    | lo transmit errors                    |
| net:::lo:tx:dropped                   |   CPU   |   true    | lo transmit dropped                   |
| net:::lo:tx:fifo                      |   CPU   |   true    | lo transmit fifo                      |
| net:::lo:tx:colls                     |   CPU   |   true    | lo transmit colls                     |
| net:::lo:tx:carrier                   |   CPU   |   true    | lo transmit carrier                   |
| net:::lo:tx:compressed                |   CPU   |   true    | lo transmit compressed                |
| net:::enp5s0:rx:bytes                 |   CPU   |   true    | enp5s0 receive bytes                  |
| net:::enp5s0:rx:packets               |   CPU   |   true    | enp5s0 receive packets                |
| net:::enp5s0:rx:errors                |   CPU   |   true    | enp5s0 receive errors                 |
| net:::enp5s0:rx:dropped               |   CPU   |   true    | enp5s0 receive dropped                |
| net:::enp5s0:rx:fifo                  |   CPU   |   true    | enp5s0 receive fifo                   |
| net:::enp5s0:rx:frame                 |   CPU   |   true    | enp5s0 receive frame                  |
| net:::enp5s0:rx:compressed            |   CPU   |   true    | enp5s0 receive compressed             |
| net:::enp5s0:rx:multicast             |   CPU   |   true    | enp5s0 receive multicast              |
| net:::enp5s0:tx:bytes                 |   CPU   |   true    | enp5s0 transmit bytes                 |
| net:::enp5s0:tx:packets               |   CPU   |   true    | enp5s0 transmit packets               |
| net:::enp5s0:tx:errors                |   CPU   |   true    | enp5s0 transmit errors                |
| net:::enp5s0:tx:dropped               |   CPU   |   true    | enp5s0 transmit dropped               |
| net:::enp5s0:tx:fifo                  |   CPU   |   true    | enp5s0 transmit fifo                  |
| net:::enp5s0:tx:colls                 |   CPU   |   true    | enp5s0 transmit colls                 |
| net:::enp5s0:tx:carrier               |   CPU   |   true    | enp5s0 transmit carrier               |
| net:::enp5s0:tx:compressed            |   CPU   |   true    | enp5s0 transmit compressed            |
| net:::wlp4s0:rx:bytes                 |   CPU   |   true    | wlp4s0 receive bytes                  |
| net:::wlp4s0:rx:packets               |   CPU   |   true    | wlp4s0 receive packets                |
| net:::wlp4s0:rx:errors                |   CPU   |   true    | wlp4s0 receive errors                 |
| net:::wlp4s0:rx:dropped               |   CPU   |   true    | wlp4s0 receive dropped                |
| net:::wlp4s0:rx:fifo                  |   CPU   |   true    | wlp4s0 receive fifo                   |
| net:::wlp4s0:rx:frame                 |   CPU   |   true    | wlp4s0 receive frame                  |
| net:::wlp4s0:rx:compressed            |   CPU   |   true    | wlp4s0 receive compressed             |
| net:::wlp4s0:rx:multicast             |   CPU   |   true    | wlp4s0 receive multicast              |
| net:::wlp4s0:tx:bytes                 |   CPU   |   true    | wlp4s0 transmit bytes                 |
| net:::wlp4s0:tx:packets               |   CPU   |   true    | wlp4s0 transmit packets               |
| net:::wlp4s0:tx:errors                |   CPU   |   true    | wlp4s0 transmit errors                |
| net:::wlp4s0:tx:dropped               |   CPU   |   true    | wlp4s0 transmit dropped               |
| net:::wlp4s0:tx:fifo                  |   CPU   |   true    | wlp4s0 transmit fifo                  |
| net:::wlp4s0:tx:colls                 |   CPU   |   true    | wlp4s0 transmit colls                 |
| net:::wlp4s0:tx:carrier               |   CPU   |   true    | wlp4s0 transmit carrier               |
| net:::wlp4s0:tx:compressed            |   CPU   |   true    | wlp4s0 transmit compressed            |
| TCC_EA1_WRREQ[0]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[1]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[2]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[3]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[4]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[5]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[6]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[7]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[8]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[9]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[10]:device=1            |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[11]:device=1            |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[12]:device=1            |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[13]:device=1            |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[14]:device=1            |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ[15]:device=1            |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA1_WRREQ_64B[0]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[1]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[2]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[3]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[4]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[5]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[6]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[7]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[8]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[9]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[10]:device=1        |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[11]:device=1        |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[12]:device=1        |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[13]:device=1        |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[14]:device=1        |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_64B[15]:device=1        |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA1_WRREQ_STALL[0]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[1]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[2]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[3]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[4]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[5]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[6]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[7]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[8]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[9]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[10]:device=1      |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[11]:device=1      |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[12]:device=1      |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[13]:device=1      |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[14]:device=1      |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_WRREQ_STALL[15]:device=1      |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA1_RDREQ[0]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[1]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[2]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[3]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[4]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[5]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[6]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[7]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[8]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[9]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[10]:device=1            |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[11]:device=1            |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[12]:device=1            |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[13]:device=1            |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[14]:device=1            |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ[15]:device=1            |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA1_RDREQ_32B[0]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[1]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[2]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[3]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[4]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[5]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[6]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[7]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[8]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[9]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[10]:device=1        |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[11]:device=1        |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[12]:device=1        |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[13]:device=1        |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[14]:device=1        |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA1_RDREQ_32B[15]:device=1        |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| GRBM_COUNT:device=1                   |   GPU   |   true    | Tie High - Count Number of Clocks     |
| GRBM_GUI_ACTIVE:device=1              |   GPU   |   true    | The GUI is Active                     |
| SQ_WAVES:device=1                     |   GPU   |   true    | Count number of waves sent to SQs.    |
|                                       |         |           |   (per-simd, emulated, global)        |
| SQ_INSTS_VALU:device=1                |   GPU   |   true    | Number of VALU instructions issued.   |
|                                       |         |           |   (per-simd, emulated)                |
| SQ_INSTS_VMEM_WR:device=1             |   GPU   |   true    | Number of VMEM write instructions     |
|                                       |         |           |   issued (including FLAT).            |
|                                       |         |           |   (per-simd, emulated)                |
| SQ_INSTS_VMEM_RD:device=1             |   GPU   |   true    | Number of VMEM read instructions      |
|                                       |         |           |   issued (including FLAT).            |
|                                       |         |           |   (per-simd, emulated)                |
| SQ_INSTS_SALU:device=1                |   GPU   |   true    | Number of SALU instructions issued.   |
|                                       |         |           |   (per-simd, emulated)                |
| SQ_INSTS_SMEM:device=1                |   GPU   |   true    | Number of SMEM instructions issued.   |
|                                       |         |           |   (per-simd, emulated)                |
| SQ_INSTS_FLAT:device=1                |   GPU   |   true    | Number of FLAT instructions issued.   |
|                                       |         |           |   (per-simd, emulated)                |
| SQ_INSTS_FLAT_LDS_ONLY:device=1       |   GPU   |   true    | Number of FLAT instructions issued    |
|                                       |         |           |   that read/wrote only from/to LDS    |
|                                       |         |           |   (only works if EARLY_TA_DONE is     |
|                                       |         |           |   enabled). (per-simd, emulated)      |
| SQ_INSTS_LDS:device=1                 |   GPU   |   true    | Number of LDS instructions issued     |
|                                       |         |           |   (including FLAT). (per-simd,        |
|                                       |         |           |   emulated)                           |
| SQ_INSTS_GDS:device=1                 |   GPU   |   true    | Number of GDS instructions issued.    |
|                                       |         |           |   (per-simd, emulated)                |
| SQ_WAIT_INST_LDS:device=1             |   GPU   |   true    | Number of wave-cycles spent waiting   |
|                                       |         |           |   for LDS instruction issue. In       |
|                                       |         |           |   units of 4 cycles. (per-simd,       |
|                                       |         |           |   nondeterministic)                   |
| SQ_ACTIVE_INST_VALU:device=1          |   GPU   |   true    | regspec 71? Number of cycles the SQ   |
|                                       |         |           |   instruction arbiter is working on   |
|                                       |         |           |   a VALU instruction. (per-simd,      |
|                                       |         |           |   nondeterministic). Units in         |
|                                       |         |           |   quad-cycles(4 cycles)               |
| SQ_INST_CYCLES_SALU:device=1          |   GPU   |   true    | Number of cycles needed to execute    |
|                                       |         |           |   non-memory read scalar              |
|                                       |         |           |   operations. (per-simd, emulated)    |
| SQ_THREAD_CYCLES_VALU:device=1        |   GPU   |   true    | Number of thread-cycles used to       |
|                                       |         |           |   execute VALU operations (similar    |
|                                       |         |           |   to INST_CYCLES_VALU but             |
|                                       |         |           |   multiplied by # of active           |
|                                       |         |           |   threads). (per-simd)                |
| SQ_LDS_BANK_CONFLICT:device=1         |   GPU   |   true    | Number of cycles LDS is stalled by    |
|                                       |         |           |   bank conflicts. (emulated)          |
| TA_TA_BUSY[0]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[1]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[2]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[3]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[4]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[5]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[6]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[7]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[8]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[9]:device=1                |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[10]:device=1               |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[11]:device=1               |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[12]:device=1               |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[13]:device=1               |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[14]:device=1               |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_TA_BUSY[15]:device=1               |   GPU   |   true    | TA block is busy. Perf_Windowing      |
|                                       |         |           |   not supported for this counter.     |
| TA_FLAT_READ_WAVEFRONTS[0]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[1]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[2]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[3]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[4]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[5]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[6]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[7]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[8]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[9]:device=1   |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[10]:device=1  |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[11]:device=1  |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[12]:device=1  |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[13]:device=1  |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[14]:device=1  |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_READ_WAVEFRONTS[15]:device=1  |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[0]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[1]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[2]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[3]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[4]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[5]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[6]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[7]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[8]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[9]:device=1  |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[10]:device=1 |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[11]:device=1 |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[12]:device=1 |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[13]:device=1 |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[14]:device=1 |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TA_FLAT_WRITE_WAVEFRONTS[15]:device=1 |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA.                |
| TCC_HIT[0]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[1]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[2]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[3]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[4]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[5]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[6]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[7]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[8]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[9]:device=1                   |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[10]:device=1                  |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[11]:device=1                  |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[12]:device=1                  |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[13]:device=1                  |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[14]:device=1                  |   GPU   |   true    | Number of cache hits.                 |
| TCC_HIT[15]:device=1                  |   GPU   |   true    | Number of cache hits.                 |
| TCC_MISS[0]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[1]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[2]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[3]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[4]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[5]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[6]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[7]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[8]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[9]:device=1                  |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[10]:device=1                 |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[11]:device=1                 |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[12]:device=1                 |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[13]:device=1                 |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[14]:device=1                 |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_MISS[15]:device=1                 |   GPU   |   true    | Number of cache misses. UC reads      |
|                                       |         |           |   count as misses.                    |
| TCC_EA_WRREQ[0]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[1]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[2]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[3]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[4]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[5]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[6]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[7]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[8]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[9]:device=1              |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[10]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[11]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[12]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[13]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[14]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ[15]:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface.          |
|                                       |         |           |   Atomics may travel over the same    |
|                                       |         |           |   interface and are generally         |
|                                       |         |           |   classified as write requests.       |
|                                       |         |           |   This does not include probe         |
|                                       |         |           |   commands.                           |
| TCC_EA_WRREQ_64B[0]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[1]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[2]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[3]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[4]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[5]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[6]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[7]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[8]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[9]:device=1          |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[10]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[11]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[12]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[13]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[14]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_64B[15]:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
| TCC_EA_WRREQ_STALL[0]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[1]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[2]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[3]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[4]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[5]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[6]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[7]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[8]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[9]:device=1        |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[10]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[11]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[12]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[13]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[14]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_WRREQ_STALL[15]:device=1       |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled.                        |
| TCC_EA_RDREQ[0]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[1]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[2]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[3]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[4]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[5]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[6]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[7]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[8]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[9]:device=1              |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[10]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[11]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[12]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[13]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[14]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ[15]:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte)         |
| TCC_EA_RDREQ_32B[0]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[1]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[2]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[3]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[4]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[5]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[6]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[7]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[8]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[9]:device=1          |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[10]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[11]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[12]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[13]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[14]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCC_EA_RDREQ_32B[15]:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests                            |
| TCP_TCP_TA_DATA_STALL_CYCLES[0]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[1]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[2]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[3]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[4]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[5]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[6]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[7]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[8]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[9]:de... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[10]:d... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[11]:d... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[12]:d... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[13]:d... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[14]:d... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCP_TCP_TA_DATA_STALL_CYCLES[15]:d... |   GPU   |   true    | TCP stalls TA data interface. Now     |
|                                       |         |           |   Windowed.                           |
| TCC_EA1_RDREQ_32B_sum:device=1        |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests. Sum over TCC EA1s.        |
| TCC_EA1_RDREQ_sum:device=1            |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte). Sum    |
|                                       |         |           |   over TCC EA1s.                      |
| TCC_EA1_WRREQ_sum:device=1            |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface. Sum      |
|                                       |         |           |   over TCC EA1s.                      |
| TCC_EA1_WRREQ_64B_sum:device=1        |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
|                                       |         |           |   Sum over TCC EA1s.                  |
| TCC_WRREQ1_STALL_max:device=1         |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled. Max over TCC           |
|                                       |         |           |   instances.                          |
| RDATA1_SIZE:device=1                  |   GPU   |   true    | The total kilobytes fetched from      |
|                                       |         |           |   the video memory. This is           |
|                                       |         |           |   measured on EA1s.                   |
| WDATA1_SIZE:device=1                  |   GPU   |   true    | The total kilobytes written to the    |
|                                       |         |           |   video memory. This is measured on   |
|                                       |         |           |   EA1s.                               |
| FETCH_SIZE:device=1                   |   GPU   |   true    | The total kilobytes fetched from      |
|                                       |         |           |   the video memory. This is           |
|                                       |         |           |   measured with all extra fetches     |
|                                       |         |           |   and any cache or memory effects     |
|                                       |         |           |   taken into account.                 |
| WRITE_SIZE:device=1                   |   GPU   |   true    | The total kilobytes written to the    |
|                                       |         |           |   video memory. This is measured      |
|                                       |         |           |   with all extra fetches and any      |
|                                       |         |           |   cache or memory effects taken       |
|                                       |         |           |   into account.                       |
| WRITE_REQ_32B:device=1                |   GPU   |   true    | The total number of 32-byte           |
|                                       |         |           |   effective memory writes.            |
| TA_BUSY_avr:device=1                  |   GPU   |   true    | TA block is busy. Average over TA     |
|                                       |         |           |   instances.                          |
| TA_BUSY_max:device=1                  |   GPU   |   true    | TA block is busy. Max over TA         |
|                                       |         |           |   instances.                          |
| TA_BUSY_min:device=1                  |   GPU   |   true    | TA block is busy. Min over TA         |
|                                       |         |           |   instances.                          |
| TA_FLAT_READ_WAVEFRONTS_sum:device=1  |   GPU   |   true    | Number of flat opcode reads           |
|                                       |         |           |   processed by the TA. Sum over TA    |
|                                       |         |           |   instances.                          |
| TA_FLAT_WRITE_WAVEFRONTS_sum:device=1 |   GPU   |   true    | Number of flat opcode writes          |
|                                       |         |           |   processed by the TA. Sum over TA    |
|                                       |         |           |   instances.                          |
| TCC_HIT_sum:device=1                  |   GPU   |   true    | Number of cache hits. Sum over TCC    |
|                                       |         |           |   instances.                          |
| TCC_MISS_sum:device=1                 |   GPU   |   true    | Number of cache misses. Sum over      |
|                                       |         |           |   TCC instances.                      |
| TCC_EA_RDREQ_32B_sum:device=1         |   GPU   |   true    | Number of 32-byte TCC/EA read         |
|                                       |         |           |   requests. Sum over TCC instances.   |
| TCC_EA_RDREQ_sum:device=1             |   GPU   |   true    | Number of TCC/EA read requests        |
|                                       |         |           |   (either 32-byte or 64-byte). Sum    |
|                                       |         |           |   over TCC instances.                 |
| TCC_EA_WRREQ_sum:device=1             |   GPU   |   true    | Number of transactions (either        |
|                                       |         |           |   32-byte or 64-byte) going over      |
|                                       |         |           |   the TC_EA_wrreq interface. Sum      |
|                                       |         |           |   over TCC instances.                 |
| TCC_EA_WRREQ_64B_sum:device=1         |   GPU   |   true    | Number of 64-byte transactions        |
|                                       |         |           |   going (64-byte write or CMPSWAP)    |
|                                       |         |           |   over the TC_EA_wrreq interface.     |
|                                       |         |           |   Sum over TCC instances.             |
| TCC_WRREQ_STALL_max:device=1          |   GPU   |   true    | Number of cycles a write request      |
|                                       |         |           |   was stalled. Max over TCC           |
|                                       |         |           |   instances.                          |
| TCP_TCP_TA_DATA_STALL_CYCLES_sum:d... |   GPU   |   true    | Total number of TCP stalls TA data    |
|                                       |         |           |   interface.                          |
| TCP_TCP_TA_DATA_STALL_CYCLES_max:d... |   GPU   |   true    | Maximum number of TCP stalls TA       |
|                                       |         |           |   data interface.                     |
| VFetchInsts:device=1                  |   GPU   |   true    | The average number of vector fetch    |
|                                       |         |           |   instructions from the video         |
|                                       |         |           |   memory executed per work-item       |
|                                       |         |           |   (affected by flow control).         |
|                                       |         |           |   Excludes FLAT instructions that     |
|                                       |         |           |   fetch from video memory.            |
| VWriteInsts:device=1                  |   GPU   |   true    | The average number of vector write    |
|                                       |         |           |   instructions to the video memory    |
|                                       |         |           |   executed per work-item (affected    |
|                                       |         |           |   by flow control). Excludes FLAT     |
|                                       |         |           |   instructions that write to video    |
|                                       |         |           |   memory.                             |
| FlatVMemInsts:device=1                |   GPU   |   true    | The average number of FLAT            |
|                                       |         |           |   instructions that read from or      |
|                                       |         |           |   write to the video memory           |
|                                       |         |           |   executed per work item (affected    |
|                                       |         |           |   by flow control). Includes FLAT     |
|                                       |         |           |   instructions that read from or      |
|                                       |         |           |   write to scratch.                   |
| LDSInsts:device=1                     |   GPU   |   true    | The average number of LDS read or     |
|                                       |         |           |   LDS write instructions executed     |
|                                       |         |           |   per work item (affected by flow     |
|                                       |         |           |   control).  Excludes FLAT            |
|                                       |         |           |   instructions that read from or      |
|                                       |         |           |   write to LDS.                       |
| FlatLDSInsts:device=1                 |   GPU   |   true    | The average number of FLAT            |
|                                       |         |           |   instructions that read or write     |
|                                       |         |           |   to LDS executed per work item       |
|                                       |         |           |   (affected by flow control).         |
| VALUUtilization:device=1              |   GPU   |   true    | The percentage of active vector ALU   |
|                                       |         |           |   threads in a wave. A lower number   |
|                                       |         |           |   can mean either more thread         |
|                                       |         |           |   divergence in a wave or that the    |
|                                       |         |           |   work-group size is not a multiple   |
|                                       |         |           |   of 64. Value range: 0% (bad),       |
|                                       |         |           |   100% (ideal - no thread             |
|                                       |         |           |   divergence).                        |
| VALUBusy:device=1                     |   GPU   |   true    | The percentage of GPUTime vector      |
|                                       |         |           |   ALU instructions are processed.     |
|                                       |         |           |   Value range: 0% (bad) to 100%       |
|                                       |         |           |   (optimal).                          |
| SALUBusy:device=1                     |   GPU   |   true    | The percentage of GPUTime scalar      |
|                                       |         |           |   ALU instructions are processed.     |
|                                       |         |           |   Value range: 0% (bad) to 100%       |
|                                       |         |           |   (optimal).                          |
| FetchSize:device=1                    |   GPU   |   true    | The total kilobytes fetched from      |
|                                       |         |           |   the video memory. This is           |
|                                       |         |           |   measured with all extra fetches     |
|                                       |         |           |   and any cache or memory effects     |
|                                       |         |           |   taken into account.                 |
| WriteSize:device=1                    |   GPU   |   true    | The total kilobytes written to the    |
|                                       |         |           |   video memory. This is measured      |
|                                       |         |           |   with all extra fetches and any      |
|                                       |         |           |   cache or memory effects taken       |
|                                       |         |           |   into account.                       |
| MemWrites32B:device=1                 |   GPU   |   true    | The total number of effective 32B     |
|                                       |         |           |   write transactions to the memory    |
| L2CacheHit:device=1                   |   GPU   |   true    | The percentage of fetch, write,       |
|                                       |         |           |   atomic, and other instructions      |
|                                       |         |           |   that hit the data in L2 cache.      |
|                                       |         |           |   Value range: 0% (no hit) to 100%    |
|                                       |         |           |   (optimal).                          |
| MemUnitStalled:device=1               |   GPU   |   true    | The percentage of GPUTime the         |
|                                       |         |           |   memory unit is stalled. Try         |
|                                       |         |           |   reducing the number or size of      |
|                                       |         |           |   fetches and writes if possible.     |
|                                       |         |           |   Value range: 0% (optimal) to 100%   |
|                                       |         |           |   (bad).                              |
| WriteUnitStalled:device=1             |   GPU   |   true    | The percentage of GPUTime the Write   |
|                                       |         |           |   unit is stalled. Value range: 0%    |
|                                       |         |           |   to 100% (bad).                      |
| LDSBankConflict:device=1              |   GPU   |   true    | The percentage of GPUTime LDS is      |
|                                       |         |           |   stalled by bank conflicts. Value    |
|                                       |         |           |   range: 0% (optimal) to 100% (bad).  |
| GPUBusy:device=1                      |   GPU   |   true    | The percentage of time GPU was busy.  |
| Wavefronts:device=1                   |   GPU   |   true    | Total wavefronts.                     |
| VALUInsts:device=1                    |   GPU   |   true    | The average number of vector ALU      |
|                                       |         |           |   instructions executed per           |
|                                       |         |           |   work-item (affected by flow         |
|                                       |         |           |   control).                           |
| SALUInsts:device=1                    |   GPU   |   true    | The average number of scalar ALU      |
|                                       |         |           |   instructions executed per           |
|                                       |         |           |   work-item (affected by flow         |
|                                       |         |           |   control).                           |
| SFetchInsts:device=1                  |   GPU   |   true    | The average number of scalar fetch    |
|                                       |         |           |   instructions from the video         |
|                                       |         |           |   memory executed per work-item       |
|                                       |         |           |   (affected by flow control).         |
| GDSInsts:device=1                     |   GPU   |   true    | The average number of GDS read or     |
|                                       |         |           |   GDS write instructions executed     |
|                                       |         |           |   per work item (affected by flow     |
|                                       |         |           |   control).                           |
| MemUnitBusy:device=1                  |   GPU   |   true    | The percentage of GPUTime the         |
|                                       |         |           |   memory unit is active. The result   |
|                                       |         |           |   includes the stall time             |
|                                       |         |           |   (MemUnitStalled). This is           |
|                                       |         |           |   measured with all extra fetches     |
|                                       |         |           |   and writes and any cache or         |
|                                       |         |           |   memory effects taken into           |
|                                       |         |           |   account. Value range: 0% to 100%    |
|                                       |         |           |   (fetch-bound).                      |
| ALUStalledByLDS:device=1              |   GPU   |   true    | The percentage of GPUTime ALU units   |
|                                       |         |           |   are stalled by the LDS input        |
|                                       |         |           |   queue being full or the output      |
|                                       |         |           |   queue being not ready. If there     |
|                                       |         |           |   are LDS bank conflicts, reduce      |
|                                       |         |           |   them. Otherwise, try reducing the   |
|                                       |         |           |   number of LDS accesses if           |
|                                       |         |           |   possible. Value range: 0%           |
|                                       |         |           |   (optimal) to 100% (bad).            |
|---------------------------------------|---------|-----------|---------------------------------------|
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=8d1d0678-f687-4fd8-9dae-bc755aa723a1">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>You can add collection of GPU hardware counters by setting <code>OMNITRACE_ROCM_EVENTS</code> to a comma separated list of hardware counters. For example we collect on the <code>GPUBusy</code> performance counter for kernels by adding this line to <code>omnitrace.cfg</code>.</p>
<div class="highlight"><pre><span></span><span class="nv">OMNITRACE_ROCM_EVENTS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>GPUBusy
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=4e02b05f-7502-4ee0-b9e2-e5ee6f69ef43">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h4 id="Build-the-program-to-be-profiled">Build the program to be profiled<a class="anchor-link" href="#Build-the-program-to-be-profiled"></a></h4><p>Now make sure the software is built</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=a6753e33-47c1-4dd0-a1d3-28c4ae4ed8bd">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[9]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>build<span class="w"> </span>mat_mult_profiling.exe
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>[ 66%] Built target hip_helper
[100%] Built target mat_mult_profiling.exe
<span class="ansi-cyan-fg">Install the project...</span>
-- Install configuration: "RELEASE"
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=901a0cd3-1ecd-4bea-9922-d1a34b4899a4">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h4 id="Run-Omnitrace-and-instrument-on-the-fly">Run Omnitrace and instrument on the fly<a class="anchor-link" href="#Run-Omnitrace-and-instrument-on-the-fly"></a></h4><p>Then we can use Omnitrace to make a trace of <strong>mat_mult_profiling.exe</strong>.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=d57db5f6-5ced-4035-8545-03e910d802f6">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[10]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>run<span class="w"> </span>omnitrace-instrument<span class="w"> </span>--env<span class="w"> </span><span class="nv">OMNITRACE_CONFIG_FILE</span><span class="o">=</span><span class="k">$(</span><span class="nb">pwd</span><span class="k">)</span>/omnitrace.cfg<span class="w"> </span>--<span class="w"> </span>mat_mult_profiling.exe
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>[omnitrace][exe] 
[omnitrace][exe] command :: '/nethome/tpotter/Pelagos/Projects/HIP_Course/course_material/install/bin/mat_mult_profiling.exe'...
[omnitrace][exe] 
[omnitrace][exe] DYNINST_API_RT: /netsoft/omnitrace/rocm-6.0/lib/omnitrace/libdyninstAPI_RT.so
[omnitrace][exe] [internal] parsing library: '/netsoft/gcc/13.2.0/lib64/libgcc_s.so.1'...
[omnitrace][exe] [internal] parsing library: '/netsoft/gcc/13.2.0/lib64/libstdc++.so.6.0.32'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/libomnitrace-dl.so.1.11.2'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/libomnitrace-rt.so.11.0.1'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/libomnitrace-user.so.1.11.2'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/omnitrace/libcommon.so.11.0.1'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/omnitrace/libdw-0.182.so'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/omnitrace/libelf-0.182.so'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/omnitrace/libpfm.so.4.11.1'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/omnitrace/libtbb.so.2'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/omnitrace/libtbbmalloc.so.2'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/omnitrace/libtbbmalloc_proxy.so.2'...
[omnitrace][exe] [internal] parsing library: '/netsoft/omnitrace/rocm-6.0/lib/omnitrace/libunwind.so.99.0.0'...
[omnitrace][exe] [internal] parsing library: '/opt/rocm-6.0.2/lib/librocm_smi64.so.6.0.60002'...
[omnitrace][exe] [internal] parsing library: '/opt/rocm-6.0.2/lib/librocprofiler64.so.1.0.60002'...
[omnitrace][exe] [internal] parsing library: '/opt/rocm-6.0.2/lib/libroctracer64.so.4.1.60002'...
[omnitrace][exe] [internal] parsing library: '/opt/rocm-6.0.2/lib/libroctx64.so.4.1.60002'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/ld-linux-x86-64.so.2'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libBrokenLocale.so.1'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libanl.so.1'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libbz2.so.1.0.4'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libc.so.6'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libcrypt.so.1.1.0'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libdl.so.2'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/liblzma.so.5.2.5'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libnsl.so.1'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libnss_compat.so.2'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libnss_dns.so.2'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libnss_files.so.2'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libnss_hesiod.so.2'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libnss_ldap-2.33.so'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libpthread.so.0'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libresolv.so.2'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/librt.so.1'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libthread_db.so.1'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libutil.so.1'...
[omnitrace][exe] [internal] parsing library: '/usr/lib/x86_64-linux-gnu/libz.so.1.2.11'...
[omnitrace][exe] [internal] binary info processing required 3.330 sec and 857.588 MB
[omnitrace][exe] Processing 2679 modules...
[omnitrace][exe] Processing 2679 modules... Done (8.594 sec, 88.704 MB)
[omnitrace][exe] Finding instrumentation functions...
<span class="ansi-green-intense-fg ansi-bold">[omnitrace][exe] Outputting 'omnitrace-mat_mult_profiling-output/instrumentation/available.json'... Done
</span><span class="ansi-green-intense-fg ansi-bold">[omnitrace][exe] Outputting 'omnitrace-mat_mult_profiling-output/instrumentation/available.txt'... Done
</span><span class="ansi-green-intense-fg ansi-bold">[omnitrace][exe] Outputting 'omnitrace-mat_mult_profiling-output/instrumentation/instrumented.json'... Done
</span><span class="ansi-green-intense-fg ansi-bold">[omnitrace][exe] Outputting 'omnitrace-mat_mult_profiling-output/instrumentation/instrumented.txt'... Done
</span><span class="ansi-green-intense-fg ansi-bold">[omnitrace][exe] Outputting 'omnitrace-mat_mult_profiling-output/instrumentation/excluded.json'... Done
</span><span class="ansi-green-intense-fg ansi-bold">[omnitrace][exe] Outputting 'omnitrace-mat_mult_profiling-output/instrumentation/excluded.txt'... Done
</span><span class="ansi-green-intense-fg ansi-bold">[omnitrace][exe] Outputting 'omnitrace-mat_mult_profiling-output/instrumentation/overlapping.json'... Done
</span><span class="ansi-green-intense-fg ansi-bold">[omnitrace][exe] Outputting 'omnitrace-mat_mult_profiling-output/instrumentation/overlapping.txt'... Done
</span>[omnitrace][exe] Executing...
<span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4640][omnitrace_init_tooling] Instrumentation mode: Sampling
</span><span class="ansi-blue-intense-fg ansi-bold">

      ______   .___  ___. .__   __.  __  .___________..______          ___       ______  _______
     /  __  \  |   \/   | |  \ |  | |  | |           ||   _  \        /   \     /      ||   ____|
    |  |  |  | |  \  /  | |   \|  | |  | `---|  |----`|  |_)  |      /  ^  \   |  ,----'|  |__
    |  |  |  | |  |\/|  | |  . `  | |  |     |  |     |      /      /  /_\  \  |  |     |   __|
    |  `--'  | |  |  |  | |  |\   | |  |     |  |     |  |\  \----./  _____  \ |  `----.|  |____
     \______/  |__|  |__| |__| \__| |__|     |__|     | _| `._____/__/     \__\ \______||_______|

    omnitrace v1.11.2 (rev: 1df597e049b240fb263e7fcd7bddc78097d27f00, tag: v1.11.2, x86_64-linux-gnu, compiler: GNU v11.4.0, rocm: v6.0.x)</span>
<span class="ansi-black-intense-fg">[918.041]       perfetto.cc:58649</span> Configured tracing session 1, #sources:1, duration:0 ms, #buffers:1, total buffer size:1024000 KB, total sessions:1, uid:0 session name: ""
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 0.972 ms (1634.49 MB/s)
Time for event "mat_mult kernel": 0.854 ms
Maximum error (infinity norm) is: 2.28882e-05

<span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4640][0][omnitrace_finalize] finalizing...
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4640][0][omnitrace_finalize] 
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4640][0][omnitrace_finalize] omnitrace/process/4640 : 0.378906 sec wall_clock,  131.712 MB peak_rss,  131.244 MB page_rss, 0.290000 sec cpu_clock,   76.5 % cpu_util [laps: 1]
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4640][0][omnitrace_finalize] omnitrace/process/4640/thread/0 : 0.375548 sec wall_clock, 0.264539 sec thread_cpu_clock,   70.4 % thread_cpu_util,  131.328 MB peak_rss [laps: 1]
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4640][0][omnitrace_finalize] omnitrace/process/4640/thread/2 : 0.000006 sec wall_clock, 0.000005 sec thread_cpu_clock,   99.3 % thread_cpu_util,    0.000 MB peak_rss [laps: 1]
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4640][0][omnitrace_finalize] 
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4640][0][omnitrace_finalize] Finalizing perfetto...
</span><span class="ansi-green-intense-fg ansi-bold">[omnitrace][4640][perfetto]&gt; Outputting '/nethome/tpotter/Pelagos/Projects/HIP_Course/course_material/L5_Profiling/omnitrace-mat_mult_profiling-output/2024-05-17_16.28/perfetto-trace-4640.proto' (58.31 KB / 0.06 MB / 0.00 GB)... </span><span class="ansi-green-intense-fg ansi-bold">Done</span>
<span class="ansi-green-intense-fg ansi-bold">[omnitrace][4640][metadata]&gt; Outputting 'omnitrace-mat_mult_profiling-output/2024-05-17_16.28/metadata-4640.json' and 'omnitrace-mat_mult_profiling-output/2024-05-17_16.28/functions-4640.json'</span>
<span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4640][0][omnitrace_finalize] Finalized: 0.091067 sec wall_clock,    0.000 MB peak_rss,    0.655 MB page_rss, 0.030000 sec cpu_clock,   32.9 % cpu_util
</span><span class="ansi-black-intense-fg">[918.513]       perfetto.cc:60128</span> Tracing session 1 ended, total sessions:0
[omnitrace][exe] End of omnitrace
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=968b74f7-590b-40e2-9173-2f59cf6d9bf9">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h4 id="Examine-the-output">Examine the output<a class="anchor-link" href="#Examine-the-output"></a></h4>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=0a85185a-b6bb-43b8-a4c3-f229aee58fe3">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[85]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>ls
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>analysis.txt		     omniperf_example
array_A.dat		     omnitrace.cfg
array_B.dat		     omnitrace_example
array_C.dat		     omnitrace-mat_mult_profiling.inst-output
CMakeLists.txt		     omnitrace-mat_mult_profiling-output
jobscript.sh		     Profiling.html
Makefile		     Profiling.ipynb
mat_mult_profiling.cpp	     rocprof_counters
mat_mult_profiling.inst.exe  rocprof_counters_reduced.txt
mat_size.hpp		     rocprof_counters.txt
ncu_counters		     rocprof_trace
nsys_trace		     rocprof_trace_example
</pre>
</div>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=1495d65f-fac6-41d5-a9df-858fa292824e">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[86]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>ls<span class="w"> </span>omnitrace-mat_mult_profiling-output/instrumentation
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>available.json	excluded.json  instrumented.json  overlapping.json
available.txt	excluded.txt   instrumented.txt   overlapping.txt
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=0eb1e403-4006-4862-850b-86dbcc417a50">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h4 id="Instrument-prior-to-execution">Instrument prior to execution<a class="anchor-link" href="#Instrument-prior-to-execution"></a></h4>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=023e1d1f-c664-4327-ae7e-58b70eb6fc16">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>Or we can have omnitrace <strong>instrument</strong> the application for profiling. This is useful if we want to run an application with MPI support.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=214c9835-1eb2-4bea-8e3e-1f88583c623d">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[11]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>run<span class="w"> </span>omnitrace-instrument<span class="w"> </span>--env<span class="w"> </span><span class="nv">OMNITRACE_CONFIG_FILE</span><span class="o">=</span><span class="k">$(</span><span class="nb">pwd</span><span class="k">)</span>/omnitrace.cfg<span class="w"> </span>-v<span class="w"> </span>-1<span class="w"> </span>-o<span class="w"> </span>./mat_mult_profiling.inst.exe<span class="w"> </span>--<span class="w"> </span>mat_mult_profiling.exe
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>[omnitrace][exe] Exit code: 0
</pre>
</div>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=ef6bbcd7-56c3-4022-bcd9-8f990a68e3ce">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[12]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>ls
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>array_A.dat		     omnitrace.cfg
array_B.dat		     omnitrace_example
array_C.dat		     omnitrace-mat_mult_profiling.inst-output
CMakeLists.txt		     omnitrace-mat_mult_profiling-output
jobscript.sh		     Profiling.html
Makefile		     Profiling.ipynb
mat_mult_profiling.cpp	     rocprof_counters
mat_mult_profiling.inst.exe  rocprof_counters_reduced.txt
mat_size.hpp		     rocprof_counters.txt
nsys_trace		     rocprof_trace
omniperf_example	     rocprof_trace_example
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=cca9c866-b707-490a-96f7-3ea004ac9d7e">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h4 id="Running-an-instrumented-code">Running an instrumented code<a class="anchor-link" href="#Running-an-instrumented-code"></a></h4><p>Once the code has been instrumented, then you use <code>omnitrace-run</code> to run it!</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=d5baf238-f5f1-4550-a68d-0bb84dfda250">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[13]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>run<span class="w"> </span>omnitrace-run<span class="w"> </span>--<span class="w"> </span>./mat_mult_profiling.inst.exe
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>
<span class="ansi-green-intense-fg ansi-bold">OMNITRACE: HSA_TOOLS_LIB=/netsoft/omnitrace/rocm-6.0/lib/libomnitrace-dl.so.1.11.2
</span><span class="ansi-green-intense-fg ansi-bold">OMNITRACE: HSA_TOOLS_REPORT_LOAD_FAILURE=1
</span><span class="ansi-green-intense-fg ansi-bold">OMNITRACE: LD_PRELOAD=/netsoft/omnitrace/rocm-6.0/lib/libomnitrace-dl.so.1.11.2
</span><span class="ansi-green-intense-fg ansi-bold">OMNITRACE: OMP_TOOL_LIBRARIES=/netsoft/omnitrace/rocm-6.0/lib/libomnitrace-dl.so.1.11.2
</span><span class="ansi-green-intense-fg ansi-bold">OMNITRACE: ROCP_HSA_INTERCEPT=1
</span><span class="ansi-green-intense-fg ansi-bold">OMNITRACE: ROCP_TOOL_LIB=/netsoft/omnitrace/rocm-6.0/lib/libomnitrace.so.1.11.2
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][dl][4780] omnitrace_main
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4780][omnitrace_init_tooling] Instrumentation mode: Sampling
</span><span class="ansi-blue-intense-fg ansi-bold">

      ______   .___  ___. .__   __.  __  .___________..______          ___       ______  _______
     /  __  \  |   \/   | |  \ |  | |  | |           ||   _  \        /   \     /      ||   ____|
    |  |  |  | |  \  /  | |   \|  | |  | `---|  |----`|  |_)  |      /  ^  \   |  ,----'|  |__
    |  |  |  | |  |\/|  | |  . `  | |  |     |  |     |      /      /  /_\  \  |  |     |   __|
    |  `--'  | |  |  |  | |  |\   | |  |     |  |     |  |\  \----./  _____  \ |  `----.|  |____
     \______/  |__|  |__| |__| \__| |__|     |__|     | _| `._____/__/     \__\ \______||_______|

    omnitrace v1.11.2 (rev: 1df597e049b240fb263e7fcd7bddc78097d27f00, tag: v1.11.2, x86_64-linux-gnu, compiler: GNU v11.4.0, rocm: v6.0.x)</span>
<span class="ansi-black-intense-fg">[938.519]       perfetto.cc:58649</span> Configured tracing session 1, #sources:1, duration:0 ms, #buffers:1, total buffer size:1024000 KB, total sessions:1, uid:0 session name: ""
Device id: 0
	name:                                    AMD Radeon VII
	global memory size:                      17163 MB
	available registers per block:           65536 
	max threads per SM or CU:                2560 
	maximum shared memory size per block:    65 KB
	maximum shared memory size per SM or CU: 65 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,1024)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65536,65536)
Time for event "memcpy": 1.260 ms (1261.79 MB/s)
Time for event "mat_mult kernel": 0.840 ms
Maximum error (infinity norm) is: 2.28882e-05

<span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4780][0][omnitrace_finalize] finalizing...
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4780][0][omnitrace_finalize] 
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4780][0][omnitrace_finalize] omnitrace/process/4780 : 0.369683 sec wall_clock,  131.488 MB peak_rss,  131.019 MB page_rss, 0.270000 sec cpu_clock,   73.0 % cpu_util [laps: 1]
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4780][0][omnitrace_finalize] omnitrace/process/4780/thread/0 : 0.366421 sec wall_clock, 0.257101 sec thread_cpu_clock,   70.2 % thread_cpu_util,  131.232 MB peak_rss [laps: 1]
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4780][0][omnitrace_finalize] omnitrace/process/4780/thread/2 : 0.000006 sec wall_clock, 0.000006 sec thread_cpu_clock,   99.8 % thread_cpu_util,    0.000 MB peak_rss [laps: 1]
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4780][0][omnitrace_finalize] 
</span><span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4780][0][omnitrace_finalize] Finalizing perfetto...
</span><span class="ansi-green-intense-fg ansi-bold">[omnitrace][4780][perfetto]&gt; Outputting '/nethome/tpotter/Pelagos/Projects/HIP_Course/course_material/L5_Profiling/omnitrace-mat_mult_profiling.inst-output/2024-05-17_16.29/perfetto-trace-4780.proto' (56.60 KB / 0.06 MB / 0.00 GB)... </span><span class="ansi-green-intense-fg ansi-bold">Done</span>
<span class="ansi-green-intense-fg ansi-bold">[omnitrace][4780][metadata]&gt; Outputting 'omnitrace-mat_mult_profiling.inst-output/2024-05-17_16.29/metadata-4780.json' and 'omnitrace-mat_mult_profiling.inst-output/2024-05-17_16.29/functions-4780.json'</span>
<span class="ansi-blue-intense-fg ansi-bold">[omnitrace][4780][0][omnitrace_finalize] Finalized: 0.105019 sec wall_clock,    0.000 MB peak_rss,    0.655 MB page_rss, 0.050000 sec cpu_clock,   47.6 % cpu_util
</span><span class="ansi-black-intense-fg">[938.995]       perfetto.cc:60128</span> Tracing session 1 ended, total sessions:0
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=5bee8406-d101-4c4c-884e-a6a86cfc872f">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>If you look in the subfolders</p>
<ul>
<li><strong>omnitrace-mat_mult_profiling-output</strong></li>
<li><strong>omnitrace-mat_mult_profiling.inst-output</strong>,</li>
</ul>
<p>either in <strong>course_material/L5_Profiling</strong> or in the example folder <strong>course_material/L5_Profiling/omnitrace_example</strong> there are subfolders with dates on them. In those subfolders are <code>*.proto</code> files for use with perfetto. Download the <strong>.proto</strong> file to your computer and open it with <a href="https://ui.perfetto.dev">ui.perfetto.dev</a> in a similar way to the json trace files from rocprof. You should see when and for how long functions are executed on the host and for how long kernels are executed on the device, along with a more detailed set of metrics such as CPU frequency and power consumption.</p>
<figure style="margin-left:0; margin-right:auto; width:100%;">
<img alt="No description has been provided for this image" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAABOoAAANaCAIAAAC4DTRzAAAAA3NCSVQICAjb4U/gAAAgAElEQVR4nOzdd3wT9/0/8M9pW5KXvOQ98MKAJxizDGUGwt6Q8UuhGU2aZq+madJmNTtNm6RNm4ZvM5qEFQgQIIGAzbCNJwaDl7CNbbxky7IsW/N+f1y4Klo2xkv26/ngwUO+z+nuc2999Dm973ODUqvVBAAAAAAAAGB044x0BQAAAAAAAAD6hvQVAAAAAAAAXADSVwAAAAAAAHABSF8BAAAAAADABSB9BQAAAAAAABeA9BUAAAAAAABcAG+kKwAAowJFUVwul8PhcDgciqIoihrpGgEAADhE0zRN02az2Ww2m0wmmqZHukYAMByQvgKMd1wul8fjcbncka4IAABAfzFHWjmcn04kNJlMRqPRZDKNbK0AYKghfQUYvzgcDp/PR+IKAACujsvlcrlck8lkMBjMZvNIVwcAhgrSV4BxisfjCQSCka4FAADAoGGSWL1ebzQaR7ouADAkcOsmgPGIz+cjdwUAgDFJIBDw+fyRrgUADAmkrwDjDp/Px34dAADGMOzpAMYqpK8A4wuPx8MeHQAAxjw+n8/j4So5gLEG6SvAOMLhcHDOMAAAjBMCgYC9NTEAjA04KAUwjjgZd21tbVUoFEqlUq/XCwQCmUwWFRXl7+8/nNUDAAAYXHw+X6fTjXQtAGDQUGq1eqTrAADDgcvlCoVC2+k0TRcXF1+5csW2KDIyMjk5maKooa8dAADAkNDpdHgeLMCYgdFXgPHC0SVATO7K5XJjY2NDQ0Pd3Nx6enrq6+vLy8uZnDYlJWV4azpMSkov8vn8hPjYka4IAAAMIR6Ph/QVYMxA+gowLlAUxeVybae3trYyuevs2bN9fHyYiVKpND4+3t/fPzs7+8qVK6Ghob6+voNVE61Wq6ip6+hQ9fT28rhcLy/PsNAQXx/ZYC0fAADAEpfLpSiKpumRrggADAJczg4wLtjNXQkhCoWCEBIbG8vmriyZTBYfH8/OMyg6VKpTZ/Noszk+LiZjWlpS4iSJWFxUUlpbd3WwVgEAAGDF0U4QAFxOf0dfDx8+PICl33LLLQN4FwAMOke3XlQqlYSQ0NBQu6VhYWEXL15k5hkUFVUKeYD/lMkJ7BQfmSwkJAgX1wIAwNDB/YcBxgycPAwwLjjac+v1ekKIm5ub3VKRSMTOMyg0mu7gQLnVRIlYbPmnwWCoUtQ0t7To9QY3kSgoUB4REca9Xv9OdVdNbZ2yvd1oNEnE4qjI8EB5AFN0tb7hWlPztLSUiipFQ+O1xMkJvj4ys9lcW3e1obFJ29MjEPD9/fxiJkRa3oHZZDJVKWquNTXp9QZfH1ni5AQ8JxAAYIxB+gowZvT3V9qSJUuGtB4AMKQc3T2YeaJAb2+vRCKxLe3t7SWOk9sBELuJlO0dIcFBjmbQGww5ufm+vrKpqcluIlGXpruqWtFaoExPS+FwOL29upLzFyZMiJw0MZ6iSGub8sLFS4QQNoMlhJSUXqQoKnFygreXJ03ThcXnu7o0cbHRHu7u2p6eKsWVnLyCGdOn8XhcQghNm/MLS6RSSeLkBL3ecOlyxcVL5UlTJg3W9gIAwGiAW+gDjBn9PRZFDciQVh0A+s/R95G55PXqVfuXntbX1xNCBvHpr7ExE5pbWvPyCxuvNfX22nkQX3lFVYC/X0J8nFQi4XK5Xp4eaSlJHA6n+koNIUQkEs6ZlREcKOfxuFwuVx7gHxUZobhSy769U90ldnNLmjLJ10fG5XJr6+o71eqZGdOCAuVSqcTfz3f61FRfXx+d/qdVN15rDg6ST5oYJ/P2lgf4x8fFNLe04gaVAABjDH6UAowZOJUCYFyLiooihJSXl7e3t1sVqVSqS5cusfMMCh+ZLHPWDC9PT0VN7Yns01mnc8ouV2i6u5lSvd7QeK0pPPxnF+JSFBUZFtrQ2MT+aVnq5eXJvp0QwuFwJkyIZP+sb2yMjAi3fNotl8udGBfDnq4slUgsh4J9ZDKz2Ww3rwYAAACAEdffk4ePHDkygKXjlGOAUYKmabvHnv39/cPDw2tra7Ozs+Pj48PCwkQiUW9vb319/aVLl4xGY2hoqIeHxyDWRCQSxsZMiI2ZoNPp2zs6GhqvnT6bFx0VOSEqQqPR0DSddeqs3fozm6Dq7KypvarVaglF8Xl8sZuILSKECIUC9ipZmqY1mm6Zl5eTynh6/mzTBAI+RVF6g8HOidQAAOCy8NQcgDEDdygBGBccpa+EkJSUFIqiampqLl68ePHiRcui4ODg+vr69vb2OXPmiH9+g6WbJxQKAuUBgfKAKzV15ZVVQYEBhCKEkHlzZgoEArtvaW5pvVReMSVhokzmTVGU0WhsaLzmZBUURdFkAD9Z8CsHAGBMQfoKMGbg1k0A44LZbHZ030UOh5OamhoaGnrlyhWlUqnX6/l8vo+PT1RUlJ+f35EjR7q7u7OysjIzMwc9g2UEBweWV1ZpurVenh4URbV3qOQB9q+2raxWxEyI8vGRMX/yeDwvx4OrFEVJJRJle4e30wFYAAAY88xm80hXAQAGB0ZfAcaFPvfcfn5+fn5+ttPnzJmTlZWl1WpvPoPt1ekqqxQT42KsnkzTpe4ihLi5ifh8vjzAv7Ja4e/nyybbJpOpsPh8wsQ4iVjMoSiz+WdH0Ns7OpysMSw0uLyiKjgw0M1NxEyhabrscnlwUJCX52CeEQ0AAKMZ0leAMaO/t26iB2RIqw4A/Tfgu+mKxWIma2UyWK1WO+A6UIRotT1Zp86WV1S1tinV6q72DpWipra49GKgPEAqkRBCJsbF0jTJyy/SaLppmu7sVJ8rKOLx+MzNloIC5VWKK+0dKpqme3t7q6qvdHaqCSFqdZfdNYYEB/n4yM7mnWu81tTdrW1tU+YVFLW2tYuvZ7MAADAe4JbyAGPG0N666ZZbbhnAuwBg0NE0bTKZuFzuAN7LZLA3PwYrFAqnT0ttbmltvNbUWNZsMBh4PK5YLI6LiQ4OkjPzCAT8GelpVYor+YXFeoNBLHYLCQoKDwthSsPDQs1mc+mFMr1eL5GIQ4KDk6IienW6TrXa095oKkVRyYmTa+vqFVdqtT09AgHfz9c3OXGyo2trAQBg7DGZTBhTARgzKLVa3Z/5Dh8+PIClI30FGD24XK7lI2RuFJO7cjicOXPmuLm5DWLFAAAAho5Op8PoK8CY0d/0FQDGAKFQOLABWIZWq6UoCrkrAAC4CpPJpNPhad4AYwdu3QQwjhgMhptJX4fozsMAAABDxGAwjHQVAGAw9ffWTQAwBpjNZr1eP9K1AAAAGA56vR73HAYYY5C+AowvRqMRh6IBAGDMMxgMRqNxpGsBAIMM6SvAuGMwGJDBAgDAGIY9HcBYhfQVYDwyGAw4ixgAAMYkvV6P3BVgrMKtmwDGKaPRaDab+Xz+zdzMCQAAYPQwmUwGgwHXuwKMYUhfAcYvs9ms0+m4XC6Px0MSCwAArstkMhmNRjzfFWDMQ/oKMN6ZTCaTyURRFJfL5XA4HA6HoiiKoka6XgAAAA7RNE3TtNlsNpvNJpOJpumRrhEADAekrwBACCE0TeMOjQAAAAAwmuHWTQAAAAAAAOACkL4CAAAAAACAC0D6CgAAAAAAAC4A6SsAAAAAAAC4AKSvAAAAAAAA4AKQvgIAAAAAAIAL4PX29rIPziLXH6LFlDEvKIrCo7TApZ06dWr27NmOSktKSqKiotzd3e2WXrlyRSgUBgUF2S1ta2tTKpVxcXF2S3t7ey9cuDB16lRHq87Ly0tOThYIBHZLL1++7Ofn5+PjY7e0oaHBYDBERETYLVWr1TU1NYmJiXZLaZo+e/bszJkzHVWsuLg4OjpaKpXaLa2urhaLxYGBgXZLW1paVCpVbGys3dKenp6ysrK0tDRHq87NzU1NTeXz+XZLy8rK5HK5TCazW3r16lWz2RweHm63tLOz8+rVq5MnT7Zbajabc3NzZ8yY4ahiRUVFsbGxEonEbmlVVZVUKpXL5XZLm5ub1Wp1TEyM3VKtVnv58uXU1FRHq87JyZk6dSqPZ/85ZxcvXgwODvby8rJbWldXRwgJCwuzW6pSqRoaGiZNmmS31Gg05ufnZ2RkOKpYYWFhfHy8WCy2W1pZWenh4REQEGC3tKmpSaPRREdH2y3t7u6uqKhISUlxtOqzZ89Onz6dw7F/BPbChQuhoaGenp52S2trazkcTmhoqN3S9vb2pqamhIQEu6UGg6GwsHD69OmOKlZQUJCQkODm5ma3tKKiwsvLy9/f327ptWvXtFrthAkT7JZqNJqqqqrk5GRHqz5z5syMGTMcPbH5/PnzERERHh4edktramr4fH5wcLDdUqVS2draGh8fb7dUr9cXFxenp6c7qlh+fv7kyZNFIpHd0vLych8fH19fX7uljY2NOp0uMjLSbmlXV5dCoUhKSnK0anT+VtD520Lnb2usdv51dXUURaHzt+RynT+TlvK4XC6TsjJNwWw2s/mqZR7LBgWpLLgcs9nM5XIdlTKN38kMhBBHpcyXxVEpl8t1vmqm1NEMzPduYBXjcDhOKkbTtMlkupmYOKmY85hwOJybjMnNfFjOVz2kMXFSsZuPyYDbifMPizms6bxiQxcTJxUjhJhMJierZnZkA6uY81WbzeabiYnzD+vmY8Llch39ghmHHR1B529vyej8baHzt13yWO38B7xqdP523zU8DdgyCWVe/y99ZcdamQI2g8XoK7g6s9ns6OAlg8vlOpmBw+E4KuVwOBRFOSplvlxOlsx0CgNbNfNVdVIxQoijUub7PuCK9blqJ6XM9CGKCdPFO/k4nKz6p+N5NxET5xVzsuo+2wnTgJ3M4KRiNxMT0td35yY/rJv87vB4PCe7vZtpwMRxTMxms/OKMe8dWDtxXrF+xsTRLxgyZP2JyWQawe+Ok1KCzt/eesdk59/nd8fJqsdq5//Tr3x0/hbQ+d/oqkdh5//TF5b5cUOud2rsn1ard1QzgNHvZg7AM1/sAR9sdn7AjCl1MoPzipGbOAB/k4MSzgevBlwx0texOtJXTAZcMXLTAzVDd2C1z3ZyMwfgnZQyO4XRGZORaid9HmzuMyZD9KUm12My4APwNxOTm2knfQ5KDHionKDzt7dedP6OVu2odNR2/kM6+jomO3/nFUPnb3fVTio2Ip3/T8dlmJrRFmcL0z8/Zxi5K7i6oeuFb/KLTW6in72ZvTVzEHHAFevzV52TVffZCzPvHcEfCk4qNkQfFjN9FO4U+9NOnHxYN9lOnJSSfvyqG6KfVjf/YQ3Rl5pdNcfBJWFk5L7UI5WqkVHc+Y9UOxnNnf/NHKcbte1kNHf+TkrHaud/MxUbtV9qMv46f4qiKK1WS35+xyby88QVGSy4ul27dq1fv36ka+FKfvjhh6lTpzq6IQTYKiws9PLyioqKGumKuAyFQqFSqZzcswSsqFSq/Pz8hQsXjnRFXAk6/xuFzv9GofO/Uej8bxQ6f0sUe/Iw+fmIq+VMbAbL/g/gcvo8iAhWKIrq80J/sISI3Sjm8idErP8QsQFA53+j0JXdKETsRqEru1GIGINNUSmK+t+1r+wkdibL18NcRYBBZNmYoT+Yx2ghaP1neaQP+glfzBvF3FRzpGvhStDGbhQ6/xuFzn8A8MW8Uej8yc8HU3nMSc+0zX2GLUdlETJwafT150JB/zm/jgJsMcfgR7oWLoPZrSBi/cfEChG7Iej8BwCd/41C539D0PnfKHT+tnjEIjtlclc2QDg6AmMDWvKNwnGrgUHEbhQidkPQld0oROxGofMfGETsRiFiNwRdmZWfTh5mTyG2jA4iBWOG7VGr06dPNzU1hYWFTZs2bUSqNJoxx5KtglZYWFhTUyMSiRYsWCAUCvV6/cmTJ81m85IlS9h5Ojo6srOzDQZDampqZGTksFd8xDCnsVhFrK6u7sSJE1wu18vL69Zbb7UKIDtbe3v7qVOnQkJCxtWtLGwjptfrDx48yLzWaDR33HFHQ0NDTk6Om5vb/PnzRSLRCNV0tGAuf7JqY2azubq6urq6+pZbbiGE6HS648eP9/T0pKamRkRE6PX6//73v8xz89avX8+2ury8vPr6eolEsmDBAuePMRwDbDv/a9eulZSUzJo1y93d3WAwHD9+vLu7OyQkJD093SqelvLz8xUKxapVqyy/vGOP3c5frVaXlJQEBgZGR0cTQvLy8ioqKiiKiouL4/P5CoWCEKLT6RISEhITE5m3dHd3Hz9+3GAwzJkzx8/Pb/g3ZNjY7fx1Ol1ZWZlOp8vIyCCEXLhwoby83M3NbeHChQKBgBCi1WqZ+4qJxWLmLeNn7+lod5mfn09R1Jw5c3x9fa0C2NbWdurUKYqi5s2b5+npyb5rnOw97Xb+XV1dJ0+e1Ol0U6ZMiY2NtW0/CoWioKBgxowZISEh7LtKSkoqKysDAgLmzJkz3JsxqP43+sr8jwNvMCZZNWmlUtnb27t+/fqDBw9qNBp3d/eRqtioxexg2D/VanVjY+PatWsLCwsVCkVCQsK5c+fkcjn7Y4VRVlaWkZEhk8n2798/Du/EaNXMdDpdenr6xIkTib0AsrOdPHly1qxZAQEBw13dUcAyYkKhcO3atYQQtVqdl5dHUVRBQcGyZcvq6+svX76ckpIyctUcFezeQ7GysrK7u7urq4uZXl1dHR4eHhMTc+DAgcjISL1eHxYWNn/+fMu3qNVqtVq9bt26/Pz82tpaJiEZw2w7/4qKCp1OxxTV1tYGBQUlJiYeOHBAq9VevXrVMp6s6upqlUq1YcOG8XD+nlXnTwjJycnh8Xjs1Xc6nW7FihXs3YmTk5MJISdOnAgNDWXfeOHChcTERJlMdvr06aVLlw7vFowAq4gVFhZyOBydTsec1XjhwoVNmzYVFxcrFApmj3DhwgUul2sZ6vG297SK2Llz55YvX97e3l5SUrJw4ULLABJCSkpK5s6d29PTc/78+czMTPZd42TvabfzLyoqSk5ODggI2LNnT1xcnFX70Wg0hYWFy5cvZ4+PEEJ6enpqa2vXr1+flZXV1NQUGBg43FsyeHhWWSsekwNjj22Tbm9vZ44H+/n5dXR0sOlrTk5OXV2dTCZbsGDBeD6IYxsxDoeTlpZGUZREIunt7SWENDQ0zJw502q22bNnE0K6u7stBygUCsXFixd1Op1MJhMIBA0NDcnJyXFxcdXV1fn5+SKRaOHChRKJZIi3aQTodDp2z2EbQEZHR4dYLLba+2q12oMHDwqFQqPRGBkZWV1dLZfLZ8+e3dHRcfz4cbPZPGvWrKCgoGHdmGFUXV0dERFBCDEYDGKxODg4+PTp02zp6dOnu7q6Ojs7o6OjW1tbOzs7Fy1aJJPJxsOX1/aLGR8fTwiprq5m/lQqlRMnThQIBFwu12Aw6HQ6ZqjHkoeHx6JFiwgher3ezc2Nnb5nzx4PDw+lUpmQkMAscPny5YSQo0ePajSauLi4pKSkIduyoWIbMR8fn3nz5h0+fJj5MyYmhhBiNptNJhOfz7eKJ6umpiYpKckqdx2TTdHuL8AlS5aUlJSwf/b29lq1K6PR2NHRIZPJ2ClqtTohIcHDw6Onp4ed6ChiY29fMHPmzNbW1osXLxLmLqk8ntlsNhgMTIh6enrUarXV04nG896TpumkpCSRSCSRSIxGI/l5AAkhKpVKJpMZjcZz586x7xpXe0/bL2ZYWFhgYCCP91MeZ9V+6urqYmJiLHNXptTLy4uiqODg4NbWVjZ9dcXO/6ezhmxvMuxyfS6AE1bt2WAwCAQCiqL4fL5er2dK9Xp9fX39pk2bcnJyOjs7vb29R6iyI8/2UJ+7uzuT5NfX16ekpBgMBrPZfPjwYZqmFyxYYPkjuKSkpKioaN68eZYX1Xt6es6dO3ffvn0JCQlpaWlHjx6Nj48vLS1duXJlQ0NDc3PzhAkThncTB5/tkIVOp7t8+XJ+fv6sWbNCQ0MtA8jOqdFoDAbD3r17fXx85s6dyy6KELJixYpz5851dXWtX79+9+7dBoOhoqIiJSXF29u7srIyODh4eLdvkNk9nMyoq6tbtmwZ85tPo9G0tbWxX1JGdHR0eHj4Z599tn79+tbW1srKytTU1PHw5bVtY1bT9Xo982uGx+Pp9Xq9Xt/Q0PDll1/Gx8dbDl/r9fq9e/cKBIKZM2eyCzSbzRkZGSqV6syZMxs3bjx16tS1a9domvb09Fy6dOkPP/zgor8KHFWbDVpjY+OPP/4YGRnJpg22cdZoNKWlpWq1eubMmXK5nJ0+9pqioy8mdR0hRKfTHT58mMPhLFy4kO3WLIdeCSHu7u5tbW0URWk0GsubqthGLCMjw9X3BY6+mOR6JOPj47/88kuRSJSenk5RVGlp6eTJkwsLC63eOE72nrZtjKKo2NhYYq8hWYbC8gcbGWd7T9s2xgzRt7W1yWQydoyabT9dXV0dHR179uyZOHEie7aXVCptb283m82tra3Mb2Bmuit2/hyrOln2UABjg93DybbPOhYIBCKRKDc3Nzk52eV+cwwuR6dg1NXVcTgcX19fo9FoNBrnz58fGRnJHh9lJCUlMeclWi6NOTwskUhkMplYLGbO3AsJCcnOzvbx8XG5va9dtkGLiYlZvHjx4sWLc3NzmSlsANl59Ho9h8NZvXq1wWCor69np7u5uXE4HKlU6uPjQ1GUWCzW6/VBQUElJSUajWb69OnDsEVDylEb6+jocHNzY8Z2pk2b9v3331+5csVq1EssFgsEAolE4uHhIZFImDHG8fDldRQ0R9N9fX3nzZu3bt065hxjdrpAINi0aZOfn19VVZXlQiQSCfMlpShKKpX29vb6+vo2NjZevnx54cKFg7stw6M/Z5MFBQVt3ry5ublZo9E4epder584ceK8efMsB3/IWGyKTiLGFk2bNm358uVxcXHskKxCobC6XDMxMbGsrCw3N5fL5Vp+f20jRlx/X+C8mZlMpsrKys2bN0dERFRWVvb09LS1tQUFBdm+a5zsPR2Fq7u7u6KigjkDwgrzPCer946rvaej37Fnz55NS0tj/rRsPwaDwc/Pb9WqVRcuXDAYDMwMbm5uEyZM2LdvX1dXl+VTZF2x8+fZRgS5K4wxtkdkBAKBVqulKMpgMIhEIrZ0+fLl5eXl+/fvX7FihdVJF+OK3cNYOp0uPz+fGRYTCASenp5isTgwMLCkpISds6GhISAgwMPDw/IqevZ/K+np6fX19SdOnJg2bVpYWNiwb+Ugs42YRCJh0jDmmjHLALLzCIVCPz8/LpcbGBjIXnFnGSXmfoPM9PDwcE9Pz9zc3Obm5vT09OHdvkHmaJBHoVBERUUx00NDQ0NDQ+vr66urq62Ox9sa819eJweX2elCodBkMlEUZTKZmJ4tICCAw+HI5XKNRiOVSgkhPT09XV1d/v7+gYGBnZ2dloMblpgpUql09erVxcXFhw4dWrFixTBu7uBwHjGKotrb2/l8vru7u6+vb1dXFzOWaHeXIZfLeTweezGe1XLGTFPsTzPz9fUVCATh4eG1tbUURRkMBpVKZXV/Jnd395UrVxqNxr179/YZMVffF9iNGLt1Go3Gw8NDIBAEBQXV1tYSQrq7u/fu3dvZ2XnixIlbb72VmX/87D0pB53/qVOnMjIy+Hw+OxsbWOY6YaPRaPmDbfzsPR19K4uLi4OCgpgD4lbtRyAQBAQE8Pl8mUym1Wotr1RPTk4+d+6cu7s75cqdv/XoKyGEBhjrZDJZU1MTTdMtLS0ymYyZ2NHRceLEifj4eD8/P6VSOaIVHI1OnTqVkpIiEolomubxeDRNM0eRpVKp2WzWarU0TVdWVl67dq23t5c5sOd8gfv37w8ICEhISGBOUxl7srKyWltbtVotl8ulfx5Amqa7u7tpmvbx8WlubjabzW1tbe7u7s4XeOrUqd7e3oyMjMbGxqGu/EipqakJDw9n/zSZTOfPnw8LC3P+Lnx5Gd7e3teuXdPpdEajkcfjlZeXl5aWms3m9vZ2iUTS09PDXIB39uxZmqaVSiXzW8eJ8vLyioqK9PT0rq4uo9E4LBsxrFpbW8vKymiaVqlUtl9A5gRsmqZ9fX0bGhrUarVQKHS+wPHQFPfv328wGFpbWyUSCU3TNTU1ISEhTBG7L2AwP6/7s8AxvC9wc3NTq9Umk0mpVEql0ri4uI0bN65Zs4a5DJu+vi8Y53vPsrIyd3d3R63F09OztbW1qanJ29ubpmmmKxvne0+lUllXV5eSksL8adV+/Pz8GhoaTCZTZ2enWCxmIsbMqdFoqqur+/xijvLO/2fPfQUYq6waua+vr1gs/vrrr8PDw9n7Nnl7e3O53K+//trd3T0wMHCcfy+sDvV1dnYqFIr29vaCggLmliTTp08/cOCAQCBYtGhRe3t7YWHh4sWLk5OTjx8/bjKZMjIybA/sWS6WoqiYmJg9e/ZwudyFCxe6erTtHhxNTU398ccfTSbT9OnT1Wq1VQC//fbbjRs3SiSSiIiIXbt2+fr6hoaGsksjPz8gSq5fHZSVlWU0GqdPnz4mI6ZUKiUSCXsJokaj2b9//8SJEy3PS7TbnMbDl9fRkIVlaXx8/JEjR8rLy6dOnco0mKNHj5aXl0dFRbm7u//www+JiYnMuOvOnTu9vLymTZtmuUCrwFIUFRYW9v3331+8eHHChAku+ogdJxGjKGrChAnff//9zp07o6OjLW9Bz7yroqLCbDYnJiampqZ+//33zGNgnPdsY6Ap2h3nsdzY5OTkvXv38vl85t5UV65cSU5OZoqUSiWzLyCEfPPNNx4eHpmZmWN7X2C3KyMWX1ihUBgXF7dr1y6JRLJ48WLbbxyzLxg/e0+7ESssLOTxeLt27SKErFmzhr0jEfM/szPlcDhMkzt9+jTTlY2Tvafdzr+kpKSrq2vPnj2EkNmzZ1u1n8jIyJqaml27dk2aNEkgELCdv0KhyMvLmzVrltUdv1yu88d9hmHs++ijj+65556RroUr2bNnT2ZmpuUlmuBcdnkbCdkAACAASURBVHa2r68v80QE6I9Lly61tbW5+qPnhlNbW1tWVhbzbCHoJ3T+Nwqd/41C53+j0PnfKHT+tsb+E8wAAAAAAABgDMDoKwAAAAAAALgAjL4CAAAAAACAC0D6CgAAAAAAAC4A6SsAAAAAAAC4AKSvAAAAAAAA4AJG3ZN8AAbdhQsXCgoKnMyQmJLofAl8Dt9RkfMlE0LS0tKczwAAAGOM1tTT5zxirtsw1MSF9Jh6raYU5RbazvbQHx6xnVhQUWQ15dSXJ2xnmzlz5gArBwAjbfLkycwLjL4CAAAAAACAC0D6CgAAAAAAAC4A6SsAAAAAAAC4AKSvAAAAAAAA4AKQvgIAAAAAAIALQPoKAAAAAAAALgDpKwAAAAAAALgApK8AAAAAAADgApC+AgAAAAAAgAtA+goAAAAAAAAuAOkrAAAAAAAAuACkrwAAAAAAAOACkL4CAAAAAACAC0D6CgAAAAAAAC4A6SsAAAAAAAC4AKSvAAAAAAAA4AKQvgIAAAAAAIALQPoKAAAAAAAALgDpKwAAAAAAALgApK8AAAAAAADgAngjXQEAAAAAAGsh4aHMi/raq7sP7bmh90alxjAvFIWVoeGhPA5+8QKMEfgyAwAAAMCo4yf3Y17U117Nysm+ofcGxQYzLxSFlX5yPxFXNMiVA4ARgpOHAQAAAAAAwAUgfQUAAAAAAAAXgPQVAAAAAAAAXADSVwAAAAAAAHABSF8BAAAAAADABSB9BQAAAAAAABeA9BUAAAAAAABcANJXAAAAAAAAcAFIXwEAAAAAAMAFIH0FAAAAAAAAF4D0FQAAAAAAAFwA0lcAAAAAAABwAUhfAQAAAAAAwAUgfQUAAAAAAAAXgPQVAAAAAAAAXADSVwAAAAAAAHABSF8BAAAAAADABSB9BQAAAAAAABeA9BUAAAAAAABcANJXAAAAAAAAcAFIXwEAAAAAAMAFIH0FAAAAAAAAF4D0FQAAAAAAAFwA0lcAAAAAAABwAUhfAQAAAAAAwAUgfQUAAAAAAAAXgPQVAAAAAAAAXADSVwAAAAAAAHABSF8BAAAAAADABSB9BQAAAAAAABeA9BUAAAAAAABcANJXAAAAAAAAcAFIXwEAAAAAAMAFIH0FAAAAAAAAF4D0FQAAAAAAAFwA0lcAAAAAAABwAUhfAQAAAAAAwAUgfQUAAAAAAAAXgPQVAAAAAAAAXADSVwAAAAAAAHABSF8BAAAAAADABSB9BQAAAAAAABeA9BUAAAAAAABcANJXAAAAAAAAcAFIXwEAAAAAAMAFIH0FAAAAAAAAF4D0FQAAAAAAAFwA0lcAAAAAAABwAUhfAQAAAAAAwAUgfQUAAAAAAAAXgPQVAAAAAAAAXACvsrJypOsAMLR0Ot3kyZOdzGA2mPtYAtE5KnK+ZGbtzmcAAIAxhtuP4QGdEXuHn+EQyknp+exiZ29udlZIGSlEG2DMoGiaHuk6AAyhjz76iBByzz33jHRFyEcffTQaquFyELcBQ+gGDKEbMIRuwBC6AUPoBgyhGxjEbcAGJXQ4eRgAAAAAAABcAM/q797e3rKystbW1iVLljBTqqurz549y+FwMjMzQ0JCDh06dO3aNabIZDJt3bo1KyvLaoqbm1t2dnZNTY1UKp0/f75MJmOXT9N0dna2QqEIDAycP38+n88f+m2EUcSqgRUWFhYVFTFFZrN57ty5sbGxKpXq/PnzEokkLS1tRCs7rEwm07Fjxzo6OgIDAzMzMwkhjY2NhYWFmZmZHh4eOp3u6NGjPT09U6dOjYqKYt9VVVVVWFjI5XJ/8YtfWH7Rxo+ioqKqqipy/RTx5ORkxK3/LGPFTqytrc3NzaUoat68eX5+fiNYvdHMNnR6vX7fvn3M666urm3bto1c7UYv246OgVbXJ7uhQ6vrD4PB8P3332s0mtDQ0BkzZrDT0er6ZDd0aHX9VFNTk5ubu2nTJnYKmlw/WYWObXIbNmxgpvxs9NVgMOzataulpaWnp4eZYjKZsrOzly5dOnfu3JMnTxJCli1btn379u3bt69fv97Ly0sqldpOKSsr6+3tveOOO6Kjo3NycixXoVAoOjo6brvtNh6PV1pa2v8tyc7OViqVA40DjAq2DSw1NZVpPNu2bZNIJCEhIQ0NDYcPH+7o6DCZTCNb2+Hxww8/MC+qqqo8PDw2bdqkUqna29vb2touX77MXjdbUVERERGxevXqgoICy7efP39+zZo106dPv3DhwnBXfUSxcUtJSdmwYcOGDRuCgoJCQ0MRtz6xobOKFSsnJ2flypUzZ85kDy0Bw3noBAIB0xQXL14cEhIyEhUcvRx1dOwMaHWOOA8dWp0TbOiuXLkSFBS0cePGlpaW7u5udga0Okechw6tzhE2boyLFy9azYAm54jz0LFNjp3ys9FXHo+3adOmlpaWc+fOMVO0Wi2Px/Px8SGE9PT0GI1GHu+nt1RWVkZHR1u+nZ1iMBgmTZrE5XJDQkLKy8st52lqapowYQKfz09ISMjLy0tNTWWLVCrVsWPHurq6YmNjZ86cabVhra2tuAWOq7NtYKzGxkYPDw+xWMzMk5+fb3tV9qFDh4RCYUNDg5eXV2Ji4pkzZyiKWrJkiUwmc954RrO2tjbmhZeXV0BAACFEKpUaDIaAgID58+cfOnSIKVUqlQkJCQKBgMfjGQwG9rSFtWvXEkJ0Op1IJGKXeeLEifj4eLlc/sUXX2zdurWqqurcuXMikWjx4sUSiWRYN2/IsHFjGI3Gjo4OpqdC3JxjQ+fr62sZKwZN0ykpKSKRSCqVGo1Gdnp2dnZXV1dnZ2dMTExLS0tnZ+fixYt9fHzOnDlTV1cnk8kWLVpEUc5uuzIGOA8dq7q6OjIykv0ToSOOOzpmIlqdE85Dx0Krs8WGLjY2lhBiNpvNZjO7F0Crc8J56FhodVYsf5nU1tbK5XLm7DAGmpwTzkNn62ejrxRFWbVOiURCUVRbWxuTM7C5K3GavqampoaGhjK18fX1tZyHzUnc3Ny0Wq1lUWFhYVRU1NatW2tra1taWvqxseBibBsYi208AoHAybdUKBRu3ryZEJKbm7tu3bqoqChmDH8MNJ6AgAAvLy+j0dje3m57Soler2e+fTwez+o4ztGjR7OyshISEhwtuaSkZNWqVZMmTWJP8h976urqmD7HCuJ2oyiKYn6v2IY0Ojp63bp1xcXFs2fPnjZtWkVFhV6vv3r16ubNm93d3VUq1QhVedSpqakJDw+3nILQsex2dGh1/eF8H4FW51xDQ8Pnn3/u7+8vEAiYKWh1/WQbOhZanROlpaWTJk2ynIIm10+2obPVx62bOBxOSkrKnj17Dh48mJGRwU5vampyc3OzvFzKdorRaCwpKUlKSrJcoJ+fn0KhMBgMtmcOC4XCjo4OQsjGjRstu+bvvvvu3//+t1KpZF6Mt09xPDAajXV1dZaXJjoSEhIiEAjkcnlYWJhQKAwMDOzq6iKOG89olpubu2PHjq6urh07drCnkeTn50+cOJHDuYF7qi1evDgzM7OwsNDRDKGhoVlZWb6+vlbHm1yU3bgpFIr+tB9L4y1uxEHo7Oru7q6oqJg4caLlRIlEIhAIpFKph4eHVCrV6XQCgcDNzS0nJyclJcXb23uIqz+S+h+6jo4OsVhs9TsPoetPR4dWZ6X/oUOrs2IbuuDg4K1btzY3N2s0Gss50eqs9D90aHWWrOJWW1trN+EnaHI2+h865nc+o49fyT09PYWFhZs3b167dm12djY72F1RUWH1k852yunTp8PDw61GX2NiYsRi8ZdffmkwGIRCoWVReno6j8f76quvLl26ZDn+lpmZuX79em9v77lz565fv94yQ4axoaamRi6X222sdlEUxeVymRfMeL6jxjOaTZ8+/a677nJ3d7/rrrtSUlIIIU1NTW1tbXaPOQmFQubbZzQaLb84tbW1hBC5XN7Z2eloRenp6ZMnTz5+/HhdXd3gb8aws42bwWDo6Oiw6moYiJsl29A5kpWVlZGRYXm6jSPLly/39PT85ptvrM6mGWP6H7rq6up+HkkZt6Fz1NGh1Vnpf+jQ6qxYha69vb2rq4vL5fr6+qrVass50eqs9D90aHWWrOJWU1NTU1Ozd+9ejUZjdbkcmpyV/oeuurqafd1H+qpUKj09PT08PHx9fXk8HjPyaTKZampqLFut7ZSqqqr29vb09HSrBXI4nIULF95xxx1yudzqhp+9vb2zZ89euXJlcXFxY2MjO10ikXh4eHA4HLFYzLzob0jARdieiH6jHDUeF2I0Gs+cOTN37ly7pTKZrKmpSa/Xm0wmPp9vMBiYa59yc3N1Ol17e7unpyc7s0gk0mg03d3dzO2v9u/fL5fLJ0+e3NTUNDzbMsxqa2vDwsLsFiFu/UfTNHNPtUuXLnl6egYHB/f5FpVKdeLEiYkTJ/r7+1vehme8YUNHCKmpqYmIiOjzLeM2dFYdHVpd/zkKHUGr60tbW9ulS5cIISqVysPDA62u/xyFjqDVOTV37tyNGzeuWbNGKpVOmzYNTa7/HIWOEFJTU8PO1kcq6OHhoVKptFqtWq3u7u6WSqWEkNraWh8fH7FYzM5mNUWtVufl5S1YsIBNNTs7O9mTfs1mc1NTU1FREXMKOOvYsWPV1dUSicTd3d32tgQwVvX09LS0tFhdPnGjXLfxMJfyEkKqqqrUavXhw4d37tx5/vx5q9ni4uJqa2u/+eYb5m5n5eXlzB5l2rRp33zzTUFBgeWIUGxs7Llz544dO8aMUcfExOzevfvChQtW3ziXxsaNEKJQKCzvHmEJcbNlGTpLSqUyOzubEFJQUFBXV7dz586dO3da3l7ClpeXF5fL/eqrr3p7e+Vy+ZBUdzTpM3RKpZI5B6zPRY3b0Fl1dGh1feozdGh1jrChi4qKUiqVX3/9dUhIiFQqRavrU5+hQ6uzC7vXAevn7pWdTtne37WhoeHcuXOrV69m/iwtLS0uLqYoKj09nfkZd+TIkYiIiLi4OPYtVlNycnJKS0uZn4CEkJUrVyoUCrPZzFw9yzwnNiUlxepHYWtr68mTJ7u6uiIiIubNm+cqp4DCjbJtYEqlct68eZbznDt3jqZpq9H7Q4cOJSQkREREsKVXr14tLi5esWKFk8bz0UcfEULuueeeId+wvnz00UejoRouB3EbMIRuwBC6AUPoBgyhGzCEbsAQuoFB3AZsUEJn59zr4OBgy3HtKVOmTJkyxXKGJUuWWL3FakpGRoblfZ4IIZaXpVk+qdySn5/f+vXr+1dtcGG2Dcx2nmnTptlOXLZsmVVpaGgoc/c2NB4AAAAAgDEP15ECAAAAAACAC0D6CgAAAAAAAC4A6SsAAAAAAAC4AKSvAAAAAAAA4AKQvgIAAAAAAIALQPoKAAAAAAAALgDpKwAAAAAAALgApK8AAAAAAADgApC+AgAAAAAAgAtA+goAAAAAAAAuAOkrAAAAAAAAuACkrwAAAAAAAOACkL4CAAAAAACAC0D6CgAAAAAAAC7AOn01GAzbtm375ptvLCfu3bt327ZtBoNhGCsGAAAAAAAA8D88q78PHTq0b9++AwcOEEJWr15NCNm7d++9995rMplWrVq1atWqEagjAAAAAAAAjHvW6euqVaueeeaZV1999Z577iGE0DTN5K6/+93vkLsCAAAAAADASLFOXwkhjz/+OCGEzWCZ3PWxxx4b7qoBAAAAAAAAXGcnfSUWGSwhBLkrAAAAAAAAjDj76Su5nsFyOJxHH310GOsDAAAAAAAAYIfD9JVcz2ABAAAAAAAARhye+woAAAAAAAAuAOkrAAAAAAAAuACkrwAAAAAAAOACnKWvb7311ttvvz1sVQEAAAAAAABwxOGtm956661XXnmFeY2bDwMAAAAAAMDIsp++Mrkrl8slhLz88ssEGSwAAAAAAACMKDvpK5u7/uMf/6Bp+r777kMGCwAAAAAAACPLOn3dv38/m7uuWbOGmchksNHR0StXrhz2GgIAAAAAAADYpK9Lly5duXLlypUr2dx17dq1hJBvv/126dKlw107AAAAAAAAAEKIbfrK5/M/+eQTq4lr165lklgAAAAAAACAEYHnvgIAAAAAAIALQPoKAAAAAAAALgDpKwAAAAAAALgApK8AAAAAAADgArgvvPDCSNcBYAilpaUZeJ4hctlIV4R4eHj4+PiMdC1cD+I2YAjdgCF0A4bQDRhCN2AI3YAhdAODuA3YoITO+s7Dtr47dkoqcfP0cM8tOH/3Hetvcn1O/O7lv7zy7EPO5/m/L/dNio+emjyp/wt85+//KSgpEwkFhBB/P5/HH7hL5uVpO/M33x0Xi0SLfzFzADXv02vvfXzfLzcVnb/03j8/l3l5UBTF5/MevPu2iTFRfb73uVf/+tu7b/PzHbTsi/lAExNiX37nn68//yg7/ZV3Ptq8dllUeMjX+474eHsuyMzoZ+i6tT1vvr9DUXNVJBJmpCXetWU1RVGDVVsAAAAAAABG3+lrftGFJ37zywpF7ZDWQ1FzNSo8hBBy9Mcz2t7e1UvnD9YCCSG/f/Te+JhIQkheYemb7+/oM0keXGaa7tJ0e7pLCSEbVi7esnYZIaSppe3Zl//ywRvPCQUC529/4jfbPNwl/VxXf6LHfKA6vb4/C+xP6N776LNZ6cnPP/Frmqbf++fnR348fcv82f2sMAAAAAAAQD/1ce2rwWg0mUwikXCo63E6r3jW9JShXmB66pTOzi693jCIK+pT2eWqSXHRVhPl/r7T05JKLlb0+fb+5679MeAP1FHo1F3dza3KhXNnEEIoirpz48pjWTmDU1cAAAAAAAALfYy+FpaUJSdOZF6bTOZX//Kv2quNAX4+zz/xaw6Ho+3pfeuDHc2tSkLIA9u3TIyJyi++WFhSVn+tub6xOSQo4De/2vr2B//X1t4xISL0mYfvJoR0dmneen+HqrOLw6Eeue/O8NAgZuGXKxW3b1h++PipL3YdNJvNKpX6ri2rT+cVfb7rAIfixE6IeGD7Zi6XSwi5VKH4z1f7Nd3a2Rmp27au+fCTL9OSJqWnTiGEHDh60mAwrrl1AbtA2y3y8/FuV3X6+8r+vuPriuoand6wZe2yzBlp7AwN11re/cd/9HoDRXEef+CukKAAQshX3xw+fOyUVCLOnDm1pVX5wPYttttOCPnXZ7uLSy8bTaYNKxcvyMxgFngqt2jpwjm2NfH3kynbVefLKn44eVZRUx8zIfyhe2633eRnXnr36d9u9/Rwr6yu/eCTL00ms8zL44kHt0nEbq3Kjrfe39Gt7eFyuY/++s6yimrL6GWdLfhy7yFCyOT4mPu3bbb9QG8UEzq5v6/lxKsN16Kjwtg/vb085s1KZ17v+HLfucJSmtC3Lpp766JMk8n08LOv/fXPvyOE6PWGJ//49rsvP/V/X+7jcDg/nDx724blmRlpr7z7T1Vnl5k2P3zvHdGRYQQAAAAAAOC6PtLXM+eKb9+wgnl9LCvn3ZefDg70/+DfX+YVXsiYmvivT3fPnJa8IDND2a565sV333/j94SQY9m5H77xnMzb8833d/z+lff+/IdHZF6er733cVHppZQpEz/495d3bloZHRnW2NTyzt//88YLjxNC2lWd3l6eFEXdMn82h+Iwp7+2d3R+tvPAOy8+KRIJP/li7/7DJ5i8tLa+8d1XnqYI+f0r75VX1cyclnLyTD6TvuYXXbj3ro2WC7Tdoua2dpmX56EfsuUBvvdv26zXGx79w+uWF9P+7V9fPHLfnUFy/6sNTZ98sfe5x++rv9ack1/yr3f/yOVy3/3Hp3wejxBiu+1VV+o6VOq/vfaswWD8zdMvZ0xNkojdmAqHhwTaqUlLW0piAiHkVE7h39963t9X5miTCSFms/nDHV+99MyDEon4h5Nnd+47cteW1e999Nm229bEToiob2z+678+f+0Pj7LRM5vN/9198K9/fpbH4775/o68ogvpKZOtPtAbxYTOamJHp9rLw91yyq2LMgkh2TkFbcqO91//vdFoeupPbyfETQgLlttdbFHppX++80eBgP/f3YcyZ6QtnDujqbntz+/9692Xnx5YPQEAAAAAYEzq4+ThNmWHn48383pWekpwoD8hJHlyfM3VBkJIWUU1M8boI/NKS04oK68mhGTOSJN5exJCpiZPSpkSzyQ8aUkJV+oamAUyo2pBcn+Tycws+Uxe8YxpSVarPp1XtHzxXOY01y1rl2XnFDDTl/xiFoeiKIpatiiz8HzZlISYSxXVhBCaptvaVYEBfo4WSAj58VSezMtDIOCfyilcsXgeIUQg4CdPjq+pa2DneeTXdwbJ/QkhocHyVmUHIaT4/KXFv5jFjP0umjuDmc12201GE4fDIYTw+bzfPXw3l8MhhDQ2tYQEBtjWpKauISf/fNKkWEJI5syp/r4yJ5tMCCmvqkmImyCRiAkhc2dNK6tQEEI6VOrYCRGEkJCggIjr49gMmqbp66+3bV0Teb3U8gO9eLnywadfYf/lFpTa1tM2dFbTaZomxM5hgh9P5W1dt4wQwuNxN62+5eSZfEdLXrV0PrNYo8lEcTiEEHmA7313bXJSGQAAAAAAGIecjb5WKmotT+CUSNyYFwIBX6fTm0wmoUUyEyT3b2lt9/bycHMT/TQbn+8ulTKvhUKBTtmh7uquqK558OlXmIkdnWqdXi8UCApKyp5+aLvV2ltalalJCcxrkUhoNJqY1+yYqo+3V3HpZQ6HEyj3a2puU2s0cTGRTJHVAl99959MThgZFvzUb39FCGlVdjz63OtMqbanJzUxgZ1ZJBT+9Z+ft7WrKEIMRiMhpF2ljr++ZIbdbV80b0bW2YJnXnx3++1r2bidyi2yvAR397ffnzh9jhDi6eH+3GP3MvdtYgZpnWwyIaSlrf1YVm7JhXLmT6lU3N2tZT8RQsivf7nZsoZcLnfDqiUPPvPKbetvnT09lZlo9YFOio+xuvMwsWEbOisURRFC205vbeuQB/ix8WG22i5289etWPT8a3+7eKnq9g3LrQJuV0+vnhDiJurj3lcAAAAAADA2OEtfT/889bJC04S2SFv686QUs9mcNCnupd/91nKiXm+gadr2Brxm2k5SZIXDoQghM6Ym5xSUaLp7ZkxNsrvAZx6+2yodchMJmYswWXUN15gXr//1481rl02OjyaEMJk2TVuOZRLieNvv37a5pq7hH//ZGRUewjxkqLSsYt3yheyc61YsYu48bJeTTTabzetXLFq3YhE7RdOtdTQzY8Gc6VOTJ3329bf7vjv+8u8eEgj4zj9Qu2xDZ0Xm5VlUetlyysHvs25dlEnfaOMgROwmeuOFx3MLzv/u5b/cvmE5m3U78t3JCxRFrVk8mHf8AgAAAACAUcvZycMVilrm3FS7eDwuMzjJuNbS5u/Xx7NJPT2kbe0qq4n5xRenJiXYziz3921qbmNe6/UGPt86025r7/D28iSEZExNzC++ePFyVdKkOCcLtCQUCuymfzRNd6o1TO5K0zRNaEKIj8yrXaW2nM3utl9rbu3u1kaEBb/6+4crFXXNrUpNt1bsJmLOOu4PJ5vs5ytruNZiObNUItZqe9k/Dxw5YVnapeluamnzdJc+sH1LamLC8VO5pK8PdGBCguRVFg9V6uzSnDx9jhDi7ydraVEyE5ua2/z9fLhcLn19nNZsNtsuqrK6lhAyPS3x3Zee+mzngT5XvedI4e7DBX3OBgAAAAAAY4PD9LWtvcNX5uX8zfExkT+eyiOEdHZpiksvJ8RNcD4/RVFyP5+z+SWEEKPRdCw7lxBy9lzxzPT/DaCJxaKurm5CyMxpyQe/z+rV6Qkhuw98Pyfjp7G4k6fPMcOhh37ITktMIIS4SyV6vUEg4DP5ntUC7ZozI+3Tr/czr49l57K5KEVR2p5e5vEwew8d0+n0hJC0pIQfTp5lMq7snEJH215UemnvoeOEEJqmTSYTl8vJyS+ZnpbovCaWHG0yISQuOqLkYjlzo2Nluyq/+CIhxMvTvbrmKjPldF6xZfTUXd1vf/gfZjjXYDDyebz+fKAD4OEuCfDzYc8N/nzngfmZ0wkh82alf7HnICHEbDbvOfjD3JlTCSEUodpVnYSQg99n2S7q631HLl6uIoSYTCa7t92ydO58TW2DsrZBmV9aM5jbAwAAAAAAo5XDk4dP5xbPnNZHEvir29e9/cH/7T7wPYfi/OZXW5lb8jr38H13vvXBji92HdTp9RtXLaFpul3VydzqiZEyOf4/X+5Xd2ke2L5l89qljz73GpfDjYkKf2D7T9d2ygN8H/n9a5pu7ezpqTETwpmJiZNimetsbRdo14rFc/++4+vfPPWywWhMnhw/f3Y6W7R13bL7Hv+TROx26+JMH28vQkhggN/Macl3P/KCu1Q8JSHWZDLZ3fZb5s9+5++fPvj0K0aTadG8Gb4y79yC0ofvvb3PmLB8ZF52N5kQwufxnnxw28tvf2SmzRShfnvPbYSQ395925sf7Ojp0fH5vIfuud0qerOnpzz41MscDickKOD2Dcu/PXKyzw90YH57z+1v/O2TT7/eLxQK0lMTl/xiFiFkTkZq9ZW6B558iRCybFFmZFgwIeRXt6974vk3RUKh3ROD77tr45vv79D29BiNpvv+30bnK2XHXXcfLpg6JWJwtwgAAAAAAEYhinZwvWV2TkFGWpLtKbuDS9OtLSuvZh57czPe/funW9YtC/DzGawFOlJYUna+rOKuLav7M/OxrBz26a8D9sxL7z7z0N0e7pKbXM6gfKCqzq7nXv2r5RSrS4iHSK/O0NymVqm1HZ1alVqrVGn+s+csM7bMoag7187w8ZJ6eYi9PcVeHuIAXw+R8Gd3SM4pqcpIih6GejpXWVkZExMz0rVwPYjbgCF0A4bQDRhCN2AI3YAhdAOG0A0M4jZggxI6h8nMnIy0m1x0f0gl4ptPNbu7tY1NLQF+PoO1QCtmvAMvEAAAIABJREFUs/nw8VPLFmYSQk7nFfV/+TefuxJClEqVVCq++eUMygfq5ek+PPmqFYPR9Oa/jhSXXbUtMtP0jt1n2D+TE0JfeXytVfoKAAAAAABjQB/PfR39CkvK7nvixS3rHN7O9+ZxOJwujfa+x//0wJMvcbncG7qc9WY0tbRtf+gPGdOSOH1dCDrmuUtEbz+7adHsPu7ItXh2wtvPbnKXiIanVgAAAAAAMJyG9tzgYZCalPDpB68O9Vo2rb5l0+pbhnotVuT+vh//5U/DvNJRi8/jPvebFXI/z0/3nrU7wx1rZty9KXPcZ/oAAAAAAGPWQEZfm1ra3vvo80Gvyihx72N/dFR0/5MvWv752nsfd3ZpTpw+Z/uUl48/273l7ifuvP+ZO+9/5vW//tt2USdOn1t718O/evgPdz/y/P1PvnipUtHP6n369bf3PvbHwvOX/vTmh8yjdJhafXPo2HfHTvVzIaxR8lHW1l977b2P+5yNosg9mzM3LJtqW7Rh2dR7NiN3BQAAAAAYywYy+no6t2jW9ORBr8qQOvrjGW1v7+ql8/uc8/UXHuvPAs003aXp9nSX2i3t7NK8+acnggP9nSxhw8rFW9YuI4Q0tbQ9+/JfPnjjOaFA4HylTS1thefLPnzzDxyKio4Ms7yf0y0L5gzgHOOb+Sjvf/LFD15/bmDvdaS1rf39j//7wlMPOJmno9POA3tVajsTAQAAAABgLBnI6GvxhctJk+IHvSqjhKOM1ErZ5apJcQ5vZqtWazw9+rUcQojc33d6WlLJxYo+52xt64iLjmTSVKt7EYuEAoHghu9X5Iof5fnL9f2cCAAAAAAAY4mz0dfK6toPPvnSZDLLvDyeeHCbROxGCNH29IqEQh6PSwg5X1bx0X92UoTykXk9/dvtIpHwakPT2x/+n8Fo9HCXPvHAL729PP756a6pyZNSpkwkhPx9x9cz05MTE2If+t2rcn/fmquN/3jr+ayzBV/uPUQImRwfc/+2zY7Wa+nR516/ZcHs/d/9qFJ3PXLfHXX1TUdPnOnt1T32wF2T46MJIV/sPngmr9hMm9NTE+/avOrw8VNf7DpoNptVKvVdW1bbLt+yPuygotVCrOpwKrdo6cI5jkKn0fbYVtsJfz+Zsl11vqzih5NnFTX1MRPCH7rn9tN5RZ/vOsChOLETIh7YvvlKXcN7//xM1dlVXVP3xguPv/Da+w9s3+LnK2OW8M13x8Ui0eJfzHzsD2+sXb7wq72HuzTdD959W2riRELIV98cPnzslFQizpw5taVV+cD2LZYfpclkevrFd6LCQ4tKLxFC/vT0b77YffBy5RWRUPjHpx7w9vLQ6w2v/+3frW3tBqPx9vUrZqYnP/zsa1dqGx5+9rWnf7tdHuBruS35xRcLS8rqrzXXNzaHBAX85ldb3/7g/9raOyZEhD7z8N3k58O2lq+rrtS98+F/6hubf//Key/97rd2A9WiVLco1YSQyFDfx7YvJoS89fHRK1fbmtvULUq1v49H/2MOAAAAAACuxWH6ajabP9zx1UvPPCiRiH84eXbnviPMw05zC84zT44xGI0ffvLV688/6i6VHDl++ut9R+7ctPLPf/nXMw/fHRIUUFR66d1/fPpHB2eBllUotqy9NWNqotls/u/ug3/987M8HvfN93fkFV2YmpRgd72W9HpDa1v73157trlV+eDTLy9fPO/DN5671tz6+l///c5LT5WVV19taPrba88SQv705of1jc23zJ/NoTjMycN2t4utz/9qaLOQkKAAyzrU1jeGhwQ6il5PT+8f3/iw9mpj8pT4B7ZtYbJ9J5pb2lISEwghp3IK//7W8/6+svaOzs92HnjnxSdFIuEnX+zdf/jEmlsXPHj3bWfyiu+7a6OTRZnN5ouXqt579ZkOlfr5195PTZxYf605J7/kX+/+kcvlvvuPT/m8nz509qMkhBSXXt667tZf/3LTsaycB5586bnH73v01//v6I9n9h46tm3rmp37j6SnTFn8i5kGg/GhZ1+dmZ787stP3f/ki+++/JTdOhzLzv3wjedk3p5vvr/j96+89+c/PCLz8nztvY+LSi8xBzLsio4Me+HJ+52fPFxyqd5NJPjl+lkbl03lcjmEkE9e++XXh/I/2XX6/OX6hbP6uDUxAAAAAAC4LocnD5dX1STETZBIxISQubOmlVX8dG+hnILzTJpXpaibHB/tLpUQQubPma43GOobmwPlfkyalzJlorJdZaZpuwsPC5YzC6Hp/82xbeuayNAgR+u1ZKbNa5cvJIQE+Pm4ubltWLWYEBIY4KfT6wkh4aFBv9m+hZkzKjy0sbm1z+1i68NyvpDGppaQwJ9ls1Zmpiffv23zx++96CYUfvXNd07mJITU1DXk5J9PmhRLCMmcOdXfV0YIOZ1XtHzxXJFISAjZsnZZdk6B84WwaJpsWruUEOLt9dNQZPH5S4t/MYvL5RJCFs2dwc7JfpTM9jKJ5dTkST7eXsmT4wkhaUkJV2rrCSFLF8yZP2c6IYTP57mJRAaj0XkdMmekybw9maWlTImXeXn+tLS6hn5uhSNSifDzd361ZUU6k7sSQrhczpYV6Z+/8yuJWHiTCwcAAAAAgNHM4ehrS1v7sazckgvlzJ9SqZgQYjabtdoeJmVVtqt8ZF5MKZ/P+9Xt6wpLyoLk/7tZkb+frL1DZXfhYrefTqzlcrkbVi158JlXblt/6+zpqYSQsgqF7XptuYl+eranRCxiX1+f4nY6r+joj2coQmrqG2OiwvrcLrY+/VzIqdyiWdNT7FaMcdv65cyLu7asfuT3r7F/Wtr97fcnTp8jhHh6uD/32L3MfZvYU45bWpWpST+NJYpEQqPR5GR1VqTXF8IcHGhXqeNjIq3msfwoiUU8BQK++/WraoVCgU5vIIR4ebp/ve/IpQoFRUjVlTrabP+oBMvN7frS+Hx3qfR/S1N29H8r7JqRMsHudD+Z+/9n767DotjaAIC/s52wpAiCtIoIqNiK7bXz89pevXZeW6/d3d2t1+6ua4uIdHd3x3Z8fwyuXFgQEV3Q9/f4+MzOnjnzzpkF5t1z5oyRPv8bK0cIIYQQQghVZ+UNHv5fn66D+nQtvtI/KNyxgR25rIKSOUyJvlYCKjQRbud2LVxdGp69dPvm/WfrFv+lcb9fJTgs6vG/b5fOmUSn00o/0qaC9ZdfiX9Q2KDeXSoSTDnTKQ3q05WceVijsjquK0GlKt7JXaT4qfyiizceUCgUcij43OVbqiowhBBCCCGEEKq4MgcPGxnqk48VLe6Nx+deRwM9QXZOLrmsVCrvP3llYmyYUmyQbXpmtr6egM1iiSVSdbESFeYXFKakZejyedPGDWvi5PDs9XuN+/0qH7wDenZ1o9Np8Kn78YvH9VWVFBQKOWwWORZXo4JCofpZr0qViqBU5mmkJsaGKakZ5LJUKiMjqRwDfUFWTl6JlcVP5Rd98A4Y2KsoXS/dpF/rvx+JKsvSEUIIIYQQQj+3MtPXeraWvoGhqemZAJCZlePpEwgA8Ukp6ns+7azrBgRHFBYKAeD9R7+UtAyz2sZJKelkchgcFmWgL6AQhI2VObltfkHhy3eeJfaSl1+4/cBpsqdRJpPTaTSN+/0qOjq8+MQUAMjOyXvy0l2uUAAAh8PKzy8s67gqWAnJ3dO3RVMnjVuReFxOSlpGekYWADx94e7kUO9rDwEAWjdzufv4JZnmXb3zuF3LJpWohNTU2eHJi3fkdwev3L3IlcVP5Rfp8LjxickAEBQaGRQaqW4NheIrhjSr2VqZe/oEAEBYZEx4VGzxtzgcdl5BYSXqRAghhBBCCP30iG/vTEOomnP3jWjpXOZDen+Y8PBwO7uKDthGathulYZNV2nYdJWGTVdp2HSVhk1Xadh0lYPtVmlV0nSVH5KKEEI12kuP9+2HDNJ2FAghhBAq6cGpc7+5tdd2FKg6KnPwMEIIIYQQQgghVH3QwsPDtR0DQt9XfFysAUf7g+RjYmK0HUKN9P3aLSE+HmRfeIgxQgghhH68xISEapuk4BVdpVVJ09Fw6Db66WUKCTs77d/7CgBV8uMWdfG51+ozZb074OMBKouhfvl08OrsoNiyChen19Cy86Vl3x7e9/Cdfk0lZ2cBnQYATC7H2Lbks5ERQggh9IOlR8WK8wsAwKxOneqcpFTn2Kq5b286HDyMaiqRWCoSS7UdBULoV1fbwJBGxYkkEKpG6hhX9NkKCKEaB9NXVFPdfxHw4OVXP1cJIYQqZ9fshcO69iixkk6jHViwVIfLBYDVE6aFXLj59vDpif2qfkowHpt9ce3m8Eu3H+482Na5ok/trrgB7Tv7nb3ic/rSnrmLqrxybbGpY+5x7FzxNR7HzlnWNtVWPFXF6+SF4kcxrGuPXbMXajGeKjGye68SR/EtJ2vNxOlWpmZVERdCqNopL32dNHdV8Zf3n7y6eucxAFy6+fDpS3cAeP7mw8Axs8bPWj5h9oqpC9YEh0eVrkSlUvUfPTMzK6eCAZXYqdqNe0/vP31dwUrUgY2YvHDlpn05ufkV3LCcAL6ooFB44/6zcgrk5uUv27Bn2MQFwyYuOPnPjcrtpYK8/YPH/bV83F/Lz1y6/V13pEXXHnpdffBR21HUMGxjQduDs/p77Ot6Y7VhU3tth4PQD9KjVRtHmyq7g6B4baN79Hn4/m1WXq6NWZ0+bdu3mTj60I0rznYVfdy3o41tj1Zt1C+f7T3CoNM1luzn1kkqkzmN+l9EQlzFr+kn9Bsk4PHJ5d5t3BaN+rOskkvHTJiwYdWQpQvaNHKpYOUCHn9CsUR93aQZ7Rs3reC2X7Rm4rQ+bX+2SUdNDY3ub9+n7SiqXjU8WTsvnlk2dqK2o0AIfRff2vs6uG+3oztXH9mxavm8KVv3npBISw7mDIuM1eFx3T/6lVPJo3/fqhO/zSvnaizTvXO7zu1alCj8xcDOHdz0W+e2a7YdrNDBlBtAOWRy+YETFxav3XXl5sNyim3Ze6KLW8t/Dm8+d3BjemZ2xbPxr6VQKA6durxj7cJju1ZHRMcFhUZ+px1p0Qe/mNjEzNjETE//GG3HUpM03zwxNyzhbqd5IYfutNw2mcLAEY/ol9C9ZdtG1lV2n1Lx2kZ2733pyUMAMDEwiklOzMzLFYrFFa+qkbVd95ZtAcDNpWltA0OpXE6n0jQmgbUNDP0jw0USSem/s+WY0HeggM8X8PhdmrVUKpUSmayhlY1FrdolilEpFCM9vY8hwYViUcUrF/D5E/oOBAAHS+tGNnYyuUymUHRs0oxOq4JfLCfu3Hzj5/Pt9VQrqVmZiw/u0XYUVa8anizf8DAbM3McQozQT6nKBg+bGBu2aOrsGxhWYv07T98pY4d4ePlXsB5dPk/jehaTwWBo/k66fK1cnc1NTXwCQr4xgHLI5fImTg67N/yto1PmtqnpmXK5on2bZgBAoVCm/jn07qMXX7ujCgoJj3ZuaK/D5wJA/56dXr77Cbso1f2u2AFbcexaenoNLQP33pAViOLve8iFYr6libaDQqiSzqxYt2/eYp/Tl66s39a9ZZt3R868OXSqgaUVAPA53H9Wbwq5cPPE0jUMOn3Z2Ik9W7VdNnZit+atSlQyddCQMyvWvTp48u3h051cm9/essf/7NWBHToDwOyho/4ePQ4A2jo3vrZhu3qT4rXZ1DGXK+SZebkGOroHFyx1srW/sWmnuqSAxz+xZHXQ+esnl63R4+sAAEEQK8dNDrlw8+HOg1amZmQ9PVu1/fuPcfXqWp5fvcnGtM7TvUd6tynZkdWteavxfQf+2XtA8Q4lB0vrBzsP+J29smLcZApBkGteHjgReP7a3OGjAeDGpp3G+vo3Nu2sa1J7xG+9Nk6bNb7vgK0z5pgZGZWo//K6rQDgcexsLT199cr+bh3fHzvncewc2SAAMLBDZ5/Tlz4cP9+1eStjPX2y/qsbthnr66+dNH1I1+775y0e33cgebDFXVq3pUMTVwCYP2LM/BFjACDi8p3lf04KPH9tx1/zyTLzR4wJPH/t2d4jDa1tAeCvISN+a9EaAHq2avvxxIWnew6fXLaGHLxdetsRv/XyPPHPuyNnyMyfzWQeX7Iq8Py1OUNHlfX5KXF0Teo1eLDzwMllawLPXxvVvTdZZtGoPwPOXT2xZPWL/cdL93i3cnS6uXkXANCo1LgbD2lU6tRBQw4tXPZ0z+EPx8+72NUDAJs65vd37A86f33VhKkAYF7L5NDCZQDAZbFPLFkdcO7q2knTyeHNpbc1FOj9s3pj0Pnr++cvIfvkF4wcQ8ZDK+MLgtIfuTMr1m2c+pfXyQt3tu4h++FLt+f3O1kaW7XEybI2rfNo10GvUxc7N21R6ZNVuj0B4LWvd2fXMutECNVcVXnvq7GRfulBwkEhES1cnfMLChUKBbkmPTN70eodMxatn7VkU1xC8oNnr89evn3l5kNyPO3UBWsAYNaSTWJJ0RfMW/edjIyJv3H/2aN/3xYvfODEBXVWfOfRi+t3n5YVWONG9cMiYgAgN79g+ca9M//eMGvJxtj4pI++gUfPXiXLZGXnLl2/Wx0AAFy7+2T6wnXTFqw9cf46uebhszcz/94wfeG6I2euFK+fzWK1aOpUfuPExifVt/s8tSmXw1YoFCqVytMn8Pin+t9/9Dt14WbpOItHVXy5rHjik1LMTYvSEnMzk4SklPJjq/7EEllsYqZvcPxz99Abj7yPXXr1zquoS/ntx8hjl17deOT93D3UNzg+NjFTLJFpN9pqi2tmKEzJUkqLHhXzoOfi3LAE7YaE0LfIyc93m/InAPw9elyP2VPvvH05rs9AAFgwckxgdKTz6MGGuoKuzVutOXH43rvXa04cfuTxrnQlenydfgv+uv3mxfElq+bv3T5r5+a5w0aXs9PitTnZ2IXFxQJAZl7ulC1rfcND+y+cpS45d/jo5Mz0JmOGJqWnLRw1FgB6tGrrbFfPefTgd/4+4/oMIOu59+71hlPHjty8evTWtYzcnEtPH83fu73ETh95vDt2+/qx29fXnDhMriEIYtechYeuX24z8Y/mDo592nYAgN1zFq0+fqjT9AkT+/3PQEe3/8JZaVlZ/RfO8o0Im7plbXJGRmpW1siVi98FlBwP9fvS+QDQfNyI1Owsco2JgeHK8VNGrvx7+Iq/V4ybbGZkbCjQWzl+SvfZU5cd3rdo1Ni07Cyy/kF/z33u5blw3860rKyQ2JiRqxanfaqkfInpae2njuvQpJmNWR1r0zpDuvzmNnns6fu3F40aqy5Do1LXTp7x94FdI1cutjato3FbU0OjucNH950/c86uLRum/AUAgzt143E4bSb+4R+p+akbpY8OAOzqWOy+dH78+pWzhowEgPp1rYZ27d573owD1y9VvBPPwcpmyLKF5x/dG993IADMGjLi3ttXLSeM6ty0eZN6DT43eOduPA6n7aQxcSnJZW07b/hov8jwxmOG6HJ5fdt1sLeoO6xrz97zZhy8cZnLYmvce+mPHAAIeHy3KWNzCwp6tXErqz2/qNInq0Srlj5Z80f88a/Xh47Txknlmv92V+RkaWzP8IRYByvrih8jQqimqMqhg6lpGY2dHIqvyc0v4HI5FIJoWM/GLyiscaMGALD78Nk/Rwywt7FMSErdc/TcpuVzKARFKBb379FJvaGri4O3X1CrZi4AEBOXaGNp7h8cDgDdO7VVF/YNCH3x1rN5k0YA4OkdMGnM72UFZqAv8AsOB4D9xy+MHtLX1soiKSVtx8HTG5bOVt8a6uHt37JYChoZE+/lG7R742IKQWzcddQ/KFxPoOP+0W/n+kUUgtiy94RvQKizY0XvbgKArJxcgeA/X0hzOOyCQqHGwiXi3LJyXukyCUmpZcUjEkn0Pu2Lx+UKRV8xkq16kskVW48+9AmKL/2WUqU6efWt+qWLg/n6eQNZzMp01P/0KEy6Eh9z+okkK4OSmti9tmGqWBokxWapkV76fMwrLPgQFMBkMHIK8t8H+JO3Yh68fjm3sEAilYbERhvqCsqvxDM4MCsv942vj5tzk5DY6NiUJDNj4woGYKynn5Fb5swObi5NJ25cLZZKjt+5eWbFOgBwD/DzDA6USKV+keEluoIFPP7kAYP7zJ95cc2m6y+eRiclfnHXRgK96y+eAcCFxw/aN25689W/U7asjUpMUCiV6dlZBgJBZl6uuvyMwcNuv36enpO9eMz4ubu3ffHQWjZs5B7oHx4fBwBv/HxaN3K5/fpF3/kzUzIz/AjCoFSrrp88Y+6ebSN/6zWoY5crzx5/sX4AuPzscV5hQWRivKmRcWhsDJvJtDW3OH3v9oXHn2/DqaVvQABBfu/gHRaicVsBj+8ZHJiUkZ6Ukc7ncPV1dJ3t7G++fJ5TkP/4g/ufvftX5OgiE+PDE+K8QoMpBGGkp0ej0hxtbN/5+8YkJ8UkJ2WWfZZLePrBPSMn+31QgJtLUwDIyc+3t6irVCk7z5wol8vNaxV9s+xoY3v79YucgvxHHu/IZLX0ts0dGk3buk4ilT7xfO9saw8Ab/y8yXhyCzTP6FH6IwcA1188KxCJvMKCzYyMymrPL6r0ySrRqk3rO5Q6WfW2nj+VW1DwyterWQPH0ruu4Mkq3Z6ZubnGegYVP0aEUE1RXvoqkUpnLFqvfpmVkzuwd5eyCsfEJbp7+o0Z9p+/Ex4f/V1dGgJA8yZOr997kelrdk6evY0lANQxrWVprnn+iVbNXG4/fN6qmUtCUqpFnZJ36ZAaOdgdPHkRAFQqVUZWTu1aJUdDqREEoVKqACAjM9vWygIATE2MFQoljUbl87i5efm6OvwPXgGTxw5Rb/L+o1/PLm7kcKx+PTqlpmf6B4f17la0plO75gEh4V+VvpIBlKBUKjUWLhGnxjIv33mWFY9S9XkTCkEoNe26ZuFzWduXDNlw4N7j10HlFOvW1mHRlJ50GvWHBVazKCUyyi/fODkB3lk+HqmvHgMAFWB5I9tpH8r7UKHqT6lSyeRyAFCqlFQqBQCUSuXWGXOtTc1MDAwDoyMqVolSWlSJikJUdFwSg05XlfFrHAAMdHWz8nMBICsvl8yi8woLl44Z39rJhc/h+kb8516bnIL8QX/PycjJHr16aWJ62hd3baCjm51flMNk5uUaCvQAQMDTubBmsw6XV9vQiACiePnDN64KJWKZXP7a17sih6avq5v9KfvNzM0xFAjEUkmrRs775y1hMRkEQZQoP3nz2rTsrKjEhK+6NRfIs0ahpGVnzdi2cdO0WckZ6Qv27YxPLRo0pMvlFYg0f8+r3lZfR7eza4vA89cAgEGjC3h8HS4vX1j4VUcXmRj/qU4VAFCpFB0uN7/sXZdPpVRSKBQA2HTm+LI/J708cGLvlX+O3/48ZaMOl5cv1Fy5elt9HZ2r67erQEWhUB66v9Xhcss/KND0kVNTKlUMGrX89vyiSp8sdatqOlncvCo4WRras1AsYpYxERpCqEYrL31lMhh7Ni5Wv7z/5FXpGSmu3n78/M0HANDV4S+bO4nJYBR/1/2j7+QxQwCgYX2bQ6cuAUBhoZDL/TzoZcrYoRp3bWNpHhOXCADvvfxaNXPWWIZCodQ2MUpJzcgrKKhXbFxuaSoACpXIyy8Mi4xRJ+TZuXkSqbRFk0YeXgFd2rfMzs0zMtBTb5KZldPUuSG53MDeuoG99c5DZ56//sBk3gQAuVzepsXXPbeAoBCgKplGEpoukjTGWbpYWkZWWfFQCIo6MVaBiryeq+noNOqy6X1MjHTPXNcw/A8ARg1oNWGIW6lrKvRZYWIGx0SfQqMq5QoA6Hpj9ft5B/MikrQd148Tdnhb5kfNnx/0M1kxfopXSNDkTWs2T59d6UoUSgWZRZSjQCi0ql3mwzmy8/P1+Drp2dk6XC7ZSTuye8/ahka95k7v3ab9by1blyhPjrmtSO4KANn5eXr8oimFdbm8zNwcgiAOLVo2du0y3/CwVwdPliif86m/rqL15+Wrb2HV4fL8I8PrWVhOHzS0z/yZTDr9wc4DGoPPKtbfW5xC8YXG5HE4vhFhnadPWDBy7PaZ8wYvKRpzlFtYwGNzyg81r7Dw3rtXM7ZtVK/JLywsa3htWUensVp+ubuWK5TUL31CBHydJQf3HLp+5dK6LSEx0UkZ6Z8qL+BzvnBc+ULhH6uXRiUV3eIxuFM3TrkHBZo+ciVUpD1/9MkSCrksdjpkl7VJxU6WhvbU/dK3GAihGupbE5tBfboe2rbi0LYVm1fMsbY0L/6WUqXyDQhdun73pLmrpsxfExOXmJaRVfF+QLPatZJT0739gsn+W41aubq4f/T18Apo5ao5xSVlZmYbG+grlUrnhvX2bFxM/jt7YCOTwWjZzPmDt39YZGx92/8kwKUyTVAqlYv+Gkdue2Dr8pGD+1T4UAAA9AW6OXkFxdfk5uVzOazSJTXGqbFYWfGwWEz1sOS8/EIOW8NeaiKCgIlD3Qb3dC391uCerhOHYu76BaLU7JzguHrje1CZdLOuTRk6nILYCl3I/hyK565UNodjZqEyt7kWn6rdqND3UEtPPyM3x9TQqJGNHY1KAwCxVGKsp//FZKO4+NSUxvb1dXm80hMpqWuLTk401tfXuDkAvPHzGd2jD41K+71zN3JeVmM9/ez8fC6L3bqRM51KJasyEuiRQX6VlKzM7Pz8vu06sBjMfm4dX/t502k0AY+fnZffpF4DA10BObuPWCo10Tcs3Vn6RR5B/q0aOVub1jE1NGrj5OIe4G+sr18oFimUio5Nm9OLWlXK43D5HO4Xa4tLTWnewLGWvkHHJs00FmhWv+H5VRsZdLp3WAiP/TlJS85IVygVnZo2N9LTcynjcUS+4aGtHJ3NjIx5bPYfPfsSBOETHkpOPuRopflpSaWPrnQZn7DQlo7OZkbGTes1KD1YGgAS0lKsTM1q6RsM6ljmwLT985f0adshJSuYR0U8AAAgAElEQVQjPi2VWyy18wkL7dWmHY/DKWduIa/Q4IEdOlMplFaOTk3rNfAJD2nu4Mhlsc1rmZTV5qU/ciVUpD1/9MkKC+nYtDkANLSy0bhJBU9W6fY00TeMSfmFvp9F6NfxHfvlgkMjO7RtRia3h7atmDpu6LsPvjwuRyj83IV75+HzsjZv5er8+r23Qqlks8rMvlq6Onn6BAaGRDg3LG8cr09gqJ1NXV0dXkapmaUM9fWycvLef/Rr+d8+XgN93aycom+RE5JSfQNCjQ31E1Mqf61f19w0NCJa/VIsltBoNCqVymYxJRIJuZLsMtUYJ5vFUs9lRQ4GLiceczOT6Lii+6biEpLqmP5UE8dn52oYm5STV/nRUL8Uj4VHjJrV7/N6V4NJvd3nHPh1boWNOn9EnbuadOzRfOdp5+Xb5d0Gbg2O9s7O025sqMrtv3Zp6diJZ1duCIqOJHvh7r19Nan//8ir5Ap6+P4tALw5dEpfp+Q8uuravMNCGlrZlpUcbj57wryWie+ZS0629htOHwOAS08fNWvg8Hz/MaFETKVSAeCNn4+1WZ0FI8eU2LaVo9P9HfvLCU+lUs3cvnH6/4Z6HD8XHh9748UzqUy27+qFh7sOzPx9uG94CBn29RfPTixbrcstOSv+7KGjVoybXE79ielpa04cvrBm041NO7eeOxWXmuwe4JecmfHuyFk7c4ucgnwem52SmeEbHnJu1YbSm8fdeFg8xTp++0bfdh1ub9mdU8ZNm8+9Pd0D/TyOnV86ZsLq44fU65Uq1eIDu7dMn3NxzebsfM0/qlFJCfuuXry5eZf70bN1jGupVKpLTx9RKdQ3h051aa45OSx9dKXLRCTEnXt49+HOAzN+H0524pVotOTMjCv/Pvl337EOjV3lnyanLGHpob1TB/3ueeJCbHLSM8/36vVX/n1cIBS+P3q2sX19jRsCwKYzx5s5NAw8f33F+CkiiSQ8Pu7ys8dP9x5ZO2l6WU1R+iNXgsb21O7J2nT2xO+duz3ff8xYT/M3QRU5WRrb08nWziMwQGOdCKEajVCV7mf8ZNLcVYe2rVC/JAcPD+rd9dLNhwZ6up3dWj5/8yE5NX3YwJ4aNz929mojB3tyaiUASM/M3n7g1Ials5Zt2DNmWH8bS/PMrJyt+05uWDbr9Xuv6NjEUb/3AYCpC9bs37wMAMRiyehpfw/q021I/+4AcOP+Mw6L1a1j6+KFAWDBym1sNmvVwmnFd108sA/eAf9cu7d9zQIAWLlp32+d27ZydZbLFS/eeZIPkj1y5srLdx9P7V1HjpYhA4iIjjtz6fbKBVMJgth//ELr5i4CHf72A6e3rprHYNADgsP1BLpmtUtO76EOXqOl63f37OLWurmLSqXac+S8qYnR//p2yy8oXLR6x56Ni4EgVm7aZ2Np/sfQfqXjPHDiQiMH+7YtmoRFxkyZv+bptWMxcYllxaNQKCbOWbV11Tw9gc7S9buHDezZsL7mb6BrokFTD6Rllvy7WMtQ58q+KWVt4u4b0dJZ+y0QHh5uZ1cFT56Muvjca/WZst4d8PEAlfW5u/7p4NXZQbEVqVavoWXnS2V+erXo29tNLiz0WjxFIRICgPXISbXadSXXv/R4337IIABgcjnGtuXdgIB+DrX0DV7sP65+ue2f00duXv3GOo8vWbXv6sWPIVV8B3XP1u2Gde0+atWSqq1Wbc3EacmZGfuvXvwelevr6LofPdNgaH9F2TcGV8LBhcsevHt94+W/VVhnBfmeudztr8nT/ze0yhutnoXl4UXL20/9swrrrCCyPV/6eP1MJ0vdnkwG4+HOA7/NmvK1N2MjrUuPihXnFwDAg1PnfnMrOfilmqiqK7pfUJU0XVXOPFzCR7+gEcVGtBoZ6GXn5Mnk8pkTRmzdf1IkktDptL8mjgSAxo71T1+4lZdfMG3cMHV5Fotpbla7ZalRwSUKOzW05/M0PG31+t0nr929RGJJXXPTZXOLvi6dNXn0tv0nz1+5K5FKf+/3G7myVTOXxKTUEnd62FpZODnYT1+4jkKhNHV2cHGsDwA9u7b7a8lGADDUFyyY8YU/NgtWbZ8/fWzx+2nnTRu7dd+JQ6cvy2QyLoc9Y8JwAODzuO3bNJsweyWbzXRqYF9WnL/3675y8/5zV+5ampuSE19ZWpiVFQ+VSp0xYfi8FVtUKnBr7foz5a5pmXlk7mplbjh3XDcA2HbsUXR8RmpGXlpmnrFByU4ShAAg/d2/ZO6q28BJnbuiX1BqVmb9of2qts6dF8/NGDxswoZVVVtt95ZtTt69VbV1qlEIokXDRn+sXvqd6v+tZetT925XVTo0rGuPN34+YqmkeYOG286fqpI6K2jqoCGn7992tq0nlysycrKrsNEEPP7Ajp3P3L/Tq41bYHRkldRZQSXa8+c4WaXbc2iX7v88uo+5K0I/pfJ6X2uEnQfPDBvUs5ZRtZsbfcai9TvWLqRpmuhVpVJt2n2srrlpWR3XqCyPXwdtOfJw7P/a/N7TlZySSqFQXrrneeLKmwUTf+vSxkHjVtj7WpFqf+LeV7+18wrjYwCg7qDRpt36qtdj7yuqEjMGD7vw5EF6dplzz1QCj8MpKGNm2upfP4NOV32aDvrb/d6527RBQ3V5vKO3ru29cqFK6qwIgiBW/DmpT9sOEpl08cHdz708q7DRDHR0N0+f3aJho6ikxOlbN2gcEPudlGjPn+NklW7P5X9OWn/qaFmDulF1hr2vP7fq3vv6AxQWCpNS0qph7pqSliHQ5WvMXQGAIIgFM8ddu12hJ+Oh4nhc5rkd4430+eo1VCplWJ/mXdo0iPiVZiFCX4XMXQHAqGU1/UOIarQ9l/+p8jq/a+76veuXymRVWNulp48uPX1UhRVWkEqlWnns4MpjB9VrqrDRMvNyx61fWVW1fZUS7flznKzS7Vn8plyE0E+mBqevXr5BOw6dmTNltLYD0UBPoDN36phyClAI4n99u/2ocH4erRprnpnQSJ9fPKdFSCO6jq62Q0AIIYQQQpVXg9PXJs4OZ/ZrmPCwOmAyGBqfdoMQQgghhBBCqHJqcPqK0K/JekgH6yEdKli48+Xl3zOWn4SkUBjvG6jtKBBCCCGE0Bd8x+e+IoQQQgghhBBCVQXTV4TQT46uIyAXxGkp2o0EIYQQQgh9C1p4eLi2Y0Do+4qPizXgaP8BUTExMdoOoUb69nbLYHDzchMAgPbmpcCxsXp9bT39sEf/fmPl1VlMTIylpaW2o6iRsOkqDZuu0rDpKg2brtKqedNV2yQFr+gqrUqajoaPLUI/vUwhYWen/ee+AgD+uFXON7Ybw6VxUkYiAJhQlea/2CnAj1ylYdNVGjZdpWHTVRo2XaVh01UOtlulfXvT4eBhhNBPjmNWl1wojI/WbiQIIYQQQuhbYPqKEPrJcesWPS44N9hfu5EghBBCCKFvgekrQugnxzGzYBoYA4BSJs0NwQwWIYQQQr86ZV6htkOoJExfEUI/Pz2npuRCTpCPdiNBCCGEENI6eUistkOoJExfUU0lEktFYqm2o0A1g049R3IhNxDTV4QQQgj90pTp2bKQGG1HUUm08t8+fv76v689uBy2WW3jWZNG8Xnc2ITkC9fuLZw5roI7mLpgzf7NyzS+5RMQcvTMVblCwWGzZk4YYWlh9nWxf8msJZu2rZ5HpVKrttqwFEjJBYWyamqjUsBEF+xNqqa2X8r9FwEEQQzo1vjLRdEvT9fOgaDSVAp5YUJsQXQ4zwonDEQIIYTQL0oWHFNz09fyel/vP32dnZ17et/6g1uXu7Vy3XvsnyrccXZO3sGTl9Yt/evg1uXzpo3ZuPuYTCavwvor7tG/b2/cf1bBwmEpkJhdZbkrACiUkJgNYSlVVuGv49pDr6sPPmo7ClQz0Hh8QYNG5HJ2gJd2g0EIIYQQ0iJ5aBxI5fK4GpmBlJe+3n30YvLYIQRBAED71q5RMfEqlaqqdhwUFtnS1VmXzwMAUxPjRg3sQsJrwDMtUnJrUrU/sQ9+MbGJmbGJmZ7+MdqOBdUMug7O5AKOH0YIIYTQr0wWGgtkElsDlTd4WKVScTls9cthA3tKJJ9vNRSKxNv2n0xNzwSAaeOGNbCzBgC/oLDDpy8TQBjoCxbNHMdiMdXll23Y069HJ1eXhuRLXT4vKTn1c+WDejLodL+gsHcffNIzsxOSUmsZGayYP4VCoSQmp+08dFoqlREEZd60MXVMa526cJPDYb9575WTl9++levY4QMAIDY+acfBM0qlksfjLJ41gcflAICnT+C5K3fzCwpnTBjRxKkBALzx8D535Q6FoNjbWE4bN/Txi3fnr9xVKpU5OXljhvV/+e7jhev3AMCxvt3UP4eWbpOv7XcN8vd0aORafM3Lp7ebt+7MYnO+pVqk7ne9+uCjayNLrcaCagaBgwu5kB8dnh8dzsfxwwghhBD69cjD44sWQmKha3PtBlMJZaavhUJR8eQTADq1a1H85dEzV1s3c+ns1jIzK+fvNTv3bVkKAAdOXNy8Yg6fx3347M2lmw9HD+lLFv7n2j1bKwt17goADevbnrp48+DJS8MH9dLhc/UFuuT6R/++3b1hsVlt4/3HL3h4BbR0ddp79PzsyaNNTYzjE1NOnL++bN5kAIiJS9yxdqFKpVq0ZmdYZIy9jeXBk5cWz55gbKj/9KX7+St3J/4xGAD8g8N3b/g7OydvxaZ9TZwaZGXnnr18Z8eaBSwW88T567cePB/QqzOFoAjF4v49OimVyn+u3t2zcQmNRt2676SHd0Dzxo7f2L5BASXTV7fOfb6xzl+QWCJLzcjLyRNm5wpz8oSZOQXvvCLJt95+jDx26ZWBgCfQ4ejpcgQ6nFqGOiwmXbsBo2qIXbuObj3H3NAAAMgN9Mb0FSGEEEK/ILLrFQDksckqiZRgMrQbz9cqM3394jjhoLDImRNHAICBvqCpi0NQaCSDTnesb8vncQGgU7sWpy7eJEv6BYX5BYatX/pX8c0JgtiwdPblWw8nzV3VuFH9iaMHC3T5ANCuZVOz2sYA4OJYPyY+saWr0+wpo40N9QHA3MwkPTOb3Lxj2+YEQRAE0aurm5dfsL2NpUKhIAAAwK2Vq9WnWaAG9/sNAPQEOuTLNx7evbu1J9PyYQN7Ll63a0CvzsUPWX3Mfw4foFAoyjr2i2f2GBmb5uZkGRiZKBTywvw8sUQ0cMhECoXy4uktkbBAJCxs1rpzYlxkSmLs25cPWrt1v3B6N58vsLJ1iAwL+K33ULlc9ujuRSaLLRGLevQdwWSxy9oXAgCZXLH16EOfoPjSbylVqpNX36pfujiYr583ENNXpJGugzOZvuYEeNfp/bu2w0EIIYQQ+tFkwTGfl0PjGE622oulMsq895W85bUsCoWCyficIZiaGKelZ2Vm5RjoC8g1dDpt/MhBAFBQIFy5ef/Iwb1LV0ijUYcN7Hlm/4YG9tZzl28hp27icosSOQaDTo5VZjGZe46cW7Fp38pN+2TyktM7GeoLsrJzAWDy2CFLN+y5fOuRSqWytjQn3+V9GvxMZqZp6ZmmJkbkGhaLKZf/J0GlUqmD+/024+/1r9976evpGhnql3X42Vnp7bv0HzBkQkxUSL0GLr0H/mFhaRcXExYXE66nb9S9z/B+g//0fPesRZuuJmZ1W7t1B4C83OzufYere2Lfv3nStkOvHn1HNG/dxcvzVTlNjQCAz2VtXzKka1uH8ot1a+uwfckQPpf1Y6JCNY6g4X/GD2s3GIQQQgihH0yZU6BMzVK/lIfVvNtfy0xfuRy2SCwuvubZq/disYRcVqmgeO8smZiqQEOHbVpG1oSRg46fv15ifXpGllQqAwAajdrntw5NnR08fQI0RrJ5z7GO7VqsWjht5cJpNE1PwSHzYuu6dfZtWkqnUacuWJOYnKaxKuWXupQ7t2uxcfls34DQ+Su3kuFpZGhsSj6Ph8fXNTG1AAA+XyAszE9Oig0L8b1/69zDOxco/w3V0Lg2lfq5rzsnO8PQuDYA1Dar26xlx/KjQgBAp1GXTe8zakCrsgqMGtBq6fQ+dFoVPycJ/Uy45lZ8a3tyOQfnH0YIIYTQL0Ye/p98Vf5pIHENUt7MwxSCUigUqV9euvmQ+WlsNI1GLd4RmpyWYWykb6AnyM4pmkJXqVTef/IKAKwt6/To0s6qrtnj5++KV3797lNv/2D1SwN9gbjYvFBqKpUqN6/Asb4tFA3uLZl/Zmbn6gl0VSpVRHQcjUbt37PzvGljT1+6pfGITIwNU1IzyGWpVEan/2fsdH5BYUpahi6fN23csCZODs9evy+ncTSFCiqVqmXbbj36jujRd0TfQWMrshVBEDQajnStEIKAiUPdBvd0Lf3W4J6uE4e6lTtiACGAYh2wWT4ftBsJQgghhNAPJvvvbMPK7HxFsc7YGqG89LVXV7cjp6+Qy289fOqamxYfAFzfzurf1x4AkJtf4OMf4lDPxs66bkBwRGGhEADef/RLSctQFx43YuClmw/It0id3Fr8c+0euSYvv/D5mw+NHDTMpEIQhFAkJjtCr997qp762MPLHwBUKtX9p6+aOjkQBLF5z/GCQiEAyGRyOk3zPb2tm7ncffySzJOv3nncrmUTAOBwWPn5hWQY2w+cJntoy6mkHCa1zaPCA8llsUgIACql5jmFdfUMMjNSASA9LcnT/d+v3dGvLDtXWHplTp6GlQiVZuDamvw9JkyIwQfAIoQQQuiXUrq7tcZ1wJaXoXXv3DYxJe2P6Ut4HLapiTE5UZPa+JGDtu8/dfXOYwpBmT5+OJnsTRj9v4VrdlAIipGB3vzpn7sf2SzWyP/1PnT68pwpf5BrbK0s/te327yV2wCASqGMGzHQUF8vKSW9dBjDB/WcPG81l8Pu1c3NQK/o3loalTpvxda8vILWzV3sbOoCwIzxIxav3QUADAZ90V/jNB6Rgb5g6MAec5ZtolKodtZ1p40bCgCNHeufvnArL79g2rhhbVs0nrFwHYVCqWNaa+Tg3hVtxU8sreuHh/jdvnaSAMLG3rGBY1M9feOHd/75rfewEiVbtulKTt0kl8m69sIpZL6CX0hCBVciVBrbpI6Ba+uMD28AINvHQ8+xibYjQgghhBD6ERSxKSqRpMRKeXg8062xVuKpHOKLMwxXQ6cu3GxY37b4Y3h+mJeh3+UZrVQKuNWr+mp/PmmZeYOmHgAAK3PDueO6AcC2Y4+i4zMA4Or+KcYGOhq3cveNaOms/UnVwsPD7ezwYS1frcrbLcv7fejBLQBA4/Ebr9pN4/GrsPJqBT9ylYZNV2nYdJWGTVdp2HSVhk1XOTW33cSPPcQP3QGA7mzHcLItPHMfAIAgBFtm/JgAqqTpyhs8jEoz0a1J1f58fIMT2CzG1JEdT2wa69zA3LmB+YlNY6eO7MhmMbADFlWQfuMWXHNLAJAX5Gd6f90t7gghhBBCNRQ5zzDd2Y47qgf5PwCASiWrUeOHMX39OvYmYKYH1KprNioFzPTA3qTKKvy58bjMczvGD+vTnPrpHFCplGF9mp/bMZ7LYWo3NlSDGDRtTS5k+3hoNxKEEEIIoR9AJZLIo5M+Z62f8lgAUITFazW0r/PVsxNVB38M7afFvdubYLapNa0a22hcb6TPN9L/aYeAoipn4No6/u5llUyWHeBVmBDDrWOp7YgQQgghhL4jeXh88dyVRHe24wKIn3iwoK22Avta2PuKEPrlsIxMjFzbkMtZOH4YIYQQQj87WWhsidyVRHe2Y3VprsrJ//EhVQ6mrwihX5GBa9H44UzPtzVxBjuEEEIIoYrjDO5c1lt0Zzt5bMqPDOZbYPqKEPoVCRybcOpYAoAoJTHT8622w0EIIYQQ0hq6c42ZSxnTV4TQL8qgcXNyIfMjpq8IIYQQQjUALTw8XNsxIPR9xcfFGnC0Pzo0JiZG2yHUSN+v3US6xvG5BQAQ//ypxKEZu7bZd9qRtuBHrtKw6SoNm67SsOkqDZuu0rDpKgfbrdKqpOloNfSpuwhVXKaQsLOz1XYUAAD441Y536vd7OwYPm+zA7wAQJCVZOHW4bvsRavwI1dp2HSVhk1Xadh0lYZNV2nYdJWD7VZp3950OHgYIfTr0nP5NH7Y861SJtNuMAghhBBCqHyYviKEfl0GjVvQeHwAEKen4B2wCCGEEELVHKavCKFfF43HN2jcglzG+YcRQgghhKo5Ah94iH567r4RyYsGaDsKVE0x2Vw9ozrkcnpSlEKOQ4gRQgghhKqXAff9yQXsfUUI/dIkokKFXEouM1lc7QaDEEIIIYTKgekrQuhXJxEVkgsMTF8RQgghhKoxTF8RQr86ibgofWWyORQqTbvBIIS+kfPUxXXcums7CoQQQt8FXqghhH515PhhKo1BEBQmiysqzNV2RAihyou8eU6an6ftKBBCCH0XmL4ihBBIRIUcPgMAmGwOpq8IVTf2v48zdGrGM7UgKBTf/evrj5jCM7XwO7gx7ultIAiniQvqdh9UmBzvsW5OQWJs/RFTMvw+xDy42u/Wx6g7F+p2G5js/uzj1iXaPgiEEEJVAAcPI4TQ5/HDDBaXQqFqNxiEUGkMHcHzWSMSXz5suWKP147lnlsX1x85DQDM2nTRs3e8N6Rdhq+HTf+RJbYSpaU8Ht+7lms7Xh1LLQSNEEKoqmH6ihBC5PhhGQBQKFQGi6PtcBBCJWUFekvzstN83udGh+bFhKf7vOcY1waAdD/P9+vmKKSSnIggpkC/xFaxj29IcjIL4qPJwgghhGo6HDyMEEIAAFKJkE3TBQAGiyMW5ms7HISQJiqlinw4s0pFUCgAIBfmO46ba+TSgsbh5YQFaN5IpSRwVAVCCP0UsPcVIYQAAKRiIbnAYGLvK0I1hmWPwWwjk39nDAk6tVvbsSCEEPruMH1FCCEAALGogFyg0Rk0OkO7wSCEKoilbyTNy6GxOUbOzQkajilDCKGfHKavCCEEAKBSKj93wLK42g0GIVRBsY9vGDRs3PXobblYROBzmxFC6GdHqFQqbceA0Pfl7huRvGiAtqNANQBXR58vMAIAUWFebmaytsNBCCGEEEIAAAPu+5ML2PuKEEJFZFIxuUCjM7UbCUIIIYQQKg3TV4QQKiKXSsgFOgPvfUUIIYQQqnYwfUUIoSJKpUKhkAMAAIGzNyGEEEIIVTeYviKE0GcKmZRcoFBwDhiEEEIIoeoF01eEENKE0HYACCGEEELov7B7Af0S3G3vazuEH0RHlzp8jP7BXemV2LaRQCZ9Ghc4yvdFpiebzmTzFVZO/6nHjFN3eZO9/ufiP+yL6r7HaXlsfnqhvIoC/9FamnN6J8o+7It6PeqVX2aYev3MNLGdRAkAZx3twpn4BR9CCCGkNdZGZtmiLGvXpGZGbrrh3Cg/56zkutoOSmsGDNFr2bZmP9gvPDzczs7uGyvBizNUU4nEUpFYqu0oEEIIIYQQQj8Ipq+oprr/IuDBy8CqrXPdDjM2+6f6oejQld9nkOBH7nGQo2C8q8GP3GPV4iq1HQFCNcqeYfM71Guq7Sgq6e3fx/gsjrajQAh9L+OmGjZ0Yms7ClTFqu+VemxC8qbdx75HzWcu3Z40d5WXX/DqrQcSk9MAYOqCNSXKHD59Zcq81VMXrHH39CPXJKWkzV2+ZfrCdSs27SsUigDg6NmrUxesUf8bO2MpWTIvv3D9jsMTZ6+MjIlXV1hQKLxx/9n3OJxf1rWHXlcffPyuuxDoUf9aWEvjW41c2Jv21DEzp6vXDB+jv3hN7e8aTw01qblhW0uexrf29KnjWKsa/V2pLVOayory13g63vyKUGWcGbe6tq5h6fUCDt9z6Wn1v1Ete1ai8k71XeubWAIAAcSsLsOezT3waPaeoc26fWPMlbOg++huDi20smuEUOX0GyxwbqLhSysuj7JpT512nfjqNS3acDftqWNghDdaVjtVfEqmLlizf/Oyqq3z0b9vhWJx/x6dqqS2lLQML7+gA1uXUwjC1spCh69hBPnTl+4ymezA1uViiXTuss1ODe05bNaOg6en/TnU2tL83pOXpy/enDJ26PiRgwAGkZsEh0e9eucFACqVaun63b/3+23x7CbkWzK5/OiZK8Fh0VnZOVV1FOiDX0xsYiYAePrHuDay/E57yctVXL+YXU4Bh0bsxHgZAFAoYO/AkkpU3ymSGu12SG6BpGb0aTqJFOTCWy5NTMH0FaHK2Hj/ZFp+mb85XdeO/pbKO9Z3/RgbEpIS06mBa2sbp8GHFvGYnMOjFvslRgQlRX1LzcVRCEKp+vLv8wsej/LEhVW1U4TQD/DmRYFIWOY1iUMj1qtn+Z+Wq9HX66i4X+4bhfSM7Hq2VhSCAACNuSsAvPP0HTO0PwCwmIzGTg2iYhMc6tmIxVJrS3MA6N653cy/15fY5MkL955d2gHA2w8+VnXN2rZson5LLpc3cXKYMnZo6T5eVGnqfterDz5Wbfras7+uU2N2oL/40pksPQPayHEG65cld+jKt7Zl6gqobA7l6j/ZoUFiAMjMkDs0Yj++lwcAVrbMwgIlnU4AAIUC/QbrOTdlZ6bJzx7Pys6Sr9th5uMpbOjM9vEUZmcpOnThp6bIjh/IkEpUNvbMgUP0uDzKmxcFj+/lWVgyBg3XK8hX1jKhvXtV+Oxh3tJ1picOZSTESv+cYujvLfrg/tWXSsYmtLlLarHYlNNHMuNjf8TdwnV0GXv7mnMZlPXPU8IzJEOd9PxTRI8j8i8Ns3odW+BSmx2WIdn2Ok2m0HB12NGa96ergVwJB9zTPRKEw5z16FTitFeWc232MCe9RQ+TVnaunVYoa2HOzSiUr3iaXCBROpmwp7Qw1GFR74bknvct7+uG8llLlM0Ki9JXLw610vUg9Kvp0qD54p5jU/Iyp5/fnCcq3DL4r0mn1ws4/KW9/8wqzLM2NLv88cnRVzdLb3ht6ubF1/aHpMQs6vFHXFbqBcuMWIEAACAASURBVI9HC7uP7tawZXxWyqJre5NyMvYMm5+cm9GhXpOUvKzp5zePa9uvc/1mbnaNswvzLPRN/BLCMwtyMwtyT729o8fhbxo0IzAp8vS7e6Nb9bI1rnPZ8+nfPcek52c7m9vtfXb5ysenDCptca8/29s3ScpJ//vavrisFACY2XloV4fmL0K9Vtw63MjMdt2AqRK59Nz7Bze9X/zVZWhfZ7e0/KyVt46EpMSMad3bwdTa0rA2n8mZd3lXYFLUBLf+H2ND/OLDz05YDQAUgpInKuy2Y7o+V3dt/8kNTa3fRvqtuHlIqqipU9wh9BNwasweOFQvJ1t+bF+GUKjs0kMnKlzi8bZw7TYzX2+hXT1WfKz0n5NZACAsVNYyoXM4FKFQSWcQFlaM3JyiqwILS8bgkfo8HuXVs/xnj/I7dOXb2DENjGgUAm5czunaQ8fAiHbrao6Xh5BGIwYO1XNwYmVnKs6dyMxIk5fYUbPW3PoOrBMHM8zrMkaOM9iwPFmrzVMjlTl4WKFQzF+59cCJixPnrJw4Z2VKWsb2A6cmzlk58+8N2Tl5ACCVytZuP/TX4g1TF6x56+EDALOWbIqOTZy1ZFNKakaJ2jx9Ag+furx8494/Zy5bvnFvWkbWotU7xs9avmHnEbJA8dSu+PKDZ6/PXr595ebDk//cKB3kglXbbz98Pn3hujEzlpAx+AWFbT9wavrCdbsOnwWANx7eUxesmb5w3e7D5xQKRUR03O4jZ5++dJ+/cisArNy0Lz0jq3S1i2dPrGNaNGRULleolCoAUCiLPsGgUsF/r7qVKlVkdLyNpTkAvPXw6d2tffF32SxWi6ZOZbUzqgixRBabmOkbHP/cPfTGI+9jl16984ok33r7MfLYpVc3Hnk/dw/1DY6PTcwUS2Tfsq/UFNmWNan1HVhGxv/5codKI3ZtSr16Prvf4KJbSVOSZBwuRaBHBQAHRzaZ0wKAU2NOrdq0dUuTgwPFXXoWjUKJCJPs3JDq4soxNaNvWplCADg6sykUGDJK/8al7E2rUho349Q2owMAn089fyJz16a0dh15ugJqZJjYyppBEGBhyYgMl1TiiAwMaYd2Z7x/U9iuo+YRvFWuNp+29FHSw7C8fg10i6+nEPBvVMGEa/ECFrVNXQ1fHglY1HGuhrPuJB7yyBjdRL+s+vkM6uQb8QVSZZu6PAoBs9oYHfTImHQ9rr0Vz1KPUbmY2xbIZ6eJa8mVABDLoISyMH1FqKLoVFr/ffPyRYVdGjQvvt6Aq7v42r7hR5cOb9HdRFfDLfHuUQFNLOoBgIu5/fuogK4OLayNzHrsmvk6wndCuwFkGV02r/+++WTlOx6ffxryYceTf16EeblH+Xeo17S9fRMCiPMeD99E+L6PDnAxtwcAZ3M7z5hgALAyND366ubcS7smtOsPAL2d2xnxBN13zrzl+3J6p9/J+qPTEwfuX9ja1rmuQW0AMOTprrh1+Lbvq04NXJvWbdBv39xTb++uHTCFAAIA7GtZTD6z8br38xEtuquPIiojsfWGca03jLvl8/Ku/2sAmNx+YEhKTNcd03VY3G4NW1Z9iyOEKoxKIzavThYJlY0a/6c3laCA13vhxhXJPD6VfIugQFiwuF5DFgDY1WfFREjUgzB+H6l/93rOtnUprdvz9A1pAMDhUvZtS/PzFo2ZZHj5fPbFM1lde+oAQNMWHB1dyrolyZ7uhT366pbeUUSIuK41gyCgrnUlr+tQeb2vPv4hwwf1mjJ2yNOX7tMWrF02b/KcKX88+vft9XtP/xw+4PKth80bN+rWsbVMJv9ryYbWzV12rls4dcGanesWaqzt6av3B7Ys09fT3brv5NL1uzcun60v0N20+5i3f3DjRg3KiqF7p7YUglLW4GGZTMZiMvduWpKblz976eZmjR0B4LW718FtK4wN9bOyc89evrNjzQIWi3ni/PVbD54P6NV5xoQRbz18Jo/5vZwDJ/tmASAlNSM4LHLCqEEUgjA1MfYJCHFxrH/1zpP2bZoVL+8XGOrU0J5cjk1Iio5N3Hv0PI1Gmz5+uJWFWTk7QhUkkyu2Hn3oExRf+i2lSnXy6lv1SxcH8/XzBrKY9NIlK+iju1AkUqalygT6tKzMz1+ZpyTJlEoIDRbrCqgMJgEANBoR6Cdq4Mh+96qggSPr5uUcR2c2AFjZMv29RTKpKtBPNOyPohwsJEAsEinTUuS+XiKxWBkbI9XTp+noUgkCwkMlAHDrSo5MpqLTibxcRWGBEgDi46S1zegRYZJ6DqywYIlYrCoeT8UFB4gL8hXRkRL7BqxKN8tX+ZAgzBErgtLEjU1LDryJypIoVCrPRKGVHvM5FJR4VyhTzr+fmCmUE5mgW3YC+SK6QCRThqaLjTg0Aw6NIAjfZBEAHP6QKdXUo1sWadRNM4vEfuFJQ8QinU8b5lOJK5XNgRH6Nd0PeCuUiv0TI0vkqGn52dnCfAAISoqyMzb3T4wEAM+lp8l3W6wf6x4V0Me53S3fV7psXmR6wu+uXZ4GfxDLpP+GeK4bMLX8yoOTY5bfPPRXl6HTO/2+++mFV+E+H6KDpnUcTADRyMx226OzBlxBdEaSf2IEhSAMeLo0CtXRzOZJsIdELr3n/0YoLfrC8bbfq3yxMCYjyUTXQCgRx2Qmk4OQW1o3uu37Kl8svB/wdnbX4bUFBgDwKtw7qzDXOy60pbVjiUawNjLrUK/JwP0LAaBJ3fp/X90rlctehfs4mFrf8Xtd1U2OEKoo7w9CiVgVFyMV6JfMepISZEolhASKTOvQw4LFdBoR4Ctybsrx/iB0cGT5+4osrJgAwONTeXxKSKAYAGKjpWZ16AAQEyUtLFBGhErs6rNSkmSZGXI9fRoAWFgy/LxFMpnKy0MoEatK78j7g1AqUdWqTa9rxQwNFP/QtvhZlJe+1jU3JRNLV5eGBnoCF8f6ANDU2eGV+0cA6NG5nQ6fBwB0Oo3NYsnkcjqtvNrcWjXV19Mla+NyWPoCXbK26LjEctLX8qlU0KldcwDQ1eE7NbSPik0AALfWrsaG+gDwxsO7d7f2LBYTAIYN7Ll43a4BvTpXsGaRWDx3+ZawiNg1i2dQqVQAmDDqf2NnLNXhc5kMxtGdq4sXfvLC/X99upLLBYXC+KSUHesWpaSmr956cP+WZepkGFUan8vavmTIhgP3Hr8OKqdYt7YOi6b0pNOqoN9MpYKy7nyUSlTk7MQ0GhHoK+rQlR8VLhGLVXl5Rf3zXB6lR1/dbr10gACR8D/ZlEoFCrkKAFRKoFCAzaGof7WRvxYtLD8nThKxisWiRIRKfuutW9eaERn2Tb/jVCr4wZ9EpQrK+vCLZEoTnoavGKQKVSMT1nw3Ywb1yzeeqgAoFOAxKKJPky19TBR+VYTShOc6uqDz3+HYZ/UZMYzqO6cdQtWWUqWkE5q/OhRKxTxm0Vwpxe999YwJWtxzjLO53YeYYAAQcPjTO/0+ucNAAogS95RqrPxtpN/bSL/WNk5rB0yZcnZjaEqsSCppZ99YLJMk5WQYcAWftlUBAIVC0WFxC6ViAMgXC2/7vipelUqlohL/+cHX4/BzREW3wOUI8/W5n8eSKFUqClHyt8TsLsOPvLpRIBECgIDNO/rHUhWoKATleej3nWIQIVQRKhVQy7iwkIhV+gYUAKDSiNBg8YAhAhqNsG/Aunsjt+//AAC4PAqLTVm12RQAqFRCPdoOAFQqlZy8rvt0lcXmUCQSFQCIRErP94UadxQRJrG0Yda1Yty9nvM9DvanV17CyWYV9dUwGHT+p9tEmUyGRCoDAIEu/9LNh8FhUQRARHQcOcK2vNrYn2qj0/k83ufaMit/r1pxhvp6Wdk5XC6Hyynq8ElLz2zi7EAus1hMuVxR9talomWx9m9elpuXv2zDXlsrCyMDvc17ju/duNja0vzFmw+7D5+dO20MWVKhUMQnJlt+6mVl0Ohjh/Une2sb1rcNi4ipb2dVJQf4i6PTqMum9zEx0j1z/Z3GAqMGtJowxO17Z2gUCrDYFKFQCQAEBaIjJUP/0HdxZQf4CtW7FouUt6/lvH/z5ZtURUIlk1W0Wa3adLLTVY3DoYhEyqxMuVSqbNqC+/5Nyb7KmovHpBZINfw81hUw/ueoN+9eIp1K7OptBgAKJTBp5Z3UAqmSTS+6jrQQMPLEihzxV/ykq0UxKf5sqj+bmkrD3BWhKqbD4mmc4kgoFSdkp/Vv3OFF6EcAKJAItz8+d83r34rUOa5tP//ECI/owLeRfu8i/Zpa1A9NifWICfyjVS9y5HBpeeJCLoMFAEwao56JhV9CRDn154oKBOyiaxUei5NVmFdO4dY2Tia6Bte8npMvCySimf9sJe+tRQhVcxwuRSRSAgBBgEyqio2Wtu/CT0uVi4RK8vpDLFIW5CvWLvl8k2qHrvwyKgORUMlkEgBApxOmdeix0Z/nHFHvKCJU3KINTyFX5WRX5ooFVf5C7eKNBwRBrFo4beXCabZWFlUYU+X9N3epyLSB5dPV4ffo3Pa9p290XGLtWkbk1E3t2zSLik1QKIo+cB7eAU2dG6o34fO5FEpRq5oYG2Zl535jDEiNIGDiULfBPV1LvzW4p+vEod83d61jTmcwCOemnKxMuUxa9NFSKiEsWNyuEz/Q9/NXcXEx0kaNOXQGoW9Ac3Et74mCebkKlQqsbJgMJjHyT30dXQoA6OpR9Q1ohsY087qMlCQZAESESiytGZFhVXODhKExzciYxuVRLCwZLBbF2pZZJdVWUENjFptOaWXOjcrWMImUHpsqliuVKpWrGYfsf00tkNUzZPIYlLZ1Nd+4mymUq1QqB2MWi0ZZ4FZLn0MjAJqacQgCHGux2XRKfSMWn6m5Q55pMyA+tveV+vXn1OHsMGY94dMxd0WoCpnoGJgKjCz0TRxMrSLSNNz9AQDuUf7t7Zt4RAcCgH9iZJcGzVl0hqnAqLtjK43lJTKpIU+XQlDkSsX4dv0NeLq1dPQdTW3is1MB4EN0kLO53YcYzeN0AhIjO9ZzpVNp3R1b/dG6d/nBf4gJ6u3UlsNgtbJpJJFJU3JLTuqhRiEos7oM2/nkH/UcGf6JEb2c2lAIStO6DZzq2Ja/I4SQtljZMpksoqETOynh87QpAb6ijt34gb4i9Zq8XIVCAfb1WVQq4dqSy+GWd6kQFyN1dGZTqYSLK6dDF77GHUWGSSytGRFVdF33C6r8zMMfvAM2LZ9DLqu+OVFks1hiiZTFZACA8ksduRplZuc0a+wokX6+JjYxNkxJzYBGAABSqYxOr+jBzlm2eeOy2QwGHQCoNCoAyOVyJuPzsCU6na5Uqcgr4qcv3clpikl8Hjc3L19Xhw8AGZnZjRrYVeJYUDmyczUMEM3J+7pRo5WgVMKsRbVodOLKuf+MFwjwFdW1YqamyEzrFH1CPr4X1rViLFlTWypV3btR3vcXSiVcPpv1vxF6HC7l1bP8pASZhSVDLFIOHqFX24z+7FEe+bVcRJjE2o6pnv7uG7m24FKpkBAva9aS8+JJfq8Bgp0bU6uk5opoZ8mb1cbYJ1n0NraoK2Zdt6KH5T4IyzvyITOjUH50oMXjiPwCiZJNp7yPL+xur3N4gIV/ikhjhUoV7HqbPqOVEZ9JvRmcE5Ul4TEpM1sb/XU7YWJzg8MemUOdBA/C8l7Hauj5oZu5FeRFZbMSZPjkC4S+gwKJcEWf8Xa1LE68uZ2alyXg8KHYva/HX9/a//yKe1TAbw1bkQ/auev32qmO7b2/doll0l1PLmis82nIh40Dp4elxJ11v2/M17s6ZZNcobjp8+JVuA8AeMQEAoBnrObe1zu+r1zM7R/O3pOQnbb42r7yg38U6O5oanN7xvbMgtylNw6U84W4fS0LayOzjYOmky+7bZ++99ml1f0mvVhwKD4rdeWtw+XvCCGkLc5N2L+P0gsPkfh7i1jsoj6Q4AAxhYBAv89XHSoVXDyTNWCInkCPGhkmKZ7ZlvbxvdDSmrlsfe3/s3fX4VFcaxyAv1nJ7sYdi0OQEIK7lgKFQFugUNzdrUBxd9fiULSFUqy4FApFkgAJCcQNiBDitr5z/5iwWUISYIn2/t7nPvc5e3bmnDNnN3S+PTJJiarjB5M/rIiI0lLVb9+osG+T3vQPX02NjV7FxLk42b8IDn8RHK5Sqw1ISERqtZpbLPpZqjnb+/gGtGraICQ8KjQiWvctQ0Pxm7dJBZ3o9cS/eeN6mVnZz56HjB/eNzAk97FvLRrXW7Rmx1etm4pFBqf/ut5a52E2hWvg4Xbq/NUBvbqp1eq/73lNGtnf2tIiICiMi0sjol4JBHxuoa9CoUx4m6zdppiIPDu0PvTbuSmjB6alZ/gHhowe3OvzOgI+5lnQ60/M1MO8aTFcYveWt1xi5YKcuSKxMcrdW99qj/T3lfr7SokoMEAWGBBPRLGvldzBajV76ljKKZ0oV1vsL5sSuMTl8zlhbWiwfN3S9yaYyWWsbkVEJJdp9B56vX09Z+1WRKh8x4YEIrpyIadqv8fZRFTksevpgJyFHAFvpDMvxxDRxnsJ2nd3eSVmKXLnSE+6kPeDW3orpzf2++T81c+5Gqt7wOKbOZ/IiXfPyPGLk447lzuwkynXDDkVTUSTL7wmovnXC/vPDAB8oUkn1nGJPf+c4RKeW6YQkbmhSaZcOubIKu2RqdkZHz70NSAmvPeun7m0Uq1aemHf0gv7Cin8Qbh/23VjuPS6q0fWXT2iW5pUIY9IjHmbkUJE/jFh/ffO5/K19S48t1v3+BarRnCJ0UdynoenPUXDsuuvHV1/7aj24EP3/+ISj6MDhx5cQkQLzu7KU35OM5Ry3QsHgNKyf2fOvAnuMYdE9Nuvuc8cOXsylZvNS0RZmezsSa+JSJqtmfvutm3RrJw7kIhQ+YbluXdr2pur0GB5aHACEamUOaerVOzvR/I+1kS3Is6X3NqB/uHr4D7frdl2QMDnu9Wo6tmhTUpquqFE3KFt89HTl8ybPtrF0e6zSvvx+86L1+489sdFJ/vK1as66b5V373m4d/Op2dkThjR78MTo17Fnjx3NSMza8SAnnn2jrKyNO/bs8v0BWv4PL6ri+OEEX0/sTF9e3TZtu/YuJ+W8vn87p7tK1e0JaJJI/svWLWdZVmJRPzTu4Wv9719mzaso3tukwZ1AoLCRk1bJDIwmDiivx6RPBQiISk9ISmdiJztrWeM6EREG/Zfi3yV+CYxPSEp3dbKtLQbWPQkhrwmLYy8H2B8EACgMAZ8QZ/GHR+E+5d2QwAACsQw5FxNRAxlpGPhq54KDF/5fP621XO5tEQs3rB0Jpc2NjJcu2g6Ebk42e/esCjPWT27dujZtYP304BNvxzWZrq6OE4ePaBRvZwFoi2a1GvRpB6Xbt2sIZewsjTXVsdxtKs0e/IIIjIyMtyzaTERnTh96b63r/YAzw6tiejH77/p19NTm+nhVt3Drbr2ZaumDVo1fW/QVfeAxbMncImdaxe81ykC/rSxeX8hdq/lunXVnDyZ7d5/gg5neP8ew/v3+DA/Ty2gB7/A1xKxwbBeLX/0bMTn84jo4JphJy/5HPzj32dBrzu0dCvtBha9PoMsWQ0bhK3VAQAK1adxp24erTDsCQBlmZ2DwaCRVkf3FzixFD5K/9HXQjSu7849grVo9fvBs98Pnro5V/++X9DB8J9kbCQ6tmmkjWXuhm98Pq/ft006tKwVFp1QyIlfSDtLpLi9jFLkmc17aHeB+4WUO72OR5Z2EwCghOjO3S0ZRx5eOvLwUknWCADll3ZhVwlX9CpasWR2bEEHw6colvAVoJg0r18133wbSxPdmBYAAAAAAP57ynf4unnF7NJuAgAAAAAAAJQE5sufeQNQxj30C2tWt/SfvBcaGurqigcpfTb0m97QdXpD1+kNXac3dJ3e0HV6Q9fpB/2mtyLpusIevAsAAAAAAABQRiB8BQAAAAAAgHIA4SsAAAAAAACUAwhfAQAAAAAAoBxA+AoAAAAAAADlAMJXAAAAAAAAKAcQvgIAAAAAAEA5gPAVAAAAAAAAygGErwAAAAAAAFAOIHwFAAAAAACAcgDhKwAAAAAAAJQDCF8BAAAAAACgHED4CgAAAAAAAOUAwlcAAAAAAAAoBxC+AgAAAAAAQDmA8BUAAAAAAADKAYSvAAAAAAAAUA4gfAUAAAAAAIByAOErAAAAAAAAlAMIXwEAAAAAAKAcEISGhpZ2GwCK16uX0VaGbGm3gqKiokq7CeUS+k1v6Dq9oev0hq7TG7pOb+g6vaHr9IN+01uRdB3j6tGCZVkiIoZYlmWIIZaIWJYhIoaIJcr5PwAAAAAAAIASduzAdoZhiEjAsizDMMSyLEsMMUTEMixDDEPvolaGiCHKG8MyJdxiAAAAAAAA+H+SE4Py+byc8DVn0JVhmJxBWGK4MJYllmFzXubkF1IgAAAAAAAAwBdj8qYEfAERMQwj4IJVLnRlGIa4ZM5sYua9s/KNVDEKCwAAAAAAAMWGL+C/G30lImIZhmG5CcSUE8USsbnrXjHECgAAAAAAAKVBwH8vfGWIIYaldyte300j5jA5mzgBAAAAAAAAlDCBQEBE7LvwlRtfzZkizOjMGqZ3g7B5x18xHgsAAAAAAADF511YyuPxuIRAZ10r95gc5r2juQfofFgARmMBAAAAAACg+OXuPMywDEss5cwa5t7Vfdwr4lQAAAAAAAAoNXxe7tpXliGG2HfBa+7zXjFDGAAAAAAAAEoZT/e5rznDrNxYa86wq07kivFXAAAAAAAAKCV8Pp9LCHIf6qoz7sroThvGGCwAAAAAAACUEh7zbuumd8Ep895mw7pTiAEAAAAAAABKiTZYFWg3G/5wujBmDQMAAAAAAEDpyn1wDkMsvXs4Tu7Gw7ovyy0XJ4dhg/osWLauyEsePWzgV21bbtq+54fuXXfsPvDyVezR/dsHjpjoWtV5UL8fFi5fX+Q1Fs7E2HjxvBm2NtYyuXz56k3Rr2KIyN6u0oKfp4tForeJSYuWr8/Mytq5eZWpiQl3irGR4SOfp6vWbyOiGq4uM6dOEIkMBo2cpC3Twb5yrRrVr964XcLXAgAAAAAA8J53w6+C3IFY7SNe2XyGXUsslD12YMeA4ROKqDCGWIZY+tazk6Gh5Pc/zhVJoZUrVWzaqMGAYRM0Gk1wSHhaWjoRcbs3h4VHrd+yu+Tj/umTxly4eO323QdOjvY/z5g0bsrPRDR/5rT1m3eFhIb3/M5z7IhB67fsGj9ljvaUEYP7BQaHEku2NtYrFs2dOW9pZNTLnAusWGHapDGWFuapaWlXr98u6YsBAAAAAADQwRBDRAzDCHTyPoha2dw4bOzIwcTS7v2Hi71lzLvtj4sAy5XGMGxOIFsUKlawfhEUzGrUDFF6WhrXaznNZtmM9PSSn3Rdq0bVpSvXM0TR0S9FBgY8hhiGkRiKQ0PDGKJzf10+tGdLnstv3qzhr8d+Z4gdNujHvYeORkVFa5ttaCjec+BwRmbWrGnji+6zAAAAAAAA0Me7UJUVfMpRY0cOnjJ+JBExDLPrkyNYPp+/c9Oq0PCIxg3rEdHUWYtGDe1f262GVCafMXtRUkqqSCRcOn92BVtroVC49+DR23cfHPhlo2s15wO7Ns1fujY2Ll63tOZNGjZr0tDRwc7BvsrLVzFrNmxb8PN0WxvrkPCIuYtW0fvDtto0wzDff9t5xJD+fB7Pyspy555DeRq5a8vqm7f//a5rJxNj48079ty++6BBvTrdOndwreYSGBy6ct3Wdm1ajBo6QKPRvAgKXbtpRzUXp7kzJ1tamNdwrTpm8qyNqxev3bgjPuEt113OTg4jBvebv3TN3u3rjp08M3RgHzNTk1Xrt3n5PCWioQP7fN/tm/SMzBu3/qlUscLaTTty+4rHmz55rFtNV5HI4MDh3278fXfimGGxcW/+PH9JIBD8fnjXsDFTeDz+4nk/mZubsRrNstWbI6KitacPHD5R+2EJhQKGxyMiAZ/PZTIMwzCM7s8Tjg52r2Pi1BoNMUw9D/cNW3bpvhseGU1EFW1t8pwFAAAAAABQ8pjcycMfM3bk4KkTRqnVGiKaOnEUEX16BNu4Ub19vx5fv2WX5zdfHzuwY/b8ZUtXb/rWs1O/H3ts331wUL/e9x54Xbh0zcBAcHDXltt3HwwfN/3YgR3Dx03Pt7Qundr3HzYuMSll8byfNq9bNmHqnMTklOULZzduWM/7sW9BbTj311WNhi1o8rBQaCCVSgeNnGRhbrr/l033H3kTUft2rfoNGRv35q21lcXoYQNGjJ8ulconjBn2Y89vT5w6u2r9tq/atNywdVchF87j8et7uA8dPcXKwnzDmiVePk8d7Kq0btG014BRarV63qwpSqVK9/ju33WJiY1bt3mnSCTcu33DAy+fg0d/O/DLpvOXrv3wveelKzfTM7JWLP75l72/BoeG21WptGD2tDGTZ2lPV2s0XKJViyZRL19pNBoieh0T17hBXe8nfv379Lx2845udd26dLx09SYRCYUClmXHjhrSrHGDuPg3S1dtzMzKLuS6AAAAAAAASpg2fOUVfpw2dp05b+ms+cvUas3UiaPGjhj8idVERr7kAssHj3ySkpO9n/gR0UOvx9WqOhPR2b+uXL52i4gUCpVUKhUKhbot+7DFN/6+m5iUQkQPvB57P/FLTE4hoofej12rOuc5kXk36vjuZYG7KPN4zOXrfxNRSmr646fPXKtVZRjm+q1/4t68JaL2bVqdPndRKpUT0YHDJzq0b5NPC3Xqyu1WHnPwyO9ElJSSymU2bVz/r8vX1Go1EV28ciNPM75u1/qPs38RkVyu9Hn6rJqLc1aW9K/LN/r17t79285Hfz9NRBVsbYJDw4nodUycQJj3d4eG9T3O/HZgzbL5u/bm/LiwZcfe7ZtWXTv/W++e3/5++r3QvUmj+o+fPiMiE2PjWjVcn78I0Gr6GAAAIABJREFUHjRy0pUbt+fMnJznugAAAAAAAMoCX1/fwkZfdWNXbrCOiNYuX/DpY7BZUimXkCsU3BZHRCSXy8ViERGlJKcOHtDbw92NZdma1V15vI/ES9nZOQODCrlcW5pMJre1sf5oSz5FwttEGyurjMzMzKwsLqdiRduH3k+4tFQqEwg+PlitlZGZySW48NXK0jIgMLiggyvY2uzbuZFLGxsZPvJ+QkS//XHu4ukjuw8clssVZmambjWrH963jTvGysJcLBLJ5HJtCY+fPuvRd3iN6lVXLZs3ZNRkIlq6YOagkZNCQsO/6dBuzk+Tl6zcwB3pVrN6SGg4N0IrFAofej+5ffc+Ed26fW/4oL6ffoEAAAAAAAAlqcB4LN/YlRs2/KwIthBDBv6o0bDTZi8ion07SvphM/li2fd2KmI+FlF/hkKXkUql0sE6D63hiAwMWGItzM2JiM/j+Tzxm/zT/MIrCQ4Jj42Ld7S3MzAQvo6NDwkNJ6KrN24P7t+bz+dzY7+enb/mBr2JKCMzU6FQaE9PTUszNJRkZ0v1uUAAAAAAAIDiVODkYbFYpNGwurEr5+KVG7PmL9NoWJFY9NHSP5zQq5tu1aLp8ZN/5rSDz//wsM8qTSqVSsRiLoeft7QCY0fdcmxtrBOTk3Uz4+IS7CpX4tIikYFKpcpzVkGJD5uXmJRsbWmZb71EJJfLTU2M87RtxND+6zf/0qZlM1NTk5TUtAq2NvleAo/HO7J/u/alWqVWqdUCgUA3LlUqldyjfhmGaVjP46lfAJefnS01NzPVHmZqYqIbuxbyWQAAAAAAAJQM5p0Cw9fN2/d27zssT+zKuXjlRve+w7bs2PuFjUhLS3dydCCiunXc6tZx007N1QafnyUoNLx5s0ZEVLtW9Vo1XHXfyszKMjc1LeA8at2iKRGZmhg3rF83JDRC962///n3h+5duah4YN8fbvx9V4+GcR56Pe7WpQOfxyOiDl+14TLFIhEXtV7/++6YkTkrij2/+VooFFpbWTZuUPf6rX9+PXZqzPCBLMvGxsW3bdWciAQCgec3X2tL1mg0Uqm0ft06RGRhbuboaB8X/yYiKrqeh7uFuRkRVXetqlKplUolEdWv6+7n/1x3kNn/eVDH9m2IqL6He/ybt3pfIAAAAAAAQLEqbDEnN/X0c9/6dL/sO7x84WyVSuXn/+L02UtWlhZZWdl/Xb5+6uje2QuWh4ZFfLwIHYeO/L5xzZLRwwaER0S/CHpvlam3j+/4UUPMzEzXbNz+4YlVXRyHDPjRzNRk2y/7uBhP621i0v7DJw7s2qRSqwODQvM9/RO9jom7fffBqWP7MjIyHj99JpFIiOjbrp0c7Kps2Lrr1J8Xfpoy7tiBHUKh0Pvx08vXbo0fPXT/r8eJ6ObtuyOG9KtYwXbZ6k2L5/00ctgAscjg12MndQufv2TNkvkzzUxN5HLFyrVbNBqNXK5YtX7blvXLGYbJzs5euHwdd2S3Lh3P/XVF99ydew+tXjpv5NABKalp8xav0vsCAQAAAAAAihVTvW7L0m5DPlo2azx21BDty8Cg0JXrtnx5sSOH9G/bpoX25Zlzl77r2mnE+BncotAS06xJw4b1PXbsPliSlQIAAAAAAJRH3v9coo/uPFyK/n3o/e9D7yIvdt+vx/f9elw357uunYq8lnzxebzu33Y5fe4iEbVv2/Lu/UclUy8AAAAAAMB/QxkNX/971BqNqanJ74d3q9Vq32fP7/6L8BUAAAAAAOAzlNHJwwAAAAAAAACkM3m4wJ2HAQAAAAAAAMoOhK8AAAAAAABQDiB8BQAAAAAAgHIA4SsAAAAAAACUAwhfAQAAAAAAoBxA+AoAAAAAAADlAMJXAAAAAAAAKAcQvgIAAAAAAEA5gPAVAAAAAAAAygGErwAAAAAAAFAOCBRyaWm3AQAAAAAAAOAjBJGBj0u7DQDF66FfWNzPPUq7FQAAAAAA8EUweRgAAAAAAADKAUFpNwCgJDysdrm0m1BCTM34/Yda7tryVo9z65grFTdfPh/kdyfJRyIUSUzUzh7vlVPF0HFhg+3+x15574jovM1jYXTG2yxVETW8pDWzN+wWo/TeEXFv0N1nSSGl3RwAAADIy8WmSoo02aVRbGObNmahRhHP6ibHOZZ2o0pNjz4WzVoZlXYrvkhoaKirq6t+56anp3MJjL5CeSWVKaQyRWm3AgAAAAAASgjCVyivLt8JuPLP86Itc8WmKhLJf+qPol1Hk29/MC/JGn9wNx/ZyKokawSAUrSt38x2NRqWdiv0dH/OfhOxYWm3AgCKy4jx1rU9JKXdCihiZfdOPfp13Jqt+4uj5CMnL4yZseTJs8Cl63+JiUsgovGzluU5Zs/hP8b9tHT8rGUPfZ5xObHxCTMWrps4e8WiNTuysqVEtO/o6fGzlmn/N2zSfO7I9IyslZv2jJ62ODzqlbbAzKzss5dvFcfl/N/688qT01eKd+Mxcwv+lNkV8n2rTj3Jmm12VeyF2pz+Qy3nLqtUrO0pp8Y0sW7lZJzvW9u+tXOvgP+uAPynHBmxtJKZ9Yf55oYmPvMPa/83qJmnHoW3r9moZkUnImKImdqh360Zv1ybtq1v405f2Gb9zOo8uJNb01KpGgD0831v87oN8vnRysiYt2abXev2Jtqcpi2N1myzs7LBQssyp4g/kvGzlu1cu6Boy7z29/1smax7l/ZFUlp8QuKTZy9+Wb+QxzDVnB1MTfKZQX7zn4dKpfKX9QtlcsWMBWs9alc3lIg37To8YXhfFyf7Szf+Ofz7uXHD+o4c+APRD9wpgaERdx88ISKWZeev3Prj99/MndaAe0upUu078kdgSGRySmpRXQV4P4uKjk0iIh//qEZ1nIqplvQ09ZnfUwo5wK2OJOaVkoh4PKruJlbI2WJqSbl2ISgtU64p7VYAQAlZfflQQkaB/3I2Wj74Swr/qmajx9FBQfFR7Ws1alHVo/fun41FhnsGzX0WE/YiNuJLStbFYxgN+/F/z3/zupYuyyqqSgGgBPx7J1OaXeA9iVsd8d1bGe/S+Hm9jPq/+0XhbWJKjWrOPIYhonxjVyJ64OM3tG93IhKLDOp71IqIfu1Wo6pMpnBxsieizl+3njxnZZ5Tbtx56NmhNRHd9/Z1dqzSqlkD7VsqlaqBh9u4YX0/HOMFvWnHXU9feVy04atndzOP+pLn/rKTR5ItrAQDR1itXBDXrqOJSzWRmTlfYsg7fSIl+IWMiJISVW51JNcvpRORczVRVqZGKGSIiMej73tb1G0oSUpQHT2QnJKsWrGpiq9Pdu26El+f7JRkdbsOJm/ilQd+SVTI2arVRT37WBgZ8/69k3n9UrqDk8EP/S0yMzQVKgoe3M26dTV9/orKB3cnvo5WDB9n7f9U6v3ws2+VbCsKZsyrIJbwDu9NehVdEquF7cwMtn9nb2TAW3k7PjRR3tfDwj9eej0s42Q/53vRmfUqSUIS5RvuJSjV+dwdfuViPLyRlUpDvzx86/U6u19dCyGfOfwkuW4lST8Pi5+vxi7+ulJClrKpvVFilmrRzbhMucajomRcU2tTMf9iUNpxv8J+bgCA4tChVpO5nsPi05MmHl+bLs1a13vKmMMrzQ1N5ncbnpyV7mJd5dTjG/vunvvwxD/Hr537586g+Kifuwx5mfzmN69rszsP7lS72avk+J//3B6bmrit38y4tMR2NRrEpydPPL52RKvvv67ZuI1r/ZSsdAfLis9ehyZlpiVlpv16/y8LQ5M1P0x6Hht++MGlwc27VrO1O+Vzc47n0LcZKXXtXbffOvXH45sGfMHcrsPbVm8Qm/p2zp87XibHE9Hkr/t2dGtyJ/jJovN76lSptqLHeLlKcezRlXNP70zp0Pe7um0SMpIXn98bFB81tEU3t8ouTtaVTESGP53a8jw2YlSb7o+jg569Cj06aikR8RheujSr06aJlkZmy7uPrV3Z5X74s0XndivU5XWLO4D/AI/6kp59LVJTVPt3JGZnazp0MY0IlXvdz1q+oYrf02zXGuJX0YoTh5KJKDtLU6Gi0NCQl52tERowDs4GaalqrhAHJ4PeAy2NjXl3b2XcupbRrqNJVVeRlY2Ax9DZU6kdu5ha2QjOn0594pUtEDA9+1q4eYhTktTHDiYlJqjyVNS4hVFNN/HBXYn2jgYDR1itWhhXqt1TLhU4eVitVs9cvP6Xg7+Pnr549PTF8QmJG3/5dfT0xZPnrEpJTScihUK5fOPuKXNXjZ+17L6XLxFNnbcmMjpm6rw18W8S85Tm4/t8z6+nFq7ePnzygoWrtyckJv+8dNPIqQtXbd7LHaAb2ummr9y6d/TUhT/OXT104uyHjZy1ZOOFq7cnzl4xdNI8rg3PXoRs/OXXibNXbNlzlIj+9Xo6ftayibNXbN1zTK1Wh0W+3Lr36M1/Hs5cvJ6IFq/Z8TYx+cNi504bbVc5Z8qoSqVmNSwRqTU532BiWXr/rlvDsuGRr6o62RPRfS/fbp3a6r4rEYubNvQoqJ/hU8jkyuiYJL/AV7cfBp+99nT/ybsPnoRzb91/HL7/5N2z157efhjsF/gqOiZJJld+SV1v4pXrlr2p6Sa2sX3vxx2+gNmy5s3p4ynf985ZShofqzQ04plb8InIzV3CxbRE5FHfsEIlwYr5cYHPZR08c2ahhIXIN696U6+RYeUqwjWL4xki97oSHo/6DLI8ezJlzZL4+o0NK1UREpGJCf/4waQtaxJaf2VsZs4PD5E5uxgwDDk4GYSHyvW4Iitrwe6tiY/+zWr9Vf4zeItcJRPB/GuxV0PSv69lppvPY+jviMxRf74yF/NbOubz45G5mD+ikfXUv2J2eyUObmBZUPkmBvyxZ19lKjQtHY15DE1tabPLK3HMmZdtnY2dLAyK/noAoFBCvqD7jp8ypFkdajXRzbcyMpv7547+++b3b9q5olk+S+IfRgQ0cKhBRPXsqz+KCOjo1tTFpkqXLZPvhfmNap3zsG4ziXH3HTO5wjddP34zyHvTjRN3Qp48jPBvV6Nh2+oNGGKOe139N8zvUWRAPfvqRFTX3tUnKpCInK0r77t7bsbJLaNadyeibnVb2xibd948+bzfPxPb/8iVH/k2pufO2S2q1XW0qkRE1sZmi87vueB3t32tRg0da32/Y8av9y8u7zGOIYaIqldwGHtk9Zmntwc07ay9iojEmBarRrRYNeK87z8X/e8R0di2PYPiozpummgqNupUu1nR9zgAfDK+gFm7NE6aralT/73RVIZHTx5lr14UZ2zC595ieBQSKKtRW0xErjXFUWFy7SSMHwdaXjyTumFFfIu2xpbWAiIyNOLt2JDw7Kl06BjrU8dTfj+S3NHTlIgaNjU0NeOtmBfn8zCry3dmH1YUFiRzdDFgGHJ00fO+Dgpb++rrH9SskceejYv7dO88Ydby9q2b7tm4uFuntmcu3SSiU+evNqlfZ8vKOVtWzDn6xwUi2rxitrNjlc0rZleskM+il5t3H00dM+jA1mWmJsbzV26dNXn4vs1LeTzeU//AQtrQuX2rgb2/7fX9N0P7df/wXaVSKRaJtq+Zt2XFz/uOnlYqVUR07+GThTPHTRk9MDkl7eipvzYunbV9zTwTY8PzV25Xc3aYNGrA122arVv8U2GdwjBcIv5NYmBIuFsNFx7DVK5o6xsQRESn/7rRtmVj3eOfPQ/2qF2dS0e/jo2Mjpkyd9WMhesiX8YUUgt8OqVKvX7f1YmLjy/YdHbD/muHTt/XTuvSsOyh0/c37L+2YNPZiYuPr993ValSF15a4R4/zM7MUCe8UZpbvhe+xscqNRoKDpSZmfMNRAwRCQTM82fSWu4SIqrlLg5+nhO+OlcT+T+VKhXs82dSe4ecaCooQJaaok6IV/k9kcpkmugohYWlwNSMzzAUGiyXZmvO/5GqVLJElJ6mzsrUZKSrX71UVKoiDAuRO1UV2VYQymRscpI+P+EHBsgyM9SR4fI8V1R8vF9np8rULxJkNkZ5a4xIlqtZ1icm29lC9OGJ2UrNzMsxSdmqsCS5mZhfUPl3IjOlSk3wW5mNocDKUMAwjF+cNFOh2eOdpMhvRLcgqoTHEsN4ifKLfu8AgMsB97MVMv+Y8DwxakJGSkp2RlJm2ovYCFdbey5Tu/aVz+M/jAio71jTWGRoJjEOf/u6gUONm4HeMqXi7yCf2pVdCi88MC5q4bnd47/qdXLsqtau9YjIO/JFXfvqDDF1qlTziX5BRJGJsf4xYU9fBlkZmwl4fPcqVW8EeslVikv+/94NfcqVc+HZ3eSstKjEWK78qKS4F7ERao26mUudC353M2TZlwPum4qNKplbEdHd0KfJWWlPXwZ/GI272FRpV6PB/rvniaiBY83L/vcVKuXdUF+3dxcCAKXiqXe2XMa+jFJ8eBcU+1qp0VDQc2llOyERCQVMgJ+UmzPs5i7295MKBAwRGZvwjU14Qc9lmRma6EhFFTshEUVFKLIyNWHB8rgYZXysMixEbmEpICIHJ4NnT6VKJfvEKzvQX/ZhRW8TVAo5W6GS0NFZFBGC8FUfhd3OOtpXrl+nFhE1qlfbysK8nntNImpY1+3uw8dE1OXr1qYmxkQkFAokYrFSpRIKCiutTfOGlhZmXGlGhmJLczOutMiXMVwtemBZat+6CRGZmZp41K4eEf2aiNq0aGRrbUlE/3o97daprVgsIqJ+PT3nrtjSo+vXn1iyVCabsXBdSFj0srmT+Hw+EY0a1GvYpPmmJkYiA4N9m5fqHnzjzsNe33bk0plZ2a9i4zet+Dn+zdul63ftXLdAGwyD3kyMxBvn9Vn1y6Xr914UclinVm4/j/MUCgoMez4dyxKvgM9NIWe53YkFAua5n7RdR5OIULlMxqan54TNRsa8Lt+ZdepqSgxJs9+LpliW1CqWiFgN8XgkMeTJZTkHBD2XEZGDU+7goVzGisW8sGD5N93MHF0MwkNkX3hFJfxN1LBU0JdfqtRUNBZ+mK9Qs3Uqime2sTXgF9T9uVgiHo+MDXhSZc4ilscx2Z/VQlnQUaeq5PScqhoJjlti2Bbgi2hYjZDJ5++aiLIVMmNRzl4pumtffaJezPUcWtfe1TsqkIjMDU0mtv9xbLueDDF51pTmW/j98Gf3w5+1qOqxvMe4cUdXB8dHSxXy1tXry5Ty2NREKyPzd+eyRMTj8UzFRlkKGRFlyLIv+N3VLYplWT7z3g/6FoYmqdKcJXCp2RmWRrlzSTQsy2Py/vo/rUP/vXfPZsqzichcYrxvyHyWWB7Dux1cvFsMAsCnYFniF3BjIZexllY8IuILmOBAWY8+5gIBU72W+OLZtO96EREZGfPEEt6StZWJiM9ntLPtiIhlWRV3X/fuLktiyJPLWSKSSjU+j7LyrYgbmXB0Nrh4JrU4LvY/r7CAUyIWcwkDA6HJu2WiIpGBXKEkInMzk5PnrgaGRDBEYZEvuRm2hZUmeVeaUGhibJxbWlLRrFWztrRITkk1MjI0MsyZG5DwNqlBXTcuLRaLVJ8zKCcRi3euXZCWnrFg1fZqzg42VhZrtx3Yvnqui5P9nX+9t+45OmPCUO5ItVr9KibOyaFKztUJhMP6dedGa2vXrBYSFlXT1blILvD/nFDAXzDx24o2ZkfOPMj3gEE9mo/q06a4IzQej8QSXna2hogYHkWGy/sOsazXSBLgl62tWibVXPgz9dG/H1+kKs3WiMQ5p1WoJMzKfG8vAUNDnlSqSU5SKRSahk2NHv2bWcQXU3qMRfxMRT5/j47mBr3cLX66FCPkM1u6VSEitYZEgsI+1EyFRiLMuY90MDdIl6lTZZ89/N48S+Wk0KysKP7cEwHgU5iKjfPd4ihbIXudktC9frs7wY+JKFOevfH6sT+f/P0pZY5o9b1/TJhX5PP74c8ehD9r6FAzOD7aK+r5kOZduZnDH0qXZRkZiIlIJDCoUdHh2euwQspPk2aaS3LuVYzFhslZ6YUc3KKqR0Uzqz+f3OZeZsqlk0+s59bWAkAZZ2jEk0o1RMQwpFSw0ZGKth1MEt6opNka7v5DJtVkZqiXz8tdpNquo0kBhZE0WyMSMUQkFDKV7YTRkbl7jmgrCguWNW1prFaxqSlfNGHw/5b+D875/ewVhmGWzJ6wePaEas4ORdgm/b0fu3zKtoGFMzM16fJ1q0c+fpEvYypVsOG2bmrbsnFE9Gu1OucL5/U0oGHd2tpTTEyMeLycXq1oa52ckvaFbQAthqHRfdv09mz04Vu9PRuN7lu8saudvdDAgKnb0DA5SaVUvJu6rKGQQFnr9ibP/XJ/insZpahT31BowFhaCeo1KuyJgulpapYl56oiAxEzcLilqRmPiMws+JZWAmtbgb2jQXyskojCguVOLgbhRTTDxNpWYGMrMDLmOTgZiMU8l2r5TOItPrVtxRIhr7m9UURKPptIWUj4MpVGw7KNqhhy469vMpU1rEXGBrxWjvkv3E3KVrEs62YrFgt4s9pUsDQUMEQNqxgyDLlXkEiEvJo2YhNR/gPyAtsGGk3OT3iVlJrFcdIiukoAICKqaGpV2dzGwbKiW2XnsIRX+R7zMMK/bfUGXpHPicg/JrxDrSZioUFlc5vO7s3zPV6uVFgbm/EYnkqjHtm6u5WxWQVTS/fKVV+lvKGc+cOu3lH5z9MJiAn/qkYjIV/Q2b35kBbdCm+8d9SLbh6tDA3EzavWkSsV8Wl5N/XQ4jG8qR36bb5xQrtHhn9MWFePljyG19CxloddtcIrAoDS4lxNJBIztT0ksa9zlxEF+Em/6mTy3C/3liA9Ta1WU/WaYj6fadTMyNCosOjpZZTCva6Ez2fqNTJs18Ek34rCQ+ROLgZhmDmsL/3Xwnk/DVizcDqXZr84UJSIxTK5QiwyICLNxwZy85WUktq4vrtckXtPXNHWOv5NItUhIlIolELhp17s9AVrVy+YZmAgJCK+gE9EKpVKZJA7bUkoFGpYlrsjvvnPQ26bYo6JsVFaeoaZqQkRJSal1Knlqse1QCFS0vKZIJqa/nmzRvWg0dDUnysIhMwfx96bLxDgJ3V0Fr2JV3ILJ4jo8aNsR2eDecsqKRTspbOF/X6h0dCpo8m9BlgYGvHu3sqIfa10cDKQSTW9B1hUqiK8dS2d+1kuLETu4irSbn/3hRo1NeLz6fUrZeNmhnduZHTtYb559ZsiKflTtHYyntrS1jdOej86ZyhmRaech+VeCUnf652UmKXa19PhelhGplwjEfIevcrqXN10Tw8H//j8Y0sNS1vuv53U3MZExD8XmBqRLDcW8Sa3sJly4fXoJlZ7vJL6ephfCUm/F53PyI+45iD/mxFx3c63j44mIisV2ypTdc/4/24/doBikinPXvTtSNcKDgf/vfAmPdnc0ISIfOYf5t49cO/8ztt/PIwI+KZ2c+5BOxef3fOwq3ZpyhaZUrHlxm/5lnkzyHt1z4kh8S+PPrxsa2JxetwalVp9zvfO3VBfIvKKek5EPtH5j77+5Xe3nn31q9O2vU5JmPvnjsIbf+35Q/fKVS9M2piUmTb/7C+F/CBevYKDi02V1T9M5F522jhx+62TS78fc2fW7lfJbxaf31N4RQBQWuo2kPw4yCI0SO7/VCqW5IyBBAbIeAw9f5Z718Gy9PuR5B59LMwt+OEhct3I9kOPH2U7uYgWrKyUlKg6fjD5w4qIKC1V/faNCvs26U3/GzVTY6NXMXEuTvYvgsNfBIer1GoDEhKRWq3mFot+lmrO9j6+Aa2aNggJjwqNiNZ9y9BQ/OZtUkEnej3xb964XmZW9rPnIeOH9w0MyX3sW4vG9Rat2fFV66ZikcHpv6631nmYTeEaeLidOn91QK9uarX673tek0b2t7a0CAgK4+LSiKhXAgGfW+irUCgT3iZrtykmIs8OrQ/9dm7K6IFp6Rn+gSGjB/f6vI6Aj3kW9PoTM/Uwb1rOblu7t7zlEisX5MwViY1R7t76Vnukv6/U31dKRIEBssCAeCKKfa3kDlar2VPHUk7pRLnaYn/ZlMAlLp/PCWtDg+Xrlr43wUwuY3UrIiK5TKP30Ovt6zlrtyJC5Ts2JBDRlQs5Vfs9ziaiIo9dTwfkLOQIeCOdeTmGiDbeS9C+u8srMUuRO0d60oW8H9zSWzm9sd8n569+ztVY3QMW38z5RE68e0aOX5x03LncgZ1MuWbIqWgimnzhNRHNv/6RMdVwC4vs1NhuaUoi6pOiiBHyIkX6T0sB+H8z6cQ6LrHnnzNcwnPLFCIyNzTJlEvHHFmlPTI1O+PDh74GxIT33vUzl1aqVUsv7Ft6YV8hhT8I92+7bgyXXnf1yLqrR3RLkyrkEYkxbzNSiMg/Jqz/3vlcvrbehed26x7fYtUILjH6SM7z8LSnaFh2/bWj668d1R586P5fXOJxdODQg0uIaMHZXXnKz2mGUq574QBQWvbvzJk3wT3mkIh++zX3mSNnT6Zys3mJKCuTnT3pNRFJszVz3922LZqVcwcSESrfsDz3bk17cxUaLA8NTiAilTLndJWK/f1I3sea6FbE+ZJbO9A/fB3c57s12w4I+Hy3GlU9O7RJSU03lIg7tG0+evqSedNHuzjafVZpP37fefHancf+uOhkX7l6VSfdt+q71zz82/n0jMwJI/p9eGLUq9iT565mZGaNGNAzz95RVpbmfXt2mb5gDZ/Hd3VxnDCi7yc2pm+PLtv2HRv301I+n9/ds33lirZENGlk/wWrtrMsK5GIf3q38PW+t2/ThnV0z23SoE5AUNioaYtEBgYTR/TXI5KHQiQkpSckpRORs531jJGdiGjDvmuRrxPfJKYnJKXbWpmWdgOLnsSQ16SFkfeDz37cK3y6q6bCCkq2cbaKiNpkqiJF2MYJoPwx4Av6NO74INy/tBsCAFAghiHnaiJiKCMdC1/1VGD4yufzt62ey6UlYvGGpTO5tLGR4dpF04nIxcl+94YkQHSFAAAgAElEQVRFec7q2bVDz64dvJ8GbPrlsDbT1cVx8ugBjerlLBBt0aReiyb1uHTrZg25hJWlubY6jqNdpdmTRxCRkZHhnk2LiejE6Uv3vX21B3h2aE1EP37/Tb+entpMD7fqHm7VtS9bNW3Qqul7g666ByyePYFL7Fy74L1OEfCnjc37C7F7Ldetq+bkyWz3/hN0OMP79xjev8eH+XlqAT34Bb6WiIXDerX60bMRn88jooNrh5285HPwj3vPgl53aOlW2g0sen0GWbIaNuj5F207DB/1yIjPha91pCoztTCtoA0KAaCs6tO4UzePVhj2BICyzM7BYNBIq6P7C5xYCh9VLKu8Gtd3b1zfvciL7feDZ78fPHVzrv59v8hrgbLM2Eh0bNMoG8vcDd/4fF6/b5t0aFkrLDqhkBO/kHaWSHF7GaXIM5v30O4C9wspd3odjyztJhQoWMyPNuA5KjQiltyl6n+xAhbgy+jO3S0ZRx5eOvLwUknWCADll3ZhVwlX9CpasWR2bEEHw6fALRqUJ83rV80338bSRDemBdDDMwnfUaEhIncZwlcAAACAsqh871CyecVsLC4FgCLhJ8n5x8RdqjbWa/9zAAAAAChWzJc/8wagjHvoF9asbuk/eS80NNTVFQ9S+mwl2W9PF06WvYklIveflpm41iqZSosPvnJ6Q9fpDV2nN3Sd3tB1ekPX6Qf9prcv6br09HQi8vX1Ld+jrwAARciwUhUukR1fNI9iAgAAAIAihPAVACCHpEJO+CqNQ/gKAAAAUOYgfAUAyCGpbM8lsuNKaENCAAAAAPh0CF8BAHIY2TtxCdkbhK8AAAAAZQ7CVwCAHIZVHLmEPOktq1GXbmMAAAAAIA+ErwAAuQSGRlxClZVVui0BAAAAgDwQvgIA5BIYGnMJdXZm6bYEAAAAAPJA+AoAkItv9G70NRujrwAAAABlSL169RC+AgDk0o6+InwFAAAAKGsQvgIA5Mpd+4rJwwAAAABlDMJXAIBcuaOv2LoJAAAAoIxB+AoAkEs7+oqtmwAAAADKGoSvAAC5GL7gXYop1YYAAAAAQF4IXwEAcmlUSi7BEwhLtyUAAAAAkAfCVwCAXOy78JX4/FJtCAAAAADkhfAVACCXRqXiEjwhRl8BAAAAyhaErwAAuVhMHgYAAAAoqxC+AgDk0q59ZRC+AgAAAJQxCF8BAHKxSu3oq6DwIwEAAACghCF8BQDIpdaGr1j7CgAAAFDGCEJDQ0u7DQDF69XLaCtDtrRbQVFRUaXdhHKphPstKi4+Iy2TiEQxcSai8v3PI75yekPX6Q1dpzd0nd7QdXpD1+kH/aa3L+m6ChUqcAmBq6tr0TQHoKxKymZcXauVdiuIiPDnpp+S7De5uWmGmTERuVaralK13H9e+MrpDV2nN3Sd3tB1ekPX6Q1dpx/0m9707rr09HQugcnDAAC5NEoFl+AJDUq3JQAAAACQB8JXAIBcCF8BAAAAyiyErwAAuTSKd+GrAcJXAAAAgLIF4SsAQC6MvgIAAACUWQhfAQBy5Y6+InwFAAAAKGMEpd0AgNJx5MiRsLCwOnXq9OrVS5vp5+e3d+9egUBQqVKl2bNnc5kXL140NjZu27btnTt3QkNDR44cWUpNhpKgUcq5BCYPAwAAAJQ1GH0tffFvEh94++b71pmLN0u4MWWEr2/+HVJUXr58mZmZuWTJksjIyKSkJG1+VlZW7969N2/erI1dtdLS0q5fv963b99ibRiULrVczqrVRMQXiRg+ft0DAAAAKFs+cn924PiZv+95GRlKqlSynTpmkImxUVp6Rt9RM6tUsmUYRqNhe33bsUuH1kQ0ftaynWsXaE8cM2PJ7g2LdIuKehmzfuchqVRuIBT0+6Frm+YNi+N6CuEbELTvyGmVWm0oEU8eNcDJoUohB0dEv/7j/LVZk4YXXubUeWs2LP2Jz+d/ScP2HTs9fdyQfFtoYmz49z2vr1o1+ZLyy51r164NHDhw/PjxixcvLqYqYmJinJ2dicjZ2TkmJsbKyorLz8rKMjMzy/eU48eP9+jRw9jYuJiaBGWBMiONSwhM8v8aAAAAAEApKix8vXzzXkpK2uEdKxmGuXPfZ/v+E3OmjCSiOm7V1y6aTkRyhWL2kk3VnB1cqzoWXo1Go1m1Zd/sySNcHO2kMtmsxRtdnOzsKlX4xFZe+/t+tkzWvUv7Tzx+zdb9fXt6OtpV0uakpKbvOnRyzaLpZibGsfEJS9fv2rZqrlBY4OU7O1QZN6yPHlV/Lu+nAXVqVTeUiPNt4ddtms1bufX/Knx98uTJ8OHD1Wq1qalp8dUilUpFIhERiUSirKwsbX5mZuadO3fOnDnTv3//OnXqaPMfP36cmZnZsGFJ/+YCJUwbvhogfAUAAAAoewqbPHzx2p2xw/owDENEbVs0ioh6xbKs7gEiA4MBvbr+fc/ro9U88PFrUt/dxdGOiCRicY+uX/9z3+fLWv55XoSEN2tU18zEmIgqV7StU8s1KDSykOMZhjExNiqBhl25de/rNk0LaiHDMDWrOfu/CC2BlpQFkZGR/fr1k0qlQ4YMmT59esk3oHnz5hMnTpw4ceLp06d18+Pj43k8XmRkYd8Z+A9QZaZzCSHCVwAAAICyp7DRV5ZljQwl2pf9enrK5Yo8x9jaWCWlpH60msjomJrVXbQv67nXDAmPJqJsqWzDzkNv3iYR0YQR/Wq5uhDRjIXrPNyqez3xJ6LFsyc89nt+/I+LGo0mNTV9aL/uaRmZG3YcSk3L4PGYaWMHW1qYTV+wdtf6hXw+/8LV20nJqZnZ2Q99nkW9jBnQq1urZg24Gs1MjGPj3uReyw+eBkLh4jU7Jozsb2NlEf06bvOuw5uWzyai3b+ebNawrrm56W9/XqrrXkO36rdJKRt2HMrKlvL5/OnjBjvYVSIiH9/nx/64mJGZNWnUgAYetYjo6q1/L17/R6PR1HWvMWpQLyL658Hj385cIiL3mq7jh+cunmRZNiU13djIsKAWElGDum6PfPzquLl+tJPLkVu3brVvn3dAOzExsXfv3omJiZ07d163bl2xNkAikaSlpRGRXC43Msr9ncLMzEwikRCRSqXSPb5z585VqlQ5efLkh2ti4b9Ema6dPFyMg/8AAAAAoJ8CR1+zsqVisUg3p33rpnlyiOhNQqKVhflHq0lJSzczNdG+tLQwa9bIg4j2HTndonG97avnLZk1YdPOw0qViogCQyKc7CvvWDt/YO9uf5y/1rl9q4G9v+31/TdD+3Unop0Hfhvc57utq+bMmjR8+/7jJsZG7Vo2vnzjrlKlunD1dp8enSeO6N+skcfPU0dpY1ciql2zWkpa+q5DJ9MzsojI0tzM2MjQvZZrYEgEEfkFBEW+jFGp1EQUFvmyZnVn7qw8VW/dc3T4gB7bVs/9acLQHQdOcMf4B4ZuXTVn47JZh06cJaLXsW8ePn62eeXP29fMS03L8AsI1mg0J05f3Lpy7s61C7KlMq+nATq9l2RjZVFIC4mompN9WOSrj/ZwObJy5crevXsvXbpUNzM7O7tv376RkZENGzbct2/fFy4n/ig7O7uwsDAiioyMtLOzY1k2IyODiI4cOfLy5cuMjAyD93ed5fP5NWrUEIvFjx8/LtaGQenSTh7G6CsAAABAGVTg6GueecL5yszK/vW3c1PHDvrokayGZfLLfxESPnn0ACKysjRvWM/tRXB43do1Ktpat23ZmIjq1al59vKtPKckJqVUc3YgosoVbdVqDRH1+q7T1LmrpXJF569bScTifBvAMMyq+dNOnb86ZsaS+nVqjh7c29zMpHatanf+9WnTvKH/i1DPr1sHhUXWrlFVo2FFBTwwIyU1vXpVJyKyq1zByb4yl9n7+2+IyMI8Z6zmnwc+3Tq14TEMEbVv3SQgKNS9VjVtVw7v30OtVmsLfPM2ycbaspAWEpFYLJLKZIX0bfmycuXKDRs2ENGWLVt4PN78+fOJSKVSDR8+/OnTpy4uLidOnODGP4tWcHLye6+NjEgs/nn+/Ko1a74lev78+cObN78bNKh2q1Z7Dx5UKZVtPD21pyRKpVk8XnBycsOOHU8ePSpxcPjc6Pp+TAwRJScnW/6HPsoSU5L9ZhsZzv1BPs3MvunvXzKVFh985fSGrtMbuk5v6Dq9oev0hq7TD/pNb1/SdT845uy1VGD4yi15zZf/i5AxM5YwDCMUCH78/htXl4/s20REDI/5MBpWq9UiA6H2ZeWKtglvk4lIO2PZQCiUy5W6p6RnZIWER036eSX3MiUtXa5QiAwMunRo/duZy4d3rCqkDQIBv19Pz97ffXP55t0ZC9ftWr+wuovjwWNniEgqk7VsWv+pf5C5qYmjXeV8T8/KyjYyyg2rxg3LmQNs/K61XMCfkJh8+563SHSOiFQqVcum9fl8fu/vv5k0Z+WAXl1bNW3wXpnZUonOgPaHLeQ2l9JoPv5TQrmgjV3bt29/69atTZs28fn8OXPmzJgx4/r169bW1idPntRuAly0kuXyPDkNu3Zt+O4tgZVVqx9/TJbLeRYWnqNH5zmlesuW3Eu+hUX3SZPSVCp6f2rxR/mnpBARMUwMl4DPUoL91jQthQtfI1l6+R/4sPCV0xu6Tm/oOr2h6/SGrtMbuk4/6De9fUHXfTx8NTKU5Bn0u3X3UYvG9Uhn5+FC2/Ze9Gtpbpqalq59mZySFhIe3ahebd0h3gLDZR0ajaZu7RrL507Ok5+alkFECqVSIMh/WOxtYrKZqYmBgVAg4H/7TbtXMfE+vgHNG9cjotexb6pUsq3p6vz72SsVbKzca1XLt4RPjCA1Gs3PU0a4ONnrZn7dummjerWPnrxw7vKtFXOnGLwL2nk8HjeAXHgLlUollX/a2HXu3LkzZszYsmXL0qVL169ff/fu3UePHhkaGv7+++/cw2yKg7VRSWzEVZAGVQp7ShOUHdZszt+jQxV7a3xqAAAAAGXAk5gYbbqwrZt4DC8rW6odCz157upXrZrIFXl3b/oQy+adKuzsYPc8OEw79uj/IiQmPqFZIw+lzihWXEJikwZ1qFBmpsaJyXl3ikrPyPLxfT5myI+/nbk8vH+PfE88c/FmXfcaTRt6cC+tLM1lcgURuTjZn7l4o1G92nw+n2GY58FhA37omm8JxkaG2dm58fxfV293+6bdh4fZWlvGxCfohq8ZmVlZ2dKKttYTRvQ78eelW/cedW7fSns5GZlZhbdQw7JU8Eh4eZEndiWiKVOmaDSa5cuXP3r0SCAQHDhwoF69esXXgEdv3xZf4fCfIXi39lWFta8AAAAAZU9hD87p2rHN3sN/cOn7Xr6O9pULmVHsVqPqX9fucOkLV2971K6h+26zRh4+vs9fvo4jIplccfbyrTYtGhFRTVdn7rk7aRmZvv5BbjWq5lu4oaE4IyOLiBiGqWhj9cDHj4hUKvXNu4+I6MjJ8z92/6Zti0ZPnr1ISU0nIkNDSUZGpm4J7ds0PfHnpaysbCJKz8i6/a83t5eve81qV27d41pbs5rz86Aw7WLUPFUTkbmZSXjUKyJKSk7918s336a2atrg1LlrCoWSiAICQ2PiEtIzsjb+cljDskSkVKqEgtyfDOwqV4h787bwFiYlpzpUqVhQt5cLH8aunGnTps2ZM4eINmzY0LFjx1JrH8A7wrScCS1K04/vSAcAAAAAJayw0dfOX7eKiU8YMnGesaGkckVbbo+lggzv33PrnqOXbvxDRM4OdpNG9td9l8fjzZ48Yu22A0qVSsDn9+3Zxa5SBSIaOfCHjTt/Pf3XdR7Dmziyv25op6u+e83Dv51Pz8icMKLf1LGDN+w8dPyPi3KF4sfvv3mbmPwiOHzCiH5E1K+nJ7eVVIc2zVZv2Tegd7dO7VpwJVRzduj1XaefFm8gIj6PN2JAT2tLCyJyr+VapWIFboS5vket4LC8D/bUrXryqAHrdx6SSuVCoWDK6IH5NtXJoYpnx9ZT5q0mImtL81mThpsYG7VqWn/S7BU8Hs+ucoWBvbtpDzYxNuK2Oy6khU/9A91rleOn5qxYsWLjxo30QezK+emnn1q1atWsWbPSaBrAe/jZmYxKSURqiRErzH//NgAAAAAoRcyn7DAMxWf/0dNtWjQqZPurtdsODB/Qgwtly6Nt27YtXrw439i1xDz0CwszLvcTsKG4ieJf2x3eRkTyClVeD8m7wB4AAAAASsWTmJjF75YZFjZ5GEpAt2/aXbz+T0HvpmVksixbfmNXIpo0adLVq1dLMXYF+ETamcMqzBwGAAAAKJMQvpayCjZWVhbmAYGh+b578NiZof26l3CTilyjRo1KuwkAHydI14av5fgHIwAAAID/sMLWvkLJGPTjtwW9NXXsoJJsCcD/M0Fazq7mGH0FAAAAKJsw+goAQKQz+opthwEAAADKJoSvAABERMJ0rH0FAAAAKNMQvgIAEBEJ0rD2FQAAAKBMQ/gKAEA8uYwnlxERKxCojYxLuzkAAAAAkA9BaGj+e94C/Ge8ehkdmBqnfRnH5xNRJbUaOcjR5kgyUgRpmUSUZWwWdv9+qbcHOchBDnKQgxzkIAc5nFQ+n94991Xg6upKAP9pSdlM7287lHYrKDQ0FH9ueiiZfkvx8w7y+4eIzNzchw0aVNzVlQx85fSGrtMbuk5v6Dq9oev0hq7TD/pNb1/Sdenp6VwCk4cBAEienMglxFa2pdsSAAAAACgIwlcAAJInveUSIiub0m0JAAAAABQE4SsAAMmSEriEyBLhKwAAAEAZhfAVAIAU70ZfDaysS7clAAAAAFAQhK8AACRPfjd5GKOvAAAAAGWVoLQbAFAKlErlvn374uPjq1WrNkhnm1k/P7+9e/cKBIJKlSrNnj2by7x48aKxsXHbtm3v3LkTGho6cuTIUmo1FBeNQq7MSCcihscTWWL0FQAAAKCMwuhrXif+vHT34eOC3p3088oPM+PfJD7w9v0wPyMz6+Y/D4uycf83fH3z6c8i5OXlZWNjs2TJkvj4+JiYGG1+VlZW7969N2/erI1dtdLS0q5fv963b99ibRiUClkShl4BAAAAyoGPjL4eOH7m73teRoaSKpVsp44ZZGJslJae0XfUzCqVbBmG0WjYXt927NKhNRGNn7Vs59oF2hPHzFiye8Mi7cvb/3pv3XvM0tyUe2lrY7Vy3pRiuJyipFar12zdH/kyRmRgMG/66EoVCryv3Xfs9PRxQ4jozMWbV27dYxjGrnIFrrteBIfXrlmtoi3Gcz7DtWvXBg4cOH78+MWLFxdVmcHJr3VfKo34Veq4Bie/FhiJQxJeZkpYLj/ybYyxiUmegxOl6Vk81Z5D+5t2bBOjSKXk1M+t/UHsCyJKSkqykkd+wUX8nyqBfjOKemlHRETJYv6hgGvFWldJwldOb1/SdSzLFm1jypfk5GRLWURpt6JcQtfpDV2nN3SdftBvevuSrvvBsTmXKCx8vXzzXkpK2uEdKxmGuXPfZ/v+E3OmjCSiOm7V1y6aTkRyhWL2kk3VnB1cqzp+tMre33Xq19NTv+aWigvX7jg72M2dNjo86tWW3UdXL5yW72HeTwPq1KpuKBF7PfEPCAzduXY+n8+/9+jJpl2HF8wY27en5+Hfz88YP6SEG19+PXnyZPjw4Wq12tTUtAiLTZZn6L4UVTAjooTMlDfx8QY2Jtp3U9LTfB/6/HP1ZjPPr+yqO3OZUrUi0i9clpVtXd0+Tzmf6FlyFBERQzHJ+pz+/674+63qm1dc+Jpg8O7D+m/AV05v6Dq9MRSTgq7TC7pOb+g6vaHr9IN+09sXdN0nha8Xr91Zs2g6wzBE1LZFo6OnLuT5UVlkYDCgV9e/73l9Svha7tz38l00cxwRVXWyl8kVUplMIhZ/eNiVW/emjR1MRF5P/b/r8hWfzyeiVk0bHD99UcOyNlYWSSmpSqVKKMQy44+LjIzs16+fVCodMmTI9OnTi7BkayOzDzNv/3WtQYsmtqaW2pzGLZo2bt5ErVb/dex0vfr1uEwjoSgjKdXQ2EiZmFHJ0U6P2htUqa5fs6FkWIUlcQnTSnb4sAAAAADKlCcxIdp0YTEVy7JGhhLty349PeVyRZ5jbG2sklI+ey4lZ8rcVRVtraNexe7esCg0PHrnwd/Uao2luenMScONDCVPngXuOvS7RCxq1rDuw8d+W1bO8fF9/uxFyPD+PYjo0eNnQaGRQ/p+n5aRuWHHodS0DB6PmTZ2sKN95RkL1/Xs1uH3M1cyMrMmjRrQwKMW0f/Yu/O4qKr3D+DPbMAww74OoigKJhgQ4IKpGEFumeYWauJP3C00oVTMDE3JVFQ0l3L9qol75pILSqGmYoqiiAkqKrLvy7DMMDO/P64Ssgw0guPA5/3y9fqe+8y95z5zpO/Lh3PuuXTk5LmoCzEKhcLdxXHi2I837djn5uzY3fVtIjpxNloqrfx48Ps10istLav6+laWZukZ2bbt29YeovyCIqFAl4gM9PTS0rOcHTszHy2YM5UUCmKxHOxt7yQkujo7qDZKLVJUVJSXl1eNYE5OzqhRo3JycgYMGLBy5crmziE1+WlWaka/wT7VgwI9obaONhHJZLLq8e7vvWtqaf7H8TNjP5/U3InB68ctKmIalQZ66s0EAAAAAJSod+smcWmZjo529YhXnx41IkSUmZVjYmSo2r0TEh+917vHT2HfyuXyTTv3Lw0OWPd9cO+ergd/OyNXKDZuj/hhUWB4aLBNW6uysor6Otm4fZ/fJx+t+z54boD/j9v2EpFcLr9778G674NXfzd3Z8RRInr4OCU2LmHd8gUbVizMzM69k5DUq9s7V6/fZnq4fjO+p7tT7Z7Z7H8HR0+oW1pWXvuczKxcMxMjpj2kf7+II7+fjLwgrawkImuRBdNDx/Ztk5KfqjZELVJoaOioUaOWLFlSPVhaWurr65ucnOzm5rZ161ZmErv5SCXS87+d6j/6I2KxiEihUJSWiIno7MFjmc/SS0vEXO5Lv9nhcDjtOnXQ0tG+fzuhWRMDteAWPl/HUmnQlEvWAQAAAKBp1Vu+NmbziRJx6f/2/fZen+6NudPh45HTghYzf+7+84CI2rWxZOrG+w8eO3TuKBDoEpHnu90SEh+lpGbY2lgbGeoTUa/uLlxevcVMTm5+pw7tiMjK0lwmkxORQkGfDB9IREYvdoqKuXF7kHdfNotFREMHeuXmF7ztYHcv8SHzNXPyCurclqn6CLBYbHldA5KZnWtm+nzpqaGBXnhocOLDx+NnzN9z8HjV9J2lhVl6ZnZjhqg1CA0NDQsLI6Lw8PClS5cywcrKSn9//5s3b9ra2kZERPD5fKV9NIF7N+8U5Ob/un3vzrCN16OvZKdlnj10nIg8vD3PHDy2b9POPgNrzsYTkecgn4unzteYmIUWgFf4fPZVqo/ZVwAAAIA3V72Lh5lHXut0JyFxWtBiFovF43JHD+1vZ9uoB19HDPGpsXWT7osqJSsn7/yFmLj4+8yhUKibX1BoYtzwpG5RsTjx4eOql9nkFxZVSCREJHyx6JcpQXPzCtycHZlIF3vbLva2RCSyNMvIzCkqKels16HBGykUiuqTsVXEpWX8ajPSRob6c6b7FZeId+w9uuLHHcxOV3xt7bK6Zm5boara1cvLKyoqas2aNRwOJzg4OCgoKDIy0tTU9MCBAyYmJq8hE6cerk49XKtHhv2fLxGZisz95kyrcXJP775Mw8zKYvK8gNeQHrxOrEoZR1zKtDH7CgAAAPAmq7d8Fejyy8pfKrqiLsb06uZC1XYeVkJJ9VubXC4fOcRnxJB/n0K8Ff9PY149IJfLnR07L10wS/lpdXbl4e5y9UZcibjMw925zqsqq02yFZeIdfl17NvEZrOZKV8iepaWaW1lQUR6QsGsqeOmBS0Wl5YJdPml5eXNvRRWI1TVrgsWLAgKCgoPD1+yZMmqVasuXrwYExOjq6u7f//+Dh0a/lUCQNOq9uAralcAAACAN5qyrZvYLLa42vZFB347817v7sz0pnIKheI/FK9EZqbGdxKSqkeMDQ3yCwprnMbX0a6oeP4QrFwuJyIDfWFOI17CaWJskPeit2dpmbl5Bc5dO/d0d/ph3TaZTP7JsAF1XiXQ5RcWFRvo6xFRSmqGVV0LjA30hcUlYqYduvbn1UvmVj0ebGSgL5VWElFhUbG+nrDBJFu2GrUrEc2ePVsuly9dujQmJobL5W7fvt3FxaX5EojJTmz4JGiVeC8efMXKYQAAAIA3XL3PvhLRYJ++W3YdYtqXr92yaWulZE7VoXPHE2ejmfbxM386vdiAtzE6d2ofd/d+ZnYuEeXmFVy/dde6jWXy09TComIiunnnXqVURkTtrEXx9x7I5XK5QnHq/CUiYrFYlmYmV67HEVFlpez8xZg6++/h5nT6/CVmIfGx038oSEFEekKBRCLV0uLV90qb3j3e+fXkeSJKeviEr6Nde9sqIrK2sqh6rtXHs9eWPYeZR2QfPk4pLhEbGugRUXZuvk1bq8aPRstTu3ZlzJkzJzg4mIjCwsJ8fHzqvR6gOXELMfsKAAAAoBmUzb4OeL93akbWhM+/FuryrSzNZ00dp+Rk/7HD1/285/dzF4ioQzvrgMljG58Ej8udG+C/bPXPcoWcRaxZU8exWayZ/r5fhYTp8nXcnB2ZrZv0hALPd7tNmRPC52s7dXn+bsYvpvuFbdy599DJColk9ND+dfbfqUM7Jwf7z+ctY7PZbs4OLl3fYuJOjvZ6wnrnRYf07/fDum2TZi/S0uItDKz5PCRDTyiorHy+xnjYIK89B09MCwzh8bhCgeDrwKlM/Nadf8aOGNz40Whhli1btnr1aqpVuzK+/PLL3r179+zZUx2pARBVm33FW3MAAAAA3nCsxuwwrHYz5363ccU3Td7t2s27x4wYZGH20l5BEUd+t7ay6NPTrc5LAuaHrl++oHpk257DfXu5K9m/am5I2EV7hNIAACAASURBVIqQmmVb67F+/fqQkJA6a9fX5mrcgwfCZ+q6O7zhLI6fEd5LIqKsQe8Xd+2i7nQAAAAA4CWxqYkhLr5MW9ni4ZZNLC5Ny8iqUbsSkVCgu3v/8VPnLtaIFxQWB8wPrb3S+MP+/U5GXqjvLtdi7/Tq8U6TJKyhAgICzpw5o8baFUA5vPQVAAAAQFMoWzzcgsXGJaz5aXfgDL/aHw3p329I/36144YGejXmXRkWZiYmRobx95K6drGr8VF5heTMH399PWdqU6Sswdzd3dWdAkC9qr30FeUrAAAAwBtNMxYPA7wKLB6G+rAqZbarNzHth3M/V28yAAAAAFAbFg8DABC99NJX7NsEAAAA8KZD+QoArVe1l75i5TAAAADAmw7lKwC0XtyCF7OvhihfAQAAAN50KF8BoPX6d98mLB4GAAAAeONxk5KS1J0DQPNKefrkXkF81WE6p4SIRDIhIoi43P3HsrCEiJ6mZudfvqX2fBBBBBFEEEEEEUQQqREp4JSQy/M2186u5uteAFqY3FLWqCHe6s6CkpKS8J+bCpp13G4nzxWLy4lowIiJ+nYOzXQXdcGPnMowdCrD0KkMQ6cyDJ3KMHSqwbip7FWGrujFdptYPAwArZckL5tp6JhaqDcTAAAAAGgQylcAaKVk5WXSkmIiYrHZWkYm6k4HAAAAABqA8hUAWqmKnEymoWVipt5MAAAAAKAxUL4CQCtVnpPFNLByGAAAAEAjoHwFgFaq4kX5qo3ZVwAAAABNgPIVWqlly5Z98cUXX3zxRVxcXFVw3rx5RCSRSBYtWpSamqq+7OB1wOwrAAAAgGZB+VpTxJHfL169Ud+nAfNDawczMnOu/H2rdry4RHz+wtWmTK7VuHWrjvFsWiwWa+3atWvXrnV2dq7x0bFjx7p3796mTZvmzgHUqyL3+bOvmH0FAAAA0Ahc5R9v3/vrH5euCXT5bUTmX0wbrycUFBYV+075qo3InMViyeWKkUN8Bnr3IaKZc7/buOKbqgunBS3+KezbqsM///p73ZZfjA31mUNzM5PQr2c3w9dpenHx9zkcdtcuyt5QtPWXw4EzJhDRryfPn466xGKxrK0smOFKuP/Q8a1OluamryvfluDs2bOffvrpzJkzQ0JCmu8uCoWizvjTp0/v378/f/785rs1vCHK/108bK7eTAAAAACgMZSVr6fOX8rPL9y1IZTFYkVfvv7jtojg2ZOJ6G0H+xXfBhJRhUQyb/GaTh3a2XW0afBOoz76YMzwQU2V92sQd/f+jr1HKyoq+r/fW0n5+vfN+Le72Ovyda7F3om/l7RxxUIOh3MpJnbN5l3fBE33HT5o1/5jQTMnvM7MNVpsbKy/v79MJtPX12++u1RWVmZnZwcHB7dr127KlClc7vP/EORy+c6dO4cMGcLhcJrv7vCGqPh38TDKVwAAAAANoGzx8Mmz0dMnfsJisYjIs5f7o8cpNSastLW0xo0c/Mela82bo5rI5fKQuTM/Huyt/LTTUZfe79uDiK7dvPPRwPeYsqd3D9f0zGy5QmFmYpSbXyCVVr6OjDVfcnLymDFjysrKJkyYEBgY2Hw3YrPZU6dOXbJkCZfLjY2NrYqXlJQYGxtfuHCh+W4NbwhpUYFcUkFELC6PZ2Ck7nQAAAAAoGHKZl8VCoVAl191OGb4oIoKSY1zzM1McvMLVLv37AXfW5qbPk5J+yns26SHTzbu2CeTyY0N9b8K8Bfo8mNv39u8cz9fR7unm/PVG3HhocHXb929nZDoP/ZjIoq5cfufpOQJvkMLi0vCNuwsKCxms1lzpvvZtLUKWrRy+Ife+389XVwiDpgyztWpCxEdOXku6kKMQqFwd3GcOPbjTTv2uTk7dnd9m4hOnI2WSis/Hvx+jfTeebtLg19BoVDkFxQJBbpEZKCnl5ae5ezYmflowZyppFAQi+Vgb3snIdHV2UG1UWqRoqKivLy8agRzcnJGjRqVk5MzYMCAlStXNmsCCoWiU6dOPB6va9euOTk5VXGhUPjZZ5+tWrUqISHBwQF/ZS1ZObYdBgAAANA09c6+ikvLdHS0q0e8+vSoESGizKwcEyND1e6dkPjovd49fgr7Vi6Xb9q5f2lwwLrvg3v3dD342xm5QrFxe8QPiwLDQ4Nt2lqVlVXU18nG7fv8Pvlo3ffBcwP8f9y2l4jkcvndew/WfR+8+ru5OyOOEtHDxymxcQnrli/YsGJhZnbunYSkXt3euXr9NtPD9ZvxPd2dVPsKmVm5ZibP522G9O8XceT3k5EXpJWVRGQtsmCz2UTUsX3bpOSnqvXfIoWGho4aNWrJkiXVg6Wlpb6+vsnJyW5ublu3bm3utbtZWVk///wzEaWkpJia/vtkMpvNZrFYI0eOPHToUH0Px0LLUJH9fN8mHTNsOwwAAACgGeotXxvzb/cScen/9v32Xp/ujbnT4eOR04IWM3/u/vOAiNq1sWTqxvsPHjt07igQ6BKR57vdEhIfpaRm2NpYGxnqE1Gv7i5cXr3FTE5ufqcO7YjIytJcJpMTkUJBnwwfSERGL3aKirlxe5B3XzaLRURDB3rl5he87WB3L/Eh8zVz8gpEFipOv2Rm55qZGjNtQwO98NDgxIePx8+Yv+fgcZlMxsQtLczSM7NV67/lCQ0NDQsLI6Lw8PClS5cywcrKSn9//5s3b9ra2kZERPD5fKV9NAGRSGRmZvbtt99mZ2e7urrW+LRDhw7m5uZ//fVXc6cBalSWlcY0+OYi9WYCAAAAAI1U7+Jh5pHXOt1JSJwWtJjFYvG43NFD+9vZNrxvExGNGOJTY+sm3RdVSlZO3vkLMXHx95lDoVA3v6DQxLjhSd2iYnHiw8dVL7PJLyyqkEiISPhizTNThOfmFbg5OzKRLva2XextiUhkaZaRmVNUUtLZrkNj8q+TuLSMX21G2shQf850v+IS8Y69R1f8uIPZ6YqvrV1WVq7yLVqSqtrVy8srKipqzZo1HA4nODg4KCgoMjLS1NT0wIEDJiYmryeZTz75pHbwhx9+YBrTp09/PWmAupRnZzANHZSvAAAAABqi3vJVoMsvK3+p6Iq6GNOrmwtV23lYCSXVb21yuXzkEJ8RQ3yqIrfi/2nMyk25XO7s2HnpglnKT6uzKw93l6s34krEZR7uNV/72XhsNpuZ8iWiZ2mZ1lYWRKQnFMyaOm5a0GJxaZlAl19aXo5tbKla7bpgwYKgoKDw8PAlS5asWrXq4sWLMTExurq6+/fv79BB9V8lAPwnFVkoXwEAAAA0jLKdh9kstri0rOrwwG9ntLW1GtOpQqH4D8UrkZmpcWp6VvWIsaFBfkFhjdP4OtoVFc8fgpXL5URkoC/MyWt44ygTY4O8F709S8tkpnl7ujtdv3X37j8PqjZbUoGBvrC4RMy0Q9f+XF7+7zO6Rgb6zIbDhUXF+npClW/RMtSoXYlo9uzZCxcuJKKYmBgul7t9+3YXFxc1ZwmtSVlWOtPQsUD5CgAAAKAZlJWvg336btl1iGlfvnbLpq2VkjlVh84dT5yNZtrHz/zp9F9qws6d2sfdvZ+ZnUtEuXkF12/dtW5jmfw0tbComIhu3rlXKZURUTtrUfy9B3K5XK5QnDp/iYhYLJalmcmV63FEVFkpO38xps7+e7g5nT5/iVlIfOz0HwpSEJGeUCCRSLW0eDyesu2XlbO2sqh6rtXHs9eWPYflCgURPXycUlwiNjTQI6Ls3HybtlYq36IFqF27MubMmRMcHExEYWFhPj4+9V4P0NQqxSWV4hIiIjZbxxRbNwEAAABoBmWV24D3e6dmZE34/GuhLt/K0nzW1HFKTvYfO3zdz3t+P3eBiDq0sw6YPLbxSfC43LkB/stW/yxXyFnEmjV1HJvFmunv+1VImC5fx83Zkdm6SU8o8Hy325Q5IXy+tlMXe+baL6b7hW3cuffQyQqJZPTQ/nX236lDOycH+8/nLWOz2W7ODi5d32LiTo72esJXmhfVEwoqK59v0TRskNeegyemBYbweFyhQPB14FQmfuvOP2NHDH6Vu2i0ZcuWrV69mmrVrowvv/yyd+/ePXv2VEdq0HpVTb1i3yYAAAAADcLSiLeDzJz73cYV3zR5t2s37x4zYpCF2Ut7BUUc+d3ayqJPT7c6LwmYH7p++YLqkW17Dvft5a5k/6q5IWErQmqWba3H+vXrQ0JC6qxdX5urcQ/usR+q6+5V8vLyjI2N1Z2F5mmOcTNIfCA6+wcRFbdvl/ph3b/2agHwI6cyDJ3KMHQqw9CpDEOnMgydajBuKnuVoRth48E0VF83q+nE4tK0jKwatSsRCQW6u/cfLykpHejdp3q8oLD4m+/X115p/GH/fhFHfv9i2vg673It9k6vHu80YdoaJyAgwMPDw93dXb1p3Ml/ot4EiIhYlJpfrO4kNFAzjJtjxlNm1jWdz3ojfjaaCX7kVIahUxmGTmUYOpVh6FSGoVMNxk1lrzB0rb18jY1LWPPT7sAZfrU/GtK/35D+/WrHDQ30asy7MizMTEyMDOPvJXXtYlfjo/IKyZk//vp6ztSmSFmDqb12JSLXNvbqTgHeIBY3n5esRm074GcDAAAA4E0Wm5pY1daMxcMAr+Jq3IMHwmfqzgLeIG12H9RJzySitE+GldlYqzsdAAAAAKhXbGpiiIsv01a28zAAQIvEy3/+Ji2pkYF6MwEAAACAxkP5CgCtC7u8nFNeTkQKDqdSX0/d6QAAAABAY6F8BYDW5d+pV2ND9WYCAAAAAP8JylcAaF14+QVMAyuHAQAAADQLNykpSd05ADSvlKdP7hXEVx2mc0qISCQTItI6IxZJDySFJUSUnJ97P+aS2vNBBBFEEEEEEUQQQURJpIBTQi7P29h5GFq+q3EPejp3UncWlJSUZGdX8+1K0KAmH7eH/9uQdfkPIuowdqql5wdN2PObBj9yKsPQqQxDpzIMncowdCrD0KkG46ayVxm6oqIipoHFwwDQupTnZDENHVMz9WYCAAAAAP8JylcAaF0qcrOZhraJuXozAQAAAID/BOUrALQuFbnPZ19RvgIAAABoFpSvANCKVNWuPH1DNo+n3mQAAAAA4D9B+QoArUh5zvOVwzqmmHoFAAAA0DBcdScAoAZSqXTr1q0ZGRmdOnUaP358VTwuLm7Lli1cLlckEs2bN48Jnjx5UigUenp6RkdHJyUlTZ48WU1ZQxOotnIY+zYBAAAAaBjMvtYUceT3i1dv1PdpwPzQ2sGMzJwrf9+qHS8uEZ+/cLUpk2s1bt2qYzyb0LVr18zMzBYvXpyRkZGamloVF4vFo0aNWrt2bVXtWqWwsDAyMtLX17dZE4PmhgdfAQAAADRXA7Ov2/f++selawJdfhuR+RfTxusJBYVFxb5TvmojMmexWHK5YuQQn4HefYho5tzvNq74purCaUGLfwr7turwz7/+XrflF2NDfebQ3Mwk9OvZzfB1mpJYXLryxx05+QU8LvfLzya2EdX7j92tvxwOnDGBiH49ef501CUWi2VtZcEMV8L9h45vdbI0N32NiWu8s2fPfvrppzNnzgwJCWmqPu/nPat+KBVw2rxtdz/vGVegk5j1tIT//O3HydmpQj29GifnlBWJ2ZU/79zWw6dvqqSA8gr+692vpCUQUW5urklF8it8iVaqacfN8mGcARERxVbkRMWfbapu30z4kVPZqwxdK3+bel5ennH5I3VnoZEwdCrD0KkMQ6cajJvKXmXoRth4MA1l5eup85fy8wt3bQhlsVjRl6//uC0iePZkInrbwX7Ft4FEVCGRzFu8plOHdnYdbRq85aiPPhgzfJBq6arFhu37Bvn07e769sPHKas3/S9syVd1nvb3zfi3u9jr8nWuxd6Jv5e0ccVCDodzKSZ2zeZd3wRN9x0+aNf+Y0EzJ7zm5DVXbGysv7+/TCbT19dvwm7zKoqrH2pbGBBRVkl+ZkaGlple1af5RYW3rl6/cOZ8z0HvWdt3YIJlMkly3MNycampfdsa/TTS7bzHREQsSs1T5fLWrknHzTjv+bOviSTOYP5eWjD8yKkMQ6cyFqXmY+hUgqFTGYZOZRg61WDcVPYKQ9eo8vXk2egfvg1ksVhE5NnLfc/B4zV+qaytpTVu5OA/Ll1rTPmqcR6npHZ39Seiju3bVlRIFAoFMxQ1nI66NGe6HxFdu3nno4HvcTgcIurdw3Xv4ZNyhcLMxCg3v0AqreTx8Jhxw5KTk8eMGVNWVjZhwoTAwMAm7NlUYFA7+OeJs669upvrG1dFuvXq0c2ju0wmO/HLYZd3XJiggKddnFugKxRIc4pFNtYq3N21jb1qaUOTMyq/wjRsOnaxMjZSbzIAAAAA0KDY1MSqtrKaSqFQCHT5VYdjhg+qqJDUOMfczCQ3/z+vpWTMXvC9pbnp45S0n8K+TXr4ZOOOfTKZ3NhQ/6sAf4EuP/b2vc079/N1tHu6OV+9ERceGnz91t3bCYn+Yz8mopgbt/9JSp7gO7SwuCRsw86CwmI2mzVnup9NW6ugRSuHf+i9/9fTxSXigCnjXJ26ENGRk+eiLsQoFAp3F8eJYz/etGOfm7Njd9e3iejE2WiptPLjwe/XSC9gyrh/D1hUZ+2qUCjyC4qEAl0iMtDTS0vPcnbszHy0YM5UUiiIxXKwt72TkOjq7KDaKLVIUVFRXl5eNYI5OTmjRo3KyckZMGDAypUrmzuH1OSnWakZ/Qb7VA8K9ITaOtpEJJPJqse7v/euqaX5H8fPjP18UnMnBs2KW/j8d36VTTq9DwAAAACvQb1bN4lLy3R0tKtHvPr0qBEhosysHBMjQ9XunZD46L3ePX4K+1Yul2/auX9pcMC674N793Q9+NsZuUKxcXvED4sCw0ODbdpalZVV1NfJxu37/D75aN33wXMD/H/ctpeI5HL53XsP1n0fvPq7uTsjjhLRw8cpsXEJ65Yv2LBiYWZ27p2EpF7d3rl6/TbTw/Wb8T3dnWr33MXOlmlk5+QZG9Yxd0dEmVm5ZibPJ3CG9O8XceT3k5EXpJWVRGQtsmCz2UTUsX3bpOSnqg1RixQaGjpq1KglS5ZUD5aWlvr6+iYnJ7u5uW3dupWZxG4+Uon0/G+n+o/+iFgsIlIoFKUlYiI6e/BY5rP00hIxl/vSb3Y4HE67Th20dLTv305o1sSgWXELi5iGTKCr4DbvzxgAAAAANLl6y9fGbD5RIi79377f3uvTvTF3Onw8clrQYubP3X8eEFG7NpZM3Xj/wWOHzh0FAl0i8ny3W0Lio5TUDFsbayNDfSLq1d2Fy6v3H5o5ufmdOrQjIitLc5lMTkQKBX0yfCARGb3YKSrmxu1B3n3ZLBYRDR3olZtf8LaD3b3Eh8zXzMkrEFkoe4XG1l+O+H48sM6PMrNzzUyfLz01NNALDw1OfPh4/Iz5ew4er5q+s7QwS8/MbswQtQahoaFhYWFEFB4evnTpUiZYWVnp7+9/8+ZNW1vbiIgIPp+vtI8mcO/mnYLc/F+3790ZtvF69JXstMyzh44TkYe355mDx/Zt2tlnYM3ZeCLyHORz8dT5GhOzoEF4Rc+nXqUGmHoFAAAA0Dz1Lh6uc60s405C4rSgxSwWi8fljh7a3862UQ++jhjiU2PrJt0XVUpWTt75CzFx8feZQ6FQN7+g0MS44UndomJx4sPHVS+zyS8sqpBIiEj4Ys0zU4Tn5hW4OTsykS72tl3sbYlIZGmWkZlTVFLS2a6DklvciLvLInLo3LHOT8WlZfxqM9JGhvpzpvsVl4h37D264scdzE5XfG3tsrLyBr9La1BVu3p5eUVFRa1Zs4bD4QQHBwcFBUVGRpqamh44cMDExOQ1ZOLUw9Wph2v1yLD/8yUiU5G535xpNU7u6d2XaZhZWUyeF/Aa0oNmUm3lsJ56MwEAAAAAFdRbvgp0+WXlLxVdURdjenVzoWo7DyuhpPqtTS6XjxziM2LIv08h3or/pzGvHpDL5c6OnZcumKX8tDq78nB3uXojrkRc5uHuXN+F4tKyrXuOrAoJqu8ENpvNTPkS0bO0TGsrCyLSEwpmTR03LWixuLRMoMsvLS9v7qWwGqGqdl2wYEFQUFB4ePiSJUtWrVp18eLFmJgYXV3d/fv3d+ig7FcJAK+I+2L2tdIA5SsAAACA5lG2dRObxWYKMObwwG9n3uvdnZneVE6hUPyH4pXIzNT4TkJS9YixoUF+QWGN0/g62hUVzx+ClcvlRGSgL8xpxEs4TYwN8l709iwtMzevwLlr557uTj+s2yaTyT8ZNqC+C9dv+WXi2I+ZVc11MtAXFpeImXbo2p9XL5lb9XiwkYG+VFpJRIVFxfp6wgaTbNlq1K5ENHv2bLlcvnTp0piYGC6Xu337dhcXl+ZLICY7seGToKXjvXj2VYrZVwAAAAANVO+zr0Q02Kfvll2HmPbla7ds2lopmVN16NzxxNlopn38zJ9OLzbgbYzOndrH3b2fmZ1LRLl5Bddv3bVuY5n8NLWwqJiIbt65VymVEVE7a1H8vQdyuVyuUJw6f4mIWCyWpZnJletxRFRZKTt/MabO/nu4OZ0+f4lZSHzs9B8KUhCRnlAgkUi1tHj1vdLmyt+3tLR43d/pqiRzayuLqudafTx7bdlzWK5QENHDxynFJWJDAz0iys7Nt2lr1fjRaHlq166MOXPmBAcHE1FYWJiPj0+91wM0kWqzr3j2FQAAAEDzKJt9HfB+79SMrAmffy3U5VtZms+aOk7Jyf5jh6/7ec/v5y4QUYd21gGTxzY+CR6XOzfAf9nqn+UKOYtYs6aOY7NYM/19vwoJ0+XruDk7Mls36QkFnu92mzInhM/Xdury/EWaX0z3C9u4c++hkxUSyeih/evsv1OHdk4O9p/PW8Zms92cHVy6vsXEnRzt9YT1zotu2X2Yy+FUPVg7YohPv3e71ThHTyiorHy+kc+wQV57Dp6YFhjC43GFAsHXgVOZ+K07/4wdMbjxo9HCLFu2bPXq1VSrdmV8+eWXvXv37tmzpzpSg1YHz74CAAAAaDRWY3YYVruZc7/buOKbJu927ebdY0YMsjB7aa+giCO/W1tZ9OnpVuclAfND1y9fUD2ybc/hvr3clexfNTckbEX9T8+2eOvXrw8JCamzdn1trsY9eCB8pq67w5vDdtVGllxORMlzpsl5PHWnAwAAAAANi01NDHHxZdrKFg+3bGJxaVpGVo3alYiEAt3d+4+fOnexRrygsDhgfmjtlcYf9u93MvJCfXe5FnunV493miRhDRUQEHDmzBk11q4ADG5xCVO7yvg6qF0BAAAANJGyxcMtWGxcwpqfdgfO8Kv90ZD+/Yb071c7bmigV2PelWFhZmJiZBh/L6lrF7saH5VXSM788dfXc6Y2RcoazN3dXd0pAGDbYQAAAACNpxmLhwFeBRYPAxEJ7yVaHD9LRGL7jhnDBqo7HQAAAABoFCweBoBWh/di3ya8NQcAAABAQ6F8BYBWAYuHAQAAADQdylcAaBW4hUVMA2/NAQAAANBQKF8BoFXgloiZRqWBvnozAQAAAADVcJOSktSdA0DzSnn65F5BfNVhOqeEiEQyISKtKkIpaVoVUiK6ey+58sEzteeDCCKIIIIIIogggkhjIgWcEnJ53sbOw9DyXY170NO5k7qzoKSkJDu7mm9XggY1ybgp5PKrM0YTEUeH3z18d1PkpQHwI6cyDJ3KMHQqw9CpDEOnMgydajBuKnuVoSsqev4UGBYPA0DLJy0qYBraJmbqzQQAAAAAVIbyFQBaPklhPtPQNkb5CgAAAKCpUL4CQMsnLcTsKwAAAIDGQ/kKAC0fFg8DAAAAtAAoXwGg5ZMWvVg8bGKu3kwAAAAAQGVcdScAoAZSqXTr1q0ZGRmdOnUaP358VTwuLm7Lli1cLlckEs2bN48Jnjx5UigUenp6RkdHJyUlTZ48WU1Zg+oqCqrKV8y+AgAAAGgqzL7WFHHk94tXb9T3acD80NrBjMycK3/fqh0vLhGfv3C1KZNrNW7dqmM8m9C1a9fMzMwWL16ckZGRmppaFReLxaNGjVq7dm1V7VqlsLAwMjLS19e3WRODZvLv4mFs3QQAAACgsRqYfd2+99c/Ll0T6PLbiMy/mDZeTygoLCr2nfJVG5E5i8WSyxUjh/gM9O5DRDPnfrdxxTdVF04LWvxT2LdVh3/+9fe6Lb8YG+ozh+ZmJqFfz26Gr9OUxOLSFT/uyMnN19bWCpw5wVpkUd+ZW385HDhjAhH9evL86ahLLBbL2sqCGa6E+w8d3+pkaW76GhPXeGfPnv30009nzpwZEhLSTLcQiUQdO3YkImNj4/Ly8qq4WCw2MDCo85K9e/d+/PHHQqGwzk/hDcds3cTicHj6df/9AgAAAMCbT1n5eur8pfz8wl0bQlksVvTl6z9uiwiePZmI3nawX/FtIBFVSCTzFq/p1KGdXUebBu806qMPxgwf1FR5vwabdh7o/967vbq7pKRmrPv5F+Yr1/b3zfi3u9jr8nWuxd6Jv5e0ccVCDodzKSZ2zeZd3wRN9x0+aNf+Y0EzJ7zm5DVXbGysv7+/TCbT19dvvrvY2toSkUQiSU1Nbd++fVW8pKQkOjr6119/HTt27Ntvv10Vv3HjRklJiZubW/OlBM2qIi+biHh6qF0BAAAANJiyxcMnz0ZPn/gJi8UiIs9e7o8epygUiuonaGtpjRs5+I9L15o3RzV5kPy0V3cXImrbxlIqldb47lVOR116v28PIrp2885HA9/jcDhE1LuHa3pmtlyhMDMxys0vkEorX2fmmis5OXnMmDFlZWUTJkwIDKz79wVN6NixY3379mX+yhgeHh6ff/75559/fvjw4epnZmRksNns5OTk5k4JmoNCoZAU5BHKVwAAAAANp2z2VaFQCHT5VYdjhg+qqJDUOMfczCQ3v0C1e89e8L2luenjlLSfwr5Nevhk4459Mpnc2FD/qwB/gS4/9va9zTv383W0VQCVZAAAIABJREFUe7o5X70RFx4afP3W3dsJif5jPyaimBu3/0lKnuA7tLC4JGzDzoLCYjabNWe6n01bq6BFK4d/6L3/19PFJeKAKeNcnboQ0ZGT56IuxCgUCncXx4ljP960Y5+bs2N317eJ6MTZaKm08uPB79dIb+OKhVVtaWWlgohV1xDlFxQJBbpEZKCnl5ae5ezYmflowZyppFAQi+Vgb3snIdHV2UG1UWqRoqKivLy8agRzcnJGjRqVk5MzYMCAlStXNu0d7+c9qxFJfZzyz6OkUV49q39UIa/Q1tEmojJJRVU8p6zItW9PUwvz/+3dM2bGRBXufjn1LhHl5eUZlz9S8Qu0Yq8+brziko5ERJTJku64c6ZJstII+JFTGYZOZRg6lWHoVIahUxmGTjUYN5W9ytCNsPFgGvWWr+LSMh0d7eoRrz49iKhC8lIFm5mVY2JkqFoSCYmPxgwf3NPdSS6Xb9q5f2lwgECgey76ysHfzvj5Dt24PWJlyJdGhvqXr91SMsG7cfs+v08+6tShXVpG1prNu1aGfCmXy+/ee7Du++D8gqJvf9jg6tTl4eOU2LiEdcsXsFms5eFb7yQk9er2TvTl60z5ev1m/LT/G127Zzb7+dR0zI3b7dqI2Kza1StlZuWamRgx7SH9+80KDpUrFB+814vH5VY9K9uxfduk5KcoX6uEhoaGhYXNnj170aJFVcHS0lJfX9/k5GQ3N7etW7dWnxFtEnkVxdUPKyXSyGO/e33yIRNXKBQVpWU6At0/D518+91uAgMhi8OquqRMJlEo2AJrE7YWJzY2tr2j3X+9+538J0RELErNL27oXKjllcfNNLuAKV9zOfLnfxetBH7kVIahUxmGTmUYOpVh6FSGoVMNxk1lrzB0DZev9a2Vra5EXPq/fb99MX18g2cS0eHjkX/+9TfTnjVlnONbndq1sezp7kRE9x88dujcUSDQJSLPd7t9vWxdSmqGrY21kaE+EfXq7rLn0PH6us3Jze/UoR0RWVmay2RyIlIo6JPhA4nI6MVOUTE3bg/y7svUn0MHemVm5/b1cNu8cz/zNXPyCkQWdW9Gejshce3m3Tl5+VvWLK7zhMzsXDNTY6ZtaKAXHhq8c9/R3QeOffiB55jhg5gazNLCLCb2TmOGqDVgalciCg8PZ7PZCxcuJKLKykp/f/+bN2/a2tpGRETw+fyGuvnPTAUvrRq9HR9bkl/4577jRNTV/Z12nTpcj4we9n++/fp7/77v18rKyn6DP6i6RMDT5mvxTQUG3kMG/rb7wDtu7/zX6tq1jX1TfRFQgbAokWkYmFrg7wIAAABAs8SmJla16y1fWXVNNjLuJCROC1rMYrF4XO7oof3tbBvet4mIRgzxqbF1k+6LKiUrJ+/8hZi4+PvMoVCom19QaGLc8KRuUbE48eHjqpfZ5BcWMZPDwhdrnpkiPDevwM3ZkYl0sbftYm9LRCJLs4zMnKKSks52Herr38nBfvu67x4+Tlm2+ud13wfXPkFcWsavNkdtZKg/Z7pfcYl4x96jK37cwex0xdfWLisrr31tK1RVu3p5eUVFRa1Zs4bD4QQHBwcFBUVGRpqamh44cMDExOQ1ZOLUw9Wph2v1yLD/8yUiU5G535xpNU7u6d2XaZhZWUyeF/Aa0oOmxS0qYRoy3ab/zQgAAAAAvDb1lq8CXX5Z+UtFV9TFmF7dXKjazsNKKKl+a5PL5SOH+IwY4lMVuRX/TyNmf0kulzs7dl66YJby0+rsysPd5eqNuBJxmYe7s/LLO7Zva2lu8iw9s/a7c9hsNjPlS0TP0jKtrSyISE8omDV13LSgxeLSMoEuv7S8vMmXwmqiqtp1wYIFQUFB4eHhS5YsWbVq1cWLF2NiYnR1dffv39+hQ72/SgBQGbcY5SsAAABAS6Bs6yY2i80UYMzhgd/OvNe7e41nX+ukUCj+Q/FKZGZqfCchqXrE2NAgv6Cwxml8He2KigqmLZfLichAX5iT1/DGUSbGBnkvenuWlpmbV+DctXNPd6cf1m2TyeSfDBtQ+xK5QjE7+Pv1yxcwh1wul8uuowQ10BcWl4iZdujan1cvmVv1wLCRgT6z4XBhUbG+Xmt/WWiN2pWIZs+eLZfLly5dGhMTw+Vyt2/f7uLi0nwJxGQnNnwStFDcoudPWaB8BQAAANBoyl6cM9in75Zdh5j25Wu3bNpaKZlTdejc8cTZaKZ9/MyfTi824G2Mzp3ax929n5mdS0S5eQXXb921bmOZ/DS1sKiYiG7euVcplRFRO2tR/L0HcrlcrlCcOn+JiFgslqWZyZXrcURUWSk7fzGmzv57uDmdPn+JWUh87PQfClIQkZ5QIJFItbR4PF4dNTybxeLraMffSyKiwqLilNQMc/M6FrVaW1mkZ2YzbR/PXlv2HJYrFET08HFKcYnY0ECPiLJz823aWjV+NFqe2rUrY86cOcHBwUQUFhbm4+NT7/UAr4bzYvW+/OXt6AAAAABAsyibfR3wfu/UjKwJn38t1OVbWZrPmjpOycn+Y4ev+3nP7+cuEFGHdtYBk8c2Pgkelzs3wH/Z6p/lCjmLWLOmjmOzWDP9fb8KCdPl67g5O3J5HCLSEwo83+02ZU4In6/t1OX5/itfTPcL27hz76GTFRLJ6KH96+y/U4d2Tg72n89bxmaz3ZwdXLq+xcSdHO31hPXOi86d5b/qx53FJWItLR6TUu1z9ISCykoZ0x42yGvPwRPTAkN4PK5QIPg6cCoTv3Xnn7EjBjd+NFqYZcuWrV69mmrVrowvv/yyd+/ePXv2VEdq0FqwKp+/eFnBVfb/eAAAAADwhmM1ZodhtZs597uNK75p8m7Xbt49ZsQgC7OXplUjjvxubWXRp6dbnZcEzA+tWlHM2LbncN9e7kr2r5obErYipGbZ1nqsX78+JCSkztr1tbka9+CBsOZ7X6H1aLvtF63cfCJKmTRO8uJNVwAAAACgEWJTE0NcfJm2ssXDLZtYXJqWkVWjdiUioUB39/7jp85drBEvKCwOmB9ae6Xxh/37nYy8UN9drsXe6dXjnSZJWEMFBAScOXNGjbUrAPvFEgk5F5uoAQAAAGiwVrqULjYuYc1PuwNn+NX+aEj/fkP696sdNzTQqzHvyrAwMzExMoy/l9S1i12Nj8orJGf++OvrOVObImUN5u7uru4UoFXD4mEAAACAlkEzFg8DvAosHm7lOqz9mS2REFHyF1PlWlrqTgcAAAAA/gMsHgaAVgSzrwAAAAAtA8pXAGjR5AqWXE5ExGYr2Ph/PAAAAAANhn/MAUBLxpK92LeJg32bAAAAADQbylcAaMmqyldC+QoAAACg4bhJSUnqzgGgeaU8fXKvIL7qMJ1TQkQimRCR1hDhSSq4hSVEVFEh+SPmktrzQQQRRBBBBBFEEEHkP0UKOCXk8rzNtbOr+boXgBYmt5Q1aoi3urOgpKQk/Oemglcct4rc7NhrfxORton5+LELmy4vDYAfOZVh6FSGoVMZhk5lGDqVYehUg3FT2asMXVFREdPA4mEAaMnklVKmwca2wwAAAAAaDuUrALRkihdvzWHxeOrNBAAAAABeEcpXAGjJqs2+onwFAAAA0GwoXwGgJZNLn5evLCweBgAAANBwrPv376s7BwAAAAAAAIAGsKo2cQIAAAAAAAB4Y2HxMAAAAAAAAGgAlK8AAAAAAACgAbhElJ+fn52dLRaL5XK5uvPRGGw2WyAQmJmZGRkZVQVzcnKysrLKy8sVCoUac2tWLBZLW1tbJBIZGxurOxcAAAAAAGhFWNeuXWOxWO3btzc2NmazMRnbWHK5PC8v7/HjxwqF4q233iKihIQEqVRa+eIlky0Yi8XicDhcLtfR0VHduQAAAAAAwGtRcXq66/TT4kafLxiwOXbzAO2mTIHLYrFcXFy4eKXEf8Rms01NTQ0NDW/dupWfny+TySQSiUwmU3der4NCoWCq9Ly8PMzBAgAAAADA68HKzs42NTVVdxoaLCcn58mTJ1KptLy8XN25vFbMKmJMwAIAAAAAtCKNX2zaDDOkbMyevSJjY2OxWFxRUaHuRF43hULRCr81AAAAAECrxm30n2bAxvOur4jNZsvl8ha8V5MSrfNbAwAAAADAC0U31k2cuO5G0Wu5mcbXrrEbZ43emqTuLFT06Ny+1X9mqTsLAAAAAAAAFRTdWDfdf90ff6zzn77h1SvYopQH9RZHWQ9Siho1pytO2rd+175rT4q1zLr2HTl/moeI86p51VT2JPJoms0wD3t+9Whp/IGtPxyNe1wusHfznhPwUVf9V75RyvVddww+HmSnR2n7vgx7Mnr5vO68V+60kcpiDkScePriiC0aNmOgkbLz/2uHht5+wz1Ve4o573H0U90eLuY6r5QPAAAAAAC0HhU3Nkz3X3e5sJKICi+v8Z9O23d85qbqTsNFN1ZP9N9WOGDFjh8Gt63xWcqxeRODTxtM295g+VoQGbZ6H41YsdOzfVnchpBNS47abBphpWJK9ZE+PnHkygeDXypfJTciFh6X+i1e/6FVQfTGsIUbzXbP99B7xRs9u7zvdHvPQXZ6ZOUzeVJJ29dWuzI4tl6jJ7rwiZ5Pez9q6g5VlPvor9smDihfAQAAAACgUSru/jRxxhqmdiUiosrCy2tmTOTu2DHNUaUKVpu0taniwf7AiUQvVbApx+ZN/Gr/A5lBL06Ds6/510/cMvUN97bXJ9J39/VuP+l2Uu6w7K3/F2G8aPkUO0o/+t2nt71PLfIo/n356KPSrpLHNCJs+N2gDZntKV3sE7p8ikXSvrBtu25lk6mDX+AM37d0o5dP2kW9hEmX48VmH8yYP8/x+txZEbFl0vjpYbQuaPCL+cPclLTith6edrpapOszemDsUXGejLSfnVsedjj6mcTkLe8588d4VJ+PFde8EeXHbVm969e7BWTq4Dt7hm/+/0aHXy+WxM34kjatco9ev/7xhE2LuhOlXPkhPOLsI7GeTa/PAv182vJyf18+OsrgA7p39pHUftD0FZOdX7VsrsKup86U5MaciY5+WFwpMHft12+AHf/puYNHeV6zPE3K48+uvm01Y2xXo8L4LXuy3p3i5aBVX4cF0XtOZHcbM7Izp/LhpdUX+eP93HTuXzl0ITGtQtvqrW4jP+hoJE8/se1ScVuD7KT0fN22A4Z6ueVGrz7zuKwyZctemjLWWe/JjYPn7j0qJqOObqMGdhHhhUoAAAAAAFCTtuO0vdcmEclOf9Ft+lEatvnvtQM4r7Jjk7bbZzu200T/NZerV7D/1q5ztu/4zK2hObvM7HSOmejFbKtoxDe/L/Y0qe/kMoMPvlsfPsiQiEr4zkt//m6KLcVHbN7HGbjt4OZNg6S7fjr3hIiIHmcaTFm1fruvYfSBc0+MvFds9nPlOwRu/rd2JSLRO872j06tOZqQKyGy8Z4329uGk3Zk7eFcr29OHQybon9lTcRLj7zWupH0yq5tkfojdx/cttuXd+TH3x57zDga6K5nM3TTqo9s/r0ubV/4rkSn6Uf3rV/qnrZm9SkmQ3pWaDNz+dHQ9yVnTkXmNHLEVff0ctT5cvvxMz4N8DJMPPvnjWKyamtSkplVTLKnT7PKslIelVFlRla2maitlpJuDO1tdJ+mZBFRdkq6Tvu2orLEE1FZHYaM+XZKb1HKlfNJMiIieWk222HitNEfm2ZFx6ZzO3vOHdieb+oyZayzmTz30vl73B4jvp3xgX3utXMJZc3+zQEAAAAAQENxiaoeLH2l2pWh7fbZju1zehnIHuwPnDjvWEqN2lW74SWnMilxeMoqpuraO/dtq8t8AZGLu70+jygt9napq2cvEYdn09vd7llSYhkRUXuPXl2NdG0cO5nkF6bV15vNRytCBppc2zbeL2ju1itPyojyE648s/nA00qLY+jp0akk6UH6v2fXulFJWnwiuXl5mHDIpPfQOd52dU9h5ydceWIzfJiDnpZu12HeXZ/FXckkIiI7j8G2unp2dvY62en5jfz+DZI9Ohfxzart36zavjo6t1q8IPlxhb1LF5E2R69jVzejrMQUGddKJMrNSq/IfZSuZ2tZmPxUkp1RIBSZ69XT4eLfHlYSiTpa07O0dHnxozSy7WBemfYsRa+9s5UW8a0d2nLT0gqIiNi69g7Welr8Dm2EZcWlL723ic3h61B+RmY+y3zAp5+O6frSs8gAAAAAAADNqXoF6+0d+FLtSg0XyBweyaQSle8uExeXiyNXTopcyfTm8EE5/VsMc4hIWd96b3nPCfX+LC1u36Zts8N5u/2kEknC8v/zW05ERFo27f+9uI4bSSTlPC3e81M9R9jU7p+IqKS0hHSFAiIi0tE14YmLxdU/5mlxiGT/6TsrwbH1fvGoanVySZlUW0eH+cWFto42lZdLSGDeln/vUVLKI+32A+zTjj5JERVI2nUzaaBDy7b20htPs/QeFZv3EFFlYqU068a61TeYD42cXh5tNhHJKl/6ITB8d3C/sj+vbdoS28Gl+4ce1k22ahoAAAAAAKBh/64iLqSXaldquHy1MBPRg/RMIisiovSjy2fc9dg934xIKmlUUaelxRN8uGjTPLd/Q9GNyzr+8KZoizGf9TbUsnL2G+5+ZHVcEsdGS8t50c4gH8G/p72YxKx1I9mTLTrSEinTLki8W2jiZFPHsme+rpBKS8RE+kSS0mKpwEZQ+6TmxuHyKkrKZUQcIlmllLg6HGIbtrOUnL7+hNr3btee9G7G35AYv2vZUE9sc/s2ZX/9/TjfqmM7LeJyuDyr7rPGdv13i2N5upKrSS4plpv0Gzq8X97DE7+eP8QfPtEVBSwAAAAAALxOTAU7ewtNCX95K+OGFg8buX/gkHZk35X0MqL8uCORSaK37PQ4hiLTgvi7aRLxk+gb9S7+JSLiWHW1592IupIuIypKOnkmobju00ibxLn50uoxE37hyV8ORz4pJUlB7LWEYlMrkaldV9MHkVFpEqLiR1eOXCtQdiOOVVd7unHpeq6Mcq9ELPzxcrqMiMOj8oLi6k90mjq4WT85cTSpWCZ9ci46XtTFQ7V3z7wKtol9O+1Ht+5lS6g8I+F2rrl9Gy0iTjtr4/yc0nZtTbiGoraUm61nYdvwYl5Ouw4m6ffTzTq01SHiWpqb5T6+nSYhkmXfv5eQV8+vHNgckpaWSYikKSf2nDiRLOEaWon0OWXSJpt3BgAAAAAAaDRtt882b671Gp4Gn641HBwUkLt216Rxmyq0zLq+N2PRMCsiGjzaM3r9NwMPm3l0NFB6Oc9j4vSksF2TfLdW6Jh5DJvUt86zBM4+HseWzwsz+XF+1e5NokHTlxbu2rAwYEkRiex6BX7hLeLwJsz+aMn65QN3iLVN7T6e1kXpjXgefpPiV+8a77tJy9zZd/bQrhwix16DeZtnLzDcvsb9xYVWvoG+6avXDzsq1rN2nxI01IZDufS6tevt+e6ZS1s23iC+iZO3Zw8DIiIdKwszbbK15hDbxL6NboKWqNZ7YmWPzkV8c45p673rO2qANem0t26rXWFvo0VEZNRl2HsFR49H/FnB0TPv6N2/njf2Wnd05fy544DuzE+dB3yQdehsxOIyjl7bt4c5GTbXFwYAAAAAAPiPWAqFQt05aLw///xT3SmojZubW8MnAQAAAABAi1R5+gvX6Udp2ObYtQOa/6WbDS0eBgAAAAAAAHgDoHwFAAAAAAAADYDFw00Ai4cBAAAAAACaG2ZfAQAAAAAAQAOgfAUAAAAAAAANgPIVAAAAAAAANADKVwAAAAAAANAA2LoJAAAAAAAA3lxFRUVMA7OvAAAAAAAAoAFQvgIAAAAAAIAGQPkKAAAAAAAAGgDlKwAAAAAAAGgAlK8AAAAAAACgAVC+AgAAAAAAgAZA+QoAAAAAAAAaAOUrAAAAAAAAaACUrwAAAAAAAKABUL4CAAAAAACABkD5CgAAAAAAABoA5SsAAAAAAABoAKXlqyQ7emvY+LGT+gyfMX7BtpNJpUz4SviMPl+eSiciSts1Z8akX568SgaJu+b3+dCvz4d+fYbPGDYrbEN0muRVunshfmvQoAXn0oko89SMoTN+uNEUnQIAAAAAAICaKClfpbE7li88U9B19OSlgb59OXHLv9l0MrPGObo2Tk6uNgavmoW+85Svg5YG+g7vWHBy9XcLz2QrPTt735d+w9YnKO/SxMa5p6OZ8FUzAwAAAAAAgDcCt95PZAmR0dnth3w3b5gNEXm+I0iftO5IVNrgMVbVTjL0nDjD89Wz0DLr2t3ZlUPUu5erYP6MPceu9J3kwX+lLkU+fotePTEAAAAAAAB4M9Q/+yqTFpeTlo7u80NBpw99B/a0qnHOky1T/UbvYBYPS59E7Zo9dcb7QycNm7XuyD/PVxpT2ZMjK78ZNsrvfd+guTvichvIh9fVy6N9UdzVJOawNDZi3fPVy8uOxYuJiqJnDw3a8A/lnlneZ2pEvIyIpE/ObHt+38/W7btbe4VzdaWJR9dNGj+pz/AZ45ccis1vIBsAAAAAAAB4Q9Rfvmp18nDkJf6+68gjpiA0dB02ZoqnVX2nS/45tDD8iqS779JFM4abPlizPCK2jIhKr2wKW3PX0Hd20NJxndKPb/4hsqCBjEzNRCROz5ESUW7kpoUH0+zGzAgPHGiTdGjh1jiJfrf564J8bUjPY9K2kIH2HJLc3DV7Y5z2e35LQ2YMN32wIfy3RFm9fUtuRszd8cBkyIwVgQNtHh1buPFKcQPZAAAAAAAAwBuh/sXDZDj488nxIVvXzAn61clj8JCBw7ubadV/dnzUlcfW7++Z7GlD5GFbcGPSsegkcu0Yd/KK2GPyJN/ehkR2JTcDll+5V+zjoackI44WcaQklRIVRJ9LII8Z84e4axGJcuJGH7h+Q+bsYWNlwictfTN7K0MikrT1XhQ60M7RSo/IQ3z5f6ufJJWTvaDuvnMfpeUKunw8wt2DQ/YcyYabkjwiZckAAAAAAADAm0FJ+Upk4THvxy6Dz53ad/LChiXRR3r7hX/lKeLUeWppenqBllV7EXNk5LnoRwcyIkpPfSIx7GktkEikRDyRhaHkdmqejPTq7uRlsuykNKmNmxVJpBIiEwtTPXF2ej6R6UtnaZna2KQcWzMvOjaltLhcLJE5UP2zryLHTu1/Obdx9Sntcd6uHiMXeTQiDQAAAAAAAHgDKC1fiYhj2LX/mKX9Rz6J3PTVj7vWRDmv8DGs6zxJhYxIi15Mz/JMrKyIiMqkFbLsffMm7as60UrawHpdmYRkPOLxiEoryil+1/z3d1UlYyOp/VKdR8fmfneKvH2XznTQu7vL/yepss7fGrP2a8Ga7cdmzzhm3/ujOdMGdtVXng0AAAAAAAC8EeovX59c2RBZ4DF6oKs+EfFsvIb6HLn+a8ITqrt81dLmEElIQvTSAmMtIo7Zh7OnD656ZlbLzF751GtmWjoJXE15RDxtDtkPmzWnd9WLeQQi05qnJ0ZfTjTtu2maZ1cOURqPSGn5SmTi9tFSt4FPrvy2emPE7GW054eBIuUXAAAAAAAAwBtAyYtzUq8eP5/7lqdrb2bzYUmJhLR4vHrO1hWJDCX/pKUT2RCR+MqSWb+ZBC7/zMpMxCmt0Grf9a36LqxBGht5/bF+l5l2RBwzkTndkBl0fcuuzjOZ/ykpKSUej1mNXFxUWteZ1TrfFfa/Mu+l09xtPEYuyn8wbGtSvGSgSMkTvQAAAAAAAPBmqL98tfX2dTu/fGOYXr53T1N6cum3Ezlmwz3rrCSJiLp6ebQ/c2r1LrMJb/MenzsULXNYakvEd//Q5fDyXZv2kXdXQWn8mUORFpM2TbSrWTBKshNvxFVICpJunNsXVeoxbaQHn4isfDzt/rdv2w9WI31seLm3zu2667D0h4E2JDDR5+X+c/3kDbO+blY29lZa565sOdzGk5N05ECChOwqyojqXhLME5lS/NZDa6zoQ2vplegnJHrfHrUrAAAAAACAJlC68/BX32j9ErHvwNYjRWRi7TD8K78pjvVOomq9NXLpbOnqfbu+OizRs3X/7Gs/Dz4RGfp8EZj706594ctzZYL2jn0n969VuxJRUdyGJXGkJRDZdPk4cMYETzMmLBoWsLR828YDm04UkYm182B/DxsiIt2ew7y7Lj+3eo9ZV5ePbLz9Au9u2vLL1lhTB79PP9I7ea8kn8ii7iRFg6avzN+2JmLTbDGJ7HrNnzvUptEjBQAAAAAAAGrEUigU6s4BAAAAAAAAoG5FRUVMg63ePAAAAAAAAAAaA+UrAAAAAAAAaACUrwAAAAAAAKABUL4CAAAAAACABkD5CgAAAAAAABoA5SsAAAAAAABoAJSvAAAAAAAAoAFQvgIAAAAAAIAGaGz56vnR/12/dbfqcNz0eWf/uExEefmFfT70y87Jq2oQUVl5eZ8P/XxGTPYZOcVn5JQ+H/rFxiUQ0fkLVyd8/vWAT6b1Gzrxf/t+I6IJn3996txFps+gRSuZIAAAAAAAAEAN3ObotLLy/9m767imuj4A4L9tbIzuFAQJFRGkBAWxsbs7HwVbUTHQx8JAsQsbu7sDA0ERRRAkBOnuhgHbve8fV+eebYSIGO/v++GPu7NzT+3esXPvuefwAGDz6kWaGqpUiJqK0ueE5C17jm10X2BjYbp0jdeXqCQJNNrPKANCCCGEEEIIob/JTxk8LCcrw5ZkEQSho6VB/UmyWGERMUYtmttatqXTaECSVEwVZcWCwqKfUYZf7uqdx02Qy8OnAeUVnCbICCGEEEIIIYR+rZ9y9xUA7G0tj5+7rqqsWFxadvLCzU2rFigrKSSnpoeER6VlZAeHRRkb6gNAB2vzu4/9+nTvlJtfEPkpzrxNy59Unh+Rk1ewwcu7gsNppqnu7urMZNbdaNRgaQDg8Xiee44lJKdJsljurjO1NNSEYl6+9fC+rz8AzJw4soONeU277D92PievoJ1pq6Gsjb/OAAAgAElEQVT9ewjubm7a8vjZa3P/GdcoNUUIIYQQQgih39bPmrppofNEFSWF2W4e/27e165tayk227GDVXuLtsvW7fQPfD+wd9eqqmoAGNKvh7Gh3jhntz1Hzhq1aP6TCvOD9h87P2vq6CM711mYtb5080F9drn14NmQvt0B4PajFy2a6xzZuW7RrEm7D50RipaYnBYcGnls1/p9W9yPn7tWWVUldpf0zGwZGem1brOjYuJIkiQIgurxAoCWhlo1l5udm9+YFUYIIYQQQgih3099776+uOUj+PKstye1oayk8PLOKWqbvwEASoryG90XCO7CYDDWLpsjlCyLxVzl6vw9BW5qBEHkFxSZtDQAgL49HZeu2T5+xIDad0lOzVBXU2EwGADwKih0zdJZAGCor8uprKrgcKTYbH5M/zchg/t1p9Fo0lLsDjbtQsOj7azNRXfJLyzWUlcFADk52QpOpd/rd2oqSvxEenbu+MDXf9LoQT+h9gghhBpu9ea9Ji0Nxg3v/6sLUqPnAW9NWxmqqSr/6oIghBBC9YIL59QhJ6+A31eUZLGqqqup7aNnrs5dttFlyXpfv0ChXQKDwyzNWlPb5eUVMtJS1La2plpGZo5gzJS0TN1mmtS2rrZmanqW2F20NdXiklIAoKCwiC3Jeh8WZWNhyk+kTSuDsMiYxqsxQgihRlDN5SYkpb56G/qrC1Kb5/5BOH4HIYTQHwS7r3WoqODIykrzX9LpNACIio0vKCze5+m+d/PKSzcflpVXCO7yOT6phZ7O1/jfWlhWVlpomqUKDkdORlrg3QqxuygrKjTT1PDYccipq/0Tv8CenTsIJsJgMKq53EapLEIIocYSEh5tY9G2uppbVFL6q8uCEEII/SV+1tRNfw3i6yTJgnhcHtXJZDIlVi6cwaD/5ypAVk6e+teBWKTA7nQaXSg14j/v0giCrGmXwX27De7bjSDJLbuPrlw4Q6g88rIyxSVl8nIyDaoiQgihxvfqTYidtZmMjNTrt6F9uneiAr32nzAy0Lt+11dDTWXrGtfc/IINXt6JyenammrDBzoFvQ9fuWhmTm7+ei/vvVtWUrvs9D5lZ2Vub2tx/8nL7Nz8zOzctyEfJSVZqxY7l5aWHzh+oai4xMHOynXWJBqNBgBxiSmee44VFZcqKcq7zZtmoKcDABNmLV+zZJbXAZ+8/MKO7S2oyDMXrU1Oz4iKTehibzN72hhOZdW2fcc/xSaQAMP69xw+0OlXNR1CCCFUE7z7Wgd+r5JCAxoAtDUxlmJLrtiw83NCsp6uNpstKbhLNZdLp4tpWJIkhcIFEydJoDOE9xLa5alfYPdOdq/fffDYcejm/Wf8cCm2JHXnFiGE0G/ibehHS/M2dtbmAW9CBMOv3/XdsHzu1jWuALDz4KlOHaxunN6zde3iB08D6kzz5v2nvbrZXzmxc9bU0Rt3HL55/+mBbasuHduRkZVDjVImCGLd1gPzZ4y/eNTLddYk9417eDweAJAkefbKnR3rl1486pWanvk25CMAHN65toOV+b9LXGZPGwMAZy/f1tfVPuPteXj7mofPAiKiP/+MZkEIIYR+BHZf68BmS5aWlfNfcnk8amP2tDHOk0cdO3vtyOkrtezOjw8AxaVl0lJswXcFEy8uLaXerWkXkiSDQj52sDH39Qtc5eqclpmVm19AvVXOqZSQYDS4jgghhBpXXGKKuqoyW5LVtrVR5Kc4wUc8hvTt3lxHCwB4PF5UbMLwgb1oNJqcrMzIQb3qTNa6namlmQkAdLKzKiktmzx6sBSbLSHB6N3NIfJTHAC8DflobKjX1sQYAFoa6hvq60R+iqf2nTBqoIyMNIPB6NXNITImXjTx9MwcS/M2ACAjI+0yeRSPIBqhIRBCCKFGhd3XOqirKmdkfZlvicOpZDGZAJCRlVNWVq7fvNnmVQtj45OzcvIEd5GRlqrgcPjbRcUl1HZqWqb2f9d91W2mmZCcRm0np2boamvWsssz/6BuDu3LyitUlBQBwEBPJy0jm3qrpKRUThZHDiOE0O8i4E2IrZUZANDpdJOWBiHh0fy3tDW/fKvnFxSpqSjRaTTqJYvFrDNZLc1v/0QU5GR1mmlQ2/JyMsXFpQCQkpbZ0lCfH6d5M62M7Bz+Nn/HEnGP4/bu0clr34mPUbEAYNWuze+5EjtCCKH/c9/RfY2I/txl0JRGyfXanScbtns3SlI/G51O11BTCf0YDQB3Hr2wszYHgJDwqOv3ngIASZI8Ho/x30G/utpa/I5lJzvL63d9ASA2LkmKLUkNM87LL/z6rtWNe74ESZaVV7x++8HctFVNuwBAcWlZx/YW0lLs4tIyAMjKzlNRVqTeYjAYkizWz24KhBBC9RQQFEL9vwAAO2vzV/8dP0ypquYKLqX2g0ggAaCktOz8tXvjXZZRf4+evwIxEziAuFkdwNay7bIF04+fu774323xiSmNVTCEEEKoETXd1E0R0Z9nu3lQ68eam7bUVFdtsqx/0LwZ49Zv8y6vqNDSUFu92AUA+nTvtNP79Lzlm7g8nlOXjqrKSoLxbSxMo2LijVo0B4CBvbt67jk2fcG/givczl2+6cjOtbIy0i2aN7NvbzF9/moaDWZMHMGWZNW0CwAM6dsdAGg0mnGL5mu3HlBXVdbR0gCA3PwCJQX5pmoMhBBCdcgvLIqNS1q2bgf1kkcQDDp9octEoWjSUmz+UJ3/oNFIsZ3OepCSYs+YOKK/U+eG7W5ibLBjg9v7D5GrNu/1/NeVv7QbQggh9Jto/O4rQZL8oVA1MWrRnOrd/RFUlZX2bF4hGEKn0xfPnlxTfCtzky17jg3s3RUAGAzGykUzhSKcP7yVvz1iUK8R/33eSewugoYN6DlsQE/+y7chEQ52lnVXAyGEUJN4FRQ6uF/3BTMn8EOmLVgdl5hiqK8rGE1RQS6/oIj/T5P4+qypgpxsUfG3wb1Ca7PVTkdbIyzie1YCF/h/fe7q3bHD+tFoNKt2bYYPcAoIChkztO93JIUQQgj9fHUPHg56Hz52xtLBE+c9fv6aCsnMynUcMIl6PvPRs1djZiwBAF+/wBFTFy1YuXnlhl0A8Pj566GT5vcZ5bxp1xGCIHz9Al2WrCcIwnHApJzc/OPnrrt9vSwd9D58wqzlfUe7bNjuTS2L6usXOHnOyp3ep/qOdlno7vld/7l/B2y2pJKifGZ2btNk9/ptaOeONk2TF0IIoToFBIV07mgtGNKlo02AyPhhGo1m0bb19btPAKCCw7l08yEVzmIxmUyJj9GfAeBj9Gf/wPf1z9rO2vxtyMdPnxMBgCCIK7ceib/B+5WSonxa5penXSJj4p/6BwEAl8sL+Rit9d/JGhBCCKHfQR3d1+pq7novb3s7yy3/Lkr/OoNRTbJy8rrYt1/oMjE+MWXzriPLF/yzf+uqN8Fhfq+Duzq0371pBZ1Of3TlsKrKt6G2OXkFKzx2jRzUe//WVSmpmfuPnafC45NS5WVlvNYtSUpJe1iPtQR+N5NGDfI5f6MJMrr72M+pa0ecdhghhH4TVVXVsXFJ7UxbCQZ2dWjv/0ZML3TW1NF+r4OHTpq/aNVWGwtT/r3QJbOnbN1zbMyMJZdvPuzuaFf/3JkSEuuWzfH2uThx9opxzm6lZeVsScla4g/o1eXo6aseOw4BgOusSc/8gybPdZ8yz11fV7uLPV4YRQgh9NupY/Dwp88JFRyOy+RRTKbE5NGD3gSH1RJZU0OVGtRaUlp2dNc6A31dADDS101Jy2AwGJIsJgAITVPx7OUbYwO9wX27AcCMSSNWeuxaMmcKAKipKk+fMBwA2lu2TU7N+JEa/hJKivLTxg9rgoxsrczUVJTqjocQQqhJsFjMKyd2CgXq6Wof3rEWAJbMmSoYrqyksHvjcmr7ZWBwXn4Rtd2mleGpA5uFEunb01HwpWAEO2tz/kxRzXW0dnosE9r3rLcnf9ve1sLe1oLaNtTXvXRs+5fCKCp4rJhXjyoihBBCv0wdd1/zCoqUFRWYzHo9Isugf0lNTlYmITlt8lz3PqOdg8OiCKLGKSgysnOp1WIAQE9Xm1NZlV9QBACsrzmyWMzKqqr65P67UVdVboJcsO+KEEJ/Ll+/wKjYeACoqqq+/fCFjYXpry4RQggh9Furq19KklDHNExifE5I3rLn2Eb3BTYWpkvXeNWWvEDPllbXhE8IIYTQ38S0ldHuI2cSklIlGIx+Tp2x+4oQQgjVro7uq4qyYlFRqdBkwtRKpJzKKgUAgiRE9wqLiDFq0dzWsi3At9XlxPZONTVUXwS8pbYzsnJYLKaykkJD6oEQQgj9aTQ1VDevWvirS4EQQgj9MeoYPNzKqAVbknXrwbPyCs4DX38qUFFBTkVZ8eb9p1Ex8ZdvPhLdS1lJITk1PSQ86s6jF8FhURWcSgCQk5UhCCLofXg1l8uP2dWh/ae4xFsPniWlZhw/e71XV3u8B4sQQgghhBBCSFQd3VcmU2KN26yL1+6P/mcxg/FtettFzhPvPvJbvXmvYQtd0b0cO1i1t2i7bN1O/8D3A3t3raqqBgDdZpr2tharN+8tLS3nx9RUV/VYMf/SjQfOi9cqKcrPnT62keqFEEIIIYQQQuivQiPJGudVQgghhBBCCCGEfq3i4mJqo467rwghhBBCCCGE0O8Au68IIYQQQgghhP4A2H1FCCGEEEIIIfQHwO4rQggh1NSOn7vutm7Hry7FH8nXL3DMjCU/L32v/Sc89xz7wURi4hLHznQTml4kIvpzl0FTfjBlQWVl5Ws9989dvnHRKs+0jOxGTBkhhH5b2H1FCCGEUAM1epesJt2HTguLjGmCjBpMsCk01dVGD+n9s9cC3H/8Qj+nzvu2uM/9Z9yOgyd/al4IIfSbwO4rQgghhP4SxO+xnoK8nMyQfj1+di6JKWm2VmYAYKivW1lZhWtJIIT+H0j86gIghBBC/9deBLz19rlUVFLaxd7GddZkJlMiPTN7g5f354Tk3t0dAt+FubvOtDQzKSkt27D9UPCHCE111aVzp1q0bQ0A95+89Llws7iktFsnW9dZkx89Dzhw7MLtc/tpNJrn3uMlpWUeK+bVmWNQSPiW3Udvn90PAGev3Al8F7Z3y8qysnLPvceD3oerqSq7zppkaWbi6xd46uItC7PWj569amXUYqP7/MB3H9ZuPQAAjgMmXfPZpaaqzM9ivMuy9hZtA4JCqqqrJ44cOGJQLwAQW4U3wWG7Dp3JLyjsZGe1bP50FouZlpG9aefhmPiklgZ67q4z2ZKSgyfOA4A5bh6rF7swGHQeQWw/cPLxi1etjQw2us+XkZby2n8iKSUjKydvaP8eY4f1C3ofvufI2bz8Qntbi8Wzp0hLse8/eXn+2r1TBzYDADU2eNn86ZzKKs89x14FhRgb6MnKSLc00p82bigAFBQWL3T3jI6N79vTccHMCaINKJqajYWpYFOkZmS5rdvx+MoRAAh6H77z4KlyDqebg23jHjnzZoz/9oIGP/tmL0II/Q7w7itCCCH0y2Tl5HnsPDx/5vh9W1Z+iPh059ELANjlfZrJZO7ZslJJQT4rJ4+K6bn3uASDcfrA5s4drXccOAkACclp2/admD1tzP6tq8KjYm8+eGpnZV5UUpqUkg4A4RGf2lu0rU+OVuYmZWUV1F5hkTG21mYAcODERS6Xd3T3+j7dHTZ4eXO5PACIT0qVl5XxWrckKSXt4dOArg7td29aQafTH105rKqiJJRRZnbu0V3rls6ZuvfIWerJTNEqEASxZuv+EYOcDm5bHfHp87W7TwBgz5EzmhqqPns3KsjL7T58RklR/tGVw0ymxI4Nbj062wFAZlauorzs9nVLqWJQ2X1OSF4yd2rfHo45eQUrPHaNHNR7/9ZVKamZ+4+dr6nxr995EhoetXnVwqEDer4N/cgPD3ofPrRf9+UL/rl6+3FCclp9PseamqK6mrvey9veznLLv4vSs3Lqk1T9mRgbUBs5ufnKigqNmzhCCP2esPuKEEII/TJ+r9+Zmxh3bG9hoK/bw9EuJDyKJMl3oRFTxg4xMTaYPmE4my1JxZw+ftiyBdO1NdUd7KxS0jMBIOBNiIVZ6y72NgZ6OmOG9s3LL1RRVjTU1/0QEVNUUpqcltne0rQ+OUqx2W1NjEM+RpMkGR4Za2tpBgBPX74ZN6K/jpbG6CF98wqKUtMzAUBNVXn6hOGmrY3aW7ZNTs1gMBiSLCYASLHZorf+ujvaKcjLdepgpa+nExIeJbYKVVXVFeUcI/3mBvq6a93mtGvbCgAKi0p0tTWbaakvcJ4wpG93Go0mxWYDgKQki8FgiBaDys6xo7WtZVtFBblnL98YG+gN7tvNQE9nxqQRj54F1DSqNigkfEDvrlbt2vRwtLNu962tujnadnFo39WhvYaaSnJKen0+x5qa4tPnhAoOx2XyKBNjg8mjB9UnqQY4eubamKF9f1LiCCH0W8HBwwghhNAvk5WdFxwW5TRiBgDwuLw2rQxLSsuruVwNNRWhmEoK8rsPnQ4OjazgVBIECQC5eQVqKl/G6/Z36kxt2FqbhUV8UlFS0NZU09ZUr0+OAGBrZRYaHm1uYsxg0Fsa6lVwOKVl5YvctwCNBgAEQeQXFAEAi/nlZwOLxaysqqpnHdVUlPLyC8VWgc2WHDu8/5I124b27zl6SB8VZUUAmDhy4Jqt++OTUieOGtixvYVogmKLwaB/uSKfkZ2rq61JbevpanMqq6jCi8ovLBZtZwBgMZkC6VfXs5pi5RUUKSsqMJl1/9wiSdL/zfuq/2bXyriFjpZG7TsGf4ig0YD6HBFC6K9X9/fpgLGzi0pKAUBGWsrGsu3SuVMV5GR/fsF+O/d9/WVlpBw7WM9bvmnvlpU/NS/PPcdcpo6us51PXrhp2trIxkLMxXVR/PJPmesuIcEAAJIES7PWLlNGUy+FJKVmXLh2b9n86Q0of31kZudeuvFw/szxO71PBX+IZEuyAEBdVWXJ3Cn1GQH16XPivSd+i1wmNW6pqJYHkty488jWNa788E07D48Z1s9ATyc2Punm/adL5kwtKi4ZPWOJjpYGjUYjCHLEQKe+PR3FpllWXuG13yc+MYXNluxgbT5l7JCmeTyJ38JNkNcvdOOer6SkZN8encS+O9ttw4Gtq/kv+Z/vei/v7euXCsYkCKLf2FnqX3sCqxe7GBvqCaX2PODtniNnlRXlaTQakykxb8Z4/si92nEqq7btPZ6QnKquqrJ++VwWi8k/v2ovfy34Z/T37vgzrPXcP2f6WMHnHhvRq6DQE+ev02i00UP69OjcAQQ+VufF6w5tX/MzMm1KPILoYG0+d8Y46qUki0WShNiYXgd8SII4fXBLSlrGbDcPKpAE4fuKHazMN+06oqKsKHbksNgcAcDOyuzK7UftTFvZWLSl0WjUUOHNqxdpaqhS0dRUlPwD3zesjiRB0Om0mqrgMmVUpw5WJ85eGz9r2fZ1S01bG3XqYHX2oOfZK3dmuq6dP2PC0P7fNwcSSXxrk9q/b0lCfFM3JpKE+n3l02g0FpO5xnN/dTWXCrG1Muvc0ab2vcrKK46euea1dvEPFhMhhP4U9Ro8vGDmhDPenl7rl2Zn523ZffRnl+n39C7kY00/BRoXQZIlpWVU33W224bGSpZffklJ1tFd64/uWn9s93oWk0k9aNT0At6EONh9uaa+ytWZKtKQft299vnUZ3djQ70ZE0fUP7uc3Py1nvtrjyPY8vVh3qbV0V3rj+xcd2DbqofPXsXGJYmNtvvwGQdbi5P7N3l7/VtcWvbwWUD9i/0jBFv4j1P/I79PD8cejnb1iVn751tcUuZga3nqwGbqT7TvShk5qBf1of+7ZNa2fSfqeffpzsPnRgbNj+/xcHedyWIxG1Z+IT/yjfTo2asb9582bN8mTpkkySOnr+zY4HZo+xo7a3Ohd7f+FT/Z1VSUCotLdLQ0qD81FSV5OVkmUyInL18oZmh49JB+PeTlZPidM9WvdzUBICjk470nfgBgZtqyqKT0mX+QjaX4I0Q0RwAwMmhOEuTdxy+omWzlZGXYkiyCIPjRqF6uqPpcj8vIzlVWUhRbhYysnKt3HrdtbbR9g1tHG4urdx7zeLwL1++z2ZKL50xZ5DLp1MWb9c+IoqmhSg11ptJnsZjKSgpstiSn8ssJS3zt36qpKOXkCrdzfYhNTWwJVZQVi4pK6zkfsp21+eZVC6lbtbZWZltWL6rztu3eI2enjhsqIyP9HaVHCKE/Wb26r6oqSno6Wm1bG813nuAf+L60rJz/1m8yQ/3PVs3l8ng8/gNIP1Vk9GfTVkaNm2ZN5Z88drDfq3eNm1c9hX6MbmfaWijQ1sqsqLikqh4jteg0mmxj/7ducMtLsljjR/R/5h8k+lZxSVlWTl7PLh0BgEajTRo1yNcv8EcLWj9iW/jvw5ZkCXUIa1L751tUUqogJ1f/fDXVVTtYm3+IqNcqlKkZWTbtTAFATlZG6K36l19QU34j/VolpeWa6ipysjI0caf83zEUqINNu6iY+FsPniWnZhw/d/3yrYc0Gs3Oyuz0xVux8Uknzl3ncCqpmMqK8i8DgyOiPx8+eZkgiMqqKntbi5DwKP/A94nJaQePX6ioqAQApoSElblJdm6+dbs29cwRAGg0mo2l6afPifzHZe1tLY+fux6fmBL6MXrRKs8KDkdsanKyMgRBBL0Pr+ZyKzgcn/M3+D8Sbj98Hp+UeuOeb1p6lrV5G7FVoNPp+4+ef/TsVWpGVk5uvoqSIoPBuP3wuc+FGxlZOUkp6dRwYiqj0PDo4pKyOpu0q0P7T3GJtx48S0rNOH72eq+u9jQazUBfNzM71z/w/eu3oS8Dg6mYdtbmdx69CIuMeRHwNvhDRP0+MQAAsakJNgU/ZiujFmxJ1q0Hz8orOA98/etMmerBdupgVZ++6+u3oSwW07aG6xQIIfRX+r5nX/V1tQEgKyfvTXDYwRMXm2mpS7HZW/5dlJaRvWX30Zi4RGMDvWXzp+s20wSAqJj47Qd8klMz27QydF80Q01VmSTJY2ev3br/TEKCMXZ4v5GDekM9ZswX++hOE3v/IdLC3IT/8uKNB1Svb+2yOdR164CgkLNX7tBp9JaG+nOmj2EwGEdOX9FUV3368k12bv6AXl3atDI8duZaUXHJ0P49qLXgikpKt+/3KSwqodFpri6T9HS1qcT934RQw1AXunvGJ6UudPdcPn+6poaqz4Wbb9+Hk0D2d+rCf8YpKibu1MVbpWVlnTpYTxs39PW7D2ERn5wnjwKA9Mxsb59L65fPFS0/nySLxeXxAIAgCG+fS5/iEquqqscO69e5439GJJ67evdVUChBErZW5lPGDAaAai53297j8UmpSoryBnq67Uxb2dtalFdwth/woSbJnDN9LDWu0u918IXr9wCgbWvj2dPGUAmWV3DYkpJiBy2rqSjlFxZl5+Y/efE6PjHV2FBvwcwJKWmZOw6erOZy5WVll86dqqQoHxufdOfRC2rw8MOnAXcf+xEE0a5tK+qWbE5ewfb9PmXlFQwGw3XWpKrq6p0HT6WmZ63atMdj5XwOp3LTriOFRSUESSx0nmjUorlQyzeAuppKbkGhaHhKWobx1/QBQElRvuvXhRPEHjM2FqaWZiYA4O1zyd7WwrxNy4Xunp07Wl++9WjbusWqSoqiJRetvlALC7VGcx0tABA9nBqQe+2HDaXOE+FNcNjpy7cZdLqigrz7opksFlPoyBetoGCp3oVGSLPZvbrZp2Vk7zp0qqqqmkajL5kzWefrk298tX++xcWl8vLf1xdSV1OhbnwtWLlZQ101KSX90PY1omfBxRsP/F4HR8XE9+zSwahF83ehEYIDB27cf0qV/+SFm2qqSk9fBuUXFjl16Th2WD8AyM7N37jjUAWn0lBft7Co+N+ls6gJbPhnNI/HW75hp4GeLjUvzvrlc89dvRsdm8CWlFy3bI6SojyInL8Pnvqfu3KXIIjCwuIpY4cIVepdaMT7D5GpGVmp6Zk62ppz/xm348DJ3PwCA33dlQtn1HScUPvWnvLJCzelpdn+b0KKikq62NtMHTeUCqTTaU9eBI4fOaBXV3uhw7KouMR9056klPSF7p4bVsxd6bF718Zl1Mw9FP4o4sX/bjNv0zLofTgIfC1fvPHgga+/rIx0Z3vr7Jz8OdPHCpZH6LgqKS1zXb3V2+tfqu+Ul184ZeyQ2LikAycu8HiEsqL80nnTZKSlvusIqScDPZ2VC2f4nL+x69BpE2MDt/nTAWDBzInrvA7OW7Gpbw9HtiSLuq03f+YEz73H/F4HjxvWL6+gMCevwEBPx3XW5D1HzhaXlvbqas8fZGtjYVpUXFrTNT6xOQKAnZX55/hkVeUvs+YudJ7otf/EbDcPFpM5bKATdeyJ0m2maW9rsXrz3gtHvMrKy6/f9XXsaE1l3UxLffn6nZWVVQucJ1KDkEWroKOl4b7Y+fDJy/mFRVbmJhNHDQKAdcvmbNt3YuKsFXq62svmT6MyGj7Q6dTFWwZ6OnU2qaa6qseK+QeOnz9w4kJHG4u508cCgJ6O1rjh/T12HNLR1jBt/eUx0SH9enz6nOi2drtpK8NWRvr1f65DbGqCTcGPyWRKrHGb5bXP59iZqz0cO9QncTtrc9GxBmIdOX1FgiExb/km6uXwgU5dHdrXuxIIIfRnIuvSf8ysZ/5B1HZyakan/hOprkWn/hOv3n6ckZVDEMTkOSu37DmWmJLuuefYeJdlPB6vqrp66OQFR05fSUnPXOO5333THpIkHz9/NeafJTFxiW/eh3cbMjU+KZXH4/UeNfPK7UdxCcmj/1l8/to9kiTd1m1f73UwNT1rxYZdbuu211nCJrDj4Mns3Hxqu98Yl+cBb0mSfBUUcuD4BZIk8/ILXZasr6jgkCR5/Oy1a3eekCR5+NTl5Rt2Vldzq6qrpy9Y7bH9UHU1t15/X5MAACAASURBVKqq+p+F/1ZwKkmS3LTzSGx8EkmSaRlZS9Zs4+e1fMNO/vaspeupDb/X77btO06SZHU113X11vikVJIkfc7f2LDdm0cQBEGs9NgVHZtQWVnlsuTLLtfv+d59/EK0/DNd1/LTr6jgzHHzIEny9sPnV28/JkmysrJqzjKPsvKKxJT0LbuPkiQZEf2Z2iBJct22AylpGSRJ3n7w7OiZqyRJVnAqZ7quDXgTQpLk7kNnnrx4TZJkbl7BjIVrqqqreTyey+J11dVckiS37Tv+5n04lc7Tl28ePXvFL1tUTDy/SC5L1ldWVn2I+DR00vysnDwqcPbSDVS+78Mi/92yjyTJmLjEHQdPkiSZkpaxdusBHkGQJLl17/HQ8GiSJFdt2vPpcwL1LnUIZefkrdmyj0rt3JW7j5+/IkkyIzNn/srNoi1fWFS8dO1/DryNOw7FJaZQ+VIfhFCcN8Fhh3wukSJeBgafunRLNLymY+Z9WCQV4eCJix8iPpEkuWDllqOnr9RUcrHVF2ph0dYQezg1IHfRw0a0prWfCNXVXJfF6yorq0iSvHn/6e0Hz6i9+Ee+2AoKlur6Pd+HTwNIkly+fkdaRhZJksmpGeu3HRRKh/zv5+u6eqvoJ+W6euuMRWtclqwPj4wRrQhJks/8g85dvct/6e1zkTqkew7/5/XbD1Sg6FlAkuSOgydj4hJJknwfFnn41GWSJPnnF7/8PudvLHTfUsGp5PF4c5Z5lJSWkSS53utg8IdIkiRT0jP7jnYpr/jSwvwzmsvl9hw2nfrgnrx4PWzyAmre2odPA46dvUbWcP4+fBpw/Z6v2Dq+Dfk4avrivPxCkiS37Ts+Y9GavIJCkiS37D5K5SL2OFmzZV92Tl7tKfucv7F173GCIHg83tK126lj0uf8jUWrPKkDQOxhWVhUzP/g5i7byOVySYGPlb/Rd7TLc/8gUuBrOSU9c6H7Fir+Tu9T+46eEyyM2OPqzOXbtx88q6qunrFoTXlFBY/HW7TKs7S0jCTJx89fnTh3XWy9fraq6urOAyfHJSR/1177jp7jnyN7j5ztOfwf/t/if7fVvm9jGefsRh3bf4rZSzdcufVI7Fu/qg0RQgjxFX31HQvncCqrfC7cMNDTUVVWBABNDdVhA3pqqqt+jk9OSk2f9884PR2teTPGpWdmR8cmxHxOLCkpnTp2iI6WxoSRAyoqOADw9GVQv16djQ30bC3btmlpGBoeXZ8Z839Sv/275OYVqH1dxk1DTaWLvQ0AWJi1TkxJA4CAoJABvbpQA/nGDuvHH0c0sFdXCQkGU0LCtLVR9852EhIMJlOipaF+RlYOAOTm5VN3z7Q11Xm8L7NHpGdmi51j8Jl/0Ljh/QFAQoIxekifF19H/Pbu5kCn0Wg0Wj+nzu/DIlkspqK8LHVH6F1oRAfrdqLl5yMI4tCpy10cbADAP/D9wN5dAYDFYlq0bZ0osMydnq723K93LQz0dNOzcgEgJDyaumXHlmTxJ4+JjImjJlZRUVa0tmgT+SmOJL8NLp82bliLr3eYA9+FdbARc2n5mX+QsqI8NZays72NuqoyAKSmZ2ppqlE30yzNTPLyCwWHrPu9Dh7QqzOdRgOA7o62H6NjAaCgsLiloT4A6Ghr8m9r83F5XBqdDgCaGqqzpowW2/IR0bHzlm/i/70JDhctLV9pWfnJCze7OYpZj54kSZq4WTtqOmbEGjm4T00lF1t9+G8Li7ZGTYfT9+Zey2EjqJYTgUYDj5XzqU/cUF83PVN4UcSaKsgvFd+iWZOpkRq6zTRz8gqE3q3pzOLTVFft7mjn7fXvKlfnbft9+MM1a5KYnBb4LqydaUsqR35ri54FtacjaEjf7mxJFp1ONzE2oBbJzMjKsTI3AQAdLQ2Tlt+miRI8o/V0tal7oTYWpipKihZtWwOAdbs2CUmpUMP5W7vOHa2VlRQAwMairYVZa2oqNet2bRKS6rX6ZS26dbKl0Wh0Or2/U+f3YVFU4OC+3akD4LsOSyGa6ipdHNqDwNdyaFhUr24O1K1apy4dheKLPa5GDOp197HfjXu+fbp3kmKzP31ObNPKkHqksItD+8iY+B+s/nd5+DTg6u3HqRlZPudvKCnK6zbTqueO1Vxu8IeI+77+3Tp9+UaaOGrgib0e/L+fNyHfnyg5NWOX9+mklPQXr95FxsRRP0JEYRsihNDvo16Dh9dtO7Dei8bj8tTVVDasmEeNYhKcoV5FSVFaig0AUmy2mopyemY2U0JCSVGB+ulg1KI5NclnVk5eYPCHUxdvAUBVVbWlWeuGzZjfxGLjk4wExn/KSH8ZjsViMisrqwEgOyfP6usjRmy2JDVhIwBISUnyY8p/feZNksWqrKwqLimLiU/iD/gpKCqurKqSZLH834Q42FmKliEnt0BTQ43a1tZUex7wltrmTxShoqQYGh4NAB3bWwS9D+/d3aGktIz6DSpU/srKKufF6wCATqd3sDYfPsAJAHLyClxXb6UilFVUWJm34c8DISMtFRAU8ujZKxpAYkq6sUFzAMgvLFJRUhQsIY/HkxR4hE9bUz07J59hyhg5uPe8FZvGj+jfyc6KeosgiLKKCsGHADfvOkJ15Fo0b7Zs/j/8fKmN7Jx8wQHk6mrK+QLDdLNz85/7v5WUvAkAXC7X3s6yrKxcRubbGL/ZU8cINebwgb3WeO6LiPo8YeSA1sYtqEChljdtbSw08zCICI+McV68jkajMSUkRg3ubWwgZrIfGo0mOi8o1HzMiCUjza6p5KLVh/+2sNjWqOlw+t7cRQ8bsSnUciIwGIzi0jJvn0tV1dXFJaWtjFoIN5S4CgqWio8tKbn3yNnc/EIagOCDZ5Saziw+oxbNqdOkmZZ6V3ub92FR9rZivnyu3n5MNZeCvNzqxc7UZDYyUl9aWOxZUEumQvgnHX8tEDpNzBVGoTOaP6STxWLKyX1tXkkWtdqH2PO3dlJSXxNkMuVlZb8lKHJRoMFUlRUjoj9T2/wz/bsOSyGiX8v5hcX8s1uU2ONKksXq29PxwvX7p/ZvpuL4+r358PETtYusbJNOjWOgr7Pn8NmDJy7qaGusXz63PsuuUPLyClds2D16SG8DfV0qREFeTkH+O57r/r+iIC9bUlo203WtrIz0AoFnSUSiYRsihNDvol7/EedMG9veykyKLakubl0EoXnn6V87VKK/2nk83pQxQ7p3/jLNJvXDqNFnzG90AXX98G3A/FUEQbQzbeWxcr5QeFhkzPABPUXjk4JZ1DD7Io1OAwB7W4t9R84119Fq2/rLLDVC5ZeUZIkuNSHFlhRaDSjp60LwUTHxj5+9WuXqzGRKnLl852t5/lukLyEChfm60cPRzsbC9Myl2zfvP924cgGLxQyPjDUzMRbcd8XCGbX80BRqXqGbmQRBLF8wnf9DDQAEpxYTS1qKvW3tkjfBYSs37p4wcgDVr66p5Wth1qalYBdXLGVFhZDwaMGQu4/9+jt1bticZ6IlF60+AAi2sNhs6nM41Sd30cPme1VwONv3+6xfPldZSSEi+vNLkWU5xFZQrK17j40Z1o867PkXhvi+6/PV1FDLF/ckMwAMH+hEPZUqVk1nQYMR4hZQqfMbSZDY8/e3INI6DTssa0INNKrp3ZqOq8KiEgCoqq6WkGAQBDFioNPwgU4/WJKGMTbQa9jJpamh+uiKmMttTe+st+evLkLdFOTlVi9x+dWlQAgh9B2+Y+ZhsX1X+PJTr4iak7Cay83JK9DUUFNVUSosKuHxeACQkZVz+ORlAFBTVargcPiz8MvLydR/xvxfKCYuiRp7WRNNddXMr0PyqqqqmeJmJBKiIC+bmy/8+7i0rFxaii04MQmfuppydnYetZ2Zlasussx6bn4BNcZPVVmpsLj0zftw/sjhOssPAJKSrJp6fW9DPvZz6kxd++evRqiirJBf+J9V4CUkGIK3vDKyc9XVlEtKyzKzcxXkZOdMH2tl3uap/xsACAj6jh/fAKCprpKZ9W1MaU5egbLAjV81VeW0zGzB+LIy0uXl32bIvPPwuVCC1Ao3dtbmuzyWUT/oa2n5H6Sjrfk5/tuCOkUlpS8C3kINx4wUmy2wEoOYfotoyUWrD/9tYbGtIfZwakDutRw29fQ5PsWsjTE1TEBsZ0NsBUWRJFlUXEr1XUmSFLp2Vp/P9/DJy6kZWdR2YWGxoqJ8/WvBJ/YsaEA6fGJHntfnjOYTe/7+iDqPk/rIKygSXd65zm+576KirJhfWFzTu2KPq+KSsnehEc6TR124fv9LnIy6jz2EEEIINaXvePa1JsaGes20NfYdPZ+Slnnk9BV1NeU2LQ1aGunLyUifvnQ7LSP7+NnryWkZAOBga3nn0YvgDxGfE5JXb94bHZtQ/xnzf5Xc/AJVlTrKYN/e4u5jP+on3dU7jx3Fzb8qhEajaaqpvH73AQC4XJ7vyzcAEPjuQweRyQapSwBdHWzPXbsLAARBXLvzhHr4FgBeBLylbjLce/zS+uvQTTMTo8fPX1NzIdan/ADg2NH61KVb1LbvyzeCP8Hl5WVT0jIBoKCw+InfG2qmYpt2ptQCANVcbmDwBypma+MW1OIxRSWloeHRbVoZFpeU7Th4irrTWF3NZUpIAEBKembtTyEKaaalkZ6ZQ/2OjIqJV1FWpAvcmXG0s7p88xG11s7HqFgqmqKCXFxiCgDk5RcGBIUAgLS0VHHpl+UWLt18SA1c5PF41OhrsS3fKOTlZDTUVPjDIM9evkONPhB7zBi20H0XGgEAJaVlfq/FPPgnWnKx1RdqYdHWEHs4NST3mg+b+rbP16OLy+Vdv+fLFUiBOvLFVlAUjUYrr+BQ0a7f9a2s/M9yrPX5fM1MW9689xQAKquq/AKD25mKfwSuTqJnQcPSoTTT1qAGr+bk5n/6nAj1PqP5xJ6/0tLskpLShhWp9uOk9pSpmYFJkrzv++37iq+mb7mGsW7X5smL11QHm39Xv7KqirrgIva4On3p1qghvbvY27wPiywoLG5lpP8h4hM1iXRefiFVa4QQQgj9Wt+3cI5YdBptk/sCzz3Hpi/418hAd/OqhXQ6nU6nb1gxb8fBU+eu3jM3bUmtuDCwd9f0zJz1Xt4VFZWOHaya62hJS7HrOWP+rxLwJtS+fR23ClWUFccM6+u62pNBZxgb6M2ZLvywpVgLXSZ5HfA5d+VuZVXVqMHUGkLhC50nCMbp2bnjTNd17q4zHTtYxSUkz3HzAIB+Tp1bNG9GRdDUUF24yrOsrLyTnZWx4ZdnL+1s2qWkZ9Hp9HqWHwAG9uri7XNp7rKN1VyuRdvW3Tt9m4Wodzf7f7fs830ZqKqsNLhPN+pWnlNX++0HfJwXr1OQk9XT+TI30j8Thu84cPLqncd0Gn3uP+OYEhLNtNQ72VnOW7aRTqfraGtMGDkgJS2zeb3nIKHQaLSl86Z57T/B5fLk5WSWzJkq+K5+82b9nBwXuG8BABVlxWXzpgHA/BnjvQ74VFRUMpkSC2ZOAAAZaSlFBbm5yzfu2+LuMmWU1/4T5RUcLpfnMnmU2JZvRPNnTti278SpS7fYkixbK/Pe3RyghmPGztr8yfPXLkvWy8lK8xcjESRactHqi7awaGuIPZwakHsth0096eloaaqrzly0VkZGanDf7h8ivjxnyD/yDfR0RD9fscYN7+eyZJ2MtHT/Xp2FHswW/XwjP8XNdttAbetoa65cOKOjTbuomPi5yzbyCGLssH6iC7TWk+hZ0LB0KDMnjdi080jFyUrdZprUeiH1PKP5xJ6/lm1bn7pwq7ikTGgtmfqo/TipPWUJBmPJGq/i4lJ7Wwv+9xVfTd9yDaOloWbf3mLGorWystLmbVpSV0MeP3uVlpntPHmU6ImTk5sf+SmOKvbYYf1OXri50GWi27xpG3ccJkiCBrT5M8f/SHkQQggh1ChotTwdhADgZWBwB+t29Z8240f4+gVSc5b+oOcBbzmVlX26d4ImKf+xM1dtLNrWNGGjkNj4JEkWi1p69EfExifdfey30HniD6ZDaayWfxvykZqZjGJsoNf0P3kbq4UbZr3XwZzcbxP8zJ85XuyMVk2sYZ/v+av3Xr0N5b/s19OxwcsCN4oF7lt2bnALCAppxDP65x2xoq2XnZtv2trIxsK0UdL/Lu8/RIZFxoguRYsQQgihP0Vx8ZdngrD7+rchSXLlxt3L50//qdMkZmblpmZk2ViYVnO5i1dv81g5X16ugXerGubFq3dJKemTRg9qykwRamLvQiN0tDQ0NVRz8go27ji8a+OyX12ihjt54WZTdl8Jgnjw1L9fz84AsPfIWVsrM7uf84AAQgghhJoAv/vaFDcVUZMpKimdv2Jz3x6dfvYU/0pK8qcv3z525ioAjBjUq4n7rsfPXX8VFCI6bzNCf5lmWuo7vE+VlZUzGAwcvPpd6HR6SWm5y5L1DDrdtLUR9l0RQgihvwPefUUIIYQQQggh9Pvi331thJmHEUIIIYQQQgihnw27rwghhNCvtPjfbScviF/kPL+gyHHApJzc/CYuEkIIIfR7wu4rQgghhBBCCKE/AE7dVLf4pNRd3qcJktBUV10yZypbkgUAQe/DT5y/AQBW5iYzJo4AALd1O0rLyqhdyso5VuYm1BqbBEGcunTbPzB4+MBefXt04if74eMnBoPe1sT4F1QJIYQQQgghhP402H2t29a9xzcsn6umqnzf1//SjQeTRg+q4HCOnb22Y4ObjLTUpp2HX7/70NGm3dY1rvxdzl+9Z2TQnNo+cvoKjUY7vGMtnf7lXveHiE8nzt2orKzs3aMTdl8RQuj/UGVV1dY9xwPehrRtbVxWXkEFkiR57Oy1W/efSUgwxg7vN3JQbyr8yu3HNx88VVZUWDZveru2rTKzckdOd71zbr+CvNyjZ6+On7t24YgXAJy+dOvSzYdSbHbH9u3iE1P3bln5y6qHEEII/Rw4eLgO6ZnZ2ppqaqrKAODUpWNYZAwAfI5PsTI3kZGWAoBBfbuHhEcJ7fUu9KOVuQkAFBWXvA35OHPSSH7fFQAIgljrNnto/55NVw2EEEK/k+t3fUPCoza5L+zT3SEmLpEK9PUL9H0RuH3D0uULZxw8cTEhOY0Kzy8o2rfF3dq8jcfOQ0QN6wVExcYfPX119tQx7q4zg4LDm6YWCCGEUBPD7msdtDXVVy12obZ5BI8kiK/bXzZIQviXREpapramOoPBAIC3IR97dXMQimBpZqKo8HPXZUUIIfQ7C3ofPrB3Vytzk55dOlqamVCBT18G9evV2dhAz9aybZuWhqHh0VT4PxOHG7Vo7jxlVGZWblp6ltgE377/aGbasm9Px3amrQb17dZE1UAIIYSaFg4erhudRqM2Tl642bt7JwAwaWlw6OSl3PwCJQX5q7cfjRvRXzD+kxevu3e2o7YTU9JlZaSXrd9RXs4ZPtCpq0P7Ji48Qgih31BeQZGmuqpQYFZOXmDwh1MXbwFAVVW1pVlrKpz6NyQrI81mS+YXFGmoqYgmmF8oPhwhhBD6m2D3tV6u3nl88foDdVXlaeOGAYCEBGPM0L5jZyyVk5Wxs2nX0lBfMHJIePTksUOo7eKS0riE5DVLZ9Pp9KVrvFoa6mlrqjd9+RFCCP1eSBK+Xhvl4/F4U8YM4V8AlZeV5XK5wvuB+MHDZA2DihFCCKG/RmhoKA4erpfhA5wuHdve36nzQZ+LAJCXX3jt7pOrPruv+OxiS7J8/QL5MWPjkgz0dfg3bKu5vKnjhkpLsdmSrNFD+7x49e7XVAAhhNDvREVZsaCwSChQTVWpgsPR0dKg/uTlZKhwqmNaUlrG4VQqKyqw2ZIAwKmsAgCC/PIki6qKUk5uQVMVHyGEEPo1sPv6Hfr2dIz8FAcAL1696+/UWV5Ohk6jOU8aefvhC36cx36vezh24L+UlZZiMpnUtqa6an6B8I8VhBBC/4c6WJs/fBqQX1AUE5dI/WcBAAdbyzuPXgR/iPickLx6897o2AQq/MT5GwnJaUdOX9HUUNVppqmoIKeirHjz/tOomPjLNx99SdDKPCwy5vHz1x+jYm8/fP5LKoUQQgj9bDh4uA4fPn4KCgmnVnYFAGrRVy6PJ8liUSFMpgT59eI3SZIfo2JnTRnN372ZtkZySnqL5s0AIDevUFlJoUlLjxBC6Lc0pF+PmPikcc5uRgbNjVp8WWhtYO+u6Zk56728KyoqHTtYNdfR4nAqAUBLXXXWkvXKSgqrFjlTo3sWOU/ccfDUo2evrNq1CYv4BADGhnozJg7fc+SMgpysibFBTh7eiUUIIfQXwu5rHVoZ6e8+cmbkoN6KCnLhkbGaGmoAYGnW+vi56x3bt2MwGHcf+/EnjfwY9blNS0OawONM3TvZrd6yt0P7dkwm8/q9J3Onj/s11UAIIfQ7YbGYq1ydhQIZDMbsaWNmTxvDD5GWYr+8cwoAJo0eJBizi0P7LiJzAY4fMWD8iAEAcPTM1cqqqp9SboQQQuiXwu5rHdhsyYXOE1dt2kOj0ZSVFFxnTwYAYwM9h/YWc5dvkmAwdJppLnKeSEV+4ve693+XyZGXkxk5sNccNw8Wi9m3h6NuM81fUAeEEEJ/Oy6X57nn2LCBPQHg4dOAMUP7/uoSIYQQQo2PhnMVIoQQQn86giBOnL9x68EzLpfbvZPdfOcJTAm8Qo0QQugvUVxcDAChoaHYfUUIIYQQQggh9Pvid19x5mGEEEIIIYQQQn8A7L4ihBBCCCGEEPoDYPcVIYQQQgghhNAfALuvCCGEEEIIIYT+ANh9RQghhBBCCCH0B8DuK0IIIYQQQgihPwB2XxFCCCGEEEII/QFwTXOEEELoT+K1/wSPRyybP70B+8bEJa7xPHDukCeNRmv0gqFf4sPHTwwGva2JMfUyPTN7+36fyqpqFWVFt3nTZKSljp65+j4skh+/oqLyxF4Pt3U7SsvKqJCyco6VucmCmRPKysq37juRm1cgKclynT1ZR0sDAHg8nueeYwnJaZIslrvrTC0NNQBIzcjy2H6Ix+OZtjJa4DyBOpyOnbn65EUgkykBAKYmxsvmTQMAgiBOXbrtHxg8fGCvvj06CZb8xv2n70IjPFbMA4DKqqoNXt5ZOXkK8nKrl7goyMlScXg8nq/fGxsLU2UlBSokJDxq39HzANDVwWbiqEFU4POAt5dvPiRI0r59O34gQuivhN1XhBBC6P+Fprra6CG9se/6d/gQ8enEuRuVlZW9e3Tid193ep+aM32sgb7uvSd+Jy/enD11zD8ThgMMp96Nio1/+ToYALauceWnc/7qPSOD5gBw0Odi724O9rYWKWmZew6fpeLcfvSiRXOdlYtmxiWm7D50Zsu/iwBgz+GzbnOnGujr7j585pl/UHdHOwAoKin1Wr+0mZa6YCGPnL5Co9EO71hLp/9nxF9VVfVTvzfy8l+6qRevP7CzNh/Yu6vf6+Cjp68unj0ZAO48enH3sV9JSWkr4xZU95XH4x06eXmnxzJ5OZk1nvsjP8W1aWWYmZV768GzXZuWSzAY67YeCIuMMW/T8mc0OELod1D34OGsnDy3tdt7j5w5ZsaSR89fUYHzlm86f+0eAFy782TDdu+G5T1ymuv9Jy8B4Oqdx44DJjkOmNRntPParQcKCosbluBPEp+UOn/F5rnLN3rsOMSprKICn/kHuSxZP8fN49TFW7+2eAghhFA9ycvJDOnX41eXAjUOgiDWus0e2r/ntxCS5HCqDPR1AaBPD8fIT3FCuzx5EdijcwehwHehH63MTQDgc0KKva0FAOg206yuriZJEgBeBYUO6tsNAAz1dTmVVRUcTn5BEYspQeUyenCfxy9eU+kUF5cqfO2OUoqKS96GfJw5aaRQ3xUArt553N+pM/9l0Ptw6mXnjtYR0bFUoKKC3J5NK8wE+qLRsQnmpi3l5WQAYEi/7n6vgwEgICikf68uTAkJGo3Wu7tDWETMdzQiQuhPU3f39d8t+xgSjH1b3CeOGrR51xGhr0Jz05Y9HIW/BxtAR1vzjLenx4r5BYVF7pt2/3iCjWjr3uOrFzvv2+Ju3c700o0HAJCVk3fjnu/ezSv3b12VmpEVHhn7q8uIEELo/0heQZHz4nV9Rjlv3nW0mssFAJIkj565Omj83GGTF1y+9ZCK9iY4bMyMJX1Huxw9c9VxwCQACAmPchoxAwDyC4ocB0w6f+3ekEnzxzm7xSWmiM3Ia/+JDV7erqu39hntvPvwGSowLSN7jpuH04gZc9w80jOzm6LCSBxLMxNFBTmhQB7B+7JFkkD+5y2CJOMSUgz1dQUDU9IytTXVGQwGABzYuoofXs3lUnuXl1fISEtRgdqaahmZOelZOfrNm1EhmhqqpaXl1HapQEzK25CPvbo5iJa8rLziw8dPHWzM+SESEhL8Lq6WhlpxSRkAdLKzooYifyttemZzbU1qW7eZZmp6JgDY2Zi3t2jLrzSDgRO7IPQ3q+MMLywqifwUN3PSSGNDvf5One2szPk3YClGLZpTF+p+EFOCoaejZWNhusl9wef4lOAPET+eZqNIz8zW1lRTU1UGAKcuHcMiYwDgXWhEzy4dqa/U3t3sQyOif3EpEUII/T8Jj4yZOnbohhXzXr0NefTsFQD4+gX6vgjcvmHp8oUzDp64mJCcVlVVvcHL28HWcoeHW1xCsth0QsKjt61drKGm4nP+Rk15PfMPGtyn2/L5/1y9/TghOQ0A9hw5o6mh6rN3o4K8HL9Pi34HdBpNW1M99GM0AFy987iLg43gu2ERn8xNhUfVPnnxuntnuy+7f+1AvgkOa95Mi06jCQYCgKysdHkFhyRI6sYshd9LrqjgrNt2cOq8VbsPn+FyeQCQmJJOEMSy9TvmLd/0POAtf5cL1++PHNzrWwokSZIE/6WCvFxRcYnYClZUVMrKynwpjIxMeQUHAHS0NKj7sQDw6m2IrZVZrY2EEPqz1fHsK/X1lJNXq/oM5AAAIABJREFU0KJ5MwCYN2M8j8cTjHD83PXo2ATq6Yj7T176XLhZXFLarZOt66zJEhKMsrJyz73Hg96Hq6kqu86aZGlmUmeBZGSkTVsbRsUkWLczbXi1Go+2pvqqxS7UNo/gkQQBAP16OvIjcLk8kiDF74wQQgj9BJ072lB3rpy62L8Ljejv1Pnpy6B+vTobG+gBQJuWhqHh0aWl5eUVHOfJo1gs5uQxQ/zfhIims2DmhGZa6r262l+4fr+mvLo52nZxaA8AGmoqySnpLZo3KywqMTE2aKalvsB5QnwNt20BoKysPDA4TCiwg7W5jIx0w2qN6mPGxBFT562Sl5ORZLGO7lov+NaTF69HDOwlFD8kPHry2CH8l2GRMbu8T+XmFR7ZtY4KEeyp0ml0giS1NdXik1KpEA6nsvDrM1/2thZOXe1VVZSOnrpy8cb98SMGFJeUxiUkr1k6m06nL13j1dJQT1tTvai4JCYucfr4Yfw+Ko1Gq6qq5vF41E3g1PQs0cHGFEKgl0un0Yj//gBLScvMLygWur2MEPrL1HH3VUlR3sHWcoPXwXtP/Kq53GZa6s11tMTGTEhO27bvxOxpY/ZvXRUeFXvzwVMAOHDiIpfLO7p7fZ/uDhu8vKlLcXVSVlTIysn73pr8PPSvU1ycvHCzd/dOAECj0ah5Lzicyut3fbs72v7K8iGEEPo/Q6d/+cekpqqUX1AIAFk5eSfOXXcaMcNpxIzwqNj8gsL8wiJFRXkWi1lLOiymBACwWMzKqqqa43xJgcViVlZVA8DEkQNPX77975Z9xSWlHdvXOAJLRkY6KTVj7dYD/L/k1Azsu/5sW/ce37dl5YUjXtPGDd0jcG+cx+OlpGXyB/1SYuOSDPR16AJTeZm3aXl8j8fOjcs27jgsmjhJknQ6XVVZicvlRkR/Jgji0KnL0l8HDI8fMUBdVZlOo00ZO+RVUCgAVHN5U8cNlZZisyVZo4f2efHqHQCcuXxn3PD+Qil3sGl35fZjAHj4NCA+KVVoEDIfnUYniC89WBJIBv1byUmS3HXo9Kypo+vbUgihP1PdjwesdZvdrZOt136f0f8seeYfVFO0gDchFmatu9jbGOjpjBnaNy+/EACevnwzbkR/HS2N0UP65hUUUY8o1InBoHO53PrXoQlcvfN41PTFYREx1Nx6FM89x4ZPXajfvJnO18cwEEIIoSZG3Rvj8XhTxgw5sdfjxF6Ps4c8Rw7uI3jTrHF16mB19qCngpzsTNe11+/61hJz2rihU8cNFd1GP0lCcpqWhio1qVIXh/bxSan8QXNBIR9Fx7U99nstdgYTQ31dTXWV1IwsAOAKDLsrLi2TlmIDwOJZU46dvbZo9VZbKzN1NRWh3fkXTWSlpZhfL39oqqvmFxQBQGBw2NHTV+ct37R8w67Q8Ogla7wAYOywfvGJqbOWbsgvLDJv01L0mV4Kmy1ZWvblUdvikjIpgV7u5VuP2lu21W2GP8kQ+svVvXAOmy3pOmvylDFDTl28tcZzv5KivEXb1qLRcvMK1FSUqW1q7rgKDqe0rHyR+xag0QCAIIj8giKhy35i8QhCUlLy++rxkw0f4DR8gNP9Jy8P+lyc9884KnDZ/OlL5kzxOnDS/837TnZWv7aECCGE/n/wu6bZufnUgiJqqkoVHA61UCdFVUWpsKi4uporNPnND+LxeJdvPerTvdPiOVOMDfVOnLs+tH9tUxlPGzcUAGgA2HdtAlwuV5LF4r9kMpkESTIAAMDXL3DKmMGCkUmS/BgVO2vKl9uVBEkuWLF575aV1EuGhIQEnQEAMtJSRcUlCvJyAJCalqmtoQYAmhqqOza4AUDwh4h2pi0BoLSs/MDxC27UWq8kSaPTAKCZtgY14BwAcvMKqWP19IHNVBZFxSXb9vtQ676yWMwVC/8BgJLSsvjE1JoqqNtM09cvkNpOTk3X1db4up3x5t2HbeuXNrjpEEJ/ijruvuYXFH36nAgAykoKC10mtrds++Tr9OiihGa4o4YKb169iLoYfP7INlMTo/qUKS+/SF1NuT4xm1jfnsJz0DMYjMmjBj17WeNNaYQQQqjR+Qe+D/4Q8T4s6smL1+0t2wKAg63lnUcvgj9EfE5IXr15b3RsQitDfVlp6aNnrsbGJTXiGm8MBuP2w+c+F25kZOUkpaSrKCvWuQved20yejraH6M/U8+UxiemSEgwmBISAFBVVZ2dky80WOxj1Oc2LQ35iwDTaTQptuTHqFgAKCouSU3LVFdXAYBOdpbUPfbYuCQptiSb/e0GQ3pm9tkrd/v17AwAsjLSmdm5Obn5AOD7IpBaebV7J7tr93wrq6oIkrx+70md1/orOJztB04O6de9pggmxi3CImKoFRav3/WlEiQIYqf3qcVzptBxQWOE/g/UcUU2PCp2447Ddy8coL7+lBTlq6rFD+tVVVEKCY+itoNCPubm5ffr2ZktySIIQvBicJ1KSssiPn0eP0L4oYhf5cPHT0Eh4TMmjqBesiVZAOBz4aZpK0PqFwNDgoFTtCOEEGpKttZmh3wuJ6dldHVo36ubPQAM7N01PTNnvZd3RUWlYwer5jpaTKbE6iUu2w/4PPD1508t2yjWLZuzbd+JibNW6OlqL5s/rRFTRj+IxWLO+2fc6s37SJKUkmIvmTOFCn/1NtTuf+3deVxUVR/H8d8MMAybG7ssIoo7KKho7lualqZl5ZKWlpqauW+55ZJ7uae5Zy75aFmmLab1aJaGqSgquIALoCgoggLDMnOfP24REZpPCdO1z/vlH/eeOXPO705lfDnn3qlb+Hm8ew8cavf7b7UZ80bf+UvX37mbYTDYvdG/p5oGO7ZrMWfxmleGTjYY7CaOGKD2TLmVOn76wrKlSw0d0Cv/PtWhA3rNWrQ6NzfPtVwZdRm2lIvTcx3bDh4zw2Cwa9+66f139o6fsfB22p1ez3WsWe2eqx02NjZD+vUYOWWeKEqzRvXVnj9GRF64eGXWwtVqHwcHo/pIUQCPJN39740xmbJ7DBgTVrvGC08/cfV68tvvrhw39JVWTRsMGTezUXid7s90yH/ycNzlhFeHTZ429nXf8p5T5y1/qm3zZzs+PmXOsuvJN8e83if9bsYHH302c+JQB6Mxf/Dn+o7o26NL+zZNP971zfad38ybOvL6jZR1mz81m83L508u/mt/ICZT9qCxM96dNqZMaZeoM+e/2Pf92CF9T8Vc2LTt8xlvvmFjY/Phf3Z6urupPz0AAPAPdPTE6cmzl+7esvw+fdLu3O3aZ3jBlvlTR9WuWbWYSwMA4M+lp6eLSGRk5J+svhqN9gveHrdg+YaBo6eXKe3ycvenCz67qKDACr4jBr60eNWm9Lt327ZopN4JM2xAr/nL1g0aM8NgZ/dMx8cLZtdCEq4mde832sXZ6bH6tV9/pcffuLSHzGi0Hzag18SZi3U6XbmypUcMeklEalWr3LBeHfW6qlcNfPG5x6xdJgAAha1Y/5/gGkH+Pt5bPvnyT7+7zsXZad2SGQVb3F3LFmd1AAD83/5k9RUAAGjUt9//tHbzjuvJN0NqVBk39FXiKABAo/JXX4mvAAAAAIB/rvz4yjOHAAAAAAAaQHwFAAAAAGgA8RUAAAAAoAHEVwAAAACABhBfAQAAAAAaQHwFAAAAAGgA8RUAAAAAoAG21i4AAAAUr43bdv0ceXrh22OtXQgevhOnztrY6GtVD1JPrybdeGfZ+uycXNdyZcYM6evk6LB648fHTp7J75+Vlb1uyYwxU9+9m5GhtmRkmsJCqg/t/2JGRubcpetSbqba2xtGDHrJ19tTRMxm85zFay5eSbQ3GCaM6O/t6S4iCdeuz3jnfbPZXLNq5aEDXtTpdCIScSxq3ZZPRSQspHq/Xl1FpMhZRGTlhm3HT0br9Lrezz/dsF6IiGTn5Eyfv+J68s3SpVwmjXqttIvzvWYRkbsZmXsPHO7cvlX+Rf33hyPbPvvaoiiN6tfu9Xyn4vy8AVgZ8RUAAEB7Tpw+u27zp9nZ2e1aN8mPrwtWbBj8SvfAAL8v9h74YOtng/p0e/XFZ0WeVV+NPh/3/aGjIjJ3yoj8cbZ8/EXlQH8RWb5+a7uWjRuF14lPTFq8cpPa5/M9+yv6+745vH/spfhF72+cPXm4iCxeuWnM630CA/wWrdz43cGIVk0bZJlMazZ98u70MU6ODjMXrDz084nH6tUucpZ9Bw7n5uYtnz/ZlJ0zctLckJpVHB2MW3d81aBuSMd2LQ4cOrr6w49HDnqpyFly8/JWfbg95tzFW6m38+Nr0vWUnV99t3DmOFsbm6lz3zt55lxIjSrF//EDsA42DwMAAGiPxWJ5a8ygLk+2+a1FUUymnMAAPxF5onXTM2djC71l7/7DrZs1LNT4c+SpsJDqInLhYnyj8Doi4ufjlZubqyiKiPwYEdmpfUsRqRTgZ8rOyTKZbqWmGexs1VleePqJb/YfEpELcfFhIdWdHB1EpFP7Vsejou81y6GfTzzdvqWIGO0NoSHV4y4niEjEsagnH28mIs0eq3s65ryIFDlLXl5e3ZAai2eNL1XKOX/kHyKOP9m2uZ2trU6na9eq8cnT5/7e5wrgH43VVwAAtERRlDWbPtn55Xe2tjbdn+3wXKd2t1LTnu41ZFDfbls//crRwTh9/JBKAX4isnHbrv98+lXp0i5Bgf73Gm3+snVZWdmpaelnzsW2b91U3duZeO3GzAUrz8VdrhJYYcKI/uW9PEru8vDAQoOr/7HRbDH/cqQoovzuJYuixF6MV//dyBefmFTey8PGxkZE3ps7Mb89Ny9PEdGJZGZmqaFURMp7uV9LSs40ZQf4+6gtXp5ud+9m/jq15ZeZLb+f+PezvDm8v/7XbcB5eWa1s62trV7/y5qKt6d7+p2Mq9eT/ziLg9HYoG5IocEb1Asp5eycf9E2NqzNAI8y/gsHAEBL9h04vG//4Xemjx43rN/ydVsvXklU249Hxcx7a6Snu+v6LZ+KyNkLl1Z9uH1gnxdGDXr5dEzhVbiCvjsY8fQTLce98erHn3+jjrZ41UYvT7f1S94uXcpl0cqNJXBReCj0Ol15L4/IUzEi8vGub5o3rlfw1ZOnz4bULLyrdu/+Q62aNfjl7b8GyJ+OnvT38VZDZn6jiDg7O2ZmmRSLoi7MqtSUXL1K4JmY2JRbqWaz+ePP97T5/Rrv72b5NbsmXU+JPhdbo2qgoiiKYsnvXLqUS1r6nSJnKZKvt2cpFyf1+Mcjx8PDgu/VE8AjgNVXAAC05NvvIzq0bRYUWEFEalSpFBkV07xRPREZ2v9FH2+Pti0afbTjSxGJOHayds2q7ds0FZGO7Vr8HHn6XgO2bBrevHF9EfF0d70Sf7Wiv8/ttDvVgwJ9vD2GDngx7lL8vd6YcDXp7IVLBVsMBrsmDcLyH7GDktevV9c+QyaWcnGyNxhWL5xW8KW9+w917di2UP/jUTEvde+cf3ryzLmFKzak3Ly9auFUtaVghtTr9BZFKe/lru74FRGTKfv27XQRsbW16dalffd+o12cnRrUq12lUsB9ZskymUZOnnfuwuXpbw5Rl2RzcnLNZrN6nHD1ul6v9/Zy++Ms9xefmHQrNb3Q8jKARwzxFQAALbmefPPw0RMbtu4UkZyc3NDgamq7wc5WRAwGu+ycHBG5mZrm5eH6IAMa7Ox+OTDYZefkikiv5zpOmbss7nJCr+c7Pla/zr3e6OHmumDFhxHHotRTOzvb2ZOGk12ta+6StUtnvxkY4Lf/hyOLV24cOfhltd1sNscnJuVvx1Wdj70cGOCrL/CPLKRGlbWLZ8Rein/73ZWLZ40vNLiiKHq93q1c2by8vNMxF6pXCXx/wzZHRwcRuXnr9ie79368fpGzs+OSVZv2HfjtJts/zuJgNL43d1Ja+p1Js5ZWrujv7lq2Yb3a2z//5oXOT3z97Q9xlxOcHB3KlHb54yz3oSjKwvc/HDag11/84ABoBJuHAQDQErPZ/HK3zuuWzFi3ZMam9+c89/QTRfdTRP5qkmzSMGzT8jmlXZz7j3hrx+599+pmMNjNmjhM3aupZlf2bVrXxSuJ3p5u6uOOmjeuH3c5wWz+5VbYiOOn6tauWaj/NwcOtW5a+ElOIlIpwM/LwzXh2nURyft1BBFJv5vh6GAUkZEDX16z6ZPhk+aGhwV7uLuKyP4ff37y8WalXJz0Ot2A3s99/vX+P52ldCmX9q2b/PTzCRHp/kyHuEsJA0dPv3U7LaRGlTKlXYqc5T627dxTP7SWn4/Xn35KADSN+AoAgJa4u5XNMpl8vT3VP/l3/RXiWq506u20vzC+2Wz+aMeXRqP9yMEvD3+t94atn92ns5pgmzQMI7v+E+Tl5dkbDPmndnZ2ll+3/u47cLhV0/CCnRVFORV9vlb1yuqpRVGGjJuZ/6qNra2t3kZEnBwd0tLvqI0JiUnlPd1FxMvT7d3pYxa9Pc5gZ1u7ZhURyTOb86e2s7PNv5e10CwiMmLS3Jyc3F9nsVE3DBsMduOHvbp83qSn2jbPf1LUH2e5lysJ1376+cTzne/xqxwAjxDiKwAAWtI4PHTXnv1HT5y+cPHKpFlLYs5fLLJbw7q1I6Nios/H3bqdduDHnx98fBsbm8+//u/6jz69dj35cvxV13Jl7t+/4BosrKuCb/lTMRfUtBl3Kd7W1sbO1lZEcnJybyTf8i3/u5XJU9EXalSplL/ZW6/TORjtT0WfF5G09DsJiUkeHq4i0qRBqLoCfz72soPR3mi0zx/hatKNTdt3d2jTTERCg6vt3ntAXezd/c2B/KciF5pFRMJCamzb+bWImM3m7w5G1K5VNf+lLJPpnfc+6NyhVcE6C85SJIvFsmDFhpGDX9azcR34F+DeVwAAtKRjuxZXk5KnzV+RlZXdtGGYv6+3yZT9x25BlSr07fnM2LfedXJ0qFGt0s1b/8dK7NSxg+ctXddr4PgKfuXHvtH34dWO4mUw2A15tcekWUsVRXFwMI769cbXH49ENqhb+PcLew8cateyccGWMW/0nb90/Z27GQaD3Rv9e6ppsGO7FnMWr3ll6GSDwW7iiAFqz5RbqeOnLyxbutTQAb3UxdKgwAqN69d5fdxMWxsbXx+v4b/eg/rHWbp1ab9k9aaBo6bZ2Nh07tAq/2uZxs9YeDvtTq/nOtasVvlesxTpx4jICxevzFq4Wj11cDDOnTLi//3oAGiFruAD5QAAwKMq7c7drn2GF2yZP3VU7ZpV79UfAIB/iPT0dBGJjIwkvgIA8K9gUZSrSTcKtri7li14qyQAAP9M+fGVzcMAAPwr6HU6X29Pa1cBAMBfx6ObAAAAAAAaQHwFAAAAAGgA8RUAAAAAoAHEVwAAAACABhBfAQAAAAAaQHwFAAAAAGgA8RUAAAAAoAHEVwAAAACABhBfAQDQqpGT533w0WcP2Nlisbzw6qi4S/HFWhJK2IlTZ09Fn7d2FQBQQmytXQAAACgJer3++c7tPN1drV0IHo4Tp8+u2/xpdnZ2u9ZNalUPsnY5AFASiK8AAPxbPPvU49YuAQ+NxWJ5a8ygiGNRmSaTtWsBgBJCfAUAQEuyc3LmLl77w5HjtaoFZWRmqY2KoqzZ9MnOL7+ztbXp/myH5zq1W7p6842UW9PGvS4io6bMr1G1Ut8eXZo+1XvVgqnVgipGn4t75731VxKSalStNGF4P3e3cn8cwapXiT8XGlzd2iUAQEnj3lcAALRkx+59x6OiZ04Y9kSrxudiL6mN+w4c3rf/8DvTR48b1m/5uq0XrySG1w2JjIoREYuinIo5Hx4WnD9Cbl7ehJmLG9arvXbJ9DKlXRat2lTkCNa4OAAA7ofVVwAAtCTiWFTHdi3CQqqLyJf7DqqN334f0aFts6DACiJSo0qlyKiYJx9vlpllupxwLScnRye6GlUC80c4d+HSnTt3+3TvbGNj8+JzTy1ft7XIESr6+/xxdkVRDv50LCcnt2Bj1aCKvt6exXbFAAD8gvgKAICW3ExN8/JwK9R4Pfnm4aMnNmzdKSI5ObmhwdUMBrvatapGRsXk5eXVrVNTr/9tv1XKzdSyZUrb2NiISOWK/u9MG13kCEXOrtPpDHZ2U+Ysy83NU1vCw4KbPVavGC4UAIDCiK8AAGiKoohOV6jNbDa/3K1zq2YN1NNSzs4i0iAsOPJUjNlsDg+tVXgMUR5khCI1qBsya+Kw8TMW5ubmhYcFz5403M6OHycAACWBe18BANAS13JlUm+nFWp0dyubZTL5enuqf0q5OIlIeFhwZFT0idNnw0ODC3Z2cy17O+2O2WwWkWvXk1d+sO1eI9yLmmCbNAwjuwIAShLxFQAALWlYN+Trb3+4lZp2LvbSmbOxamPj8NBde/YfPXH6wsUrk2YtiTl/UUQC/H30er2To4OX5+82G1epHODi5Pjhfz5PvHZj7aYdVxKv3WuE+1ATLNkVAFCS+L8OAABa0rlD63Nxl3sMGFM50L9yRX+1sWO7FleTkqfNX5GVld20YZi/r7faHh4WbG8wFBrBztZ2+vgh7y7fsPnjL0JqVnlzWL/7jAAAwD+HTlEK3/0CAAAAAMA/RHp6uohERkayeRgAAAAAoAHEVwAAAACABhBfAQAAAAAaQHwFAAAAAGgA8RUAAAAAoAHEVwAAAACABhBfAQAAAAAaQHwFAAAAAGgA8RUAAAAAoAHEVwAAAACABhBfAQDQqnOxl7r3H6MoSsHGjdt2DZswx1olAQBQfIivAABoyemYC807vawee3m4v9C5nU6ns2pFsA6z2Txzwcp+w6e8Pvbta9eTrV0OAJQE4isAAFpVysWpc4fW1q4C1vH5nv0V/X1XLZg6fGDvRe9vtHY5AFASiK8AAGjGvgOHXxs1zWKxNH2qd3LKreNR0Y937ae+tHHbrk49X+81aHzc5XjrFomS8WNEZKf2LUWkUoCfKTsny2SydkUAUOyIrwAAaEaLxvUXzRyv1+v3bF/p5lo2v/3shUurPtw+sM8Lowa9fDom1ooVosRkZmY5OTqox+W93K8lsX8YwKOP+AoAgGbY2NjYG+xExMFoLHjLa8Sxk7VrVm3fpmntWlU7tmthtfpQgvT6336Kc3Z2zMxi9RXAo8/W2gUAAIC/62ZqmpeH64P0zMjIPHz0ZKHGhnVDnJwci6EuFKOCT5zW6/SW3z+AGgAeScRXAAC0TxF5sOcPOzk5Xk64tm7zjvyWvj26tG7WsNgqQ0lQFKXgYiwAPKr4mw4AAC0p8mtyXMuVTr2d9oAj9O3RpU+PLn88hrbkmc35x+l3MxwdjFYsBgBKBquvAABoiYuzk8ViiTgWFRpSPb+xYd3aG7bujD4f5+nueuDHnx1/faLPvfTt0UVEdCJkV+1ycnRIS79TupSLiCQkJpX3dLd2RQBQ7Fh9BQBAS/x8vBqF15k0a8ndu5n5jUGVKvTt+czYt94dPHqGn6/Xg4zDuqvWNWkQumP3PhE5H3vZwWhvNNpbuyIAKHY6hRv9AQAAtMZsNs9ZvCb2UoLBYDdxxAAfbw9rVwQAxSU9PV1EIiMjia8AAAAAgH+u/PjK5mEAAAAAgAYQXwEAAAAAGkB8BQAAAABoAPEVAAAAAKABxFcAAAAAgAYQXwEAAAAAGkB8BQAAAABoAPEVAAAAAKABxFcAAAAAgAYQXwEAAAAAGmBr7QIAAICVTZmzrF6dmh3btSjYOHLyvJAaVV7q9rSVisKfyMjInLd0XUrqbTtb21GD+/h4e4jI1aQb7yxbn52T61quzJghfZ0cHaxdJgA8TMRXAAD+7do0b+hb3svaVeD/s2ztRx0ebxYeFhx7Kf7d5R+8M220iCxYsWHwK90DA/y+2Hvgg62fDerTzdplAsDDxOZhAAAeZRZFKXiq/P5U1bRh3Yr+PiVVER6OS/GJ4WHBIlIpwC87O0dRFIuimEw5gQF+IvJE66ZnzsZau0YAeMhYfQUAQEvy8szL12/95rsf9Tb63s93euapNiKSeO3G7EWrz8VeCgqsMPaNV/x8vG6lpj3da0ib5o8dORa1a8t7PV8bW8G3/PGo6AUzxlYLqlhozCHjZjYKr9P9mQ7ZOTlzF6/94cjxWtWCMjKzrHF9eFBD+vX87UQnOp1OURSzxfxLi6JIEb+pAABtY/UVAAAt+fzr/x449POct0ZMGjlg+bqP4i7FK4oy4e1Fvj5eKxdM9ff1Hj9jocViUTsb7OwWzxqvHiffvPXujDEB911l3bF73/Go6JkThj3RqvG52EvFfS34O6oHBaoHySm3ypUpLSJ6na68l0fkqRgR+XjXN80b17NmfQBQDFh9BQBASw7+dKxTuxZqdGnfpmn81etms+VywtX35k1ydDAO6dfjye6DYs5f9PJwE5E+PTqrByLyzFOP5weee4k4FtWxXYuwkOoi8uW+g/fpGXXm/I2UmwVbPN1da1UP+juXhr9m9cZPunVprx7369W1z5CJpVyc7A2G1QunWbcwAHjoiK8AAGhJys1Ud7dy6vGIgS+JyIFDR13LlnF0MIqIg9Ho7lruatINNbXa6H/bZlXw+F5upqblx937c3ctO23+8qQbKeqpl4fbktlv/p+Xgofg6InTOp3UqFpJPZ27ZO3S2W8GBvjt/+HI4pUbRw5+2arVAcBDxuZhAAA0ptDTl5Rftwqr9Drd3xr6wd7u5em2ZNabatZVs+sD5l48RBmZWas3fjLk1R7q6cUrid6ebuqjm5o3rh93OcFsNt93AADQGOIrAABa4uZa9uat2+rxJ7v2njxzzsvT/VZqWpbJJCK5eXnJN1O9PN3/2uCu5cqk3k57wM5qgq1TqxrZ1VqWrNrUp0cXJydH9TQvL8/eYMh/1c7OzlLUg6YBQLuIrwAAaEnj8NDde/afvXDpeFT0yg3bHIz2QZUq+JT3XLp6S3xi0qoPt3u4l6tR5U/ucb2XhnVDvv72h1upaediLz3I1654ebLuajVpKkSFAAAOVklEQVSHjkQaDHbhobXyWyr4lj8VcyEt/Y6IxF2Kt7W1sbPlNjEAjxT+UgMAQEs6PdEy/mrSqCnzbG1sXn+le1BgBRGZOWHonMVrXhk6uXKg36yJw/QPcJtrkTp3aH0u7nKPAWMqB/pXruj/UAvHQ7bqw+22NrZDxs1UT5/t+HiLxvWHvNpj0qyliqI4OBhHceMrgEeOrsivLwcAAI+k7w8fnTZ/RcGWb7avslYxAAA8iPT0dBGJjIwkvgIA8C9iMmWnpN4u2OLr7WmtYgAAeBD58ZXNwwAA/IsYjfbkVQCARvHoJgAAAACABhBfAQAAAAAaQHwFAAAAAGgA8RUAAAAAoAHEVwAAAACABhBfAQAAAAAaQHwFAAAAAGgA8RUAAAAAoAG21i4AAAAA/zez2Txn8ZqLVxLtDYYJI/p7e7pbuyIAKHasvgIAAGjP53v2V/T3XbVg6vCBvRe9v9Ha5QBASSC+AgAAaM+PEZGd2rcUkUoBfqbsnCyTydoVAUCxY/MwAABaYsrOmbN4zaGfI6tWrqgTXWhwtZe6PT1zwUoHB+Pw13qLSLd+o/r2eKZty0YZGZlzlqyNOBbl7lZuxMDeocHVv9z7/ZZPvtjw3iwRmbN4jYiMfeMVRVHWbPpk55ff2dradH+2w3Od2ln5CvFgMjOznBwd1OPyXu7XkpIDA/ysWxIAFDdWXwEA0JIdu/aeij6/YPrYbl3aR5+LvU/P99Ztzcszr1407YlWjafPX5GXZy6y274Dh/ftP/zO9NHjhvVbvm7rxSuJxVM4HjK9/ref4pydHTOzWH0F8Ohj9RUAAC2JOB71VNvm1asEikj1KpXu0/Pb73+aN3WUr7fnC53br9ywPeFq0j26RXRo2ywosIKI1KhSKTIqpqK/T5E9o86cv5Fys2CLp7trrepBf/FK8PcoipJ/rNfpLQVOAeBRRXwFAEBLbt1O93B3/dNuWSbT3YzM4RNmi04nIhaL5VZqWpE9ryffPHz0xIatO0UkJyc3NLjavcZ0dy07bf7ypBsp6qmXh9uS2W/+lWvAw6YoSsHFWAB4VBFfAQDQEsVikQdYZ1O3Cs+aNNzL001tcXctez355h97ms3ml7t1btWsgXpaytn5XmN6ebotmfXmkPEzk26kqNnVy8Ptr1wDHoY882+7wdPvZjg6GK1YDACUDOIrAABaUq5smRsptwo1Go32JlOOemyxKCLi4uxktDdYLBZfb8/fdcv+rZterxMRd7eyWSZTwW73oSbYtxesnDCiP9nVupwcHdLS75Qu5SIiCYlJ5fneVwD/AuwzAQBAS8LDau3asz/6XNxPR0/GnI9TGysF+B85HhV9Pm7bzq+vXU9WGxuFh67dvCPuUnzkqZjhE+dkmUyBAX5JN1IOHj526Ejk94ePqt0ah4fu2rP/6InTFy5emTRrScz5i/cvwMuTddd/hCYNQnfs3ici52MvOxjtjUZ7a1cEAMXO5q233rJ2DQAA4EFVqRxwIe7Kqg+3X01Ktre3C/DzqVOrWoBf+cjTMR989JlerzebLaHB1StV9KtTq1pkVPTqjR8f+PFoy6YN6tepVaaUS3ZO7soN22Ivxfv7ejs6ODRpEBYUWCEt/e7azTs+++K7wAq+7ds0tbNjc5YGBAVW+GrfwfUffRZx/NSYIX1LuThZuyIAKC7Z2dkikpSUpFN4Th0AANo0bMIc9XtfrV0IAADFKD09XUQiIyPZPAwAAAAA0ADiKwAAAABAA9g8DAAAAAD452LzMAAAAABAS4ivAAAAAAANIL4CAAAAADSA+AoAAAAA0ADiKwAAAABAA4ivAAAAAAANIL4CAAAAADSA+AoAAAAA0ABbaxcAAAD+rpGT54XUqPJSt6etXQhKjtlsnrN4zcUrifYGw4QR/b093Yvslnwzdfr8FVkmk4+Xx4QRA+zs+NkPgIax+goAwCPIoijWLgHF6/M9+yv6+65aMHX4wN6L3t94r27L1mwZ2OeFVQum1gmu9p/PvirJCgHgoeM3cAAAaElOTu7sxat/+Ol4ubJlhr/WKzwsuOdrY68kXIs4FpV0I6Vfr65P9xrSpvljR45F7dryXkZG5pwlayOORbm7lRsxsHdocHUR+ea/h95buyXLlN2sUb1xb7yi1+vnL1t3MzXtdtqdC3GXn2rXokaVSkvXbBZF3hjwYuumDax9xSjajxGRU0YPFJFKAX6m7Jwsk8nBaCzUx2Kx3EpNq14lUETat2k6eso7Pbs+ZYVaAeAhYfUVAAAt+WT33tiL8SsXTO3QpsmUOcvMZvOaRdPr1an5crenRwx8Se1jsLNbPGu8iLy3bmtennn1omlPtGo8ff6KvDxz3KX4WQtXjRv66rK5E386evLAoaPqW06cOtunR5fRr/fdvnPPxu27Zk8e3q5V4wXLNyis4v5TZWZmOTk6qMflvdyvJSUfj4qeuWCl2jJt/vITp84m30x1dy2rttgbDDm5udapFQAeEuIrAABacjvtTpkypfx9vF7o3H7U4JfzzGajvUGv19va2ubf1tinR+fAAD8R+fb7n3p0fdLX2/OFzu1vpqYlXE1ydyu3euHUBnVDKgX4VQ7wi0+8pr6l2WN1w0NrtW3ZyNPdtVO7FtWDArt2apuWfic1Ld1ql4r70ut/+ynO2dkxM8sUGlz9dvrdKwnXLsdfzcw01a5VNSvL5OzsWOAtOmtUCgAPDZuHAQDQkk5PtPjq24MDRkzt3a1T62YNi+xjo9eLSJbJdDcjc/iE2aLTya/7SAP8fSKORU2dv+J6corJlBNSs6r6Fp3ul2Bjb29wdDCKiL3BTkRysoter1MU5eBPx3Jyfvdq1aCKvt6eD+c68WcKLozrdXr1bud+vZ5d/9GniiL9e3cVboEG8MghvgIAoCXlvTw2vz93x+69MxesCg+t9dbYwffqmZdnFpFZk4Z7ebqpLe6uZS9cvDJ78Zq3JwytV6fm6Cnz/3IZOp3OYGc3Zc6y3Nw8tSU8LLjZY/X+8oD4OxRFURdjgwIr6ERna6tXl9/1Op3F8luC1QmrrwC0jc3DAABoyZ7//phwNaln16fef2fKvu9/SriaJAXWTgtycXYy2hssFouvt6f6x95gOHn6XOWK/uGhtfQ6nfy9pbkGdUNmTRym7lgODwuePWk4X8pSkvLM5vzj9LsZ6pq5iGRkZmVkZqnHRqP93YzMIt8CAFpEfAUAQEtOnj676P2N8YlJ52Iv2dralHJxEREXZ6eY83HJKbcKdW4UHrp28464S/GRp2KGT5yTZTKVK1v6SsLV41HRu/bsP3oyOsuU/XeKURNsk4ZhZNeS5+TokJZ+Rz1OSEwq7+kuIkdPnPbx9vB0dzseFS0iHm7lrl1PVvuYTNkGOztrVQsADwXxFQAALenf+/myZUu/Omzy8nVbxw/rV8rFSUQ6tm1+4vS5bTv3FOo8bEAv17KlB42ZMXnW0tq1qjkYjU0bhtWvU2vs1AUHDx/r2K5FoZtX/4KCa7AoSU0ahO7YvU9EzsdedjDaG432IrJ+y2c9uz714nNPrdv8qYjo9XpPd9fIUzEismvP/gZ1Q6xbMwD8TToeiA8AAKA5ZrN5zuI1sZcSDAa7iSMG+Hh7/PeHI6djLgx+pbuILF29Obh6UPPG9VNupU6btyIzK8vb033SyNcMBhZgAWhPenq6iERGRhJfAQAAAAD/XPnxlc3DAAAAAAANIL4CAAAAADSA+AoAAAAA0ADiKwAAAABAA4ivAAAAAAANIL4CAAAAADSA+AoAAAAA0ADiKwAAAABAA4ivAAAAAAANIL4CAAAAADTA1toFAAAA4P+2YMWGoyfOGO0NWabs5o/Ve7XXs3q9XkTGz1g4enCfcmVLi8iO3fu++vagTqfzLe85bEAvZyfHtPQ7L/Qb5evtqdPpLBala8fH27dpqg746Rf7Lly8MmpwHxGJPBWzdPVmEUm5ddvB3t7JyUFE5kwe4VquzIFDR9du+sRgsHN2chzSr2dFfx+1mPatm1YLqqgOlXQ9ZenaLTPGD7HGBwPgUUZ8BQAA0KSJIwZUC6qoKMq6LZ+u/+izvj26FHw14ljUqejz782daGNjc/CnYwtWbJg08jURCalRde6UESKSnZMzduqCyhX9gypVEJFjJ6Nvp91R31unVrXVC6eJyNrNO6pVrtgovI7annjtxkc7vlg2Z4KTk2PitRtT5723fN4kGxubkrxqAP9mbB4GAADQMJ1O16d75yPHokym7ILtEceiOrVvqWbLJg3Crl1PtihKwQ72BkPPrk9+dzBCRHJz8ywWS6WKfnGXE+4z147de1/t+ayTk6OI+Hh7VK1c8Vzs5Yd/SQBwD6y+AgCgMZu27/r4828URenyZJtez3fU6XTzl627nX73xo2bV65ea/5Y/dGv97G1ZUHsX0Sn01WtXDE+MUldR1WVLuV89dqN2jWrqqdvDu8vv4+vIuLh7pqSeltEjkdFh9Ss6u/jffjnE4EVfO810cUriX17PpN/2r51Ewej/cO8EgC4tzp16rD6CgCAluz/4cjmj3dPHDFg0qiB//n0q30HDqvtZ89fnDz6tffnTzl89MSe//5g3SJR8lzLlb6ecrNgS8d2Lbd88sXubw7k5uWJiK+3p3pzbEHXb6S4lS0jIod+PtEgLLhOcLWjJ87cZ5aMzCxHB2P+aY2qlQL8fR7aNQDAn2H1FQAALfnq24OdnmgZVruGiHRq3/Krb39o0/wxEalXp6ZveS8Radkk/OiJMx3aNCvy7QlXk85euFSwxWCwa9IgTKfTFXvpKE46nV75/eJqmdIui2aOX//Rpx/+Z+eTbZv3eKZDoZtU72ZkfvDRZ8Ne6yUiFy8nVvArLyJ6vS4jM8vJ0aHIWZQ/rN/mm7d0XX6yzcnNdXcr9zevCAD+6H/k1wb8xxZ3UwAAAABJRU5ErkJggg==" style="vertical-align:middle"/>
<figcaption style="text-align:lower; margin:1em; float:bottom; vertical-align:bottom;">Examining the output from Omnitrace using <a href="https://ui.perfetto.dev">ui.perfetto.dev</a></figcaption>
</figure>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=33e9530f-cb0f-4486-91ac-6e5b9a85b893">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h3 id="Adding-hardware-counters">Adding hardware counters<a class="anchor-link" href="#Adding-hardware-counters"></a></h3>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=a6a0a9d0-0406-47a1-bf01-b1eb087a7c75">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h3 id="Performance-measurement-with-Omniperf">Performance measurement with Omniperf<a class="anchor-link" href="#Performance-measurement-with-Omniperf"></a></h3><p>The AMD research tool Omniperf <a href="https://github.com/AMDResearch/omniperf">Omniperf</a> is a powerful tool for measuring the performance of applications on AMD Instinct GPU's like the MI250X on Setonix. It can perform feats like <a href="https://en.wikipedia.org/wiki/Roofline_model">Roofline Analysis</a>. Load the Omniperf modules, using the module load commands from either the welcome letter or from Lesson 2. Then use Omniperf like this to make an analysis. Omniperf doesn't support my graphics card, so we will have to use a machine that has a supported card and run this command.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=9fd27630-78ec-421c-becc-94a038cf4f5a">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[12]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>run<span class="w"> </span>omniperf<span class="w"> </span>profile<span class="w"> </span>-n<span class="w"> </span>mat_mult<span class="w"> </span>--<span class="w"> </span>mat_mult_profiling.exe<span class="w"> </span>-o<span class="w"> </span>mat_mult.csv
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>../install/bin/run: line 4: omniperf: command not found
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=732da7f1-ddba-434a-ae93-d945401af617">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>The resulting hardware collection information is in a directory called <strong>workloads/mat_mult</strong>. You can view the output in text format using the command</p>
<div class="highlight"><pre><span></span>omniperf<span class="w"> </span>analyze<span class="w"> </span>-p<span class="w"> </span>workloads/mat_mult/mi200<span class="w"> </span><span class="p">&amp;</span>&gt;<span class="w"> </span>analysis.txt
</pre></div>
<p>or, if you have Omniperf installed to your laptop you can see the results from your web browser. Download the <strong>workloads</strong> directory to your computer and run this command.</p>
<div class="highlight"><pre><span></span>omniperf<span class="w"> </span>analyze<span class="w"> </span>-p<span class="w"> </span>workloads/mat_mult/mi200<span class="w"> </span>--gui
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=8bcdbb79-6c0e-4133-98be-d54c7631dfba">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>Then you should be able to go to the location <a href="http://127.0.0.1:8050">http://127.0.0.1:8050</a> and view the profiling information collected. An example data collection is in <strong>course_material/L5_Profiling/omniperf_example</strong>.</p>
<h4 id="Roofline-models-with-Omniperf">Roofline models with Omniperf<a class="anchor-link" href="#Roofline-models-with-Omniperf"></a></h4><p>The <strong><a href="https://en.wikipedia.org/wiki/Roofline_model#Arithmetic_intensity">Arithmetic intensity</a></strong> of an algorithm is the ratio of floating point operations (FLOPS) computed per byte transferred. It helps us gauge if an algorithm is likely to be constrained by either the bandwidth or floating point performance of a compute resource. In matrix multiplication the input matrix <strong>A</strong> is of size ($N_{0,C}, N_{1,A}$) and <strong>B</strong> is of size ($N_{1,A}, N_{1,C}$). Every element of matrix <strong>C</strong> requires $N_{1,A}$ loads from A, $N_{1,A}$ loads from B, and 1 store to <strong>C</strong>. It also requires $N_{1,A}$ multiplications and $N_{1,A}$ additions. The arithmetic intensity of matrix multiplication is then</p>
<p>$$ a = \frac{2N1_A}{(2N1_A+1)b} $$</p>
<p>where <strong>b</strong> is the number of bytes stored per element. When $N1_A$ is large the theoretical arithmetic intensity for matrix multiplication is</p>
<p>$$ a \approx \frac{1}{b}. $$</p>
<p>If a processor has a peak floating point performance of $\textbf{F}_{P}$ FLOP/second, and a particular cache can feed that processor at a peak bandwidth of $\textbf{B}_{P}$ bytes/second, then we can calculate a floating point limit that is dependent on memory bandwidth.</p>
<p>$$F_{B} = a  \frac{\mbox{FLOP}}{\mbox{byte}} B_{P}\frac{\mbox{byte}}{\mbox{second}} = a B_{P} \frac{\mbox{FLOP}}{\mbox{second}}$$</p>
<p>The actual attainable floating point performance will be either $F_{B}$ or $F_{P}$, whatever is lower. If we set $F_{B} = F_{P}$ then we can solve for the crossover point in arithmetic intensity.</p>
<p>$$a_{0}=\frac{F_{P}}{B_{P}}$$</p>
<p>Therefore the limits (or roofline) on performance is as follows:</p>
<p>$$
F = \left \{
\begin{array}{rl}
aB_{P} &amp; \mbox{if} \space a&lt;\frac{F_{P}}{B_{P}},\\
F_{P}&amp; \mbox{otherwise}
\end{array}
\right .
$$</p>
<p>For example, a single compute device in a AMD Mi250x GPU processor has a peak 32-bit floating point processing rate of $F_{P} = 23.95$ TFLOPS and a peak memory bandwidth of $F_{B}=1.6$ TB/s from global memory. Problems will be constrained by memory bandwidth up to an arithmetic intensity of</p>
<p>$$a_{0}=\frac{23.95}{1.6} \approx 15$$</p>
<p>Shown below is a roofline plot of <strong>mat_mult_profiling.cpp</strong>, showing the various rooflines for the L1, L2, and global memory (HBM) caches. The crossover point for 32-bit floating point arithmetic and global memory is correctly situated around <strong>a=15</strong>. Performance in loading memory cache appears to be close to optimal at the theoretical arithmetic intensity of a=0.25, however significant gains in performance look possible if we can improve loads from main memory.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=3038dfaa-3008-4326-bd52-cbf8e5fd9baa">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<figure style="margin-left:0; margin-right:auto; width:70%;">
<img alt="No description has been provided for this image" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAwMAAAHCCAYAAACzCRUbAAAAAXNSR0IArs4c6QAAIABJREFUeF7snQd0FFX7xp+ZLSkkhNBCV0ClqChNBD5UihSpghQREEMRKSpgQGnSQbpU6b13RBEERBGxUBSkN+kJEEIIqbs78z/35p+Q3WSTu7O72YR955zvfEf23pk7z313M7+573NfSVVVFXSQAqQAKUAKkAKkAClACpACpIDXKSARDHjdnNMNkwKkAClACpACpAApQAqQAlwBggEKBFKAFCAFSAFSgBQgBUgBUsBLFSAY8NKJp9smBUgBUoAUIAVIAVKAFCAFCAYoBkgBUoAUIAVIAVKAFCAFSAEvVYBgwEsnnm6bFCAFSAFSgBQgBUgBUoAUIBigGCAFSAFSgBQgBUgBUoAUIAW8VAGCAS+deLptUoAUIAVIAVKAFCAFSAFSgGCAYoAUIAVIAVKAFCAFSAFSgBTwUgUIBrx04um2SQFSgBQgBUgBUoAUIAVIAYIBigFSgBQgBUgBUoAUIAVIAVLASxUgGPDSiafbJgVIAVKAFCAFSAFSgBQgBQgGKAZIAVKAFCAFSAFSgBQgBUgBL1WAYMBLJ55umxQgBUgBUoAUIAVIAVKAFCAYoBggBUgBUoAUIAVIAVKAFCAFvFQBggEvnXi6bVKAFCAFSAFSgBQgBUgBUoBggGKAFCAFSAFSgBQgBUgBUoAU8FIFCAa8dOLptkkBUoAUIAVIAVKAFCAFSAGCAYoBUoAUIAVIAVKAFCAFSAFSwEsVIBjw0omn2yYFSAFSgBQgBUgBUoAUIAUIBigGSAFSgBQgBUgBUoAUIAVIAS9VgGDASyeebpsUIAVIAVKAFCAFSAFSgBQgGKAYIAVIAVKAFCAFSAFSgBQgBbxUAYIBL514um1SgBQgBUgBUoAUIAVIAVKAYIBigBQgBUgBUoAUIAVIAVKAFPBSBQgGvHTi6bZJAVKAFCAFSAFSgBQgBUgBggGKAVKAFCAFSAFSgBQgBUgBUsBLFSAY8NKJp9smBUgBUoAUIAVIAVKAFCAFCAYoBkgBUoAUIAVIAVKAFCAFSAEvVYBgwEsnnm6bFCAFSAFSgBQgBUgBUoAUIBigGCAFSAFSgBQgBUgBUoAUIAW8VAGCAS+deLptUoAUIAVIAVKAFCAFSAFSgGCAYoAUIAVIAVKAFCAFSAFSgBTwUgUIBrx04um2SQFSgBQgBUgBUoAUIAVIAYIBigFSgBQgBUgBUoAUIAVIAVLASxUgGPDSiafbJgVIAVKAFCAFSAFSgBQgBQgGKAZIAVKAFCAFSAFSgBQgBUgBL1WAYMBLJ55umxQgBUgBUoAUIAVIAVKAFCAYoBggBUgBUoAUIAVIAVKAFCAFvFQBggEvnXi6bVKAFCAFSAFSgBQgBUgBUoBggGKAFCAFSAFSgBQgBUgBUoAU8FIFCAa8dOLptkkBUoAUIAVIAVKAFCAFSAGCAYoBUoAUIAVIAVKAFCAFSAFSwEsVIBjw0omn2yYFSAFSgBQgBUgBUoAUIAUIBigGSAFSgBQgBUgBUoAUIAVIAS9VgGDASyeebpsUIAVIAVKAFCAFSAFSgBQgGABwKzKeIoEUIAVIAVKAFCAFSIFsUaBYAb9suQ5dhBQQUYBggGBAJE6oDSlACpACpAApQAq4SAGCARcJSadxiQIEAwQDLgkkOgkpQAqQAqQAKUAKiClAMCCmE7XKHgUIBggGsifS6CqkAClACpACpAApwBUgGKBAyEkKEAzkMBjw89HB16BD1KOknBQnGY4lJNgX96ITYVFUj4w1f6ARcQlmJJgUj1w/KI8BZouK2ASzR64velFJAooE++H2fc95Y4rk98OdqHh4KFRQMK8PHsabkOShWBGdK6NeRt48Bv698sQhyxIKB/kgPCrBE5fn1yya3w/h9+PhmV8V8dsO8NWD6fUwziTeyYUtfY06+PvocD/GM38r9DoJ+QN9cOeB52JFVM7gQCMSEi2IT7KIdnF7O4IBt0tMF3BAAYIBggEHwsW6KcEAwYBo8BAMiClFMEAwIBYpAMGAqFIAwYC4VtTSOxUgGCAY0Bz5BAMEA6LBQzAgphTBAMGAWKQQDIjqxNoRDDiiFrX1RgUIBggGNMc9wQDBgGjwEAyIKUUwQDAgFikEA6I6EQw4ohS19VYFCAYIBjTHPsEAwYBo8BAMiClFMEAwIBYpBAOiOhEMOKIUtfVWBQgGCAY0xz7BAMGAaPAQDIgpRTBAMCAWKQQDojoRDDiiFLX1VgUIBggGNMc+wQDBgGjwEAyIKUUwQDAgFikEA6I6EQw4ohS19VYFCAYIBjTHPsEAwYBo8BAMiClFMEAwIBYpBAOiOhEMOKIUtfVWBbwKBg7+cQKT563HU8UL8/nuG9oa5cqWxK1Iz+2/bht4VGdA/KtIdQbEtKI6A6A6A2KhwvfNpzoDYmJRnQGqMyAWKRm3ojoDzqhHfV2tgFfBwHf7fkfMozh0aFnPSkeCAW1hRSsDtDIgGjm0MiCmFK0M0MqAWKTQyoCoTrQy4IhS1NZbFfAqGFi3fT/2HTyGoLx54Ofrg0G9OyAwwD/dykDR/L7eGg9030+sAhLg0Zqunr6++MRKbCmFDo8poPLSwzm9/rDH5KEL51IFbt+3rtScm1cGDh85hVHTluOHNZOsZqPf0K9R/eXy6NK2ETr1HYeTZy5DkiXodTKeKlEEn/Z4B3VqVOJ92OcR96KwZ+1kpP3NZS9tB435BoumhKFmtefTzTbr9/epi7D9mf5p0wxcuHwD3T+bDINBz/sZDXq8VPEZDO/fGaWKh0BRVEz9Zj127DkEi6KgziuV8OXArvD388Gl/25i5NTlOHfpGgrmD8JnH3VAvdqVc2m0OT5sr4KBO/cewGKxoGhIAWzddRDXb93Bx93aUJqQ43HDe9DKAK0MiIYOrQyIKUUrA7QyIBYptDIgqhOtDDiilFhbURho36IumjesBYtF4Q/g42euwm/fzoVBr+MwcDsiEpNHfIQqLz6beuG+Q77Gv+euYMIXPezCQMp5bUdrO674hCTMXLwZx06cx/r5X2LjzgPYvPNnfPPVQA4Mvb+YjlerVsRHXVqi5QdD8U7T1/Fe6zdx6K9/MWDkbPyydRb8fI1iouTyVl4FA38cP4OCwXlR9uni2HvwKKfW/j3bEgxoDGKCAYIB0dAhGBBTimCAYEAsUggGRHUiGHBEKbG2jsIAO2tSkgmVG/bAgc0zUKhAPg4DpUsV5W/vh/fvwi/88FEcWncbjlLFCqPHe82choGUc9Zs1ht/fDcPl67ego/RgPLPlOLXW7TmO1z67xbGDA7lL4jfblIHep2Of1aj6UfYuGAUSv2/x1RMmdzbyqtggC0DjZ6+AnkD88BstmDMoFC+HESeAW0BTDBAMCAaOQQDYkoRDBAMiEUKwYCoTk8CDNyOAP48ZnHkll3StliIhOpV5HTnchQGzBYL1m//CTt2H+Jv6NnBYCC0QxOebrRv4zT+EL7l+19w9uI1nLt0Hb06t3AJDDyIfoTaLfvir13zeTpQynEz/B4+GT4L3Ts2ReO6r1jdI3tR/MmIWdi7fhrfVMEbDq+CAXsTSjCgLdQJBggGRCOHYEBMKYIBggGxSCEYENXpSYCBY/+omLvE7Mgtu6RtlUoSendLzr9PezAY6DloCoKDAq3+nb3ZH9Czbapn4MyFq9DrdUhMMsHXx4gJQ3qgbq3kPHwGAwM+bIsFq3ai49v18dqrL6HbwEnoF9oa0xdszBQGLly5wd/wpxzMA7p77WTYQkpcfAJmLNwE1n7p9M9T27f/cBRPRWKbyQz9pLPVA/+N23fRM2wKhn/aJUMYcYmwOfAkBANUZ0BzWBIMEAyIBg/BgJhSBAMEA2KRQjAgqtOTAAM5cWVgxJSlWDt3uNU0DJ24CLWrv5AKAym5/aqq4r/r4egzZAbCenfgQJACA7fCI/HL7/9gcN+O6NR3LHatnoT3P5nAYYBlcfQIm8yv8WqV5zFtZG/e7636r6Lh69VSr80MyAWC83IYSGsgZsBQtdJzGN7/fRQtnN9qrJFRDzFx9moEBQZg2Ked+WdsRYKtFnzetyPeqPWyIyGW69sSDBAMaA5iggGCAdHgyUkwYI6VcP4RMEOf/cvuafWKV80wSDL0eLwMz1akdToJJrP7dtOR4h9B9QvIcOrYDh0GnYwksyI6tS5v52OQkWRSXLKfUGIi4PM4M8ClY9XJEt/RxGxx31xlNmBZBnSSBJOHrp8TYkV0Qg06CYqqwuK5sMaCAtbpNt6wm5Ct0XfCrNXcTMwevlNgoPwzT6FxxzD07NQc9+5H8x2HUmCg2svlEf3wEZ9mZvgNCszD+4kaiG3jg9WaKl60EMqUKso/+uvvsxg5dRm+WzmRbyjT47MpGP9FDytDs2iM5fZ2BAMEA5pjmGCAYEA0eHIKDERdVXF2hYyLBVRMbmYSHT61IwVIAVLAKQWOFE02pqYc3gYD125GoNfgaQjt8BbeafZ6KgxUefE5fDZ6Ho6eOIf5kz7Dc2VKpMKAva1FtcIASz86ff4qpo/qw9OMxn69kteemjayD7p+OpFDRpN6NZya59zamWCAYEBz7BIMEAyIBk9OgIHLf5lxeqUExQQYKyhQWivQeaCkyObYS1gXc4G/+W7oXxKhgRWgl5LfGup1EvL46hEd61pQkR7eh2HHMkh3bwK+/jC1CoVStHS66WPDCM5jxP2YJNGpdXm7AnmNuP8wSfPKwINoCXv2SXj0SEJAgIqG9VXkC3L923s/ow5Mr7gEz6wwGQ0y2CpKTFz255KzSdfJQKC/EQ8eeS5WRIMv0F/PV5sSTZ5bGqhqs0OlN8BASp0BNk9sJ8dWjeugzweteF2BlJUBBgM//XYc0xdswo5l4/iUpqwMuBoGEhKTMHbGShz47W8oqoLKLzyLLwd0RZLJhEbvhqXWJ0iJqykjPkKDOlVFwyxXtyMYIBjQHMAEAwQDosHjaRi4f8iIszuSHwRCaigo00rhD3LZeZhUBf3vHcTW2CvQQcK4Aq+ic2A5qyG4wzOgu3wKxrnDIcXGQAkpgcR+E6AWKJLhrbOdMwoH+SA8yrpAUnbqVDS/H8Lvx2uCgTPnZGzZKiExSULJEire66DA39/1IMD0CPDVc+PhwzjXgpuo1r5GHfx9dB4DNwau+QN9cOeB52JFVKvgQCMSEi2IT/IMuGU0ztwMA6K6U7vcowDBAMGA5mglGCAYEA0eT8EAWwW4uEnGvb9lQALKtlIQ8mr2vx2MsMShZ8QBHEm6g0BJj4WF66OOX3LeatrD1TCg/3M/DCsnQzKbYalUE0ldP4fq52932nIzDPz8qw779idvA1itqoKmjRX8/5bhomHqUDuCAYIBhwLGpjHBgDPqUV9XK0AwQDCgOaYIBggGRIPHEzBgeijh9FIZsbck6H2BF7qq8C+d/W8G/026jy4RPyLCEo9nDHmxuHAD/v8ZHS6DAVWFftsiGPds4JdJatgO5lbdwR2vmRy5EQYsFmDLdhkn/5X57TV7S0H1qu4HPoIBggHR3z9aGXBGKeqbHQoQDBAMaI4zggGCAdHgyW4YYABweokMU4wEv0IKavY2QAky8bzh7Dx2x11Dn7u/gO0cVMe3KBYWrodA+fH+2LZjcQUMSPFxMC6bCN2Jw1D1epg6h8H8Sj2h285tMBAXJ2H1OhnXb0jwMaro0E5F2TLZM8cEAwQDQl8qO41oZcAZ9aivqxUgGCAY0BxTBAMEA6LBk50wcO+4jIubZW4UDnpGQfnOKkIKG/EwPnthYGb0CUyKOsZz35k3gHkEmFcgs8NZGJAiw+Ez6wvIETegBBWAqedwWMo8LzpNPAc+t3gGbodLWLtBxoMHEvLlU9G5o4pCBbMHBJigBAMEA8JfrAwaEgw4ox71dbUCBAMEA5pjimCAYEA0eLIFBlTgv10Sbv2cvIVfWqNwwbw+2QYDbBUg7N6hTI3C9nRzBgasjMIlyiKpzzgo+QqIThFvl1tggBmFN22WYTIDZUoraNdGdZtR2J6ABAMEAw59uWwaEww4ox71dbUCBAMEA5pjimCAYEA0eNwNA2wV4PwaGfdPs0pMQNkW1kbh7IIBZhTuEr4X/5ruI1g2Yl6huhkahV0NA4ZfdkK/cc5jo3C3IVCNju+bmhtgwNYo3KyJAlaAK7sPggGCAWdijmDAGfWor6sVIBggGNAcUwQDBAOiweNOGLAyCvurqNBVQeBT1ttJZgcM2BqFVxVpiJK6jCv9ugwGFAsM62bDcHAnP6WoUdje9XMyDJhMwLZvs98oTCsDGStAW4uK/vpl3I5gwDn9qLdrFSAYIBjQHFEEAwQDosHjLhiIuSrh7MrHRuGK3VT4BKffV97dMLA19jLC7v0mbBR2BQxwo/CCkdCdPQ7V4ANTpwHCRuHcBgMxMRJWrZFxO0KCn5/K04KyyyhMMEAwIPo750g7ggFH1KK27laAYIBgQHOMEQwQDIgGjztggBmFz2+UActjo7DON+MCU+6CAXa18VFHMDf6Xy5F76AX8Hlw1SyNws7CgK1ROKnPWCglnxGdDrvtcuLKADMKr1wj84rCBQso6NxJRbAbKgo7Kh6lCVGakKMxk7Y9wYAz6lFfVytAMEAwoDmmCAYIBkSDx6UwYGMULva6BU81VjOtKOwOGGBG4T53f8buuOswSDKmF/wf3s5TRlSSDNuJGIh1Z47BuHhsckVhjUbh3LIycOKkjO3fPjYKs61DfX3cU1HY0YkjGCAYcDRmnhQYOHzkFEZNW44f1kxKJ8Gl/25i5NTlOHfpGgrmD8JnH3VAvdqV07UzWyx4qX43vmlB2qN0qWLYsWwcOvUdh5NnLkP6/8/ZuTq1eRNd2zXmzU+evYKx01fg8rXbKFIoGAN7tccbtV7mn+3/9Rimzt+Au5EPUK5sSYwKC0WZUumLPDozf09aX4IBggHNMU0wQDAgGjyuggFLgoQL66VUo/BzbRUUrJz1dpKuhgFbo/CyIg1QzVhYVA677bKCAWYUNqyfBSgKzNXrwdSpvyajcE6HgduR8di9T8Kh35J3hmIVhT1lFLanFcEAwYAzX/jcvDKQGQy0/GAo3mn6Ot5r/SYO/fUvBoycjV+2zoKfr9FKrhQY2LdxGooUyp9OSgYD7VvURfOGtfhnZy9eQ8+wKRg7uBvq1KiE+u0GoH+Ptmj2Zk0cOPw3wkbPw6Edc/Ag+hFadB2C+ZMGolKFspi1ZAv+PnUBS6d/7sx0PfF9CQYIBjQHOcEAwYBo8LgCBhKjJJxeLCH+rgy9HaOwvfG4EgaOJN1Bz4ifUisKazEK2xunXRiwMQqbWn4AU+OOovILt8sJaUIFAvwwa3Eizp6TIeuApo2zp6KwsEj/35BggGDA0ZhJ2/5JhAH2gL9110G83aQO9LpkkK/R9CNsXDAKpYpbvyxxFAbYuSbMWg1ZlvFJ9zbYfeAvtGxUO1XSKg17YMfy8TDo9Thx5hLefK0a/+zMhavoM2QG9m+c7sx0PfF9CQYIBjQHOcEAwYBo8DgLA8wofGaZDHOchDzFVJTvomRoFHY3DDCjcP97v8KkKmjkXxJfF3wt04rCovqktMsIBqRHD3laUIpROKnbEFheSn5b5urD0zDAjMLrN+hx7abKjcLvvaugVImckRZkqzXBAMGAM98/R2BAufEfkn7b58zlNPXVlXgahlr10/XNbGUgbWOW5vPJiFnYu35aunQgLTAw7uuV8PXxwcBe7VIvYzKZseX7X7B2235sXjQaOp31PsOL136PcxevYdLwXpo08JZOBAMEA5pjnWCAYEA0eJyBgYjfZVzakWwUzl9RwXMdFcgG0Ssnt3N2ZSAjo/CQ4GpZ1BN2bIystS0MyOHX4TP7C0iREbyisKuMwvZG5kkYuHZDwroNOc8obE8rggGCAce/4Y97OAIDpj9+RuzUoc5cTlNfwyuvI89n4zTBwI3bd3laz/BPu6BmtfRV0FNgIDgo0AoUWNuvhn7IPQMpaUKqqvI3/D3DpmL6qD6o/nJ5PqaffjuOfkNnIqRgMGaM6YcXy5e2Guuvf57EmOkrsHLWUBQumE+TBt7SiWCAYEBzrBMMEAyIBo8WGFAV4PI2GRF/JL/pYUbhp5uo0PIE7gwMxCgmfHLvF5cahe3plhYGuFF4wUhICfGwlK4IU88RDlcUFp2flHaeggFmFN6yQ4ZiAV56QUKzpmb45BCjMMFAxgpQnQFHv13W7R2Bgdy2MnDu0nV8MnwWPu/bMdXUu2rzj5i7fBsXoff7rdChVT1uIN60cBQKFXj8oG40GpA3wD+dgZj5CkI7NEG7FnWthGRQ8dfxsxg8bj7WzRuBYkUK8s937j2Mecu3Y97E/ihVPMS5yfKC3gQDBAOaw5xggGBANHgchQFmFD67UkL0xeSKwqJGYXvj0QoD1y2P0Cl8Dy6aHiJE54cFIXVdYhTOCgaiv91sbRTu8hlUvYPLIaKTk6ZddsOAqgJ70hiFa9ey4P22voiIikfOTA56LBatDNDKgIavWGoXR2DAmeu4o29maULXb91Bj8+mYPwXPVDlxWdTLx8Xn4i4+AT+3/5+vjAa9RwGRA3Eae8jMuoh2BiYeTjl6PrpRLRrXhdv1a/BdxOauXgLFk0N4zsa0ZG1AgQDBANZR4mdFgQDBAOiweMIDKQ1ChsCVZTvnL6isOh1U9ppgQFmFO4avhdRShJeMOTHiiINEKLzd/TSDrU3wgKfTfNg2bed93OXUdjeoLITBhISJWzZJqUahVu3UFDpRQVF8/sh/D7BQFaB42vUwd9Hh/sxSVk1dcvntDLgnKxPKgywh3KW3tOkXo1MBdLiGUg5YXRMLBq0G4BpI/vwnYXYSkSXj8dj1WyWDhSMt0OHYcXMIShRtJBzk+RFvQkGCAY0hzvBAMGAaPCIwkD0BRnn1kipRuGKHygw5HX+HbGjMGBrFJ5T6HX4SXrR29XUjhmFfeYNh3z5NFRfPyR1/dxtRmFPw0BUtISVqyTci5QREKCiQ7vHRmGCAbHwIRgQ04m1Cg40IiHRgvgki3gnN7fM7TDQ/bPJ6UzB25eOQ/P3h8BgsP6tnDLiIzSoU9VKUWdggJ3o4B8nMG3+BtyKiES+vAHo2ak52jR9je9mNOyrxenGcGDTDOQLCnDzrObe0xMMEAxojl6CAYIB0eARgQFuFN4mg+WHaDUK2xuPKAxYoGJi1FGrisLuMArbjjOtUVgqWATxfcZDKVJSVF6XtcuOlQFmFF69VkZ8vISiISo6dVQQGPgY+AgGxKaTYEBMJ4IBcZ2opfcqQDBAMKA5+gkGCAZEgyczGLA1CpdqpKJEXYsmo7AzMMCMwj3u7MfBhNt8FWBywVpOVxQW0Uf3z28wLpvIjcJKmYoIGPwV7im+Il1d3sbdMJDWKFy+nIK2rRUYbKwQBANi00owIKYTwYC4TtTSexUgGCAY0Bz9BAMEA6LBYw8GzLESTwtiRmG2Xehz7yrI/3zWFYVFr5vSLquVAVuj8IqQN/GCMX1VTEevm1V7ww9rYNi+lDdjFYUROgh5g/xxLzoxq65u+dxdMKAowI/7H1cUZkbhhvVVSFL62yAYEJtaggExnQgGxHWilt6rAMEAwYDm6CcYIBgQDZ6MYCAh3IyIjVeQFCPxisJPv6XAt4DoGR1rF5THgNhEM8zm9P6DE4mRmB59HDGKGaX1gRiSvyqCZfe+mZcsZuj2rIfu7DFAkmF5vQXMlVnVTgl5fPWIjjU5doMuai3JQHAeo0tNqUkmYP9PEm6Fy9DrgNo1FZQtY98HUiCvEfcfJuX43YT8jDo2dYhL8EweutEgw8cgIybO7KLZd+w0rLZToL8RDx55xsDsyGgD/fVIMilINLn+RYPoOBILlLNqmps9A6L3TO1yjwIEAwQDmqOVYIBgQDR4bGGAGYWvb7yDhi99LnoKakcKkAKkQK5V4FbTRQQDuXb2nvyBexUMREXHYOjERTAaDIiJjeNV7tgetLci43PMTPv56OBr0CEqF7xtIRggGBD94qSFgfBDMi5/K8PPGIXaVb+BH9v9LYN0EdFzi7Qz6CVYLCqU1BfSKi6bHiLCkvzdL6UPQHG9+3eakBLjId/6DzAlAQYjlOKloRofr0LIEqDTSTBlsIIhcp/OtmFpOwadjCSz829QExKAO3cBRZFgNKgICWH3lvUI2dtu9hbX+T2ksr6WMy10ssTTnMwWz4xUZiU4JAkmD13flbHizDyI9DXoJCiqCovzYS1yuQzbRNYMIxjQrB51dLcCXgUDvx87DYtFQe3qL4BVw2OV7to1f4NgQGOUEQwQDIiGDoOBiLvxOLdBxr2/kysKc6NwvexJsUjrGbA1Cs8p9Boa+ZcSvRXN7bhRePF4SKZEWMpXRlK3YVAD8lqdL20FYs0XcqKjqzwDfx2VsfN7Gayo2IsvKGjVPL1R2N4wyTMgNoHkGRDTibWirUXFtaKW3qmAV8FAyhQzIBgwcg7692yLp0sWSQcD+QONHosG9raJ/UE2ueDNnLtvgr/BMyv8D74nDoNehqKwtz2eGQB7g6pC9dibQVHN2Rs8o16HRFP2PHhnNC4pUYdfZ5kQdRnQGYEqH8gIeUn0Dpxvxx6yzYqKM/EP0P7qDziXGI2ien9sfboJXvJzk1EhzbDN21fCvDE5TUCu1wLGrp8CcvrX5Oy7z3wD7M24J47kWJE151Yzo/D6rQoO/Z48+maNZTSu79id+Bh0SDKxTV5z9sHmiS1pmT30utnTfyvYKhb7DfZkHr5ohHj6bwUbp21xOPIMiM4etcsOBbwOBh5EP8LYr1eibfM3UKNyBa6xbZoQe+PiqYOZwow6GY8SPGMKc+S+8wUY8TDWxJdfPXEE+umRkGTx2DK5v68OigVI8OBDtqjuDHA9Van00U3g36US4iIB32AVlboBAcVFR+6adnn9Dfj+/jV0uv4jYlQTXvEtjKXF6qOI3r0VhaWkBGDZNEh/7AVYXsd7n0B5o7ndm2IPmP4+ejzvBD1YAAAgAElEQVSM85CBWJKQL49BU5piQiKwYjVw8bIEVnOoY3vg+QqO/zZ4MlYdiTaWzsmmNC7RM5DNHnB9mYE43jN/Kxi4BvoZEB2b8w3EAX7JBmJXpL85EiNp27K/VWkPggGtSlI/dyjgVTDwKDYeg8Z+gy/6vYeSxQqn6kmeAW2hRWlClCaUVeTcPyXj/FoZigkIfEpFhfcV6PM4/oCY1XWy+nyr6RI+ufkr2Pvmt/OUxvSCdWBgW8G48ZAfRMI4ZyjkG5eg5gnkaUGWClUyvWJuTRO6e0/G2vVIrSjcuaOCokW0zTOlCYkFJaUJienEWlGakLhW1NI7FfAqGJi3Yjt2//QXShZjjkWg3v+q4O0mdcgzoDH2CQYIBjILnRv7dbi2O9kZXPIVGaVaJUHN5kU3k6pg+P0/sDLmHPcoDwqugo+DKmmMePFu8vWLMM4ZBjk6EkpICST2mwC1QJEsT5AbYeDSZRnrNkhITJJQsoSKDm2tKwpnedM2DQgGxBQjGBDTiWBAXCfRloePnMKoacvxw5pJGXbZufcwRk1dhrGDu6PRG9UzbGO2WPBS/W48LTrtUbpUMexYNg6d+o7DyTOXIf3/52yzl05t3kTXdo1585Nnr2Ds9BW4fO02ihQKxsBe7fFGrZf5Z/t/PYap8zfgbuQDlCtbEqPCQlGmVFHR2/PKdl4FA/ZmmFYGtMU+wQDBQEaRo5qBCxutjcLV3jHiTlR8mt18tMWcI72iLInoGrEPR5LuIK9swOwir6G+saQjp9DUNp1RuOdIqH5i6Ui5DQZsjcKtWypCOwZlJizBgFjYEQyI6UQwIK6TaMvMYGDZhh9w9J9z/EH8gw5vZQkD+zZOQ5FC6Qs8Mhho36IumjesxYd19uI19AybgrGDu6FOjUqo324A+vdoi2Zv1sSBw38jbPQ8HNoxBywVvEXXIZg/aSAqVSiLWUu24O9TF7B0Om1jndn8EgxQnQHR73+6dgQDBAO2QWF6KOHsShkx1yTofFQ8217lFYXtVSDWHHxZdLxoeohOEXtw3fwIJfUB+K5sUxRV8rjXmKuqMOxem1pR2FSnGUwd+mZoFLY3/NwCAxYL8N0PMo4cTU61ql9Pxev/c03uPMGA2LeCYEBMJ4IBcZ1EW2YGA+yhnb2N7z5wMtq1qOsyGGBjmzBrNWRZxifd22D3gb/QslHt1CFXadgDO5aPh0Gvx4kzl/Dma9X4Z2cuXEWfITOwf+N00dvzynYEAwQDmgOfYIBgIG3wxN6ScHqJDFOMBJ9gFRVDVfgVTt4VJzth4GD8bfS4sw8xqhnVjIWxLKQ+ng3Oi4fxJrfBADMKs21DdScOQ9XrYW7bB6bXmjn83coNMBAXJ2H1OhnXb0jwMapo/baKCuVct/sRwYBY2BAMiOn0JMDAmYQorL9/UfyGXdSygl8w2gc/k+5sWaUJsQ7dBkxyOQyM+3olfH18MLBXu9QxmUxmbPn+F6zdth+bF42GjpXGTnMsXvs9zl28hknDe7lIlSfzNAQDBAOaI5tggGAgJXisjMKlVFToam0Uzi4YWBJzBiMj/0xnFE5bZ0BzwNvpmM4o3HsMLGWe13SZnA4DzCi8co2EBw8k5MunonNHFYUKug4EmGgEA2KhQzAgptOTAANbHlxGm0u7xW/YRS1b5yuNzWWTc/TTHq6EgeCgQCvfQM1qz/OCsGnThFRV5W/4e4ZNxfRRfVD95fJ8OD/9dhz9hs5ESMFgzBjTDy+WL201zl//PIkx01dg5ayhKFwwn4tUeTJPQzBAMKA5sgkGCAbYZvA3fnpsFA6poaBMCwWS3jqs3A0DzCjc/95BbI29Ah0kjCzwCkIDk7cOZoe7YEB3+RQMC8Y4bBS296XLyTBw5pyMLVsfG4Xf66DA31/bjkGZ/egQDIj9JBMMiOn0JMDAk7AywAq9zl2+jU9a7/dboUOretxAvGnhKBQq8PhBnRWDzRvgn85AzHwFoR2a8NWGtAczIv91/CwGj5uPdfNGoFiRgvxjZmKet3w75k3sj1LFQ8SDxUtbEgwQDGgOfYIB74YBtl3o+TUy7p+WWe0llG2lIOTVjN8SuxMG0hqFAyU9Fhaujzp+1jtHuAMG9H/uh2HlZEhmMyyVaiKp6+fCRuHcBgM//6rDvv3Ju35Uq6qgaWPnjcL2NCAYEPtJJhgQ0+lJgAHxO82ellpWBuLiExEXn8AH6O/nC6NRz2FA1ECc9s4iox6CjYGZh1OOrp9ORLvmdfFW/Rp8N6GZi7dg0dQwsF2I6MhaAYIBgoGso8ROC4IB74UBZhQ+vVQG8wkwo3D5ziqCnrWfLuIuGPg36T6639mfahReFdIQzxjypotYl8KAqkK/bRGMezbw6yQ1bAdzq+4AK9/r5JHTVgaYUXjLdhkn/5X57TV7S0H1qq5NC7KVjGBALIgIBsR0IhgQ10m0pRYYsD13ytaiWmAgOiYWDdoNwLSRffjOQucuXUeXj8dj1WyWDhSMt0OHYcXMIShRNHkbeTqyVoBggGAg6yghGMhQgaA83gkDMVeTdwzKyChsL5jcAQO7466hz91fEK+aUce3KOYVegPBOp8Mh+AqGLA1Cps6h8H8Sj3N3yHbjjkJBmyNwh3aqShbxr0gwPQgGBALJ4IBMZ0IBsR1Em3JYKD7Z5PT1Qg4+sMCdOwzFhf/uwmz2QKdLPM6AV8N7YlGb7xidXpnYICd6OAfJzBt/gbciohEvrwB6NmpOdo0fQ1bdx3EsK8Ww8DKoKc5DmyagXxBAaK36HXtCAYIBjQHPa0MeB8M3Dsu4/xGGbAAQc8oKNdRFaoo7GoYmBl9ApOijjHLAjoHlsO4Aq9yr4C9wxUwIEWGw+ebkY8rCjthFLY3zpwCA8fPJGLtBtmtRmF7GhAMiP0kEwyI6UQwIK4TtfReBQgGCAY0Rz/BgBfBgAr8t0vCrZ+TSwhzo3ArBZL1Lm52Y8lVMGBrFGYQwGAgq8NZGGBGYePc4ZBiY6CUKIvEXiOFKgpnNa6cuDJw67oPFi43w2QGypRW0K6N6hajMMGAo9Fh3Z5gQFy/4EAjEhItiE9yTS0M8Svbb1msgJ8rTkPnIAVcogDBAMGA5kAiGPAOGHDEKGwvmFwBAxGWOPSMOMArCtszCrtjZSCdUbjbEKhGX83fm8w6enpl4JdDOuzd99go3KyJAlkQ+FwlCK0MiClJMCCmE60MiOtELb1XAYIBggHN0U8w8OTDQGKUhLMrko3Cen+VpwVlZhR2Fwwwo3CXiB8RYYnnBuHFhRtkaBR2KQwoFui3L3GLUdjeOD0FAyYTsO3b7DUK08qA5p9e3pFgQFw/WhkQ14paeqcCBAMEA5ojn2DgyYYBZhQ+s0yGOU6CXyEFFbupvLKwlsOZlQFbo/DCwvUQKBscGoajaUJSfByMC0ZCd/Y4VIMPTJ0GuNQonJNgICZGwqo1Mm5HSPDzU9GrqwHBhZK3APTEQSsDYqoTDIjpRCsD4jpRS+9VgGCAYEBz9BMMPLkwYGsUZluH6ny1gQALMC0wwK42y0GjsCtWBrhReNYXkCNuQAkqgKQ+Y6GUfEbz98SRjtm9MnA7XMLKNTIePZJQsICC9zsD5Z4yIjyKYCCreQvw1fPdVB7GmbJq6pbPCQbEZaWVAXGtqKV3KkAwQDCgOfIJBp48GFAV4OoP2o3C9oLJURhg24X2ufszdsddh0GSMSZ/DSGjsLMwYGsUTuozDkq+Apq/I452zE4YYBWFN22WU43CbOtQfz+gcJAPwYDAxBEMSMgf6IM7DzwHjgLTxJsQDIgqRe28VQGCAYIBzbFPMPBkwYAlgdUPkBB9UQZ0QNkW9isKOxo0jsAAMwp3Cd+Lf033ESwbsaxIA1QzFnb0klbtRdKEDL/shH7jnMcVhd1oFLZ3M9kBA6oKMKNw2orCKUZh9qabYEAs1AgGCAbEIiXjVrSbkDPqUV9XK0AwQDCgOaYIBp4cGGBG4dOLJcTflblRuEJXBYFPaU8Lsg0qURiwNQqvKtIQJXXOF4rJFAYUCwzrZsNwcCcftqnlBzA1etclFYUd/XK5GwaYUXjjFhlnz8mQdUDTxtYVhQkGxGeMYIBgQDxa0rckGHBGPerragUIBggGNMcUwcCTAQPRF2ScWyO5xChsL5hEYGBr7GWE3fsttaKwFqOwvevbgwFbo3BStyGwvFRL83fC2Y7uhAFbo/B77yooVcIa+AgGxGeQYIBgQDxaCAac0Yr6ul8BggGCAc1RRjCQ+2Eg4ncZl7bJYKV8WUVhZ43CWmCAPY6OjzqCudH/8u69g17A58FVM60o7GjQZgQDcvh1GL8Z4RGjsL3xuwsGrt2QsG7DY6Nw504qgoPSr/wQDIhHFsEAwYB4tDxZMHD4yCmMmrYcP6yZlO7GOvUdh5NnLkOSJehkGc+WLo5O7zREswY1U9teuHIDk+asw7lL12BRFBQvUhCf9ngHtaq9kO58ZosFL9Xvxs36aY/SpYphx7JxSHs99nnB/EHo1OZNdG3XmDc/efYKxk5fgcvXbqNIoWAM7NUeb9R6mX+2/9djmDp/A+5GPkC5siUxKiwUZUoVdWZac23fXAsD9x/E4PNx8xF+N4oHRMpx7eYdDJmwEGcuXOUBNnpQKF5+/hmcvXgNn46YnWHw3oqMzzET6Oejg69Bh6hHSTlmTPYGQjCQe2GAGYUvb5MR8UdyRalir1vwVGNVuKKwo8Fpb2XA1ig8veD/8HaeMo6ePsv2tjCgO3OMbx0qJcTDUroiTD1HZKtRODth4MRJGVt2yFAsQPlyClq3UuHrk3EKGMFAlqGU2oBggGBAPFq8Cwbat6iL5g1rIeZRHH4/dhrjvl6FLm0bIrTDW1yIJu8NxgftG+OdZm9AkoA9P/+FoRMXYd+G6QjKm8dKrBQY2LdxGooUyp8hfKRcj33InvV6hk3B2MHdUKdGJdRvNwD9e7RFszdr4sDhvxE2eh4O7ZiDB9GP0KLrEMyfNBCVKpTFrCVb8PepC1g6/XNnpjXX9s2VMBAbl4B3PxqN12u+jJ9//8cKBjr3G4fa1V9Et45N8fPhvzF+5irsXjsFl/67STDg4jAlGMidMGBrFH6urYKClRUXR4f16TKCgeuWR+gevt+lRmF7N5EWBphR2LB+FqAoMFevB1OXz6DqHatb4C6xXLkywIzCe/ZJOPSbjg+3di0LGtZX+R9fewfBgPjMEgwQDIhHi3fCQMpd/3n8LHp/MQ0HNn8NHx8jKr/ZHT9tmo5CBfKlCnP1RgRKFC0Enc665LmjMMBOOGHWasiyjE+6t8HuA3+hZaPaqdep0rAHdiwfD4NejxNnLuHN16rxz9gL5D5DZmD/xunOTGuu7ZsrYSAuPgH37kfz/42cujwVBiKjHqJxxzAc3jkXel3yH8B3enyJwX3eRWCAfyoMmMwWdB84Ca+9+hK6vfsWaGVAW/wSDOQ+GIi/I+PsCrjNKGwvkmxh4EjSHXQN34soJQkvGPJjUZF6LjEKZwoDsQlQV860Ngo37qgt+N3Uy1UwYGsUbt1CQaUXswY+ggHxiSUYIBgQjxbnYCDmNnD9T4szl9PUN7CYhJLVrR/O2YmyShNK+6Y+5cJ1WvXD5BEf4dUqFdFv6NeIuBeFLu80Qo0qFaygwHagWmBg3Ncr4evjg4G92qWezmQyY8v3v2Dttv3YvGh0OuhYvPZ7nLt4DZOG99KkVW7vlCthIEX0YyfPW8HAsZMXMHracmxbOjZ1Xj4bPY8H24vly6TCAMt1s1gsGB0WytvZwkBmb87cPeGskAxLE3oQm/PThArn80VkdCIs7BWkB47gACPiE8xIMGf9kOOO4eX1T4aBuESzO07vsnOyeA7J54dzfybizAoJlkQJeYqpqNBFgU/+7Jm7kGA/3H0QD0UFtsReRv+7v8KkKmjkXxJzC78OP0nvsvvN6EQFkIDYr7+EdOZYckXh7p41Ctu7WaNORmAeAyIfJmrWI+qBhLXrHlcU7sSMwiXF5lmWJBQK8kGEB/eOLxLsh4ioeGZjydFHHp/komMx8R4qOmbQgaWVeiqlVC9LCA70wd3onF9nIF+AEQmJFiSYsv+BOiWIbf9MOrKb0M1jKg7Pzf6/M8WrSKjZO/1vsxYYaNN9BD56vyUa1KkK9kJ2w46fsPvAnzhx5jLP0/+wcws0eqN6uu98CgwEBwVa+QZqVnseXw39kHsGUuBDVVX+hr9n2FRMH9UH1V8uz8/302/H0W/oTIQUDMaMMf3wYvnSVtf59c+TGDN9BVbOGorCBR+vVuToHyAXD+6JgoHfjvyLrxduxvr5X6bKxPLQnitbEjUqV+AwwPLU9vx8BPMnD0xdPbCFgaL5/Vwss/jpUkDEQ8/X4gNF8s6L/A+2h/5q54Tr89v30P07MllXflZwbLWFz1XRlyTU6KmHzujIGZxry+aKgcAXN3/HpIjj/GSDQipjQvFXkUnWinMX/f/eys2riJ0wEMrdcMiFisB/4HjoSj/nknO7/CQSuB5aY+riFRWzF5oRGweUKi7ho256FEyfZmt/2E5e3xV68O91LvhOefy32tNz5enrOxBsHp8rALfvW3sTHYGBJ2VlYObYj1H5hWetZi4hMQl7fzmKkVOXYsm0wRwO5i7fxtv0fr8VOrSqxw3EmxaOslpBMBoNyBvgn85AzHwFoR2aoF2LulbXYVDx1/GzGDxuPtbNG4FiRQryz3fuPYx5y7dj3sT+KFU8xIGoerKaPlEwcPzfCxj21WJ8t3Ji6ix9PHwmN5GwlYFOfcfyPLK6tStzokw5KE1IW1BTmlDOTxNSzcDlHdZG4aebqMlPnNl4+Afp0OHCntSKwu4yCtveUlqjsFK2IhJ7jYEakDcb79yxSzmTJmRrFG7bWoHBQSsEpQmJzxelCVGakHi0pG/pCAw4cx139HV0ZYC9qB04ci5+2TaLp3dfvHKDP5elPZjpl60aNHuzFlgqODv8/XxhNOo5DIgaiNOek6WOs7Ey83DK0fXTiWjXvC7eql+D7yY0c/EWLJoaxnch8ubjiYKBqOgYNGg3EId2zIavT/Jrz6adP8eYQaE8qEIHfIXNC0cjdMAknkvGAo8dBAPavgIEAzkbBsyxEs4skxFzTYKkA57NBqNwRpHEjMJd7+7F2YQHCNH5YUFIXacrCotErP7ANhg3zuNGYX2tN5HQZSCS1GQvUU49tMCAogA/7nfMKGzv/gkGxCODYIBgQDxavBMGWDrQ70dPY9hXi9Dng7fRrvkbuHLtNtp9OAoThvRAvdpVeIbB0RPn8fGwmVgyfTDKP1PKSiwtnoGUE0THxKJBuwGYNrIPh49zl66jy8fjsWo2SwcKxtuhw7Bi5hBuXPb244mCATaZ3QZOQtVK5dDjvWY8H+3rRZuxa/VXuHjl8W5CzFvQ/8vZ2LpkLPLnCyQY0PgtIBjIuTDAjMKnl0hglYUNgSpq9zYgKX/25/baGoVXFGmAEJ2/xogT6yaZTTCsmAL9X/sBWYbpnV4IatkBD+NNSDJ5xl8iNnLAURhISGT1AyRcviLDoAdaNhczChMMiM6I/XYEAwQDzkRRbl8Z6P7Z5HR7/x/9YQF/2ZpSZ4B5kEqXKorQd99C0/qvpsrFVgrmLN3GwYCtUpcsWhg9OzVH/TpV0knqDAywkx384wSmzd+AWxGRyJc3gF+nTdPXsHXXQZ5JYmA/nGmOA5tmIF+Q81XvnYkNT/TNlTCw9+BRMGMwSyxl5Mkms3TJIvzh/nZEJM8JO3XuP5QsVhjjPu+O58s9na7OwFdz1vK2M0b3JRjQGHkEAzkTBu6fknFh/WOj8POhCko+5ZsuZ1XjtAt3WxlzDsPv/8GNwi2CnsaM4P/BB+41CkuPHsI4dzh0V05D9fVDUs+RsFSoAnsViIVvJpsaOgIDUdESVq6ScC9SRkCAis4dFRQt4lyyPa0MiE80wQDBgHi0PFkrA87cN/XNmQrkShhwtZSUJqRNUYKBnAcDN/brcG13siEgf0UFz3VUuFGY7dBia2DTNutZ97JAxdDI38FggI1kUHAVjCtdA3ejkncTctfBKgr7zP4CUmQE1AIhSOw7AUqRkvxyTxoMXLosY8NmCfHxEoqGqOjUUUFgoPPiEgyIRyfBAMGAeLQQDDijFfV1vwIEA+QZ0BxlBAM5BwaYUfjCRhn3/k7eE7pUIxUl6lr4EizLycwuGIhRTOhxZz8OJtzm24XOKfQaGvmXgr0KxJqDz6aj7p/fYFw2MbWicFJva6PwkwQDfx2VsfN7me+48+ILClo1d9wobE93ggHxiCQYIBgQjxaCAWe0or7uV4BggGBAc5QRDOQMGDA9lHB2ZbJRWDYAz72rIP/zj3PjswsGmFG4U/geXDQ95EbhFSFv4gVj8r6W7oQBww9rYNi+lF/HVKcZzO16p6so/CTAADMK79wl48jRZOCrX0/F6/9z7b7pBAPiP4cEAwQD4tFCMOCMVtTX/QoQDBAMaI4yggHPw0DsLQmnl8gwxSQbhSuGKrygWNojO2DgYPxtfHT3J15RuJqxMBaEvGFlFHYHDKQzCrfvB9NrzTKM59wOA7ZG4XfaKKhQzvVmaIIB8Z9DggGCAfFoIRhwRivq634FCAYIBjRHGcGAZ2GAGYXPr5WhmMABoOIHCgx50+eNuxsGmDeAeQSYV+DtPKUxvWAdGCTrEvauhgH5QSQMC0anMwrbC+bcDAN378lYux4uNQpTmpDmn73UjgQDBAPORFFu3k3ImfumvjlTAYIBggHNkUkw4DkYSGsULviygmfeUXiKUEaHu2AgI6Pwx0HWhWRSxuNKGJCvX4RxzjDI0ZFQQkogqdfoVKPwkwYDzCjMtg5NTJJQsoSKDm1dYxQmGND8s0cw8P8K6HUEA85EEcGAM+pRX1crQDBAMKA5pggGsh8G2CrAxU02RuF6meeNuwMGoiyJ+OjugXRGYXvB5CoY4EbhxeMhmRJhKV+Zbx2q+mVdtyA3rgzYGoVbt1Sgc3PNNEoTEv85pJUBggHxaKE0IWe0or7uV4BggGBAc5QRDGQvDDCj8OmlMphPICOjsL2JdDUMMINwp4g9uG5+hJL6ACwqXC/VKOxOGLA1Cps69AVksafj3AQD/r4GrFhvcqtRmFYGNP/s0coArQw4HzwAaGXAJTLSSVykAMEAwYDmUCIYyD4YSGsU9glWUb5LeqNwdsAAMwr3uLMPMaqZG4WXhdRHsM4nyxhyZmVASkqAYdX0xxWFMzEK5/Y0IXOSDivXSbjyH+BjVNH6bdUtRmGCgSxDNssGtDJAKwNZBkkmDQgGnFGP+rpaAYIBggHNMUUwkD0wcO+4jIubk43CgaVUVOiqQJ9HvMCUq1YGRIzCrl4ZYEZh45yhkG9cgponEEndhvGKwo4euWFlgBmFV66R8OCBhHz5WEVhFYUKun7HoMy0ozQh8cgiGCAYEI+W9C1zMwwcPnIK3T+bDIMhuaK80aDHSxWfwfD+nVGqeIgmWc5evIZPR8zGD2sm2e0/Y+EmXLt5B9NG9rZq89/1cLTpPgK/bJ2JPP6+OPDb3xg09huMGPA+mjWomdr260Wbce9+NMYMCk13jRZdh2JAz7Z4o9bLqZ/dDL+Hxh3DcHJ/8tbVaY8UDdhvZtqjXfO6GN6/Czr1HYeTZy5D+v/PC+YPQqc2b6Jru8a8+cmzVzB2+gpcvnYbRQoFY2Cv9qnXnrdiO9Zt2w+TyYxa1V/A6LAP4O/nq0lX0U4EAwQDorGSrh3BgJthQAX+2yXh1s/JqTDMKPxsWwVS8u+v8OEsDJhUBcPv/8ErCusgYWSBVxAaWEH4+qyhlpUBW6NwYr8JUAsUcei6KY1zOgykNQqXfhpo/44F/v7iwKdJlAw6EQyIK0kwQDAgHi3pW+Z2GBg1bXnqg3t8QhJmLt6MYyfOY/38LzXJIgIDV29E4O3QYfyhPyCPX+p12LXZg/tXQz/k/8ag4tWqFbHv4DEsnPJZajtXw0BaDWxvmsFA+xZ10bxhLf4Ru7+eYVMwdnA31KlRCfXbDUD/Hm3R7M2aOHD4b4SNnodDO+bg58P/cC2XTBuMgDy+6DdsJqpWKofe77fUpKtoJ4IBggHRWCEYsFEgKI/7YICtApxfI+P+6TQVhbMwCtubSGdggBmFu0bsw5GkOwiU9FhYuD7q+BV1OGYchQH9n/thWDXNYaOwvYHlZBj4/U8Zu3YnVxR++UUVoZ31ePAo0WGNXdGBYEBcRYIBggHxaHmyYYDd3cNHcajZrDf++G4ef1Cfv/Jb7NhzCJIk4dUqFTG4z7t8JYG9ER89bTkexsTCx2jA0E87o0blCvxhOWVlwGS2oPvASXjt1ZfQ7d23rMR7r89YtGn6Glq/9Vrqvzd6NwyjPvuAA0D0w1i823s0vls5ES3eH4LF0wajcMF8vK0nYYBdf8Ks1ZBlGZ90b4PdB/5Cy0a1U++hSsMe2LF8PB48fMRXBCq/8Cz/bPnG3Th9/r9U0HEm5jLrmyUMqKqKI/+cw+Gjp3Dxv5uIevCIny84XwDKPlUcNas+j2ovlYPtUom7BuyO896KjHfHaTWd089HB1+DDlGPkjT1z85OtDLgHhhIjJJwdkWyUVjno+LZ9qpVRWFH51grDNgahVeFNMQzhryOXp63F4YBVYV+2yIY92zg/ZIatoO5ZaiwUTg3wYDFAmzZLuPkvzLYHDVppOC1WkDePAbciyYYyP51EcdCm2CAYMCxiLFu7dDKQPRN4L/fnbmctr5BxYCnH6fZpJyEpcjYvhV/EP0ItVv2xV+75uP3o6fAUnpWzxnG01s+/XI2f+BnaTLv9PgSnd9pyB+Ev9v3O+Yu28Yf3NPCADu3xWLB6LD06Twbdx7A9/t+x9Lpn/PhHDt5AYPGzMOedVP5c+iarftwN/IBf+Bm6TYMOEI7JAOFp2Fg3Ncr4evjg4G92qXOB3vw3/L9L1i7bT82LxoNnc66Rk+vwdNQvw3lhYgAACAASURBVE4VtG32hrY5FOyVKQwwcpm9ZAtuRUSi8ovP4tnSJZAvbwAXPOpBDC5cuYm/T11ASKH86PvB22hc9xXBy+asZgQD2uaDYMD1MBBzVcKZZTLMcRKYUbhiqAq/ws7ljWuBgd1x1/DJ3V8cNgrbiyQRGGBGYbZtqO7EYah6PUydw2B+pZ624LTpldNWBuLiJKxeJ+P6DYkbhTu0U1G2jAKjXiYYyO+H8PvxIBjIPPR9jTr4++hwP8YzL46ozoBzP00OwcC1v4ADM5y7oJbepaoDb3yarqctDMTFJ/CH/wtXbvCH9GFfLcbTJYuge8emvC9LfVm6fheWzfgcCYlJMOj1/KGXPbQ3aDcQ/+xbnAoDH7RvjD0/H8H8yQOhz2Av5Uex8XijzSfYuXIiihTKj1FTlyE4XyA+7taGX6v9h6MwYWhPlClVFDdu30XfIV9j29KxboGBnoOmIDgo0Eqf3l1boUPLetwzkJImxF6qn7lwFT3DpmL6qD6o/nJ53uen346j39CZCCkYjBlj+uHF8qWtzsVA6eiJ81g4JcztL9ztwsAX4xfi71MX+WQ2f7MmjMaMKxoxqtm59zAWrt7JDSQThvTQEnIe7UMwoE1+ggHXwgAzCp/fKAMWbUZhe7PoKAzMjD6BSVHH+MNY58ByGJO/RrqKwo5GTFYwkM4o3HsMLGWed/QydtvnJBi4HS5h7QY5Q6MwwQBQlGBAKO4JBoRk4o2CA41ISLQgPinzmiziZ3S+pUMwkANXBtIaiNnb96qVnsPw/u+jaOH8+Ojz6fjn9MVU06uiKCgQHISNC0bi+31/YO22vWCpQBaLgrMXr3KDLlsZ6NR3LE+jqVu7cqZpMYPGfIPnypbE+20b4fU2n2DdvBHcuHzpv5toFZq8GpFyMFBZ/82XqPjc05muDLT6YBg+7tYa9f73eIMK5lFo+cFQ/P3jIgwYORe/HzvFT7twchhPcxoxZSnWzh1uFQx5/P3g52tMZyBm4BLaoQnatahr1d5sseCv42cxeNx8fh/FihQEgweWUsSuP31UX/j7Zb1jn7MRaRcGxs9cxd3NbJJFjsQkE6Z+sx5DPu4k0jxHtSEY0DYdBAMuggEbo3BIDQVlWjhuFHYWBphRuP+9g9gae4UbhccVeJXDgCuOzGBAd/kUDAvGpFYUdsYobG+sOQUGzpyTsWmzDJMZKFNaQbs2qpVRmGCAYED0+0YwIKrUEwAD4reaLS0zShNKe+Hhk5bg2dLF0aVtI6vxRNyNQuP3BmHTwlEo+1QxhN+9jzfbD0yFgdABX2HzwtEIHTCJp9I0qFM1w/v57ci/mDJvPV8NWLz2O6ycNZS3m/rNBuQN9EeP95ql9mM597fC7+GLfu9lCgMfDprK0967tk/e7YcdzIA85Zv12LX6K0THxPJcfnYE5Q3Akb/PpkuVSjtYWwNx2s8iox6CacjMwylH108ngu1E9Fb9Gpg0Zy0i7kVh4tAPYdCL1dJxduKz9AykXODgHydQuGAwypUtyf+J3QgjGuaKzu0HwYC2GSQYcB4GLAkSLqyXko3CElC2lYKQV51LC7KdTZGVAVcZhe1Fkj0Y4EbhlZMhmc2wVKqJpK6fC1UUdjRicwIM/PyrDvv2J29DV62qgmZNFMjW6aGUJgSCAdHYJhgQVYpgQFwpsZZZwcD+Q8cxb/l2nhbEtvrc8O0B/lD7QvnSYA+9P22cDp1Oh+kLN2Lpul04unsB2PagKQZi5gPo/+VsbF0yFvnzWafhsBEqisoh4qkSIWjaoCY3FLNVBrZDz5Lpg3mKUMrBUoXe/Wg0fto8A3OWbrO7tejuA39iwqw1mDayD0/XYSlPYWO+4bn6aQEh5bxZaZAZDDCwaNBuAL8We4Y+d+k6unw8HqtmDwXzXoz7ehU2LRqVYZqU2Aw53koIBlZu2sO3OmLLFf975UV+FeYnGDF5CSez91o3cPzKOagHwYC2ySAYcA4GmFH49GIJ8XdlbhQu31lF0LOuBQE2s1nBwL9J99H9zn5eUZgZhBcXbqDZKCwMAxkZhVt1Tx6sGw5PwoCtUbjZWwqqV814nmllgGBANPwJBkSVIhgQV0qsZVYPwuwsC1Z9i20//Aqz2cL9A2MHd+e7+rAU9L/+OYugwDwI692BP6CzNCK2N3/aOgNfzVmL2xGRmDG6b4aDYmbgFRt3p9YWOPjHSUycvZqbkW2P1t2G82fVf05f4uNKu+ENS29nD+HsYNDC4OR2xD0UKhjMc/7ZbkZsRyTbIysNMoMBdi72gn3a/A3ck8u8uD07NedQw/TZufc3DkspxzNPF+erKe48hGCgXtv+mPpl79StjlIGdOzkebDcrb0bprlzjG4/N8GANokJBrTDgDuMwvZmMTMYYEbhPnd/QbxqRh3folhYuB4CZbHUQEeiJu3KgBQfB+OyiW4xCtsbk6dgICZGwrqNyUZhPz+VpwUxo7C9g2CAYED0e0UwIKoUwYC4UtTSWxUQgoGX3+yOnzd/jaC8eax0Yk7whu+G4fiehblCP0Zik+etx1PFC/Px9g1tzdOeCAa0TR/BgDYYiPhdxqUdyUbhoGcUlOuoOlRR2NHZsgcDtkZh5hFgXgF3HCkwoN4Lh8+sLyBH3IASVACmnsNdahTOSTDAjMIr18h49EhCwQIKOndSERyU+R45BAMEA6LfP4IBUaUIBsSVopbeqoAQDLz/yQSUf6YU+oW2Tq36xgwQk+etQ8Td+6n7veZ0EdmetjGP4vi2T2kPggFtM0cw4BgMqApweZuMiD+SE8W5UbiVAskmb1zbbNjvZQsDbBUg7N4htxiF7Y2CwUDkkSPQzx0OKTYGSomySOozDkq+Aq6+3QzPl90rA7ZGYbZ1qK9P1ptlEgwQDIh+IQgGRJUiGBBXilp6qwJCMHD52m0M+HIOLl29yXObFFXlJofnypTgPgKWD5YbjnXb93N3OFvh8PP1waDeHRAY4J9uZcDPmD3u7Yw0MxpkGHQyYhOSXes5+WAVeGPiTVBcn+YudNt5/PRIMllgMmf9kCV0QgcbsQJxzMiUaMpaAEsC8M8SIOqCxI3C5d8BitfKnnEzGAjKY8SDR0kIN8ehw409OJEUifyyEYuL1cfr/sUcvHPHm/v/fQDx88YDZjPUl2tB+nAYVOPj7d8cP6NjPQL99Ig3WWAWiRUnFkdYFeH9P0v44cfk8b36ioq3myOdUdje6PWyBBZXMfGe+f6zWMnrZ0B0nMkxgV3YOl8eI6IfJeX4OgO+RlYsTkJ8ome2qzToZbC/F7EeihVmfg/wM+BhrOdiRTTs2N8Kk0lBkjnr32rRczraznZbU4e2FnX0YtSeFHBQASEYYOdk+56ePHMZ12/f5ZcoVawwd4ZnZKxwcAzZ1vzOvQe8ql3RkALYuusgrt+6w00ltisD+QJcnzMtepM6WQL7nyd/tETHyt5MJSYpUD30Z9tHL8NsUWFhT2AeONhbXEUFzJbM/8DEhks4ssCC2AgJBn+gSjcJBZJrjmTb4WfU4/eHEWjz3y7cNsfjOZ8gbHv6LTxlCHDvGBQLzBsWQfluLb+O3PRd6Nv3dJtR2N7N+Bh0MJkV/iIjy0OgSUbnSEoClq9VcPK0BOb9atNSwv9qZHk1qwbM2MYe8hI9tB86+z1nD7meesBlYvj56BGf5BkYcmS29HJy5WhTFt9/R87pSFv2d4LBY6KHHnBlSeK7XyWYPANDjmjFxmlRVP4/Tx0PHllDE8GAp2aCrpuRAsIwwLYRPXbiAm6G38XbTerwc8XGJfBto3LL8cfxMygYnBdlny6OvQePcrjp37MteQY0TiClCWWdJhR9QcbZlRIsiRL8Cimo2E3llYWz82APLH/K4Xj38l63G4XT3hc3Ci8YCd3Z44DRB6ZOA2Cq7pqKwo7q5+40IWYUXrVGxu2IZKPwe+8qKFXC8XmmNCFKExKNbUoTElWK0oTElaKW3qqAEAxcuXabV5S7d/8B4hOScOrAMtwMv4d3uo/A/EkDUali2VyhH6tON3r6CuQNzMO3uxozKBQF8wcRDGicPYKBzGGAG4W3yWALJ8wozLYO1fk6/oCocXp4N3a1WWkqCvcOegGfB1d1m1E4ZaxSpLVROO8Xk3EvX0m+kuKJw50wcO2GhHUbHDMK29OAYIBgQPT7QTAgqhTBgLhS1NJbFRCCAVZ2ulKFMujT9W1Uqh/KYYAdq7f8yEtLr54zLFfrRwZibdNHMJAxDKhm4PKO7DcK284iMwr3ufszdsddh1GSMa3g//B2njLaJtuBXqyisNHGKFy4TAnciYp/4mDgxEkZW3bIUCxA+XIKWrcSMwoTDNgPqKL5/RB+P95DyYfigR7gq+f7lT/0kL+CYEB8roIDjUhItMA2b1/8DK5vSWlCrteUzqhdASEYqNmsNw5s+Ro+RgOef6NrKgyYzBbUbPYRjvywQPsIckBPggFtk0AwkB4GzLESziyTEXNNAnRA2RaurygsMlsRljh0Cd+Lf033ESwb8e2zTVE6MUikq1NtDL/shH7jHF5R2Fy9Hkyd+nOjsL0KxE5dzIHOrl4ZYNaDPfskHPotebOB2rUsaFhfdbpmGq0M0MqAaFgTDIgqRSsD4kpRS29VQAgGajXvg+3LxqFQgXxWMMB2GercbxwObZ+dq/UjGNA2fQQD1jAQf0fG6SUSWGVhvb+KCl0VBD6V/XkxR5LuoGfET4iwxPNKwquLNET1QoVw+368tokW6aVYYFg3G4aDO3lrU8sPYGrcMbXnkwQDJhOwcYuMs+dkyDqgdQsFlV50zS4lBAMEAyJfN9aGYEBUKYIBcaWopbcqIAQDo6Yuw5Xr4ejTtRW6fjoRmxeNxrlL1/HNih2oVe15XkY6Nx8EA9pmj2DgMQzkBKMwm8WtsZfR/96vMKkKGvmXxNcFX0NenQFFgv3cBgNpjcKqwQdJ3YbA8lItq6B6UmAgKlrCunXOG4XtfeMIBggGRH+NCQZElSIYEFdKrOXhI6fA0scNBj3vYDTo8VLFZzC8f2eUKh4idhKbVmcvXsOnI2bjhzWTMu3fqe84RNyLwp61k612s2R1pAaN+QaLpoShZrXnwdr9fepiutXanzbNwIXLN/j4xw7ulrohTspFm3b+HMFBgVg1e2jqOKIfxoL9e/06VTDqsw/sji9FF5Y+mPZo17wuvvj4PbxUv1uqZmw3LrYt/8Be7VG7+gu8+Y49hzBn6TZERcfw2l6jw0JTt+6ft2I71m3bD5PJjFrVX8DosA/g7+e6DXyEYCAhMQmzlmzBhh0/IS4+kQ+aDYIV7+ob+jZPH8rNB8GAttkjGEiGgUv7FFz+NtkonL+igmfbe8YoPD7qCOZG/8snkxmFhwRX4/WE7VUg1jbr1r3k8OswfjMitaJwUp+xUEo+k+7UTwIMMKPw6rUy4uMlFA1R0aGDkmVFYUc1JhggGBCNGYIBUaUIBsSVEmvJHnpHTVue+uDONpaZuXgzjp04j/XzvxQ7iRMwcDsiEpNHfIQqLz6bepa+Q77Gv+euYMIXPVJhoH2Lumje0PrFFOvAxj/sq8V4ulQRLJ46KPUcZy5c5ZvllChayAoGVm/Zi4ePYrFt16/YsXy83WdeW13S3iLbkZPBwL6N01CkUH6w/9538CiGfbUEu1Z/hYeP4tCp71gsm/EFyj5VDNMXbsTpc/9hyfTB2PPzEa7vkmmDEZDHF/2GzUTVSuXQ+/2WmrTOqJMQDKR0ZLUG7t2P5jTGduF5Ug6CAW0z6e0wEOhjwD8rVYQfTdav2OsWPN1E5UXFsvNIaxQ2SDKm2xiF3QUDujPH+NahUkI8LKUrwtRzhN2KwrkdBmyNwm1bKzC44R0IwQDBgOhvB8GAqFIEA+JKibXM6KGXPcwyf+kf381DQB4/zF/5LX/TzZ4XX61SEYP7vMvfip88ewWjpy3Hw5hY/lA99NPOqFG5AtKuDDA/aveBk/Daqy+h27tvWQ2KvfEvXaooX41IyUph127dbTivf9XjvWZCMLBk3S78dyMca+cOT32enfLNety994Dvlpl2ZaD9h6Mw5cuPsHjN96hRpQKa1Mu4gIwjMJByU2zcfUNbo1zZkrh89Tbq1HiRf3Ti9CUMGDkHezdM45DDVgQqv5AMP8s37sbp8//hq6Efik2YQCshGEhKMmHjzp/xXusG/JT7Dx3Hlu9+QYlihfBxt9YuXaoQGLPLmxAMaJPUm2GAGYXPr9ThwRVwo/BzbRUUrOyavHFHZuO65RG6h+/nRuEQnR8WhNRFNWNhq1O4AwaYUdiwfhZY+WluFO7yGVS9/afj3AoDrLr2j/tdbxS2N8cEAwQDot9/ggFRpXI/DFxIVLA9OvsL8T3rI6NlUHIqUNojo4feB9GPULtlX/y1az5+P3oKMxZu4jtNsiyST7+czR/4O7V5E+/0+BKd32mIlo1qg6X2zF22Dd+tnGgFA2zVgRWIZWkytgeDgdAOTfjKBHvLrtfpsOX7X3h/lr7eq3MLIRhYtOY7PFumBIqFFECXto14Yd3GHQfx2lOrNv+YCgNsS/ovpyzj/330xHksXL0T33w1IMPg0wIDLT8Yis96tUedGpVSzxnzKA4TZ6+Br48xwzT8XoOn8ZSlts3eEP8SZNFSCAa+nLIUZy9cw5q5w3H1ZgRahw5Dh1b1ceHKDRQtXIDnXeXmg2BA2+x5KwzE3pJwdoXMjcKsonD5rhaPGYW7hu9FlJKEFwz5saJIA4To/NNNpkthIAujsL1Iyo0wkJDI6gdIuHxFBkuNbdncdUZhggH7vzm0tajY7zHBgJhOrFVu31r0+4dmdL+WIH7DLmrZJK8ei0ulz0u3feiNi0/gD//smXDp9M+TU3BKFkH3jk35SH4+/A+Wrt+FZTM+B0s7N+j10Olk3I18gAbtBuKffYtTYeCD9o15Wsz8yQP5g35GMDDgw7ZYsGonOr5dP3n1YOAk9AttjekLNlrBABtP2jR2P18f7F47macJMRj4tGdbjJ2+gqc2HTt5AfOWb+crCywlJ2VlgK0WlCxaCO1b1uPA8FanwVg5a2iG2THsvD0HTeGeg7RH766t8E6z163ShNjqx+4Df2L816uwa80kBAXm4V0mz1uHZet/4KsAs8d9gnxBAVbnYvDEoWRKGN/a2FWHEAww2tu6eCwKF8zHJ/zilZuYPf4T3H8Qg5Zdh+DgtlmuGo9HzkMwoE12b4SB+6dknF8rQzEBeUsAL3WTYPG3LjOvTU3HetkahecUeh1+Uvo3OOysroIB6dFDGBeP5RWFVV8/JHX9PJ1R+EmBAWYUXrlKwr1IGQEBKjp3VFC0iPt3hqKVAVoZEP0lIBgQVSr3w0BOXBlIayBmD9xVKz2H4f3fR9HC+Xne/T+nL6ZmjSiKggLBQdi4YCSvTbV2216wh2GLRcHZi1dxcv9SDgMsZ16WZdStXdluCgxbGWAwcCs8Er/8/g8G9+3I++1aPQnvfzLBCgbeqv8qGr5eLTVQWMpSgeC8qTCweNogNHlvMH/Tv2rzHjxfrjSKhRRMhQE2vvrtBoDBDuvLjsQkEz7t8Q66tmuMASPn4vdjp/i/L5wcxlOfRkxZylOP0h55/P1gMOisDMQ6WUbZp4thcJ+OXLu0B/NgrN++H9t3/4oti8fwazMQmTBrNa7eiMD0UX3h7+cj/gUQaCkEA1Ua9sCfu77hlNam+wieLtT6rde4AaJ6k144vmehwKVybhOCAW1z420wcGO/Dtd2J/8gMKNwte46qDoVsQnZt3xrgYqJUUczNArbm0VXwAAzCvvM/gJSZATUAiFI7DsBSpGSwoGTm1YGbI3CnToqCAx0PwgwMQkGCAZEv1QEA6JK5X4YEL/T7GmZWToMG8HwSUvwbOniPP0m7RFxNwqN3xuETQtHcZNs+N37eLP9wFQYCB3wFTYvHI3QAZMwsFc7NKhTNd0NpcBA+WeeQuOOYejZqTn3srIHdFsYyMxAzFYGGAzMXrIVRqOep8JvXTwGp89fTYWBg3+cwMpNe7Bg8mep42Am46ETF/GH9P9j7zygoyraN/7cuyWdkBCSUJXelY4fggooRelKLyIIIghYAAVEKYoU/6IUUZpIL4KgWEBABUFUEEWkNwEhCQkhPdly7//MrIS0TWbL3U1555zv8Akzd+Y+897d+9uZZ96EpBS+l5+V4FKBOPLH6WzG6qyDz2kgznljDIZuJyZzfwUriqLi/keHgp1+xDy6cxdv4KcozZ7yHAz63Csmrs68EAwwAGBLJEEBfpj0zjJ8/9l8vgxy8LcTmLNoPXdXF+VCMODc7JUUGGCrAOc/kxH7h8yFumMUDg7MOwOxc2oW3CpJMWN4zD4cSL/BVwHmhbUUyijsKgzkNAqbRs2EGliq4AFnqVFUYOC3ozK++taWUbhBfQXdu2hjFLYnHsEAwYDog0UwIKoUwYC4UmI1C4IB5itlW27YtqAAf19s/vIH/gJbv3YVfjz991vmQ6fT8RNzPtn4DY7uWorLV6MyjxZlW3ZeenMRPl/5FkJLZ99ycwcGGjeoifEzluDo8TP4eO541Kxa0SkYuHTlBhiE3FenGj6YOQa/HjudCQPsl/8WjWrz99+s5dE+r2DxrBe56TdrccYzcKf9T7/+halzV2D1gsmoVD4c27/9Ce99vBk/bP2A3+PbH6zFZ8un57l1SmzW8q8lBAOHj57koqdnZPAzUft1b8dJrEO/CXjzlafRtf2D7hiL165BMOCc9CUBBsyJEk5+IoP5BGQDUP3Ju0bh4ADPwQAzCg+M2o3z5kRuFF4d8RjqG0OFJs4VGND/sB3GLUuEjcL2BlTYYYAZhXd+I+PIURvwtWur4uFWViF93VmJYIBgQDSeCAZElSIYEFdKrGZBMMCusnTtl/yF1mKxcv/AW68+y7eaT5q1DL/9eZrvkZ8wqi8/V59tI2InA2XNMzBn8QawI0Tfn/FCtkFlhYHvDx3D/KWf4YtVb/M6zqwMsHbM1My8Ah0eaZYJAx/OfgmP9BzHPQYs4W7WwrbrsJ0ybPzuggF2nZUbv8b6bXuQnJqOyhXCMWnMAO4dYJrt3HOIA9SdUv3eCnyFxV3FLgwwAGhYvzp3M98pbP8UM32wwvYvXbh8HdWrVHDXWLx2HYIB56Qv7jDAAODkShnmJAmGIBV1hyoIKH93u4inYIBlFBYxCtubRWdgQLKYYVj9LvS/7QNkGeanRsLcpodzgQKgMMNATqPwU08qqFPL8ydDMXEJBggGRB8yggFRpQgGxJWimiVVAbsw0GPo67h8LRoNaldB84Z10LxRHTSsVw3GIp5gLK+JJhhwLvyLMwxkNQozAKj7jAJDqez7xj0BA2uSzmDqrV94RuEeAVUwL+xBu0Zhd8EANwp/OBW6SydtRuER02Ct09i5IPmvVWGFgZuxMjZsgseNwvbEJBggGBB90AgGRJUiGBBXimqWVAXy3SbEzo395dgp/HrsFP+TJWJgQNCsYR1+Zux9dapmplYuygISDDg3e8USBlTg2vfZjcI1+yt8i1DOoiUMMKPwlLjDYDDALMsTQxpjbPDdc4gdmTFHVgZcNQrbG1dhhIELF2V+dGiGSUKliir69vKcUZhgwH4E09GiYk83wYCYTqxWUT9aVPxOqSYp4JwCQp6BO5dmPoHDv5+0wcHvp/gZsY0a1MiWztm5YXi3FcGAc/oXNxhgRuGz62XcOmnbCle5g4qKbax2MwprBQM5jcKLyz6EDv6VnZskB44W1f15CMZVs20ZhWs3gmnY6w4bhYsKDDCj8M6vZaiqzSjcsxvbAum0xG5rSCsDtDIgGkwEA6JKEQyIK0U1S6oCDsFATpGYuYPBQY9OrYu0fgQDzk1fcYKBnEbhmv0UhNbLf9+4FjDADMLDYvY4ZRS2N4siKwOGb9fDsOMTfglz684w930BkN33dlxYVgbSM5RCYRSmlQFaGXDuU/duK4IBcQVpZUBcK6pZMhUoEAb+PnMZPxw6BkVVebrkhvWqFzulCAacm9LiAgNJ/0g4vca+UdieOu6GgQNpNzA8Zi+SVAuaGsOxNOKRPDMKOzpb+cFALqNwnzEwP9TZ0S4KrF8YYCAqzoK1G1WeUdjHqKJnD9VrRmGCAYKBAh+aAioQDIgrSDAgrhXVLJkK5AsD7KzYcVMXgB1hZDQYcPLcZUwf/wxPOFacCsGAc7NZHGAg9piMs1tkwAoEVVZRe1Buo7AnYIB5A5hHgHkFmFF4flhrGCTbdiVXiz0YkG/HwbB0hluNwvbG6m0YsKT7YMFSC27fllC6NMsorKJsmHdODMpvPmmbEG0TEn3eCQZElaJtQuJKUc2SqkC+MNBrxDS0btEAY4c9yfX5cvchvLNoHQ59sbhY6UUw4Nx0FmkYUIHL30i4/qNtK0xYQwU1eimQ9OJauGNlwJ1GYXsjzwsG5KvnYVz8OuSEOCgRFWEaOcOhjMLiKtlqehMGmFF40xYZ6RngRuEBfRX4+3smo7CjOhEMEAyIxgzBgKhSBAPiSlHNkqpAvjDQpMMIbP74TVS715ZLwGyxonH7Z7Fvy/xcSRiKsoAEA87NXlGFAWu6hHObpOxG4baOJ5hyFQbirRl4/uYPPKNwkKTHBy4ahUVhgBuFV8yCZM6wGYVHTIPq5+9cEAi28hYMHP5Vxje7bEbhhvep6NbFWiiMwvZkIxggGBB8pEAwIKoUwYC4UlSzpCqQLwzUe2QI9m55D5Fl72Y6bdpxBLatmInKFSKKjWYEA85NZVGEgYx4CSdXSEi7KfPjQkWMwvbUcQUGmFF4YPRuXLUko5I+EGsj2qO6oZRzE1FAq6wrA1obhe0NxdMwYLUC23bI+OuEDHb/T3WT0aSJBSZz4dsalFUzggGCAdEPAYIBUaUIBsSVopolVQGCAQAEA86Ff1GDAWYUPrVKhiVVgk+IitqDs2cUdlQFZ2Egp1F4VUQ7hOh8HO1euD6HAX8JcQtn8YzCql4PJRXx+gAAIABJREFUS6/RmhiFCwMMpKZKWLdRxtVrEjcK9+2tokVDAxLTzAQDBUSNLEsID/ZBVHy6cHy5uyLlGRBTlGBATCdWiwzE4lq5WpP9YLxzzexsPyLnvObqLbtw7tK/mDlxKP+nnXt+xvT/W4W3Xn0WHR5p5uoQqL0TChQIA88N6oKggLtbCD5Y/hme7t0RpUsFZnb3TN9OTnRdeJoQDDg3F0UJBqIPy7jwxV2jcJ0hCvQBru0bdwYGViadwrS4XzUxCtubRV1CHPw/mgrr5XNQA4JgGjUT1qr1nJt0J1t5amXgRpSEDZvlXEbhsFI+BAMCc0cwICDSf1UCffVgeiWmmsUbubEmwYC4mCUVBnbcvoQ/0uJwrzEI3Urfi9Ia/uh0Zzbi4hMREhzEnw17JSsMrNr8LY7+eYbnrXqm7+MEA+Jh7daa+cLAE4NeE+rsqzWzheoV1koEA87NTFGAAVUBLm6XEf2L7WQeZ4zC9tRxBAbMqoKXYg/g85RL0EHCtDLNMTSojnPCO9Aqp1E4Y8w7UMtEOnAF91T1BAycOiPjs60yzBagahUFvZ9UM43CBANi80gwIKYTq0UwICE0yAcxt723iiQ6WyURBnpc+Bbbb1/KlKi0zohjdXtzMHC1qKqKOYs3YN9Pv/Nj55s3rI0ZE4dCr9PB0ZWB0+evoFa1Snj2lXno3bUNwYCrk+Nk+wLzDDh53SLVjGDAuekq7DDAjMKn10hIOJ8lo7ATRmFXYYAZhYdE78URUww3Ci8Lb4fWfuWcE92BVvpf98Gw9j1uFNY3aYWkARM0NwrbG57WMPDjTzrs3Wf7JappEwWdOymQs5zMSjAgFjgEA2I6EQwAeh3BgHi05K5ZvoyfK83zbftHWiwandySq86b5ZpiWnnXt+F8f+gY5n+8BVuWTQf71O0zcjqGD+iCx9u1cBgG7gxy2MtzCQY0i4iCLywEA2azhWcavnr9Jjfj3VsxEs0a1eYUWBwKwYBzs1iYYSCrUVjno6JGH7XAjMKOqiCyMuBJo3Dm+FUV+u3LYdy9mf+VuX1vhA0dgxte3AeuFQzkNAp3flxBsya5TcIEA2LRTTAgphPBAMGAeKTkXVNLGPgh6TranN2Rq+Ony9TCqnvbujp0sJWBtPQM+Pv58mtNe3cVykeWwYiBXQgGXFbXOxcoEAb2Hvgdb7y7ErcTkhEcFMCXhJKSUxEeVpqbPR5sVt87I3djrwQDzolZWGEg4ZyMM+ulTKNw3aEq/MLdf4pMQTCwK/UKxt3czzMKt/YthyVlH9HUKMxmUTKl82NDdcd/5kZh86AJsLZoi8gQP9y4lebcRLuhlRYwkJQkYeMWm1HYz0/l24KqVc17ngkGxCaRYEBMJ4IBggHxSPE8DGi9MnDrdhLeXbIRF/+5DvYL8fWoWPTv8ShGDu5KMOBqYHipfb4w8OfJCxg8ZhZ6dXmET3JYaDAfZuytBCxd+yU2f/kD1i9+HXVr3uul4bunW4IB53QsjDDAjcLbZUC1ZRR2h1HYnjr5wcCChOOYG/87GwYGBdXC22Ue4F4BLQvLKGxcPAXytQvZjML2MhBrOZac13Y3DDCj8Jr1MpKTJYSVUTBooIqQYPuGcIIBsdkmGBDTiWCAYEA8UjwPA6zH7he+wY7blzM7D9YZ8YebPANsJcBkNmPmxGHQ6WRMnbsSFSLDCAZcDQovts8XBsZM+YADwJuvDMlziDPnrwZzjr8/4wUv3oLrXRMMOKdhYYKBnEbhiBYKqnZ1LKOwoyrkBQM5jcIMAhgMaF10F/+GYelMW0bhitWQMXJaplG4uMFATqMwOzrU1yf/k6EIBsQikGBATCeCAYIB8UjxDgywXpmB+I/UWNzrE4Tupau47TShF99YhIb1qmNIn45gBuCxry9AxzbN8fJzvWllwNXA8FL7fGGgVbcxWPDWWDRuUCPP4bGVAwYM+z9f4KXhO9ZtfEISpsxeDqPBgKSUVMyZ8hyHHYIBx3S8U7uwwEDybZVvC+JGYQmo1l1BxAPu3xaUU6WcMBBtTcWI6B+8YxReMw+SxQLrff+DadhkqEbbXk5WigsMsCzC+w/mbxS2F8kEA2LPOMGAmE4EAwQD4pHiPRhwdYz22h87cQ6TZi2DQa9DgzpV0a5VE0yZsxzvTB6OCTOWOJRn4Knhb+L85X9hsVihk2VIsoQ5U0agwyPNtRo+XTcPBfKFgfvbDcOmj99E7eqV8xTv8tUo9Bg2Fcd2LysS4jITtNWqcJ/D2q3fwWg0oHeXR3LBQH7n42p9o35GHXwMMm6neOfsakfur2ywD24lmWBVXDuv35E+s9YNCTQg7h8FRz9WwQzD7Ajluk8rCK7hmfGU8tfDYgVSMyw4kXELA6N2I9qahuqGYHwS2Y7/qWlRVeg+Xw7Drk28G3OHPrD2eNb29p+lsP8MD/ZFtBePAAwv7YvYhHQ4GypmM7DpMwmnz8iQdUDnTiqaNxUHvjJBRiSlWWCyiLfRdO7sXNyokxHkr0dckskb3fOzwcOCjIhJyPBK/6zTiNK+/LhKzzzFzt9mgA/LMwAeV94ovgYd/HxkxCd757uCnSZUOsCI2ETvxYqo7qUDDcjIUJBmtoo2cXs9JceHn5YGYrcPni5Y7BXIFwYe6zse44Y9ic6P/S9PIb7bfwTvfbwF36ybU6SEYkDw8rTFeGlEL9xbKTIXDESG3P1V1eM3JrEftyXu1i/shb045PyA8+SYY08Dhz60wJIO+JcBHhyrR5D2J3Zm3qLEX7pVvi9zwOU9SFUsaBdYAZ9V7YBSOqO2UqSmIHXxTFiOHgSMPvAb8SoMrR6z26e358qV/m8nAAuXWnH1ugqW//CF4TpUu9cx/wWbK5W9Xhb2x4o9/2yszlKTG6LOlblyQ/ccSLz5uSJ6Dzbm9uJndSH4rig6c+X95z9nVm+CAdEnjep5QoF8YWDWgnU48MtxfLZsOgL8s78gJyanYtCYt/HwA/fzfWJFpbBTkd76YA03RbdoZEv6RNuEnJs9b24Tijoo4+KXNqNwcHUFtfqrLmcUdlQFtk1oTswxvHXziEeNwlJcFHwWToIcfQ1KcBmYRr8FpVJ1u8MvytuEHDUK2xOBtgmJRTdtExLTidWipGOUZ0A8WnLXLM4wcOnKDYx7Y1Ge8lStXK7I+0xdmffC2jZfGGB77Ps8Nx0mswWDnmqPaveUh6IoOHvxGt9mUzo4EBuXvIHAAO2SZ7hTuOSUNEx86yNMGjMAlcqHZ16aYMA5lb0BA6oFOLdFRuwftoxS5f+n4p6uVkhZEkw5dzeOtUpTLZhy+2dsSrgAgyRjZmgLjxmFjR9OhZSSxI3CptFvQyldJt/BF1UYOP6XjB1f2jIK166loGf3go3CBAOOxXHO2gQD4voRDBAMiEdLyYIBV3Shtt5RoMA8A+w82QXLt2L3/t+QkJjCR8lMt4+3ewCjh3QvMiDAxr1k9Q7s+v43VCpflt9H21aN0aNTa1oZcDL2PA0DlhQJp1bJSLrC18dxX18ZYc0sSDd7dh84MwoPjtqDE+ZbCJV9uD+gqfEuXDopZ4HNeEbhfIzC9i5Q1GCA7ZDbvVfCwUO2pIYPtrSifTs1pxWiQL2yVqCVATG5CAbEdGK1CAYIBsSjhWDAFa2orfYKFAgDWYfAko3pdDr4+/loPzIP9kArA86J7UkYSIuRcXKlxI3Cen+Vbwuq0liP1HTPwsAJ0y0Mjv6OG4Vr+gTjs0qdUMaiscdEsUK/Y+XdjMLdnoG5Q79cRuHiAAPMKLxlm5xpFO7ZVcF9DVyHPYIBsWecYEBMJ4IBOk1IPFLyrlmctwm5qg2197wCDsFAzuHFxN7Gs+Pn4YtVb3t+5G7skWDAOTE9BQO3/pZxbpMEa4YEv7IK6g5T4ROiIjTI6FEY+DzlIibEHgLbIsQyCm++tz38YEBKunaniUhpqTAunQbd6WNQDT782FDr/S0dmrCisjIQnyBh40YZN6JtGYUH9FNQuaJ7HL8EA2IhQzAgphPBAMGAeKQQDLiqFbXXXgGXYODfqFi07zsef/+wSvuRatgDwYBz4noCBq7t0+HKLtvJMcwoXHuQCp2v7QXRUzDAepsVfwQfJpzg/Y4Kro/XQpogNMAIi1XVDAYcNQoX5ZWBK9ckrNsgIy1NQrkIFX37KvlmFHY0YgkGxBQjGBDTiWCAYEA8UggGXNWK2muvAMEAnSbkdJRpCQM5jcI8o3B3JZtR2BMwwFYBRt/8EbtSr3Kj8PywVugRUNUGJwEGzWBAd+p3GFe8xY3C1ip1YR7xRoFG4aIKA8wovO0LGYrVZhTu1VOBweB0WObZkGBATE+CATGdCAYIBsQjhWDAVa2ovfYKEAwQDDgdZVrBgDlRwuk1/xmFdUC1rnlnFNYaBrIahUNkI1ZFPprNKKwVDBj274Rh00JAUWBp1hbmweOh6p1/Oy6s24S0MArbC2aCAbHHnGBATCeCAYIB8UghGHBVK2qvvQIEAwQDTkeZFjCQcl3CyZUyzEk2o3CdIQqC7sl737iWMHDEFIMR0d9zo3B9QyiWR7ZFJV1gNq3cDgOKFYaNi2A4sJP3Y2ZG4Y79nZ6fOw0LIwykZ0jYtt2WUdigB7p1cY9RmGDAtXAhGBDXj04TotOExKMld83iaiBu2nEEdq6ZjciyoXblWb1lF85d+hczJw7Fhcv/Ytr/fYozF67wkyrHP98XbR9s5Iq01NYJBfKFATap+RX2y156hok8A04Ib6+Jn48OLM18fLLJjVfV5lLuhgFmFD67QYZiRjajsL3RawUDzCj8UuxPMKsKOvhXwuKyD8NP0ucahjthwB1GYXs6FTYYYEbhNWslxMbJCAxUMai/gnKR7jEKEwy49qwTDIjrRzBAMCAeLd6BAfNvB2C9fA5y2XIwNGsFKSDIlSELtY2LT0RIcBDPJG6vZIWBbs9MwVNPPIwBPR/Dwd9O4OVpi7D/84Xw8zUK9UeV3KNAvjDw9d5fhHp5vF0LoXqFtRIZiJ2bGbfBgApc+/6uUTi0roIafe4ahT0FA3kZhSeHNGUpDfIs7oIBOeoqjB+9wTMKq2UikPHctHwzCjs6W4UJBi5fzW4UHthfQVCQtiDA9KJtQmJRQzAgphOrRTBAMCAeLZ6HgZR5k8Bg4E6R/AMRNPcTyOHlXBk2b6uqKuYs3oB9P/0ORVXRvGFtzJg4FHqdDo6sDLz5ytP4/JsDPN8Ta8tKiyeex5al01G5gva5e1wWohhdwKVtQsVFB4IB52bSHTDAVgHOrpdx6+R/GYUftuLeTipPKlZQcefKQJJixrjY/dwozFYB5oW1zDQK2xuHO2CAG4WXToOUnsaNwqZRM6EGliro1h3698ICAzv3ZGDnNzajcIP6Crp3cb9R2J4wBANiIUMwIKYTwQB5BsQjJe+aWm4TYqsBSROfydWx71PPwLf3MFeHju8PHcP8j7dgy7Lp/Ku6z8jpGD6gC9gPw47AANsmlLX8deoixr2xEHs2vZfvyoLLN0AXyKVAvjAw7OW5eGfyCISHlc5sOGvBOgwf8ATKlrn7d0VdV4IB52bQVRhgRuGTn8hgPgHogJq9FIQ1Ek8w5S4YuGpNxsCo3ThvTkSEzg+rIx5DfaP9/Y531HIVBtxtFLY3i96GAUUB9u0zYv8h29y2a6vi4VZW54LOyVYEA2LCEQyI6UQwQDAgHimehwHL378jefrYXB0bH+4E/9FTXB06XxlIS8+Av58t4ea0d1ehfGQZjBjYxWkYuHbjJkZMeBdTXxyM/zWt5/IY6QKOKZAvDNR7ZAi+WTcHlStEZF61QdtnsG3FTNSoUtGxngpxbYIB5ybHFRhwxChsb3TugAFmFB4StQfxiokbhVdHPooInb+QIM7CgGQxQ7/5Q5tRWJZhfmokzG16CPXpTCVvwgAzCm/cLOHiJZtR+KknFdSpJQ58ztxvXm0IBsSUJBgQ04lggGBAPFI8DwNarwzcup2Ed5dsxMV/rgOShOtRsejf41GMHNzVKRg4c+Eqxk1diNde6I9HWjZ0VVpq74QCBAN0mpATYWNr4iwMxB6TcX6rzSgcUF5F7cEKzyjsaHEVBkSNwvbG5QwMSMmJMH44FbpLJ6H6+sE0YhqsdRo7eusO1fcWDNyMlbFhE7hROLgUMLCfFRERjs+zQzdrpzLBgJiKBANiOhEMEAyIR4rnYYD1mDL3NZiP/HS3c/8AlJq7yi2eAbYSYDKbMXPiMOh0MqbOXYkKkWFOwcDV6zEYPv5dzJo0HI0b1HBVVmrvpAIEAwQDToaOEzCgApe/kXD9R5tRiBmFa/ZXIDt5hL6zMGCFitnxR3lGYbbfcWJIY4wJvk/EppBNK0dhgBmFfRZNghQXbTMKv/AOlMhKTusv2tAbMHDhosxXBDJMEipVVDFmuBEmJQ2Kd1iADMSCwUIwICgUGYih15GBWDxactfU0jNwpzfzr/ttpwmFs9OEWrvtNKEX31iEhvWqY0ifjjh9/grGvr4AHds0x8vP9XZ4ZWDIi7PRp2sbdGpbtA+icSUWCkNbggGCAafj0JGVAVeMwvYG6AwMMKPw8Jh9OJB+gxuFF5d9CB38KzulgSMw4AmjsL2b8DQM/HZUxs6vZbCjh5lRuGc3BRXK+iEmnmCgoEAz6mWUCjAgNiGjoKqa/DvBgLisdJoQwYB4tHgHBlwZX35tj504h0mzlsGg16FBnapo16oJpsxZjncmD8eEGUuE8ww8N6gLOvSbAAPbQ5qlvPvG83i0dROthk/XzUOBAmFgwcyxiAgPyWza7/kZmPv6SFTKcuxT/VpVirS45BlwbvpEYSAjXsLp1TajMFsFqP6kY0Zhd8GAs0Zhe/2LwoD+h+0wblnCMwqbW3eGpfcolzIKOzpbnoIBZhRmpwUdOWo7GSqrUTgylGBAZN4IBoByoX6IupUGLy0iiUwTr0MwQDAgHCx5VPTEyoAr46O2JUuBAmFARI6/f1glUq3Q1iEYcG5qRGAg6R8Jp1bJsKRKMASpqDtU4T4BdxRHVgYOpN3A8ze/50bhpsZwLI14RNgo7CwMMKOwYfW70P+2z2YU7jMG5oc6u+PWHbqGJ2AgNVXC5q02o7CPUUXPHmo2ozDBgNiUEQwQDIhFCuBr1MHfR4dbSd5JUEnbhERnKu96BAOu6Uet3atAvjAQeytBqDeWQrooF4IB52avIBhgRuGzW2TAajMK131GgaGUe0CAjVgUBtYkncGUuMNgXoEeAVUwP6w1DJLt12tXSn4rA94wCtu7F61hgBmF16yXcPu2hNKlWUZhFWXDsp8YRDAgFmkEAwQDYpFCMCCqE6sXEmREeoYVaSbPHmmc3xiLMwxcunID495YlOftV61cDu/PeMGR6aO6HlCAko6RZ8DpMLMHA6oC/POt+4zC9gZYEAywl38GAQwG7hiFxwbf5/T95mxoDwbkq+fh8/E0bhRWIirCNHKGR4zC3oCBnEbhAX0V+PvnBj6CAbGwIxggGBCLFIIBUZ0IBhxRiuqWVAUKhIEr/8aArRDcOfKp65ApsFptdP1gs/qYPHagZtrt3PMzpv/fKrz16rPo8EizzH4O/HIcsxasxc2427i/XnXMmfIc7qxOLFu3E59u3gWL1YrH2z2AKWMH8qOv2H1MfmcZTp37hx+BxVJnMzc8K7Qy4NwU5gUD1nQJp9dISDhv++W9cgcVFdtYhTIKOzqK/GDAnUZhe+PKCwZ0fx6CccUsSOYMWGs34keHqn5ieQscvX/R+lqtDBz+VcY3u7Ibhf/LKJ9raAQDYrNFMEAwIBYpBAOiOhEMOKIU1S2pCuQLAxev3EDfkdPRp2tbvDKyN9eIJR0bO+xJ/vI9Z/EGzJs6Eq1buO/X1jsTsWrztzj65xn+wv9M38czYSAxORUd+03Au28+j2YN6+D9pVtwIyYO700bjcNHT+L1uSvw6QeTEBwUgOdfm8/TY/fr3g6DxryNB5s1wLD+T+DHn//gMLFrw7vcDU8w4Fz454QBZhQ+uUJC2k2ZG4Vr9lMQWk+7BFP2YIBlEh4Ws4dnFK6kD8Ty8LZCGYUdVSEnDBi+XQ/Djk/4ZZhR2Nz3BUC2HaPqzeJuGGC/BWzbIeOvEzLLN4NOHRQ80Dz/eSYYEIsAggGCAbFIIRgQ1YlgwBGlqG5JVSBfGHhl+odISU3HktkvQWLf+v/BwJ0MxB+u2o6TZ//Bolnj3K4fO7u2VrVKePaVeejdtU0mDHz7/a/Y9vV+LJ03nveZlJyKh3uOw+GdH2L24g0oFx6K4QNsJs3vDx3jqwT/9+YodOw/AT/v/BD6/366fGr4m3h1dD80a1ibYMDJ2csKAwnnZJxZL2liFLY3vLxggBmFh8fsRZJq4UbhVRHtEKLzcfIO8292BwZSk9MKhVHY3mjdCQPMKLxuo4yr1yRuFO7bW0W1qgUDH8GAWAgSDBAMiEUKwYCoTgQDjihFdUuqAvnCAHvJfvu1Z9GqeYNMfdjKwB0Y+OPv83hh8gf4acdCzfQb9vLcbDDw8ZovERefkG17Ehvn6gWTMWP+p+jbrS0ee6gpHw8zsTzz0hy+ajDjvU+x/ZO3Msc5fsYStGhcB706P0Iw4OTs3YGB64ckXNgug50FGFRZRe1B7jUKi8KAVkZhe/0zGLDGxsK88A1bRuGAIJiGva55RmFHp8tdMCBiFLY3NoIBsVkjGCAYEIsUggFRnQgGHFGK6pZUBfKFgfvbDcNny6ejRpWKmfr8/tc51KlxD/x8jfjnWjS6DZmMP/as0Ey/nDDw/rLPuB9g/Mg+mX0+1nc8Fswcg7feXwOWxOKhB+7n/3Y9Khbdh77OnesfLNuKTR+/mdlmyuzlqFmtEp7u1SEXDAT4Zk+AodnN5XFhg16GQScjNcPiyW6d6ivI14BfV5tx7aCteWQToF5/QPaQfGyeTGYrUixWvBb9M1bePgUdJMyK+B+eC6nr1D050sjnxkWkz30VuB0LRFaC9MpcICzSkUt4pq4EBPsbkJBidrq/E6ckrN+kIsME1KimYlA/CQEOWCFYIq2kVDNPROaNws6ETzNbYbV6aQCCN62TJfj56JCc5p3nn60AB/npkZjqfKwI3qrdagyyXYlVV/sXbe9jYNvkJKR76YQa9l3B4DEl3TuxwhLUsc9g9lwX9uLvq4fZovD/eavknKfifJqQtzSmfp1XIF8YaN19DDfatmnZKM8eDv52Am/OW4k9m99zfgQFtMwJA0vXfokb0XF485UhmS3/13kUNn70Jma+vxo9Oz3EfQKsnLlwFc9N/D/Mnz4ar89Zga/WzM5sM3bqAu51yGtlgH0Zeauws5vZC0GG2XsfWiL3bk0Djq1QcfO0rXbNzhKqdRRp6b467Ms4xpSGnpd24Ze0aATJBqyv9BjaBFZwXyd2rqT+fhCWD2cApgxI9ZrAMGYGVP8Azft1pgO2wc/PR+80YO7eB3y1y/YS3bIF0Ku7xNImOFT8ffRIy7B4LZEUO5OdvQhYlcIPA+wlz1svmGwVyc+oQ2qG945g9HasiAY2+9GG6WXy0gsm+55g3xfe+q6QJcDHoCtUx3Xamzv2XcF+CLB48fnPCbgEA6JPGtXzhAIFegYSk1KxdN4rmZ6BO4NSFBXDJ8xDpXLhmDb+7ou5uwedEwZ2/3gE67Z9x03CrDCDccf+E7lnYO6HG1C6VCBGP9OD/9vXe3/B1q9+5GbjR3u/goNfLIKvj5H/2xODXsPMiUPRuEFN2ibk4KSlxcg4vRoeMwrbG95NYxq6XvwKVyzJ3Ci8NqI9qhtKOXg3DlZXVRh2bcg0CqNTX6R2HlIojML27sTZbUI5jcKdH1fQrIlzkErbhMTijLYJ0TYhsUihbUKiOrF6lGfAEbVcq9u04wjsXDMbkWVD7V5o3bY9OH7yAua8/lyuOi2eeB47Vr2db3vXRkit81IgXxg4d+ka+o6cgab318Kwfk+g6j3lYLUqOHvxKj78dAf+uRqFrctnoFxEGc3UzQkDzNDMzMAsiJrdXxuzF61HcmoaP17097/OYuLMj7h/ICDADyPGv8v9Bk8+8RCGvTIXTe6rxc3Fu374FR8s34pv1s3hhmI6TUh8+phRmB0das2Q4F8G3B/gW865F0TxXnPXZEbhETf3IVExa24UvtO7ZErnx4bqjv8MVa+H/tnXoLRo57VlelH9nIGBpCQJG7fYjMJ+fip6PylmFLY3JoIBsdkiGCAYEIsUggFRnUoyDBz7S8XVf1WEhQING8jw93NENefqxsUnIiQ4CGwbmb1CMOCctlq2KjDPADMJM/Mt23KTtTBAeOPlp1HtnvKajI+d9nP+8r+wWKzQyTIkWcKcKSPQ4ZHmOPz7SUz/v09xMy4eTRkQTB6B0sGBfByfbtmF5et2wmyxonvHVvzEILavk20tevXtj/H3mcuoVD6cG6Pr1bqXtyEYEJvC6MNyNqPwQy8akGjN8PjWi5VJpzAt7leeUXhIcG1MK93cLRmF81NBvh0H4+IpkK9dsBmFR81EYIOGsFjVYgcDN6IkrFkvIzlZQlgZBYMGqggJdm17DcGA2DNGMEAwIBYpBAOiOpVUGFi83AIGA3eKnx/w5kQDBwNXi6qq/Gj5fT/9DkVV0bxhbb6lnP24KroycOzEOSiKgqPHz/Kj6he+NRblI8PAVgZGDuqKzV/+gNS0dDzTtxOG9O4IdsIkyxXFtncf+fMMEpNS+Dvo6i27uH+VnQw59aXBrt5aiW1fIAzcUebq9Rj8eyOWJ/C6p2IkwsNKFxvRCAbyn0rVAlz8Qkb0L7aN4mENFdTopSCyrC9iEzwHA2ZVwUuxB/B5yiVuFH6/Qiv096+BdI39FSyjsHHx65AT4nhG4Ywx70AtEwl7GYgL24PhyMrAqTMyPtsqw2wBqlZR+NGhvj6ugQDTg2BALCoIBggGxCKFYEBUp5IIA1f+VTFjbm5jeZeOMrp1cj33DTu2ff7HW7Bl2XSw3//7jJw8Q3NJAAAgAElEQVSO4QO6cL+mKAws/uRzrFk0hf+gPGHmElSILIsXhz/FYYAlmZ0+/hmeLJYdAvP1mtl8B0jPYVP5zo9G9WvwNmcvXsPmj6eBwQnzuH69dg7Klik+76aOxLirde3CAMvky7YG5bfUk7Vz5iFYseGrzDP+XR2YJ9sTDNhX25Ii4dQqGUlXJJ5FuEpXBeVa2rYF5ZWBWKt5i7dmYEj0XhwxxSBI0mNZeDt0C78HqekWTWFA/+s+GNa+Z8sofN//YBryWmZG4eIEA+yUn/0Hddi7z7a027SJgs6dFIeNwvbmn2BA7MkgGCAYEIsUggFRnUoiDJw5p2Leotww0LK5jKEDXIcB9vKdlp4Bfz9fPg3T3l2F8pFlMGJgF2EYOHTkBBbPepG3X7v1O75r453JwzkMLJs3HvfVrcb/rf+omXi6d0e+TX3Ii7NxcMci/vcLVmzF7cQUvPHfakCnARP5MfLstEsqjitgFwbYKTwJSSkY9XS3zKM67V3+wC/HuYcgKMAvMxmY40PxXguCgby1Z0bhkyslsMzCOh+WP0BFcI27/gBPwcAJ0y08G7MPVy3J3CC8IvxR/qe9DMRuiSRVhX77chh3b+aXM7XvDUv3Z8GPD/mvFBcYMJuBLdtknD4j84TJT3R03ihMMOBa9BEMEAyIRhA7IcvfR4dbSSbRJm6tx04yCg3yQcztdLdeV4uLlTQDsdYrA7duJ+HdJRtx8Z/r/DuRHePev8ejGDm4qzAMZDUQZ/UQMBhgXtSK5cryUBj56nto17oxGtarjudfm489m/6P/z1bWUhNy8CEUX35f7NDYZiXtH6tKlqEULG/pl0YYOS3Yfs+fLR6B/R6Hd+PVf3eCnxvvgQJtxOT+Z7+346d5uf+jxjYmQfDnUzFRUk5goHcs3XrbxnnNtmMwj4hKuoOVeEXnt0o7AkY2JV6BaNv7keaakFr33JYFt6WHyHKilYwcC0tDlsProYcdRWlzBY8Vb8LApo9lkukQg0DqUkw7PvcNmYJKNOzP6IycieAYEbhtetl3Ii2GYUH9FNQuaLr24JyikUrA2KfiAQDBANikeL6ysClyxIu/2P7cSOktIqG9zv23BMMiM5U3vW0Plp00XIL/sjqGfAF3nzVPZ4BthJgMpsxc+IwvnV86tyVqBAZ5jYY+GT+q6hb0+bpHDD6LQzp0xH3VookGHAt5PJtXaBnIMNkxt4Dv+OXYyc5Bd5OSOZnhbMjPKvdWx4PNK6Ltq0aw8fovbP5XdWHYCC7gtf26XBll+1LgmUUrjNEgT4g9xeF1jCwIOE45sb/zuNtUFAtvF3mAe4VuFO0gIFrNy+hRcqP2QSpZwzF7vJdiw4MpCbB//XBQFpy5pgl/0CkzFwN+Adl/p0WRmF7zyLBgNinFMEAwYBYpLgGA6dOy9iwOXuyEAYDPbuJ55cgGBCdKe/AAOv12HEVV/5VEBYqodF97jtN6MU3FvFf6tlLOjP2jn19ATq2aY6Xn+vtlpWBHp1a47UX+uPajZvoNmQKvl0/l/8ATSsDrsVcfq0LhAHtui48VyYYsM0FMwqf2yIj9g/bl0RECwVVuyqQ7GQU1goGchqFGQQwGMhZ3A0Duot/Y/6RtZjTPHdfWyI7oqVv9uzChXVlQP/zLhhXv5tLL9Pg8bD8rwP/++N/ydjxpc0oXLuWgp7d3WMUJhhw7XONYIBgQDSCXNkmtPJTXeaqQNb+Zrwhns2YYEB0prwHA66N0H5rdhLQpFnLYNDr0KBOVbRr1QRT5izne/4nzFjicJ6BrNuEmnV6DmOHPYmtX+1HUnIqnh3wBPp1bwd21D3BgFYzChAM0NGiPLpyGoWrdVcQ8UD++QO0gIFoaypGRP/AjcIhshFLyrZBa79yeT4B7oQBbhReMw+TH74PHzWtk6u/ogQDhp2rYfhqTa57MD8xCKYnBmP3XgkHD9lMZA+2tKJ9OzWrFUKTTxtaGRCTlWCAYEAsUlxbGbAHA5MmWvCfJ7TAYRAMFChRvhW03ibk2uiodUlTgGCAYAAp1yWcXi3bNQrbeyjcDQPMKDw4+jtEW9O4QXhtZHtU0tnyR+RV3AIDOYzCiwb2xdQKuU9b2F2+C+oZsyfXK6wrA7o/DsLn42m5JEsdNg3rL7TONAr37KrgvgaeSRhHMCD21UIwQDAgFimuwcD6TbYDA7IWXx9g8qu0MiCqv6v1CAZcVZDau1MBgoESDgPMKHx2gwzFDPiVVVB7MHIZhT0BA/kZhbWCASktFcZVs20ZhQ0+MA98GXFNH0T761/gmiUls9tegdXxflirXMMorDDABuo7/xXIZ49njlmt2RDv+b+nuVHY3lwRDIh9bBMMEAyIRYprMHAjCvjkUz3SM+721rG9gpYFrAZnHRutDIjOVN71ijMMXLpyA+PesB0BmrNUrVwO7894wTXxqLXbFSAYKMEwkNUoHFxd4UeH6nzFT5Rwx8oA621hFqPwqOD6eC2kSTajsBYwIMVFwWfhJMjR16AEl4Fp9FtQKlXP7OpQehQSFRMq6QNyrQjcqVSYYYCNUT77Bx/qzZsSlv/cBCmpQLkIFX37Ki5nFHb0k4hgQEwxggGCAbFIcQ0GWB9p6UBUlIT0dAmRkSo/UciRQjDgiFq56xZnGHBNGWrtDQWEYYCle9753SH8GxWLWZOGgyUZ++Pvc2jcoKY3xu3WPkuagZitApz/LIdRuLsCKfuqcYEauwoD7LjQ0Td/xK7UqzBIMuaHtUKPgKoF9nungrPbhJhR2PjhVEgpSVAqVoNp9NtQSmffAiQyiMIOA+wemFF42xcyFKvNKNyrpwKDFw7+IhgQiSiAYIBgQCxSXIcB0X7s1SMYcE1BggHX9KPW7lVACAb2H/4TY6cuRPOGtXHwtxP4+4dVPMlEj2FTMWnMAHTvmHsLhXuHqe3VShIMmBMlnPxE5j4BdkqniFHYnvquwAAzCg+O2oMT5lvcKLwq8lE0NYY7NNHOwIBh/07otyyGZLHA0qwtzANfgmq0ZVF0tBRmGGAZhbMahTu0ldHyQZPmRmF7GhIMiEUXwQDBgFikEAyI6sTqlbSkY45oQ3VJAaaAEAw8+ewbeGFoD7Rp2Qj1HhnCYYCVX4+dxvT3VuGrNbOLtJolBQYYAJxcKcOcJEHvr6JW/+wZhR2dRGdhwFGjsL1xOQQDihWGjYtgOLCTX87c7RmYO/Z39Jaz1S+sMJCeIWHbdokbBA16oFtXBR0e8sGNW2ku3a8rjQkGxNQjGCAYEIsUggFRnQgGHFGK6pZUBYRgoEmHEfj16494prmsMMAyDzfrNBLHdi8r0vqVBBiIPSbj/Na7RuG6w1SeWdiV4gwMfJ5yERNiD/GMwh38K+GDsIcyMwo7OhZRGOBG4aXToDt9jBuFTcMmw3p/S0e7y1W/MMJAfIKENWslxMbJCAxUMai/gvLlVESG+BEMpJlhMnvm9CRng4tggGBANHZcyTMg2kd+9WibkGsq0jYh1/Sj1u5VQAgGHu39Mha+PQ51atyTDQbY9qGZ76/BdxtzJzhy7zC1vVqxhgEVuPyNhOs/2o7LdMYobE99R2CAYces+CP4MOEEvxwzCk8OaZoln7DjcywCAwUZhR3v9W6LwgYDV65JWLdBRlqaxI3CA/srCAqy5RAgGPBBIsFAgeEuyxLCg30QFZ9eYF2tKpQL9UPUrTSeebwwl0BfPZheialmrwyTYEBcdtomJK4V1SyZCgjBwJrPdmP5+q/Qp2sbLF61Ha+O7oezF6/h672HMf75vujfo12RVq+4wgAzCp9dL+PWSZszuPzDVtzTUXXYKOwqDLhqFLbXf0EwoDv1O4wr3uJGYWuVujCPeMMpo7C9/gsTDPx2VMZX39qMwg3qK+je5a5RmGAACCtFMCDyIU0wIKKSrQ7BgITQIB/E3PYeOIrOFsGAqFJUr6QqIAQDTJwff/4TG7bvxZV/oyHLMipXCOcpolu3uK/Ia1ccYSAj3pZIjBuFdUDNXgrCGrl3i4TIysBVazKejdrHjcIROj8sjWjjsFHYGRhgRmHDpoWAotiMwoPHQ9W79xidwgADigLs/EbGkaM24GvXVsXDrazZJCMYIBgQ/ZAmGBBVimCAtgmJx0peNWmbkGv6UWv3KiAMA6xbq1XhvgFWzGYLDMydWAxKcYOBpH8knFolw5JqMwrXGaIg6B73L7oXBANHTDEYErUH8YoJ9Q2hWB35KCJ0/m6LmDxXBjQwChfWlQFmFN64WcLFSzaj8FNPKqhTKzfwEQwQDIg+dAQDokoRDBAMiMcKwYBrWlFr7RUQgoFrN25i/PQPMfCp9uj86P/4qD5e8yW+P/g7/m/aaFSIDNN+pBr2UJxggBmFz26RAasto7A7jML2pM8PBphR+KXYn2BWFW4UXlz2YfhJ7oXHnDAgJSfybUHcKOzrB9OQ19xiFC6MMJCXUbhcZN7ARzBAMCD68UkwIKoUwQDBgHisEAy4phW11l4BIRh4dvw8lA0tjVdG9kZYaDAfVVx8IuYv3YKY2HgsnTde+5Fq2EOxgIEcRuHQugpq9HEso7CjEucFA1oYhe2NKysMyFFX4bNoEqS4aKhlIpDxwjtQIis5eksO1ffWNqELF2Vs3ipxo3Cliir69rIZhe0VggGCAdHAJhgQVYpggGBAPFYIBlzTilprr4AQDLCjRfd9Nh/BQQHZRnTrdhLa930FR75dqv1I3dDDgV+OY96STbingi251QtDe6JWtUoo6jBgTZdwbpOUzSh8byeVJxXTsuSEgSTFjHGx+3lGYbYKMC+spUMZhR0d6x0YMB8/wo8OldLTuFHYNGom1MBSjl7O4fregAFmFN75tQyWVIwZhXt2Y1v38h86wQDBgGhwEwyIKkUwQDAgHisEA65pRa21V0AIBh7uOQ6LZr2IBrWrZBvRz0f+xqR3luGHre9rP1I39PDV3sNISk5F325ts12tKMMAMwqfXCEh7aasmVHYnvRZYYAZhQdG7cZ5cyI3Cq+OeAz1jaFumDX7l2AwkP7t58D6BZoahe2NwJMwIGIUtjdOggGCAdEHkWBAVCmCAYIB8VghGHBNK2qtvQJCMMD8Aeu2fYeuHR5ExXJloSgqLv5zHV/sPojhAzrz/xWFsnHHPuw98DuCSwXAz9cHE0f1RVCgf66VgTKljF67HVmS+NnVFmvBJ//EXwB+WaLAnAIYAoAWz8sIqea5obMESSaLgsOp0eh56Vvcsmbgft8y2F61I8rps68iuX1UFjPMaxbCsmcHIMswDHwB+g5Pur2b/C6olyV+FrpVcb85O2u/KSnAijUKzpwHfH2Awf1l3F/PsVs16nUwWbKfMuTYFVyr7e3+DToZFkWFypZUCnFhz79OJ8FsKfj51+I2JEgw6CX+XHureDtWRO9bJ9uWXrV+/u2Nx5HvCtF7cqQeu3u9XvZarDoyVr1O5u8tihef/7hEU7Yh02lCjswg1dVaASEYYIPY9cNv2Pb1fly9HsPHxI4WffKJh/HYQ021HqPbrh8TextWqxXlIsrg828O8HsZO+zJXDDAXnK9VXyMMow6GUlplnyHcONnCWc/l6BagcAKKhoMAXxCPfuiw85u/uD6X5gU8zNMqoKnAqvivYhWbjcK5xSCGYWlhVMgXzwJ1dcf6vPToNRt4vEpC/DTw2pVkW7S7iU7JlbCytXA7dsSSpdWMXQwEB7m2DyzlQF2HnhcYobHNbrTYWgpH9xOyoDG3GT3/tgqTmqGBWaLY9p5WjCDToK/nx4Jyd5JZMV+iCgdYMCtpOwvLp7UoUwpH9xKzCj0Scf8jDr+w01Kev6f1VppZzTI8DXISEz1Tv8MWkv5GRCf7L1YEdU2yF/Ps49neDEDeU7AJhgQnT2q5wkFhGHAE4PRuo9fjp1CWEgpVLu3AvYcOIq/Tl3ESyN6FSnPgKoAF7fLiP7FBizMKFyzvwLZvUfoFzgVVqh4K/k3LI09ya0JE0MaY2yw9jknshqFpbBIKOPeQVpYxQLHq0UFrbcJMaMwOzo0w2QzCg/oq8Df3/GXWdomRNuEROOftgmJKkXbhGibkHis5FWTYMA1/ai1exUQgoHklDS+KnDpahQyMnL/CjBr0nD3jkqjq124/C9mzF+NUkEBsFismDlxKD8dqah4BphR+PQaCQnn72YU9oRROOd0MKPw8Jh9OJB+g68CLC77EDr4V9Zo1u5eVvfnIRhXzbYZhWs3QsCL05GqD0C6l37t0RIGDv8q45tdjhmF7U0AwQDBgOjDSTAgqhTBAMGAeKwQDLimFbXWXgEhGHj+tflgL9KN76sJgz73WfHspbool6IAA2kxMk6vBjcKs1WA6k+6P6OwyBxmNQqXN/hjdfhjqGMIEWnqUh3Dt+th2PEJv4a5dWeY+76A0GA/pKZbihUMWK3Ath0y/johg73Ed+qg4IHmru3fJhggGBB9+AgGRJUiGCAYEI8VggHXtKLW2isgBAPsNKFv1s2Fv5+P9iPyQg+FHQYSzsl8RcCaIcEQpKLuUAUB5R3fLuKqtAfSbuD5m9/zjMJNjeHYVrMDjKl6TQ10ksUMw+p3of9tHzcKm/uMgfkhm2E9zwzErt6kA+3dvTKQmiph3UYZV69J8DGq6NtbRbWqroEAux2CAYIB0bAmGBBVimCAYEA8VggGXNOKWmuvgBAMdH/mdXy+ciYk9lZRDEthhoHowzIubJfB3HQMAOo+o8BQyvMgsCbpDKbEHQbzCvQIqIL5Ya1RMdQfsQkZmsEAzyj84VToLjGjsB9MI6bBWqdxZgQWJxi4GStjzXop0yg8qL+KsmGugwDBgC1cwkr5IDHNzE2EhbmwwwtKBRj4c+WNQjAgrnqgr54biBNTvWP29jXq4O+j85rZm2BAPFYIBlzTilprr4AQDLAjRM+cv8qPEC0dHKj9qDzcQ2GEgVuJpkJjFGYQwGAgp1E4rwzE7po6+ep5+Hw8jWcUViIqwjRyRq6MwsUFBk6dkbHtc5tRuGoVBb2fVJ0yCtvTnlYGCAZEn0uCAVGlaGWAYEA8VggGXNOKWmuvgBAMdOg3ATFxt2EymeHrY+TbDrKWopKB2J6chQ0GdCYdfllqyTQKV+6gomIbq+YZhXPqE2/NwPM3f+BG4SBJjw9yGIW1ggFuFF4xC5I5gxuF2YqA6uefa/qKAwz8+JMOe/fZHqimTRR07qSw3VBuLQQDBAOiAUUwIKoUwQDBgHisEAy4phW11l4BIRj48ec/IefzhtK6RQPtR6phD4UJBtTbevzxMZB2C9woXLOfgtB6nt/awDIJD4zejauWZFTSB2JtRHtUN5TKNgtawEBeRmHIujxnvyjDQE6jcOfHFTRros08EwwQDIh+fBIMiCpFMEAwIB4rBAOuaUWttVdACAbyG8bYqQuwYOZY7UeqYQ+FBQZsRmEZ1gx43Sg8PGYvklQLNwqvimiHEF1u87g7YUAypcOwdj43Cqt6PSy9Rmcahe1NfVGFgaQkCRu32IzCfn4q3xbkDqOwPZ0IBggGRD8+CQZElSIYIBgQjxWCAde0otbaKyAEAxkmM9Zt+w5/n7nMtwrdKTfjbuPajVj8tGOh9iPVsIfCAANRB2Vc/NJmFA6pAlTvby00RmGDlPe+FXfBgHw7DsbFUyBfuwA1IAimUTNhrVqvwBkvijBwI0rCmvUykpMlhJVRMGigipBgbQ3hBAMEAwU+TP9VIBgQVYpggGBAPFYIBlzTilprr4AQDLw+ZwWOHj+DVs0bYMeug3jyiYfx95lLSE3LwFuvDkPt6tonnNJSCm/CgGoBzm2REfuH7YU7sjHQ6GkZCemeTfFuVhVMvfULNwrrIGFameYYGlQnX9ndAQPMKGxc/DrkhDhuFM4Y8w7UMpFC013UYIAZhT/bKsNsATcKs6NDfX20BQEmJMEAwYDQAwV2eq+E8GAfRMWnizZxe71yoX6IupXGfhcp1IVOE5IQGuSDmNveixXRAAkJMiI9w4o0k1W0ieb1KAOx5hJTBw4oIAQDD3Z7AZs/noYKkWF4tM8r2LPp/3gX7328GcGlAjGs3+MOdFn4qnoLBiwpEk6tkpF0xWYgZUbhGp0AX4MO8cmegwFmFB4SvRdHTDHcKLwsvB1a+5UrcKJchYFsRuH7/gfTkNfyNArbG0hRggFPGIXt6UQwQDBQ4MP8XwWCAVGlaGWAVgbEYyWvmgQDrulHrd2rgBAMNOkwAge/WMRPEmIw8N3Gd3nOAbZlqEP/Cfj+s/fdOyoPX80bMJByXcLp1TIy4qVsRmE/H51HYUDEKGxvOpyGAVWFYdeGzIzCpva9Yen+rO0nbAdKUYABsxnY/qUtozDzQT/RUTujMMGA/eChPANiDxbBgJhOrBatDNDKgHi05K5JMOCKetTW3QoIwcCA0W+hcYOaGDO0B555aQ76dmuLLu1b4tylaxj4wtv45asl7h6XR6/naRi49beMsxtkKGbAJ0RF7cF3Mwp7EgZ2pV7BuJv7uVG4tW85LCn7SJ5GYXfCADMKs2NDdcd/5kZh86AJsDRv69R8F3YYYEbhtetl3Ii2GYUH9FNQuaLnNz/QygCtDIg+YAQDokoRDNDKgHis0MqAa1pRa+0VEIKBv05fwotTF+Kz5dNx9PhZvDxtMUoFBiApORW9uz6CKeMGaT9SDXvwJAxc26fDlV22X8CDKquoM0SBPuDuC6KnYGBBwnHMjf+d78sdFFQLb5d5gHsFHCmOrgw4axS2N6bCDAPeMArTygCtDDjy/OZVl2BAXEFaGaCVAfFooZUBV7SittorIAQDbBiqqvKtQaxcunIDf52+iMiyZdC8UW3tR6lxD56AgZxG4bCGCmr0UiDps9+c1jDAjMIvxR7A5ymX+Ms/gwAGA84UR2BAd/FvGJbOtBmFK1ZDxshpwkbhogYDx/+SseNLm1G4di0FPbt7xihMMEAw4MxznLUNwYC4ggQDBAPi0UIw4IpW1FZ7BYRh4HZCMq5F3cx2tOid4bEtREW5aA0D5kSJ5w/gRmEJqNJVQbmWeSeY0hIGnDUK25tbURjQ/7oPhjXzIFkssDKj8LDJUI2+LodMYVsZUFVg914JBw/ZkqQ92NKK9u0YRLt8qy5dgLYJ0TYh0QAiGBBVirYJ0TYh8VjJqyZ5BlzTj1q7VwEhGFi2bicWrtwGq1XhR8/lLH/t+8S9o/Lw1bSEAWYUPrlShjlJgs5HRe1BKoJr2M80qxUMnDDdwrMx+3hGYZZJeEX4o7kyCjsqe4EwoKrQb18O4+7N/NLOGoXtjaswwQAzCm/ZJuP0GZtRuGdXBfc10CajsKPzRDBAMCAaMwQDokoRDBAMiMcKwYBrWlFr7RUQgoHW3cfgvWmj0ahBDeh1tl89i1PRCgZyGoXrDlXhF57/C6IWMMCMwqNv7kfaf0bhZeFtESQbXJ7C/GAgm1HY4APzwJedNgoXdhiIumktFEZhezoRDBAMiD7sBAOiShEMEAyIxwrBgGtaUWvtFRCCga5PT8YXn87SfjRe6sHtMKAC177P3yhs71bdDQPuMArbG6s9GJDiouDz0TSeUVgJLgPT6LegVKru9tktDCsD5y+p+GStyjMKl4tQ0bevonlGYUeFJBggGBCNGYIBUaUIBggGxGOFYMA1rai19goIwcC6bd8hITEFA3o+huBSAdqPysM9uBMG2HGhZ9fLuHXSllE4ooWCql1zG4W1hgG2CjAh9iA3ChskGTNDWzhtFHYEBphR2PjhVEgpSdwobBr9NpTSZTSZUW/DwLmzBqzfosJqtRmFe/VUYHB9wcXtWhEMEAyIBhXBgKhSBAMEA+KxQjDgmlbUWnsFhGBg949H8Ma8lfwoUYNelys51B/fLdd+pBr24C4YYEbhk5/IYD4BZhSu1l1BxAOO7Rt3x8pAtDUVg6P24IT5FkJkI1ZFPoqmxnC3K5hzZUAro7C9gXsLBgqrUdieTgQDBAOiDz/BgKhSBAMEA+KxQjDgmlbUWnsFhGDg4Z7j0PPxh3jiMR9j7p8+i/rxou6AgaR/bCcGiRqFtVoZYEbhwdHfIdqaxg3CayPbo5IuUJNIyoQBiwX6HSszjcLmbs/A3KGfwxmFHR2kN2AgPUPCtu0SNwqzR6FXD6BWbYujQ/dofYIBggHRgCMYEFWKYIBgQDxWCAZc04paa6+AEAx06DcBuzbM0340XurBVRiIPSbj7BYZsAJ+ZRXUHowCjcJawEBWo3AH/0r4IOwhtxiF7Y2VwUBc1C3oPpoG3eljUA0+/NhQ6/0tPTKTnoaB+AQJa9ZKiI2TERio4vlhMiIjVKSkEwwUNOGRoX6IiU+D4vkEzHxoYaV8kJhmhsns2EpdQffl7n836mWUCjAgNiHD3ZcWuh7BgJBMvBLlGaA8A+LRkrsmHS3qinrU1t0KCMHAjPmr8XjbFmh6v3PJqdw9aHdfz2kYUIHL30i4/qPthKXg6go/OlTn6/wbjzPbhFhvC7NkFB4VXB+TQ5o6mE/YcVXDzfFIfPsVyNFXNTUK2xuZJ2HgyjUJ6zbISEuzGYUH9ldQMVIPi5VgQCRyCAZEVAIIBoByoX6IupXGs6MX5kIwQDDgSnwSDLiiHrV1twJCMDBl9nJ8t/8I7q0UifAyIbmSKC18e5y7x+XR6zkDA9Z0Cec2SdmNwt0VSDbfsNPFURhgRuHRN3/ErtSr3Cg8P6wVegRUdbp/0YbMKOy75A2oyYmwVqkL84g3NDMKexsGfjsq46tvZShWoEF9Bd272IzCwQEGggHBgCEYEBOKYIBgQCxSAF+jDv4+OtxKMok2cWs92ibkmpwEA67pR63dq4AQDMxbshE62f5b7svP9XbvqDx8NUdhICNewskVEtJuyk4bhe3doiMw4CmjcM6xGvbvhH7LYltG4ebtYBr0ClS954/R0XplQFGAnd/IOHLUFvvt2qp4uJU1Uw6CAfEHlWBATCuCAYIBsUghGBDVidULCTIiPcOKNMjhDKIAACAASURBVNPdz29H2mtRl2BAC1Xpms4qUCAMKIqKsxevoto95WEw6J3tp1C3cwQGmFH41CoZllQJen8Vtfrnn1HY0RsXhYEjphiMiP6eG4XrG0KxPLKtZkbhzHtQrDBsXATDgZ38r3z6DEdi2z6wemkjuJYwwIzCGzdLuHhJBgv7p55UUKdW9v3mBAPi0U0wIKYVwQDBgFikEAyI6kQw4IhSVLekKlAgDKiqisYdRuCbdXMQWTa0WOokCgM5jcJ1h6nwCXHvzlYRGPg85SJeiv0JZlUBMwovLvsw/CRtQU1KS4VxaXajcNgjbbnRsbjBQE6j8KD+CspF5p5nggHxjwOCATGtCAYIBsQihWBAVCeCAUeUorolVYECYYAJs2LD17h24yZGDOiMchHaJJDy5gQUBAOqAvzzrXuNwvbuNz8YYK+js+KP4MOEE7y5p4zCctRVGD96A3L0NahlIpDx3DSeUdheBmJPzaUWKwMXLsrYvFXiRuFKFVX07aUgKChv4CMYEJ9pggExrQgGCAbEIoVgQFQnggFHlKK6JVUBIRjo2H8ibicm86Rjep0OBoPt9Jw75ci3S4u0fvnBADMKn14jIeG8bd94+YetuKej6rJR2FEYyGoUZqsA88JaesYofOp3viIgpadxo7Bp1EyogaX48IsbDDCj8M6vZbCkYswo3LObAl32UM82bQQD4o89wYCYVgQDBANikUIwIKoTwYAjSlHdkqqAEAzsO3jMlnnYzmGVrVs0KBL6xSckgZ2MZDQYkJSSijlTnkNYaDDswUA2o7AOqNlLQVgjbc8pz2tl4Ko1Gc9G7eMZhSN0flgd8RjqG7XfssWMwoZNCwFFgaVZW5gHj89mFC4uMFCQUdhecBMMiD/2BANiWhEMEAyIRQrBgKhOBAOOKEV1S6oCQjBwR5zklDTciInj/1khMgz+fr5FSrfDv5+E1argwWb1sXbrdzAaDejd5ZE8YSDhnIwz66VMo3CdIQqC7nGvPyAv8XLCADMKD4nag3jFxI3CqyMfRYTOX1vdsxqFZRnmp0bC3KZHrj6LAwykpkp8WxAzCvsYVfTsoeYyChMMuB5uBANiGhIMEAyIRQrBgKhOBAOOKEV1S6oCQjCQkJSCye8sw48//wlmKGaFZars2KY5ZkwYBj9fY5HSjwHBy9MW46URvXjuhJwrAwlHDfh7iwqW9SYgXEXT53XwLaM9CDAR9XoJBp2MtAwrNieex6jrP8KkKngiqDJWlm8HP1lbozCSE2D9cAZw8ihUX3/ox8wA6jXNc34D/fQ8++5/IeHxGGDgZLYo/Kx/Z0r0TQkff2JFfLyEkBAVzz2jQ0RZ8Wv5GmWwrs2FPKstW9AL8tMjKdV7mZID/fVISfNerPj76pBhVmB1MlaciS9n2uhkCT5GGanp3jkCUZKAAF89ktO8FytB/t6NVdF5MxpknnMnw6TtarG98WT9rhAdszvrsdPG/Xxsz3VhL/y7wqrAYhH/fHf3PSWlmbNdko4WdbfCdD1XFBCCgUmzluF6dCxGDOyCSuXDeX+Xr97AktVfoH6tezFl3CBXxuDRtrcTkvHWB2vQq8sjaNGoDu87JwwcetX2wl22vor7n5ag8+ACCAMByMCka4fxftxxvjFranhTvBLWUPOMwrhxBdZ3JwKx0UBYBHTj5wLlKtudH/bSwKBF8RIN+Bn/gwEnjjY9e17CytUqMkzAvfcAzz4NBDi44OJj0EFVVJis3nkZEH1wWAwF+BqQnJ79y0i0vTvqBfoakJJu9lpWWX+jHhkWq9dOvhLVkMOAQYfUDO+8YEmShAAfHZLTvdM/08nbsSI6V0YdgwGJx5U3il5mxx5LXjs7X5YksM/gFC/FqiOaswRtVosKM9sT6qWS88cYggEvTQR1m6cCQjDwcM9x2Lp8Bt9fn7VE3byF/qNmYt+W+UVCXrbNaeJbH2HSmAGZUJMXDPz2tg5h96mo0sXzHxwWgxVDru/D9yn/8uNCF5d9CB387b+Qu0t4XT5GYXt9FNVtQo4ahe3dP3kGxKOPtgmJaUXbhGibkFik0DYhUZ1YPUo65ohaVLckKiAEAy27jsbuDe8iMMAvm0Ypqel4qMdYHN1VNE4TWrJ6B3Z9/xsqlS/L76Ntq8bo0al1rpUBa5oEnZ/nlxOZUXhQ9Hc4Z0rwqFFY/8N2GLcs4UZhc+vOsPQeJZRRuKjBgNUKfPWtLaMwW97v1EHBA82dBz6CAfGPTIIBMa0IBggGxCKFYEBUJ4IBR5SiuiVVASEYGDVpPkJLl8L4kX1QOjiQa8VO5nnv4y3cULz83QlFWr+C8gx44uayGoUf8IvAh2EPa24UlixmGFa/C/1v+5gJBOY+Y2B+qLPw7RYlGGBG4XUbZVy9xvZkq+jbW0W1qs6DABOJYEA4VEAwIKYVwQDBgFikEAyI6kQw4IhSVLekKiAEA9ejYjFq0vs4d+kaQoKDoEIF23tfu3plzJ8+GpUrRBRp/bwNA2uSzmDqrV94RuFeQdWwrHIbpKRou2dXSk6E8cOp0F06CdXXD6YR02Ct09iheSwqMHAzVsaa9RJu35ZQurSKQf1VlA1zDQQIBhwKFYIBQbkIBggGBEMFbB+8v48Ot5JMok3cWk+vkxAa5IOY2+luva4WF6NtQlqoStcsTgoIwQC7YXaK0F+nLuLqjZv8/hkANKhdpVho4S0YsELFlLjDYDDATJ4TQxrj1fBG8DXoEJ+s3Qc8yyjss2gSpLhoKBEVYRo5A0pkJYfnsijAwKkzMrZ9LiHDJKFqFQW9n1Th7++eLWC0MiAeMrQyIKYVwQDBgFik0MqAqE60MuCIUlS3pCpgFwY69JvATcPMJ8D+/64N84qtRt6AgSTFjOEx+3Ag/UY2o3BeScfcKbzuz0MwrpptyyhcuxFfEVD9HDxG578BFXYY+PEnHfbuY5gFNG2ioHMnhe2GclshGBCXkmBATCuCAYIBsUghGBDViWDAEaWobklVwC4MsBOE2NGbNapWxOJPPsfoZ3Innboj2vAB4vvMC6PQnoaB8+ZEDIvZA/ZnJX0gloe3zcworCUMGL5dD8OOT/gUMKOwue8LgMwySztXCisMMKPwth0y/jphMwp3flxBsyaubwvKqRLBgHjcEAyIaUUwQDAgFikEA6I6EQw4ohTVLakK2IWBQ0dOYN22PUhMSsGxE+fRsF51uxqtXTSlSOvnSRg4kHYDw2P2Ikm1oKkxHKsi2iFE55OpnxYw4KpR2N7kFkYYyGoU9vNT+bYgV43C9u6fYED8sScYENOKYIBgQCxSCAZEdSIYcEQpqltSFRDyDAwaMwtrFk4uthp5CgaYN4B5BJhXoEdAFcwPaw2DlH3firthQL4dB8PSGTajcEAQTMNed9goXFRg4EaUhA2bZW4UDiujYNBAFSHB7vEH5KUBwYD4RwLBgJhWBAMEA2KRQjAgqhPBgCNKUd2SqkCBMGCxWnkugS9WzcqVdKy4iKY1DGQ1CusgYVqZ5hgaZMt+nLO4Ewbkq+dhXPw65IQ4bhTOGPMO1DKRbpu2wrQywIzCn22VYbaAG4XZ0aG+PtqBABORYEA8lAgGxLQiGCAYEIsUggFRnQgGHFGK6pZUBQqEASbMmNcX4IHGdTGg56PFUictYSDemoHnb/7AjcJBkh7LwtuhtV85uzq6Cwa4UXjFLEjmDJeNwoV9ZWDX95KmRmF7908wIP5xQDAgphXBAMGAWKQQDIjqRDDgiFJUt6QqIAQDr89ZgZ9+/QtGgx6VKoTDaDBk02vJ7JeKtH5awQAzCA+M3o2rlmRuFF4b0R7VDaXy1codMJDVKGxq3xuWbkNdMgoXVhgI9DFi9SYr/jgucR/0Ex21MQoTDLj+eBMMiGlIMEAwIBYpBAOiOhEMOKIU1S2pCgjBwJzFG6DX6fjJLHmVl5/rXaT10wIGCjIK2xPMFRiQTOkwrJ3PMwqrej3MgybA0rytZnPjzW1CSUkSNmzS4dp1gBmFB/RTULmittuCcgpJKwPioUUwIKYVwQDBgFikEAyI6kQw4IhSVLekKiAEA8VdHHfDwMqkU5gW9ys3Cg8KqoWZoS1yGYXdDQPMKGxcPAXytQs2o/CombBWrafp1HkLBphReM16GcnJEsqGqRg4QNHUKEwrA66HEcGAmIYEAwQDYpFCMCCqE8GAI0pR3ZKqgDAM/HMtGju/O4R/o2Ixa9JwKIqKP/4+h8YNahZ57dwFA2ZVwUuxB/B5yiUwo/DbZR7gMOBIcWZlQGujsL3xewMGjv8lY8eXNqNwg3pArx4KILs/h4DInNHKgIhKtjoEA2JaEQwQDIhFCsGAqE4EA44oRXVLqgJCMLD/8J8YO3UhmjesjYO/ncDfP6zC9ahY9Bg2FZPGDED3jq2KtH7ugAFmFB4SvRdHTDFCRmF3rQzof90Hw9r3bEbh+/4H05DXnM4o7OgkehIGVBXYvVfCwUO2JGkPtrSib3cD0jIsSDcTDOQ3d2x7X2SIH27cSnN0it1Wn2BATEqCAYIBsUghGBDViWDAEaWobklVQAgGnnz2DbwwtAfatGyEeo8M4TDAyq/HTmP6e6vw1ZrZRVo/V2Egq1GYGYRXhD9aoFHYZRhQVei3L4dx92Z+KW4U7v4s7Bo7NJghT8GA2Qxs2Sbj9BmZG4V7dlVwXwMFoUFGpKYTDBQ0tQQDQFgpHySmmWHyEjgWNEd3/p1ggGBANFZ8jTr4++hwK8kk2sSt9fQ6CaFBPoi5ne7W62pxsZAgI9IzrEgzWbW4vFPXLF/Gz6l21IgU0EIBIRho0mEEfv36I+h0cjYYYDkImnUaiWO7l2kxNo9d0xUY2JV6BeNu7ucZhVv7lsOy8LYIkrOftuTIjYhsE2JGYXZsqO74zx4xCtsbvydggBmF166XcSNaymUUJhgQiyyCAYIBsUgBZFlCeLAPouK994JXLtQPUbfS4NnjAEQVulsv0FfP9UpMNTve2A0tCAbERSQYENeKapZMBYRg4NHeL2Ph2+NQp8Y92WCAbR+a+f4afLfx3SKtnrMwsCDhOObG/86/tJg3gHkEmFfAlVIQDGQ1CivBZWAeMVVzo7C3YODKNQkbN9uMwuUiVPTtm90oTDAgFmkEAwQDYpFCMCCqE6tHMEArA47ES866tDLginrU1t0KCMHAms92Y/n6r9CnaxssXrUdr47uh7MXr+HrvYcx/vm+6N+jnbvH5dHrOQoD7jAK27vB/GBAd/FvGJbOtGUUrlgNptFvQyldxqNaZe1My5UBZhTe9oUMxQrUrqWgV08FOdJb0DYhwZknGCAYEAwVWhkQFYpgALRNyIFgyaMqwYBr+lFr9yogBAOsyx9//hMbtu/FlX+jIcsyKlcIR7/u7dC6xX3uHZEXruYIDERbUzEi+gduFA6RjVhStk2+GYUdvR17MMCNwmvmQbJYbEbhYZOhGn0dvbxb62sBA3kZhdu3U/O0QtDKgNh0EgwQDIhFCq0MiOpEKwMgGHAkWAgGXFSLmmutgDAMaD0QR67PvArvL/sMn2z8Bj/tWIiQ4KDM5svW7cSnm3eB1Xm83QOYMnYg9zpc+TcGk99ZhlPn/kGFyDDMmDgUDetV5+1EYeCE6f/bOw/oKoo1jv/v3tz0QgmdWMAnWAAFERQFBBUQkI5UFZBeFKkKCiSA9F4FlN6UKghIUUAUlaLiE9GHIhZqCIFA6r33nZmYmJ7Z3Huzgf3vOZ7zHpnZ8ptv9+5vZ76ZK3jxwm5csMfKBOGVJZ9FmDVQz6nnWjaTDBSAROHsTtrdMhAXb8HGzRaZKGzzApo1TU4Uzm6jDOQaTrIAZYAyoBYplAFVTpQByoCeWMmqLHsGXCXI+u4kkKMMOJ1OrNywG3sOHpXrCtR5rApefqGhXI3YyK3/iJmoeM8dWLBiKw5smpUqA4eP/oiRk5Zg2cw3EBIUgN7Dp+O5+jVkD0bn/uNQq3oldOvQGPu//BbjZ63ErjVTYPOyKsmASBTue+kAYt2UKJwdv7QyYIm9Ce+lE5IThW0+SOz0ukdXFNbbpu6UgahoC1astOBypIbAQCc6d3CgVMmcUwgpA2otRhmgDKhFCmVAlRNlgDKgJ1YoA67SYn1PE8hRBkSewILlW9DyuTrw9vbClp2fo1G9mnhzQEdPn1eO+//pf2elDFSq1yWdDIRPX45SxYuge8cmsv6nXxyXvQRTR/VBww5D8OW2eaki07r7KJn7UP2hirnKQNpE4T4hD2J44WouJwrnJgNXfz8Ln9lvQLvwJ0SicELfsXCEJfdkFJTNXTIgEoVXrdEQG5ucKNypgwNBQbnPJUIZUIsEygBlQC1SKAOqnCgDlAE9sUIZcJUW63uaQI4y0KjjMPR5qRmaPvu4PI8fTv2GTn3H4uiuRXLojdFbRhnoNmgS2jWrh2dqPyJP7bez59Bl4ERMG90X4dOWYfP7Y1NPeXD4fNSoeh/aNKmbrQyIXoAhlw/JFYVtFg3TQ59Ai4ByHr1s0TPgc+Yk4qcOh+XG9QKRKJzdBbtDBtImCld60IHmTTMnCmd3fMqAWihSBigDapFCGVDlRBmgDOiJFcqAq7RY39MEcpSBKvW74aPl78hkYbGJYUMPP/MKPl45EaVLhnr63HLdf0YZ6Nh3LHp2boraNavIumKV5OZdR2JGeD/MXLQB6xaOSt3niAmLcW/5MLzUpkEmGQgN8cG5pBtofnoHvo2LRBGrDzaVa4Sa/iVyPSdXCzgO7UbcwneApCR4Pf4MvLsPAXyMTRTO7ppsVg1Jdkee5gN3OIAtHzuw+9PkHoCmjTQ0elrftKxemgUOpxOO3DsRXG2WLOtbNQvExdtF1nMB38RiVglJxqzULNDYvDQkJeUtVtyBVsx8Ync4UdCbSoibiKskuzExJe5AL6uGRLtxsWJ0rKrGm1U0lgUyrozYxONHs1iQZNDxC0KsqHI3+rdCnOfl6Ph0p8ucAdXWY7n8IJCjDIjVhvd+MA0lixVJPZdHGvbAxiURuKOM51+McwOQUQZeGTwZLRvVlnkCYjt1+g/0HDoV08f0xciJS9KtlDzgrVlyJqSsegZO2a+iw9+7cN4ei/94h2Bd6QYI83JvonCma3PYYdm0BNad6+SfHC26wvGcscOxcuNfJNgbV2MSZT6Jni0uHlixxoLTv1pkonC7tk48UFHfPsTxggNsclVJo15yA/285ItAbHzBWdUyq3YQ7yxipdDIa+l/jPS0matliwb74Mr1eMNexgsFeONGfBISDRQiFYZCmgJ8vXA1xphVZS2aBUUCbYi8ZszxBSMZK9fi8/SRQYWxu8qIXlzxMn4jLsldu9S1H2+bFb7eGq7dMGbRM6vVgmB/G6IMWgFZD6ygABsSEhyITzTuWZ3xd4oyoKcFWdbTBG4rGRg3cwUKBQeib5cWktvHe7/Chu37MWVUbzzddhAObZ0DXx9v+bfGnYcjYmhXVK10b6aegfJnViAOdjzjVxazi9VxaUVhlQaUicLvjob1p+MyUdi779uIrvCoSlVDy+RlmFBeEoWzu0gOE1Jrfg4T4jAhtUjhMCFVTqIcFx3jomN64iVjWcqAK/RY190EcpWBmlXvh7e3LfW4n3/9PR6pUgG+Pj6p/zZ/wkB3n5fS/jL2DBw78TOGRizA8llvIiDADz0GT0Hb559Cq8a1IfIJqlWuIJOLd332NWYu3oAdqybKhOKMU4tW+2M9ng+4G6OKVFc6D1cKWSLPp0sUtrw2Hr73VESUQV8G9VyLXhk4/auG9RssMlE4rKwT7dqoJQpTBvS0SuaylAHKgGoEaZoFxUN8cD4qTrWK28uVKuKH81diC3zPAGWAMuBK8FMGXKHHuu4mkKMMjJm6VOl4owa9rFTOHYWuRsegbuvX5K4SE5NgE+NMAOxZNxWhRUKw7INdWLxqGxKT7Gje8Ak5Y5DFYsG5C5EYNm4h/nvqDMJKF8e44a/ggQp3yboZZeCaIwHBWnIPgic368lj8F4yViYK2+++H4k93oZPieLwtVlvOxn45qiGbR9rcpiISBRu2cwBV2eoZc+AWnRSBigDapHCngFVTqIcZYAyoCdeMpalDLhCj3XdTeCWXHTM3RBUFx1z53FtB7bBtm424HAgqXo9JL44GE4vG7Jbgdidx3bXvlR6BkSi8LYdGo4cTZ59qn49J+o84Z5xm5QBtZakDFAG1CKFMqDKiTLA2YT0xEpWZSkDrhJkfXcSoAzoWIHYLeAddtjWzoHt4Da5u8RmXZDYsEPqrm8nGRArCq9db8Gvv2nw8XaiZQsn7qvgvllKKANqEUkZoAyoRQplQJUTZYAyoCdWKAOu0mJ9TxOgDOSjDKRLFPb1Q8LLw2GvkryGQ8p2u8jApcsa1qyDXFG4UCGxorATxULdJwKCF2VA7fFAGaAMqEUKZUCVE2WAMqAnVigDrtJifU8ToAzkkwxo5/+A94K35YrCzqIlEN/vHThKhmVq39tBBkSisOgRiE9IThTu2M4Bf3/9U4fmFvyUgdwIJf+dMkAZUIsUyoAqJ8oAZUBPrFAGXKXF+p4mQBnIBxmQicLvjoYlLlYmCif0iYAzMDjLtr3VZcATicLZ3QSUAbXHA2WAMqAWKZQBVU6UAcqAnlihDLhKi/U9TYAy4GEZyC5ROLuGvVVlwG4Htu9MThQWL5+NGjhQ81H3DgvKyIwyoPZ4oAxQBtQihTKgyokyQBnQEyuUAVdpsb6nCVAGPCQDlqREeK2fl5worGlIbN0LiU8lL4aW03YrysD1GGDVWg1//GmRicJiReHy5TwrAoIhZSC3aEr+O2WAMqAWKZQBVU6UAcqAnlihDLhKi/U9TYAy4AEZsMRcg/e8t2D97Uc4RaJwj9Gw31dVqS1vNRk4eToBS1dacPWqxWOJwtmBowwohRRlAJQBtUihDKhyogxQBvTECmXAVVqs72kClAE3y4BIFPaZ8wYskRdyTBTOrmFvJRk495cv3luRhPgEoNzdDrRt5fRIojBlwLXHAHsGKAOqEcQViFVJcdExLysXHVOPlswluc6AK/RY190EKANulIF0icIVH0ZCt5HZJgrf6jKw/3Mr9u6zyMt4pJoDTRo5xGiofN3YM6CGmzJAGVCLFPYMqHJizwB7BvTECnsGXKXF+p4mQBlwkwx4fbYZ3h/MlysKJz7ZBInt+gGaVXf7FfSeAZEovHGLhhM/JCcKP9/YiWpV3bOisF5YlAE1YpQByoBapFAGVDlRBigDemKFMuAqLdb3NAHKgIsyIBKFbcunwOubfcmJwi/0R2LtJnlut4IsAzdvWlIThf38nOj5sg3FSsTD7nD/GgIqACkDKpSYQCwohQb74FpsIhISPZ/YrtYqWZfy9tIQHGDD5eh4V3aT57ocJqSOLtDXC4LXtZuJ6pXcWNLX2wp/HyuuXE9w417Vd8VhQuqsKAOusWJtzxOgDLggA64kCmfXtAVVBs6dt2DNek0mCocWdaBzJycq3uUjX1ooA0mev1NdOAJ7BigDquFDGVAlxZwByoB6rFAGXGPF2p4nQBnIowxof/wPPgtHy0RhR4mySOgVnuWKwnqbsCDKwMlTGj7coCExKTlRWEwd6uvjRInCvpQBuxM34igDucV5ySJ+uBgVC4M6kdgzkFsD/fN3yoAiKFAGKAPqsUIZcI0Va3ueAGUgDzJg/e4LeC8ZD0tiPOwiUbjHaDj9/N3SWgVNBnJKFKYM2JBEGVCKe8qAEiZwmBBQqogfzl+JhTGDD9XaSZTiMCHOJqQeLZlLcjYhV+ixrrsJUAZ0yoBt52rYtrwv28GVROGCPkwoMRHY/FFyorDIg27c0IHq1dKPt6YMUAZUH0iUATVSlAHKgFqkAMwZUCUFFA7yRly8HbEJxkx2wZ4B9bZiSWMIUAYUZSBtorDTywtJbfq6lChckGXg+nULVq7WcO6CBSJRuGN7B+4om/k7HWWAMqD62KIMqJGiDFAG1CKFMqDKSZSjDOihxbJmJEAZUJAB7WokbO+GJ68oHBCEhD4RsJd7wCPxYvQwIZEovGK1hpiYfxOFC4dk3WFPGaAMqN4ElAE1UpQByoBapFAGVDlRBvSQYlmzEqAM5CIDIlHYe+5IaNGRMlE4vv87cBYt6bF4MVIG0iYKV6zgQMvmyYnC2W2UAcqA6o1AGVAjRRmgDKhFCmVAlRNlQA8pljUrAcpADjLgyUThgjRMyOkEDhz6d0XhWo/b8Wx9p1xULKeNMkAZUH1wUgbUSFEGKANqkUIZUOVEGdBDimXNSsBUMnDwq+8xef463FmmuGzvfl1bokL5MPwdGZu+/Z1O2HatSU0UTni2LZKadc3TisJ6Ayu/ewZEovAHGzX8dCo5Ubjl8w5UrqS2MBNlgDKgGt+UATVSlAHKgFqkUAZUOVEG9JBiWbMSMJUMbN97GNdjbqJds3rp2jujDPgsCof12EFZJvHlobA/9ky+xYeYIcLHy4rom55fVVIkCi9fpUHkCYhE4c4dHLgjTH1Cv2IhvrhyLR520bWgtOXS1aC0j38LFQqwIS4+CXFJqsfXeYBcigf7eSHJ4cTNeONmqFAiagGKh/ji4tU49wLQsbdihcSaFHFQDhUd+1YpWjjQGzFxiUg0KFZUzlGUsVktCPS3IcqgVWUtGhAa5INLBq2ALBgUL2RsrKq2lVj9V6zLEBNrzDojPjZNzigUfSP3FZA98YT00oBCgT64fM2Y1bJV20mUk78VCXbEuX0FcnWyjgzf2Di1qJ4WZFlPEzCVDKzdsg97Dx5DSHAA/Hx9MLRPOwQF+mfqGfDv/QwsgcHwHzoR2n8e9HQbpNu/GJoj/sv44HD3SZw+48TCpXZEXwPCSlvQu5sVRQvrO4qmIXkRKeXnoXJBpRMRP8TJx3fvfpUODsCiWeS1Ow06vjhPlSsXwqBpGuyeDqocwFk1DQ6HQ+l8VfnrKWf9J1aMbCuV87VYLBBhZdSq3hZYIO5ro44vGBkdKyrt7IGLyQAAIABJREFUJMpo/4yjdBh0/+uJFaWPBqoXnlLun1h1GLWSoI7z9dyzWp3shQwfYygDOhqQRT1OwFQycPHyVdjtdpQqURSbdhzEH39fxIBurTLJgO2T9UiqVtujicLZtWx+DBP6/oSGjVs1OOyASBRu09IBm01/rHGYEIcJqUYNhwmpkeIwIQ4TUosUDhNS5STKcWpRPbRY1owETCUDXx0/idDCwSh/VxnsOXgUJ07+ioE92mTOGTAwEjwpA+ID1id7LTj0hVVeoWqicHY4KAOUAdVbhTKgRooyQBlQixTKgConyoAeUixrVgKmkoHTZ/5C+PTlCA4KQFKSHRFDuyK0SIgpZCAu3oKNmy0yUdjmBTRrqp4oTBnImkBIAGVA9cFJGVAjRRmgDKhFCmVAlRNlQA8pljUrAVPJQHaNnGk2IQOjwRM9A1HRFqxYacHlSA2BgcmJwqVKqow2zxkEewYoA6q3CmVAjRRlgDKgFimUAVVOlAE9pFjWrAQoAworEOdncLhbBs7+acGqNRpiYy0oVcKJTh0cCApyXQQEE8oAZUD13qAMqJGiDFAG1CKFMqDKiTKghxTLmpUAZeA2loG0icKVHnSgedO8JQpzmBCHCbn6gKQMqBGkDFAG1CKFMqDKiTKghxTLmpUAZeA2lAExg+Tuff8mCtev50SdJ9w/Fz57BtgzoPrgpAyokaIMUAbUIoUyoMqJMqCHFMualQBl4DaTAZEovHa9Bb/+lpwo3LqVA/dVUFtRWO9NQBmgDKjGDGVAjRRlgDKgFimUAVVOlAE9pFjWrAQoA7eRDHgqUZjDhDhMyNUHJGVAjSBlgDKgFimUAVVOlAE9pFjWrAQoA7eJDJz+VcP6DRaZKBxW1ol2bdyXKEwZoAy4+oCkDKgRpAxQBtQihTKgyokyoIcUy5qVAGXgNpCBb45q2PaxBrGomEgUbtnMAWvyumIe3ThMiMOEVAOMMqBGijJAGVCLFMqAKifKgB5SLGtWApSBW1gGRKLwth0ajhzVZPx6KlGYPQPsGXD1AUkZUCNIGaAMqEUKZUCVE2VADymWNSsBysAtKgNpE4V9vJ1o2cLpsURhygBlwNUHJGVAjSBlgDKgFimUAVVOlAE9pFjWrAQoA7egDFy6rGHNOsgVhQsVEisKO1Es1DMzBuV0Y3CYEIcJqT44KQNqpCgDlAG1SKEMqHKiDOghxbJmJUAZuMVkQCQKi6lD4xOSE4U7tnPA3989KwrrvQkoA5QB1ZihDKiRogxQBtQihTKgyokyoIcUy5qVAGXgFpIBoxKFOUyIw4RcfUBSBtQIUgYoA2qRQhlQ5UQZ0EOKZc1KgDJwC8iA3Q5s35mcKGyxAI0aOFDz0fwfFpTxJmHPAHsGVB+clAE1UpQByoBapFAGVDlRBvSQYlmzEqAMFHAZuHnTglVrNfzxpwUiUbhdWyfKlzNeBMQNQxmgDKg+OCkDaqQoA5QBtUihDKhyogzoIcWyZiVAGSjAMiAShVestuDqVYuhicIcJsRhQq4+ICkDagQpA5QBtUihDKhyogzoIcWyZiVAGSigMnDk+6TUROFydzvQtpXTsERhygBlwNUHJGVAjSBlgDKgFimUAVVOlAE9pFjWrAQoAwVQBg5/ZcXGjxxyReFHqjnQpJEDWvK6YgVq4zAhDhNSDUjKgBopygBlQC1SKAOqnCgDekixrFkJUAYKkAyIROGtH3nh+PeQicJNnnOgerWCkR+Q1Q1CGaAMqD44KQNqpCgDlAG1SKEMqHKiDOghxbJmJUAZKCAykDZR2N8PaNPKUWAShbO7OSgDlAHVBydlQI0UZYAyoBYplAFVTpQBPaRY1qwEKAMFQAbOnbdgzXpNJgoXC3Wib3cvaLb4Ah+TlAHKgGqQUgbUSFEGKANqkUIZUOVEGdBDimXNSoAyYLAMnDyl4cMNGhKTAJEo3KWzBYUCrYiKSSjwMUkZoAyoBillQI0UZYAyoBYplAFVTpQBPaRY1qwEKAMGysD+z63Yu88iYy8lUTjAzwpfG2VA5YYsEuSNm3FJiEs0Jq8iJIAyoNJOogxlQI0UZYAyoBYplAFVTpQBPaRY1qwEKAMGyEBiIrD5Iw0nftCgWYHGDf9NFPbzoQyo3oyUATVSIhm9ZGE/nLsSq1bBA6UoA2pQKQOUAbVIoQyocqIM6CHFsmYlQBnIZxm4ft2Clas1nLtggZ+fEx3bO3BHWWdq/FEG1G9FyoAaK8oAEBrsg2uxiUgwqBdJraUAygBlQDVWfL2t8Pex4sp1Y4aUelktKBLkg4tX41RP2bByhYO8ERdvR2yC3bBzyHjg0kX9Csy58ERIgDKQjzIgEoVXrNYQE2NBaFEHOndyonDIvyIgwpEyoH5TUgbUWFEGKANqkQJomgXFQ3xwPsq4F7xSRfxw/kos0j8ZVa8g/8oF+npJXtduJubfQdMciTKgjp0yoM6KJc1JgDKQTzKQNlG4YgUHWjZ3wtcn888dZUD9RqQMqLGiDFAG1CKFMqDKSZSjDLBnQE+8sGfAFVqs62kClAEPy4BYRfjAoX8ThWs9bsez9Z1yUbGsNsqAeshTBtRYUQYoA2qRQhlQ5UQZADhMSE+0ZC7LYUKu8WNt9xKgDHhQBkSi8AcbNfx0KjlRuOXzDlSulPPMN5QB9QCnDKixogxQBtQihTKgyokyQBnQEytZlaUMuEqQ9d1JwFQyEBV9HSMmLIa3zYbrN25i4oieCC0Sgr8j3T/LSm6Jwtk1ImVAPbwpA2qsKAOUAbVIoQyocqIMUAb0xAplwFVarO9pAqaSgcPHfoTd7kCt6g9i5Ybd8Pa2oW3Tum6XgbN/WrB2fXKicKkSTrRr58iUKEwZcD20KQNqDCkDlAG1SKEMqHKiDFAG9MQKZcBVWqzvaQKmkoEUmEIIXh89FwN7tMFdYSUzyUDxQj555v71USeWrXXAbgcqPwi80skKb2/13VksFplP4HAU9Lk0AKtVg90uztOYc7VqFghMTpGYYcAmZhIRl+4w6Ph6LtnLqiHJbszibOI8jT6+VdNkOxkVK6ptJe5/zWKB3WFUW1nkWHAzx4pqW4l2EptR939yrAB2w34rLBDPYONiVbWlkiVXPKaNvP8vXo1Pd8IcJqTefizpeQKmk4Gr0TEYO3MF2jStixoP3ycJZxwmJF5c9G7iQbNzN3DwUHLdJ2s50PAZZJsonN3+fb01+HhZEW3QdHV6rjs02BtRMQkw6h1TrAAcF5+E+CRjZCDIz0v+EN+MLzhzV2fVfuKdRcyzfyk6/Y+RnrZ2tWxoiA+uXIuX8mbEVjjQhpi4JCQaFCuq12zzsiDQzwtR142ZrlLTgCKB3rh8zZi56wWnYiE+uBwdb9AnBtWWgpzjX7xkxsQmqVdyY0kfmwYxvWj0DWNixcsKhAR4I9LAWFHFKX4r4hPshq1WL84zo2BTBlRbj+Xyg4CpZCDmRiyGjl2AN/p3RFjp4ql8Xc0ZSJsobPMCmjXNPVE4u8ZlzoB62HOYkBorDhPiMCG1SOEwIVVOohynFuXUonriJWNZyoAr9FjX3QRMJQPzl2/Brk+/QVjpYpJjvSeqokWjJ13KGYiKtmDt2uQVhQMDnejcwYFSJfP++ZMyoB7ilAE1VpQByoBapFAGVDlRBpgzoCdWsipLGXCVIOu7k4CpZCA7cHntGRCJwqvWaIiNTU4U7tTBgaCgvIuAOD/KgHp4UwbUWFEGKANqkUIZUOVEGaAM6IkVyoCrtFjf0wQoA3lcZ+D7Exo2btXgsAOVHnSgeVMHbDbXm4syoM6QMqDGijJAGVCLFMqAKifKAGVAT6xQBlylxfqeJkAZ0CkDYpKP3fssOPSFVbZN/XpO1HnCfQmklAH1kKcMqLGiDFAG1CKFMqDKiTJAGdATK5QBV2mxvqcJUAZ0yEBcvFg/wIJff9MgEoVbt3LgvgrunQKQMqAe8pQBNVaUAcqAWqRQBlQ5UQYoA3pihTLgKi3W9zQByoCiDIhE4RUrLbgcqbklUTi7hqUMqIc8ZUCNFWWAMqAWKZQBVU6UAcqAnlihDLhKi/U9TYAyoCADaROFw8o60a6N64nClAHXQ5syoMaQMkAZUIsUyoAqJ8oAZUBPrFAGXKXF+p4mQBnIRQa+Oaph+85/E4VbNnPAmpwu4JGNPQPqWCkDaqwoA5QBtUihDKhyogxQBvTECmXAVVqs72kClIFsZEAkCm/boeHI0eQVhd2dKMyeAddDmzKgxpAyQBlQixTKgConygBlQE+sUAZcpcX6niZAGchCBtImCvt4O9GyhdPticKUAddDmzKgxpAyQBlQixTKgConygBlQE+sUAZcpcX6niZAGchCBmbO1RAZqaFQiBOd2jtQvLhrC4npaUQOE1KnRRlQY0UZoAyoRQplQJUTZYAyoCdWKAOu0mJ9TxOgDGQhA2+He6FsWSc6tXPA3z//REA0NmVAPeQpA2qsKAOUAbVIoQyocqIMUAb0xAplwFVarO9pApSBLGTg97MW3HlH/kpASkNTBtRDnjKgxooyQBlQixTKgConygBlQE+sUAZcpcX6niZAGVCYWtTTjZB2/5QBddqUATVWlAHKgFqkUAZUOVEGKAN6YoUy4Cot1vc0AcoAZSDPMVaisC8uR8fD7jCmF4UyoNZ0lAHKgFqkUAZUOVEGKAN6YoUy4Cot1vc0AcoAZSDPMUYZsCHJ7sSNuKQ8M8yPipQByoBqnGmaBcVDfHA+Kk61itvLlSrih/NXYmHMJwb1ywn09YLgde1monolN5b09bbC38eKK9cT3LhX9V15WS0oEuSDi1eNixXVsy0c5I24eDtiE+yqVTxernRRP48fgwcgAVUClAHKgGqsZCpHGaAMqAZPySJ+uBgVC4M6kRAa7INrsYlISHSonrIh5by9NAQH2GSPmxEbZUCdOmWAMqAeLZlLUgZcoce67iZAGaAM5DmmKAOUAdXgoQyokaIMAOwZUIsV9gyocRKl2DOgzoolzUmAMkAZyHPkUwYoA6rBQxlQI0UZoAyoRQpAGVAlRRlQJ8WSZiVAGaAM5Dn2KQOUAdXgoQyokaIMUAbUIoUyoMqJPQN6SLGsWQncdjJw5ep1DB+3EOcvRWHr0nGp7Xr2r4t4851FOPnL7yhTMhThQ7vioQfukX//OzK2wLQ/pxZVbwrOJqTGignETCBWixTOJqTKSZRjzgBzBvTES8ayzBlwhR7rupvAbSUDN27GoX3vcNR57CHsP/xdOhno3H8calWvhG4dGmP/l99i/KyV2LVmCmxeVspAHqOKPQPsGVANHfYMqJFizwB7BtQihT0DqpzYM6CHFMualcBtJQM3Y+Nw+Uq0/G/01GWpMhAZdQ0NOwzBl9vmwctqlW3duvsoDOvbHtUfqkgZyGP0UwYoA6qhQxlQI0UZoAyoRQplQJUTZUAPKZY1K4HbSgZSGvHYiZ/TycCxE78gfNoybH5/bGo7Dw6fjxpV70ObJnUzyYCXVTMsHny9Nfh4WRFt0NzVei48NNgbUTEJsBs0W2NIgA1x8UmITzJmRvIgPy8kOZyIjS84c1dn1X5imJCYWvOSQdNVinMKDfHBlWvxhk0tWjjQhpi4JCQaFCuq95XNakGgvxeirhszd72mAUUCvXH5mjFz1wtOxUJ85NSqxtzVqi0FOce/mIo1JtaYdUZ8bJpMIo6+YUyseFmBkABvRBoYK6qtJX4r4hPsiDNwauGkDD+UHCak2noslx8ETCEDXxz5ATMXbcC6haNSmY6YsBj3lg/DS20aZJKB4oV88oN9lsewWCwQL28OoyZk13HlVqsGu138ZBvzs23VLPLl0uk05vjiRUBcusOg4+toKgjBzfhjpKe+q2WNPr5V02Q7GRUrqvzE/a9ZLLA7DDJsWCAWkzJzrKi2lWgnsRl1/yfHCgxbAR6wQDyDjYtV1ZZKzoURj2kj7/+LV9OvHUIZUG8/lvQ8AVPIwPEffsHIiUuwfcWEVKID3pqFJ2tUzrJnwPPYsz8CE4jV6TOBWI0VE4iZQKwWKUwgVuUkyjGBmAnEeuIlY1nKgCv0WNfdBEwhA1HR1/F020E4tHUOfH28JcPGnYcjYmhXVK10L3MG8hhVzBlgzoBq6DBnQI0UcwaYM6AWKcwZUOUkynHRMT20WNaMBEwhA6Jhuw2ahGqVK6B7xybY9dnXmLl4A3asmigTijm1aN5CnzJAGVCNHMqAGinKAGVALVIoA6qcKAN6SLGsWQncVjKw5+BRiMRgMTgwMckOm80Ld4eVxKb3xuLchUgMG7cQ/z11BmGli2Pc8FfwQIW7ZLtTBvIW/pQByoBq5FAG1EhRBigDapFCGVDlRBnQQ4plzUrgtpKBvDZiQZKBvF4D65EACZAACZAACdwaBJgzcGu0k1nOkjJQwHoGzBJ4vE4SIAESIAESMCsByoBZW75gXjdlgDJQMCOTZ0UCJEACJEACtykBysBt2rC36GVRBigDt2jo8rRJgARIgARI4NYkQBm4Ndvtdj1rysDt2rK8LhIgARIgARIgARIgARLIhQBlgCFCAiRAAiRAAiRAAiRAAiYlQBkwacPzskmABEiABEiABEiABEiAMsAYIAESIAESIAESIAESIAGTEjCNDJz96yLefGcRTv7yO8qUDEX40K546IF7MjV7TuWS7HbMWPQh3l+7A59vmY3CIUFuDZvvfzyNmUs2wN/XBwEBfhg/vDs0zeLWY7hjZ/EJiXjmhUGocn95ubsGTz2KJk8/5o5dZ9pHXHwCRk1+H59+cRx+vj7o17UF2jSpm+WxRNsOHDUXTzxaCSNf6+yR80nZ6Yfb9mPXZ9/ACSdq16iMF9s08Ojx8rrzg199j8nz1+HOMsXlLvp1bYkK5cPyurs81du250uMmboUY4e9ggZ1q+dpH3mt5HQ6ETFjBS5eikLMzVj0eak5Hn24Yl5359F6Uxesx/cnTyM40F8eZ2bEAI/f/1euXsfwcQtx/lIUti4dl3p9eu47d0GJir6OERMWw9tmw/UbNzFxRE+EFglx1+7dup+OfceiSKHk53/5u8rgte6t3br/lJ1ld+8sWrUNy9bvgvhNeq5+TYwY0AlWq4b8ajf+VgHZ3Ts5vUOI5/H4WStxKfIqqjxwT7oYz65NPRJY3CkJZCBgGhno3H8calWvhG4dGmP/l9/KG3LXmimweVnTIcmpXP8RM1HxnjuwYMVWHNg0y+0ysHrTXjxV62GUKl4EA96ahdd7tMVdYSULXNCKB9k7s1dj2ug+Hj+3WUs24OQvZzF1VG9cuBSFl159B0umDcV/7i6b7tjHf/gFY2eswD13l0FQgL/HZUBI4YBureQ5tOz2Fja/P9bjLPJygO17D+N6zE20a1YvL9VdrrN0/U4c/e6U/PHr0u65fJeBi5evYveBb9Cx5TM4dfoPLF69DZPf6u3ydXliB6OnLEXnNs+i/J2lPbH7TPu8cTMO7XuHo85jD2H/4e/SyYDqfefOEz187EfY7Q7Uqv4gVm7YDW9vG9o2zVr83XncvOyrc//xWDH7zbxUVa6T3b1z+OiPGDlpCZbNfAMhQQHoPXw6nqtfA+2b10d+tZvZf6tyuneye4eIjYtHw/ZDMGVUb1R/6D7MePcDnLsYiWmj+yKnNlUOGBYkARcImEIGIqOuoWGHIfhy2zx4WZNf/lt3H4Vhfduj+kP/fiXMrdxP/zsrZaBSvS4ekYGUdhRfHIZEzMeCiYMyyYoLbe22qqd//xuDx8zDveXCIHoJ+nVpIV/CPbE1ffENjB3+SmovxKS5axAY4Ic+LzdPd7izf12QXxGXf/AJLl+J9rgMpBxcSMimHQcRPqSrJy7f5X2u3bIPew8eQ0hwgOxZGdqnHYL++fLs8s4VdiDuGdET8cqgyWj7/FP5LgNpT1F8eStRrDCef7aWwpnnf5HXR8+Dt7cX4uIScG/5MPR5qZlHT+JmbJy8V8R/o6cuSycDqvedJ05QCMHro+diYI82BfJjiLhmwUd82b0aHYPmjZ7A009WczuK7O6d8OnL5Qej7h2byGOKXlPRS7B0xnB5XirPS3edrFl/q7K7d3J6hxB/2/jxAbw7ebDELz7S1Gn5Kg5vm4cJc9dk26buaivuhwRyImAKGTh24heET1uW7uvt4PD5qFH1vnRDTlTLeVIGxA/AvGWb8Ub/TvLhUBC3m7Hx+PPcJdxbrixEl+jIiYuxfJZnvpJVqd9Nipd4mRXb+q2f4sh3pzDprV5ZolmwfGu+yYD46v718ZOyi158xSyIm/gybrfbUapEUSktf/x9MbVHIz/Pt9vrkwyTAfFyKb6YFi0cXGCHc4m2EJJdvGghKWtiSKOQlprV7vd4Mx078XMmGdB737nrJMXL9diZK9CmaV3UePg+d+3W7fs5cfJX3H/vXXKYTrteY7B63tvw8/V2+3HEDjPeO90GTZI9fc/UfkQe77ez59Bl4ER8tmEG8rPd+FsFZLx3cnqHuBJ1HZFR0XhzQKfUOBEyIH47w6cvy7ZNPRJU3CkJZCBgChn44sgPmLloA9YtHJV6+WJsqvj69lKasd6q5TwlA2LM++LV2+XYak/9sLjjDhAC8PufF/BkjUoQ43z7j5iFlXNGuGPX6faRmGTHQ093w5Gd76by2Lzzc+w5cBRzxr9qqAyInIELl66gb5cWbr9ud+7wq+MnEVo4WI5r3nPwKMRLjPjimt+bkTLw1qT38Gyd6jJeC/ImYvvZOo/A388X42etQu2alWX+i6e3jC80ebnv3HGOMTdiMXTsArzRvyPCSifnuBTELTExCZt3fS4/JImclLY9x8ghO/5+Ph453Yz3jshX6Nm5KWrXrCKP9/f5y2jedSQObZ2r+3mZ1xPmb1UyuYz3Tk7vEFFXr0t5HNzrhVTsz7QbjFkR/eUQ16za9OuPF+S1iViPBHQRMIUMiKEcIycuwfYVE1LhiDH5T9aonK5nQLWcp2Sg68CJMiE10N9PnmfPF5/HgxXu1tWg+VFYdJEOG/cukpLsSEhMlEmZ1Srf65FDiy9dez+YlppIKMYSi+Q1I3sGEhIS8WSLAXg0zRCzKaP6wKcA9g6cPvMXxLCC4KAA2V4RQ7sakpRplAwc/f5nOeSk8n3lZHzeUaYEhvRp55FYdXWnOz/9Gqs27kah4EAUCgnCmMFdPJ5AnNULjfg3vfedq9cu6s9fvgW7Pv0GYaWLyd3Ve6IqWjR60h27dvs+RLL3jz+fkUm7Is9LjNf31Jbx3nll8GS0bFRb5gmITeTC9Bw6NbVnQM/zMq/nzN+qrGUgp3cIIQPnLkRi1KCXU7E/1qQP1i4YhYgZy7Nt07y2EeuRgB4CppAB8fX66baDcGjrHPj6JHflNu48XL4YVa3070usajlPyYCehjNL2WZdRmDEgM6pM8CIWWlKFCuCXi8+nyWC/BwmZJY2cMd1GiUD7jj3230fWQ0T0nvf3e6MjLy+jPfOuJkrpDCm9Ep+vPcrbNi+X06swHbL35bKeO/k9A5x+co1KfuiF0lsYlKFhh2GypyBSfPWZNum+XtFPJpZCZhCBkTjinGW1SpXkElXuz77GjMXb8COVRNlQrGYvq1m1fvlF9OcyqUECWUg/26XhSs+wvEffsa00f1knkKXgROwcvYI3H1HKYghMGI2DZHUnbJRBvKvbfQciTKgh1b+ls1KBnK67/L37Hi0jPeOaK+hEQvkWHMxBXWPwVNkPk6rxrXBdsvfeMnq3snuHSI+PlFOZDJxZE9Ur1IRE+asltMdiyl0c2rT/L0iHs2sBEwjA6J7bti4hfjvqTNyPOq44a/ggQp3yXav3WIAZoT3k70E2ZUTiW11W78my4sxozabl/zfe9ZNNWTYhVkCVrAePXUpdh84IsdSi/HuzRokzwYzaMw8OcWo6CUQD1Yxc47D4ZDjeK1WK9o0qYMRr3p2vQGztENer1PM2vW/M3/JIUpWTYNFs2DiiB5oUPfRvO6S9dxEQOSQiIkU4HRC5AmIZ9rdYSWx6b2x8hmX3X3npsNzN7kQyOneWfbBLixetU22W/OGT8iZ8SwWC9stn6Iqp3snp3cNMX3umKnLcCkyCo8IIXizBwqFBMqzzq5N8+mSeBiTEzCNDJi8nXn5JEACJEACJEACJEACJJCJAGWAQUECJEACJEACJEACJEACJiVAGTBpw/OySYAESIAESIAESIAESIAywBggARIgARIgARIgARIgAZMSoAyYtOF52SRAAiRAAiRAAiRAAiRAGWAMkAAJkAAJkAAJkAAJkIBJCVAGTNrwvGwSIAESIAESIAESIAESoAwwBkiABEiABEiABEiABEjApAQoAyZteF42CZAACZAACZAACZAACVAGGAMkQAIkQAIkQAIkQAIkYFIClAGTNjwvmwRIgARIgARIgARIgAQoA4wBEiABEiABEiABEiABEjApAcqASRuel337E3hn9ipcuBSFGeH9Ml3stIXr8ctvf2H+hIH5DmLvwWN4a/ISfLF1br4f2xMHdPf1HDvxCwaHz8PGxREoFBLoiVP26D73HDyKZet3YsXsER49TtqdJybZ0b53ODq2fBotGj2Zb8flgUiABEjgdiBAGbgdWpHXYBoCL782Ad98+xN2rp6EsNLFc7zus39dQEJCEu65u4wst2bzXrRuXAc2mxfyWwbSHjsq+jp+O3seVSv9R3e7PdKwB8KHdMNz9WvkWvf0mb9w/lIUalV/MNeyrhTIeD0HDn+HO8qUwF1hJXXvNjYuAU1fegNvvfYi6jxWBWOmLsX6jz7Lcj8rZr+JqpXuRePOw2W7dmnXKNvj7Tt0HMs/2IUffz6DpCQ7ypYqhufq10TXdo3g7W2T9T7e+xWGRMxPt48SxQqjTs0qeK1HG4QEBShdz/hZKxEU6I/2zeujTstXU+tYrRpCi4Sgdo0qGNz7BQQG+OW6Pz0sfz17Dh36RGDD4nCUKRma675ZgARIgARIIJkAZYCRQALC65wmAAAPrUlEQVS3CIGzf11E8y4jUOvRSrjnrjJ49ZVWWZ650+mE0wlomiX17+Ils2bj3vhy21z4+/nmqwxkPLYruPXIwMzFG5CQkIghfdq5ckjddTv1G4dXOjRG3ccf0l13xYef4KPdX2D9wtGyrpCBM3+ex5jBXTLtq0SxIvDxtuUqA0vX7cSUBevQocXTqFfrYflC/t+fz2Du+5tQrGghLJ35BmxeVikDb01agu0rJ8hjOewO/PbHeYgepnJ3lsKsiAFK1/P8yyMw4tVOKH9naSkDovfp3vJhsNsd+PX3vzFqyvuo+/jDeHvgi7nuTy/LYWMXwt/PB6MGvZzrvlmABEiABEiAMsAYIIFbisD0dz/A739ewPMNaiFi+jLsWTcN4mur2MSX38nz1qB1k7qY8/4mrJn3FjbtOCiHCU0a2RM1m/RBfEIi/Hy9MbRvB/z590X5olexfBhWbdwj99GmaV0M7NFG/u+2PUfjuXo18cWRH3Dq9B9yuMrUt/tg+Ye78NWxk7A7HIgY0hWPPfKALP/3+csIn74cR777CYEB/qhdszKG9mkPb5tXpmMXLRScbpjQ/i+/w5T5a/HHuUvyBXJo3/ao8fB9WbZNWhmYPH8toq/dQEhwAMQ+rsfcRNNnH8fgXi9gznubsHDlVmgWDcVCC2HPuqny+ifOXYOdn34Fp8OJByuWky+t4gv+zdh4VG/UE7PHvYpFq7bh0uUohAQHYsKIHvjP3WUhhqGIL957DhzBjZtxKHdnaSkZ4jzTDhPqMnACvj7+k/zaLmTgsy++xdzxr+LxR/7tnRBlHqxQDoN6tc10jU1efAMvtW2ANk3qpsqA6N3IaThXTj0D5y5eQYP2g/F6z7Z4uW3DdMc7dyFSisRr3VvjxTYNpAy8PXkJjux8N105Mexn0Oh5OLLrXSkNqzftxdJ1O3Ax8iqKFy2El9o2lMNzxBYZdQ1PvzAIh7fNk+0hZGDdwlF4sMLdqfscP2sVfv71DyydMRzteo1BzWoPyHNI2eYt24IDX34LPz+fVJbP1nkEE0f0zDbOUnoZjn7/M14ZPFkeX4gSNxIgARIggdwJsGcgd0YsQQKGE0iy21G/zet4e+BL8kW7TqtXMeHNHqhds4o8t4NffY8hEQvQsO6j6Pni8wgtHCy/BqfkDPz0v7No9crb+GbHgtSegY0fH0S39s/hhWb15Et87+HT5RCLivfcgXa9wxFzIxbvTx+GIoWCIYYnnf79L0wf00++AIuX7U+/OC7Li0281FV54B68+kprxCckYPi4d1G0cDDGv9EdGY+d9uX54uWraNBhCMIHd5Evzx/t/hLT312PT9ZOQeGQoEzc08qAGOq0ZvM+jB3WFQ3qPiqlRVzjh4vGyGvoP2KmHK6T0jMgeHz/42lMebuPFIgFy7dix76vsG3FO/KrddVnu0u5mTGmnxzCMnDUHDmkRgiCGOa0bsunWDx1iBSjLTsPYdaSDdj7wTTs/+K7dHJTo3Fv+eIqruf10fPg7e0l20psYkhR7RYDsGFxBO4tVzbd9QkWT7V+DTtWTZTnLTbRM+CKDKzauBuih+TQ1rnyRT7jJvZ/8n9nsXb+29nKgBiq02/ETBzZsRCid6pNz9FYPXck7i0XJocd9RgyBctmvSmvR/Bcu2Ufls18A5evRGeSgT/PXZLl2zWrJwVElF28ejt2r50CiyW5J6tF15Fo3aQOOrZ8BmlZ5hZn4u9C2h5r0htzxr2GmtXuN/y+5QmQAAmQwK1AgDJwK7QSz9H0BOQL9KQl2L9xphzzHzF9uXzZmhnR/x8ZOIFew6bKl6rS/4yXTptAnJUM7P38GLavSB4SIjbxIiq+5jeqV0PKQLXK92JI7+QhNuLF+8Dh77H5/bHy/3955L8Y8NYsfLNjIU789Bs69xsr/7c4N7GJl+5O/cfh2CeL8L/f/konImllYMmaj7Hrs69Th8WIuls/OSS/pIvhLBm3jDKw//B32PL+uNRiQpjEeHRxDWllQAydevS5Xpg7fiAefbiiLC8EoEbjXpj3zuuo8kB5KQNCdsRXaLFt/PgA3lu7A9uWvyN7Cz7ZfwRinL6vj3dqfdEzkzGBOO0LrJC010fPxYFNs2WvzIfb9kO8oG96L5lj2u3w0R/Ra/g0fLt7ceo/uyoDE+ashvha/sG7ycOOMm7iXMSX+ENb5mQpA+cvXcGQcCGQPlg4aRC++/G0FMPty99JjTPBMaWHSpyvGHrU5+XmqTIg6mqaBrvdDjFkrFmDWggf2hVeViuuxdyUcrR4yhA8UqUCRJ6L6B35bMNMFCkUlE4GcoszsT+xCSEUScSdWj2T5TXzH0mABEiABNIToAwwIkjgFiDQa9g0+fKVMs5avJS92H889n04XX6BP/jVCfR7cwa+27sk9WpykwExVGPBxEGp5Rt2GIqenZvKFykhA+KF+qU2DeTfxfjyb/97GoumDJb//9iJn/HSq+/gxL73sX3vYQyNWJAlRfGFXwwXSdsrkfblefSUpfKFcNroPkqtkFEGfv71TyyY+HqW15BWBi5FXkXdVq9leYyxw0RCck0pA2sXjEKlislDWj765AvMXLJBDjESw1/EF20xHOqxRx6UY+8bPPWo/NqekwyIF+V6bQbK3okmTz+GnkOnombV+7NM9t356dcQL++fbZiRTgZEAnHa/I+UPx7cNFv2UuQ0TEgMpRKSkdKDkxGAyFFYuOIjfL5ldmoCsZAWsTkcTjm06olHKyFiaDcUDy0kBerNCYuw67Nv5Mv7kzUqo9mztVJnPWrUcRgihnaVf0vpGZgz/lXZiyCETPRULVr1kfyCv2jyEHldovckKNBP5kWIXgIhLynDotKKVW5xlpI03G3QJDz0wD3o37WlUkyxEAmQAAmYnQBlwOwRwOsv8ATEC9TTL7wOq9UKr39yBMRJi6+sYny8mEVGyMDAUbPTjffOTQYyTi2aUQaeq1dDDuVIkQEhIO9OziwDYmjI6KlL8dX29DPRpIDNaZiQkIHo6zHyi7zKllEGcrqGtDKQ8mKaMgwq47HES6+QgbTj29PKgCgvXmaP//CLzAPYtudLlC4RiqUzh+c4TEjUE8OTTp/5GxNH9pTDZnatnixfrDNuguOkeWvw6YfpZeD073/jrSySbcvdUVp+kc9JBtZv/RRCCD7fMifLMfTiS75guHLOiNQE4k3vRfxzahZ5nik9IWnP97ez5+QwsR37vsb5i5FYt2CUjM9GHYfK8foiZyKrYUJiH9HXb+Dxpn3lUCIhDWIYkkj8PbB5Njr1HStzEFJmi0orA7nFWcr5dR88BZXvL0cZULmhWIYESIAEOJsQY4AECj6B+cu3YPuew5j3Tvov22LIiUgcFsNYjJSB/546IxOO96yfhlLFi0igIiE3Lj5BDvXISQbEl+Ctn3yBrUv/HeojZr95qtbDuLNs8rj5tFteZUDso3qjXnhrYGc8/2yt1F3+df6ynIYyNxm4GRsnHpdyuIx8ob12A7Wa9ZPDb/4+H5ltzoAoK6Y4bdV9FIb0fgH7Pj+OJdOGZhl0YuhVnzdn4Pgni1L/7uowIfFCLhJ6+77cHN07Nkl3XJGjIF7exbAqMQ1odgnEaSuJL/o3bsSm9gQIQWrdfZRMai8cEojNOz7He9OHySq5ycCSqUPluP6U3pO+XVrIRPIDm2alCkhaGcgtzlLOU5xP84ZPcJhQwX+08QxJgAQKCAH2DBSQhuBpkEBWBMTL1rPth6BD8/qZhpaI8dxPtx0kx7HH3IjLsWdAfMkVY7HFl++7w0ph4YqtmRYdy2vPgDjvF3qOQYnihRExpJsc+pHSKyFefDMeWwxbSVl0TPR6iARi8aLcuP5j+GT/N/JL9s7Vk+XwJ1dkYHD4fCQmJiF8SFcEB/lj6sL12Pf5Mcwd/xrKli6OD7d9hlmLN0iJ8fKy5tgzIMb9i23kay/K+fYPfPUdBr49B/s+nIHjJ35JJwPi63/X9s/J4VbBgf6ynuAjpggd3q9DtotipSQQp11DQlUGnqn9iJwNKu0mEr/FkB+R/Czao8sLjdCgbnX4+frg5C9nMfu9jVLeFk0ZInsYVGRA7EvMPjV77ADcWbakvKYur03AqNdfkmIq1i/o9eLz6WQgZWpR8Y+XIqPx7sqP8OOpM9i6bDwC/H1lWdF78sFHn6H+E1Vl0nnKlpFlTnEm6ohE+8ea9JHToKbMdMUnCwmQAAmQQM4EKAOMEBIowAQOffMD+gyfnpobkPFURdJwaJFCcjadnIYJifHfPYZOkS+ufbs0x9XoGLfKgJglZuyMFXJWIjFcRIyLF0NbRBJwxmPfWaZkupdnMdxk2oL1cmrRcneUklOLivpZbXp6BsTwEzHDkhjmIsb9i+lQxdSiImE5Pj4RFcqHyZfzyveXz7Vn4MrV63I6VzGtqujxuPuOUujXtQWeevzhTDkDYqal99Z+LBc7EzMRiU28QE9dsA4HN89OfQHO6vqEsImFwFo+V1v+WVUGzvxxPtPupo3uK1/+xSYSmZeu34mTP/8uzz+sTHGZw/DyC41SZxlSkQHxFX/m4g/lWghR0TEyWbht07qy1+GZdoMxcUQPuRCa2FJ6BtILShAeevA/cgpb0dYp2y+//YnmXUYipbcg5d8zsswpzkQdMYyr6+uT8OVHc7Mc3lSAb3WeGgmQAAkYRoAyYBh6HpgESMAsBISERF+LSffVO6trX/bBruTpOee/bRY08jpFr4LovRD5FFklS6vCeGP8IpkbMXowFx1TZcZyJEACJEAZYAyQAAmQgIcIiNyJr4+fxODweTLJtvxdZXI8kkgKb9J5uHyZFTP13O6bWCFarF3Q980Z6NahsexlyOsmhqO17xMh15kQw5W4kQAJkAAJqBGgDKhxYikSIAES0E2gc/9xELMBifUbRFKryiam1hRTtYqZj8TUobfzJhZEW7Z+J1o1ro03B3RKXXhM7zWLxOYOfSLQoUX9bHMy9O6T5UmABEjALAQoA2ZpaV4nCZAACZAACZAACZAACWQgQBlgSJAACZAACZAACZAACZCASQlQBkza8LxsEiABEiABEiABEiABEqAMMAZIgARIgARIgARIgARIwKQEKAMmbXheNgmQAAmQAAmQAAmQAAlQBhgDJEACJEACJEACJEACJGBSApQBkzY8L5sESIAESIAESIAESIAEKAOMARIgARIgARIgARIgARIwKQHKgEkbnpdNAiRAAiRAAiRAAiRAApQBxgAJkAAJkAAJkAAJkAAJmJQAZcCkDc/LJgESIAESIAESIAESIAHKAGOABEiABEiABEiABEiABExKgDJg0obnZZMACZAACZAACZAACZAAZYAxQAIkQAIkQAIkQAIkQAImJfB/0iYnV0sJXM4AAAAASUVORK5CYII=" style="vertical-align:middle"/>
<figcaption style="text-align:lower; margin:1em; float:bottom; vertical-align:bottom;">Roofline model created from mat_mult_profiling.exe</figcaption>
</figure>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=302f458b-1bd1-4fb9-8856-b2d94677ded9">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>If you just want <strong>pdf</strong> versions of the roofline models then run this command</p>
<div class="highlight"><pre><span></span>omniperf<span class="w"> </span>profile<span class="w"> </span>-n<span class="w"> </span>mat_mult<span class="w"> </span>--roof-only<span class="w"> </span>--<span class="w"> </span><span class="nv">$RUN_DIR</span>/mat_mult_profiling.exe
</pre></div>
<p>The pdf files will be available in <strong>workloads/mat_mult/mi200</strong>.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=54b2aaf2-ef12-44af-b96a-1e2a35a75082">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h2 id="Performance-measurement-with-NVIDIA-tools">Performance measurement with NVIDIA tools<a class="anchor-link" href="#Performance-measurement-with-NVIDIA-tools"></a></h2><p>HIP applications that use the CUDA backend (when CUDA is available and the environment variable <code>HIP_PLATFORM</code> is set to <code>nvidia</code>) have access to the NVIDIA performance measurement tools such as <a href="https://developer.nvidia.com/nsight-systems">NVIDIA Nsight Systems</a> and <a href="https://developer.nvidia.com/nsight-compute">NVIDIA Nsight Compute</a>. Here we briefly cover how to use these tools.</p>
<h3 id="Tracing-with-Nsight-Systems">Tracing with Nsight Systems<a class="anchor-link" href="#Tracing-with-Nsight-Systems"></a></h3><p>The command line application <strong>nsys</strong> can collect traces on <strong>mat_mult_profiling.exe</strong>. Make sure you have re-compiled <strong>mat_mult_profiling.exe</strong> with the <code>HIP_PLATFORM</code> environment variable set to <code>nvidia</code>.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=e8e3e699-6e16-431b-94f8-39c07100ac87">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[3]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>mkdir<span class="w"> </span>-p<span class="w"> </span>nsys_trace<span class="p">;</span><span class="w"> </span>run<span class="w"> </span>nsys<span class="w"> </span>profile<span class="w"> </span>-f<span class="w"> </span><span class="nb">true</span><span class="w"> </span>-o<span class="w"> </span>nsys_trace/results<span class="w"> </span>mat_mult_profiling.exe
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>Device id: 0
	name:                                    Tesla T4
	global memory size:                      15652 MB
	available registers per block:           65536 
	max threads per SM or CU:                1024 
	maximum shared memory size per block:    49 KB
	maximum shared memory size per SM or CU: 0 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,64)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65535,65535)
Time for event "memcpy": 0.297 ms (5356.34 MB/s)
Time for event "mat_mult kernel": 1.196 ms
Maximum error (infinity norm) is: 2.28882e-05
Generating '/tmp/nsys-report-8ba2.qdstrm'
[1/1] [========================100%] results.nsys-rep
Generated:
    /nethome/tpotter/HIP_Course/course_material/L5_Profiling/nsys_trace/results.nsys-rep
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=451fd761-d14f-407b-afd4-319424719b78">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>Then you can use this command under Linux to view the application trace</p>
<div class="highlight"><pre><span></span>nsys-ui<span class="w"> </span>nsys_trace/results.nsys-rep
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=51171e76-80dc-4c03-a1b8-0fe557832350">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>It's important to note that when using the NVIDIA backend it is important to note that HIP is a <strong>thin layer</strong> over CUDA. NVIDIA performance tools will report usage for the underlying CUDA functions instead of the HIP labelled functions. For example, when using Nsight Systems it will report a call to <strong>cudaDeviceSynchronize</strong> instead of <strong>hipDeviceSynchronize</strong>. One has to make the mental mapping between HIP and CUDA API calls.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=6d5b9bfd-94ac-4158-bb20-300b732adf93">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h3 id="Hardware-collection-with-Nsight-compute">Hardware collection with Nsight compute<a class="anchor-link" href="#Hardware-collection-with-Nsight-compute"></a></h3><p>Nsight compute has the ability to collect hardware performance counters, however this ability needs either administrator access or access granted to performance counters at the OS level. If this access is possible then the following command will collect hardware performance counters on <strong>mat_mult_profiling.exe</strong>.</p>
</div>
</div>
</div>
</div><div class="jp-Cell jp-CodeCell jp-Notebook-cell" id="cell-id=220a1c36-8bb4-44ff-b508-1437fb28234f">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea">
<div class="jp-InputPrompt jp-InputArea-prompt">In[4]:</div>
<div class="jp-CodeMirrorEditor jp-Editor jp-InputArea-editor" data-type="inline">
<div class="cm-editor cm-s-jupyter">
<div class="highlight hl-ipython3"><pre><span></span><span class="o">!</span>mkdir<span class="w"> </span>-p<span class="w"> </span>ncu_counters<span class="p">;</span><span class="w"> </span>run<span class="w"> </span>ncu<span class="w"> </span>-f<span class="w"> </span>-o<span class="w"> </span>ncu_counters/results<span class="w"> </span>mat_mult_profiling.exe
</pre></div>
</div>
</div>
</div>
</div>
<div class="jp-Cell-outputWrapper">
<div class="jp-Collapser jp-OutputCollapser jp-Cell-outputCollapser">
</div>
<div class="jp-OutputArea jp-Cell-outputArea">
<div class="jp-OutputArea-child">
<div class="jp-OutputPrompt jp-OutputArea-prompt"></div>
<div class="jp-RenderedText jp-OutputArea-output" data-mime-type="text/plain" tabindex="0">
<pre>==PROF== Connected to process 2088 (/nethome/tpotter/HIP_Course/course_material/install/bin/mat_mult_profiling.exe)
Device id: 0
	name:                                    Tesla T4
	global memory size:                      15652 MB
	available registers per block:           65536 
	max threads per SM or CU:                1024 
	maximum shared memory size per block:    49 KB
	maximum shared memory size per SM or CU: 0 KB
	maximum pitch size for memory copies:    2147 MB
	max block size:                          (1024,1024,64)
	max threads in a block:                  1024
	max Grid size:                           (2147483647,65535,65535)
Time for event "memcpy": 0.296 ms (5369.66 MB/s)
==PROF== Profiling "mat_mult" - 0: 0%....50%....100% - 8 passes
Time for event "mat_mult kernel": 1166.193 ms
Maximum error (infinity norm) is: 2.28882e-05
==PROF== Disconnected from process 2088
==PROF== Report: /nethome/tpotter/HIP_Course/course_material/L5_Profiling/ncu_counters/results.ncu-rep
</pre>
</div>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=79cd0f55-b0c0-48d1-98bd-b7be9ef65991">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<p>Then you can run the command:</p>
<div class="highlight"><pre><span></span>ncu-ui
</pre></div>
<p>On a local machine to view the hardware performance counter information.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=1ded4596-2705-4315-800b-624f8e062d9c">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<h2 id="Summary">Summary<a class="anchor-link" href="#Summary"></a></h2><p>This chapter covers how to measure performance in HIP applications. HIP events are tools within the HIP framework to measure the execution time of kernels or memory copies. External tools such as <code>rocprof</code> can trace applications to collect information on <strong>when</strong> and for <strong>how long</strong> compute resources are used, as well as collecting low level information from hardware performance counters. Higher level tools like <strong>Omnitrace</strong> and <strong>Omniperf</strong> collect additional information and make the information obtained through rocprof more accessible through GUI-based reporting tools. Since HIP is a cross-platform environment, we conclude the chapter by walking through some performance monitoring tools that NVIDIA backends can make use of.</p>
</div>
</div>
</div>
</div>
<div class="jp-Cell jp-MarkdownCell jp-Notebook-cell" id="cell-id=8c38c04c-7c8d-4646-a382-0b02fb91a42e">
<div class="jp-Cell-inputWrapper" tabindex="0">
<div class="jp-Collapser jp-InputCollapser jp-Cell-inputCollapser">
</div>
<div class="jp-InputArea jp-Cell-inputArea"><div class="jp-InputPrompt jp-InputArea-prompt">
</div><div class="jp-RenderedHTMLCommon jp-RenderedMarkdown jp-MarkdownOutput" data-mime-type="text/markdown">
<address>
Written by Dr. Toby Potter of <a href="https://www.pelagos-consulting.com">Pelagos Consulting and Education</a> for the <a href="https://pawsey.org.au">Pawsey Supercomputing Centre</a>.<br/>
</address>
</div>
</div>
</div>
</div>
</main>
</body>
</html>
