'Test of QPU assembler'

from nose.tools import raises, assert_raises
from struct import pack
from copy import deepcopy

import videocore.encoding as enc
from videocore.assembler import REGISTERS, AssembleError, assemble, qpu



#=================================== Register =================================

def test_register_names():
    for name in REGISTERS:
        reg = REGISTERS[name]
        assert(reg.name == name)
        assert(str(reg) == name)

def test_pack_unpack():
    REGISTERS['ra0'].pack('16a')  # no throw
    assert_raises(AssembleError, REGISTERS['rb0'].pack, '16a')
    REGISTERS['ra0'].unpack('16a')  # no throw
    REGISTERS['r4'].unpack('16a')   # no throw
    assert_raises(AssembleError, REGISTERS['rb0'].unpack, '16a')

#============================ Instruction encoding ============================

SAMPLE_ALU_INSN = enc.AluInsn(
    sig=0, unpack=1, pm=1, pack=2, cond_add=3, cond_mul=4, sf=1, ws=1,
    waddr_add=53, waddr_mul=12, op_mul=4, op_add=2, raddr_a=33, raddr_b=53,
    add_a=4, add_b=7, mul_a=6, mul_b=2
    )

SAMPLE_BRANCH_INSN = enc.BranchInsn(
    sig=0xf, cond_br=13, rel=1, reg=0, raddr_a=27, ws=1, waddr_add=53,
    waddr_mul=12, immediate=0x12345678
    )

SAMPLE_LOAD_INSN = enc.LoadInsn(
    sig=0xe, unpack=1, pm=1, pack=2, cond_add=3, cond_mul=4, sf=1, ws=1,
    waddr_add=53, waddr_mul=12, immediate=0x12345678
    )

SAMPLE_SEMA_INSN = enc.SemaInsn(
    sig=0xe, unpack=4, pm=1, pack=2, cond_add=3, cond_mul=4, sf=1, ws=1,
    waddr_add=53, waddr_mul=12, sa=1, semaphore=13
    )

def test_equality():
    assert SAMPLE_ALU_INSN == SAMPLE_ALU_INSN
    assert SAMPLE_ALU_INSN != SAMPLE_BRANCH_INSN

def test_bytes_conversion():
    for sample_insn in [SAMPLE_ALU_INSN, SAMPLE_BRANCH_INSN,
                        SAMPLE_LOAD_INSN, SAMPLE_SEMA_INSN]:
        insn = enc.Insn.from_bytes(sample_insn.to_bytes())
        assert insn == sample_insn

def test_insn_repr():
    assert repr(SAMPLE_ALU_INSN) == (
            'AluInsn(sig=0x0, unpack=0x1, pm=0x1, pack=0x2, '
            'cond_add=0x3, cond_mul=0x4, sf=0x1, ws=0x1, waddr_add=0x35, '
            'waddr_mul=0xc, op_mul=0x4, op_add=0x2, raddr_a=0x21, '
            'raddr_b=0x35, add_a=0x4, add_b=0x7, mul_a=0x6, mul_b=0x2)'
            )

def test_ignore_dontcare():
    assert repr(SAMPLE_BRANCH_INSN) == (
            'BranchInsn(sig=0xf, cond_br=0xd, rel=0x1, reg=0x0, '
            'raddr_a=0x1b, ws=0x1, waddr_add=0x35, waddr_mul=0xc, '
            'immediate=0x12345678)'
            )
    insn1 = deepcopy(SAMPLE_BRANCH_INSN)
    insn2 = deepcopy(SAMPLE_BRANCH_INSN)
    insn1.dontcare = 0x1
    insn2.dontcare = 0x2
    assert insn1 == insn2


#================================== Assemble ==================================

@qpu
def dest_reg_conflict(asm):
    iadd(ra0, r0, r1).fmul(ra1, r2, r3)

@qpu
def too_many_regA(asm):
    iadd(r0, ra0, ra1)

@qpu
def too_many_regB(asm):
    iadd(r0, rb0, rb1)

@qpu
def too_many_imm(asm):
    iadd(r0, 1, 2)

@qpu
def regB_imm_conflict(asm):
    iadd(r0, rb0, 1)

@qpu
def not_read_operand(asm):
    iadd(r0, r0, vpm_ld_addr)

@qpu
def too_many_regfile_operands(asm):
    iadd(r0, uniform, varying_read).fmul(r1, element_number, qpu_number)

def test_operand_conflict():
    assert_raises(AssembleError, assemble, dest_reg_conflict)
    assert_raises(AssembleError, assemble, too_many_regA)
    assert_raises(AssembleError, assemble, too_many_regB)
    assert_raises(AssembleError, assemble, too_many_imm)
    assert_raises(AssembleError, assemble, regB_imm_conflict)
    assert_raises(AssembleError, assemble, not_read_operand)
    assert_raises(AssembleError, assemble, too_many_regfile_operands)

@qpu
def signal_imm_conflict_1(asm):
    iadd(r0, r0, 1, sig='thread switch')

@qpu
def signal_imm_conflict_2(asm):
    fmul(r0, r0, 2.0, sig='thread switch')

@qpu
def signal_imm_conflict_3(asm):
    fmul(r0, r0, 2.0, rotate=1)

@qpu
def signal_signal_conflict(asm):
    iadd(r0, r0, r0, sig='thread switch').fmul(r0, r0, r0, sig='breakpoint')

def test_signal_conflict():
    assert_raises(AssembleError, assemble, signal_imm_conflict_1)
    assert_raises(AssembleError, assemble, signal_imm_conflict_2)
    assert_raises(AssembleError, assemble, signal_imm_conflict_3)
    assert_raises(AssembleError, assemble, signal_signal_conflict)

@qpu
def pack_conflict_1(asm):
    iadd(ra0.pack('16a'), r0, r1).fmul(ra1.pack('16a'), r2, r3)

@qpu
def pack_conflict_2(asm):
    iadd(ra0.pack('16a'), r0, r1).fmul(rb0, r2, r3, pack='rep 8')

@qpu
def unpack_conflict(asm):
    iadd(r0, ra0.unpack('16a'), r4.unpack('16a'))

@qpu
def pack_unpack_conflict_1(asm):
    iadd(ra0.pack('16a'), r4.unpack('16a'), r0)

@qpu
def pack_unpack_conflict_2(asm):
    fmul(r0, ra0.unpack('16a'), r0, pack='8a')

@qpu
def pack_unpack_not_conflict_1(asm):
    iadd(ra0.pack('16a'), ra1.unpack('16b'), r0)

@qpu
def pack_unpack_not_conflict_2(asm):
    fmul(r0, r4.unpack('16a'), r0, pack='rep 8')

def test_pack_unpack_conflict():
    assert_raises(AssembleError, assemble, pack_conflict_1)
    assert_raises(AssembleError, assemble, pack_conflict_2)
    assert_raises(AssembleError, assemble, unpack_conflict)
    assert_raises(AssembleError, assemble, pack_unpack_conflict_1)
    assert_raises(AssembleError, assemble, pack_unpack_conflict_2)
    assemble(pack_unpack_not_conflict_1)    # no throw
    assemble(pack_unpack_not_conflict_2)    # no throw

@qpu
def invalid_rotate_insn(asm):
    fmul(r0, ra0, r5, rotate=2)

@raises(AssembleError)
def test_invalid_rotate_insn():
    assemble(invalid_rotate_insn)

@qpu
def invalid_rotate_as_simm(asm):
    iadd(r0, r0, -2).mov(r1, r1, rotate=-3)

@raises(AssembleError)
def test_invalid_rotate_as_simm():
    assemble(invalid_rotate_as_simm)

@qpu
def unsupported_immediate(asm):
    ldi(r0, "Hello")

@qpu
def too_many_immediate(asm):
    ldi(r0, [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1])

@qpu
def invalid_per_elmt_immediate_1(asm):
    ldi(r0, [1, 1, 1, 1, 1, 4, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1])

@qpu
def invalid_per_elmt_immediate_2(asm):
    ldi(r0, [1, -1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1])

@qpu
def invalid_per_elmt_immediate_3(asm):
    ldi(r0, [1, -3, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1])

def test_invalid_immediate():
    assert_raises(AssembleError, assemble, unsupported_immediate)
    assert_raises(AssembleError, assemble, too_many_immediate)
    assert_raises(AssembleError, assemble, invalid_per_elmt_immediate_1)
    assert_raises(AssembleError, assemble, invalid_per_elmt_immediate_2)
    assert_raises(AssembleError, assemble, invalid_per_elmt_immediate_3)

@qpu
def invalid_branch_target(asm):
    jmp("hello")

@qpu
def invalid_branch_regfile(asm):
    jmp(reg=rb0)

@qpu
def packing_of_link_register(asm):
    jmp(link=ra0.pack('16a'))

@qpu
def duplicated_label(asm):
    L._1
    L._1

@qpu
def undefined_label(asm):
    jmp(L._1)

def test_assemble_branch_insn():
    assert_raises(AssembleError, assemble, invalid_branch_target)
    assert_raises(AssembleError, assemble, invalid_branch_regfile)
    assert_raises(AssembleError, assemble, packing_of_link_register)
    assert_raises(AssembleError, assemble, duplicated_label)
    assert_raises(AssembleError, assemble, undefined_label)

@qpu
def invalid_semaphore_insn(asm):
    sema_up(17)

def test_invalid_sema_insn():
    assert_raises(AssembleError, assemble, invalid_semaphore_insn)

@qpu
def missing_args3(asm):
    mov (r0, r1)
    nop().nop()
    nop().nop(sig='load tmu0')
    itof (r0, r1)
    ftoi (r0, r1)
    bnot (r0, r1)
    clz (r0, r1)

def test_missing_args1():
    for name in enc._ADD_INSN:
        if not enc._ADD_DEFAULT_ARGS.get(name):
            @qpu
            def f(asm):
                name (r0, r0)
            raises(TypeError, assemble, f)

def test_missing_args2():
    for name in enc._MUL_INSN:
        if not enc._MUL_DEFAULT_ARGS.get(name):
            @qpu
            def f(asm):
                name (r0, r0)
            raises(TypeError, assemble, f)

def test_missing_args3():
    assert (assemble (missing_args3))
