============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 00:42:57 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(55)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(92)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 0110110000001001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=114) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=114) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=114)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=114)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1983/28 useful/useless nets, 1073/4 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1688/4 useful/useless nets, 1476/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1672/16 useful/useless nets, 1464/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 397 better
SYN-1014 : Optimize round 2
SYN-1032 : 1359/60 useful/useless nets, 1151/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.126972s wall, 0.843750s user + 0.062500s system = 0.906250s CPU (80.4%)

RUN-1004 : used memory is 141 MB, reserved memory is 109 MB, peak memory is 142 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1371/119 useful/useless nets, 1178/38 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-2571 : Optimize after map_dsp, round 1, 167 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1824/21 useful/useless nets, 1631/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6705, tnet num: 1824, tinst num: 1630, tnode num: 8522, tedge num: 10021.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1824 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 215 (3.53), #lev = 6 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 214 (3.52), #lev = 6 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 511 instances into 214 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 360 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.192730s wall, 1.781250s user + 0.078125s system = 1.859375s CPU (84.8%)

RUN-1004 : used memory is 145 MB, reserved memory is 111 MB, peak memory is 158 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (247 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1083 instances
RUN-0007 : 389 luts, 513 seqs, 86 mslices, 55 lslices, 19 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1296 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 708 nets have 2 pins
RUN-1001 : 469 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     222     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     283     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1081 instances, 389 luts, 513 seqs, 141 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5507, tnet num: 1294, tinst num: 1081, tnode num: 7488, tedge num: 9160.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.225000s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (62.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 325337
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1081.
PHY-3001 : End clustering;  0.000040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 194811, overlap = 36
PHY-3002 : Step(2): len = 123811, overlap = 36
PHY-3002 : Step(3): len = 88735.5, overlap = 29.25
PHY-3002 : Step(4): len = 65494.7, overlap = 29.25
PHY-3002 : Step(5): len = 52379.4, overlap = 31.5
PHY-3002 : Step(6): len = 45265.2, overlap = 36
PHY-3002 : Step(7): len = 40327.5, overlap = 36
PHY-3002 : Step(8): len = 38811.8, overlap = 36
PHY-3002 : Step(9): len = 33200.7, overlap = 36
PHY-3002 : Step(10): len = 29686.8, overlap = 36
PHY-3002 : Step(11): len = 30264.2, overlap = 36
PHY-3002 : Step(12): len = 27188.3, overlap = 36
PHY-3002 : Step(13): len = 25691.7, overlap = 36
PHY-3002 : Step(14): len = 26386.7, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5708e-06
PHY-3002 : Step(15): len = 24856.6, overlap = 31.5
PHY-3002 : Step(16): len = 24369.5, overlap = 29.25
PHY-3002 : Step(17): len = 24459.4, overlap = 29.25
PHY-3002 : Step(18): len = 23270.7, overlap = 27
PHY-3002 : Step(19): len = 23267.9, overlap = 27
PHY-3002 : Step(20): len = 23338, overlap = 24.75
PHY-3002 : Step(21): len = 22717.3, overlap = 22.5
PHY-3002 : Step(22): len = 22778.5, overlap = 22.5
PHY-3002 : Step(23): len = 22415.9, overlap = 24.75
PHY-3002 : Step(24): len = 22439.3, overlap = 24.75
PHY-3002 : Step(25): len = 22603.2, overlap = 22.5
PHY-3002 : Step(26): len = 22159.6, overlap = 27
PHY-3002 : Step(27): len = 22193.2, overlap = 24.75
PHY-3002 : Step(28): len = 21010.4, overlap = 27
PHY-3002 : Step(29): len = 20869.5, overlap = 27
PHY-3002 : Step(30): len = 20820, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.1416e-06
PHY-3002 : Step(31): len = 21046.4, overlap = 24.75
PHY-3002 : Step(32): len = 21122.6, overlap = 31.5
PHY-3002 : Step(33): len = 21157.4, overlap = 31.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.02832e-05
PHY-3002 : Step(34): len = 21313.4, overlap = 33.75
PHY-3002 : Step(35): len = 21338.4, overlap = 33.75
PHY-3002 : Step(36): len = 21498.7, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022077s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000196731
PHY-3002 : Step(37): len = 24648.2, overlap = 7.21875
PHY-3002 : Step(38): len = 24801.1, overlap = 7.78125
PHY-3002 : Step(39): len = 24595.9, overlap = 4.46875
PHY-3002 : Step(40): len = 24907.2, overlap = 4.28125
PHY-3002 : Step(41): len = 23946.8, overlap = 10.2812
PHY-3002 : Step(42): len = 24519.3, overlap = 9.40625
PHY-3002 : Step(43): len = 24539.3, overlap = 7.28125
PHY-3002 : Step(44): len = 23782.5, overlap = 7.5625
PHY-3002 : Step(45): len = 23214.4, overlap = 6.71875
PHY-3002 : Step(46): len = 23351.7, overlap = 5.125
PHY-3002 : Step(47): len = 23418.5, overlap = 4.6875
PHY-3002 : Step(48): len = 22540.1, overlap = 4.875
PHY-3002 : Step(49): len = 22701.8, overlap = 4.8125
PHY-3002 : Step(50): len = 22706.1, overlap = 3.65625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000393463
PHY-3002 : Step(51): len = 21656.3, overlap = 4.75
PHY-3002 : Step(52): len = 21698.1, overlap = 5.34375
PHY-3002 : Step(53): len = 21831.7, overlap = 4.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.55735e-05
PHY-3002 : Step(54): len = 22709.6, overlap = 34.9062
PHY-3002 : Step(55): len = 22882.8, overlap = 34.6875
PHY-3002 : Step(56): len = 22968.1, overlap = 30.0625
PHY-3002 : Step(57): len = 23146.2, overlap = 28.7812
PHY-3002 : Step(58): len = 23060.4, overlap = 21.4375
PHY-3002 : Step(59): len = 22959.1, overlap = 24.375
PHY-3002 : Step(60): len = 22316, overlap = 24.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.11469e-05
PHY-3002 : Step(61): len = 22501.3, overlap = 22.2188
PHY-3002 : Step(62): len = 22501.3, overlap = 22.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.22938e-05
PHY-3002 : Step(63): len = 22868.5, overlap = 23.5
PHY-3002 : Step(64): len = 22868.5, overlap = 23.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124588
PHY-3002 : Step(65): len = 23446.1, overlap = 22.4688
PHY-3002 : Step(66): len = 23605.9, overlap = 23.4062
PHY-3002 : Step(67): len = 23745.3, overlap = 22.4688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5507, tnet num: 1294, tinst num: 1081, tnode num: 7488, tedge num: 9160.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 63.72 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 28000, over cnt = 146(0%), over = 550, worst = 14
PHY-1001 : End global iterations;  0.102414s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.80, top5 = 17.19, top10 = 9.97, top15 = 6.74.
PHY-1001 : End incremental global routing;  0.169575s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036655s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.229779s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (54.4%)

OPT-1001 : Current memory(MB): used = 198, reserve = 165, peak = 198.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 825/1296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 28000, over cnt = 146(0%), over = 550, worst = 14
PHY-1002 : len = 32720, over cnt = 88(0%), over = 130, worst = 9
PHY-1002 : len = 34040, over cnt = 29(0%), over = 32, worst = 4
PHY-1002 : len = 34472, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 34584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.165421s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (37.8%)

PHY-1001 : Congestion index: top1 = 29.89, top5 = 18.59, top10 = 11.38, top15 = 7.80.
OPT-1001 : End congestion update;  0.223533s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (62.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033453s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.4%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.257151s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (66.8%)

OPT-1001 : Current memory(MB): used = 200, reserve = 166, peak = 200.
OPT-1001 : End physical optimization;  0.698166s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (67.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 389 LUT to BLE ...
SYN-4008 : Packed 389 LUT and 168 SEQ to BLE.
SYN-4003 : Packing 345 remaining SEQ's ...
SYN-4005 : Packed 187 SEQ with LUT/SLICE
SYN-4006 : 61 single LUT's are left
SYN-4006 : 158 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 547/828 primitive instances ...
PHY-3001 : End packing;  0.045510s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (68.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 477 instances
RUN-1001 : 219 mslices, 218 lslices, 19 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1129 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 532 nets have 2 pins
RUN-1001 : 475 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 475 instances, 437 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 24323.6, Over = 34.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4649, tnet num: 1127, tinst num: 475, tnode num: 6063, tedge num: 7999.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.235152s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (93.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.58724e-05
PHY-3002 : Step(68): len = 23450.2, overlap = 33.25
PHY-3002 : Step(69): len = 23547.8, overlap = 33.25
PHY-3002 : Step(70): len = 23568.2, overlap = 33.75
PHY-3002 : Step(71): len = 23551, overlap = 35.25
PHY-3002 : Step(72): len = 23419.7, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.17447e-05
PHY-3002 : Step(73): len = 23679.7, overlap = 37
PHY-3002 : Step(74): len = 23679.7, overlap = 37
PHY-3002 : Step(75): len = 23605.5, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.34894e-05
PHY-3002 : Step(76): len = 24444.3, overlap = 35.75
PHY-3002 : Step(77): len = 24608.2, overlap = 35.75
PHY-3002 : Step(78): len = 25003.4, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.169949s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (27.6%)

PHY-3001 : Trial Legalized: Len = 36224.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000677708
PHY-3002 : Step(79): len = 32274.3, overlap = 5.25
PHY-3002 : Step(80): len = 30019.5, overlap = 9.25
PHY-3002 : Step(81): len = 28143, overlap = 12.25
PHY-3002 : Step(82): len = 27602, overlap = 12.75
PHY-3002 : Step(83): len = 27309, overlap = 13.5
PHY-3002 : Step(84): len = 27035.9, overlap = 13.75
PHY-3002 : Step(85): len = 26912.5, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00117931
PHY-3002 : Step(86): len = 27064.3, overlap = 13
PHY-3002 : Step(87): len = 27139, overlap = 12.75
PHY-3002 : Step(88): len = 27152.5, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00235863
PHY-3002 : Step(89): len = 27118.3, overlap = 12.5
PHY-3002 : Step(90): len = 27118.3, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32206.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006469s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 32346.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4649, tnet num: 1127, tinst num: 475, tnode num: 6063, tedge num: 7999.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/1129.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 38568, over cnt = 140(0%), over = 215, worst = 4
PHY-1002 : len = 39344, over cnt = 65(0%), over = 87, worst = 4
PHY-1002 : len = 40120, over cnt = 17(0%), over = 21, worst = 3
PHY-1002 : len = 40328, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 40376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.218013s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.5%)

PHY-1001 : Congestion index: top1 = 25.99, top5 = 19.21, top10 = 13.31, top15 = 9.42.
PHY-1001 : End incremental global routing;  0.286115s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034014s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (137.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.344586s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.8%)

OPT-1001 : Current memory(MB): used = 201, reserve = 167, peak = 203.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 949/1129.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007899s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.8%)

PHY-1001 : Congestion index: top1 = 25.99, top5 = 19.21, top10 = 13.31, top15 = 9.42.
OPT-1001 : End congestion update;  0.069976s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026173s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.096267s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.4%)

OPT-1001 : Current memory(MB): used = 201, reserve = 168, peak = 203.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024349s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 949/1129.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008182s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (191.0%)

PHY-1001 : Congestion index: top1 = 25.99, top5 = 19.21, top10 = 13.31, top15 = 9.42.
PHY-1001 : End incremental global routing;  0.073366s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034203s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 949/1129.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007541s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.99, top5 = 19.21, top10 = 13.31, top15 = 9.42.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025841s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.894527s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (69.9%)

RUN-1003 : finish command "place" in  6.253108s wall, 2.000000s user + 0.500000s system = 2.500000s CPU (40.0%)

RUN-1004 : used memory is 188 MB, reserved memory is 154 MB, peak memory is 203 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 477 instances
RUN-1001 : 219 mslices, 218 lslices, 19 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1129 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 532 nets have 2 pins
RUN-1001 : 475 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4649, tnet num: 1127, tinst num: 475, tnode num: 6063, tedge num: 7999.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 219 mslices, 218 lslices, 19 pads, 16 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37944, over cnt = 145(0%), over = 218, worst = 4
PHY-1002 : len = 38816, over cnt = 65(0%), over = 86, worst = 4
PHY-1002 : len = 39656, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 39808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.202898s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (46.2%)

PHY-1001 : Congestion index: top1 = 26.08, top5 = 18.99, top10 = 13.19, top15 = 9.28.
PHY-1001 : End global routing;  0.267554s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (52.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 224, reserve = 191, peak = 240.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_8 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 489, reserve = 460, peak = 489.
PHY-1001 : End build detailed router design. 4.440420s wall, 3.609375s user + 0.062500s system = 3.671875s CPU (82.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23048, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.552460s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 520, reserve = 492, peak = 520.
PHY-1001 : End phase 1; 1.564474s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Patch 675 net; 0.717074s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (98.1%)

PHY-1022 : len = 114296, over cnt = 94(0%), over = 94, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 521, reserve = 494, peak = 521.
PHY-1001 : End initial routed; 2.370559s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (92.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/981(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.270725s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.1%)

PHY-1001 : Current memory(MB): used = 522, reserve = 494, peak = 522.
PHY-1001 : End phase 2; 2.641376s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (93.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 114296, over cnt = 94(0%), over = 94, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009220s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (169.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 113760, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.145394s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (64.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 113664, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.070744s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 113656, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.026387s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/981(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.296239s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (94.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 29 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.147932s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (105.6%)

PHY-1001 : Current memory(MB): used = 536, reserve = 508, peak = 536.
PHY-1001 : End phase 3; 0.841866s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (81.7%)

PHY-1003 : Routed, final wirelength = 113656
PHY-1001 : Current memory(MB): used = 537, reserve = 509, peak = 537.
PHY-1001 : End export database. 0.015332s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.9%)

PHY-1001 : End detail routing;  9.777014s wall, 8.546875s user + 0.109375s system = 8.656250s CPU (88.5%)

RUN-1003 : finish command "route" in  10.367213s wall, 8.968750s user + 0.125000s system = 9.093750s CPU (87.7%)

RUN-1004 : used memory is 478 MB, reserved memory is 450 MB, peak memory is 537 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      541   out of  19600    2.76%
#le                       840
  #lut only               299   out of    840   35.60%
  #reg only               158   out of    840   18.81%
  #lut&reg                383   out of    840   45.60%
#dsp                        0   out of     29    0.00%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            185
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        133
#3        adc_clk_dup_3        GCLK               mslice             type/sel3_syn_946.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |840    |541     |141     |541     |16      |0       |
|  adc                               |adc_ctrl       |23     |17      |6       |16      |0       |0       |
|  fifo_list                         |fifo_ctrl      |49     |26      |16      |34      |0       |0       |
|    fifo_list                       |fifo           |44     |21      |16      |29      |0       |0       |
|  rx                                |uart_rx        |55     |49      |6       |36      |0       |0       |
|  tx                                |uart_tx        |56     |38      |8       |37      |0       |0       |
|  type                              |type_choice    |107    |99      |8       |57      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |548    |310     |97      |360     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |548    |310     |97      |360     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |228    |106     |0       |228     |0       |0       |
|        reg_inst                    |register       |226    |104     |0       |226     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |320    |204     |97      |132     |0       |0       |
|        bus_inst                    |bus_top        |110    |63      |40      |39      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |26     |11      |10      |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |28     |16      |10      |11      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |24     |14      |10      |4       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |114    |85      |29      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       513   
    #2          2       286   
    #3          3       174   
    #4          4        15   
    #5        5-10       72   
    #6        11-50      29   
    #7       51-100      5    
    #8       101-500     1    
  Average     2.87            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 475
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1129, pip num: 10106
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 29
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 897 valid insts, and 27947 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001100110110000001001
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.572395s wall, 9.718750s user + 0.156250s system = 9.875000s CPU (383.9%)

RUN-1004 : used memory is 491 MB, reserved memory is 464 MB, peak memory is 679 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_004257.log"
