

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Wed Jun  3 20:20:39 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sobel_edge
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2079003|    3|  2079003|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|        0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  2079000| 5 ~ 1925 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width          |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + loop_wait_for_eol   |    0|        0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    176|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    398|    -|
|Register         |        -|      -|     391|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     391|    574|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_410_p2                             |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_421_p2                             |     +    |      0|  0|  39|          32|           1|
    |AXI_video_strm_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter0          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_598                          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_671                          |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op67_read_state5             |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln71_fu_405_p2                       |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln73_fu_416_p2                       |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_pp1_stage0_01001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1          |    or    |      0|  0|   2|           1|           1|
    |or_ln76_fu_430_p2                         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 176|         152|          87|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_0_data_out       |   9|          2|   24|         48|
    |AXI_video_strm_V_data_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_0_state          |  15|          3|    2|          6|
    |INPUT_STREAM_TDATA_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_axi_data_V_1_i_phi_fu_288_p4  |   9|          2|   24|         48|
    |ap_phi_mux_eol_0_i_phi_fu_311_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_277_p4             |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_336_p4        |  15|          3|   24|         72|
    |axi_data_V_0_i_reg_253                   |   9|          2|   24|         48|
    |axi_data_V_1_i_reg_285                   |   9|          2|   24|         48|
    |axi_data_V_3_i_reg_356                   |   9|          2|   24|         48|
    |axi_last_V_0_i_reg_243                   |   9|          2|    1|          2|
    |axi_last_V_2_i_reg_319                   |  15|          3|    1|          3|
    |axi_last_V_3_i_reg_344                   |   9|          2|    1|          2|
    |eol_0_i_reg_307                          |   9|          2|    1|          2|
    |eol_2_i_reg_368                          |   9|          2|    1|          2|
    |eol_reg_274                              |   9|          2|    1|          2|
    |img_cols_V_blk_n                         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n                     |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n                |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n                |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n                |   9|          2|    1|          2|
    |img_rows_V_blk_n                         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n                     |   9|          2|    1|          2|
    |p_Val2_s_reg_332                         |  15|          3|   24|         72|
    |real_start                               |   9|          2|    1|          2|
    |t_V_5_reg_296                            |   9|          2|   32|         64|
    |t_V_reg_263                              |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 398|         85|  262|        589|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_0_payload_A  |  24|   0|   24|          0|
    |AXI_video_strm_V_data_V_0_payload_B  |  24|   0|   24|          0|
    |AXI_video_strm_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |axi_data_V_0_i_reg_253               |  24|   0|   24|          0|
    |axi_data_V_1_i_reg_285               |  24|   0|   24|          0|
    |axi_data_V_3_i_reg_356               |  24|   0|   24|          0|
    |axi_last_V_0_i_reg_243               |   1|   0|    1|          0|
    |axi_last_V_2_i_reg_319               |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_344               |   1|   0|    1|          0|
    |cols_V_reg_470                       |  32|   0|   32|          0|
    |eol_0_i_reg_307                      |   1|   0|    1|          0|
    |eol_2_i_reg_368                      |   1|   0|    1|          0|
    |eol_reg_274                          |   1|   0|    1|          0|
    |i_V_reg_499                          |  32|   0|   32|          0|
    |icmp_ln73_reg_504                    |   1|   0|    1|          0|
    |p_Val2_s_reg_332                     |  24|   0|   24|          0|
    |rows_V_reg_465                       |  32|   0|   32|          0|
    |sof_1_i_fu_172                       |   1|   0|    1|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |t_V_5_reg_296                        |  32|   0|   32|          0|
    |t_V_reg_263                          |  32|   0|   32|          0|
    |tmp_13_reg_527                       |   8|   0|    8|          0|
    |tmp_72_reg_522                       |   8|   0|    8|          0|
    |tmp_data_V_reg_475                   |  24|   0|   24|          0|
    |tmp_last_V_reg_483                   |   1|   0|    1|          0|
    |tmp_reg_517                          |   8|   0|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 391|   0|  391|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_out                   | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_write                 | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|INPUT_STREAM_TDATA          |  in |   24|    axis    | AXI_video_strm_V_data_V |    pointer   |
|INPUT_STREAM_TVALID         |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY         | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST          |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP          |  in |    3|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB          |  in |    3|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER          |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|INPUT_STREAM_TLAST          |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|INPUT_STREAM_TID            |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_rows_V_dout             |  in |   12|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n          |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read             | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout             |  in |   12|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n          |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read             | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_0_V_din     | out |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_write   | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_din     | out |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_write   | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_din     | out |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_write   | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_rows_V_out_din          | out |   12|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_full_n       |  in |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_write        | out |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_cols_V_out_din          | out |   12|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_full_n       |  in |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_write        | out |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
+----------------------------+-----+-----+------------+-------------------------+--------------+

