Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 28 13:03:54 2024
| Host         : hiccup running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.033        0.000                      0                  839        0.057        0.000                      0                  839        3.750        0.000                       0                   423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        91.033        0.000                      0                  839        0.057        0.000                      0                  839        3.750        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       91.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.033ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 8.532ns (94.443%)  route 0.502ns (5.557%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.678    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  nolabel_line38/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.792    nolabel_line38/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.126 r  nolabel_line38/current_clk_cycles_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.126    nolabel_line38/current_clk_cycles_reg[252]_i_1_n_6
    SLICE_X57Y108        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.612   104.953    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y108        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[253]/C
                         clock pessimism              0.180   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.062   105.160    nolabel_line38/current_clk_cycles_reg[253]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                 91.033    

Slack (MET) :             91.054ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 8.511ns (94.430%)  route 0.502ns (5.570%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.678    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  nolabel_line38/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.792    nolabel_line38/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.105 r  nolabel_line38/current_clk_cycles_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.105    nolabel_line38/current_clk_cycles_reg[252]_i_1_n_4
    SLICE_X57Y108        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.612   104.953    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y108        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[255]/C
                         clock pessimism              0.180   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.062   105.160    nolabel_line38/current_clk_cycles_reg[255]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                 91.054    

Slack (MET) :             91.128ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 8.437ns (94.384%)  route 0.502ns (5.616%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.678    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  nolabel_line38/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.792    nolabel_line38/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.031 r  nolabel_line38/current_clk_cycles_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.031    nolabel_line38/current_clk_cycles_reg[252]_i_1_n_5
    SLICE_X57Y108        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.612   104.953    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y108        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[254]/C
                         clock pessimism              0.180   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.062   105.160    nolabel_line38/current_clk_cycles_reg[254]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                 91.128    

Slack (MET) :             91.144ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 8.421ns (94.374%)  route 0.502ns (5.626%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.678    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  nolabel_line38/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.792    nolabel_line38/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.015 r  nolabel_line38/current_clk_cycles_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.015    nolabel_line38/current_clk_cycles_reg[252]_i_1_n_7
    SLICE_X57Y108        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.612   104.953    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y108        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[252]/C
                         clock pessimism              0.180   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.062   105.160    nolabel_line38/current_clk_cycles_reg[252]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                 91.144    

Slack (MET) :             91.147ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 8.418ns (94.372%)  route 0.502ns (5.628%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.678    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.012 r  nolabel_line38/current_clk_cycles_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.012    nolabel_line38/current_clk_cycles_reg[248]_i_1_n_6
    SLICE_X57Y107        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.612   104.953    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y107        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[249]/C
                         clock pessimism              0.180   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.062   105.160    nolabel_line38/current_clk_cycles_reg[249]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                 91.147    

Slack (MET) :             91.168ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 8.397ns (94.359%)  route 0.502ns (5.641%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.678    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  nolabel_line38/current_clk_cycles_reg[248]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.991    nolabel_line38/current_clk_cycles_reg[248]_i_1_n_4
    SLICE_X57Y107        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.612   104.953    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y107        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[251]/C
                         clock pessimism              0.180   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.062   105.160    nolabel_line38/current_clk_cycles_reg[251]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                 91.168    

Slack (MET) :             91.242ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 8.323ns (94.312%)  route 0.502ns (5.688%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.678    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.917 r  nolabel_line38/current_clk_cycles_reg[248]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.917    nolabel_line38/current_clk_cycles_reg[248]_i_1_n_5
    SLICE_X57Y107        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.612   104.953    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y107        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[250]/C
                         clock pessimism              0.180   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.062   105.160    nolabel_line38/current_clk_cycles_reg[250]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                 91.242    

Slack (MET) :             91.258ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 8.307ns (94.301%)  route 0.502ns (5.699%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.678    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.901 r  nolabel_line38/current_clk_cycles_reg[248]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.901    nolabel_line38/current_clk_cycles_reg[248]_i_1_n_7
    SLICE_X57Y107        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.612   104.953    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y107        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[248]/C
                         clock pessimism              0.180   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.062   105.160    nolabel_line38/current_clk_cycles_reg[248]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                 91.258    

Slack (MET) :             91.262ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[245]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 8.304ns (94.299%)  route 0.502ns (5.701%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.898 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.898    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_6
    SLICE_X57Y106        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.613   104.954    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y106        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[245]/C
                         clock pessimism              0.180   105.134    
                         clock uncertainty           -0.035   105.099    
    SLICE_X57Y106        FDRE (Setup_fdre_C_D)        0.062   105.161    nolabel_line38/current_clk_cycles_reg[245]
  -------------------------------------------------------------------
                         required time                        105.161    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                 91.262    

Slack (MET) :             91.283ns  (required time - arrival time)
  Source:                 nolabel_line38/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 8.283ns (94.286%)  route 0.502ns (5.714%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.571     5.092    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  nolabel_line38/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.492     6.040    nolabel_line38/current_clk_cycles_reg[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.714 r  nolabel_line38/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    nolabel_line38/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  nolabel_line38/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    nolabel_line38/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  nolabel_line38/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    nolabel_line38/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  nolabel_line38/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    nolabel_line38/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  nolabel_line38/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.171    nolabel_line38/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  nolabel_line38/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    nolabel_line38/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  nolabel_line38/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    nolabel_line38/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  nolabel_line38/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    nolabel_line38/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  nolabel_line38/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    nolabel_line38/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  nolabel_line38/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line38/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  nolabel_line38/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line38/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  nolabel_line38/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    nolabel_line38/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  nolabel_line38/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    nolabel_line38/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  nolabel_line38/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    nolabel_line38/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  nolabel_line38/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    nolabel_line38/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  nolabel_line38/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.425    nolabel_line38/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.539 r  nolabel_line38/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    nolabel_line38/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  nolabel_line38/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    nolabel_line38/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  nolabel_line38/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.767    nolabel_line38/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  nolabel_line38/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    nolabel_line38/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  nolabel_line38/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    nolabel_line38/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  nolabel_line38/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    nolabel_line38/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  nolabel_line38/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    nolabel_line38/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  nolabel_line38/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    nolabel_line38/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  nolabel_line38/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    nolabel_line38/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.565 r  nolabel_line38/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    nolabel_line38/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.679 r  nolabel_line38/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.679    nolabel_line38/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.793 r  nolabel_line38/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.793    nolabel_line38/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  nolabel_line38/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    nolabel_line38/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  nolabel_line38/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.030    nolabel_line38/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  nolabel_line38/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.144    nolabel_line38/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  nolabel_line38/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    nolabel_line38/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  nolabel_line38/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.372    nolabel_line38/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  nolabel_line38/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.486    nolabel_line38/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  nolabel_line38/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    nolabel_line38/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  nolabel_line38/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    nolabel_line38/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  nolabel_line38/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    nolabel_line38/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  nolabel_line38/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    nolabel_line38/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  nolabel_line38/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.056    nolabel_line38/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  nolabel_line38/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    nolabel_line38/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  nolabel_line38/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.284    nolabel_line38/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  nolabel_line38/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    nolabel_line38/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  nolabel_line38/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    nolabel_line38/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  nolabel_line38/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    nolabel_line38/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  nolabel_line38/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    nolabel_line38/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  nolabel_line38/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    nolabel_line38/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  nolabel_line38/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    nolabel_line38/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  nolabel_line38/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    nolabel_line38/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  nolabel_line38/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    nolabel_line38/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  nolabel_line38/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    nolabel_line38/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  nolabel_line38/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    nolabel_line38/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  nolabel_line38/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    nolabel_line38/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  nolabel_line38/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    nolabel_line38/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  nolabel_line38/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.766    nolabel_line38/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.880    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.994    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  nolabel_line38/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.108    nolabel_line38/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  nolabel_line38/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.222    nolabel_line38/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  nolabel_line38/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    nolabel_line38/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  nolabel_line38/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.450    nolabel_line38/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.564 r  nolabel_line38/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.564    nolabel_line38/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.877 r  nolabel_line38/current_clk_cycles_reg[244]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.877    nolabel_line38/current_clk_cycles_reg[244]_i_1_n_4
    SLICE_X57Y106        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.613   104.954    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y106        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[247]/C
                         clock pessimism              0.180   105.134    
                         clock uncertainty           -0.035   105.099    
    SLICE_X57Y106        FDRE (Setup_fdre_C_D)        0.062   105.161    nolabel_line38/current_clk_cycles_reg[247]
  -------------------------------------------------------------------
                         required time                        105.161    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                 91.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbc/nolabel_line27/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.588     1.471    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  kbc/nolabel_line27/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  kbc/nolabel_line27/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.852    kbc/nolabel_line27/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     1.984    kbc/nolabel_line27/fifo_reg_0_1_0_5/WCLK
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbc/nolabel_line27/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.588     1.471    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  kbc/nolabel_line27/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  kbc/nolabel_line27/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.852    kbc/nolabel_line27/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     1.984    kbc/nolabel_line27/fifo_reg_0_1_0_5/WCLK
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbc/nolabel_line27/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.588     1.471    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  kbc/nolabel_line27/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  kbc/nolabel_line27/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.852    kbc/nolabel_line27/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     1.984    kbc/nolabel_line27/fifo_reg_0_1_0_5/WCLK
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbc/nolabel_line27/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.588     1.471    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  kbc/nolabel_line27/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  kbc/nolabel_line27/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.852    kbc/nolabel_line27/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     1.984    kbc/nolabel_line27/fifo_reg_0_1_0_5/WCLK
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbc/nolabel_line27/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.588     1.471    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  kbc/nolabel_line27/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  kbc/nolabel_line27/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.852    kbc/nolabel_line27/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     1.984    kbc/nolabel_line27/fifo_reg_0_1_0_5/WCLK
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbc/nolabel_line27/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.588     1.471    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  kbc/nolabel_line27/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  kbc/nolabel_line27/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.852    kbc/nolabel_line27/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     1.984    kbc/nolabel_line27/fifo_reg_0_1_0_5/WCLK
    SLICE_X60Y86         RAMD32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbc/nolabel_line27/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.588     1.471    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  kbc/nolabel_line27/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  kbc/nolabel_line27/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.852    kbc/nolabel_line27/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X60Y86         RAMS32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     1.984    kbc/nolabel_line27/fifo_reg_0_1_0_5/WCLK
    SLICE_X60Y86         RAMS32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMD/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.794    kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbc/nolabel_line27/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.588     1.471    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  kbc/nolabel_line27/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  kbc/nolabel_line27/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.852    kbc/nolabel_line27/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X60Y86         RAMS32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     1.984    kbc/nolabel_line27/fifo_reg_0_1_0_5/WCLK
    SLICE_X60Y86         RAMS32                                       r  kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMD_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.794    kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line38/current_clk_cycles_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.392ns (76.528%)  route 0.120ns (23.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.450    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line38/current_clk_cycles_reg[216]/Q
                         net (fo=2, routed)           0.120     1.711    nolabel_line38/current_clk_cycles_reg[216]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.908 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_7
    SLICE_X57Y100        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.920     2.048    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[220]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    nolabel_line38/current_clk_cycles_reg[220]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nolabel_line38/current_clk_cycles_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line38/current_clk_cycles_reg[222]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.403ns (77.021%)  route 0.120ns (22.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.450    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line38/current_clk_cycles_reg[216]/Q
                         net (fo=2, routed)           0.120     1.711    nolabel_line38/current_clk_cycles_reg[216]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.908 r  nolabel_line38/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    nolabel_line38/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  nolabel_line38/current_clk_cycles_reg[220]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    nolabel_line38/current_clk_cycles_reg[220]_i_1_n_5
    SLICE_X57Y100        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.920     2.048    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  nolabel_line38/current_clk_cycles_reg[222]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    nolabel_line38/current_clk_cycles_reg[222]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y84   basePWM/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y86   basePWM/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y86   basePWM/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y87   basePWM/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y87   basePWM/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y87   basePWM/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y87   basePWM/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y88   basePWM/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X62Y88   basePWM/counter_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y86   kbc/nolabel_line27/fifo_reg_0_1_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 4.019ns (40.820%)  route 5.826ns (59.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.072    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  kbc/nolabel_line27/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  kbc/nolabel_line27/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.826    11.416    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.917 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.917    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.703ns  (logic 4.024ns (41.472%)  route 5.679ns (58.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.072    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  kbc/nolabel_line27/dout_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  kbc/nolabel_line27/dout_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           5.679    11.269    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.775 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.775    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.578ns  (logic 3.970ns (41.454%)  route 5.608ns (58.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.617     5.138    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  kbc/nolabel_line27/dout_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  kbc/nolabel_line27/dout_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           5.608    11.201    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.716 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.716    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.267ns  (logic 3.965ns (42.785%)  route 5.302ns (57.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.617     5.138    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  kbc/nolabel_line27/dout_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  kbc/nolabel_line27/dout_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.302    10.896    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.405 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.405    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.161ns  (logic 4.027ns (43.952%)  route 5.135ns (56.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.552     5.073    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  kbc/nolabel_line27/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  kbc/nolabel_line27/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           5.135    10.726    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.234 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.234    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.040ns  (logic 4.019ns (44.458%)  route 5.021ns (55.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.552     5.073    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  kbc/nolabel_line27/dout_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  kbc/nolabel_line27/dout_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           5.021    10.612    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.113 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.113    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 4.023ns (45.279%)  route 4.862ns (54.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.072    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  kbc/nolabel_line27/dout_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  kbc/nolabel_line27/dout_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.862    10.452    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.956 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.956    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.048ns (48.252%)  route 4.341ns (51.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.552     5.073    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  kbc/nolabel_line27/dout_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  kbc/nolabel_line27/dout_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.341     9.932    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.461 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.461    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line38/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 4.039ns (68.810%)  route 1.831ns (31.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.624     5.145    nolabel_line38/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line38/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  nolabel_line38/en_reg/Q
                         net (fo=5, routed)           1.831     7.494    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.015 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.015    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shoulderPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            shoulder_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 4.154ns (70.764%)  route 1.716ns (29.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.624     5.145    shoulderPWM/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  shoulderPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  shoulderPWM/servo_reg/Q
                         net (fo=1, routed)           1.716     7.339    shoulder_servo_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.676    11.015 r  shoulder_servo_OBUF_inst/O
                         net (fo=0)                   0.000    11.015    shoulder_servo
    J1                                                                r  shoulder_servo (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kbc/nolabel_line18/slow_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.380ns (80.079%)  route 0.343ns (19.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.474    kbc/nolabel_line18/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  kbc/nolabel_line18/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  kbc/nolabel_line18/slow_clk_reg/Q
                         net (fo=2, routed)           0.343     1.982    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.198 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.198    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basePWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            base_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.373ns (79.081%)  route 0.363ns (20.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.474    basePWM/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  basePWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  basePWM/servo_reg/Q
                         net (fo=1, routed)           0.363     2.001    base_servo_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.211 r  base_servo_OBUF_inst/O
                         net (fo=0)                   0.000     3.211    base_servo
    J2                                                                r  base_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 elbowPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            elbow_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.419ns (81.133%)  route 0.330ns (18.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.474    elbowPWM/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  elbowPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  elbowPWM/servo_reg/Q
                         net (fo=1, routed)           0.330     1.952    elbow_servo_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.271     3.223 r  elbow_servo_OBUF_inst/O
                         net (fo=0)                   0.000     3.223    elbow_servo
    L2                                                                r  elbow_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shoulderPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            shoulder_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.407ns (79.707%)  route 0.358ns (20.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.474    shoulderPWM/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  shoulderPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  shoulderPWM/servo_reg/Q
                         net (fo=1, routed)           0.358     1.980    shoulder_servo_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.259     3.240 r  shoulder_servo_OBUF_inst/O
                         net (fo=0)                   0.000     3.240    shoulder_servo
    J1                                                                r  shoulder_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line38/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.386ns (77.006%)  route 0.414ns (22.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.474    nolabel_line38/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line38/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  nolabel_line38/en_reg/Q
                         net (fo=5, routed)           0.414     2.052    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.275 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.275    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.395ns (45.807%)  route 1.650ns (54.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.562     1.445    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  kbc/nolabel_line27/dout_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  kbc/nolabel_line27/dout_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.650     3.259    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.490 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.490    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.182ns  (logic 1.370ns (43.057%)  route 1.812ns (56.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.444    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  kbc/nolabel_line27/dout_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  kbc/nolabel_line27/dout_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.812     3.420    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.626 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.626    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.331ns  (logic 1.366ns (41.011%)  route 1.965ns (58.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.562     1.445    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  kbc/nolabel_line27/dout_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  kbc/nolabel_line27/dout_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.965     3.574    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.776 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.776    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.332ns  (logic 1.374ns (41.234%)  route 1.958ns (58.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.562     1.445    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  kbc/nolabel_line27/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  kbc/nolabel_line27/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.958     3.567    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.777 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.777    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbc/nolabel_line27/dout_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.509ns  (logic 1.351ns (38.499%)  route 2.158ns (61.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.587     1.470    kbc/nolabel_line27/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  kbc/nolabel_line27/dout_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  kbc/nolabel_line27/dout_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.158     3.770    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.980 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.980    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           372 Endpoints
Min Delay           372 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.965ns  (logic 1.593ns (13.317%)  route 10.371ns (86.683%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.419    11.965    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.453     4.794    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.965ns  (logic 1.593ns (13.317%)  route 10.371ns (86.683%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.419    11.965    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.453     4.794    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.965ns  (logic 1.593ns (13.317%)  route 10.371ns (86.683%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.419    11.965    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.453     4.794    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.965ns  (logic 1.593ns (13.317%)  route 10.371ns (86.683%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.419    11.965    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.453     4.794    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.873ns  (logic 1.593ns (13.420%)  route 10.279ns (86.580%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.327    11.873    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.453     4.794    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.873ns  (logic 1.593ns (13.420%)  route 10.279ns (86.580%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.327    11.873    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.453     4.794    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.873ns  (logic 1.593ns (13.420%)  route 10.279ns (86.580%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.327    11.873    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.453     4.794    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.873ns  (logic 1.593ns (13.420%)  route 10.279ns (86.580%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.327    11.873    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.453     4.794    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.824ns  (logic 1.593ns (13.476%)  route 10.230ns (86.524%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.278    11.824    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y47         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.454     4.795    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line38/current_clk_cycles_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.824ns  (logic 1.593ns (13.476%)  route 10.230ns (86.524%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=19, routed)          5.952     7.393    nolabel_line38/reset_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.152     7.545 r  nolabel_line38/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.278    11.824    nolabel_line38/current_clk_cycles[0]_i_1_n_0
    SLICE_X57Y47         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.454     4.795    nolabel_line38/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  nolabel_line38/current_clk_cycles_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            kbc/nolabel_line16/clear_samplecounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.269ns (14.455%)  route 1.594ns (85.545%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rx_IBUF_inst/O
                         net (fo=4, routed)           1.594     1.818    kbc/nolabel_line16/rx_IBUF
    SLICE_X60Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.863 r  kbc/nolabel_line16/clear_samplecounter_i_1/O
                         net (fo=1, routed)           0.000     1.863    kbc/nolabel_line16/clear_samplecounter_i_1_n_0
    SLICE_X60Y88         FDRE                                         r  kbc/nolabel_line16/clear_samplecounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.860     1.987    kbc/nolabel_line16/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  kbc/nolabel_line16/clear_samplecounter_reg/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            kbc/nolabel_line16/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.268ns (13.442%)  route 1.728ns (86.558%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rx_IBUF_inst/O
                         net (fo=4, routed)           1.728     1.952    kbc/nolabel_line16/rx_IBUF
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.044     1.996 r  kbc/nolabel_line16/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.996    kbc/nolabel_line16/nextstate_0
    SLICE_X61Y89         FDRE                                         r  kbc/nolabel_line16/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.860     1.987    kbc/nolabel_line16/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  kbc/nolabel_line16/nextstate_reg/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            kbc/nolabel_line16/clear_bitcounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.269ns (13.485%)  route 1.728ns (86.515%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rx_IBUF_inst/O
                         net (fo=4, routed)           1.728     1.952    kbc/nolabel_line16/rx_IBUF
    SLICE_X61Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.997 r  kbc/nolabel_line16/clear_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     1.997    kbc/nolabel_line16/clear_bitcounter_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  kbc/nolabel_line16/clear_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.860     1.987    kbc/nolabel_line16/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  kbc/nolabel_line16/clear_bitcounter_reg/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            kbc/nolabel_line16/rxshiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.224ns (10.575%)  route 1.897ns (89.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=4, routed)           1.897     2.121    kbc/nolabel_line16/rx_IBUF
    SLICE_X59Y87         FDRE                                         r  kbc/nolabel_line16/rxshiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.858     1.985    kbc/nolabel_line16/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  kbc/nolabel_line16/rxshiftreg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kbc/nolabel_line18/slow_clk_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.223ns  (logic 0.210ns (9.426%)  route 2.013ns (90.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=19, routed)          2.013     2.223    kbc/nolabel_line18/reset_IBUF
    SLICE_X64Y61         FDRE                                         r  kbc/nolabel_line18/slow_clk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     1.989    kbc/nolabel_line18/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  kbc/nolabel_line18/slow_clk_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kbc/nolabel_line18/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.255ns (10.198%)  route 2.241ns (89.802%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=19, routed)          2.056     2.265    kbc/nolabel_line18/reset_IBUF
    SLICE_X64Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.310 r  kbc/nolabel_line18/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.185     2.496    kbc/nolabel_line18/counter[0]_i_1__0_n_0
    SLICE_X63Y61         FDRE                                         r  kbc/nolabel_line18/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     1.989    kbc/nolabel_line18/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  kbc/nolabel_line18/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kbc/nolabel_line18/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.255ns (10.198%)  route 2.241ns (89.802%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=19, routed)          2.056     2.265    kbc/nolabel_line18/reset_IBUF
    SLICE_X64Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.310 r  kbc/nolabel_line18/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.185     2.496    kbc/nolabel_line18/counter[0]_i_1__0_n_0
    SLICE_X63Y61         FDRE                                         r  kbc/nolabel_line18/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     1.989    kbc/nolabel_line18/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  kbc/nolabel_line18/counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kbc/nolabel_line18/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.255ns (10.198%)  route 2.241ns (89.802%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=19, routed)          2.056     2.265    kbc/nolabel_line18/reset_IBUF
    SLICE_X64Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.310 r  kbc/nolabel_line18/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.185     2.496    kbc/nolabel_line18/counter[0]_i_1__0_n_0
    SLICE_X63Y61         FDRE                                         r  kbc/nolabel_line18/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     1.989    kbc/nolabel_line18/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  kbc/nolabel_line18/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kbc/nolabel_line18/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.255ns (10.198%)  route 2.241ns (89.802%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=19, routed)          2.056     2.265    kbc/nolabel_line18/reset_IBUF
    SLICE_X64Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.310 r  kbc/nolabel_line18/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.185     2.496    kbc/nolabel_line18/counter[0]_i_1__0_n_0
    SLICE_X63Y61         FDRE                                         r  kbc/nolabel_line18/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     1.989    kbc/nolabel_line18/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  kbc/nolabel_line18/counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kbc/nolabel_line18/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.502ns  (logic 0.255ns (10.171%)  route 2.248ns (89.829%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=19, routed)          2.056     2.265    kbc/nolabel_line18/reset_IBUF
    SLICE_X64Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.310 r  kbc/nolabel_line18/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.192     2.502    kbc/nolabel_line18/counter[0]_i_1__0_n_0
    SLICE_X63Y62         FDRE                                         r  kbc/nolabel_line18/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.859     1.987    kbc/nolabel_line18/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  kbc/nolabel_line18/counter_reg[12]/C





