;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24.10.2018. 12:43:17
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x00300910  JMP	_main
0x0004	0x0030090A  JMP	___GenExcept
0x0008	0x0030090A  JMP	___GenExcept
0x000C	0x0030090A  JMP	___GenExcept
0x0010	0x0030090A  JMP	___GenExcept
0x0014	0x0030090A  JMP	___GenExcept
0x0018	0x0030090A  JMP	___GenExcept
0x001C	0x0030090A  JMP	___GenExcept
0x0020	0x0030090A  JMP	___GenExcept
0x0024	0x0030090A  JMP	___GenExcept
0x0028	0x0030090A  JMP	___GenExcept
0x002C	0x0030090A  JMP	___GenExcept
0x0030	0x0030090A  JMP	___GenExcept
0x0034	0x0030090A  JMP	___GenExcept
0x0038	0x0030090A  JMP	___GenExcept
0x003C	0x0030090A  JMP	___GenExcept
0x0040	0x0030090A  JMP	___GenExcept
0x0044	0x0030090A  JMP	___GenExcept
0x0048	0x0030090A  JMP	___GenExcept
0x004C	0x0030090A  JMP	___GenExcept
0x0050	0x0030090A  JMP	___GenExcept
0x0054	0x0030090A  JMP	___GenExcept
0x0058	0x0030090A  JMP	___GenExcept
0x005C	0x0030090A  JMP	___GenExcept
0x0060	0x0030090A  JMP	___GenExcept
0x0064	0x0030090A  JMP	___GenExcept
0x0068	0x0030090A  JMP	___GenExcept
0x006C	0x0030090A  JMP	___GenExcept
0x0070	0x0030090A  JMP	___GenExcept
0x0074	0x0030090A  JMP	___GenExcept
0x0078	0x0030090A  JMP	___GenExcept
0x007C	0x0030090A  JMP	___GenExcept
0x0080	0x0030090A  JMP	___GenExcept
0x0084	0x0030090A  JMP	___GenExcept
0x0088	0x0030090A  JMP	___GenExcept
0x008C	0x0030090A  JMP	___GenExcept
; end of ____SysVT
_main:
;Click_Slider2_FT90x.c, 63 :: 		void main()
0x2440	0x65F0FFFC  LDK.L	SP, #65532
0x2444	0x00340976  CALL	_ZeroStaticLink
0x2448	0x0034090C  CALL	__Lib_System_InitialSetUpCLKPMC
0x244C	0x0034096D  CALL	_InitStaticLink
;Click_Slider2_FT90x.c, 65 :: 		systemInit();
0x2450	0x003408D6  CALL	_systemInit+0
;Click_Slider2_FT90x.c, 66 :: 		applicationInit();
0x2454	0x003408EE  CALL	_applicationInit+0
;Click_Slider2_FT90x.c, 68 :: 		while (1)
L_main4:
;Click_Slider2_FT90x.c, 70 :: 		applicationTask();
0x2458	0x003408F6  CALL	_applicationTask+0
;Click_Slider2_FT90x.c, 71 :: 		}
0x245C	0x00300916  JMP	L_main4
;Click_Slider2_FT90x.c, 72 :: 		}
L_end_main:
L__main_end_loop:
0x2460	0x00300918  JMP	L__main_end_loop
; end of _main
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x233C	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x2340	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x2344	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x2348	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x234C	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x2350	0x002008CF  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x2354	0xA0000000  RETURN	
; end of ___CC2DB
_systemInit:
;Click_Slider2_FT90x.c, 33 :: 		void systemInit()
;Click_Slider2_FT90x.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_PWM_PIN, _GPIO_OUTPUT );
0x2358	0x64200000  LDK.L	R2, #0
0x235C	0x64100006  LDK.L	R1, #6
0x2360	0x64000000  LDK.L	R0, #0
0x2364	0x00340896  CALL	_mikrobus_gpioInit+0
;Click_Slider2_FT90x.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x2368	0x64200000  LDK.L	R2, #0
0x236C	0x64100002  LDK.L	R1, #2
0x2370	0x64000000  LDK.L	R0, #0
0x2374	0x00340896  CALL	_mikrobus_gpioInit+0
;Click_Slider2_FT90x.c, 37 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x2378	0x64102580  LDK.L	R1, #9600
0x237C	0x64000010  LDK.L	R0, #16
0x2380	0x003408AF  CALL	_mikrobus_logInit+0
;Click_Slider2_FT90x.c, 38 :: 		mikrobus_logWrite("--- System Init ---", _LOG_LINE);
0x2384	0x64000004  LDK.L	R0, #?lstr1_Click_Slider2_FT90x+0
0x2388	0x64100002  LDK.L	R1, #2
0x238C	0x00340837  CALL	_mikrobus_logWrite+0
;Click_Slider2_FT90x.c, 39 :: 		Delay_ms( 100 );
0x2390	0x6DC008EA  LPM.L	R28, $+24
0x2394	0x44004000  NOP	
L_systemInit0:
0x2398	0x45CE4012  SUB.L	R28, R28, #1
0x239C	0x5DEE4002  CMP.L	R28, #0
0x23A0	0x002008E6  JMPC	R30, Z, #0, L_systemInit0
0x23A4	0x003008EB  JMP	$+8
0x23A8	0x0032DCD3  	#3333331
0x23AC	0x44004000  NOP	
0x23B0	0x44004000  NOP	
;Click_Slider2_FT90x.c, 40 :: 		}
L_end_systemInit:
0x23B4	0xA0000000  RETURN	
; end of _systemInit
_mikrobus_gpioInit:
;easyft90x_v7_FT900.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2258	0x95D00004  LINK	LR, #4
0x225C	0xB1F08000  STI.B	SP, #0, R1
0x2260	0x4411500D  BEXTU.L	R1, R2, #256
0x2264	0x4420500D  BEXTU.L	R2, R0, #256
0x2268	0xA80F8000  LDI.B	R0, SP, #0
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 8 (R2)
; pin start address is: 0 (R0)
; direction start address is: 4 (R1)
;easyft90x_v7_FT900.c, 164 :: 		switch( bus )
0x226C	0x003008A2  JMP	L_mikrobus_gpioInit78
; bus end address is: 8 (R2)
;easyft90x_v7_FT900.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
; direction end address is: 4 (R1)
; pin end address is: 0 (R0)
0x2270	0x003406F5  CALL	easyft90x_v7_FT900__gpioInit_1+0
0x2274	0x003008A7  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 4 (R1)
; pin start address is: 0 (R0)
; direction end address is: 4 (R1)
; pin end address is: 0 (R0)
0x2278	0x0034078B  CALL	easyft90x_v7_FT900__gpioInit_2+0
0x227C	0x003008A7  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x2280	0x64000001  LDK.L	R0, #1
0x2284	0x003008A7  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 4 (R1)
; pin start address is: 0 (R0)
; bus start address is: 8 (R2)
0x2288	0x59E14002  CMP.B	R2, #0
0x228C	0x0028089C  JMPC	R30, Z, #1, L_mikrobus_gpioInit80
0x2290	0x59E14012  CMP.B	R2, #1
0x2294	0x0028089E  JMPC	R30, Z, #1, L_mikrobus_gpioInit81
; bus end address is: 8 (R2)
; pin end address is: 0 (R0)
; direction end address is: 4 (R1)
0x2298	0x003008A0  JMP	L_mikrobus_gpioInit82
;easyft90x_v7_FT900.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x229C	0x99D00000  UNLINK	LR
0x22A0	0xA0000000  RETURN	
; end of _mikrobus_gpioInit
easyft90x_v7_FT900__gpioInit_1:
;__ef_ft900_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 83 :: 		switch( pin )
0x1BD4	0x00300770  JMP	L_easyft90x_v7_FT900__gpioInit_10
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_08_15, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_08_15, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_12:
0x1BD8	0x59E0C012  CMP.B	R1, #1
0x1BDC	0x002006FC  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_13
; dir end address is: 4 (R1)
0x1BE0	0x64100002  LDK.L	R1, #2
0x1BE4	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x1BE8	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1BEC	0x003006FF  JMP	L_easyft90x_v7_FT900__gpioInit_14
L_easyft90x_v7_FT900__gpioInit_13:
0x1BF0	0x64100002  LDK.L	R1, #2
0x1BF4	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x1BF8	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_14:
0x1BFC	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_15:
; dir start address is: 4 (R1)
0x1C00	0x59E0C012  CMP.B	R1, #1
0x1C04	0x00200706  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_16
; dir end address is: 4 (R1)
0x1C08	0x64100002  LDK.L	R1, #2
0x1C0C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x1C10	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1C14	0x00300709  JMP	L_easyft90x_v7_FT900__gpioInit_17
L_easyft90x_v7_FT900__gpioInit_16:
0x1C18	0x64100002  LDK.L	R1, #2
0x1C1C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x1C20	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_17:
0x1C24	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_18:
; dir start address is: 4 (R1)
0x1C28	0x59E0C012  CMP.B	R1, #1
0x1C2C	0x00200710  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_19
; dir end address is: 4 (R1)
0x1C30	0x64100010  LDK.L	R1, #16
0x1C34	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1C38	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1C3C	0x00300713  JMP	L_easyft90x_v7_FT900__gpioInit_110
L_easyft90x_v7_FT900__gpioInit_19:
0x1C40	0x64100010  LDK.L	R1, #16
0x1C44	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1C48	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_110:
0x1C4C	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_111:
; dir start address is: 4 (R1)
0x1C50	0x59E0C012  CMP.B	R1, #1
0x1C54	0x0020071A  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_112
; dir end address is: 4 (R1)
0x1C58	0x64100008  LDK.L	R1, #8
0x1C5C	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1C60	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1C64	0x0030071D  JMP	L_easyft90x_v7_FT900__gpioInit_113
L_easyft90x_v7_FT900__gpioInit_112:
0x1C68	0x64100008  LDK.L	R1, #8
0x1C6C	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1C70	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_113:
0x1C74	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_114:
; dir start address is: 4 (R1)
0x1C78	0x59E0C012  CMP.B	R1, #1
0x1C7C	0x00200724  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_115
; dir end address is: 4 (R1)
0x1C80	0x64100040  LDK.L	R1, #64
0x1C84	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1C88	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1C8C	0x00300727  JMP	L_easyft90x_v7_FT900__gpioInit_116
L_easyft90x_v7_FT900__gpioInit_115:
0x1C90	0x64100040  LDK.L	R1, #64
0x1C94	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1C98	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_116:
0x1C9C	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_117:
; dir start address is: 4 (R1)
0x1CA0	0x59E0C012  CMP.B	R1, #1
0x1CA4	0x0020072E  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_118
; dir end address is: 4 (R1)
0x1CA8	0x64100020  LDK.L	R1, #32
0x1CAC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1CB0	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1CB4	0x00300731  JMP	L_easyft90x_v7_FT900__gpioInit_119
L_easyft90x_v7_FT900__gpioInit_118:
0x1CB8	0x64100020  LDK.L	R1, #32
0x1CBC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1CC0	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_119:
0x1CC4	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_0); break;
L_easyft90x_v7_FT900__gpioInit_120:
; dir start address is: 4 (R1)
0x1CC8	0x59E0C012  CMP.B	R1, #1
0x1CCC	0x00200738  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_121
; dir end address is: 4 (R1)
0x1CD0	0x64100001  LDK.L	R1, #1
0x1CD4	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x1CD8	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1CDC	0x0030073B  JMP	L_easyft90x_v7_FT900__gpioInit_122
L_easyft90x_v7_FT900__gpioInit_121:
0x1CE0	0x64100001  LDK.L	R1, #1
0x1CE4	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x1CE8	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_122:
0x1CEC	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_123:
; dir start address is: 4 (R1)
0x1CF0	0x59E0C012  CMP.B	R1, #1
0x1CF4	0x00200742  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_124
; dir end address is: 4 (R1)
0x1CF8	0x64100008  LDK.L	R1, #8
0x1CFC	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x1D00	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1D04	0x00300745  JMP	L_easyft90x_v7_FT900__gpioInit_125
L_easyft90x_v7_FT900__gpioInit_124:
0x1D08	0x64100008  LDK.L	R1, #8
0x1D0C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x1D10	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_125:
0x1D14	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_126:
; dir start address is: 4 (R1)
0x1D18	0x59E0C012  CMP.B	R1, #1
0x1D1C	0x0020074C  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_127
; dir end address is: 4 (R1)
0x1D20	0x64100020  LDK.L	R1, #32
0x1D24	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1D28	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1D2C	0x0030074F  JMP	L_easyft90x_v7_FT900__gpioInit_128
L_easyft90x_v7_FT900__gpioInit_127:
0x1D30	0x64100020  LDK.L	R1, #32
0x1D34	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1D38	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_128:
0x1D3C	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_129:
; dir start address is: 4 (R1)
0x1D40	0x59E0C012  CMP.B	R1, #1
0x1D44	0x00200756  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_130
; dir end address is: 4 (R1)
0x1D48	0x64100010  LDK.L	R1, #16
0x1D4C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1D50	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1D54	0x00300759  JMP	L_easyft90x_v7_FT900__gpioInit_131
L_easyft90x_v7_FT900__gpioInit_130:
0x1D58	0x64100010  LDK.L	R1, #16
0x1D5C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1D60	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_131:
0x1D64	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_132:
; dir start address is: 4 (R1)
0x1D68	0x59E0C012  CMP.B	R1, #1
0x1D6C	0x00200760  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_133
; dir end address is: 4 (R1)
0x1D70	0x64100010  LDK.L	R1, #16
0x1D74	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x1D78	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1D7C	0x00300763  JMP	L_easyft90x_v7_FT900__gpioInit_134
L_easyft90x_v7_FT900__gpioInit_133:
0x1D80	0x64100010  LDK.L	R1, #16
0x1D84	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x1D88	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_134:
0x1D8C	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_135:
; dir start address is: 4 (R1)
0x1D90	0x59E0C012  CMP.B	R1, #1
0x1D94	0x0020076A  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_136
; dir end address is: 4 (R1)
0x1D98	0x64100020  LDK.L	R1, #32
0x1D9C	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x1DA0	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1DA4	0x0030076D  JMP	L_easyft90x_v7_FT900__gpioInit_137
L_easyft90x_v7_FT900__gpioInit_136:
0x1DA8	0x64100020  LDK.L	R1, #32
0x1DAC	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x1DB0	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_137:
0x1DB4	0x00300789  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_138:
0x1DB8	0x64000001  LDK.L	R0, #1
0x1DBC	0x0030078A  JMP	L_end__gpioInit_1
;__ef_ft900_gpio.c, 98 :: 		}
L_easyft90x_v7_FT900__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1DC0	0x59E04002  CMP.B	R0, #0
0x1DC4	0x002806F6  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_12
0x1DC8	0x59E04012  CMP.B	R0, #1
0x1DCC	0x00280700  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_15
0x1DD0	0x59E04022  CMP.B	R0, #2
0x1DD4	0x0028070A  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_18
0x1DD8	0x59E04032  CMP.B	R0, #3
0x1DDC	0x00280714  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_111
0x1DE0	0x59E04042  CMP.B	R0, #4
0x1DE4	0x0028071E  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_114
0x1DE8	0x59E04052  CMP.B	R0, #5
0x1DEC	0x00280728  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_117
0x1DF0	0x59E04062  CMP.B	R0, #6
0x1DF4	0x00280732  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_120
0x1DF8	0x59E04072  CMP.B	R0, #7
0x1DFC	0x0028073C  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_123
0x1E00	0x59E04082  CMP.B	R0, #8
0x1E04	0x00280746  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_126
0x1E08	0x59E04092  CMP.B	R0, #9
0x1E0C	0x00280750  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_129
0x1E10	0x59E040A2  CMP.B	R0, #10
0x1E14	0x0028075A  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_132
0x1E18	0x59E040B2  CMP.B	R0, #11
0x1E1C	0x00280764  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1E20	0x0030076E  JMP	L_easyft90x_v7_FT900__gpioInit_138
L_easyft90x_v7_FT900__gpioInit_11:
;__ef_ft900_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x1E24	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x1E28	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO.c, 481 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 483 :: 		
0x19E8	0x6C30067E  LPM.L	R3, $+16
0x19EC	0x64200000  LDK.L	R2, #0
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x19F0	0x003404CC  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 484 :: 		
L_end_GPIO_Digital_Input:
0x19F4	0xA0000000  RETURN	
0x19F8	0x00100215  	#1049109
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 378 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1330	0x95D00004  LINK	LR, #4
0x1334	0xB5F18000  STI.L	SP, #0, R3
0x1338	0x4441500D  BEXTU.L	R4, R2, #256
0x133C	0x44204000  MOVE.L	R2, R0
0x1340	0x4430D00D  BEXTU.L	R3, R1, #256
0x1344	0xAC1F8000  LDI.L	R1, SP, #0
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 8 (R2)
; pinMask start address is: 12 (R3)
; dir start address is: 16 (R4)
; config start address is: 4 (R1)
;__Lib_GPIO.c, 389 :: 		
; configLow start address is: 24 (R6)
0x1348	0x4460C00D  BEXTU.L	R6, R1, #0
;__Lib_GPIO.c, 390 :: 		
0x134C	0x4400C109  LSHR.L	R0, R1, #16
; config end address is: 4 (R1)
; configHigh start address is: 4 (R1)
0x1350	0x4410400D  BEXTU.L	R1, R0, #0
;__Lib_GPIO.c, 392 :: 		
0x1354	0x6401008C  LDK.L	R0, #GPIO_PORT_64_66+0
0x1358	0x5DE10002  CMP.L	R2, R0
0x135C	0x002004DA  JMPC	R30, Z, #0, L_GPIO_Config22
;__Lib_GPIO.c, 394 :: 		
; portNumOfPins start address is: 20 (R5)
0x1360	0x64500003  LDK.L	R5, #3
;__Lib_GPIO.c, 395 :: 		
; portNumOfPins end address is: 20 (R5)
0x1364	0x003004DB  JMP	L_GPIO_Config23
L_GPIO_Config22:
;__Lib_GPIO.c, 398 :: 		
; portNumOfPins start address is: 20 (R5)
0x1368	0x64500008  LDK.L	R5, #8
; portNumOfPins end address is: 20 (R5)
;__Lib_GPIO.c, 399 :: 		
L_GPIO_Config23:
;__Lib_GPIO.c, 402 :: 		
; portNumOfPins start address is: 20 (R5)
; clearMask start address is: 32 (R8)
0x136C	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 403 :: 		
; setMask start address is: 28 (R7)
0x1370	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 405 :: 		
0x1374	0x64010003  LDK.L	R0, #65539
0x1378	0x44030004  AND.L	R0, R6, R0
0x137C	0x5DE04002  CMP.L	R0, #0
0x1380	0x002804E6  JMPC	R30, Z, #1, L__GPIO_Config53
;__Lib_GPIO.c, 407 :: 		
0x1384	0x44844015  OR.L	R8, R8, #1
;__Lib_GPIO.c, 408 :: 		
0x1388	0x4400C014  AND.L	R0, R1, #1
0x138C	0x4400400D  BEXTU.L	R0, R0, #0
0x1390	0x44738005  OR.L	R7, R7, R0
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 409 :: 		
0x1394	0x003004E6  JMP	L_GPIO_Config24
L__GPIO_Config53:
;__Lib_GPIO.c, 405 :: 		
;__Lib_GPIO.c, 409 :: 		
L_GPIO_Config24:
;__Lib_GPIO.c, 411 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1398	0x6402000C  LDK.L	R0, #131084
0x139C	0x44030004  AND.L	R0, R6, R0
0x13A0	0x5DE04002  CMP.L	R0, #0
0x13A4	0x002804EF  JMPC	R30, Z, #1, L__GPIO_Config54
;__Lib_GPIO.c, 413 :: 		
0x13A8	0x44844025  OR.L	R8, R8, #2
;__Lib_GPIO.c, 414 :: 		
0x13AC	0x4400C024  AND.L	R0, R1, #2
0x13B0	0x4400400D  BEXTU.L	R0, R0, #0
0x13B4	0x44738005  OR.L	R7, R7, R0
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 415 :: 		
0x13B8	0x003004EF  JMP	L_GPIO_Config25
L__GPIO_Config54:
;__Lib_GPIO.c, 411 :: 		
;__Lib_GPIO.c, 415 :: 		
L_GPIO_Config25:
;__Lib_GPIO.c, 417 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x13BC	0x6C000547  LPM.L	R0, $+352
0x13C0	0x44030004  AND.L	R0, R6, R0
0x13C4	0x5DE04002  CMP.L	R0, #0
0x13C8	0x002804F8  JMPC	R30, Z, #1, L__GPIO_Config55
;__Lib_GPIO.c, 419 :: 		
0x13CC	0x448440C5  OR.L	R8, R8, #12
;__Lib_GPIO.c, 420 :: 		
0x13D0	0x4400C0C4  AND.L	R0, R1, #12
0x13D4	0x4400400D  BEXTU.L	R0, R0, #0
0x13D8	0x44938005  OR.L	R9, R7, R0
; setMask end address is: 28 (R7)
; setMask start address is: 36 (R9)
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
;__Lib_GPIO.c, 421 :: 		
0x13DC	0x003004F9  JMP	L_GPIO_Config26
L__GPIO_Config55:
;__Lib_GPIO.c, 417 :: 		
0x13E0	0x4493C000  MOVE.L	R9, R7
;__Lib_GPIO.c, 421 :: 		
L_GPIO_Config26:
;__Lib_GPIO.c, 423 :: 		
; setMask start address is: 36 (R9)
; clearMask start address is: 32 (R8)
0x13E4	0x6C000548  LPM.L	R0, $+316
0x13E8	0x44030004  AND.L	R0, R6, R0
; configLow end address is: 24 (R6)
0x13EC	0x5DE04002  CMP.L	R0, #0
0x13F0	0x00280502  JMPC	R30, Z, #1, L__GPIO_Config56
;__Lib_GPIO.c, 425 :: 		
0x13F4	0x44844305  OR.L	R8, R8, #48
;__Lib_GPIO.c, 426 :: 		
0x13F8	0x4400C304  AND.L	R0, R1, #48
0x13FC	0x4400400D  BEXTU.L	R0, R0, #0
; configHigh end address is: 4 (R1)
0x1400	0x44948005  OR.L	R9, R9, R0
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
;__Lib_GPIO.c, 427 :: 		
0x1404	0x00300502  JMP	L_GPIO_Config27
L__GPIO_Config56:
;__Lib_GPIO.c, 423 :: 		
;__Lib_GPIO.c, 427 :: 		
L_GPIO_Config27:
;__Lib_GPIO.c, 429 :: 		
; setMask start address is: 36 (R9)
; clearMask start address is: 32 (R8)
0x1408	0x64010084  LDK.L	R0, #GPIO_VAL_00_31+0
0x140C	0x44010002  SUB.L	R0, R2, R0
0x1410	0x44104038  ASHL.L	R1, R0, #3
0x1414	0x6401001C  LDK.L	R0, #PIN_00_03+0
0x1418	0x44700010  ADD.L	R7, R0, R1
; regByteAddr start address is: 28 (R7)
;__Lib_GPIO.c, 431 :: 		
; tmpPinMask start address is: 44 (R11)
0x141C	0x44B1D00D  BEXTU.L	R11, R3, #256
;__Lib_GPIO.c, 432 :: 		
; cnt start address is: 24 (R6)
0x1420	0x64600000  LDK.L	R6, #0
; pinMask end address is: 12 (R3)
; portNumOfPins end address is: 20 (R5)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 24 (R6)
; port end address is: 8 (R2)
; dir end address is: 16 (R4)
0x1424	0x44A2D00D  BEXTU.L	R10, R5, #256
0x1428	0x4451D00D  BEXTU.L	R5, R3, #256
0x142C	0x44314000  MOVE.L	R3, R2
L_GPIO_Config28:
; cnt start address is: 24 (R6)
; tmpPinMask start address is: 44 (R11)
; regByteAddr start address is: 28 (R7)
; regByteAddr end address is: 28 (R7)
; clearMask start address is: 32 (R8)
; clearMask end address is: 32 (R8)
; setMask start address is: 36 (R9)
; setMask end address is: 36 (R9)
; portNumOfPins start address is: 40 (R10)
; dir start address is: 16 (R4)
; pinMask start address is: 20 (R5)
; port start address is: 12 (R3)
0x1430	0x5DE300A2  CMP.L	R6, R10
0x1434	0x00600521  JMPC	R30, C, #0, L_GPIO_Config29
; regByteAddr end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
;__Lib_GPIO.c, 434 :: 		
; setMask start address is: 36 (R9)
; clearMask start address is: 32 (R8)
; regByteAddr start address is: 28 (R7)
0x1438	0x4405C014  AND.L	R0, R11, #1
0x143C	0x5DE04002  CMP.L	R0, #0
0x1440	0x0028051E  JMPC	R30, Z, #1, L_GPIO_Config31
;__Lib_GPIO.c, 436 :: 		
0x1444	0x44138060  ADD.L	R1, R7, R6
0x1448	0xA8008000  LDI.B	R0, R1, #0
0x144C	0x440043F4  AND.L	R0, R0, #63
0x1450	0xB0100000  STI.B	R1, #0, R0
;__Lib_GPIO.c, 437 :: 		
0x1454	0x44238060  ADD.L	R2, R7, R6
0x1458	0x44147FF6  XOR.L	R1, R8, #-1
0x145C	0xA8010000  LDI.B	R0, R2, #0
0x1460	0x44000014  AND.L	R0, R0, R1
0x1464	0xB0200000  STI.B	R2, #0, R0
;__Lib_GPIO.c, 438 :: 		
0x1468	0x44138060  ADD.L	R1, R7, R6
0x146C	0xA8008000  LDI.B	R0, R1, #0
0x1470	0x44000095  OR.L	R0, R0, R9
0x1474	0xB0100000  STI.B	R1, #0, R0
;__Lib_GPIO.c, 439 :: 		
L_GPIO_Config31:
;__Lib_GPIO.c, 440 :: 		
0x1478	0x44B5C019  LSHR.L	R11, R11, #1
;__Lib_GPIO.c, 432 :: 		
0x147C	0x44634010  ADD.L	R6, R6, #1
;__Lib_GPIO.c, 441 :: 		
; regByteAddr end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
; portNumOfPins end address is: 40 (R10)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 24 (R6)
0x1480	0x0030050C  JMP	L_GPIO_Config28
L_GPIO_Config29:
;__Lib_GPIO.c, 447 :: 		
; clearMask start address is: 24 (R6)
0x1484	0x64600000  LDK.L	R6, #0
;__Lib_GPIO.c, 448 :: 		
; setMask start address is: 0 (R0)
0x1488	0x64000000  LDK.L	R0, #0
;__Lib_GPIO.c, 450 :: 		
; tmpPinMask start address is: 28 (R7)
0x148C	0x4472D00D  BEXTU.L	R7, R5, #256
; pinMask end address is: 20 (R5)
;__Lib_GPIO.c, 451 :: 		
; cnt start address is: 4 (R1)
0x1490	0x64100000  LDK.L	R1, #0
; port end address is: 12 (R3)
; setMask end address is: 0 (R0)
; tmpPinMask end address is: 28 (R7)
; clearMask end address is: 24 (R6)
; cnt end address is: 4 (R1)
0x1494	0x4421C000  MOVE.L	R2, R3
0x1498	0x44304000  MOVE.L	R3, R0
0x149C	0x4453C000  MOVE.L	R5, R7
L_GPIO_Config32:
; cnt start address is: 4 (R1)
; tmpPinMask start address is: 20 (R5)
; setMask start address is: 12 (R3)
; clearMask start address is: 24 (R6)
; port start address is: 8 (R2)
; dir start address is: 16 (R4)
; dir end address is: 16 (R4)
0x14A0	0x5DE0C202  CMP.L	R1, #32
0x14A4	0x00600537  JMPC	R30, C, #0, L_GPIO_Config33
; dir end address is: 16 (R4)
;__Lib_GPIO.c, 453 :: 		
; dir start address is: 16 (R4)
0x14A8	0x4402C014  AND.L	R0, R5, #1
0x14AC	0x5DE04002  CMP.L	R0, #0
0x14B0	0x00280534  JMPC	R30, Z, #1, L__GPIO_Config57
;__Lib_GPIO.c, 455 :: 		
0x14B4	0x6400000C  LDK.L	R0, #12
0x14B8	0x44000018  ASHL.L	R0, R0, R1
0x14BC	0x44630005  OR.L	R6, R6, R0
;__Lib_GPIO.c, 456 :: 		
0x14C0	0x4402500D  BEXTU.L	R0, R4, #256
0x14C4	0x44000018  ASHL.L	R0, R0, R1
0x14C8	0x44318005  OR.L	R3, R3, R0
; setMask end address is: 12 (R3)
; clearMask end address is: 24 (R6)
;__Lib_GPIO.c, 457 :: 		
0x14CC	0x00300534  JMP	L_GPIO_Config35
L__GPIO_Config57:
;__Lib_GPIO.c, 453 :: 		
;__Lib_GPIO.c, 457 :: 		
L_GPIO_Config35:
;__Lib_GPIO.c, 458 :: 		
; setMask start address is: 12 (R3)
; clearMask start address is: 24 (R6)
0x14D0	0x4452C019  LSHR.L	R5, R5, #1
;__Lib_GPIO.c, 451 :: 		
0x14D4	0x4410C040  ADD.L	R1, R1, #4
;__Lib_GPIO.c, 459 :: 		
; dir end address is: 16 (R4)
; tmpPinMask end address is: 20 (R5)
; cnt end address is: 4 (R1)
0x14D8	0x00300528  JMP	L_GPIO_Config32
L_GPIO_Config33:
;__Lib_GPIO.c, 461 :: 		
0x14DC	0x64010084  LDK.L	R0, #GPIO_VAL_00_31+0
0x14E0	0x44010002  SUB.L	R0, R2, R0
; port end address is: 8 (R2)
0x14E4	0x44104028  ASHL.L	R1, R0, #2
0x14E8	0x64010060  LDK.L	R0, #GPIO_CFG_00_07+0
0x14EC	0x44200010  ADD.L	R2, R0, R1
; regLongAddr start address is: 16 (R4)
0x14F0	0x44414000  MOVE.L	R4, R2
;__Lib_GPIO.c, 462 :: 		
0x14F4	0x44137FF6  XOR.L	R1, R6, #-1
; clearMask end address is: 24 (R6)
0x14F8	0xAC010000  LDI.L	R0, R2, #0
0x14FC	0x44000014  AND.L	R0, R0, R1
0x1500	0xB4200000  STI.L	R2, #0, R0
;__Lib_GPIO.c, 463 :: 		
0x1504	0xAC020000  LDI.L	R0, R4, #0
0x1508	0x44000035  OR.L	R0, R0, R3
; setMask end address is: 12 (R3)
0x150C	0xB4400000  STI.L	R4, #0, R0
; regLongAddr end address is: 16 (R4)
;__Lib_GPIO.c, 465 :: 		
0x1510	0x640000FF  LDK.L	R0, #255
;__Lib_GPIO.c, 466 :: 		
L_end_GPIO_Config:
0x1514	0x99D00000  UNLINK	LR
0x1518	0xA0000000  RETURN	
0x151C	0x000C00F0  	#786672
0x1520	0x00300F00  	#3149568
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO.c, 472 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 474 :: 		
0x1A38	0x6C300692  LPM.L	R3, $+16
0x1A3C	0x64200004  LDK.L	R2, #4
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1A40	0x003404CC  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 475 :: 		
L_end_GPIO_Digital_Output:
0x1A44	0xA0000000  RETURN	
0x1A48	0x00100215  	#1049109
; end of _GPIO_Digital_Output
easyft90x_v7_FT900__gpioInit_2:
;__ef_ft900_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 104 :: 		switch( pin )
0x1E2C	0x00300806  JMP	L_easyft90x_v7_FT900__gpioInit_239
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_241:
0x1E30	0x59E0C012  CMP.B	R1, #1
0x1E34	0x00200792  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_242
; dir end address is: 4 (R1)
0x1E38	0x64100040  LDK.L	R1, #64
0x1E3C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1E40	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1E44	0x00300795  JMP	L_easyft90x_v7_FT900__gpioInit_243
L_easyft90x_v7_FT900__gpioInit_242:
0x1E48	0x64100040  LDK.L	R1, #64
0x1E4C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1E50	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_243:
0x1E54	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_244:
; dir start address is: 4 (R1)
0x1E58	0x59E0C012  CMP.B	R1, #1
0x1E5C	0x0020079C  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_245
; dir end address is: 4 (R1)
0x1E60	0x64100010  LDK.L	R1, #16
0x1E64	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x1E68	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1E6C	0x0030079F  JMP	L_easyft90x_v7_FT900__gpioInit_246
L_easyft90x_v7_FT900__gpioInit_245:
0x1E70	0x64100010  LDK.L	R1, #16
0x1E74	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x1E78	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_246:
0x1E7C	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_247:
; dir start address is: 4 (R1)
0x1E80	0x59E0C012  CMP.B	R1, #1
0x1E84	0x002007A6  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_248
; dir end address is: 4 (R1)
0x1E88	0x64100020  LDK.L	R1, #32
0x1E8C	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x1E90	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1E94	0x003007A9  JMP	L_easyft90x_v7_FT900__gpioInit_249
L_easyft90x_v7_FT900__gpioInit_248:
0x1E98	0x64100020  LDK.L	R1, #32
0x1E9C	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x1EA0	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_249:
0x1EA4	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_250:
; dir start address is: 4 (R1)
0x1EA8	0x59E0C012  CMP.B	R1, #1
0x1EAC	0x002007B0  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_251
; dir end address is: 4 (R1)
0x1EB0	0x64100008  LDK.L	R1, #8
0x1EB4	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1EB8	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1EBC	0x003007B3  JMP	L_easyft90x_v7_FT900__gpioInit_252
L_easyft90x_v7_FT900__gpioInit_251:
0x1EC0	0x64100008  LDK.L	R1, #8
0x1EC4	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1EC8	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_252:
0x1ECC	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_253:
; dir start address is: 4 (R1)
0x1ED0	0x59E0C012  CMP.B	R1, #1
0x1ED4	0x002007BA  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_254
; dir end address is: 4 (R1)
0x1ED8	0x64100040  LDK.L	R1, #64
0x1EDC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1EE0	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1EE4	0x003007BD  JMP	L_easyft90x_v7_FT900__gpioInit_255
L_easyft90x_v7_FT900__gpioInit_254:
0x1EE8	0x64100040  LDK.L	R1, #64
0x1EEC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1EF0	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_255:
0x1EF4	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_256:
; dir start address is: 4 (R1)
0x1EF8	0x59E0C012  CMP.B	R1, #1
0x1EFC	0x002007C4  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_257
; dir end address is: 4 (R1)
0x1F00	0x64100020  LDK.L	R1, #32
0x1F04	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1F08	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1F0C	0x003007C7  JMP	L_easyft90x_v7_FT900__gpioInit_258
L_easyft90x_v7_FT900__gpioInit_257:
0x1F10	0x64100020  LDK.L	R1, #32
0x1F14	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x1F18	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_258:
0x1F1C	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_259:
; dir start address is: 4 (R1)
0x1F20	0x59E0C012  CMP.B	R1, #1
0x1F24	0x002007CE  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_260
; dir end address is: 4 (R1)
0x1F28	0x64100002  LDK.L	R1, #2
0x1F2C	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x1F30	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1F34	0x003007D1  JMP	L_easyft90x_v7_FT900__gpioInit_261
L_easyft90x_v7_FT900__gpioInit_260:
0x1F38	0x64100002  LDK.L	R1, #2
0x1F3C	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x1F40	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_261:
0x1F44	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_262:
; dir start address is: 4 (R1)
0x1F48	0x59E0C012  CMP.B	R1, #1
0x1F4C	0x002007D8  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_263
; dir end address is: 4 (R1)
0x1F50	0x64100020  LDK.L	R1, #32
0x1F54	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x1F58	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1F5C	0x003007DB  JMP	L_easyft90x_v7_FT900__gpioInit_264
L_easyft90x_v7_FT900__gpioInit_263:
0x1F60	0x64100020  LDK.L	R1, #32
0x1F64	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x1F68	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_264:
0x1F6C	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_265:
; dir start address is: 4 (R1)
0x1F70	0x59E0C012  CMP.B	R1, #1
0x1F74	0x002007E2  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_266
; dir end address is: 4 (R1)
0x1F78	0x64100020  LDK.L	R1, #32
0x1F7C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1F80	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1F84	0x003007E5  JMP	L_easyft90x_v7_FT900__gpioInit_267
L_easyft90x_v7_FT900__gpioInit_266:
0x1F88	0x64100020  LDK.L	R1, #32
0x1F8C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1F90	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_267:
0x1F94	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_268:
; dir start address is: 4 (R1)
0x1F98	0x59E0C012  CMP.B	R1, #1
0x1F9C	0x002007EC  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_269
; dir end address is: 4 (R1)
0x1FA0	0x64100010  LDK.L	R1, #16
0x1FA4	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1FA8	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1FAC	0x003007EF  JMP	L_easyft90x_v7_FT900__gpioInit_270
L_easyft90x_v7_FT900__gpioInit_269:
0x1FB0	0x64100010  LDK.L	R1, #16
0x1FB4	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x1FB8	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_270:
0x1FBC	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_271:
; dir start address is: 4 (R1)
0x1FC0	0x59E0C012  CMP.B	R1, #1
0x1FC4	0x002007F6  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_272
; dir end address is: 4 (R1)
0x1FC8	0x64100010  LDK.L	R1, #16
0x1FCC	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x1FD0	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1FD4	0x003007F9  JMP	L_easyft90x_v7_FT900__gpioInit_273
L_easyft90x_v7_FT900__gpioInit_272:
0x1FD8	0x64100010  LDK.L	R1, #16
0x1FDC	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x1FE0	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_273:
0x1FE4	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_274:
; dir start address is: 4 (R1)
0x1FE8	0x59E0C012  CMP.B	R1, #1
0x1FEC	0x00200800  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_275
; dir end address is: 4 (R1)
0x1FF0	0x64100020  LDK.L	R1, #32
0x1FF4	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x1FF8	0x0034067A  CALL	_GPIO_Digital_Input+0
0x1FFC	0x00300803  JMP	L_easyft90x_v7_FT900__gpioInit_276
L_easyft90x_v7_FT900__gpioInit_275:
0x2000	0x64100020  LDK.L	R1, #32
0x2004	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2008	0x0034068E  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_276:
0x200C	0x0030081F  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_277:
0x2010	0x64000001  LDK.L	R0, #1
0x2014	0x00300820  JMP	L_end__gpioInit_2
;__ef_ft900_gpio.c, 119 :: 		}
L_easyft90x_v7_FT900__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2018	0x59E04002  CMP.B	R0, #0
0x201C	0x0028078C  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_241
0x2020	0x59E04012  CMP.B	R0, #1
0x2024	0x00280796  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_244
0x2028	0x59E04022  CMP.B	R0, #2
0x202C	0x002807A0  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_247
0x2030	0x59E04032  CMP.B	R0, #3
0x2034	0x002807AA  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_250
0x2038	0x59E04042  CMP.B	R0, #4
0x203C	0x002807B4  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_253
0x2040	0x59E04052  CMP.B	R0, #5
0x2044	0x002807BE  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_256
0x2048	0x59E04062  CMP.B	R0, #6
0x204C	0x002807C8  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_259
0x2050	0x59E04072  CMP.B	R0, #7
0x2054	0x002807D2  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_262
0x2058	0x59E04082  CMP.B	R0, #8
0x205C	0x002807DC  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_265
0x2060	0x59E04092  CMP.B	R0, #9
0x2064	0x002807E6  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_268
0x2068	0x59E040A2  CMP.B	R0, #10
0x206C	0x002807F0  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_271
0x2070	0x59E040B2  CMP.B	R0, #11
0x2074	0x002807FA  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2078	0x00300804  JMP	L_easyft90x_v7_FT900__gpioInit_277
L_easyft90x_v7_FT900__gpioInit_240:
;__ef_ft900_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x207C	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x2080	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_2
_mikrobus_logInit:
;easyft90x_v7_FT900.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x22BC	0x95D00004  LINK	LR, #4
0x22C0	0xB5F08000  STI.L	SP, #0, R1
0x22C4	0x4410500D  BEXTU.L	R1, R0, #256
0x22C8	0xAC0F8000  LDI.L	R0, SP, #0
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 4 (R1)
; baud start address is: 0 (R0)
;easyft90x_v7_FT900.c, 285 :: 		switch( port )
0x22CC	0x003008BC  JMP	L_mikrobus_logInit83
; port end address is: 4 (R1)
;easyft90x_v7_FT900.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit85:
; baud end address is: 0 (R0)
0x22D0	0x00340826  CALL	easyft90x_v7_FT900__log_init1+0
0x22D4	0x003008C3  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit86:
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
0x22D8	0x00340821  CALL	easyft90x_v7_FT900__log_init2+0
0x22DC	0x003008C3  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit87:
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
0x22E0	0x00340832  CALL	easyft90x_v7_FT900__log_initUart+0
0x22E4	0x003008C3  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit88:
0x22E8	0x64000001  LDK.L	R0, #1
0x22EC	0x003008C3  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 315 :: 		}
L_mikrobus_logInit83:
; baud start address is: 0 (R0)
; port start address is: 4 (R1)
0x22F0	0x59E0C002  CMP.B	R1, #0
0x22F4	0x002808B4  JMPC	R30, Z, #1, L_mikrobus_logInit85
0x22F8	0x59E0C012  CMP.B	R1, #1
0x22FC	0x002808B6  JMPC	R30, Z, #1, L_mikrobus_logInit86
0x2300	0x59E0C102  CMP.B	R1, #16
0x2304	0x002808B8  JMPC	R30, Z, #1, L_mikrobus_logInit87
; port end address is: 4 (R1)
; baud end address is: 0 (R0)
0x2308	0x003008BA  JMP	L_mikrobus_logInit88
;easyft90x_v7_FT900.c, 317 :: 		}
L_end_mikrobus_logInit:
0x230C	0x99D00000  UNLINK	LR
0x2310	0xA0000000  RETURN	
; end of _mikrobus_logInit
easyft90x_v7_FT900__log_init1:
;__ef_ft900_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x2098	0x00340687  CALL	_UART2_Init+0
;__ef_ft900_log.c, 26 :: 		logger = UART2_Write;
0x209C	0x64001A0C  LDK.L	R0, #_UART2_Write+0
0x20A0	0xBC00014C  STA.L	_logger+0, R0
;__ef_ft900_log.c, 27 :: 		return 0;
0x20A4	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 28 :: 		}
L_end__log_init1:
0x20A8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init1
_UART2_Init:
;__Lib_UART.c, 682 :: 		
; baudRate start address is: 0 (R0)
0x1A1C	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 4 (R1)
;__Lib_UART.c, 684 :: 		
0x1A20	0xC40000DC  LDA.L	R0, __Lib_UART_UART2+0
0x1A24	0x64400000  LDK.L	R4, #0
0x1A28	0x64300000  LDK.L	R3, #0
0x1A2C	0x64200003  LDK.L	R2, #3
; baudRate end address is: 4 (R1)
0x1A30	0x00340549  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 685 :: 		
L_end_UART2_Init:
0x1A34	0xA0000000  RETURN	
; end of _UART2_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1524	0x95D0000C  LINK	LR, #12
0x1528	0x44A04000  MOVE.L	R10, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 40 (R10)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x152C	0xC40000E0  LDA.L	R0, __Lib_UART_UART1+0
0x1530	0x5DE50002  CMP.L	R10, R0
0x1534	0x00200557  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x1538	0x640FFFFF  LDK.L	R0, #_UART1_Read+0
0x153C	0xBC000154  STA.L	_UART_Rd_Ptr+0, R0
;__Lib_UART.c, 1993 :: 		
0x1540	0x640019FC  LDK.L	R0, #_UART1_Write+0
0x1544	0xBC000158  STA.L	_UART_Wr_Ptr+0, R0
;__Lib_UART.c, 1994 :: 		
0x1548	0x640FFFFF  LDK.L	R0, #_UART1_Data_Ready+0
0x154C	0xBC00015C  STA.L	_UART_Rdy_Ptr+0, R0
;__Lib_UART.c, 1995 :: 		
0x1550	0x640FFFFF  LDK.L	R0, #_UART1_Tx_Idle+0
0x1554	0xBC000160  STA.L	_UART_Tx_Idle_Ptr+0, R0
;__Lib_UART.c, 1996 :: 		
0x1558	0x00300562  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x155C	0xC40000DC  LDA.L	R0, __Lib_UART_UART2+0
0x1560	0x5DE50002  CMP.L	R10, R0
0x1564	0x00200562  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x1568	0x640FFFFF  LDK.L	R0, #_UART2_Read+0
0x156C	0xBC000154  STA.L	_UART_Rd_Ptr+0, R0
;__Lib_UART.c, 2000 :: 		
0x1570	0x64001A0C  LDK.L	R0, #_UART2_Write+0
0x1574	0xBC000158  STA.L	_UART_Wr_Ptr+0, R0
;__Lib_UART.c, 2001 :: 		
0x1578	0x640FFFFF  LDK.L	R0, #_UART2_Data_Ready+0
0x157C	0xBC00015C  STA.L	_UART_Rdy_Ptr+0, R0
;__Lib_UART.c, 2002 :: 		
0x1580	0x640FFFFF  LDK.L	R0, #_UART2_Tx_Idle+0
0x1584	0xBC000160  STA.L	_UART_Tx_Idle_Ptr+0, R0
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x1588	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x158C	0x003404AA  CALL	_Get_Peripheral_Clock_kHz+0
0x1590	0x641003E8  LDK.L	R1, #1000
0x1594	0xF4000018  MUL.L	R0, R0, R1
0x1598	0xB5F00000  STI.L	SP, #0, R0
;__Lib_UART.c, 2007 :: 		
0x159C	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x15A0	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x15A4	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x15A8	0x44054000  MOVE.L	R0, R10
0x15AC	0x0034047D  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x15B0	0x44054000  MOVE.L	R0, R10
0x15B4	0x00340328  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x15B8	0x6410000F  LDK.L	R1, #15
0x15BC	0x44054000  MOVE.L	R0, R10
0x15C0	0x003402D5  CALL	__Lib_UART_UARTx_Read_ICR+0
0x15C4	0x44107FE4  AND.L	R1, R0, #-2
0x15C8	0x64200026  LDK.L	R2, #38
0x15CC	0x4410D00D  BEXTU.L	R1, R1, #256
0x15D0	0x44054000  MOVE.L	R0, R10
0x15D4	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x15D8	0xAC2F8000  LDI.L	R2, SP, #0
0x15DC	0xAC1F8008  LDI.L	R1, SP, #8
0x15E0	0x44054000  MOVE.L	R0, R10
0x15E4	0x00340335  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x15E8	0xA81F8005  LDI.B	R1, SP, #5
0x15EC	0x44054000  MOVE.L	R0, R10
0x15F0	0x00340362  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x15F4	0xA81F8004  LDI.B	R1, SP, #4
0x15F8	0x44054000  MOVE.L	R0, R10
0x15FC	0x00340398  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x1600	0xA81F8006  LDI.B	R1, SP, #6
0x1604	0x44054000  MOVE.L	R0, R10
0x1608	0x00340291  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x160C	0x44054000  MOVE.L	R0, R10
; UARTx end address is: 40 (R10)
0x1610	0x0034032C  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x1614	0x99D00000  UNLINK	LR
0x1618	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x12A8	0xC4010008  LDA.L	R0, CLKCFG+0
0x12AC	0x440043FD  BEXTU.L	R0, R0, #63
0x12B0	0x5DE04002  CMP.L	R0, #0
0x12B4	0x002804B7  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x12B8	0xC4010008  LDA.L	R0, CLKCFG+0
0x12BC	0x44004109  LSHR.L	R0, R0, #16
0x12C0	0x440040F4  AND.L	R0, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x12C4	0x64100001  LDK.L	R1, #1
0x12C8	0x44108008  ASHL.L	R1, R1, R0
0x12CC	0x4410C00C  BEXTS.L	R1, R1, #0
0x12D0	0x640186A0  LDK.L	R0, #100000
0x12D4	0xF4000012  DIV.L	R0, R0, R1
0x12D8	0x003004B8  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x12DC	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x12E0	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x11F4	0xC41000E0  LDA.L	R1, __Lib_UART_UART1+0
0x11F8	0x5DE00012  CMP.L	R0, R1
0x11FC	0x00200494  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x1200	0xC4010008  LDA.L	R0, CLKCFG+0
0x1204	0x44004105  OR.L	R0, R0, #16
0x1208	0xBC010008  STA.L	CLKCFG+0, R0
;__Lib_UART.c, 851 :: 		
0x120C	0xC401004C  LDA.L	R0, PIN_48_51+0
0x1210	0x641F0000  LDK.L	R1, #-65536
0x1214	0x44000014  AND.L	R0, R0, R1
0x1218	0xBC01004C  STA.L	PIN_48_51+0, R0
;__Lib_UART.c, 852 :: 		
0x121C	0xC411004C  LDA.L	R1, PIN_48_51+0
0x1220	0x6400D0D0  LDK.L	R0, #53456
0x1224	0x44008005  OR.L	R0, R1, R0
0x1228	0xBC01004C  STA.L	PIN_48_51+0, R0
;__Lib_UART.c, 856 :: 		
0x122C	0xC4110018  LDA.L	R1, MSC0CFG+0
0x1230	0x6C0004A8  LPM.L	R0, $+112
0x1234	0x44008004  AND.L	R0, R1, R0
0x1238	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 857 :: 		
0x123C	0xC4110018  LDA.L	R1, MSC0CFG+0
0x1240	0x6C0004A9  LPM.L	R0, $+100
0x1244	0x44008005  OR.L	R0, R1, R0
0x1248	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 858 :: 		
0x124C	0x003004A7  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x1250	0xC4010008  LDA.L	R0, CLKCFG+0
0x1254	0x44004085  OR.L	R0, R0, #8
0x1258	0xBC010008  STA.L	CLKCFG+0, R0
;__Lib_UART.c, 865 :: 		
0x125C	0xC4010050  LDA.L	R0, PIN_52_55+0
0x1260	0x641F0000  LDK.L	R1, #-65536
0x1264	0x44000014  AND.L	R0, R0, R1
0x1268	0xBC010050  STA.L	PIN_52_55+0, R0
;__Lib_UART.c, 866 :: 		
0x126C	0xC4110050  LDA.L	R1, PIN_52_55+0
0x1270	0x64009090  LDK.L	R0, #37008
0x1274	0x44008005  OR.L	R0, R1, R0
0x1278	0xBC010050  STA.L	PIN_52_55+0, R0
;__Lib_UART.c, 869 :: 		
0x127C	0xC4110018  LDA.L	R1, MSC0CFG+0
0x1280	0x6C0004A8  LPM.L	R0, $+32
0x1284	0x44008004  AND.L	R0, R1, R0
0x1288	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 870 :: 		
0x128C	0xC4110018  LDA.L	R1, MSC0CFG+0
0x1290	0x64050000  LDK.L	R0, #327680
0x1294	0x44008005  OR.L	R0, R1, R0
0x1298	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x129C	0xA0000000  RETURN	
0x12A0	0xFF00FFFF  	#-16711681
0x12A4	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x0CA0	0x6420000C  LDK.L	R2, #12
0x0CA4	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x0CA8	0x003401D2  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x0CAC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0748	0x44604000  MOVE.L	R6, R0
0x074C	0x4450D00D  BEXTU.L	R5, R1, #256
0x0750	0x4441500D  BEXTU.L	R4, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; val start address is: 20 (R5)
; addr start address is: 16 (R4)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 12 (R3)
0x0754	0x64300000  LDK.L	R3, #0
;__Lib_UART.c, 1595 :: 		
0x0758	0x44034560  ADD.L	R0, R6, #86
0x075C	0xA8000000  LDI.B	R0, R0, #0
0x0760	0x59E04BF2  CMP.B	R0, #191
0x0764	0x002001E7  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1597 :: 		
0x0768	0x44034560  ADD.L	R0, R6, #86
0x076C	0xA8300000  LDI.B	R3, R0, #0
; tmpLCR start address is: 12 (R3)
;__Lib_UART.c, 1598 :: 		
0x0770	0x44134550  ADD.L	R1, R6, #85
0x0774	0xA8108000  LDI.B	R1, R1, #0
0x0778	0x4410C7F4  AND.L	R1, R1, #127
0x077C	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1599 :: 		
0x0780	0x44034560  ADD.L	R0, R6, #86
0x0784	0xA8000000  LDI.B	R0, R0, #0
0x0788	0x4410500D  BEXTU.L	R1, R0, #256
0x078C	0x64200027  LDK.L	R2, #39
0x0790	0x44034000  MOVE.L	R0, R6
0x0794	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1600 :: 		
0x0798	0x003001E7  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 12 (R3)
0x079C	0x59E24002  CMP.B	R4, #0
0x07A0	0x002001EB  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x07A4	0x44034540  ADD.L	R0, R6, #84
0x07A8	0xB0028000  STI.B	R0, #0, R5
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x07AC	0x6420002B  LDK.L	R2, #43
0x07B0	0x4412500D  BEXTU.L	R1, R4, #256
; addr end address is: 16 (R4)
0x07B4	0x44034000  MOVE.L	R0, R6
0x07B8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x07BC	0x64200035  LDK.L	R2, #53
0x07C0	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x07C4	0x44034000  MOVE.L	R0, R6
0x07C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x07CC	0x59E1CBF2  CMP.B	R3, #191
0x07D0	0x002001FD  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x07D4	0x44034560  ADD.L	R0, R6, #86
0x07D8	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1617 :: 		
0x07DC	0x44034560  ADD.L	R0, R6, #86
0x07E0	0xA8000000  LDI.B	R0, R0, #0
0x07E4	0x4410500D  BEXTU.L	R1, R0, #256
0x07E8	0x64200027  LDK.L	R2, #39
0x07EC	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x07F0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x07F4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0090	0x00300062  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0094	0x44204040  ADD.L	R2, R0, #4
; UARTx end address is: 0 (R0)
0x0098	0xAC010000  LDI.L	R0, R2, #0
0x009C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00A0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00A4	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x00A8	0xAC010000  LDI.L	R0, R2, #0
0x00AC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00B0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00B4	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x00B8	0xAC010000  LDI.L	R0, R2, #0
0x00BC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00C0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C4	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x00C8	0xAC010000  LDI.L	R0, R2, #0
0x00CC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00D0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D4	0x44204180  ADD.L	R2, R0, #24
; UARTx end address is: 0 (R0)
0x00D8	0xAC010000  LDI.L	R0, R2, #0
0x00DC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00E0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E4	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x00E8	0xAC010000  LDI.L	R0, R2, #0
0x00EC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x00F0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F4	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x00F8	0xAC010000  LDI.L	R0, R2, #0
0x00FC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0100	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0104	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x0108	0xAC010000  LDI.L	R0, R2, #0
0x010C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0110	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0114	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x0118	0xAC010000  LDI.L	R0, R2, #0
0x011C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0120	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0124	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x0128	0xAC010000  LDI.L	R0, R2, #0
0x012C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0130	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0134	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x0138	0xAC010000  LDI.L	R0, R2, #0
0x013C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0140	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0144	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x0148	0xAC010000  LDI.L	R0, R2, #0
0x014C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0150	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0154	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x0158	0xAC010000  LDI.L	R0, R2, #0
0x015C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0160	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0164	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x0168	0xAC010000  LDI.L	R0, R2, #0
0x016C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0170	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0174	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x0178	0xAC010000  LDI.L	R0, R2, #0
0x017C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0180	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0184	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0188	0x59E14212  CMP.B	R2, #33
0x018C	0x00280025  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0190	0x59E14232  CMP.B	R2, #35
0x0194	0x00280029  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0198	0x59E14222  CMP.B	R2, #34
0x019C	0x0028002D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01A0	0x59E14242  CMP.B	R2, #36
0x01A4	0x00280031  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01A8	0x59E14262  CMP.B	R2, #38
0x01AC	0x00280035  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01B0	0x59E14272  CMP.B	R2, #39
0x01B4	0x00280039  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01B8	0x59E14282  CMP.B	R2, #40
0x01BC	0x0028003D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01C0	0x59E142B2  CMP.B	R2, #43
0x01C4	0x00280041  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01C8	0x59E142C2  CMP.B	R2, #44
0x01CC	0x00280045  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01D0	0x59E142D2  CMP.B	R2, #45
0x01D4	0x00280049  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01D8	0x59E142E2  CMP.B	R2, #46
0x01DC	0x0028004D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01E0	0x59E14302  CMP.B	R2, #48
0x01E4	0x00280051  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x01E8	0x59E14312  CMP.B	R2, #49
0x01EC	0x00280055  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x01F0	0x59E14322  CMP.B	R2, #50
0x01F4	0x00280059  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x01F8	0x59E14352  CMP.B	R2, #53
0x01FC	0x0028005D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0200	0x00300061  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0204	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0B54	0x44404000  MOVE.L	R4, R0
0x0B58	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 12 (R3)
0x0B5C	0x64300000  LDK.L	R3, #0
;__Lib_UART.c, 1535 :: 		
0x0B60	0x44024560  ADD.L	R0, R4, #86
0x0B64	0xA8000000  LDI.B	R0, R0, #0
0x0B68	0x59E04BF2  CMP.B	R0, #191
0x0B6C	0x002002E9  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1537 :: 		
0x0B70	0x44124560  ADD.L	R1, R4, #86
0x0B74	0xA8308000  LDI.B	R3, R1, #0
; tmpLCR start address is: 12 (R3)
;__Lib_UART.c, 1538 :: 		
0x0B78	0x44024550  ADD.L	R0, R4, #85
0x0B7C	0xA8000000  LDI.B	R0, R0, #0
0x0B80	0x440047F4  AND.L	R0, R0, #127
0x0B84	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1539 :: 		
0x0B88	0x44024560  ADD.L	R0, R4, #86
0x0B8C	0xA8000000  LDI.B	R0, R0, #0
0x0B90	0x4410500D  BEXTU.L	R1, R0, #256
0x0B94	0x64200027  LDK.L	R2, #39
0x0B98	0x44024000  MOVE.L	R0, R4
0x0B9C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1540 :: 		
0x0BA0	0x003002E9  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 12 (R3)
0x0BA4	0x59E2C002  CMP.B	R5, #0
0x0BA8	0x002002F8  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 20 (R5)
;__Lib_UART.c, 1547 :: 		
0x0BAC	0x6420002B  LDK.L	R2, #43
0x0BB0	0x64100000  LDK.L	R1, #0
0x0BB4	0x44024000  MOVE.L	R0, R4
0x0BB8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x0BBC	0x44024540  ADD.L	R0, R4, #84
0x0BC0	0xA8000000  LDI.B	R0, R0, #0
0x0BC4	0x4410500D  BEXTU.L	R1, R0, #256
0x0BC8	0x64200035  LDK.L	R2, #53
0x0BCC	0x44024000  MOVE.L	R0, R4
0x0BD0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x0BD4	0x44024540  ADD.L	R0, R4, #84
0x0BD8	0xA8500000  LDI.B	R5, R0, #0
; regVal start address is: 20 (R5)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 20 (R5)
0x0BDC	0x0030031C  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 20 (R5)
0x0BE0	0x6420002B  LDK.L	R2, #43
0x0BE4	0x64100000  LDK.L	R1, #0
0x0BE8	0x44024000  MOVE.L	R0, R4
0x0BEC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x0BF0	0x44124540  ADD.L	R1, R4, #84
0x0BF4	0xA8008000  LDI.B	R0, R1, #0
0x0BF8	0x44004405  OR.L	R0, R0, #64
0x0BFC	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1557 :: 		
0x0C00	0x44024540  ADD.L	R0, R4, #84
0x0C04	0xA8000000  LDI.B	R0, R0, #0
0x0C08	0x4410500D  BEXTU.L	R1, R0, #256
0x0C0C	0x64200035  LDK.L	R2, #53
0x0C10	0x44024000  MOVE.L	R0, R4
0x0C14	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x0C18	0x6420002B  LDK.L	R2, #43
0x0C1C	0x4412D00D  BEXTU.L	R1, R5, #256
; addr end address is: 20 (R5)
0x0C20	0x44024000  MOVE.L	R0, R4
0x0C24	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x0C28	0x64100035  LDK.L	R1, #53
0x0C2C	0x44024000  MOVE.L	R0, R4
0x0C30	0x003401FE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0C34	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1563 :: 		
0x0C38	0x6420002B  LDK.L	R2, #43
0x0C3C	0x64100000  LDK.L	R1, #0
0x0C40	0x44024000  MOVE.L	R0, R4
0x0C44	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x0C48	0x44124540  ADD.L	R1, R4, #84
0x0C4C	0xA8008000  LDI.B	R0, R1, #0
0x0C50	0x44007BF4  AND.L	R0, R0, #-65
0x0C54	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1565 :: 		
0x0C58	0x44024540  ADD.L	R0, R4, #84
0x0C5C	0xA8000000  LDI.B	R0, R0, #0
0x0C60	0x4410500D  BEXTU.L	R1, R0, #256
0x0C64	0x64200035  LDK.L	R2, #53
0x0C68	0x44024000  MOVE.L	R0, R4
0x0C6C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 20 (R5)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 20 (R5)
0x0C70	0x59E1CBF2  CMP.B	R3, #191
0x0C74	0x00200326  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x0C78	0x44024560  ADD.L	R0, R4, #86
0x0C7C	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1572 :: 		
0x0C80	0x44024560  ADD.L	R0, R4, #86
0x0C84	0xA8000000  LDI.B	R0, R0, #0
0x0C88	0x4410500D  BEXTU.L	R1, R0, #256
0x0C8C	0x64200027  LDK.L	R2, #39
0x0C90	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0C94	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x0C98	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x0C9C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x07F8	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x07FC	0x0030024D  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x0800	0xAC100000  LDI.L	R1, R0, #0
; UARTx end address is: 0 (R0)
0x0804	0xA8008000  LDI.B	R0, R1, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x0808	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x080C	0x441040C0  ADD.L	R1, R0, #12
; UARTx end address is: 0 (R0)
0x0810	0xAC008000  LDI.L	R0, R1, #0
0x0814	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x0818	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x081C	0x44104080  ADD.L	R1, R0, #8
; UARTx end address is: 0 (R0)
0x0820	0xAC008000  LDI.L	R0, R1, #0
0x0824	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x0828	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x082C	0x44104100  ADD.L	R1, R0, #16
; UARTx end address is: 0 (R0)
0x0830	0xAC008000  LDI.L	R0, R1, #0
0x0834	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x0838	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x083C	0x44104140  ADD.L	R1, R0, #20
; UARTx end address is: 0 (R0)
0x0840	0xAC008000  LDI.L	R0, R1, #0
0x0844	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x0848	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x084C	0x441041C0  ADD.L	R1, R0, #28
; UARTx end address is: 0 (R0)
0x0850	0xAC008000  LDI.L	R0, R1, #0
0x0854	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x0858	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x085C	0x44104200  ADD.L	R1, R0, #32
; UARTx end address is: 0 (R0)
0x0860	0xAC008000  LDI.L	R0, R1, #0
0x0864	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x0868	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x086C	0x44104240  ADD.L	R1, R0, #36
; UARTx end address is: 0 (R0)
0x0870	0xAC008000  LDI.L	R0, R1, #0
0x0874	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x0878	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x087C	0x44104280  ADD.L	R1, R0, #40
; UARTx end address is: 0 (R0)
0x0880	0xAC008000  LDI.L	R0, R1, #0
0x0884	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x0888	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x088C	0x441042C0  ADD.L	R1, R0, #44
; UARTx end address is: 0 (R0)
0x0890	0xAC008000  LDI.L	R0, R1, #0
0x0894	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x0898	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x089C	0x44104300  ADD.L	R1, R0, #48
; UARTx end address is: 0 (R0)
0x08A0	0xAC008000  LDI.L	R0, R1, #0
0x08A4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x08A8	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x08AC	0x44104340  ADD.L	R1, R0, #52
; UARTx end address is: 0 (R0)
0x08B0	0xAC008000  LDI.L	R0, R1, #0
0x08B4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x08B8	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x08BC	0x44104380  ADD.L	R1, R0, #56
; UARTx end address is: 0 (R0)
0x08C0	0xAC008000  LDI.L	R0, R1, #0
0x08C4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x08C8	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x08CC	0x441043C0  ADD.L	R1, R0, #60
; UARTx end address is: 0 (R0)
0x08D0	0xAC008000  LDI.L	R0, R1, #0
0x08D4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x08D8	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x08DC	0x44104400  ADD.L	R1, R0, #64
; UARTx end address is: 0 (R0)
0x08E0	0xAC008000  LDI.L	R0, R1, #0
0x08E4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x08E8	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x08EC	0x44104440  ADD.L	R1, R0, #68
; UARTx end address is: 0 (R0)
0x08F0	0xAC008000  LDI.L	R0, R1, #0
0x08F4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x08F8	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x08FC	0x441044C0  ADD.L	R1, R0, #76
; UARTx end address is: 0 (R0)
0x0900	0xAC008000  LDI.L	R0, R1, #0
0x0904	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x0908	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x090C	0x44104480  ADD.L	R1, R0, #72
; UARTx end address is: 0 (R0)
0x0910	0xAC008000  LDI.L	R0, R1, #0
0x0914	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x0918	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x091C	0x44104500  ADD.L	R1, R0, #80
; UARTx end address is: 0 (R0)
0x0920	0xAC008000  LDI.L	R0, R1, #0
0x0924	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x0928	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x092C	0x4401500D  BEXTU.L	R0, R2, #256
0x0930	0x00300274  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0934	0x59E0C202  CMP.B	R1, #32
0x0938	0x00280200  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x093C	0x59E0C232  CMP.B	R1, #35
0x0940	0x00280203  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x0944	0x59E0C222  CMP.B	R1, #34
0x0948	0x00280207  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x094C	0x59E0C242  CMP.B	R1, #36
0x0950	0x0028020B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x0954	0x59E0C252  CMP.B	R1, #37
0x0958	0x0028020F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x095C	0x59E0C272  CMP.B	R1, #39
0x0960	0x00280213  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x0964	0x59E0C282  CMP.B	R1, #40
0x0968	0x00280217  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x096C	0x59E0C292  CMP.B	R1, #41
0x0970	0x0028021B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x0974	0x59E0C2A2  CMP.B	R1, #42
0x0978	0x0028021F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x097C	0x59E0C2B2  CMP.B	R1, #43
0x0980	0x00280223  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x0984	0x59E0C2C2  CMP.B	R1, #44
0x0988	0x00280227  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x098C	0x59E0C2D2  CMP.B	R1, #45
0x0990	0x0028022B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x0994	0x59E0C2E2  CMP.B	R1, #46
0x0998	0x0028022F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x099C	0x59E0C302  CMP.B	R1, #48
0x09A0	0x00280233  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x09A4	0x59E0C312  CMP.B	R1, #49
0x09A8	0x00280237  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x09AC	0x59E0C322  CMP.B	R1, #50
0x09B0	0x0028023B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x09B4	0x59E0C342  CMP.B	R1, #52
0x09B8	0x0028023F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x09BC	0x59E0C332  CMP.B	R1, #51
0x09C0	0x00280243  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x09C4	0x59E0C352  CMP.B	R1, #53
0x09C8	0x00280247  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x09CC	0x0030024B  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x09D0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0EB0	0x44504000  MOVE.L	R5, R0
0x0EB4	0x4440D00D  BEXTU.L	R4, R1, #256
0x0EB8	0x4431500D  BEXTU.L	R3, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 16 (R4)
; addr start address is: 12 (R3)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 24 (R6)
0x0EBC	0x64600000  LDK.L	R6, #0
; tmpLCR1 start address is: 28 (R7)
0x0EC0	0x64700000  LDK.L	R7, #0
;__Lib_UART.c, 1268 :: 		
0x0EC4	0x0030046F  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 12 (R3)
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x0EC8	0x4402C560  ADD.L	R0, R5, #86
0x0ECC	0xA8000000  LDI.B	R0, R0, #0
0x0ED0	0x44004804  AND.L	R0, R0, #128
0x0ED4	0x59E04802  CMP.B	R0, #128
0x0ED8	0x002003C4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1275 :: 		
0x0EDC	0x4412C560  ADD.L	R1, R5, #86
0x0EE0	0xA8608000  LDI.B	R6, R1, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1276 :: 		
0x0EE4	0x4402C550  ADD.L	R0, R5, #85
0x0EE8	0xA8000000  LDI.B	R0, R0, #0
0x0EEC	0x440047F4  AND.L	R0, R0, #127
0x0EF0	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1277 :: 		
0x0EF4	0x4402C560  ADD.L	R0, R5, #86
0x0EF8	0xA8000000  LDI.B	R0, R0, #0
0x0EFC	0x4410500D  BEXTU.L	R1, R0, #256
0x0F00	0x64200027  LDK.L	R2, #39
0x0F04	0x4402C000  MOVE.L	R0, R5
0x0F08	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1278 :: 		
0x0F0C	0x003003C4  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 24 (R6)
0x0F10	0x64200021  LDK.L	R2, #33
0x0F14	0x4412500D  BEXTU.L	R1, R4, #256
; val end address is: 16 (R4)
0x0F18	0x4402C000  MOVE.L	R0, R5
0x0F1C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x0F20	0x44034804  AND.L	R0, R6, #128
0x0F24	0x59E04802  CMP.B	R0, #128
0x0F28	0x002003D3  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x0F2C	0x4402C560  ADD.L	R0, R5, #86
0x0F30	0xB0030000  STI.B	R0, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1286 :: 		
0x0F34	0x4402C560  ADD.L	R0, R5, #86
0x0F38	0xA8000000  LDI.B	R0, R0, #0
0x0F3C	0x4410500D  BEXTU.L	R1, R0, #256
0x0F40	0x64200027  LDK.L	R2, #39
0x0F44	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0F48	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x0F4C	0x0030047C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 24 (R6)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
0x0F50	0x4402C560  ADD.L	R0, R5, #86
0x0F54	0xA8000000  LDI.B	R0, R0, #0
0x0F58	0x44004804  AND.L	R0, R0, #128
0x0F5C	0x59E04802  CMP.B	R0, #128
0x0F60	0x002003E6  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1297 :: 		
0x0F64	0x4402C560  ADD.L	R0, R5, #86
0x0F68	0xA8600000  LDI.B	R6, R0, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1298 :: 		
0x0F6C	0x4412C550  ADD.L	R1, R5, #85
0x0F70	0xA8108000  LDI.B	R1, R1, #0
0x0F74	0x4410C7F4  AND.L	R1, R1, #127
0x0F78	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1299 :: 		
0x0F7C	0x4402C560  ADD.L	R0, R5, #86
0x0F80	0xA8000000  LDI.B	R0, R0, #0
0x0F84	0x4410500D  BEXTU.L	R1, R0, #256
0x0F88	0x64200027  LDK.L	R2, #39
0x0F8C	0x4402C000  MOVE.L	R0, R5
0x0F90	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1300 :: 		
0x0F94	0x003003E6  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 24 (R6)
0x0F98	0x4402C540  ADD.L	R0, R5, #84
0x0F9C	0xA8000000  LDI.B	R0, R0, #0
0x0FA0	0x44004804  AND.L	R0, R0, #128
0x0FA4	0x59E04802  CMP.B	R0, #128
0x0FA8	0x002003F5  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x0FAC	0x6420002B  LDK.L	R2, #43
0x0FB0	0x64100000  LDK.L	R1, #0
0x0FB4	0x4402C000  MOVE.L	R0, R5
0x0FB8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x0FBC	0x4402C540  ADD.L	R0, R5, #84
0x0FC0	0xA8000000  LDI.B	R0, R0, #0
0x0FC4	0x441047F4  AND.L	R1, R0, #127
0x0FC8	0x64200035  LDK.L	R2, #53
0x0FCC	0x4402C000  MOVE.L	R0, R5
0x0FD0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x0FD4	0x64200024  LDK.L	R2, #36
0x0FD8	0x4412500D  BEXTU.L	R1, R4, #256
; val end address is: 16 (R4)
0x0FDC	0x4402C000  MOVE.L	R0, R5
0x0FE0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x0FE4	0x4402C540  ADD.L	R0, R5, #84
0x0FE8	0xA8000000  LDI.B	R0, R0, #0
0x0FEC	0x44004804  AND.L	R0, R0, #128
0x0FF0	0x59E04802  CMP.B	R0, #128
0x0FF4	0x00200408  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x0FF8	0x6420002B  LDK.L	R2, #43
0x0FFC	0x64100000  LDK.L	R1, #0
0x1000	0x4402C000  MOVE.L	R0, R5
0x1004	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x1008	0x4402C540  ADD.L	R0, R5, #84
0x100C	0xA8000000  LDI.B	R0, R0, #0
0x1010	0x44104805  OR.L	R1, R0, #128
0x1014	0x64200035  LDK.L	R2, #53
0x1018	0x4402C000  MOVE.L	R0, R5
0x101C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x1020	0x44034804  AND.L	R0, R6, #128
0x1024	0x59E04802  CMP.B	R0, #128
0x1028	0x00200413  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x102C	0x4402C560  ADD.L	R0, R5, #86
0x1030	0xB0030000  STI.B	R0, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1325 :: 		
0x1034	0x4402C560  ADD.L	R0, R5, #86
0x1038	0xA8000000  LDI.B	R0, R0, #0
0x103C	0x4410500D  BEXTU.L	R1, R0, #256
0x1040	0x64200027  LDK.L	R2, #39
0x1044	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1048	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x104C	0x0030047C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR start address is: 24 (R6)
; tmpLCR1 start address is: 28 (R7)
; addr start address is: 12 (R3)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x1050	0x4402C560  ADD.L	R0, R5, #86
0x1054	0xA8000000  LDI.B	R0, R0, #0
0x1058	0x59E04BF2  CMP.B	R0, #191
0x105C	0x00200425  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1338 :: 		
0x1060	0x4412C560  ADD.L	R1, R5, #86
0x1064	0xA8608000  LDI.B	R6, R1, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1339 :: 		
0x1068	0x4402C550  ADD.L	R0, R5, #85
0x106C	0xA8000000  LDI.B	R0, R0, #0
0x1070	0x440047F4  AND.L	R0, R0, #127
0x1074	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1340 :: 		
0x1078	0x4402C560  ADD.L	R0, R5, #86
0x107C	0xA8000000  LDI.B	R0, R0, #0
0x1080	0x4410500D  BEXTU.L	R1, R0, #256
0x1084	0x64200027  LDK.L	R2, #39
0x1088	0x4402C000  MOVE.L	R0, R5
0x108C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1341 :: 		
0x1090	0x00300425  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 24 (R6)
0x1094	0x59E1C262  CMP.B	R3, #38
0x1098	0x0020043A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x109C	0x4402C560  ADD.L	R0, R5, #86
0x10A0	0xA8000000  LDI.B	R0, R0, #0
0x10A4	0x44004804  AND.L	R0, R0, #128
0x10A8	0x59E04002  CMP.B	R0, #0
0x10AC	0x00200439  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1349 :: 		
0x10B0	0x4412C560  ADD.L	R1, R5, #86
0x10B4	0xA8708000  LDI.B	R7, R1, #0
; tmpLCR1 start address is: 28 (R7)
;__Lib_UART.c, 1350 :: 		
0x10B8	0x4402C550  ADD.L	R0, R5, #85
0x10BC	0xA8000000  LDI.B	R0, R0, #0
0x10C0	0x44004805  OR.L	R0, R0, #128
0x10C4	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1351 :: 		
0x10C8	0x4402C560  ADD.L	R0, R5, #86
0x10CC	0xA8000000  LDI.B	R0, R0, #0
0x10D0	0x4410500D  BEXTU.L	R1, R0, #256
0x10D4	0x64200027  LDK.L	R2, #39
0x10D8	0x4402C000  MOVE.L	R0, R5
0x10DC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1352 :: 		
0x10E0	0x00300439  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 28 (R7)
; tmpLCR1 end address is: 28 (R7)
0x10E4	0x0030043A  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 28 (R7)
0x10E8	0x4421D00D  BEXTU.L	R2, R3, #256
0x10EC	0x4421500D  BEXTU.L	R2, R2, #256
0x10F0	0x4412500D  BEXTU.L	R1, R4, #256
; val end address is: 16 (R4)
0x10F4	0x4402C000  MOVE.L	R0, R5
0x10F8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x10FC	0x59E1C262  CMP.B	R3, #38
0x1100	0x0020044C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 12 (R3)
;__Lib_UART.c, 1360 :: 		
0x1104	0x4403C804  AND.L	R0, R7, #128
0x1108	0x59E04002  CMP.B	R0, #0
0x110C	0x0020044C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x1110	0x4402C560  ADD.L	R0, R5, #86
0x1114	0xB0038000  STI.B	R0, #0, R7
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1363 :: 		
0x1118	0x4402C560  ADD.L	R0, R5, #86
0x111C	0xA8000000  LDI.B	R0, R0, #0
0x1120	0x4410500D  BEXTU.L	R1, R0, #256
0x1124	0x64200027  LDK.L	R2, #39
0x1128	0x4402C000  MOVE.L	R0, R5
0x112C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x1130	0x59E34BF2  CMP.B	R6, #191
0x1134	0x00200456  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x1138	0x4402C560  ADD.L	R0, R5, #86
0x113C	0xB0030000  STI.B	R0, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1371 :: 		
0x1140	0x4402C560  ADD.L	R0, R5, #86
0x1144	0xA8000000  LDI.B	R0, R0, #0
0x1148	0x4410500D  BEXTU.L	R1, R0, #256
0x114C	0x64200027  LDK.L	R2, #39
0x1150	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1154	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x1158	0x0030047C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 12 (R3)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
0x115C	0x4402C560  ADD.L	R0, R5, #86
0x1160	0xB0020000  STI.B	R0, #0, R4
; val end address is: 16 (R4)
;__Lib_UART.c, 1382 :: 		
0x1164	0x4421D00D  BEXTU.L	R2, R3, #256
; addr end address is: 12 (R3)
0x1168	0x4402C560  ADD.L	R0, R5, #86
0x116C	0xA8000000  LDI.B	R0, R0, #0
0x1170	0x4410500D  BEXTU.L	R1, R0, #256
0x1174	0x4421500D  BEXTU.L	R2, R2, #256
0x1178	0x4402C000  MOVE.L	R0, R5
0x117C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x1180	0x4402C560  ADD.L	R0, R5, #86
0x1184	0xA8000000  LDI.B	R0, R0, #0
0x1188	0x59E04BF2  CMP.B	R0, #191
0x118C	0x00200469  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x1190	0x4402C550  ADD.L	R0, R5, #85
; UARTx end address is: 20 (R5)
0x1194	0xA8100000  LDI.B	R1, R0, #0
0x1198	0x4410C805  OR.L	R1, R1, #128
0x119C	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1387 :: 		
0x11A0	0x0030046D  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x11A4	0x4402C550  ADD.L	R0, R5, #85
0x11A8	0x4412C560  ADD.L	R1, R5, #86
; UARTx end address is: 20 (R5)
0x11AC	0xA8108000  LDI.B	R1, R1, #0
0x11B0	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x11B4	0x0030047C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x11B8	0x0030047C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR start address is: 24 (R6)
; tmpLCR1 start address is: 28 (R7)
; addr start address is: 12 (R3)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
0x11BC	0x59E1C212  CMP.B	R3, #33
0x11C0	0x002803B2  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x11C4	0x59E1C242  CMP.B	R3, #36
0x11C8	0x002803D4  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x11CC	0x59E1C262  CMP.B	R3, #38
0x11D0	0x00280414  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x11D4	0x59E1C282  CMP.B	R3, #40
0x11D8	0x00280414  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x11DC	0x59E1C2B2  CMP.B	R3, #43
0x11E0	0x00280414  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR1 end address is: 28 (R7)
; tmpLCR end address is: 24 (R6)
0x11E4	0x59E1C272  CMP.B	R3, #39
0x11E8	0x00280457  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 16 (R4)
; addr end address is: 12 (R3)
0x11EC	0x0030046E  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x11F0	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0CD4	0x44604000  MOVE.L	R6, R0
0x0CD8	0x4480C000  MOVE.L	R8, R1
0x0CDC	0x44714000  MOVE.L	R7, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 28 (R7)
;__Lib_UART.c, 1642 :: 		
0x0CE0	0x64100028  LDK.L	R1, #40
0x0CE4	0x44034000  MOVE.L	R0, R6
0x0CE8	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0CEC	0x44004804  AND.L	R0, R0, #128
0x0CF0	0x59E04002  CMP.B	R0, #0
0x0CF4	0x00280346  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x0CF8	0x64100001  LDK.L	R1, #1
0x0CFC	0x44034000  MOVE.L	R0, R6
0x0D00	0x003402D5  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0D04	0x44904039  LSHR.L	R9, R0, #3
0x0D08	0x4494D00D  BEXTU.L	R9, R9, #256
0x0D0C	0x4494C1F4  AND.L	R9, R9, #31
0x0D10	0x4494D00D  BEXTU.L	R9, R9, #256
; prescaler start address is: 36 (R9)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 36 (R9)
0x0D14	0x00300347  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 36 (R9)
0x0D18	0x64900001  LDK.L	R9, #1
; prescaler end address is: 36 (R9)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 36 (R9)
0x0D1C	0x64100002  LDK.L	R1, #2
0x0D20	0x44034000  MOVE.L	R0, R6
0x0D24	0x003402D5  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0D28	0x441040F4  AND.L	R1, R0, #15
; sample_clock start address is: 0 (R0)
0x0D2C	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_UART.c, 1653 :: 		
0x0D30	0x59E0C032  CMP.B	R1, #3
0x0D34	0x01A80350  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x0D38	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x0D3C	0x00300350  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x0D40	0x4410500D  BEXTU.L	R1, R0, #256
; sample_clock end address is: 0 (R0)
0x0D44	0xF4008088  MUL.L	R0, R1, R8
; baudrate end address is: 32 (R8)
0x0D48	0x4414D00D  BEXTU.L	R1, R9, #256
; prescaler end address is: 36 (R9)
0x0D4C	0xF4000018  MUL.L	R0, R0, R1
0x0D50	0xF4038000  UDIV.L	R0, R7, R0
; clk_freq end address is: 28 (R7)
; divisior start address is: 28 (R7)
0x0D54	0x4470400D  BEXTU.L	R7, R0, #0
;__Lib_UART.c, 1660 :: 		
0x0D58	0x4400400D  BEXTU.L	R0, R0, #0
0x0D5C	0x44004089  LSHR.L	R0, R0, #8
0x0D60	0x4400400D  BEXTU.L	R0, R0, #0
0x0D64	0x44104FF4  AND.L	R1, R0, #255
0x0D68	0x4410D00D  BEXTU.L	R1, R1, #256
0x0D6C	0x44034000  MOVE.L	R0, R6
0x0D70	0x003401B6  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x0D74	0x4413CFF4  AND.L	R1, R7, #255
; divisior end address is: 28 (R7)
0x0D78	0x4410D00D  BEXTU.L	R1, R1, #256
0x0D7C	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0D80	0x00340275  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x0D84	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0208	0x44404000  MOVE.L	R4, R0
0x020C	0x4430D00D  BEXTU.L	R3, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 12 (R3)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 20 (R5)
0x0210	0x64500000  LDK.L	R5, #0
; regVal start address is: 0 (R0)
0x0214	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x0218	0x003001A4  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 12 (R3)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x021C	0x44024560  ADD.L	R0, R4, #86
0x0220	0xA8000000  LDI.B	R0, R0, #0
0x0224	0x44004804  AND.L	R0, R0, #128
0x0228	0x59E04802  CMP.B	R0, #128
0x022C	0x00200099  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1054 :: 		
0x0230	0x44124560  ADD.L	R1, R4, #86
0x0234	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1055 :: 		
0x0238	0x44024550  ADD.L	R0, R4, #85
0x023C	0xA8000000  LDI.B	R0, R0, #0
0x0240	0x440047F4  AND.L	R0, R0, #127
0x0244	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1056 :: 		
0x0248	0x44024560  ADD.L	R0, R4, #86
0x024C	0xA8000000  LDI.B	R0, R0, #0
0x0250	0x4410500D  BEXTU.L	R1, R0, #256
0x0254	0x64200027  LDK.L	R2, #39
0x0258	0x44024000  MOVE.L	R0, R4
0x025C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1057 :: 		
0x0260	0x00300099  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 20 (R5)
0x0264	0x64100020  LDK.L	R1, #32
0x0268	0x44024000  MOVE.L	R0, R4
0x026C	0x003401FE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x0270	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1063 :: 		
0x0274	0x4402C804  AND.L	R0, R5, #128
0x0278	0x59E04802  CMP.B	R0, #128
0x027C	0x002000A8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x0280	0x44024560  ADD.L	R0, R4, #86
0x0284	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1066 :: 		
0x0288	0x44024560  ADD.L	R0, R4, #86
0x028C	0xA8000000  LDI.B	R0, R0, #0
0x0290	0x4410500D  BEXTU.L	R1, R0, #256
0x0294	0x64200027  LDK.L	R2, #39
0x0298	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x029C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x02A0	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x02A4	0x003001B5  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x02A8	0x44024560  ADD.L	R0, R4, #86
0x02AC	0xA8000000  LDI.B	R0, R0, #0
0x02B0	0x44004804  AND.L	R0, R0, #128
0x02B4	0x59E04802  CMP.B	R0, #128
0x02B8	0x002000BC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1076 :: 		
0x02BC	0x44124560  ADD.L	R1, R4, #86
0x02C0	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x02C4	0x44024550  ADD.L	R0, R4, #85
0x02C8	0xA8000000  LDI.B	R0, R0, #0
0x02CC	0x440047F4  AND.L	R0, R0, #127
0x02D0	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1078 :: 		
0x02D4	0x44024560  ADD.L	R0, R4, #86
0x02D8	0xA8000000  LDI.B	R0, R0, #0
0x02DC	0x4410500D  BEXTU.L	R1, R0, #256
0x02E0	0x64200027  LDK.L	R2, #39
0x02E4	0x44024000  MOVE.L	R0, R4
0x02E8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x02EC	0x003000BC  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x02F0	0x44024540  ADD.L	R0, R4, #84
0x02F4	0xA8000000  LDI.B	R0, R0, #0
0x02F8	0x44004804  AND.L	R0, R0, #128
0x02FC	0x59E04802  CMP.B	R0, #128
0x0300	0x002000CB  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x0304	0x6420002B  LDK.L	R2, #43
0x0308	0x64100000  LDK.L	R1, #0
0x030C	0x44024000  MOVE.L	R0, R4
0x0310	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x0314	0x44024540  ADD.L	R0, R4, #84
0x0318	0xA8000000  LDI.B	R0, R0, #0
0x031C	0x441047F4  AND.L	R1, R0, #127
0x0320	0x64200035  LDK.L	R2, #53
0x0324	0x44024000  MOVE.L	R0, R4
0x0328	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x032C	0x64100024  LDK.L	R1, #36
0x0330	0x44024000  MOVE.L	R0, R4
0x0334	0x003401FE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x0338	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1094 :: 		
0x033C	0x44024540  ADD.L	R0, R4, #84
0x0340	0xA8000000  LDI.B	R0, R0, #0
0x0344	0x44004804  AND.L	R0, R0, #128
0x0348	0x59E04802  CMP.B	R0, #128
0x034C	0x002000DE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x0350	0x6420002B  LDK.L	R2, #43
0x0354	0x64100000  LDK.L	R1, #0
0x0358	0x44024000  MOVE.L	R0, R4
0x035C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x0360	0x44024540  ADD.L	R0, R4, #84
0x0364	0xA8000000  LDI.B	R0, R0, #0
0x0368	0x44104805  OR.L	R1, R0, #128
0x036C	0x64200035  LDK.L	R2, #53
0x0370	0x44024000  MOVE.L	R0, R4
0x0374	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x0378	0x4402C804  AND.L	R0, R5, #128
0x037C	0x59E04802  CMP.B	R0, #128
0x0380	0x002000E9  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x0384	0x44024560  ADD.L	R0, R4, #86
0x0388	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x038C	0x44024560  ADD.L	R0, R4, #86
0x0390	0xA8000000  LDI.B	R0, R0, #0
0x0394	0x4410500D  BEXTU.L	R1, R0, #256
0x0398	0x64200027  LDK.L	R2, #39
0x039C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x03A0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x03A4	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x03A8	0x003001B5  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 20 (R5)
; addr start address is: 12 (R3)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x03AC	0x44024560  ADD.L	R0, R4, #86
0x03B0	0xA8000000  LDI.B	R0, R0, #0
0x03B4	0x59E04BF2  CMP.B	R0, #191
0x03B8	0x002000FC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1120 :: 		
0x03BC	0x44024560  ADD.L	R0, R4, #86
0x03C0	0xA8500000  LDI.B	R5, R0, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1121 :: 		
0x03C4	0x44124550  ADD.L	R1, R4, #85
0x03C8	0xA8108000  LDI.B	R1, R1, #0
0x03CC	0x4410C7F4  AND.L	R1, R1, #127
0x03D0	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1122 :: 		
0x03D4	0x44024560  ADD.L	R0, R4, #86
0x03D8	0xA8000000  LDI.B	R0, R0, #0
0x03DC	0x4410500D  BEXTU.L	R1, R0, #256
0x03E0	0x64200027  LDK.L	R2, #39
0x03E4	0x44024000  MOVE.L	R0, R4
0x03E8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1123 :: 		
0x03EC	0x003000FC  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 20 (R5)
0x03F0	0x4411D00D  BEXTU.L	R1, R3, #256
; addr end address is: 12 (R3)
0x03F4	0x4410D00D  BEXTU.L	R1, R1, #256
0x03F8	0x44024000  MOVE.L	R0, R4
0x03FC	0x003401FE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x0400	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1129 :: 		
0x0404	0x59E2CBF2  CMP.B	R5, #191
0x0408	0x0020010B  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x040C	0x44024560  ADD.L	R0, R4, #86
0x0410	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1132 :: 		
0x0414	0x44024560  ADD.L	R0, R4, #86
0x0418	0xA8000000  LDI.B	R0, R0, #0
0x041C	0x4410500D  BEXTU.L	R1, R0, #256
0x0420	0x64200027  LDK.L	R2, #39
0x0424	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0428	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x042C	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0430	0x003001B5  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x0434	0x44024560  ADD.L	R0, R4, #86
0x0438	0xA8000000  LDI.B	R0, R0, #0
0x043C	0x4410500D  BEXTU.L	R1, R0, #256
0x0440	0x64200027  LDK.L	R2, #39
0x0444	0x44024000  MOVE.L	R0, R4
0x0448	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x044C	0x44024560  ADD.L	R0, R4, #86
0x0450	0xA8000000  LDI.B	R0, R0, #0
0x0454	0x59E04BF2  CMP.B	R0, #191
0x0458	0x0020011C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x045C	0x44024550  ADD.L	R0, R4, #85
0x0460	0xA8100000  LDI.B	R1, R0, #0
0x0464	0x4410C805  OR.L	R1, R1, #128
0x0468	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1149 :: 		
0x046C	0x00300120  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x0470	0x44124550  ADD.L	R1, R4, #85
0x0474	0x44024560  ADD.L	R0, R4, #86
0x0478	0xA8000000  LDI.B	R0, R0, #0
0x047C	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x0480	0x44024550  ADD.L	R0, R4, #85
; UARTx end address is: 16 (R4)
0x0484	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x0488	0x003001B5  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 20 (R5)
; addr start address is: 12 (R3)
; UARTx start address is: 16 (R4)
0x048C	0x44024560  ADD.L	R0, R4, #86
0x0490	0xA8000000  LDI.B	R0, R0, #0
0x0494	0x59E04BF2  CMP.B	R0, #191
0x0498	0x00200134  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1168 :: 		
0x049C	0x44124560  ADD.L	R1, R4, #86
0x04A0	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1169 :: 		
0x04A4	0x44024550  ADD.L	R0, R4, #85
0x04A8	0xA8000000  LDI.B	R0, R0, #0
0x04AC	0x440047F4  AND.L	R0, R0, #127
0x04B0	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1170 :: 		
0x04B4	0x44024560  ADD.L	R0, R4, #86
0x04B8	0xA8000000  LDI.B	R0, R0, #0
0x04BC	0x4410500D  BEXTU.L	R1, R0, #256
0x04C0	0x64200027  LDK.L	R2, #39
0x04C4	0x44024000  MOVE.L	R0, R4
0x04C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1171 :: 		
0x04CC	0x00300134  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 20 (R5)
0x04D0	0x44024540  ADD.L	R0, R4, #84
0x04D4	0xA8000000  LDI.B	R0, R0, #0
0x04D8	0x44004804  AND.L	R0, R0, #128
0x04DC	0x59E04802  CMP.B	R0, #128
0x04E0	0x00200143  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x04E4	0x6420002B  LDK.L	R2, #43
0x04E8	0x64100000  LDK.L	R1, #0
0x04EC	0x44024000  MOVE.L	R0, R4
0x04F0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x04F4	0x44024540  ADD.L	R0, R4, #84
0x04F8	0xA8000000  LDI.B	R0, R0, #0
0x04FC	0x441047F4  AND.L	R1, R0, #127
0x0500	0x64200035  LDK.L	R2, #53
0x0504	0x44024000  MOVE.L	R0, R4
0x0508	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x050C	0x4411D00D  BEXTU.L	R1, R3, #256
; addr end address is: 12 (R3)
0x0510	0x4410D00D  BEXTU.L	R1, R1, #256
0x0514	0x44024000  MOVE.L	R0, R4
0x0518	0x003401FE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x051C	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1186 :: 		
0x0520	0x44024540  ADD.L	R0, R4, #84
0x0524	0xA8000000  LDI.B	R0, R0, #0
0x0528	0x44004804  AND.L	R0, R0, #128
0x052C	0x59E04802  CMP.B	R0, #128
0x0530	0x00200157  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x0534	0x6420002B  LDK.L	R2, #43
0x0538	0x64100000  LDK.L	R1, #0
0x053C	0x44024000  MOVE.L	R0, R4
0x0540	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x0544	0x44024540  ADD.L	R0, R4, #84
0x0548	0xA8000000  LDI.B	R0, R0, #0
0x054C	0x44104805  OR.L	R1, R0, #128
0x0550	0x64200035  LDK.L	R2, #53
0x0554	0x44024000  MOVE.L	R0, R4
0x0558	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x055C	0x59E2CBF2  CMP.B	R5, #191
0x0560	0x00200161  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x0564	0x44024560  ADD.L	R0, R4, #86
0x0568	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1196 :: 		
0x056C	0x44024560  ADD.L	R0, R4, #86
0x0570	0xA8000000  LDI.B	R0, R0, #0
0x0574	0x4410500D  BEXTU.L	R1, R0, #256
0x0578	0x64200027  LDK.L	R2, #39
0x057C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0580	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x0584	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0588	0x003001B5  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x058C	0x44024560  ADD.L	R0, R4, #86
0x0590	0xA8000000  LDI.B	R0, R0, #0
0x0594	0x59E04BF2  CMP.B	R0, #191
0x0598	0x00200174  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1210 :: 		
0x059C	0x44124560  ADD.L	R1, R4, #86
0x05A0	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x05A4	0x44024550  ADD.L	R0, R4, #85
0x05A8	0xA8000000  LDI.B	R0, R0, #0
0x05AC	0x440047F4  AND.L	R0, R0, #127
0x05B0	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1212 :: 		
0x05B4	0x44024560  ADD.L	R0, R4, #86
0x05B8	0xA8000000  LDI.B	R0, R0, #0
0x05BC	0x4410500D  BEXTU.L	R1, R0, #256
0x05C0	0x64200027  LDK.L	R2, #39
0x05C4	0x44024000  MOVE.L	R0, R4
0x05C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x05CC	0x00300174  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x05D0	0x44024540  ADD.L	R0, R4, #84
0x05D4	0xA8000000  LDI.B	R0, R0, #0
0x05D8	0x44004404  AND.L	R0, R0, #64
0x05DC	0x59E04402  CMP.B	R0, #64
0x05E0	0x00200184  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x05E4	0x6420002B  LDK.L	R2, #43
0x05E8	0x64100000  LDK.L	R1, #0
0x05EC	0x44024000  MOVE.L	R0, R4
0x05F0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x05F4	0x44024540  ADD.L	R0, R4, #84
0x05F8	0xA8000000  LDI.B	R0, R0, #0
0x05FC	0x44107BF4  AND.L	R1, R0, #-65
0x0600	0x64200035  LDK.L	R2, #53
0x0604	0x4410D00D  BEXTU.L	R1, R1, #256
0x0608	0x44024000  MOVE.L	R0, R4
0x060C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x0610	0x64100029  LDK.L	R1, #41
0x0614	0x44024000  MOVE.L	R0, R4
0x0618	0x003401FE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x061C	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1226 :: 		
0x0620	0x44024540  ADD.L	R0, R4, #84
0x0624	0xA8000000  LDI.B	R0, R0, #0
0x0628	0x44004404  AND.L	R0, R0, #64
0x062C	0x59E04402  CMP.B	R0, #64
0x0630	0x00200197  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x0634	0x6420002B  LDK.L	R2, #43
0x0638	0x64100000  LDK.L	R1, #0
0x063C	0x44024000  MOVE.L	R0, R4
0x0640	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x0644	0x44024540  ADD.L	R0, R4, #84
0x0648	0xA8000000  LDI.B	R0, R0, #0
0x064C	0x44104405  OR.L	R1, R0, #64
0x0650	0x64200035  LDK.L	R2, #53
0x0654	0x44024000  MOVE.L	R0, R4
0x0658	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x065C	0x59E2CBF2  CMP.B	R5, #191
0x0660	0x002001A1  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x0664	0x44024560  ADD.L	R0, R4, #86
0x0668	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x066C	0x44024560  ADD.L	R0, R4, #86
0x0670	0xA8000000  LDI.B	R0, R0, #0
0x0674	0x4410500D  BEXTU.L	R1, R0, #256
0x0678	0x64200027  LDK.L	R2, #39
0x067C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0680	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x0684	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0688	0x003001B5  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x068C	0x003001B5  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 20 (R5)
; addr start address is: 12 (R3)
; UARTx start address is: 16 (R4)
0x0690	0x59E1C202  CMP.B	R3, #32
0x0694	0x00280087  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x0698	0x59E1C242  CMP.B	R3, #36
0x069C	0x002800AA  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x06A0	0x59E1C252  CMP.B	R3, #37
0x06A4	0x002800EB  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x06A8	0x59E1C2A2  CMP.B	R3, #42
0x06AC	0x002800EB  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x06B0	0x59E1C2B2  CMP.B	R3, #43
0x06B4	0x002800EB  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x06B8	0x59E1C272  CMP.B	R3, #39
0x06BC	0x0028010D  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x06C0	0x59E1C282  CMP.B	R3, #40
0x06C4	0x00280123  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x06C8	0x59E1C292  CMP.B	R3, #41
0x06CC	0x00280163  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 12 (R3)
; tmpLCR end address is: 20 (R5)
0x06D0	0x003001A3  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x06D4	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x06D8	0x44404000  MOVE.L	R4, R0
0x06DC	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x06E0	0x44024560  ADD.L	R0, R4, #86
0x06E4	0xA8100000  LDI.B	R1, R0, #0
; tmpLCR start address is: 12 (R3)
0x06E8	0x4430D00D  BEXTU.L	R3, R1, #256
;__Lib_UART.c, 1506 :: 		
0x06EC	0x44124550  ADD.L	R1, R4, #85
0x06F0	0xA8108000  LDI.B	R1, R1, #0
0x06F4	0x4410C805  OR.L	R1, R1, #128
0x06F8	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1507 :: 		
0x06FC	0x44024560  ADD.L	R0, R4, #86
0x0700	0xA8000000  LDI.B	R0, R0, #0
0x0704	0x4410500D  BEXTU.L	R1, R0, #256
0x0708	0x64200027  LDK.L	R2, #39
0x070C	0x44024000  MOVE.L	R0, R4
0x0710	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x0714	0x64200022  LDK.L	R2, #34
0x0718	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x071C	0x44024000  MOVE.L	R0, R4
0x0720	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x0724	0x44024560  ADD.L	R0, R4, #86
0x0728	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1512 :: 		
0x072C	0x44024560  ADD.L	R0, R4, #86
0x0730	0xA8000000  LDI.B	R0, R0, #0
0x0734	0x4410500D  BEXTU.L	R1, R0, #256
0x0738	0x64200027  LDK.L	R2, #39
0x073C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0740	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x0744	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x09D4	0x44404000  MOVE.L	R4, R0
0x09D8	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x09DC	0x44024560  ADD.L	R0, R4, #86
0x09E0	0xA8100000  LDI.B	R1, R0, #0
; tmpLCR start address is: 12 (R3)
0x09E4	0x4430D00D  BEXTU.L	R3, R1, #256
;__Lib_UART.c, 1449 :: 		
0x09E8	0x44124550  ADD.L	R1, R4, #85
0x09EC	0xA8108000  LDI.B	R1, R1, #0
0x09F0	0x4410C805  OR.L	R1, R1, #128
0x09F4	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1450 :: 		
0x09F8	0x44024560  ADD.L	R0, R4, #86
0x09FC	0xA8000000  LDI.B	R0, R0, #0
0x0A00	0x4410500D  BEXTU.L	R1, R0, #256
0x0A04	0x64200027  LDK.L	R2, #39
0x0A08	0x44024000  MOVE.L	R0, R4
0x0A0C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x0A10	0x64200023  LDK.L	R2, #35
0x0A14	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0A18	0x44024000  MOVE.L	R0, R4
0x0A1C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x0A20	0x44024560  ADD.L	R0, R4, #86
0x0A24	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1455 :: 		
0x0A28	0x44024560  ADD.L	R0, R4, #86
0x0A2C	0xA8000000  LDI.B	R0, R0, #0
0x0A30	0x4410500D  BEXTU.L	R1, R0, #256
0x0A34	0x64200027  LDK.L	R2, #39
0x0A38	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0A3C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x0A40	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D88	0x44604000  MOVE.L	R6, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x0D8C	0x0030038E  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x0D90	0x64100027  LDK.L	R1, #39
0x0D94	0x44034000  MOVE.L	R0, R6
0x0D98	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0D9C	0x44107FC4  AND.L	R1, R0, #-4
0x0DA0	0x64200027  LDK.L	R2, #39
0x0DA4	0x4410D00D  BEXTU.L	R1, R1, #256
0x0DA8	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0DAC	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x0DB0	0x00300397  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 24 (R6)
0x0DB4	0x64100027  LDK.L	R1, #39
0x0DB8	0x44034000  MOVE.L	R0, R6
0x0DBC	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0DC0	0x44007FD4  AND.L	R0, R0, #-3
0x0DC4	0x4400400C  BEXTS.L	R0, R0, #0
0x0DC8	0x44104015  OR.L	R1, R0, #1
0x0DCC	0x64200027  LDK.L	R2, #39
0x0DD0	0x4410D00D  BEXTU.L	R1, R1, #256
0x0DD4	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0DD8	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x0DDC	0x00300397  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 24 (R6)
0x0DE0	0x64100027  LDK.L	R1, #39
0x0DE4	0x44034000  MOVE.L	R0, R6
0x0DE8	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0DEC	0x44007FE4  AND.L	R0, R0, #-2
0x0DF0	0x4400400C  BEXTS.L	R0, R0, #0
0x0DF4	0x44104025  OR.L	R1, R0, #2
0x0DF8	0x64200027  LDK.L	R2, #39
0x0DFC	0x4410D00D  BEXTU.L	R1, R1, #256
0x0E00	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0E04	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x0E08	0x00300397  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 24 (R6)
0x0E0C	0x64100027  LDK.L	R1, #39
0x0E10	0x44034000  MOVE.L	R0, R6
0x0E14	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0E18	0x44004025  OR.L	R0, R0, #2
0x0E1C	0x4400500D  BEXTU.L	R0, R0, #256
0x0E20	0x44104015  OR.L	R1, R0, #1
0x0E24	0x64200027  LDK.L	R2, #39
0x0E28	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0E2C	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x0E30	0x00300397  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x0E34	0x00300397  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 24 (R6)
0x0E38	0x59E0C002  CMP.B	R1, #0
0x0E3C	0x00280364  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x0E40	0x59E0C012  CMP.B	R1, #1
0x0E44	0x0028036D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x0E48	0x59E0C022  CMP.B	R1, #2
0x0E4C	0x00280378  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x0E50	0x59E0C032  CMP.B	R1, #3
0x0E54	0x00280383  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 24 (R6)
; bits end address is: 4 (R1)
0x0E58	0x0030038D  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x0E5C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0E60	0x44604000  MOVE.L	R6, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x0E64	0x59E0C002  CMP.B	R1, #0
0x0E68	0x002003A4  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x0E6C	0x64100027  LDK.L	R1, #39
0x0E70	0x44034000  MOVE.L	R0, R6
0x0E74	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0E78	0x44107FB4  AND.L	R1, R0, #-5
0x0E7C	0x64200027  LDK.L	R2, #39
0x0E80	0x4410D00D  BEXTU.L	R1, R1, #256
0x0E84	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0E88	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x0E8C	0x003003AB  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 24 (R6)
0x0E90	0x64100027  LDK.L	R1, #39
0x0E94	0x44034000  MOVE.L	R0, R6
0x0E98	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0E9C	0x44104045  OR.L	R1, R0, #4
0x0EA0	0x64200027  LDK.L	R2, #39
0x0EA4	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0EA8	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x0EAC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0A44	0x44604000  MOVE.L	R6, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x0A48	0x003002CA  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x0A4C	0x64100027  LDK.L	R1, #39
0x0A50	0x44034000  MOVE.L	R0, R6
0x0A54	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0A58	0x44107F74  AND.L	R1, R0, #-9
0x0A5C	0x64200027  LDK.L	R2, #39
0x0A60	0x4410D00D  BEXTU.L	R1, R1, #256
0x0A64	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0A68	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x0A6C	0x003002D4  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 24 (R6)
0x0A70	0x64100027  LDK.L	R1, #39
0x0A74	0x44034000  MOVE.L	R0, R6
0x0A78	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0A7C	0x44004085  OR.L	R0, R0, #8
0x0A80	0x4400500D  BEXTU.L	R0, R0, #256
0x0A84	0x44107EF4  AND.L	R1, R0, #-17
0x0A88	0x64200027  LDK.L	R2, #39
0x0A8C	0x4410D00D  BEXTU.L	R1, R1, #256
0x0A90	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0A94	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x0A98	0x003002D4  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 24 (R6)
0x0A9C	0x64100027  LDK.L	R1, #39
0x0AA0	0x44034000  MOVE.L	R0, R6
0x0AA4	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0AA8	0x44004085  OR.L	R0, R0, #8
0x0AAC	0x4400500D  BEXTU.L	R0, R0, #256
0x0AB0	0x44104105  OR.L	R1, R0, #16
0x0AB4	0x64200027  LDK.L	R2, #39
0x0AB8	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0ABC	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x0AC0	0x003002D4  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 24 (R6)
0x0AC4	0x64100027  LDK.L	R1, #39
0x0AC8	0x44034000  MOVE.L	R0, R6
0x0ACC	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0AD0	0x44004085  OR.L	R0, R0, #8
0x0AD4	0x4400500D  BEXTU.L	R0, R0, #256
0x0AD8	0x44004205  OR.L	R0, R0, #32
0x0ADC	0x4400500D  BEXTU.L	R0, R0, #256
0x0AE0	0x44107EF4  AND.L	R1, R0, #-17
0x0AE4	0x64200027  LDK.L	R2, #39
0x0AE8	0x4410D00D  BEXTU.L	R1, R1, #256
0x0AEC	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0AF0	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x0AF4	0x003002D4  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 24 (R6)
0x0AF8	0x64100027  LDK.L	R1, #39
0x0AFC	0x44034000  MOVE.L	R0, R6
0x0B00	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0B04	0x44004085  OR.L	R0, R0, #8
0x0B08	0x4400500D  BEXTU.L	R0, R0, #256
0x0B0C	0x44004205  OR.L	R0, R0, #32
0x0B10	0x4400500D  BEXTU.L	R0, R0, #256
0x0B14	0x44104105  OR.L	R1, R0, #16
0x0B18	0x64200027  LDK.L	R2, #39
0x0B1C	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0B20	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x0B24	0x003002D4  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 24 (R6)
0x0B28	0x59E0C002  CMP.B	R1, #0
0x0B2C	0x00280293  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x0B30	0x59E0C012  CMP.B	R1, #1
0x0B34	0x0028029C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x0B38	0x59E0C022  CMP.B	R1, #2
0x0B3C	0x002802A7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x0B40	0x59E0C032  CMP.B	R1, #3
0x0B44	0x002802B1  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x0B48	0x59E0C042  CMP.B	R1, #4
0x0B4C	0x002802BE  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 24 (R6)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x0B50	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x0CB0	0x44604000  MOVE.L	R6, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
;__Lib_UART.c, 1797 :: 		
0x0CB4	0x64100028  LDK.L	R1, #40
0x0CB8	0x44034000  MOVE.L	R0, R6
0x0CBC	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x0CC0	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x0CC4	0x64200028  LDK.L	R2, #40
0x0CC8	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0CCC	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x0CD0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
easyft90x_v7_FT900__log_init2:
;__ef_ft900_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 32 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x2084	0x00340687  CALL	_UART2_Init+0
;__ef_ft900_log.c, 33 :: 		logger = UART2_Write;
0x2088	0x64001A0C  LDK.L	R0, #_UART2_Write+0
0x208C	0xBC00014C  STA.L	_logger+0, R0
;__ef_ft900_log.c, 34 :: 		return 0;
0x2090	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 35 :: 		}
L_end__log_init2:
0x2094	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init2
easyft90x_v7_FT900__log_initUart:
;__ef_ft900_log.c, 37 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 39 :: 		UART1_Init(baud);
; baud end address is: 0 (R0)
0x20C8	0x00340693  CALL	_UART1_Init+0
;__ef_ft900_log.c, 40 :: 		logger = UART1_Write;
0x20CC	0x640019FC  LDK.L	R0, #_UART1_Write+0
0x20D0	0xBC00014C  STA.L	_logger+0, R0
;__ef_ft900_log.c, 41 :: 		return 0;
0x20D4	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 42 :: 		}
L_end__log_initUart:
0x20D8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_initUart
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x1A4C	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 4 (R1)
;__Lib_UART.c, 626 :: 		
0x1A50	0xC40000E0  LDA.L	R0, __Lib_UART_UART1+0
0x1A54	0x64400000  LDK.L	R4, #0
0x1A58	0x64300000  LDK.L	R3, #0
0x1A5C	0x64200003  LDK.L	R2, #3
; baudRate end address is: 4 (R1)
0x1A60	0x00340549  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x1A64	0xA0000000  RETURN	
; end of _UART1_Init
_mikrobus_logWrite:
;easyft90x_v7_FT900.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x20DC	0x95D00008  LINK	LR, #8
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
; format start address is: 4 (R1)
;easyft90x_v7_FT900.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 16 (R4)
0x20E0	0x44404000  MOVE.L	R4, R0
; data_ end address is: 0 (R0)
;easyft90x_v7_FT900.c, 322 :: 		uint8_t row = 13;
0x20E4	0x6400000D  LDK.L	R0, #13
0x20E8	0xB1F00004  STI.B	SP, #4, R0
0x20EC	0x6400000A  LDK.L	R0, #10
0x20F0	0xB1F00005  STI.B	SP, #5, R0
;easyft90x_v7_FT900.c, 323 :: 		uint8_t line = 10;
;easyft90x_v7_FT900.c, 324 :: 		switch( format )
0x20F4	0x0030085E  JMP	L_mikrobus_logWrite89
; format end address is: 4 (R1)
;easyft90x_v7_FT900.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite91:
;easyft90x_v7_FT900.c, 327 :: 		_log_write( ptr );
0x20F8	0x44024000  MOVE.L	R0, R4
; ptr end address is: 16 (R4)
0x20FC	0x0034082B  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 328 :: 		break;
0x2100	0x00300865  JMP	L_mikrobus_logWrite90
;easyft90x_v7_FT900.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite92:
;easyft90x_v7_FT900.c, 330 :: 		while( *ptr )
; ptr start address is: 16 (R4)
0x2104	0x44024000  MOVE.L	R0, R4
L_mikrobus_logWrite93:
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x2108	0xA8100000  LDI.B	R1, R0, #0
0x210C	0x59E0C002  CMP.B	R1, #0
0x2110	0x0028084C  JMPC	R30, Z, #1, L_mikrobus_logWrite94
;easyft90x_v7_FT900.c, 332 :: 		_log_write( ptr );
0x2114	0xB5F00000  STI.L	SP, #0, R0
0x2118	0x0034082B  CALL	easyft90x_v7_FT900__log_write+0
0x211C	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 333 :: 		ptr++;
0x2120	0x44104010  ADD.L	R1, R0, #1
; ptr end address is: 0 (R0)
; ptr start address is: 16 (R4)
0x2124	0x4440C000  MOVE.L	R4, R1
;easyft90x_v7_FT900.c, 334 :: 		}
0x2128	0x44024000  MOVE.L	R0, R4
; ptr end address is: 16 (R4)
0x212C	0x00300842  JMP	L_mikrobus_logWrite93
L_mikrobus_logWrite94:
;easyft90x_v7_FT900.c, 335 :: 		break;
0x2130	0x00300865  JMP	L_mikrobus_logWrite90
;easyft90x_v7_FT900.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite95:
;easyft90x_v7_FT900.c, 337 :: 		while( *ptr )
; ptr start address is: 16 (R4)
0x2134	0x44024000  MOVE.L	R0, R4
L_mikrobus_logWrite96:
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x2138	0xA8100000  LDI.B	R1, R0, #0
0x213C	0x59E0C002  CMP.B	R1, #0
0x2140	0x00280857  JMPC	R30, Z, #1, L_mikrobus_logWrite97
;easyft90x_v7_FT900.c, 339 :: 		_log_write( ptr );
0x2144	0xB5F00000  STI.L	SP, #0, R0
0x2148	0x0034082B  CALL	easyft90x_v7_FT900__log_write+0
0x214C	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 340 :: 		ptr++;
0x2150	0x44404010  ADD.L	R4, R0, #1
; ptr end address is: 0 (R0)
; ptr start address is: 16 (R4)
;easyft90x_v7_FT900.c, 341 :: 		}
0x2154	0x44024000  MOVE.L	R0, R4
; ptr end address is: 16 (R4)
0x2158	0x0030084E  JMP	L_mikrobus_logWrite96
L_mikrobus_logWrite97:
;easyft90x_v7_FT900.c, 342 :: 		_log_write( &row );
0x215C	0x440FC040  ADD.L	R0, SP, #4
0x2160	0x0034082B  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 343 :: 		_log_write( &line );
0x2164	0x440FC050  ADD.L	R0, SP, #5
0x2168	0x0034082B  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 344 :: 		break;
0x216C	0x00300865  JMP	L_mikrobus_logWrite90
;easyft90x_v7_FT900.c, 345 :: 		default :
L_mikrobus_logWrite98:
;easyft90x_v7_FT900.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x2170	0x64000006  LDK.L	R0, #6
0x2174	0x00300866  JMP	L_end_mikrobus_logWrite
;easyft90x_v7_FT900.c, 347 :: 		}
L_mikrobus_logWrite89:
; ptr start address is: 16 (R4)
; format start address is: 4 (R1)
0x2178	0x59E0C002  CMP.B	R1, #0
0x217C	0x0028083E  JMPC	R30, Z, #1, L_mikrobus_logWrite91
0x2180	0x59E0C012  CMP.B	R1, #1
0x2184	0x00280841  JMPC	R30, Z, #1, L_mikrobus_logWrite92
0x2188	0x59E0C022  CMP.B	R1, #2
0x218C	0x0028084D  JMPC	R30, Z, #1, L_mikrobus_logWrite95
; format end address is: 4 (R1)
; ptr end address is: 16 (R4)
0x2190	0x0030085C  JMP	L_mikrobus_logWrite98
L_mikrobus_logWrite90:
;easyft90x_v7_FT900.c, 348 :: 		return 0;
0x2194	0x64000000  LDK.L	R0, #0
;easyft90x_v7_FT900.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x2198	0x99D00000  UNLINK	LR
0x219C	0xA0000000  RETURN	
; end of _mikrobus_logWrite
easyft90x_v7_FT900__log_write:
;__ef_ft900_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ef_ft900_log.c, 19 :: 		logger( *data_ );
0x20AC	0xA8100000  LDI.B	R1, R0, #0
; data_ end address is: 0 (R0)
0x20B0	0x4460D00D  BEXTU.L	R6, R1, #256
0x20B4	0x4403500D  BEXTU.L	R0, R6, #256
0x20B8	0xC460014C  LDA.L	R6, _logger+0
0x20BC	0x08340060  CALLI	R6
;__ef_ft900_log.c, 20 :: 		return 0;
0x20C0	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 21 :: 		}
L_end__log_write:
0x20C4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_write
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x19FC	0x4410500D  BEXTU.L	R1, R0, #256
; dataOut end address is: 0 (R0)
; dataOut start address is: 4 (R1)
;__Lib_UART.c, 640 :: 		
0x1A00	0xC40000E0  LDA.L	R0, __Lib_UART_UART1+0
; dataOut end address is: 4 (R1)
0x1A04	0x00340587  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x1A08	0xA0000000  RETURN	
; end of _UART1_Write
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x161C	0x44604000  MOVE.L	R6, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x1620	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 24 (R6)
0x1624	0x64100029  LDK.L	R1, #41
0x1628	0x44034000  MOVE.L	R0, R6
0x162C	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1630	0x44004604  AND.L	R0, R0, #96
0x1634	0x59E04602  CMP.B	R0, #96
0x1638	0x00280590  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x163C	0x00300589  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x1640	0x64200021  LDK.L	R2, #33
0x1644	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x1648	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x164C	0x003403AC  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x1650	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x1A0C	0x4410500D  BEXTU.L	R1, R0, #256
; dataOut end address is: 0 (R0)
; dataOut start address is: 4 (R1)
;__Lib_UART.c, 698 :: 		
0x1A10	0xC40000DC  LDA.L	R0, __Lib_UART_UART2+0
; dataOut end address is: 4 (R1)
0x1A14	0x00340587  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x1A18	0xA0000000  RETURN	
; end of _UART2_Write
easyft90x_v7_FT900__setAN_1:
;__ef_ft900_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PIN9_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1A68	0xC4110084  LDA.L	R1, GPIO_PIN9_bit+0
0x1A6C	0x45E04293  LDL.L	R30, R0, #BitPos(GPIO_PIN9_bit+0)
0x1A70	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1A74	0xBC110084  STA.L	GPIO_PIN9_bit+0, R1
L_end__setAN_1:
0x1A78	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_1
easyft90x_v7_FT900__setRST_1:
;__ef_ft900_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PIN1_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1ACC	0xC4110084  LDA.L	R1, GPIO_PIN1_bit+0
0x1AD0	0x45E04213  LDL.L	R30, R0, #BitPos(GPIO_PIN1_bit+0)
0x1AD4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1AD8	0xBC110084  STA.L	GPIO_PIN1_bit+0, R1
L_end__setRST_1:
0x1ADC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_1
easyft90x_v7_FT900__setCS_1:
;__ef_ft900_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PIN28_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1AE0	0xC4110084  LDA.L	R1, GPIO_PIN28_bit+0
0x1AE4	0x45E043C3  LDL.L	R30, R0, #BitPos(GPIO_PIN28_bit+0)
0x1AE8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1AEC	0xBC110084  STA.L	GPIO_PIN28_bit+0, R1
L_end__setCS_1:
0x1AF0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_1
easyft90x_v7_FT900__setSCK_1:
;__ef_ft900_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1AB8	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x1ABC	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x1AC0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1AC4	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_1:
0x1AC8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_1
easyft90x_v7_FT900__setMISO_1:
;__ef_ft900_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1A7C	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x1A80	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x1A84	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1A88	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_1:
0x1A8C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_1
easyft90x_v7_FT900__setMOSI_1:
;__ef_ft900_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1A90	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x1A94	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x1A98	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1A9C	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_1:
0x1AA0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_1
easyft90x_v7_FT900__setPWM_1:
;__ef_ft900_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PIN56_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1AA4	0xC4110088  LDA.L	R1, GPIO_PIN56_bit+0
0x1AA8	0x45E04383  LDL.L	R30, R0, #BitPos(GPIO_PIN56_bit+0)
0x1AAC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1AB0	0xBC110088  STA.L	GPIO_PIN56_bit+0, R1
L_end__setPWM_1:
0x1AB4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_1
easyft90x_v7_FT900__setINT_1:
;__ef_ft900_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PIN3_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x19D4	0xC4110084  LDA.L	R1, GPIO_PIN3_bit+0
0x19D8	0x45E04233  LDL.L	R30, R0, #BitPos(GPIO_PIN3_bit+0)
0x19DC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x19E0	0xBC110084  STA.L	GPIO_PIN3_bit+0, R1
L_end__setINT_1:
0x19E4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_1
easyft90x_v7_FT900__setRX_1:
;__ef_ft900_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x16CC	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x16D0	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x16D4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x16D8	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_1:
0x16DC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_1
easyft90x_v7_FT900__setTX_1:
;__ef_ft900_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x16B8	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x16BC	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x16C0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x16C4	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_1:
0x16C8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_1
easyft90x_v7_FT900__setSCL_1:
;__ef_ft900_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x16A4	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x16A8	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x16AC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x16B0	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_1:
0x16B4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_1
easyft90x_v7_FT900__setSDA_1:
;__ef_ft900_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1708	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x170C	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x1710	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1714	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_1:
0x1718	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_1
easyft90x_v7_FT900__setAN_2:
;__ef_ft900_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PIN54_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x16F4	0xC4110088  LDA.L	R1, GPIO_PIN54_bit+0
0x16F8	0x45E04363  LDL.L	R30, R0, #BitPos(GPIO_PIN54_bit+0)
0x16FC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1700	0xBC110088  STA.L	GPIO_PIN54_bit+0, R1
L_end__setAN_2:
0x1704	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_2
easyft90x_v7_FT900__setRST_2:
;__ef_ft900_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PIN4_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x16E0	0xC4110084  LDA.L	R1, GPIO_PIN4_bit+0
0x16E4	0x45E04243  LDL.L	R30, R0, #BitPos(GPIO_PIN4_bit+0)
0x16E8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x16EC	0xBC110084  STA.L	GPIO_PIN4_bit+0, R1
L_end__setRST_2:
0x16F0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_2
easyft90x_v7_FT900__setCS_2:
;__ef_ft900_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PIN61_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1654	0xC4110088  LDA.L	R1, GPIO_PIN61_bit+0
0x1658	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN61_bit+0)
0x165C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1660	0xBC110088  STA.L	GPIO_PIN61_bit+0, R1
L_end__setCS_2:
0x1664	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_2
easyft90x_v7_FT900__setSCK_2:
;__ef_ft900_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1668	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x166C	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x1670	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1674	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_2:
0x1678	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_2
easyft90x_v7_FT900__setMISO_2:
;__ef_ft900_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x167C	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x1680	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x1684	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1688	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_2:
0x168C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_2
easyft90x_v7_FT900__setMOSI_2:
;__ef_ft900_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1690	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x1694	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x1698	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x169C	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_2:
0x16A0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_2
easyft90x_v7_FT900__setPWM_2:
;__ef_ft900_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PIN57_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x171C	0xC4110088  LDA.L	R1, GPIO_PIN57_bit+0
0x1720	0x45E04393  LDL.L	R30, R0, #BitPos(GPIO_PIN57_bit+0)
0x1724	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1728	0xBC110088  STA.L	GPIO_PIN57_bit+0, R1
L_end__setPWM_2:
0x172C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_2
easyft90x_v7_FT900__setINT_2:
;__ef_ft900_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PIN5_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1988	0xC4110084  LDA.L	R1, GPIO_PIN5_bit+0
0x198C	0x45E04253  LDL.L	R30, R0, #BitPos(GPIO_PIN5_bit+0)
0x1990	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1994	0xBC110084  STA.L	GPIO_PIN5_bit+0, R1
L_end__setINT_2:
0x1998	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_2
easyft90x_v7_FT900__setRX_2:
;__ef_ft900_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1974	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x1978	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x197C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1980	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_2:
0x1984	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_2
easyft90x_v7_FT900__setTX_2:
;__ef_ft900_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x199C	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x19A0	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x19A4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x19A8	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_2:
0x19AC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_2
easyft90x_v7_FT900__setSCL_2:
;__ef_ft900_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1940	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x1944	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x1948	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x194C	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_2:
0x1950	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_2
easyft90x_v7_FT900__setSDA_2:
;__ef_ft900_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1954	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x1958	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x195C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1960	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_2:
0x1964	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_2
_applicationInit:
;Click_Slider2_FT90x.c, 42 :: 		void applicationInit()
;Click_Slider2_FT90x.c, 44 :: 		slider2_gpioDriverInit( (T_SLIDER2_P)&_MIKROBUS1_GPIO );
0x23B8	0x6400251C  LDK.L	R0, #__MIKROBUS1_GPIO+0
0x23BC	0x0034086B  CALL	_slider2_gpioDriverInit+0
;Click_Slider2_FT90x.c, 45 :: 		slider2_enable(_SLIDER2_DEVICE_ENABLE);
0x23C0	0x64000001  LDK.L	R0, __SLIDER2_DEVICE_ENABLE
0x23C4	0x00340868  CALL	_slider2_enable+0
;Click_Slider2_FT90x.c, 46 :: 		slider2_setReference(_SLIDER2_MAX_VOLTAGE_2_048V);
0x23C8	0x64000001  LDK.L	R0, __SLIDER2_MAX_VOLTAGE_2_048V
0x23CC	0x003408A9  CALL	_slider2_setReference+0
;Click_Slider2_FT90x.c, 50 :: 		Delay_100ms();
0x23D0	0x003408C5  CALL	_Delay_100ms+0
;Click_Slider2_FT90x.c, 51 :: 		}
L_end_applicationInit:
0x23D4	0xA0000000  RETURN	
; end of _applicationInit
_slider2_gpioDriverInit:
;__slider2_Driver.c, 70 :: 		void slider2_gpioDriverInit(T_SLIDER2_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__slider2_Driver.c, 72 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
; gpioObj end address is: 0 (R0)
0x21AC	0x003406BD  CALL	__slider2_Driver_hal_gpioMap+0
;__slider2_Driver.c, 73 :: 		}
L_end_slider2_gpioDriverInit:
0x21B0	0xA0000000  RETURN	
; end of _slider2_gpioDriverInit
__slider2_Driver_hal_gpioMap:
;__slider2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__slider2_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x1AF4	0x44104080  ADD.L	R1, R0, #8
0x1AF8	0xCC108000  LPMI.L	R1, R1, #0
0x1AFC	0xBC100168  STA.L	__slider2_Driver_hal_gpio_csSet+0, R1
;__slider2_hal.c, 380 :: 		hal_gpio_pwmSet = tmp->gpioSet[ __PWM_PIN_OUTPUT__ ];
0x1B00	0x44104180  ADD.L	R1, R0, #24
; gpioObj end address is: 0 (R0)
0x1B04	0xCC008000  LPMI.L	R0, R1, #0
0x1B08	0xBC000164  STA.L	__slider2_Driver_hal_gpio_pwmSet+0, R0
;__slider2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1B0C	0xA0000000  RETURN	
; end of __slider2_Driver_hal_gpioMap
_slider2_enable:
;__slider2_Driver.c, 77 :: 		void slider2_enable(uint8_t state)
; state start address is: 0 (R0)
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;__slider2_Driver.c, 79 :: 		hal_gpio_csSet(state);
; state end address is: 0 (R0)
0x21A0	0xC4600168  LDA.L	R6, __slider2_Driver_hal_gpio_csSet+0
0x21A4	0x08340060  CALLI	R6
;__slider2_Driver.c, 80 :: 		}
L_end_slider2_enable:
0x21A8	0xA0000000  RETURN	
; end of _slider2_enable
_slider2_setReference:
;__slider2_Driver.c, 82 :: 		void slider2_setReference(uint8_t ref)
; ref start address is: 0 (R0)
; ref end address is: 0 (R0)
; ref start address is: 0 (R0)
;__slider2_Driver.c, 84 :: 		hal_gpio_pwmSet(ref);
; ref end address is: 0 (R0)
0x22A4	0xC4600164  LDA.L	R6, __slider2_Driver_hal_gpio_pwmSet+0
0x22A8	0x08340060  CALLI	R6
;__slider2_Driver.c, 85 :: 		}
L_end_slider2_setReference:
0x22AC	0xA0000000  RETURN	
; end of _slider2_setReference
_Delay_100ms:
;__Lib_Delays.c, 68 :: 		void Delay_100ms() {
;__Lib_Delays.c, 69 :: 		Delay_ms(100);
0x2314	0x6DC008CB  LPM.L	R28, $+24
0x2318	0x44004000  NOP	
L_Delay_100ms22:
0x231C	0x45CE4012  SUB.L	R28, R28, #1
0x2320	0x5DEE4002  CMP.L	R28, #0
0x2324	0x002008C7  JMPC	R30, Z, #0, L_Delay_100ms22
0x2328	0x003008CC  JMP	$+8
0x232C	0x0032DCD3  	#3333331
0x2330	0x44004000  NOP	
0x2334	0x44004000  NOP	
;__Lib_Delays.c, 70 :: 		}
L_end_Delay_100ms:
0x2338	0xA0000000  RETURN	
; end of _Delay_100ms
_applicationTask:
;Click_Slider2_FT90x.c, 53 :: 		void applicationTask()
;Click_Slider2_FT90x.c, 55 :: 		sliderValue = ADC_Read(4);
0x23D8	0x64000004  LDK.L	R0, #4
0x23DC	0x003408AC  CALL	_ADC_Read+0
0x23E0	0xBC0000E4  STA.L	_sliderValue+0, R0
;Click_Slider2_FT90x.c, 57 :: 		WordToHex(sliderValue, demoText);
0x23E4	0xC20000E4  LDA.S	R0, _sliderValue+0
0x23E8	0x641000E8  LDK.L	R1, #_demoText+0
0x23EC	0x0034086D  CALL	_WordToHex+0
;Click_Slider2_FT90x.c, 58 :: 		mikrobus_logWrite(" Slider value : 0x", _LOG_TEXT);
0x23F0	0x64000018  LDK.L	R0, #?lstr2_Click_Slider2_FT90x+0
0x23F4	0x64100001  LDK.L	R1, #1
0x23F8	0x00340837  CALL	_mikrobus_logWrite+0
;Click_Slider2_FT90x.c, 59 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x23FC	0x64100002  LDK.L	R1, #2
0x2400	0x640000E8  LDK.L	R0, #_demoText+0
0x2404	0x00340837  CALL	_mikrobus_logWrite+0
;Click_Slider2_FT90x.c, 60 :: 		Delay_ms( 500 );
0x2408	0x6DC00908  LPM.L	R28, $+24
0x240C	0x44004000  NOP	
L_applicationTask2:
0x2410	0x45CE4012  SUB.L	R28, R28, #1
0x2414	0x5DEE4002  CMP.L	R28, #0
0x2418	0x00200904  JMPC	R30, Z, #0, L_applicationTask2
0x241C	0x00300909  JMP	$+8
0x2420	0x00FE5029  	#16666665
;Click_Slider2_FT90x.c, 61 :: 		}
L_end_applicationTask:
0x2424	0xA0000000  RETURN	
; end of _applicationTask
_ADC_Read:
;__Lib_ADC.c, 226 :: 		
; channel start address is: 0 (R0)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC.c, 227 :: 		
0x22B0	0x641100B0  LDK.L	R1, #DAC_ADC_CONF+0
; channel end address is: 0 (R0)
0x22B4	0x003406C4  CALL	__Lib_ADC_ADCx_Read+0
;__Lib_ADC.c, 228 :: 		
L_end_ADC_Read:
0x22B8	0xA0000000  RETURN	
; end of _ADC_Read
__Lib_ADC_ADCx_Read:
;__Lib_ADC.c, 188 :: 		
; adc_base start address is: 4 (R1)
; channel start address is: 0 (R0)
0x1B10	0x4480500D  BEXTU.L	R8, R0, #256
0x1B14	0x4460C000  MOVE.L	R6, R1
; adc_base end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 32 (R8)
; adc_base start address is: 24 (R6)
;__Lib_ADC.c, 192 :: 		
0x1B18	0x59E44002  CMP.B	R8, #0
0x1B1C	0x002006CA  JMPC	R30, Z, #0, L___Lib_ADC_ADCx_Read9
; channel end address is: 32 (R8)
; adc_base end address is: 24 (R6)
;__Lib_ADC.c, 193 :: 		
0x1B20	0x64000000  LDK.L	R0, #0
0x1B24	0x003006F3  JMP	L_end_ADCx_Read
L___Lib_ADC_ADCx_Read9:
;__Lib_ADC.c, 196 :: 		
; adc_base start address is: 24 (R6)
; channel start address is: 32 (R8)
0x1B28	0x44134000  MOVE.L	R1, R6
0x1B2C	0x64000000  LDK.L	R0, #0
0x1B30	0x00340640  CALL	__Lib_ADC_ADCx_Init_Advanced+0
;__Lib_ADC.c, 198 :: 		
0x1B34	0x44044012  SUB.L	R0, R8, #1
0x1B38	0x4400400C  BEXTS.L	R0, R0, #0
0x1B3C	0x64100001  LDK.L	R1, #1
0x1B40	0x44008008  ASHL.L	R0, R1, R0
0x1B44	0x4400400D  BEXTU.L	R0, R0, #0
0x1B48	0x003405CC  CALL	_ADC_Set_Input_Channel+0
;__Lib_ADC.c, 200 :: 		
0x1B4C	0xAC030000  LDI.L	R0, R6, #0
0x1B50	0x64101000  LDK.L	R1, #4096
0x1B54	0x44100014  AND.L	R1, R0, R1
0x1B58	0x4410C0C9  LSHR.L	R1, R1, #12
; mode start address is: 12 (R3)
0x1B5C	0x4430D00D  BEXTU.L	R3, R1, #256
;__Lib_ADC.c, 202 :: 		
0x1B60	0x641FF8FF  LDK.L	R1, #-1793
0x1B64	0x44000014  AND.L	R0, R0, R1
0x1B68	0xB4600000  STI.L	R6, #0, R0
;__Lib_ADC.c, 204 :: 		
0x1B6C	0x4404500D  BEXTU.L	R0, R8, #256
; channel end address is: 32 (R8)
0x1B70	0x44004088  ASHL.L	R0, R0, #8
0x1B74	0x4400400D  BEXTU.L	R0, R0, #0
0x1B78	0xAC130000  LDI.L	R1, R6, #0
0x1B7C	0x44008005  OR.L	R0, R1, R0
0x1B80	0xB4600000  STI.L	R6, #0, R0
;__Lib_ADC.c, 206 :: 		
0x1B84	0x00340636  CALL	_Delay_1us+0
;__Lib_ADC.c, 208 :: 		
0x1B88	0x0034065A  CALL	__Lib_ADC_FT900_ADC_Start+0
; mode end address is: 12 (R3)
; adc_base end address is: 24 (R6)
;__Lib_ADC.c, 210 :: 		
L___Lib_ADC_ADCx_Read10:
; mode start address is: 12 (R3)
; adc_base start address is: 24 (R6)
0x1B8C	0xAC130000  LDI.L	R1, R6, #0
0x1B90	0x6C0006F4  LPM.L	R0, $+64
0x1B94	0x44008004  AND.L	R0, R1, R0
0x1B98	0x5DE04002  CMP.L	R0, #0
0x1B9C	0x002006E9  JMPC	R30, Z, #0, L___Lib_ADC_ADCx_Read11
0x1BA0	0x003006E3  JMP	L___Lib_ADC_ADCx_Read10
L___Lib_ADC_ADCx_Read11:
;__Lib_ADC.c, 213 :: 		
0x1BA4	0x44034000  MOVE.L	R0, R6
0x1BA8	0x0034066C  CALL	__Lib_ADC_FT900_ADCx_ClearInterruptFlag+0
;__Lib_ADC.c, 215 :: 		
0x1BAC	0x44034080  ADD.L	R0, R6, #8
; adc_base end address is: 24 (R6)
0x1BB0	0xAC000000  LDI.L	R0, R0, #0
; tempBuffer start address is: 16 (R4)
0x1BB4	0x4440400D  BEXTU.L	R4, R0, #0
;__Lib_ADC.c, 217 :: 		
0x1BB8	0x59E1C012  CMP.B	R3, #1
0x1BBC	0x002006F1  JMPC	R30, Z, #0, L___Lib_ADC_ADCx_Read12
; mode end address is: 12 (R3)
;__Lib_ADC.c, 218 :: 		
0x1BC0	0x00340672  CALL	__Lib_ADC_FT900_ADC_Stop+0
;__Lib_ADC.c, 219 :: 		
L___Lib_ADC_ADCx_Read12:
;__Lib_ADC.c, 221 :: 		
0x1BC4	0x640003FF  LDK.L	R0, #1023
0x1BC8	0x44020004  AND.L	R0, R4, R0
; tempBuffer end address is: 16 (R4)
;__Lib_ADC.c, 222 :: 		
L_end_ADCx_Read:
0x1BCC	0xA0000000  RETURN	
0x1BD0	0x04000000  	#67108864
; end of __Lib_ADC_ADCx_Read
__Lib_ADC_ADCx_Init_Advanced:
;__Lib_ADC.c, 110 :: 		
; adc_base start address is: 4 (R1)
; mode start address is: 0 (R0)
; adc_base end address is: 4 (R1)
; mode end address is: 0 (R0)
; mode start address is: 0 (R0)
; adc_base start address is: 4 (R1)
;__Lib_ADC.c, 115 :: 		
0x1900	0xAC208000  LDI.L	R2, R1, #0
0x1904	0x64302000  LDK.L	R3, #8192
0x1908	0x44210035  OR.L	R2, R2, R3
0x190C	0xB4110000  STI.L	R1, #0, R2
;__Lib_ADC.c, 117 :: 		
0x1910	0x59E04002  CMP.B	R0, #0
0x1914	0x0020064B  JMPC	R30, Z, #0, L___Lib_ADC_ADCx_Init_Advanced7
; mode end address is: 0 (R0)
;__Lib_ADC.c, 118 :: 		
0x1918	0xAC208000  LDI.L	R2, R1, #0
0x191C	0x640FEFFF  LDK.L	R0, #-4097
0x1920	0x44010004  AND.L	R0, R2, R0
0x1924	0xB4100000  STI.L	R1, #0, R0
; adc_base end address is: 4 (R1)
0x1928	0x0030064F  JMP	L___Lib_ADC_ADCx_Init_Advanced8
L___Lib_ADC_ADCx_Init_Advanced7:
;__Lib_ADC.c, 120 :: 		
; adc_base start address is: 4 (R1)
0x192C	0xAC208000  LDI.L	R2, R1, #0
0x1930	0x64001000  LDK.L	R0, #4096
0x1934	0x44010005  OR.L	R0, R2, R0
0x1938	0xB4100000  STI.L	R1, #0, R0
; adc_base end address is: 4 (R1)
L___Lib_ADC_ADCx_Init_Advanced8:
;__Lib_ADC.c, 121 :: 		
L_end_ADCx_Init_Advanced:
0x193C	0xA0000000  RETURN	
; end of __Lib_ADC_ADCx_Init_Advanced
_ADC_Set_Input_Channel:
;__Lib_ADC.c, 59 :: 		
; input_mask start address is: 0 (R0)
; input_mask end address is: 0 (R0)
; input_mask start address is: 0 (R0)
;__Lib_ADC.c, 64 :: 		
; adc_regs_base start address is: 4 (R1)
0x1730	0x641100B0  LDK.L	R1, #DAC_ADC_CONF+0
;__Lib_ADC.c, 65 :: 		
; regs_base start address is: 20 (R5)
0x1734	0x64510000  LDK.L	R5, #HIPID+0
;__Lib_ADC.c, 67 :: 		
0x1738	0x4420420D  BEXTU.L	R2, R0, #32
0x173C	0x5DE14002  CMP.L	R2, #0
0x1740	0x002805DB  JMPC	R30, Z, #1, L_ADC_Set_Input_Channel0
;__Lib_ADC.c, 69 :: 		
0x1744	0x4442C200  ADD.L	R4, R5, #32
0x1748	0xAC220000  LDI.L	R2, R4, #0
0x174C	0x6C300631  LPM.L	R3, $+376
0x1750	0x44210034  AND.L	R2, R2, R3
0x1754	0xB4410000  STI.L	R4, #0, R2
;__Lib_ADC.c, 70 :: 		
0x1758	0x4422C200  ADD.L	R2, R5, #32
0x175C	0xAC310000  LDI.L	R3, R2, #0
0x1760	0x6C400632  LPM.L	R4, $+360
0x1764	0x44318045  OR.L	R3, R3, R4
0x1768	0xB4218000  STI.L	R2, #0, R3
;__Lib_ADC.c, 71 :: 		
L_ADC_Set_Input_Channel0:
;__Lib_ADC.c, 72 :: 		
0x176C	0x4420421D  BEXTU.L	R2, R0, #33
0x1770	0x5DE14002  CMP.L	R2, #0
0x1774	0x002805E8  JMPC	R30, Z, #1, L_ADC_Set_Input_Channel1
;__Lib_ADC.c, 74 :: 		
0x1778	0x4432C200  ADD.L	R3, R5, #32
0x177C	0xAC418000  LDI.L	R4, R3, #0
0x1780	0x6C200633  LPM.L	R2, $+332
0x1784	0x44220024  AND.L	R2, R4, R2
0x1788	0xB4310000  STI.L	R3, #0, R2
;__Lib_ADC.c, 75 :: 		
0x178C	0x4432C200  ADD.L	R3, R5, #32
0x1790	0xAC418000  LDI.L	R4, R3, #0
0x1794	0x6C200634  LPM.L	R2, $+316
0x1798	0x44220025  OR.L	R2, R4, R2
0x179C	0xB4310000  STI.L	R3, #0, R2
;__Lib_ADC.c, 76 :: 		
L_ADC_Set_Input_Channel1:
;__Lib_ADC.c, 77 :: 		
0x17A0	0x4420422D  BEXTU.L	R2, R0, #34
0x17A4	0x5DE14002  CMP.L	R2, #0
0x17A8	0x002805F4  JMPC	R30, Z, #1, L_ADC_Set_Input_Channel2
;__Lib_ADC.c, 79 :: 		
0x17AC	0x4422C240  ADD.L	R2, R5, #36
0x17B0	0xAC310000  LDI.L	R3, R2, #0
0x17B4	0x644FFF00  LDK.L	R4, #-256
0x17B8	0x44318044  AND.L	R3, R3, R4
0x17BC	0xB4218000  STI.L	R2, #0, R3
;__Lib_ADC.c, 80 :: 		
0x17C0	0x4422C240  ADD.L	R2, R5, #36
0x17C4	0xAC310000  LDI.L	R3, R2, #0
0x17C8	0x4431CC05  OR.L	R3, R3, #192
0x17CC	0xB4218000  STI.L	R2, #0, R3
;__Lib_ADC.c, 81 :: 		
L_ADC_Set_Input_Channel2:
;__Lib_ADC.c, 82 :: 		
0x17D0	0x4420423D  BEXTU.L	R2, R0, #35
0x17D4	0x5DE14002  CMP.L	R2, #0
0x17D8	0x00280601  JMPC	R30, Z, #1, L_ADC_Set_Input_Channel3
;__Lib_ADC.c, 84 :: 		
0x17DC	0x4432C240  ADD.L	R3, R5, #36
0x17E0	0xAC418000  LDI.L	R4, R3, #0
0x17E4	0x642F00FF  LDK.L	R2, #-65281
0x17E8	0x44220024  AND.L	R2, R4, R2
0x17EC	0xB4310000  STI.L	R3, #0, R2
;__Lib_ADC.c, 85 :: 		
0x17F0	0x4422C240  ADD.L	R2, R5, #36
0x17F4	0xAC310000  LDI.L	R3, R2, #0
0x17F8	0x6440C000  LDK.L	R4, #49152
0x17FC	0x44318045  OR.L	R3, R3, R4
0x1800	0xB4218000  STI.L	R2, #0, R3
;__Lib_ADC.c, 86 :: 		
L_ADC_Set_Input_Channel3:
;__Lib_ADC.c, 87 :: 		
0x1804	0x4420424D  BEXTU.L	R2, R0, #36
0x1808	0x5DE14002  CMP.L	R2, #0
0x180C	0x0028060E  JMPC	R30, Z, #1, L_ADC_Set_Input_Channel4
;__Lib_ADC.c, 89 :: 		
0x1810	0x4442C240  ADD.L	R4, R5, #36
0x1814	0xAC220000  LDI.L	R2, R4, #0
0x1818	0x6C300631  LPM.L	R3, $+172
0x181C	0x44210034  AND.L	R2, R2, R3
0x1820	0xB4410000  STI.L	R4, #0, R2
;__Lib_ADC.c, 90 :: 		
0x1824	0x4432C240  ADD.L	R3, R5, #36
0x1828	0xAC218000  LDI.L	R2, R3, #0
0x182C	0x6C400632  LPM.L	R4, $+156
0x1830	0x44210045  OR.L	R2, R2, R4
0x1834	0xB4310000  STI.L	R3, #0, R2
;__Lib_ADC.c, 91 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC.c, 92 :: 		
0x1838	0x4420425D  BEXTU.L	R2, R0, #37
0x183C	0x5DE14002  CMP.L	R2, #0
0x1840	0x0028061B  JMPC	R30, Z, #1, L_ADC_Set_Input_Channel5
;__Lib_ADC.c, 94 :: 		
0x1844	0x4422C240  ADD.L	R2, R5, #36
0x1848	0xAC310000  LDI.L	R3, R2, #0
0x184C	0x6C400633  LPM.L	R4, $+128
0x1850	0x44318044  AND.L	R3, R3, R4
0x1854	0xB4218000  STI.L	R2, #0, R3
;__Lib_ADC.c, 95 :: 		
0x1858	0x4442C240  ADD.L	R4, R5, #36
0x185C	0xAC320000  LDI.L	R3, R4, #0
0x1860	0x6C200634  LPM.L	R2, $+112
0x1864	0x44218025  OR.L	R2, R3, R2
0x1868	0xB4410000  STI.L	R4, #0, R2
;__Lib_ADC.c, 96 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC.c, 97 :: 		
0x186C	0x4420426D  BEXTU.L	R2, R0, #38
; input_mask end address is: 0 (R0)
0x1870	0x5DE14002  CMP.L	R2, #0
0x1874	0x00280627  JMPC	R30, Z, #1, L_ADC_Set_Input_Channel6
;__Lib_ADC.c, 99 :: 		
0x1878	0x4422C280  ADD.L	R2, R5, #40
0x187C	0xAC010000  LDI.L	R0, R2, #0
0x1880	0x643FFF00  LDK.L	R3, #-256
0x1884	0x44000034  AND.L	R0, R0, R3
0x1888	0xB4200000  STI.L	R2, #0, R0
;__Lib_ADC.c, 100 :: 		
0x188C	0x4402C280  ADD.L	R0, R5, #40
; regs_base end address is: 20 (R5)
0x1890	0xAC200000  LDI.L	R2, R0, #0
0x1894	0x44214C05  OR.L	R2, R2, #192
0x1898	0xB4010000  STI.L	R0, #0, R2
;__Lib_ADC.c, 101 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC.c, 104 :: 		
0x189C	0xAC008000  LDI.L	R0, R1, #0
0x18A0	0x64200800  LDK.L	R2, #2048
0x18A4	0x44000025  OR.L	R0, R0, R2
0x18A8	0xB4100000  STI.L	R1, #0, R0
;__Lib_ADC.c, 105 :: 		
0x18AC	0x003404B9  CALL	_Delay_500us+0
;__Lib_ADC.c, 107 :: 		
0x18B0	0xAC208000  LDI.L	R2, R1, #0
0x18B4	0x6C000635  LPM.L	R0, $+32
0x18B8	0x44010005  OR.L	R0, R2, R0
0x18BC	0xB4100000  STI.L	R1, #0, R0
; adc_regs_base end address is: 4 (R1)
;__Lib_ADC.c, 108 :: 		
L_end_ADC_Set_Input_Channel:
0x18C0	0xA0000000  RETURN	
0x18C4	0xFF00FFFF  	#-16711681
0x18C8	0x00C00000  	#12582912
0x18CC	0x00FFFFFF  	#16777215
0x18D0	0xC0000000  	#-1073741824
0x18D4	0x04000000  	#67108864
; end of _ADC_Set_Input_Channel
_Delay_500us:
;__Lib_Delays.c, 48 :: 		void Delay_500us() {
;__Lib_Delays.c, 49 :: 		Delay_us(498);
0x12E4	0x6DC004BF  LPM.L	R28, $+24
0x12E8	0x44004000  NOP	
L_Delay_500us12:
0x12EC	0x45CE4012  SUB.L	R28, R28, #1
0x12F0	0x5DEE4002  CMP.L	R28, #0
0x12F4	0x002004BB  JMPC	R30, Z, #0, L_Delay_500us12
0x12F8	0x003004C0  JMP	$+8
0x12FC	0x000040D6  	#16598
0x1300	0x44004000  NOP	
;__Lib_Delays.c, 50 :: 		}
L_end_Delay_500us:
0x1304	0xA0000000  RETURN	
; end of _Delay_500us
_Delay_1us:
;__Lib_Delays.c, 28 :: 		void Delay_1us() {
;__Lib_Delays.c, 29 :: 		Delay_us(1);
0x18D8	0x6DC0063C  LPM.L	R28, $+24
0x18DC	0x44004000  NOP	
L_Delay_1us2:
0x18E0	0x45CE4012  SUB.L	R28, R28, #1
0x18E4	0x5DEE4002  CMP.L	R28, #0
0x18E8	0x00200638  JMPC	R30, Z, #0, L_Delay_1us2
0x18EC	0x0030063D  JMP	$+8
0x18F0	0x0000001F  	#31
0x18F4	0x44004000  NOP	
0x18F8	0x44004000  NOP	
;__Lib_Delays.c, 30 :: 		}
L_end_Delay_1us:
0x18FC	0xA0000000  RETURN	
; end of _Delay_1us
__Lib_ADC_FT900_ADC_Start:
;__Lib_ADC.c, 164 :: 		
;__Lib_ADC.c, 165 :: 		
0x1968	0x640100B0  LDK.L	R0, #DAC_ADC_CONF+0
0x196C	0x003404C7  CALL	__Lib_ADC_FT900_ADCx_Start+0
;__Lib_ADC.c, 166 :: 		
L_end_FT900_ADC_Start:
0x1970	0xA0000000  RETURN	
; end of __Lib_ADC_FT900_ADC_Start
__Lib_ADC_FT900_ADCx_Start:
;__Lib_ADC.c, 160 :: 		
; adc_base start address is: 0 (R0)
; adc_base end address is: 0 (R0)
; adc_base start address is: 0 (R0)
;__Lib_ADC.c, 161 :: 		
0x131C	0xAC100000  LDI.L	R1, R0, #0
0x1320	0x64208000  LDK.L	R2, #32768
0x1324	0x44108025  OR.L	R1, R1, R2
0x1328	0xB4008000  STI.L	R0, #0, R1
; adc_base end address is: 0 (R0)
;__Lib_ADC.c, 162 :: 		
L_end_FT900_ADCx_Start:
0x132C	0xA0000000  RETURN	
; end of __Lib_ADC_FT900_ADCx_Start
__Lib_ADC_FT900_ADCx_ClearInterruptFlag:
;__Lib_ADC.c, 148 :: 		
; adc_base start address is: 0 (R0)
; adc_base end address is: 0 (R0)
; adc_base start address is: 0 (R0)
;__Lib_ADC.c, 152 :: 		
0x19B0	0xAC100000  LDI.L	R1, R0, #0
0x19B4	0x6C200671  LPM.L	R2, $+16
0x19B8	0x44108025  OR.L	R1, R1, R2
0x19BC	0xB4008000  STI.L	R0, #0, R1
; adc_base end address is: 0 (R0)
;__Lib_ADC.c, 153 :: 		
L_end_FT900_ADCx_ClearInterruptFlag:
0x19C0	0xA0000000  RETURN	
0x19C4	0x04000000  	#67108864
; end of __Lib_ADC_FT900_ADCx_ClearInterruptFlag
__Lib_ADC_FT900_ADC_Stop:
;__Lib_ADC.c, 177 :: 		
;__Lib_ADC.c, 178 :: 		
0x19C8	0x640100B0  LDK.L	R0, #DAC_ADC_CONF+0
0x19CC	0x003404C2  CALL	__Lib_ADC_FT900_ADCx_Stop+0
;__Lib_ADC.c, 179 :: 		
L_end_FT900_ADC_Stop:
0x19D0	0xA0000000  RETURN	
; end of __Lib_ADC_FT900_ADC_Stop
__Lib_ADC_FT900_ADCx_Stop:
;__Lib_ADC.c, 173 :: 		
; adc_base start address is: 0 (R0)
; adc_base end address is: 0 (R0)
; adc_base start address is: 0 (R0)
;__Lib_ADC.c, 174 :: 		
0x1308	0xAC100000  LDI.L	R1, R0, #0
0x130C	0x642F7FFF  LDK.L	R2, #-32769
0x1310	0x44108024  AND.L	R1, R1, R2
0x1314	0xB4008000  STI.L	R0, #0, R1
; adc_base end address is: 0 (R0)
;__Lib_ADC.c, 175 :: 		
L_end_FT900_ADCx_Stop:
0x1318	0xA0000000  RETURN	
; end of __Lib_ADC_FT900_ADCx_Stop
_WordToHex:
;__Lib_Conversions.c, 17 :: 		
; output start address is: 4 (R1)
0x21B4	0x95D00004  LINK	LR, #4
0x21B8	0xB3F00000  STI.S	SP, #0, R0
; output end address is: 4 (R1)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 18 :: 		
0x21BC	0x444FC000  ADD.L	R4, SP, #0
0x21C0	0x44024010  ADD.L	R0, R4, #1
0x21C4	0xA8000000  LDI.B	R0, R0, #0
0x21C8	0x44204049  LSHR.L	R2, R0, #4
0x21CC	0x4421500D  BEXTU.L	R2, R2, #256
0x21D0	0x640025A3  LDK.L	R0, #__Lib_Conversions_Digits+0
0x21D4	0x44000020  ADD.L	R0, R0, R2
0x21D8	0xC8000000  LPMI.B	R0, R0, #0
0x21DC	0xB0100000  STI.B	R1, #0, R0
;__Lib_Conversions.c, 19 :: 		
0x21E0	0x4420C010  ADD.L	R2, R1, #1
0x21E4	0x44024010  ADD.L	R0, R4, #1
0x21E8	0xA8000000  LDI.B	R0, R0, #0
0x21EC	0x443040F4  AND.L	R3, R0, #15
0x21F0	0x4431D00D  BEXTU.L	R3, R3, #256
0x21F4	0x640025A3  LDK.L	R0, #__Lib_Conversions_Digits+0
0x21F8	0x44000030  ADD.L	R0, R0, R3
0x21FC	0xC8000000  LPMI.B	R0, R0, #0
0x2200	0xB0200000  STI.B	R2, #0, R0
;__Lib_Conversions.c, 20 :: 		
0x2204	0x4420C020  ADD.L	R2, R1, #2
0x2208	0xA8020000  LDI.B	R0, R4, #0
0x220C	0x44004049  LSHR.L	R0, R0, #4
0x2210	0x4400500D  BEXTU.L	R0, R0, #256
0x2214	0x643025A3  LDK.L	R3, #__Lib_Conversions_Digits+0
0x2218	0x44018000  ADD.L	R0, R3, R0
0x221C	0xC8000000  LPMI.B	R0, R0, #0
0x2220	0xB0200000  STI.B	R2, #0, R0
;__Lib_Conversions.c, 21 :: 		
0x2224	0x4420C030  ADD.L	R2, R1, #3
0x2228	0xA8020000  LDI.B	R0, R4, #0
0x222C	0x440040F4  AND.L	R0, R0, #15
0x2230	0x4400500D  BEXTU.L	R0, R0, #256
0x2234	0x643025A3  LDK.L	R3, #__Lib_Conversions_Digits+0
0x2238	0x44018000  ADD.L	R0, R3, R0
0x223C	0xC8000000  LPMI.B	R0, R0, #0
0x2240	0xB0200000  STI.B	R2, #0, R0
;__Lib_Conversions.c, 22 :: 		
0x2244	0x4400C040  ADD.L	R0, R1, #4
; output end address is: 4 (R1)
0x2248	0x64100000  LDK.L	R1, #0
0x224C	0xB0008000  STI.B	R0, #0, R1
;__Lib_Conversions.c, 23 :: 		
L_end_WordToHex:
0x2250	0x99D00000  UNLINK	LR
0x2254	0xA0000000  RETURN	
; end of _WordToHex
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x2430	0x6C00090F  LPM.L	R0, $+12
0x2434	0xBC000150  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x2438	0xA0000000  RETURN	
0x243C	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x2428	0x0030090A  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x242C	0xA0000000  RETURN	
; end of ___GenExcept
0x25B4	0x65B00004  LDK.L	R27, #4
0x25B8	0x65A0002B  LDK.L	R26, #43
0x25BC	0x65C0257C  LDK.L	R28, #9596
0x25C0	0x003408CF  CALL	___CC2DB
0x25C4	0x65B0002C  LDK.L	R27, #44
0x25C8	0x65A000E4  LDK.L	R26, #228
0x25CC	0x65C02464  LDK.L	R28, #9316
0x25D0	0x003408CF  CALL	___CC2DB
0x25D4	0xA0000000  RETURN	
0x25D8	0x64000004  LDK.L	R0, #4
0x25DC	0x64100000  LDK.L	R1, #0
0x25E0	0xF000D687  MEMSET.B	R0, R1, #360
0x25E4	0xA0000000  RETURN	
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x2464	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x2468	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x246C	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x2470	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x2474	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x2478	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x247C	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x2480	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x2484	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x2488	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x248C	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x2490	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x2494	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x2498	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x249C	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x24A0	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x24A4	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x24A8	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x24AC	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x24B0	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x24B4	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x24B8	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x24BC	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x24C0	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x24C4	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x24C8	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x24CC	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x24D0	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x24D4	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x24D8	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x24DC	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x24E0	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x24E4	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x24E8	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x24EC	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x24F0	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x24F4	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x24F8	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x24FC	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x2500	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x2504	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x2508	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x250C	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x2510	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x2514	0x00000084 ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x2518	0x0000002C ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;easyft90x_v7_FT900.c,47 :: __MIKROBUS1_GPIO [96]
0x251C	0x00001A68 ;__MIKROBUS1_GPIO+0
0x2520	0x00001ACC ;__MIKROBUS1_GPIO+4
0x2524	0x00001AE0 ;__MIKROBUS1_GPIO+8
0x2528	0x00001AB8 ;__MIKROBUS1_GPIO+12
0x252C	0x00001A7C ;__MIKROBUS1_GPIO+16
0x2530	0x00001A90 ;__MIKROBUS1_GPIO+20
0x2534	0x00001AA4 ;__MIKROBUS1_GPIO+24
0x2538	0x000019D4 ;__MIKROBUS1_GPIO+28
0x253C	0x000016CC ;__MIKROBUS1_GPIO+32
0x2540	0x000016B8 ;__MIKROBUS1_GPIO+36
0x2544	0x000016A4 ;__MIKROBUS1_GPIO+40
0x2548	0x00001708 ;__MIKROBUS1_GPIO+44
0x254C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x2550	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x2554	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x2558	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x255C	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x2560	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x2564	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x2568	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x256C	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x2570	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x2574	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x2578	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_Slider2_FT90x.c,0 :: ?ICS?lstr1_Click_Slider2_FT90x [20]
0x257C	0x202D2D2D ;?ICS?lstr1_Click_Slider2_FT90x+0
0x2580	0x74737953 ;?ICS?lstr1_Click_Slider2_FT90x+4
0x2584	0x49206D65 ;?ICS?lstr1_Click_Slider2_FT90x+8
0x2588	0x2074696E ;?ICS?lstr1_Click_Slider2_FT90x+12
0x258C	0x002D2D2D ;?ICS?lstr1_Click_Slider2_FT90x+16
; end of ?ICS?lstr1_Click_Slider2_FT90x
;,0 :: _initBlock_6 [35]
; Containing: ?ICS?lstr2_Click_Slider2_FT90x [19]
;             Digits [16]
0x2590	0x696C5320 ;_initBlock_6+0 : ?ICS?lstr2_Click_Slider2_FT90x at 0x2590
0x2594	0x20726564 ;_initBlock_6+4
0x2598	0x756C6176 ;_initBlock_6+8
0x259C	0x203A2065 ;_initBlock_6+12
0x25A0	0x30007830 ;_initBlock_6+16 : Digits at 0x25A3
0x25A4	0x34333231 ;_initBlock_6+20
0x25A8	0x38373635 ;_initBlock_6+24
0x25AC	0x43424139 ;_initBlock_6+28
0x25B0	0x464544 ;_initBlock_6+32
; end of _initBlock_6
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [376]    __Lib_UART_UARTx_Write_Reg
0x0208    [1232]    __Lib_UART_UARTX_Read_Reg550
0x06D8     [112]    __Lib_UART_UARTx_Write_RegDLM
0x0748     [176]    __Lib_UART_UARTx_Write_ICR
0x07F8     [476]    __Lib_UART_UARTx_Read_Reg
0x09D4     [112]    __Lib_UART_UARTx_Write_RegDLL
0x0A44     [272]    __Lib_UART_UARTx_Set_Polarity
0x0B54     [332]    __Lib_UART_UARTx_Read_ICR
0x0CA0      [16]    __Lib_UART_UARTx_Soft_Reset
0x0CB0      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x0CD4     [180]    __Lib_UART_UARTx_Set_Baud_Rate
0x0D88     [216]    __Lib_UART_UARTx_Set_Data_Bits
0x0E60      [80]    __Lib_UART_UARTx_Set_Stop_Bits
0x0EB0     [836]    __Lib_UART_UARTX_Write_Reg550
0x11F4     [180]    __Lib_UART_UARTx_Sys_Init
0x12A8      [60]    _Get_Peripheral_Clock_kHz
0x12E4      [36]    _Delay_500us
0x1308      [20]    __Lib_ADC_FT900_ADCx_Stop
0x131C      [20]    __Lib_ADC_FT900_ADCx_Start
0x1330     [500]    _GPIO_Config
0x1524     [248]    __Lib_UART_UARTx_Init_Advanced
0x161C      [56]    __Lib_UART_UARTx_Write
0x1654      [20]    easyft90x_v7_FT900__setCS_2
0x1668      [20]    easyft90x_v7_FT900__setSCK_2
0x167C      [20]    easyft90x_v7_FT900__setMISO_2
0x1690      [20]    easyft90x_v7_FT900__setMOSI_2
0x16A4      [20]    easyft90x_v7_FT900__setSCL_1
0x16B8      [20]    easyft90x_v7_FT900__setTX_1
0x16CC      [20]    easyft90x_v7_FT900__setRX_1
0x16E0      [20]    easyft90x_v7_FT900__setRST_2
0x16F4      [20]    easyft90x_v7_FT900__setAN_2
0x1708      [20]    easyft90x_v7_FT900__setSDA_1
0x171C      [20]    easyft90x_v7_FT900__setPWM_2
0x1730     [424]    _ADC_Set_Input_Channel
0x18D8      [40]    _Delay_1us
0x1900      [64]    __Lib_ADC_ADCx_Init_Advanced
0x1940      [20]    easyft90x_v7_FT900__setSCL_2
0x1954      [20]    easyft90x_v7_FT900__setSDA_2
0x1968      [12]    __Lib_ADC_FT900_ADC_Start
0x1974      [20]    easyft90x_v7_FT900__setRX_2
0x1988      [20]    easyft90x_v7_FT900__setINT_2
0x199C      [20]    easyft90x_v7_FT900__setTX_2
0x19B0      [24]    __Lib_ADC_FT900_ADCx_ClearInterruptFlag
0x19C8      [12]    __Lib_ADC_FT900_ADC_Stop
0x19D4      [20]    easyft90x_v7_FT900__setINT_1
0x19E8      [20]    _GPIO_Digital_Input
0x19FC      [16]    _UART1_Write
0x1A0C      [16]    _UART2_Write
0x1A1C      [28]    _UART2_Init
0x1A38      [20]    _GPIO_Digital_Output
0x1A4C      [28]    _UART1_Init
0x1A68      [20]    easyft90x_v7_FT900__setAN_1
0x1A7C      [20]    easyft90x_v7_FT900__setMISO_1
0x1A90      [20]    easyft90x_v7_FT900__setMOSI_1
0x1AA4      [20]    easyft90x_v7_FT900__setPWM_1
0x1AB8      [20]    easyft90x_v7_FT900__setSCK_1
0x1ACC      [20]    easyft90x_v7_FT900__setRST_1
0x1AE0      [20]    easyft90x_v7_FT900__setCS_1
0x1AF4      [28]    __slider2_Driver_hal_gpioMap
0x1B10     [196]    __Lib_ADC_ADCx_Read
0x1BD4     [600]    easyft90x_v7_FT900__gpioInit_1
0x1E2C     [600]    easyft90x_v7_FT900__gpioInit_2
0x2084      [20]    easyft90x_v7_FT900__log_init2
0x2098      [20]    easyft90x_v7_FT900__log_init1
0x20AC      [28]    easyft90x_v7_FT900__log_write
0x20C8      [20]    easyft90x_v7_FT900__log_initUart
0x20DC     [196]    _mikrobus_logWrite
0x21A0      [12]    _slider2_enable
0x21AC       [8]    _slider2_gpioDriverInit
0x21B4     [164]    _WordToHex
0x2258      [76]    _mikrobus_gpioInit
0x22A4      [12]    _slider2_setReference
0x22B0      [12]    _ADC_Read
0x22BC      [88]    _mikrobus_logInit
0x2314      [40]    _Delay_100ms
0x233C      [28]    ___CC2DB
0x2358      [96]    _systemInit
0x23B8      [32]    _applicationInit
0x23D8      [80]    _applicationTask
0x2428       [8]    ___GenExcept
0x2430      [16]    __Lib_System_InitialSetUpCLKPMC
0x2440      [36]    _main
0x25B4      [36]    _InitStaticLink
0x25D8      [16]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004      [20]    ?lstr1_Click_Slider2_FT90x
0x0018      [19]    ?lstr2_Click_Slider2_FT90x
0x002C      [88]    __Lib_UART_UART1Struct
0x0084      [88]    __Lib_UART_UART2Struct
0x00DC       [4]    __Lib_UART_UART2
0x00E0       [4]    __Lib_UART_UART1
0x00E4       [4]    _sliderValue
0x00E8     [100]    _demoText
0x014C       [4]    _logger
0x0150       [4]    ___System_CLOCK_IN_KHZ
0x0154       [4]    _UART_Rd_Ptr
0x0158       [4]    _UART_Wr_Ptr
0x015C       [4]    _UART_Rdy_Ptr
0x0160       [4]    _UART_Tx_Idle_Ptr
0x0164       [4]    __slider2_Driver_hal_gpio_pwmSet
0x0168       [4]    __slider2_Driver_hal_gpio_csSet
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2464      [88]    ?ICS__Lib_UART_UART1Struct
0x24BC      [88]    ?ICS__Lib_UART_UART2Struct
0x2514       [4]    ?ICS__Lib_UART_UART2
0x2518       [4]    ?ICS__Lib_UART_UART1
0x251C      [96]    __MIKROBUS1_GPIO
0x257C      [20]    ?ICS?lstr1_Click_Slider2_FT90x
0x2590      [19]    ?ICS?lstr2_Click_Slider2_FT90x
0x25A3      [16]    __Lib_Conversions_Digits
