Time resolution is 1 ps
$stop called at time : 240 ns : File "E:/Verilog/Pronblema_4_CV_UART- TX module/Pronblema_4_CV_UART- TX module.srcs/sim_1/new/sim.v" Line 47
