
A modular, hierarchical **4-bit ALU** designed using **Logisim**, divided into two subcircuits:
- `AU`: Arithmetic Unit (handles add, subtract, carry, overflow)
- `LU`: Logic Unit (handles AND, OR, NOT, XOR, etc.)

## ğŸš€ Features

- 4-bit operands `A` and `B`
- 4-bit `OPCODE` for selecting operations
- Modular design: separate `AU` and `LU` subcircuits
- Flags generated:
  - `Z` â€“ Zero
  - `N` â€“ Negative (MSB = 1)
  - `C` â€“ Carry
  - `Overflow` â€“ Signed overflow

## ğŸ§  Supported Operations

| OPCODE (Binary) | Operation   | Description              |
|-----------------|-------------|--------------------------|
| 0000            | A + B       | Unsigned Addition        |
| 0001            | A - B       | Unsigned Subtraction     |
| 0010            | A & B       | Bitwise AND              |
| 0011            | A \| B      | Bitwise OR               |
| 0100            | A ^ B       | Bitwise XOR              |
| 0101            | ~A          | Bitwise NOT (A only)     |
| 0110 - 1111     | (Reserved)  | Extendable up to 16 ops  |

> âœ³ï¸ You can easily add more operations by extending the decoder and mux logic.

## ğŸ§ª Simulation

- Use **Poke Tool** ğŸ– to toggle bits for A, B, and OPCODE
- Observe output `Y` and flags (`Z`, `N`, `C`, `Overflow`)
- Enable simulation via `Simulate > Simulation Enabled`

## ğŸ“‚ Files Included

- `alu.circ` â€“ Logisim project file
- `README.md` â€“ This file
- `/screenshots/` â€“ Images of circuit layout

## ğŸ§  Skills Demonstrated

- Digital design using multiplexers, adders, and logic gates
- Hierarchical circuit structuring in Logisim
- OPCODE-controlled ALU logic
- Simulation and debugging using probe and poke tools

## ğŸ‘¨â€ğŸ’» Author

**Saswat Padhy**  
B.Tech, IIT Kharagpur  
[GitHub Profile Link]  
