// Seed: 1265920968
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply0 id_3
);
  assign id_0 = 1'd0;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd62
) (
    output wor  _id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output wand id_3
);
  integer id_5[id_0 : -1 'b0];
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
  parameter id_6 = 1;
  assign id_5 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd16
);
  logic _id_1;
  wire _id_2;
  wire [id_1  ?  1 : id_2 : id_2] id_3[id_2 : -1];
  assign module_0.id_1 = 0;
endmodule
