

================================================================
== Vitis HLS Report for 'MergeFilter'
================================================================
* Date:           Sun Nov 13 19:24:41 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        canny
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.721 ns|     6.13 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17443|    17443|  0.174 ms|  0.174 ms|  17443|  17443|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_68_1  |    17441|    17441|        19|          1|          1|  17424|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%xy = alloca i32 1"   --->   Operation 22 'alloca' 'xy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 23 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 24 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 25 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_op_assign_4 = alloca i32 1"   --->   Operation 26 'alloca' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 27 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_op_assign_14 = alloca i32 1"   --->   Operation 28 'alloca' 'i_op_assign_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_op_assign_18 = alloca i32 1"   --->   Operation 29 'alloca' 'i_op_assign_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_op_assign = alloca i32 1"   --->   Operation 30 'alloca' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_V_1 = alloca i32 1"   --->   Operation 31 'alloca' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_op_assign_2 = alloca i32 1"   --->   Operation 32 'alloca' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_2 = alloca i32 1"   --->   Operation 33 'alloca' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V_3 = alloca i32 1"   --->   Operation 34 'alloca' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_op_assign_7 = alloca i32 1"   --->   Operation 35 'alloca' 'i_op_assign_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_1 = alloca i32 1"   --->   Operation 36 'alloca' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_2 = alloca i32 1"   --->   Operation 37 'alloca' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_3 = alloca i32 1"   --->   Operation 38 'alloca' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_op_assign_15 = alloca i32 1"   --->   Operation 39 'alloca' 'i_op_assign_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V_4 = alloca i32 1"   --->   Operation 40 'alloca' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lhs_V_5 = alloca i32 1"   --->   Operation 41 'alloca' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_op_assign_19 = alloca i32 1"   --->   Operation 42 'alloca' 'i_op_assign_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_6 = alloca i32 1"   --->   Operation 43 'alloca' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_op_assign_21 = alloca i32 1"   --->   Operation 44 'alloca' 'i_op_assign_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %y_sobel_7, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %y_sobel, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %x_sobel, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%LineBuff = alloca i64 1" [canny/canny.cpp:40]   --->   Operation 49 'alloca' 'LineBuff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 132> <RAM>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 0, i32 %x" [canny/canny.cpp:68]   --->   Operation 50 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 0, i32 %y" [canny/canny.cpp:68]   --->   Operation 51 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln68 = store i15 0, i15 %xy" [canny/canny.cpp:68]   --->   Operation 52 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc" [canny/canny.cpp:68]   --->   Operation 53 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%xy_1 = load i15 %xy" [canny/canny.cpp:68]   --->   Operation 54 'load' 'xy_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%y_6 = load i32 %y" [canny/canny.cpp:117]   --->   Operation 55 'load' 'y_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_6 = load i32 %x" [canny/canny.cpp:117]   --->   Operation 56 'load' 'x_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.31ns)   --->   "%icmp_ln68 = icmp_eq  i15 %xy_1, i15 17424" [canny/canny.cpp:68]   --->   Operation 57 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.94ns)   --->   "%xy_2 = add i15 %xy_1, i15 1" [canny/canny.cpp:68]   --->   Operation 58 'add' 'xy_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc.split_ifconv, void %for.end156" [canny/canny.cpp:68]   --->   Operation 59 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%idxprom8 = zext i32 %x_6" [canny/canny.cpp:117]   --->   Operation 60 'zext' 'idxprom8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%LineBuff_addr = getelementptr i40 %LineBuff, i64 0, i64 %idxprom8" [canny/canny.cpp:71]   --->   Operation 61 'getelementptr' 'LineBuff_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_6, i32 1, i32 31" [canny/canny.cpp:73]   --->   Operation 62 'partselect' 'tmp_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_slt  i31 %tmp_14, i31 1" [canny/canny.cpp:73]   --->   Operation 63 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %x_6" [canny/canny.cpp:74]   --->   Operation 64 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.91ns)   --->   "%adr_x_V = sub i8 2, i8 %trunc_ln74"   --->   Operation 65 'sub' 'adr_x_V' <Predicate = (!icmp_ln68)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_sgt  i32 %x_6, i32 129" [canny/canny.cpp:76]   --->   Operation 66 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.91ns)   --->   "%adr_x_V_1 = sub i8 0, i8 %trunc_ln74"   --->   Operation 67 'sub' 'adr_x_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.91ns)   --->   "%adr_x_V_2 = add i8 %trunc_ln74, i8 254"   --->   Operation 68 'add' 'adr_x_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node adr_x_V_5)   --->   "%adr_x_V_3 = select i1 %icmp_ln76, i8 %adr_x_V_1, i8 %adr_x_V_2" [canny/canny.cpp:76]   --->   Operation 69 'select' 'adr_x_V_3' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.24ns) (out node of the LUT)   --->   "%adr_x_V_5 = select i1 %icmp_ln73, i8 %adr_x_V, i8 %adr_x_V_3" [canny/canny.cpp:73]   --->   Operation 70 'select' 'adr_x_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_6, i32 1, i32 31" [canny/canny.cpp:82]   --->   Operation 71 'partselect' 'tmp_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln82 = icmp_slt  i31 %tmp_15, i31 1" [canny/canny.cpp:82]   --->   Operation 72 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %y_6" [canny/canny.cpp:83]   --->   Operation 73 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp_sgt  i32 %y_6, i32 129" [canny/canny.cpp:85]   --->   Operation 74 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_6, i32 2, i32 31" [canny/canny.cpp:117]   --->   Operation 75 'partselect' 'tmp_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.46ns)   --->   "%icmp_ln117 = icmp_sgt  i30 %tmp_16, i30 0" [canny/canny.cpp:117]   --->   Operation 76 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln68)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %y_6, i32 2, i32 31" [canny/canny.cpp:117]   --->   Operation 77 'partselect' 'tmp_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.46ns)   --->   "%icmp_ln117_1 = icmp_sgt  i30 %tmp_17, i30 0" [canny/canny.cpp:117]   --->   Operation 78 'icmp' 'icmp_ln117_1' <Predicate = (!icmp_ln68)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln117 = and i1 %icmp_ln117, i1 %icmp_ln117_1" [canny/canny.cpp:117]   --->   Operation 79 'and' 'and_ln117' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %and_ln117, void %if.end147, void %if.then126" [canny/canny.cpp:117]   --->   Operation 80 'br' 'br_ln117' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln122 = icmp_eq  i32 %x_6, i32 131" [canny/canny.cpp:122]   --->   Operation 81 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (2.55ns)   --->   "%y_7 = add i32 %y_6, i32 1" [canny/canny.cpp:123]   --->   Operation 82 'add' 'y_7' <Predicate = (!icmp_ln68)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (2.55ns)   --->   "%x_7 = add i32 %x_6, i32 1" [canny/canny.cpp:127]   --->   Operation 83 'add' 'x_7' <Predicate = (!icmp_ln68)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.69ns)   --->   "%y_8 = select i1 %icmp_ln122, i32 %y_7, i32 %y_6" [canny/canny.cpp:122]   --->   Operation 84 'select' 'y_8' <Predicate = (!icmp_ln68)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.69ns)   --->   "%x_8 = select i1 %icmp_ln122, i32 0, i32 %x_7" [canny/canny.cpp:122]   --->   Operation 85 'select' 'x_8' <Predicate = (!icmp_ln68)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 86 [1/1] (1.87ns)   --->   "%adr_y_V = sub i7 2, i7 %trunc_ln83"   --->   Operation 86 'sub' 'adr_y_V' <Predicate = (!icmp_ln68 & icmp_ln82)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.87ns)   --->   "%adr_y_V_1 = sub i7 0, i7 %trunc_ln83"   --->   Operation 87 'sub' 'adr_y_V_1' <Predicate = (!icmp_ln68 & icmp_ln85 & !icmp_ln82)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.87ns)   --->   "%adr_y_V_2 = add i7 %trunc_ln83, i7 126"   --->   Operation 88 'add' 'adr_y_V_2' <Predicate = (!icmp_ln68 & !icmp_ln85 & !icmp_ln82)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln85 = select i1 %icmp_ln85, i7 %adr_y_V_1, i7 %adr_y_V_2" [canny/canny.cpp:85]   --->   Operation 89 'select' 'select_ln85' <Predicate = (!icmp_ln68 & !icmp_ln82)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln82 = select i1 %icmp_ln82, i7 %adr_y_V, i7 %select_ln85" [canny/canny.cpp:82]   --->   Operation 90 'select' 'select_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln82, i7 0"   --->   Operation 91 'bitconcatenate' 'ret_V_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1495 = zext i8 %adr_x_V_5"   --->   Operation 92 'zext' 'zext_ln1495' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.81ns) (out node of the LUT)   --->   "%ret_V = add i14 %ret_V_38, i14 %zext_ln1495"   --->   Operation 93 'add' 'ret_V' <Predicate = (!icmp_ln68)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 %x_8, i32 %x" [canny/canny.cpp:68]   --->   Operation 94 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 %y_8, i32 %y" [canny/canny.cpp:68]   --->   Operation 95 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_2 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln68 = store i15 %xy_2, i15 %xy" [canny/canny.cpp:68]   --->   Operation 96 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 97 [2/2] (3.25ns)   --->   "%LineBuff_load = load i8 %LineBuff_addr" [canny/canny.cpp:71]   --->   Operation 97 'load' 'LineBuff_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 132> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i14 %ret_V"   --->   Operation 98 'zext' 'zext_ln541' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i32 %src, i64 0, i64 %zext_ln541" [canny/canny.cpp:91]   --->   Operation 99 'getelementptr' 'src_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (3.25ns)   --->   "%src_load = load i14 %src_addr" [canny/canny.cpp:91]   --->   Operation 100 'load' 'src_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%i_op_assign_19_load = load i8 %i_op_assign_19"   --->   Operation 101 'load' 'i_op_assign_19_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V_12 = load i8 %lhs_V_6"   --->   Operation 102 'load' 'lhs_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%i_op_assign_21_load = load i8 %i_op_assign_21"   --->   Operation 103 'load' 'i_op_assign_21_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (3.25ns)   --->   "%LineBuff_load = load i8 %LineBuff_addr" [canny/canny.cpp:71]   --->   Operation 104 'load' 'LineBuff_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 132> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%i_op_assign_s = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %LineBuff_load, i32 8, i32 15" [canny/canny.cpp:71]   --->   Operation 105 'partselect' 'i_op_assign_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%i_op_assign_1 = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %LineBuff_load, i32 16, i32 23" [canny/canny.cpp:71]   --->   Operation 106 'partselect' 'i_op_assign_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%lhs_8 = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %LineBuff_load, i32 24, i32 31" [canny/canny.cpp:71]   --->   Operation 107 'partselect' 'lhs_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%i_op_assign_3 = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %LineBuff_load, i32 32, i32 39" [canny/canny.cpp:71]   --->   Operation 108 'partselect' 'i_op_assign_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 109 [1/2] (3.25ns)   --->   "%src_load = load i14 %src_addr" [canny/canny.cpp:91]   --->   Operation 109 'load' 'src_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_V_13 = trunc i32 %src_load" [canny/canny.cpp:91]   --->   Operation 110 'trunc' 'lhs_V_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %LineBuff_load, i32 8, i32 39" [canny/canny.cpp:91]   --->   Operation 111 'partselect' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1494_35 = zext i8 %i_op_assign_19_load"   --->   Operation 112 'zext' 'zext_ln1494_35' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 113 [3/3] (2.93ns)   --->   "%ret_V_32 = mul i16 %zext_ln1494_35, i16 65415"   --->   Operation 113 'mul' 'ret_V_32' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1494_36 = zext i8 %lhs_V_12"   --->   Operation 114 'zext' 'zext_ln1494_36' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 115 [3/3] (2.97ns)   --->   "%ret_V_34 = mul i17 %zext_ln1494_36, i17 436"   --->   Operation 115 'mul' 'ret_V_34' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_13, i8 %i_op_assign_21" [canny/canny.cpp:68]   --->   Operation 116 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_21_load, i8 %lhs_V_6" [canny/canny.cpp:68]   --->   Operation 117 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_12, i8 %i_op_assign_19" [canny/canny.cpp:68]   --->   Operation 118 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %lhs_V_13, i32 %tmp" [canny/canny.cpp:91]   --->   Operation 119 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln91 = store i40 %tmp_s, i8 %LineBuff_addr" [canny/canny.cpp:91]   --->   Operation 120 'store' 'store_ln91' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 132> <RAM>
ST_5 : Operation 121 [2/3] (2.93ns)   --->   "%ret_V_32 = mul i16 %zext_ln1494_35, i16 65415"   --->   Operation 121 'mul' 'ret_V_32' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [2/3] (2.97ns)   --->   "%ret_V_34 = mul i17 %zext_ln1494_36, i17 436"   --->   Operation 122 'mul' 'ret_V_34' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1494_37 = zext i8 %i_op_assign_21_load"   --->   Operation 123 'zext' 'zext_ln1494_37' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1494_38 = zext i8 %i_op_assign_21_load"   --->   Operation 124 'zext' 'zext_ln1494_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 125 [3/3] (1.05ns) (grouped into DSP with root node pixel_tmp_1_6)   --->   "%ret_V_35 = mul i15 %zext_ln1494_38, i15 121"   --->   Operation 125 'mul' 'ret_V_35' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [3/3] (1.05ns) (grouped into DSP with root node pixel_tmp_2_5)   --->   "%ret_V_36 = mul i17 %zext_ln1494_37, i17 315"   --->   Operation 126 'mul' 'ret_V_36' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_V_10 = load i8 %lhs_V_4"   --->   Operation 127 'load' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V_11 = load i8 %lhs_V_5"   --->   Operation 128 'load' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1494_27 = zext i8 %lhs_V_11"   --->   Operation 129 'zext' 'zext_ln1494_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 130 [3/3] (2.97ns)   --->   "%ret_V_27 = mul i17 %zext_ln1494_27, i17 394"   --->   Operation 130 'mul' 'ret_V_27' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/3] (2.93ns)   --->   "%ret_V_32 = mul i16 %zext_ln1494_35, i16 65415"   --->   Operation 131 'mul' 'ret_V_32' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/3] (2.97ns)   --->   "%ret_V_34 = mul i17 %zext_ln1494_36, i17 436"   --->   Operation 132 'mul' 'ret_V_34' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [2/3] (1.05ns) (grouped into DSP with root node pixel_tmp_1_6)   --->   "%ret_V_35 = mul i15 %zext_ln1494_38, i15 121"   --->   Operation 133 'mul' 'ret_V_35' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [2/3] (1.05ns) (grouped into DSP with root node pixel_tmp_2_5)   --->   "%ret_V_36 = mul i17 %zext_ln1494_37, i17 315"   --->   Operation 134 'mul' 'ret_V_36' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_3, i8 %lhs_V_5" [canny/canny.cpp:68]   --->   Operation 135 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_11, i8 %lhs_V_4" [canny/canny.cpp:68]   --->   Operation 136 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%i_op_assign_15_load = load i8 %i_op_assign_15"   --->   Operation 137 'load' 'i_op_assign_15_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%i_op_assign_18_load = load i8 %i_op_assign_18"   --->   Operation 138 'load' 'i_op_assign_18_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1494_25 = zext i8 %i_op_assign_15_load"   --->   Operation 139 'zext' 'zext_ln1494_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 140 [3/3] (2.97ns)   --->   "%ret_V_24 = mul i18 %zext_ln1494_25, i18 261750"   --->   Operation 140 'mul' 'ret_V_24' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [2/3] (2.97ns)   --->   "%ret_V_27 = mul i17 %zext_ln1494_27, i17 394"   --->   Operation 141 'mul' 'ret_V_27' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1494_32 = zext i8 %i_op_assign_18_load"   --->   Operation 142 'zext' 'zext_ln1494_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1494_33 = zext i8 %i_op_assign_18_load"   --->   Operation 143 'zext' 'zext_ln1494_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 144 [3/3] (1.05ns) (grouped into DSP with root node pixel_tmp_1_7)   --->   "%ret_V_30 = mul i16 %zext_ln1494_33, i16 65439"   --->   Operation 144 'mul' 'ret_V_30' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 145 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_2)   --->   "%ret_V_31 = mul i15 %zext_ln1494_32, i15 97"   --->   Operation 145 'mul' 'ret_V_31' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1494_34 = zext i8 %i_op_assign_19_load"   --->   Operation 146 'zext' 'zext_ln1494_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 147 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_1)   --->   "%ret_V_33 = mul i17 %zext_ln1494_34, i17 315"   --->   Operation 147 'mul' 'ret_V_33' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i17 %ret_V_34" [canny/canny.cpp:103]   --->   Operation 148 'zext' 'zext_ln103_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 149 [1/3] (0.00ns) (grouped into DSP with root node pixel_tmp_1_6)   --->   "%ret_V_35 = mul i15 %zext_ln1494_38, i15 121"   --->   Operation 149 'mul' 'ret_V_35' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into DSP with root node pixel_tmp_1_6)   --->   "%zext_ln1494_39 = zext i15 %ret_V_35"   --->   Operation 150 'zext' 'zext_ln1494_39' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node pixel_tmp_2_5)   --->   "%ret_V_36 = mul i17 %zext_ln1494_37, i17 315"   --->   Operation 151 'mul' 'ret_V_36' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node pixel_tmp_2_5)   --->   "%zext_ln103_3 = zext i17 %ret_V_36" [canny/canny.cpp:103]   --->   Operation 152 'zext' 'zext_ln103_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_1_6 = add i16 %ret_V_32, i16 %zext_ln1494_39" [canny/canny.cpp:109]   --->   Operation 153 'add' 'pixel_tmp_1_6' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 154 [2/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_2_5 = add i18 %zext_ln103_2, i18 %zext_ln103_3" [canny/canny.cpp:110]   --->   Operation 154 'add' 'pixel_tmp_2_5' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_10, i8 %i_op_assign_15" [canny/canny.cpp:68]   --->   Operation 155 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_19_load, i8 %i_op_assign_18" [canny/canny.cpp:68]   --->   Operation 156 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%lhs_6 = load i8 %lhs_1"   --->   Operation 157 'load' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_2_load = load i8 %lhs_2"   --->   Operation 158 'load' 'lhs_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%lhs_7 = load i8 %lhs_3"   --->   Operation 159 'load' 'lhs_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%lhs_load = load i8 %lhs"   --->   Operation 160 'load' 'lhs_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%i_op_assign_14_load = load i8 %i_op_assign_14"   --->   Operation 161 'load' 'i_op_assign_14_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1494_19 = zext i8 %lhs_load"   --->   Operation 162 'zext' 'zext_ln1494_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 163 [3/3] (2.97ns)   --->   "%ret_V_18 = mul i18 %zext_ln1494_19, i18 261708"   --->   Operation 163 'mul' 'ret_V_18' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1494_23 = zext i8 %i_op_assign_14_load"   --->   Operation 164 'zext' 'zext_ln1494_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 165 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_2)   --->   "%ret_V_22 = mul i18 %zext_ln1494_23, i18 261829"   --->   Operation 165 'mul' 'ret_V_22' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 166 [2/3] (2.97ns)   --->   "%ret_V_24 = mul i18 %zext_ln1494_25, i18 261750"   --->   Operation 166 'mul' 'ret_V_24' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/3] (2.97ns)   --->   "%ret_V_27 = mul i17 %zext_ln1494_27, i17 394"   --->   Operation 167 'mul' 'ret_V_27' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node pixel_tmp_1_7)   --->   "%ret_V_30 = mul i16 %zext_ln1494_33, i16 65439"   --->   Operation 168 'mul' 'ret_V_30' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 169 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_2)   --->   "%ret_V_31 = mul i15 %zext_ln1494_32, i15 97"   --->   Operation 169 'mul' 'ret_V_31' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 170 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_1)   --->   "%ret_V_33 = mul i17 %zext_ln1494_34, i17 315"   --->   Operation 170 'mul' 'ret_V_33' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 171 [1/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_1_6 = add i16 %ret_V_32, i16 %zext_ln1494_39" [canny/canny.cpp:109]   --->   Operation 171 'add' 'pixel_tmp_1_6' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 172 [1/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_2_5 = add i18 %zext_ln103_2, i18 %zext_ln103_3" [canny/canny.cpp:110]   --->   Operation 172 'add' 'pixel_tmp_2_5' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_8, i8 %lhs_3" [canny/canny.cpp:68]   --->   Operation 173 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_7, i8 %lhs_2" [canny/canny.cpp:68]   --->   Operation 174 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_2_load, i8 %lhs_1" [canny/canny.cpp:68]   --->   Operation 175 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_15_load, i8 %i_op_assign_14" [canny/canny.cpp:68]   --->   Operation 176 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_6, i8 %lhs" [canny/canny.cpp:68]   --->   Operation 177 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%lhs_V_8 = load i8 %lhs_V_2"   --->   Operation 178 'load' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%lhs_V_9 = load i8 %lhs_V_3"   --->   Operation 179 'load' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%i_op_assign_7_load = load i8 %i_op_assign_7"   --->   Operation 180 'load' 'i_op_assign_7_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %lhs_V_9"   --->   Operation 181 'zext' 'zext_ln186' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 182 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_13 = mul i19 %zext_ln186, i19 523742"   --->   Operation 182 'mul' 'ret_V_13' <Predicate = (!icmp_ln68)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1494_14 = zext i8 %i_op_assign_7_load"   --->   Operation 183 'zext' 'zext_ln1494_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 184 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_6)   --->   "%ret_V_14 = mul i17 %zext_ln1494_14, i17 394"   --->   Operation 184 'mul' 'ret_V_14' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1494_16 = zext i8 %i_op_assign_1"   --->   Operation 185 'zext' 'zext_ln1494_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1494_17 = zext i8 %i_op_assign_1"   --->   Operation 186 'zext' 'zext_ln1494_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 187 [3/3] (2.97ns)   --->   "%ret_V_16 = mul i17 %zext_ln1494_17, i17 315"   --->   Operation 187 'mul' 'ret_V_16' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [3/3] (2.93ns)   --->   "%ret_V_17 = mul i16 %zext_ln1494_16, i16 65415"   --->   Operation 188 'mul' 'ret_V_17' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [2/3] (2.97ns)   --->   "%ret_V_18 = mul i18 %zext_ln1494_19, i18 261708"   --->   Operation 189 'mul' 'ret_V_18' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_2)   --->   "%ret_V_22 = mul i18 %zext_ln1494_23, i18 261829"   --->   Operation 190 'mul' 'ret_V_22' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1494_24 = zext i8 %i_op_assign_15_load"   --->   Operation 191 'zext' 'zext_ln1494_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 192 [1/3] (2.97ns)   --->   "%ret_V_24 = mul i18 %zext_ln1494_25, i18 261750"   --->   Operation 192 'mul' 'ret_V_24' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [3/3] (2.97ns)   --->   "%ret_V_25 = mul i17 %zext_ln1494_24, i17 394"   --->   Operation 193 'mul' 'ret_V_25' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node pixel_tmp_1_7)   --->   "%ret_V_30 = mul i16 %zext_ln1494_33, i16 65439"   --->   Operation 194 'mul' 'ret_V_30' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node pixel_tmp_1_7)   --->   "%sext_ln1494_6 = sext i16 %ret_V_30"   --->   Operation 195 'sext' 'sext_ln1494_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 196 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_2)   --->   "%ret_V_31 = mul i15 %zext_ln1494_32, i15 97"   --->   Operation 196 'mul' 'ret_V_31' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 197 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_2)   --->   "%zext_ln1630_5 = zext i15 %ret_V_31"   --->   Operation 197 'zext' 'zext_ln1630_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_1)   --->   "%ret_V_33 = mul i17 %zext_ln1494_34, i17 315"   --->   Operation 198 'mul' 'ret_V_33' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_1)   --->   "%zext_ln103_1 = zext i17 %ret_V_33" [canny/canny.cpp:103]   --->   Operation 199 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i16 %pixel_tmp_1_6" [canny/canny.cpp:109]   --->   Operation 200 'sext' 'sext_ln109' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_1_7 = add i17 %sext_ln109, i17 %sext_ln1494_6" [canny/canny.cpp:109]   --->   Operation 201 'add' 'pixel_tmp_1_7' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i18 %pixel_tmp_2_5" [canny/canny.cpp:110]   --->   Operation 202 'zext' 'zext_ln110' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_1 = add i19 %zext_ln110, i19 %zext_ln103_1" [canny/canny.cpp:110]   --->   Operation 203 'add' 'add_ln110_1' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_2 = add i17 %ret_V_27, i17 %zext_ln1630_5" [canny/canny.cpp:110]   --->   Operation 204 'add' 'add_ln110_2' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_1, i8 %i_op_assign_7" [canny/canny.cpp:68]   --->   Operation 205 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_7_load, i8 %lhs_V_3" [canny/canny.cpp:68]   --->   Operation 206 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_9, i8 %lhs_V_2" [canny/canny.cpp:68]   --->   Operation 207 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%i_op_assign_load = load i8 %i_op_assign"   --->   Operation 208 'load' 'i_op_assign_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%lhs_V_7 = load i8 %lhs_V_1"   --->   Operation 209 'load' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%i_op_assign_2_load = load i8 %i_op_assign_2"   --->   Operation 210 'load' 'i_op_assign_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17424, i64 17424, i64 17424"   --->   Operation 211 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%lhs_V_load = load i8 %lhs_V"   --->   Operation 212 'load' 'lhs_V_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i8 %lhs_V_load"   --->   Operation 213 'zext' 'zext_ln1494' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 214 [3/3] (2.93ns)   --->   "%ret_V_39 = mul i16 %zext_ln1494, i16 65439"   --->   Operation 214 'mul' 'ret_V_39' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i8 %i_op_assign_2_load"   --->   Operation 215 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 216 [3/3] (2.97ns)   --->   "%ret_V_7 = mul i18 %zext_ln1494_4, i18 261829"   --->   Operation 216 'mul' 'ret_V_7' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i8 %i_op_assign_s"   --->   Operation 217 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 218 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_12)   --->   "%ret_V_9 = mul i16 %zext_ln1494_7, i16 65439"   --->   Operation 218 'mul' 'ret_V_9' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 219 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_13 = mul i19 %zext_ln186, i19 523742"   --->   Operation 219 'mul' 'ret_V_13' <Predicate = (!icmp_ln68)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 220 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_6)   --->   "%ret_V_14 = mul i17 %zext_ln1494_14, i17 394"   --->   Operation 220 'mul' 'ret_V_14' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 221 [2/3] (2.97ns)   --->   "%ret_V_16 = mul i17 %zext_ln1494_17, i17 315"   --->   Operation 221 'mul' 'ret_V_16' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [2/3] (2.93ns)   --->   "%ret_V_17 = mul i16 %zext_ln1494_16, i16 65415"   --->   Operation 222 'mul' 'ret_V_17' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/3] (2.97ns)   --->   "%ret_V_18 = mul i18 %zext_ln1494_19, i18 261708"   --->   Operation 223 'mul' 'ret_V_18' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1494_21 = zext i8 %lhs_8"   --->   Operation 224 'zext' 'zext_ln1494_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 225 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_10)   --->   "%ret_V_21 = mul i17 %zext_ln1494_21, i17 436"   --->   Operation 225 'mul' 'ret_V_21' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1494_22 = zext i8 %i_op_assign_14_load"   --->   Operation 226 'zext' 'zext_ln1494_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 227 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_2)   --->   "%ret_V_22 = mul i18 %zext_ln1494_23, i18 261829"   --->   Operation 227 'mul' 'ret_V_22' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 228 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_2)   --->   "%sext_ln1494_4 = sext i18 %ret_V_22"   --->   Operation 228 'sext' 'sext_ln1494_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 229 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_5)   --->   "%ret_V_23 = mul i15 %zext_ln1494_22, i15 121"   --->   Operation 229 'mul' 'ret_V_23' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i18 %ret_V_24"   --->   Operation 230 'sext' 'sext_ln1494_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 231 [2/3] (2.97ns)   --->   "%ret_V_25 = mul i17 %zext_ln1494_24, i17 394"   --->   Operation 231 'mul' 'ret_V_25' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1494_26 = zext i8 %lhs_V_10"   --->   Operation 232 'zext' 'zext_ln1494_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 233 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_4)   --->   "%ret_V_26 = mul i18 %zext_ln1494_26, i18 546"   --->   Operation 233 'mul' 'ret_V_26' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1494_40 = zext i8 %lhs_V_13"   --->   Operation 234 'zext' 'zext_ln1494_40' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 235 [3/3] (2.93ns)   --->   "%ret_V_37 = mul i15 %zext_ln1494_40, i15 97"   --->   Operation 235 'mul' 'ret_V_37' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_1_7 = add i17 %sext_ln109, i17 %sext_ln1494_6" [canny/canny.cpp:109]   --->   Operation 236 'add' 'pixel_tmp_1_7' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 237 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_2 = add i19 %sext_ln1494_5, i19 %sext_ln1494_4" [canny/canny.cpp:109]   --->   Operation 237 'add' 'add_ln109_2' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 238 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_1 = add i19 %zext_ln110, i19 %zext_ln103_1" [canny/canny.cpp:110]   --->   Operation 238 'add' 'add_ln110_1' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_2 = add i17 %ret_V_27, i17 %zext_ln1630_5" [canny/canny.cpp:110]   --->   Operation 239 'add' 'add_ln110_2' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_s, i8 %i_op_assign_2" [canny/canny.cpp:68]   --->   Operation 240 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_2_load, i8 %lhs_V_1" [canny/canny.cpp:68]   --->   Operation 241 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_7, i8 %i_op_assign" [canny/canny.cpp:68]   --->   Operation 242 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_load, i8 %lhs_V" [canny/canny.cpp:68]   --->   Operation 243 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%i_op_assign_4_load = load i8 %i_op_assign_4"   --->   Operation 244 'load' 'i_op_assign_4_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [2/3] (2.93ns)   --->   "%ret_V_39 = mul i16 %zext_ln1494, i16 65439"   --->   Operation 245 'mul' 'ret_V_39' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i8 %i_op_assign_load"   --->   Operation 246 'zext' 'zext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i8 %i_op_assign_load"   --->   Operation 247 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_13)   --->   "%ret_V_3 = mul i16 %zext_ln1494_2, i16 65415"   --->   Operation 248 'mul' 'ret_V_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 249 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_9)   --->   "%ret_V_4 = mul i18 %zext_ln1494_1, i18 261829"   --->   Operation 249 'mul' 'ret_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 250 [2/3] (2.97ns)   --->   "%ret_V_7 = mul i18 %zext_ln1494_4, i18 261829"   --->   Operation 250 'mul' 'ret_V_7' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i8 %i_op_assign_s"   --->   Operation 251 'zext' 'zext_ln1494_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_15)   --->   "%ret_V_8 = mul i15 %zext_ln1494_8, i15 97"   --->   Operation 252 'mul' 'ret_V_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 253 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_12)   --->   "%ret_V_9 = mul i16 %zext_ln1494_7, i16 65439"   --->   Operation 253 'mul' 'ret_V_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1494_10 = zext i8 %i_op_assign_4_load"   --->   Operation 254 'zext' 'zext_ln1494_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_14)   --->   "%ret_V_11 = mul i16 %zext_ln1494_10, i16 65415"   --->   Operation 255 'mul' 'ret_V_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 256 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_13 = mul i19 %zext_ln186, i19 523742"   --->   Operation 256 'mul' 'ret_V_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1494_13 = zext i8 %i_op_assign_7_load"   --->   Operation 257 'zext' 'zext_ln1494_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_6)   --->   "%ret_V_14 = mul i17 %zext_ln1494_14, i17 394"   --->   Operation 258 'mul' 'ret_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_6)   --->   "%zext_ln1494_15 = zext i17 %ret_V_14"   --->   Operation 259 'zext' 'zext_ln1494_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_7)   --->   "%ret_V_15 = mul i18 %zext_ln1494_13, i18 261750"   --->   Operation 260 'mul' 'ret_V_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 261 [1/3] (2.97ns)   --->   "%ret_V_16 = mul i17 %zext_ln1494_17, i17 315"   --->   Operation 261 'mul' 'ret_V_16' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/3] (2.93ns)   --->   "%ret_V_17 = mul i16 %zext_ln1494_16, i16 65415"   --->   Operation 262 'mul' 'ret_V_17' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i8 %lhs_6"   --->   Operation 263 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_5)   --->   "%ret_V_19 = mul i19 %zext_ln186_1, i19 523742"   --->   Operation 264 'mul' 'ret_V_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1494_20 = zext i8 %lhs_7"   --->   Operation 265 'zext' 'zext_ln1494_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_7)   --->   "%ret_V_20 = mul i18 %zext_ln1494_20, i18 546"   --->   Operation 266 'mul' 'ret_V_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 267 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_10)   --->   "%ret_V_21 = mul i17 %zext_ln1494_21, i17 436"   --->   Operation 267 'mul' 'ret_V_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 268 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_5)   --->   "%ret_V_23 = mul i15 %zext_ln1494_22, i15 121"   --->   Operation 268 'mul' 'ret_V_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 269 [1/3] (2.97ns)   --->   "%ret_V_25 = mul i17 %zext_ln1494_24, i17 394"   --->   Operation 269 'mul' 'ret_V_25' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_4)   --->   "%ret_V_26 = mul i18 %zext_ln1494_26, i18 546"   --->   Operation 270 'mul' 'ret_V_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1494_28 = zext i17 %ret_V_27"   --->   Operation 271 'zext' 'zext_ln1494_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1494_29 = zext i8 %i_op_assign_3"   --->   Operation 272 'zext' 'zext_ln1494_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_15)   --->   "%ret_V_29 = mul i15 %zext_ln1494_29, i15 121"   --->   Operation 273 'mul' 'ret_V_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 274 [2/3] (2.93ns)   --->   "%ret_V_37 = mul i15 %zext_ln1494_40, i15 97"   --->   Operation 274 'mul' 'ret_V_37' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i17 %pixel_tmp_1_7" [canny/canny.cpp:109]   --->   Operation 275 'sext' 'sext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_2 = add i19 %sext_ln1494_5, i19 %sext_ln1494_4" [canny/canny.cpp:109]   --->   Operation 276 'add' 'add_ln109_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 277 [1/1] (2.10ns)   --->   "%add_ln109_3 = add i19 %sext_ln109_1, i19 %zext_ln1494_28" [canny/canny.cpp:109]   --->   Operation 277 'add' 'add_ln109_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_6 = add i18 %ret_V_18, i18 %zext_ln1494_15" [canny/canny.cpp:109]   --->   Operation 278 'add' 'add_ln109_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i17 %add_ln110_2" [canny/canny.cpp:110]   --->   Operation 279 'zext' 'zext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (2.16ns)   --->   "%pixel_tmp_2_6 = add i19 %zext_ln110_3, i19 %add_ln110_1" [canny/canny.cpp:110]   --->   Operation 280 'add' 'pixel_tmp_2_6' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_8, i8 %i_op_assign_4" [canny/canny.cpp:68]   --->   Operation 281 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc" [canny/canny.cpp:68]   --->   Operation 282 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 283 [1/3] (2.93ns)   --->   "%ret_V_39 = mul i16 %zext_ln1494, i16 65439"   --->   Operation 283 'mul' 'ret_V_39' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_13)   --->   "%ret_V_3 = mul i16 %zext_ln1494_2, i16 65415"   --->   Operation 284 'mul' 'ret_V_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 285 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_9)   --->   "%ret_V_4 = mul i18 %zext_ln1494_1, i18 261829"   --->   Operation 285 'mul' 'ret_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i8 %lhs_V_7"   --->   Operation 286 'zext' 'zext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_13)   --->   "%ret_V_5 = mul i18 %zext_ln1494_3, i18 261708"   --->   Operation 287 'mul' 'ret_V_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 288 [1/3] (2.97ns)   --->   "%ret_V_7 = mul i18 %zext_ln1494_4, i18 261829"   --->   Operation 288 'mul' 'ret_V_7' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_15)   --->   "%ret_V_8 = mul i15 %zext_ln1494_8, i15 97"   --->   Operation 289 'mul' 'ret_V_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 290 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_12)   --->   "%ret_V_9 = mul i16 %zext_ln1494_7, i16 65439"   --->   Operation 290 'mul' 'ret_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 291 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_12)   --->   "%sext_ln103_1 = sext i16 %ret_V_9" [canny/canny.cpp:103]   --->   Operation 291 'sext' 'sext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1494_11 = zext i8 %i_op_assign_4_load"   --->   Operation 292 'zext' 'zext_ln1494_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_11)   --->   "%ret_V_10 = mul i18 %zext_ln1494_11, i18 261829"   --->   Operation 293 'mul' 'ret_V_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 294 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_14)   --->   "%ret_V_11 = mul i16 %zext_ln1494_10, i16 65415"   --->   Operation 294 'mul' 'ret_V_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1494_12 = zext i8 %lhs_V_8"   --->   Operation 295 'zext' 'zext_ln1494_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [3/3] (2.97ns)   --->   "%ret_V_12 = mul i18 %zext_ln1494_12, i18 261750"   --->   Operation 296 'mul' 'ret_V_12' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_13 = mul i19 %zext_ln186, i19 523742"   --->   Operation 297 'mul' 'ret_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 298 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_7)   --->   "%ret_V_15 = mul i18 %zext_ln1494_13, i18 261750"   --->   Operation 298 'mul' 'ret_V_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1494_18 = zext i17 %ret_V_16"   --->   Operation 299 'zext' 'zext_ln1494_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1630_3 = sext i16 %ret_V_17"   --->   Operation 300 'sext' 'sext_ln1630_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_5)   --->   "%ret_V_19 = mul i19 %zext_ln186_1, i19 523742"   --->   Operation 301 'mul' 'ret_V_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 302 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_7)   --->   "%ret_V_20 = mul i18 %zext_ln1494_20, i18 546"   --->   Operation 302 'mul' 'ret_V_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 303 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_10)   --->   "%ret_V_21 = mul i17 %zext_ln1494_21, i17 436"   --->   Operation 303 'mul' 'ret_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 304 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_10)   --->   "%zext_ln1630_1 = zext i17 %ret_V_21"   --->   Operation 304 'zext' 'zext_ln1630_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_5)   --->   "%ret_V_23 = mul i15 %zext_ln1494_22, i15 121"   --->   Operation 305 'mul' 'ret_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 306 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_5)   --->   "%zext_ln1630_2 = zext i15 %ret_V_23"   --->   Operation 306 'zext' 'zext_ln1630_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1630_3 = zext i17 %ret_V_25"   --->   Operation 307 'zext' 'zext_ln1630_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_4)   --->   "%ret_V_26 = mul i18 %zext_ln1494_26, i18 546"   --->   Operation 308 'mul' 'ret_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_4)   --->   "%zext_ln103 = zext i18 %ret_V_26" [canny/canny.cpp:103]   --->   Operation 309 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_15)   --->   "%ret_V_29 = mul i15 %zext_ln1494_29, i15 121"   --->   Operation 310 'mul' 'ret_V_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 311 [1/3] (2.93ns)   --->   "%ret_V_37 = mul i15 %zext_ln1494_40, i15 97"   --->   Operation 311 'mul' 'ret_V_37' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (2.16ns)   --->   "%pixel_tmp_1_8 = add i19 %add_ln109_3, i19 %add_ln109_2" [canny/canny.cpp:109]   --->   Operation 312 'add' 'pixel_tmp_1_8' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_6 = add i18 %ret_V_18, i18 %zext_ln1494_15" [canny/canny.cpp:109]   --->   Operation 313 'add' 'add_ln109_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 314 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_10 = add i18 %zext_ln1494_18, i18 %zext_ln1630_1" [canny/canny.cpp:109]   --->   Operation 314 'add' 'add_ln109_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i19 %pixel_tmp_2_6" [canny/canny.cpp:110]   --->   Operation 315 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_4 = add i20 %zext_ln110_1, i20 %zext_ln103" [canny/canny.cpp:110]   --->   Operation 316 'add' 'add_ln110_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 317 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_5 = add i18 %zext_ln1630_3, i18 %zext_ln1630_2" [canny/canny.cpp:110]   --->   Operation 317 'add' 'add_ln110_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 318 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_12 = add i17 %sext_ln1630_3, i17 %sext_ln103_1" [canny/canny.cpp:110]   --->   Operation 318 'add' 'add_ln110_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i16 %ret_V_39"   --->   Operation 319 'sext' 'sext_ln1494' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_13)   --->   "%ret_V_3 = mul i16 %zext_ln1494_2, i16 65415"   --->   Operation 320 'mul' 'ret_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 321 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_13)   --->   "%sext_ln1494_1 = sext i16 %ret_V_3"   --->   Operation 321 'sext' 'sext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_9)   --->   "%ret_V_4 = mul i18 %zext_ln1494_1, i18 261829"   --->   Operation 322 'mul' 'ret_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 323 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_9)   --->   "%sext_ln103 = sext i18 %ret_V_4" [canny/canny.cpp:103]   --->   Operation 323 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_13)   --->   "%ret_V_5 = mul i18 %zext_ln1494_3, i18 261708"   --->   Operation 324 'mul' 'ret_V_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i8 %i_op_assign_2_load"   --->   Operation 325 'zext' 'zext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_16)   --->   "%ret_V_6 = mul i15 %zext_ln1494_5, i15 121"   --->   Operation 326 'mul' 'ret_V_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i18 %ret_V_7" [canny/canny.cpp:102]   --->   Operation 327 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_15)   --->   "%ret_V_8 = mul i15 %zext_ln1494_8, i15 97"   --->   Operation 328 'mul' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 329 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_15)   --->   "%zext_ln1494_9 = zext i15 %ret_V_8"   --->   Operation 329 'zext' 'zext_ln1494_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_11)   --->   "%ret_V_10 = mul i18 %zext_ln1494_11, i18 261829"   --->   Operation 330 'mul' 'ret_V_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 331 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_14)   --->   "%ret_V_11 = mul i16 %zext_ln1494_10, i16 65415"   --->   Operation 331 'mul' 'ret_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 332 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_14)   --->   "%sext_ln1630_1 = sext i16 %ret_V_11"   --->   Operation 332 'sext' 'sext_ln1630_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [2/3] (2.97ns)   --->   "%ret_V_12 = mul i18 %zext_ln1494_12, i18 261750"   --->   Operation 333 'mul' 'ret_V_12' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_7)   --->   "%ret_V_15 = mul i18 %zext_ln1494_13, i18 261750"   --->   Operation 334 'mul' 'ret_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 335 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_7)   --->   "%sext_ln1630_2 = sext i18 %ret_V_15"   --->   Operation 335 'sext' 'sext_ln1630_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_5)   --->   "%ret_V_19 = mul i19 %zext_ln186_1, i19 523742"   --->   Operation 336 'mul' 'ret_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 337 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_5)   --->   "%sext_ln102_1 = sext i19 %ret_V_19" [canny/canny.cpp:102]   --->   Operation 337 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_7)   --->   "%ret_V_20 = mul i18 %zext_ln1494_20, i18 546"   --->   Operation 338 'mul' 'ret_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 339 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_7)   --->   "%zext_ln1630 = zext i18 %ret_V_20"   --->   Operation 339 'zext' 'zext_ln1630' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1494_30 = zext i8 %i_op_assign_3"   --->   Operation 340 'zext' 'zext_ln1494_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_14)   --->   "%ret_V_28 = mul i17 %zext_ln1494_30, i17 315"   --->   Operation 341 'mul' 'ret_V_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 342 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_15)   --->   "%ret_V_29 = mul i15 %zext_ln1494_29, i15 121"   --->   Operation 342 'mul' 'ret_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 343 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_15)   --->   "%zext_ln1630_4 = zext i15 %ret_V_29"   --->   Operation 343 'zext' 'zext_ln1630_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i15 %ret_V_37" [canny/canny.cpp:109]   --->   Operation 344 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln109_2 = sext i19 %pixel_tmp_1_8" [canny/canny.cpp:109]   --->   Operation 345 'sext' 'sext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_5 = add i20 %sext_ln109_2, i20 %sext_ln102_1" [canny/canny.cpp:109]   --->   Operation 346 'add' 'add_ln109_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln109_4 = sext i18 %add_ln109_6" [canny/canny.cpp:109]   --->   Operation 347 'sext' 'sext_ln109_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_7 = add i19 %sext_ln109_4, i19 %zext_ln1630" [canny/canny.cpp:109]   --->   Operation 348 'add' 'add_ln109_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 349 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_10 = add i18 %zext_ln1494_18, i18 %zext_ln1630_1" [canny/canny.cpp:109]   --->   Operation 349 'add' 'add_ln109_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 350 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_13 = add i17 %sext_ln1494_1, i17 %sext_ln1494" [canny/canny.cpp:109]   --->   Operation 350 'add' 'add_ln109_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 351 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_15 = add i16 %zext_ln1494_9, i16 %zext_ln109" [canny/canny.cpp:109]   --->   Operation 351 'add' 'add_ln109_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 352 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_4 = add i20 %zext_ln110_1, i20 %zext_ln103" [canny/canny.cpp:110]   --->   Operation 352 'add' 'add_ln110_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 353 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_5 = add i18 %zext_ln1630_3, i18 %zext_ln1630_2" [canny/canny.cpp:110]   --->   Operation 353 'add' 'add_ln110_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 354 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_7 = add i19 %ret_V_13, i19 %sext_ln1630_2" [canny/canny.cpp:110]   --->   Operation 354 'add' 'add_ln110_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 355 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_9 = add i19 %sext_ln102, i19 %sext_ln103" [canny/canny.cpp:110]   --->   Operation 355 'add' 'add_ln110_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 356 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_12 = add i17 %sext_ln1630_3, i17 %sext_ln103_1" [canny/canny.cpp:110]   --->   Operation 356 'add' 'add_ln110_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 357 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_14 = add i17 %sext_ln1494, i17 %sext_ln1630_1" [canny/canny.cpp:110]   --->   Operation 357 'add' 'add_ln110_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 358 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_15 = add i16 %zext_ln1630_4, i16 %zext_ln109" [canny/canny.cpp:110]   --->   Operation 358 'add' 'add_ln110_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 359 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_13)   --->   "%ret_V_5 = mul i18 %zext_ln1494_3, i18 261708"   --->   Operation 359 'mul' 'ret_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 360 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_13)   --->   "%sext_ln1630 = sext i18 %ret_V_5"   --->   Operation 360 'sext' 'sext_ln1630' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_16)   --->   "%ret_V_6 = mul i15 %zext_ln1494_5, i15 121"   --->   Operation 361 'mul' 'ret_V_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_11)   --->   "%ret_V_10 = mul i18 %zext_ln1494_11, i18 261829"   --->   Operation 362 'mul' 'ret_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 363 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_11)   --->   "%sext_ln1494_2 = sext i18 %ret_V_10"   --->   Operation 363 'sext' 'sext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/3] (2.97ns)   --->   "%ret_V_12 = mul i18 %zext_ln1494_12, i18 261750"   --->   Operation 364 'mul' 'ret_V_12' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_14)   --->   "%ret_V_28 = mul i17 %zext_ln1494_30, i17 315"   --->   Operation 365 'mul' 'ret_V_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 366 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_5 = add i20 %sext_ln109_2, i20 %sext_ln102_1" [canny/canny.cpp:109]   --->   Operation 366 'add' 'add_ln109_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 367 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_7 = add i19 %sext_ln109_4, i19 %zext_ln1630" [canny/canny.cpp:109]   --->   Operation 367 'add' 'add_ln109_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i18 %add_ln109_10" [canny/canny.cpp:109]   --->   Operation 368 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_11 = add i19 %zext_ln109_1, i19 %sext_ln1494_2" [canny/canny.cpp:109]   --->   Operation 369 'add' 'add_ln109_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 370 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_13 = add i17 %sext_ln1494_1, i17 %sext_ln1494" [canny/canny.cpp:109]   --->   Operation 370 'add' 'add_ln109_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 371 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_15 = add i16 %zext_ln1494_9, i16 %zext_ln109" [canny/canny.cpp:109]   --->   Operation 371 'add' 'add_ln109_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i18 %add_ln110_5" [canny/canny.cpp:110]   --->   Operation 372 'zext' 'zext_ln110_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (2.19ns)   --->   "%pixel_tmp_2_7 = add i20 %zext_ln110_4, i20 %add_ln110_4" [canny/canny.cpp:110]   --->   Operation 373 'add' 'pixel_tmp_2_7' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 374 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_7 = add i19 %ret_V_13, i19 %sext_ln1630_2" [canny/canny.cpp:110]   --->   Operation 374 'add' 'add_ln110_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 375 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_9 = add i19 %sext_ln102, i19 %sext_ln103" [canny/canny.cpp:110]   --->   Operation 375 'add' 'add_ln110_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln110_2 = sext i17 %add_ln110_12" [canny/canny.cpp:110]   --->   Operation 376 'sext' 'sext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_13 = add i19 %sext_ln110_2, i19 %sext_ln1630" [canny/canny.cpp:110]   --->   Operation 377 'add' 'add_ln110_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 378 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_14 = add i17 %sext_ln1494, i17 %sext_ln1630_1" [canny/canny.cpp:110]   --->   Operation 378 'add' 'add_ln110_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 379 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_15 = add i16 %zext_ln1630_4, i16 %zext_ln109" [canny/canny.cpp:110]   --->   Operation 379 'add' 'add_ln110_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.19>
ST_15 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_16)   --->   "%ret_V_6 = mul i15 %zext_ln1494_5, i15 121"   --->   Operation 380 'mul' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 381 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_16)   --->   "%zext_ln1494_6 = zext i15 %ret_V_6"   --->   Operation 381 'zext' 'zext_ln1494_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1494_7 = sext i18 %ret_V_12"   --->   Operation 382 'sext' 'sext_ln1494_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_14)   --->   "%ret_V_28 = mul i17 %zext_ln1494_30, i17 315"   --->   Operation 383 'mul' 'ret_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 384 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_14)   --->   "%zext_ln1494_31 = zext i17 %ret_V_28"   --->   Operation 384 'zext' 'zext_ln1494_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln109_5 = sext i19 %add_ln109_7" [canny/canny.cpp:109]   --->   Operation 385 'sext' 'sext_ln109_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (2.19ns)   --->   "%pixel_tmp_1_9 = add i20 %sext_ln109_5, i20 %add_ln109_5" [canny/canny.cpp:109]   --->   Operation 386 'add' 'pixel_tmp_1_9' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_11 = add i19 %zext_ln109_1, i19 %sext_ln1494_2" [canny/canny.cpp:109]   --->   Operation 387 'add' 'add_ln109_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln109_7 = sext i17 %add_ln109_13" [canny/canny.cpp:109]   --->   Operation 388 'sext' 'sext_ln109_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_14 = add i18 %sext_ln109_7, i18 %zext_ln1494_31" [canny/canny.cpp:109]   --->   Operation 389 'add' 'add_ln109_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i16 %add_ln109_15" [canny/canny.cpp:109]   --->   Operation 390 'zext' 'zext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_16 = add i17 %zext_ln109_2, i17 %zext_ln1494_6" [canny/canny.cpp:109]   --->   Operation 391 'add' 'add_ln109_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i20 %pixel_tmp_2_7" [canny/canny.cpp:110]   --->   Operation 392 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i19 %add_ln110_7" [canny/canny.cpp:110]   --->   Operation 393 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (2.19ns)   --->   "%add_ln110_8 = add i21 %sext_ln110, i21 %zext_ln110_2" [canny/canny.cpp:110]   --->   Operation 394 'add' 'add_ln110_8' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [1/1] (2.16ns)   --->   "%add_ln110_10 = add i19 %add_ln110_9, i19 %sext_ln1494_7" [canny/canny.cpp:110]   --->   Operation 395 'add' 'add_ln110_10' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_13 = add i19 %sext_ln110_2, i19 %sext_ln1630" [canny/canny.cpp:110]   --->   Operation 396 'add' 'add_ln110_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln110_5 = zext i16 %add_ln110_15" [canny/canny.cpp:110]   --->   Operation 397 'zext' 'zext_ln110_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (2.10ns)   --->   "%add_ln110_16 = add i17 %zext_ln110_5, i17 %add_ln110_14" [canny/canny.cpp:110]   --->   Operation 398 'add' 'add_ln110_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.22>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i18 %ret_V_12"   --->   Operation 399 'sext' 'sext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln109_3 = sext i20 %pixel_tmp_1_9" [canny/canny.cpp:109]   --->   Operation 400 'sext' 'sext_ln109_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 401 [1/1] (2.19ns)   --->   "%add_ln109_9 = add i21 %sext_ln109_3, i21 %sext_ln1494_3" [canny/canny.cpp:109]   --->   Operation 401 'add' 'add_ln109_9' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_14 = add i18 %sext_ln109_7, i18 %zext_ln1494_31" [canny/canny.cpp:109]   --->   Operation 402 'add' 'add_ln109_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 403 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_16 = add i17 %zext_ln109_2, i17 %zext_ln1494_6" [canny/canny.cpp:109]   --->   Operation 403 'add' 'add_ln109_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i19 %add_ln110_10" [canny/canny.cpp:110]   --->   Operation 404 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (2.22ns)   --->   "%add_ln110_11 = add i21 %sext_ln110_1, i21 %add_ln110_8" [canny/canny.cpp:110]   --->   Operation 405 'add' 'add_ln110_11' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln110_3 = sext i17 %add_ln110_16" [canny/canny.cpp:110]   --->   Operation 406 'sext' 'sext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (2.16ns)   --->   "%add_ln110_17 = add i19 %sext_ln110_3, i19 %add_ln110_13" [canny/canny.cpp:110]   --->   Operation 407 'add' 'add_ln110_17' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.22>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln109_6 = sext i19 %add_ln109_11" [canny/canny.cpp:109]   --->   Operation 408 'sext' 'sext_ln109_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (2.22ns)   --->   "%add_ln109_12 = add i21 %sext_ln109_6, i21 %add_ln109_9" [canny/canny.cpp:109]   --->   Operation 409 'add' 'add_ln109_12' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln109_8 = sext i18 %add_ln109_14" [canny/canny.cpp:109]   --->   Operation 410 'sext' 'sext_ln109_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i17 %add_ln109_16" [canny/canny.cpp:109]   --->   Operation 411 'zext' 'zext_ln109_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (2.13ns)   --->   "%add_ln109_17 = add i19 %zext_ln109_3, i19 %sext_ln109_8" [canny/canny.cpp:109]   --->   Operation 412 'add' 'add_ln109_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln110_4 = sext i19 %add_ln110_17" [canny/canny.cpp:110]   --->   Operation 413 'sext' 'sext_ln110_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (2.22ns)   --->   "%pixel_tmp_2 = add i21 %sext_ln110_4, i21 %add_ln110_11" [canny/canny.cpp:110]   --->   Operation 414 'add' 'pixel_tmp_2' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %pixel_tmp_2, i32 8, i32 20" [canny/canny.cpp:114]   --->   Operation 415 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 416 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i20 @_ssdm_op_PartSelect.i20.i21.i32.i32, i21 %pixel_tmp_2, i32 1, i32 20" [canny/canny.cpp:115]   --->   Operation 416 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.22>
ST_18 : Operation 417 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [canny/canny.cpp:69]   --->   Operation 417 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [canny/canny.cpp:68]   --->   Operation 418 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln109_9 = sext i19 %add_ln109_17" [canny/canny.cpp:109]   --->   Operation 419 'sext' 'sext_ln109_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (2.22ns)   --->   "%pixel_tmp_1 = add i21 %sext_ln109_9, i21 %add_ln109_12" [canny/canny.cpp:109]   --->   Operation 420 'add' 'pixel_tmp_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 421 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %pixel_tmp_1, i32 8, i32 20" [canny/canny.cpp:113]   --->   Operation 421 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [canny/canny.cpp:130]   --->   Operation 426 'ret' 'ret_ln130' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.93>
ST_19 : Operation 422 [1/1] (1.93ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %x_sobel, i13 %lshr_ln" [canny/canny.cpp:118]   --->   Operation 422 'write' 'write_ln118' <Predicate = (and_ln117)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 16384> <FIFO>
ST_19 : Operation 423 [1/1] (1.93ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %y_sobel, i13 %lshr_ln1" [canny/canny.cpp:119]   --->   Operation 423 'write' 'write_ln119' <Predicate = (and_ln117)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 16384> <FIFO>
ST_19 : Operation 424 [1/1] (1.93ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i20P0A, i20 %y_sobel_7, i20 %lshr_ln2" [canny/canny.cpp:120]   --->   Operation 424 'write' 'write_ln120' <Predicate = (and_ln117)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 21846> <FIFO>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln121 = br void %if.end147" [canny/canny.cpp:121]   --->   Operation 425 'br' 'br_ln121' <Predicate = (and_ln117)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 6.13ns.

 <State 1>: 3.72ns
The critical path consists of the following:
	'alloca' operation ('x') [7]  (0 ns)
	'load' operation ('x', canny/canny.cpp:117) on local variable 'x' [40]  (0 ns)
	'icmp' operation ('icmp_ln76', canny/canny.cpp:76) [79]  (2.47 ns)
	'select' operation ('adr_x.V', canny/canny.cpp:76) [82]  (0 ns)
	'select' operation ('adr_x.V', canny/canny.cpp:73) [83]  (1.25 ns)

 <State 2>: 3.68ns
The critical path consists of the following:
	'sub' operation ('adr_y.V') [87]  (1.87 ns)
	'select' operation ('select_ln82', canny/canny.cpp:82) [92]  (0 ns)
	'add' operation ('ret.V') [95]  (1.81 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('LineBuff_load', canny/canny.cpp:71) on array 'LineBuff', canny/canny.cpp:40 [70]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('src_load', canny/canny.cpp:91) on array 'src' [98]  (3.25 ns)
	'store' operation ('store_ln68', canny/canny.cpp:68) of variable 'i_op', canny/canny.cpp:91 on local variable 'i_op' [291]  (0 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln91', canny/canny.cpp:91) of variable 'tmp_s', canny/canny.cpp:91 on array 'LineBuff', canny/canny.cpp:40 [102]  (3.25 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'load' operation ('i_op') on local variable 'lhs.V' [52]  (0 ns)
	'mul' operation ('ret.V') [178]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'load' operation ('i_op') on local variable 'i_op' [50]  (0 ns)
	'mul' operation ('ret.V') [170]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'load' operation ('lhs_load') on local variable 'lhs' [63]  (0 ns)
	'mul' operation ('ret.V') [152]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [147]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'load' operation ('i_op') on local variable 'i_op' [43]  (0 ns)
	'mul' operation ('ret.V') [119]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [119]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [119]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [134]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [134]  (2.98 ns)

 <State 15>: 2.2ns
The critical path consists of the following:
	'add' operation ('pixel_tmp_1_9', canny/canny.cpp:109) [222]  (2.2 ns)

 <State 16>: 2.23ns
The critical path consists of the following:
	'add' operation ('add_ln110_11', canny/canny.cpp:110) [259]  (2.23 ns)

 <State 17>: 2.23ns
The critical path consists of the following:
	'add' operation ('add_ln109_12', canny/canny.cpp:109) [229]  (2.23 ns)

 <State 18>: 2.23ns
The critical path consists of the following:
	'add' operation ('pixel_tmp_1', canny/canny.cpp:109) [240]  (2.23 ns)

 <State 19>: 1.94ns
The critical path consists of the following:
	fifo write operation ('write_ln118', canny/canny.cpp:118) on port 'x_sobel' (canny/canny.cpp:118) [281]  (1.94 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
