
*** Running vivado
    with args -log ultra96v2_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ultra96v2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1603.109 ; gain = 49.656 ; free physical = 23832 ; free virtual = 30485
Command: synth_design -top ultra96v2_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2453.223 ; gain = 0.000 ; free physical = 22941 ; free virtual = 29594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_wrapper' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/ultra96v2_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:2099]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_axi_gpio_1_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_axi_gpio_1_0' (2#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_axi_bram_ctrl_0_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_axi_bram_ctrl_0_0' (3#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_axi_gpio_0_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_axi_gpio_0_0' (4#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_axi_uart16550_0_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_axi_uart16550_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_axi_uart16550_0_0' (5#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_axi_uart16550_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uart16550_0' of module 'ultra96v2_0_axi_uart16550_0_0' has 35 connections declared, but only 26 given [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:2388]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_blk_mem_gen_0_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_blk_mem_gen_0_0' (6#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_ps8_0_axi_periph_0' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:2692]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1E5RE7A' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_auto_ds_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_auto_ds_0' (7#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_auto_pc_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_auto_pc_0' (8#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'ultra96v2_0_auto_pc_0' has 56 connections declared, but only 54 given [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:343]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1E5RE7A' (9#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_BYNJ20' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:400]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_auto_ds_1' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_auto_ds_1' (10#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_auto_pc_1' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_auto_pc_1' (11#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'ultra96v2_0_auto_pc_1' has 56 connections declared, but only 54 given [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:731]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_BYNJ20' (12#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:400]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_M78OGR' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:788]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_auto_ds_2' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_ds_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_auto_ds_2' (13#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_ds_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_auto_pc_2' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_auto_pc_2' (14#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'ultra96v2_0_auto_pc_2' has 56 connections declared, but only 54 given [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:1119]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_M78OGR' (15#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:788]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1LO50SL' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:1176]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_auto_ds_3' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_ds_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_auto_ds_3' (16#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_auto_ds_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'ultra96v2_0_auto_ds_3' has 72 connections declared, but only 68 given [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:1455]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1LO50SL' (17#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:1176]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_OMQJEE' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:1526]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_OMQJEE' (18#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:1526]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1J8VDBC' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:1812]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1J8VDBC' (19#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:1812]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_xbar_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_xbar_0' (20#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ultra96v2_0_xbar_0' has 78 connections declared, but only 76 given [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:3993]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_ps8_0_axi_periph_0' (21#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:2692]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_rst_ps8_0_100M_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_rst_ps8_0_100M_0' (22#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'ultra96v2_0_rst_ps8_0_100M_0' has 10 connections declared, but only 7 given [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:2598]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_zynq_ultra_ps_e_0_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_zynq_ultra_ps_e_0_0' (23#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ultra96v2_0_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0' (24#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/synth/ultra96v2_0.v:2099]
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_0' (25#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/dds_compiler_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/ultra96v2_wrapper.v:232]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (26#1) [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/.Xil/Vivado-28037-parallels-Parallels-Virtual-Platform/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_sm' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/axis_sm.v:23]
	Parameter init bound to: 5'b00000 
	Parameter Start bound to: 5'b00001 
	Parameter SetTvalidHigh bound to: 5'b00010 
	Parameter SetSlavePhaseValue bound to: 5'b00011 
	Parameter CheckTready bound to: 5'b00100 
	Parameter WaitState bound to: 5'b00101 
	Parameter CheckLoopCntr bound to: 5'b00110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/axis_sm.v:62]
WARNING: [Synth 8-5788] Register freq_phase_incr_reg in module axis_sm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/axis_sm.v:65]
WARNING: [Synth 8-5788] Register s_axis_phase_tvalid_reg in module axis_sm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/axis_sm.v:66]
WARNING: [Synth 8-5788] Register period_wait_cnt_reg in module axis_sm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/axis_sm.v:67]
WARNING: [Synth 8-5788] Register chirp_loop_cntr_reg in module axis_sm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/axis_sm.v:68]
WARNING: [Synth 8-5788] Register s_axis_phase_tdata_reg in module axis_sm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/axis_sm.v:89]
INFO: [Synth 8-6155] done synthesizing module 'axis_sm' (27#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/axis_sm.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dds_compiler_0'. This will prevent further optimization [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/ultra96v2_wrapper.v:218]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dds_ila'. This will prevent further optimization [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/ultra96v2_wrapper.v:232]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_sm_i'. This will prevent further optimization [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/ultra96v2_wrapper.v:240]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_wrapper' (28#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/ultra96v2_wrapper.v:23]
WARNING: [Synth 8-3331] design s01_couplers_imp_1J8VDBC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1J8VDBC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1J8VDBC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1J8VDBC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_OMQJEE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_OMQJEE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_OMQJEE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_OMQJEE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LO50SL has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m02_couplers_imp_M78OGR has unconnected port S_AXI_awaddr[33]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.031 ; gain = 53.809 ; free physical = 22971 ; free virtual = 29624
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.000 ; gain = 56.777 ; free physical = 22967 ; free virtual = 29621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.000 ; gain = 56.777 ; free physical = 22967 ; free virtual = 29621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2521.906 ; gain = 0.000 ; free physical = 22958 ; free virtual = 29612
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_zynq_ultra_ps_e_0_0/ultra96v2_0_zynq_ultra_ps_e_0_0/ultra96v2_0_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultra96v2_0_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_zynq_ultra_ps_e_0_0/ultra96v2_0_zynq_ultra_ps_e_0_0/ultra96v2_0_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultra96v2_0_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_axi_gpio_0_0/ultra96v2_0_axi_gpio_0_0/ultra96v2_0_axi_gpio_0_0_in_context.xdc] for cell 'ultra96v2_0_i/axi_gpio_0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_axi_gpio_0_0/ultra96v2_0_axi_gpio_0_0/ultra96v2_0_axi_gpio_0_0_in_context.xdc] for cell 'ultra96v2_0_i/axi_gpio_0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_xbar_0/ultra96v2_0_xbar_0/ultra96v2_0_xbar_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_xbar_0/ultra96v2_0_xbar_0/ultra96v2_0_xbar_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_rst_ps8_0_100M_0/ultra96v2_0_rst_ps8_0_100M_0/ultra96v2_0_rst_ps8_0_100M_0_in_context.xdc] for cell 'ultra96v2_0_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_rst_ps8_0_100M_0/ultra96v2_0_rst_ps8_0_100M_0/ultra96v2_0_rst_ps8_0_100M_0_in_context.xdc] for cell 'ultra96v2_0_i/rst_ps8_0_100M'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_axi_gpio_1_0/ultra96v2_0_axi_gpio_1_0/ultra96v2_0_axi_gpio_1_0_in_context.xdc] for cell 'ultra96v2_0_i/HD_GPIO'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_axi_gpio_1_0/ultra96v2_0_axi_gpio_1_0/ultra96v2_0_axi_gpio_1_0_in_context.xdc] for cell 'ultra96v2_0_i/HD_GPIO'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_axi_uart16550_0_0/ultra96v2_0_axi_uart16550_0_0/ultra96v2_0_axi_uart16550_0_0_in_context.xdc] for cell 'ultra96v2_0_i/axi_uart16550_0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_axi_uart16550_0_0/ultra96v2_0_axi_uart16550_0_0/ultra96v2_0_axi_uart16550_0_0_in_context.xdc] for cell 'ultra96v2_0_i/axi_uart16550_0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_blk_mem_gen_0_0/ultra96v2_0_blk_mem_gen_0_0/ultra96v2_0_blk_mem_gen_0_0_in_context.xdc] for cell 'ultra96v2_0_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_blk_mem_gen_0_0/ultra96v2_0_blk_mem_gen_0_0/ultra96v2_0_blk_mem_gen_0_0_in_context.xdc] for cell 'ultra96v2_0_i/blk_mem_gen_0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_axi_bram_ctrl_0_0/ultra96v2_0_axi_bram_ctrl_0_0/ultra96v2_0_axi_bram_ctrl_0_0_in_context.xdc] for cell 'ultra96v2_0_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_axi_bram_ctrl_0_0/ultra96v2_0_axi_bram_ctrl_0_0/ultra96v2_0_axi_bram_ctrl_0_0_in_context.xdc] for cell 'ultra96v2_0_i/axi_bram_ctrl_0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_ds_0/ultra96v2_0_auto_ds_0/ultra96v2_0_auto_ds_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_ds_0/ultra96v2_0_auto_ds_0/ultra96v2_0_auto_ds_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_pc_0/ultra96v2_0_auto_pc_0/ultra96v2_0_auto_pc_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_pc_0/ultra96v2_0_auto_pc_0/ultra96v2_0_auto_pc_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_ds_1/ultra96v2_0_auto_ds_1/ultra96v2_0_auto_ds_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_ds_1/ultra96v2_0_auto_ds_1/ultra96v2_0_auto_ds_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_pc_1/ultra96v2_0_auto_pc_1/ultra96v2_0_auto_pc_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_pc_1/ultra96v2_0_auto_pc_1/ultra96v2_0_auto_pc_0_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_ds_2/ultra96v2_0_auto_ds_2/ultra96v2_0_auto_ds_3_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_ds_2/ultra96v2_0_auto_ds_2/ultra96v2_0_auto_ds_3_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_pc_2/ultra96v2_0_auto_pc_2/ultra96v2_0_auto_pc_2_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_pc_2/ultra96v2_0_auto_pc_2/ultra96v2_0_auto_pc_2_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_ds_3/ultra96v2_0_auto_ds_3/ultra96v2_0_auto_ds_3_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_auto_ds_3/ultra96v2_0_auto_ds_3/ultra96v2_0_auto_ds_3_in_context.xdc] for cell 'ultra96v2_0_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'dds_compiler_0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'dds_compiler_0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'dds_ila'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'dds_ila'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/constrs_1/new/ultra96v2_0.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/constrs_1/new/ultra96v2_0.xdc:135]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/constrs_1/new/ultra96v2_0.xdc:138]
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/constrs_1/new/ultra96v2_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/constrs_1/new/ultra96v2_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ultra96v2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ultra96v2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.750 ; gain = 0.000 ; free physical = 22870 ; free virtual = 29523
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2651.750 ; gain = 0.000 ; free physical = 22869 ; free virtual = 29523
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ultra96v2_0_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2654.719 ; gain = 201.496 ; free physical = 22948 ; free virtual = 29602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2654.719 ; gain = 201.496 ; free physical = 22948 ; free virtual = 29602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ultra96v2_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/HD_GPIO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/ps8_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/ps8_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/ps8_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_0_i/ps8_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2654.719 ; gain = 201.496 ; free physical = 22947 ; free virtual = 29601
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'm_axis_data_tready_reg' into 'm_axis_phase_tready_reg' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/new/axis_sm.v:57]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                            00000
                   Start |                              001 |                            00001
           SetTvalidHigh |                              010 |                            00010
      SetSlavePhaseValue |                              011 |                            00011
             CheckTready |                              100 |                            00100
               WaitState |                              101 |                            00101
           CheckLoopCntr |                              110 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_sm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2654.719 ; gain = 201.496 ; free physical = 22939 ; free virtual = 29594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2654.719 ; gain = 201.496 ; free physical = 22926 ; free virtual = 29585
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 3134.477 ; gain = 681.254 ; free physical = 22280 ; free virtual = 28939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 3155.508 ; gain = 702.285 ; free physical = 22276 ; free virtual = 28934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3163.516 ; gain = 710.293 ; free physical = 22275 ; free virtual = 28933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3163.516 ; gain = 710.293 ; free physical = 22273 ; free virtual = 28932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3163.516 ; gain = 710.293 ; free physical = 22273 ; free virtual = 28932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3163.516 ; gain = 710.293 ; free physical = 22273 ; free virtual = 28932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3163.516 ; gain = 710.293 ; free physical = 22273 ; free virtual = 28932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3163.516 ; gain = 710.293 ; free physical = 22273 ; free virtual = 28932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3163.516 ; gain = 710.293 ; free physical = 22274 ; free virtual = 28933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |ultra96v2_0_xbar_0              |         1|
|2     |ultra96v2_0_auto_ds_0           |         1|
|3     |ultra96v2_0_auto_pc_0           |         1|
|4     |ultra96v2_0_auto_ds_1           |         1|
|5     |ultra96v2_0_auto_pc_1           |         1|
|6     |ultra96v2_0_auto_ds_2           |         1|
|7     |ultra96v2_0_auto_pc_2           |         1|
|8     |ultra96v2_0_auto_ds_3           |         1|
|9     |ultra96v2_0_axi_gpio_1_0        |         1|
|10    |ultra96v2_0_axi_bram_ctrl_0_0   |         1|
|11    |ultra96v2_0_axi_gpio_0_0        |         1|
|12    |ultra96v2_0_axi_uart16550_0_0   |         1|
|13    |ultra96v2_0_blk_mem_gen_0_0     |         1|
|14    |ultra96v2_0_rst_ps8_0_100M_0    |         1|
|15    |ultra96v2_0_zynq_ultra_ps_e_0_0 |         1|
|16    |dds_compiler_0                  |         1|
|17    |ila_0                           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |dds_compiler_0                  |     1|
|2     |ila_0                           |     1|
|3     |ultra96v2_0_auto_ds_0           |     1|
|4     |ultra96v2_0_auto_ds_1           |     1|
|5     |ultra96v2_0_auto_ds_2           |     1|
|6     |ultra96v2_0_auto_ds_3           |     1|
|7     |ultra96v2_0_auto_pc_0           |     1|
|8     |ultra96v2_0_auto_pc_1           |     1|
|9     |ultra96v2_0_auto_pc_2           |     1|
|10    |ultra96v2_0_axi_bram_ctrl_0_0   |     1|
|11    |ultra96v2_0_axi_gpio_0_0        |     1|
|12    |ultra96v2_0_axi_gpio_1_0        |     1|
|13    |ultra96v2_0_axi_uart16550_0_0   |     1|
|14    |ultra96v2_0_blk_mem_gen_0_0     |     1|
|15    |ultra96v2_0_rst_ps8_0_100M_0    |     1|
|16    |ultra96v2_0_xbar_0              |     1|
|17    |ultra96v2_0_zynq_ultra_ps_e_0_0 |     1|
|18    |CARRY8                          |     8|
|19    |LUT1                            |    12|
|20    |LUT2                            |     3|
|21    |LUT3                            |     6|
|22    |LUT4                            |    11|
|23    |LUT5                            |     6|
|24    |LUT6                            |    10|
|25    |FDCE                            |     4|
|26    |FDRE                            |   103|
|27    |IBUF                            |     1|
|28    |IOBUF                           |    16|
|29    |OBUF                            |     2|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------------+------+
|      |Instance             |Module                         |Cells |
+------+---------------------+-------------------------------+------+
|1     |top                  |                               |  4453|
|2     |  ultra96v2_0_i      |ultra96v2_0                    |  4228|
|3     |    ps8_0_axi_periph |ultra96v2_0_ps8_0_axi_periph_0 |  3241|
|4     |      m00_couplers   |m00_couplers_imp_1E5RE7A       |   487|
|5     |      m01_couplers   |m01_couplers_imp_BYNJ20        |   487|
|6     |      m02_couplers   |m02_couplers_imp_M78OGR        |   379|
|7     |      m03_couplers   |m03_couplers_imp_1LO50SL       |   264|
|8     |  axis_sm_i          |axis_sm                        |   163|
+------+---------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3163.516 ; gain = 710.293 ; free physical = 22274 ; free virtual = 28933
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 3163.516 ; gain = 565.574 ; free physical = 22314 ; free virtual = 28973
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3163.523 ; gain = 710.293 ; free physical = 22314 ; free virtual = 28973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3163.523 ; gain = 0.000 ; free physical = 22383 ; free virtual = 29042
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3223.250 ; gain = 0.000 ; free physical = 22323 ; free virtual = 28982
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:27 . Memory (MB): peak = 3223.250 ; gain = 1596.117 ; free physical = 22453 ; free virtual = 29112
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3223.250 ; gain = 0.000 ; free physical = 22453 ; free virtual = 29112
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.runs/synth_1/ultra96v2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ultra96v2_wrapper_utilization_synth.rpt -pb ultra96v2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  4 17:29:57 2020...
