vendor_name = ModelSim
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit3/circuit3.vhd
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit3/circuit3_tb.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit3/db/circuit3.cbx.xml
design_name = circuit3
instance = comp, \o_DMUX0~output\, o_DMUX0~output, circuit3, 1
instance = comp, \o_DMUX1~output\, o_DMUX1~output, circuit3, 1
instance = comp, \i_DMUXSEL~input\, i_DMUXSEL~input, circuit3, 1
instance = comp, \i_MUX0~input\, i_MUX0~input, circuit3, 1
instance = comp, \i_MUXSEL~input\, i_MUXSEL~input, circuit3, 1
instance = comp, \i_MUX1~input\, i_MUX1~input, circuit3, 1
instance = comp, \o_DMUX0~0\, o_DMUX0~0, circuit3, 1
instance = comp, \o_DMUX1~0\, o_DMUX1~0, circuit3, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, circuit3, 1
