$comment
	File created using the following command:
		vcd file aca_tp1.msim.vcd -direction
$end
$date
	Fri Nov 16 03:09:04 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module hammingcodes_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " encodedValue [14] $end
$var wire 1 # encodedValue [13] $end
$var wire 1 $ encodedValue [12] $end
$var wire 1 % encodedValue [11] $end
$var wire 1 & encodedValue [10] $end
$var wire 1 ' encodedValue [9] $end
$var wire 1 ( encodedValue [8] $end
$var wire 1 ) encodedValue [7] $end
$var wire 1 * encodedValue [6] $end
$var wire 1 + encodedValue [5] $end
$var wire 1 , encodedValue [4] $end
$var wire 1 - encodedValue [3] $end
$var wire 1 . encodedValue [2] $end
$var wire 1 / encodedValue [1] $end
$var wire 1 0 encodedValue [0] $end
$var wire 1 1 outValue [10] $end
$var wire 1 2 outValue [9] $end
$var wire 1 3 outValue [8] $end
$var wire 1 4 outValue [7] $end
$var wire 1 5 outValue [6] $end
$var wire 1 6 outValue [5] $end
$var wire 1 7 outValue [4] $end
$var wire 1 8 outValue [3] $end
$var wire 1 9 outValue [2] $end
$var wire 1 : outValue [1] $end
$var wire 1 ; outValue [0] $end
$var wire 1 < plainValue [10] $end
$var wire 1 = plainValue [9] $end
$var wire 1 > plainValue [8] $end
$var wire 1 ? plainValue [7] $end
$var wire 1 @ plainValue [6] $end
$var wire 1 A plainValue [5] $end
$var wire 1 B plainValue [4] $end
$var wire 1 C plainValue [3] $end
$var wire 1 D plainValue [2] $end
$var wire 1 E plainValue [1] $end
$var wire 1 F plainValue [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_clk $end
$var wire 1 Q ww_plainValue [10] $end
$var wire 1 R ww_plainValue [9] $end
$var wire 1 S ww_plainValue [8] $end
$var wire 1 T ww_plainValue [7] $end
$var wire 1 U ww_plainValue [6] $end
$var wire 1 V ww_plainValue [5] $end
$var wire 1 W ww_plainValue [4] $end
$var wire 1 X ww_plainValue [3] $end
$var wire 1 Y ww_plainValue [2] $end
$var wire 1 Z ww_plainValue [1] $end
$var wire 1 [ ww_plainValue [0] $end
$var wire 1 \ ww_encodedValue [14] $end
$var wire 1 ] ww_encodedValue [13] $end
$var wire 1 ^ ww_encodedValue [12] $end
$var wire 1 _ ww_encodedValue [11] $end
$var wire 1 ` ww_encodedValue [10] $end
$var wire 1 a ww_encodedValue [9] $end
$var wire 1 b ww_encodedValue [8] $end
$var wire 1 c ww_encodedValue [7] $end
$var wire 1 d ww_encodedValue [6] $end
$var wire 1 e ww_encodedValue [5] $end
$var wire 1 f ww_encodedValue [4] $end
$var wire 1 g ww_encodedValue [3] $end
$var wire 1 h ww_encodedValue [2] $end
$var wire 1 i ww_encodedValue [1] $end
$var wire 1 j ww_encodedValue [0] $end
$var wire 1 k ww_outValue [10] $end
$var wire 1 l ww_outValue [9] $end
$var wire 1 m ww_outValue [8] $end
$var wire 1 n ww_outValue [7] $end
$var wire 1 o ww_outValue [6] $end
$var wire 1 p ww_outValue [5] $end
$var wire 1 q ww_outValue [4] $end
$var wire 1 r ww_outValue [3] $end
$var wire 1 s ww_outValue [2] $end
$var wire 1 t ww_outValue [1] $end
$var wire 1 u ww_outValue [0] $end
$var wire 1 v \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 w \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 x \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 y \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 z \encodedValue[0]~output_o\ $end
$var wire 1 { \encodedValue[1]~output_o\ $end
$var wire 1 | \encodedValue[2]~output_o\ $end
$var wire 1 } \encodedValue[3]~output_o\ $end
$var wire 1 ~ \encodedValue[4]~output_o\ $end
$var wire 1 !! \encodedValue[5]~output_o\ $end
$var wire 1 "! \encodedValue[6]~output_o\ $end
$var wire 1 #! \encodedValue[7]~output_o\ $end
$var wire 1 $! \encodedValue[8]~output_o\ $end
$var wire 1 %! \encodedValue[9]~output_o\ $end
$var wire 1 &! \encodedValue[10]~output_o\ $end
$var wire 1 '! \encodedValue[11]~output_o\ $end
$var wire 1 (! \encodedValue[12]~output_o\ $end
$var wire 1 )! \encodedValue[13]~output_o\ $end
$var wire 1 *! \encodedValue[14]~output_o\ $end
$var wire 1 +! \outValue[0]~output_o\ $end
$var wire 1 ,! \outValue[1]~output_o\ $end
$var wire 1 -! \outValue[2]~output_o\ $end
$var wire 1 .! \outValue[3]~output_o\ $end
$var wire 1 /! \outValue[4]~output_o\ $end
$var wire 1 0! \outValue[5]~output_o\ $end
$var wire 1 1! \outValue[6]~output_o\ $end
$var wire 1 2! \outValue[7]~output_o\ $end
$var wire 1 3! \outValue[8]~output_o\ $end
$var wire 1 4! \outValue[9]~output_o\ $end
$var wire 1 5! \outValue[10]~output_o\ $end
$var wire 1 6! \clk~input_o\ $end
$var wire 1 7! \clk~inputclkctrl_outclk\ $end
$var wire 1 8! \plainValue[8]~input_o\ $end
$var wire 1 9! \plainValue[0]~input_o\ $end
$var wire 1 :! \plainValue[3]~input_o\ $end
$var wire 1 ;! \plainValue[1]~input_o\ $end
$var wire 1 <! \plainValue[2]~input_o\ $end
$var wire 1 =! \enc|x_signal~0_combout\ $end
$var wire 1 >! \plainValue[5]~input_o\ $end
$var wire 1 ?! \plainValue[6]~input_o\ $end
$var wire 1 @! \enc|x_signal~1_combout\ $end
$var wire 1 A! \plainValue[7]~input_o\ $end
$var wire 1 B! \plainValue[9]~input_o\ $end
$var wire 1 C! \plainValue[4]~input_o\ $end
$var wire 1 D! \enc|x_signal~2_combout\ $end
$var wire 1 E! \enc|x_signal~3_combout\ $end
$var wire 1 F! \plainValue[10]~input_o\ $end
$var wire 1 G! \enc|x_signal~4_combout\ $end
$var wire 1 H! \enc|x_signal~5_combout\ $end
$var wire 1 I! \enc|x_signal~6_combout\ $end
$var wire 1 J! \enc|x_signal~7_combout\ $end
$var wire 1 K! \enc|x_signal[4]~feeder_combout\ $end
$var wire 1 L! \enc|x_signal[6]~feeder_combout\ $end
$var wire 1 M! \enc|x_signal[7]~feeder_combout\ $end
$var wire 1 N! \enc|x_signal[10]~feeder_combout\ $end
$var wire 1 O! \enc|x_signal[12]~feeder_combout\ $end
$var wire 1 P! \enc|x_signal[14]~feeder_combout\ $end
$var wire 1 Q! \enc|x_signal\ [14] $end
$var wire 1 R! \enc|x_signal\ [13] $end
$var wire 1 S! \enc|x_signal\ [12] $end
$var wire 1 T! \enc|x_signal\ [11] $end
$var wire 1 U! \enc|x_signal\ [10] $end
$var wire 1 V! \enc|x_signal\ [9] $end
$var wire 1 W! \enc|x_signal\ [8] $end
$var wire 1 X! \enc|x_signal\ [7] $end
$var wire 1 Y! \enc|x_signal\ [6] $end
$var wire 1 Z! \enc|x_signal\ [5] $end
$var wire 1 [! \enc|x_signal\ [4] $end
$var wire 1 \! \enc|x_signal\ [3] $end
$var wire 1 ]! \enc|x_signal\ [2] $end
$var wire 1 ^! \enc|x_signal\ [1] $end
$var wire 1 _! \enc|x_signal\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0G
1H
xI
1J
1K
1L
1M
1N
1O
0P
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
18!
19!
1:!
1;!
0<!
1=!
1>!
1?!
0@!
1A!
0B!
0C!
1D!
1E!
1F!
1G!
0H!
1I!
1J!
1K!
0L!
1M!
1N!
1O!
1P!
1<
0=
1>
1?
1@
1A
0B
1C
0D
1E
1F
1Q
0R
1S
1T
1U
1V
0W
1X
0Y
1Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1v
1w
1x
0y
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
$end
#230000
1!
1P
16!
1y
17!
1^!
1\!
1[!
1Z!
1X!
1V!
1U!
1T!
1S!
1Q!
1*!
1(!
1'!
1&!
1%!
1#!
1!!
1~
1}
1{
1\
1^
1_
1`
1a
1c
1e
1f
1g
1i
1/
1-
1,
1+
1)
1'
1&
1%
1$
1"
#420000
0!
0P
06!
0y
07!
#1000000
