// Seed: 1510268436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output wand id_2,
    output wire id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wire id_7,
    output wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    output tri0 id_12,
    input wand id_13
);
  assign id_0 = id_4;
  wire  id_15;
  uwire id_16;
  module_0(
      id_16, id_15, id_15, id_16
  );
  assign id_16 = 1;
endmodule
