
---------- Begin Simulation Statistics ----------
final_tick                               490918774500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101791                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                   102129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6026.03                       # Real time elapsed on the host
host_tick_rate                               81466336                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613396612                       # Number of instructions simulated
sim_ops                                     615435386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.490919                       # Number of seconds simulated
sim_ticks                                490918774500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.819143                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78697234                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90645025                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9042867                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121683498                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11660757                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11797263                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          136506                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157708683                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053093                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509398                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5867549                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138967169                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17391960                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532351                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63108122                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561788983                       # Number of instructions committed
system.cpu0.commit.committedOps             562299643                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    888720376                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.632707                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.428672                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    624866801     70.31%     70.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    156443367     17.60%     87.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35830418      4.03%     91.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34822018      3.92%     95.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11718548      1.32%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4413659      0.50%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       984016      0.11%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2249589      0.25%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17391960      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    888720376                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672162                       # Number of function calls committed.
system.cpu0.commit.int_insts                543437192                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758233                       # Number of loads committed
system.cpu0.commit.membars                    1019937                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019943      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311043536     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267623     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69813562     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562299643                       # Class of committed instruction
system.cpu0.commit.refs                     245081213                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561788983                       # Number of Instructions Simulated
system.cpu0.committedOps                    562299643                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.723862                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.723862                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            100742597                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3178900                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76598063                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             639079983                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               350283424                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                441113842                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5872641                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9713778                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2635409                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157708683                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104443173                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    549705114                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2940991                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     662027076                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          139                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18095962                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.162847                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         341894526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90357991                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.683597                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         900647913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.736596                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.947071                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               438341435     48.67%     48.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               341139557     37.88%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62834529      6.98%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43964633      4.88%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10711041      1.19%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2114814      0.23%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  520843      0.06%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     448      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020613      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           900647913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       67798672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5976694                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147175020                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.633246                       # Inst execution rate
system.cpu0.iew.exec_refs                   275574997                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77614967                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               80625752                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            200094149                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1016732                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2844800                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            79640062                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625392741                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197960030                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3931455                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            613264763                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                510161                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2065691                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5872641                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3162739                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80563                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9488122                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30851                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5512                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3527697                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25335916                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9317082                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5512                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       825729                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5150965                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272489774                       # num instructions consuming a value
system.cpu0.iew.wb_count                    606679311                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836304                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227884245                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.626446                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     606783660                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746648077                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387640795                       # number of integer regfile writes
system.cpu0.ipc                              0.580093                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.580093                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020974      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            333705000     54.07%     54.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213223      0.68%     54.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018063      0.16%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199736408     32.36%     87.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77502499     12.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             617196218                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     763980                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001238                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 147872     19.36%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                518340     67.85%     87.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                97762     12.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616939169                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2135868605                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    606679260                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        688490550                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622347718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                617196218                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3045023                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63093095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64382                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1512672                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18921414                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    900647913                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.685280                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          471145904     52.31%     52.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287568820     31.93%     84.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104095525     11.56%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31367689      3.48%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5657265      0.63%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             366062      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             314637      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              69999      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              62012      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      900647913                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.637305                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9841792                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1854154                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           200094149                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           79640062                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       968446585                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13390991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               86940856                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357818147                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3184314                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               356499506                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4163923                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9700                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            773859256                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             635007556                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          407625797                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                436991932                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6646073                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5872641                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14239651                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49807646                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       773859212                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        103327                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3152                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7622105                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3133                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1496723233                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1262750755                       # The number of ROB writes
system.cpu0.timesIdled                       11191111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.027231                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3097839                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4184729                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           533143                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5495348                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136739                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         175539                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           38800                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6170471                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8810                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509185                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           374331                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419237                       # Number of branches committed
system.cpu1.commit.bw_lim_events               494902                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4040722                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19243649                       # Number of instructions committed
system.cpu1.commit.committedOps              19753038                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111685593                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.176863                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.828479                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    103401478     92.58%     92.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4144816      3.71%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1419783      1.27%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1281450      1.15%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       325499      0.29%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       117502      0.11%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       425557      0.38%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        74606      0.07%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       494902      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111685593                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227434                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552641                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320126                       # Number of loads committed
system.cpu1.commit.membars                    1018440                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018440      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645514     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829311     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259635      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19753038                       # Class of committed instruction
system.cpu1.commit.refs                       7088958                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19243649                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753038                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.862564                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.862564                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             96247035                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               164174                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2870577                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25421992                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 4369125                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10410490                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                374771                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               317598                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1043389                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6170471                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4040563                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    107328505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                76403                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      27494849                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1067166                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054694                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4582661                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3234578                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.243712                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112444810                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.251106                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.709654                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                95206102     84.67%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10488845      9.33%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4047309      3.60%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1834563      1.63%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  467522      0.42%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  124837      0.11%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  275441      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     176      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112444810                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         372313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              393287                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4925496                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192172                       # Inst execution rate
system.cpu1.iew.exec_refs                     7710342                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1849283                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               84255079                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6445512                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            600406                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           467630                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2088084                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           23788359                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5861059                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           282985                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21680309                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                359163                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               918773                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                374771                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1889654                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          148088                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6823                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          451                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1285                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1125386                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       319252                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           451                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       149555                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        243732                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12247511                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21433416                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844996                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10349101                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189984                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21441476                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27115899                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14284702                       # number of integer regfile writes
system.cpu1.ipc                              0.170574                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.170574                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018639      4.64%      4.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13148518     59.87%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6440129     29.32%     93.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1355862      6.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21963294                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     580040                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026410                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 113778     19.62%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                416991     71.89%     91.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                49267      8.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21524679                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156984505                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21433404                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         27823952                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  21960325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21963294                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1828034                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4035320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33095                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        299806                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2406061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112444810                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.195325                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.645134                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           98760911     87.83%     87.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9019283      8.02%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2708445      2.41%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             915011      0.81%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             710747      0.63%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             123786      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             151501      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              29844      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25282      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112444810                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194681                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3827212                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          479130                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6445512                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2088084                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu1.numCycles                       112817123                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   869002587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               89146048                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165362                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2844889                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5013609                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                705349                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5522                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             30967675                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              24796089                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16571781                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10456354                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3642029                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                374771                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7427986                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3406419                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        30967663                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26042                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               789                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6214359                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           789                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   134983541                       # The number of ROB reads
system.cpu1.rob.rob_writes                   48347775                       # The number of ROB writes
system.cpu1.timesIdled                          12395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            73.155126                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4061359                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5551708                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1204063                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          6641912                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98923                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         394698                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          295775                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7572229                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2653                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509176                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           771620                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647155                       # Number of branches committed
system.cpu2.commit.bw_lim_events               439150                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       11907840                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504643                       # Number of instructions committed
system.cpu2.commit.committedOps              17014023                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    108340910                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.157042                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.787698                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    101251675     93.46%     93.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3552905      3.28%     96.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1210212      1.12%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1102792      1.02%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       230714      0.21%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        86004      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       405964      0.37%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        61494      0.06%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       439150      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    108340910                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174061                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892428                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697098                       # Number of loads committed
system.cpu2.commit.membars                    1018429                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018429      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796306     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206274     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992876      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014023                       # Class of committed instruction
system.cpu2.commit.refs                       6199162                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504643                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014023                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.704558                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.704558                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             87716051                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               435489                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3625623                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              31788026                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6667108                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 14321649                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                771951                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               569342                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               989248                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7572229                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5912557                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    102385198                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                61818                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37242343                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2408788                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.068430                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           6876400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4160282                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.336559                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         110466007                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.351741                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.853984                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                86937574     78.70%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                14932080     13.52%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5155191      4.67%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1817443      1.65%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  630912      0.57%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  320202      0.29%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  672405      0.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     189      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           110466007                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         190324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              786326                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4884697                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.179984                       # Inst execution rate
system.cpu2.iew.exec_refs                     6617593                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526397                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               78116789                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8166001                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1106889                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           365050                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2748113                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           28917418                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5091196                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           319562                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             19916391                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                508764                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               969123                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                771951                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2012149                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12526                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          107235                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4056                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          510                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3468903                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1246049                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           229                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       111431                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        674895                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11529996                       # num instructions consuming a value
system.cpu2.iew.wb_count                     19769144                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826399                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9528374                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.178654                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      19774047                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                25012440                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12954975                       # number of integer regfile writes
system.cpu2.ipc                              0.149152                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.149152                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018633      5.03%      5.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             12558247     62.06%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5636206     27.85%     94.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022723      5.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              20235953                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     556977                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.027524                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 109066     19.58%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                405583     72.82%     92.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                42324      7.60%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              19774281                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151533915                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     19769132                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         40820944                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  25573275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 20235953                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3344143                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       11903394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39053                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1815912                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8936241                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    110466007                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.183187                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.621140                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           97577180     88.33%     88.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8857306      8.02%     96.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2234671      2.02%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             823480      0.75%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             669005      0.61%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             123066      0.11%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             139186      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              24505      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17608      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      110466007                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.182872                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          6289876                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          995107                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8166001                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2748113                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu2.numCycles                       110656331                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   871162419                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               81819772                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441639                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1904075                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7800300                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                785190                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3250                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             37376217                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              30571358                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           20450941                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 13814812                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3385367                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                771951                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6231811                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9009302                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        37376205                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27361                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               862                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4351786                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           861                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   136822622                       # The number of ROB reads
system.cpu2.rob.rob_writes                   59969092                       # The number of ROB writes
system.cpu2.timesIdled                           4675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            88.845801                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3623369                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4078267                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1214398                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6321297                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            113129                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         370577                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          257448                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7334897                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1215                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509143                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           729575                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470221                       # Number of branches committed
system.cpu3.commit.bw_lim_events               395481                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       11903401                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859337                       # Number of instructions committed
system.cpu3.commit.committedOps              16368682                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    103054260                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.158836                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.786386                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     96126027     93.28%     93.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3524060      3.42%     96.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1217052      1.18%     97.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1016937      0.99%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       215649      0.21%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        85464      0.08%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       409187      0.40%     99.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        64403      0.06%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       395481      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    103054260                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151166                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15253761                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568563                       # Number of loads committed
system.cpu3.commit.membars                    1018387                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018387      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9352774     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077706     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919677      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368682                       # Class of committed instruction
system.cpu3.commit.refs                       5997395                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859337                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368682                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.638179                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.638179                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             83402917                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               486356                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3252709                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              31674588                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6406842                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 13442083                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                729854                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               581445                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1129664                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7334897                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5661979                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     97461330                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                53366                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37370360                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2429354                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.069672                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6435320                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3736498                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.354971                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         105111360                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.370943                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.889914                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                82246451     78.25%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                13953710     13.28%     91.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5283106      5.03%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1823613      1.73%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  672637      0.64%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  482478      0.46%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  649149      0.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     206      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           105111360                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         165755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              741911                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4655289                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.182962                       # Inst execution rate
system.cpu3.iew.exec_refs                     6374693                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1440980                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               72783011                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7901963                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1073844                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           607888                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2582906                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           28268568                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4933713                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           459304                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             19261732                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                484937                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               940147                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                729854                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1937534                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        10915                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88338                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2310                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          143                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3333400                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1154074                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           115                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       144857                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        597054                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 11118936                       # num instructions consuming a value
system.cpu3.iew.wb_count                     19135959                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.830139                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9230261                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.181768                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      19140935                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                24055033                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12628521                       # number of integer regfile writes
system.cpu3.ipc                              0.150644                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.150644                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018584      5.16%      5.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             12292021     62.33%     67.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     67.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5474607     27.76%     95.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935684      4.74%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              19721036                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     562591                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028527                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 111505     19.82%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     19.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405720     72.12%     91.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                45362      8.06%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              19265027                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         145173985                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     19135947                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40168535                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  25019986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 19721036                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3248582                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       11899885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            57990                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1720442                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8975265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    105111360                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.187620                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.627502                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           92458697     87.96%     87.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8819332      8.39%     96.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2088970      1.99%     98.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             792208      0.75%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             669806      0.64%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              98711      0.09%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             133526      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              27675      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22435      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      105111360                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.187325                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6032930                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          841730                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7901963                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2582906                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu3.numCycles                       105277115                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   876541777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               76889575                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036004                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2338413                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7494364                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                825279                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1036                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             37093705                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              30467396                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           20568183                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 13030937                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3512695                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                729854                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6936654                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9532179                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        37093693                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29976                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               834                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5690878                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           832                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   130929705                       # The number of ROB reads
system.cpu3.rob.rob_writes                   58601933                       # The number of ROB writes
system.cpu3.timesIdled                           2334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1237909                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                38315                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1337857                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6580019                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3038916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6054556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       310729                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        43621                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26041607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2140117                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52206421                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2183738                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1661017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1546141                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1469388                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1011                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            636                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1374621                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1374582                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1661017                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1739                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9090152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9090152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    293231360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               293231360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1443                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3039024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3039024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3039024                       # Request fanout histogram
system.membus.respLayer1.occupancy        15987250131                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13036003035                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3427105669.291338                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20440621646.783466                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199425191500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55676354500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 435242420000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5906506                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5906506                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5906506                       # number of overall hits
system.cpu2.icache.overall_hits::total        5906506                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6051                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6051                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6051                       # number of overall misses
system.cpu2.icache.overall_misses::total         6051                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    205035000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    205035000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    205035000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    205035000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5912557                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5912557                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5912557                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5912557                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001023                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001023                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001023                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001023                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 33884.481904                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33884.481904                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 33884.481904                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33884.481904                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5464                       # number of writebacks
system.cpu2.icache.writebacks::total             5464                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          555                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          555                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          555                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          555                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5496                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5496                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5496                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5496                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    188297500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    188297500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    188297500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    188297500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000930                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000930                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000930                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000930                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 34260.826055                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34260.826055                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 34260.826055                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34260.826055                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5464                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5906506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5906506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6051                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6051                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    205035000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    205035000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5912557                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5912557                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001023                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001023                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 33884.481904                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33884.481904                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          555                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          555                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5496                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5496                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    188297500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    188297500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000930                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000930                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 34260.826055                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34260.826055                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5830682                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5464                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1067.108712                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        348327500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999285                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999285                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11830610                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11830610                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4679878                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4679878                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4679878                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4679878                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1241029                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1241029                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1241029                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1241029                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 142296654020                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 142296654020                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 142296654020                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 142296654020                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5920907                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5920907                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5920907                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5920907                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.209601                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.209601                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.209601                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.209601                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 114660.216659                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114660.216659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 114660.216659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114660.216659                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1017933                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        76710                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            12963                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1096                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.526036                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.990876                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531540                       # number of writebacks
system.cpu2.dcache.writebacks::total           531540                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       915404                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       915404                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       915404                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       915404                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325625                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325625                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325625                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325625                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  34830376016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  34830376016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  34830376016                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  34830376016                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054996                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054996                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054996                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054996                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106964.686421                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106964.686421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106964.686421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106964.686421                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531540                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4190402                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4190402                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       738039                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       738039                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  74302411000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  74302411000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4928441                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4928441                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.149751                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.149751                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100675.453465                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100675.453465                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       582972                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       582972                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155067                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155067                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  14862517500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14862517500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031464                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031464                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 95845.779566                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95845.779566                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       489476                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        489476                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       502990                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       502990                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  67994243020                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  67994243020                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992466                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992466                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.506808                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.506808                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 135180.108988                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 135180.108988                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       332432                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       332432                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170558                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170558                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19967858516                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19967858516                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171853                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171853                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 117073.714021                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 117073.714021                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          214                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5467000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5467000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.387681                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.387681                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25546.728972                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25546.728972                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       582500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       582500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.112319                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.112319                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9395.161290                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9395.161290                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1266000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1266000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.469169                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.469169                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7234.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7234.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1123000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1123000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.463807                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.463807                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6491.329480                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6491.329480                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       677000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       677000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       647000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       647000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284999                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284999                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224177                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224177                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20011611000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20011611000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509176                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509176                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440274                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440274                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 89267.012227                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 89267.012227                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224177                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224177                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19787434000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19787434000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440274                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440274                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 88267.012227                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 88267.012227                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.073059                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5513152                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549640                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.030478                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        348339000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.073059                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.908533                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.908533                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13411683                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13411683                       # Number of data accesses
system.cpu3.numPwrStateTransitions                215                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          108                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4054867657.407407                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22123546035.590416                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          105     97.22%     97.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.93%     98.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.93%     99.07% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.93%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199425168000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            108                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    52993067500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 437925707000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5658935                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5658935                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5658935                       # number of overall hits
system.cpu3.icache.overall_hits::total        5658935                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3044                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3044                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3044                       # number of overall misses
system.cpu3.icache.overall_misses::total         3044                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    158642498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    158642498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    158642498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    158642498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5661979                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5661979                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5661979                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5661979                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000538                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000538                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000538                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000538                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 52116.457950                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52116.457950                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 52116.457950                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52116.457950                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          475                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.583333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2807                       # number of writebacks
system.cpu3.icache.writebacks::total             2807                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          205                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          205                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2839                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2839                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2839                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2839                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    146569999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    146569999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    146569999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    146569999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000501                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000501                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000501                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000501                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 51627.333216                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51627.333216                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 51627.333216                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51627.333216                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2807                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5658935                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5658935                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3044                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3044                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    158642498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    158642498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5661979                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5661979                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000538                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000538                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 52116.457950                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52116.457950                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          205                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2839                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2839                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    146569999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    146569999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 51627.333216                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51627.333216                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976796                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5605655                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2807                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1997.027075                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        354646500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976796                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999275                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999275                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11326797                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11326797                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4508815                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4508815                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4508815                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4508815                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1210649                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1210649                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1210649                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1210649                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 143961638859                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 143961638859                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 143961638859                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 143961638859                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5719464                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5719464                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5719464                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5719464                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.211672                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.211672                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.211672                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.211672                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 118912.780549                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118912.780549                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 118912.780549                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118912.780549                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       930349                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        68817                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11586                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            929                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.299413                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.076426                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495608                       # number of writebacks
system.cpu3.dcache.writebacks::total           495608                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       905404                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       905404                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       905404                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       905404                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305245                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305245                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305245                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305245                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  32863318077                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  32863318077                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  32863318077                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  32863318077                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053370                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053370                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053370                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053370                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 107662.101188                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 107662.101188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 107662.101188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 107662.101188                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495608                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4061459                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4061459                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       738729                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       738729                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  76571781500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  76571781500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4800188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4800188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.153896                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.153896                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103653.412144                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103653.412144                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       589060                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       589060                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149669                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149669                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  14576660500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14576660500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 97392.649781                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 97392.649781                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       447356                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        447356                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       471920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       471920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  67389857359                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  67389857359                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919276                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919276                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.513361                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.513361                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 142799.324799                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 142799.324799                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       316344                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       316344                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155576                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155576                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  18286657577                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  18286657577                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169238                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169238                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 117541.636094                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 117541.636094                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          309                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          220                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6318500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6318500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.415879                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.415879                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28720.454545                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28720.454545                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           72                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       825500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       825500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.136106                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.136106                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 11465.277778                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11465.277778                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1296000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1296000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.461333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.461333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7491.329480                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7491.329480                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1147000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1147000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.458667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.458667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6668.604651                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6668.604651                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       567500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       567500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       544500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       544500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305725                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305725                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203418                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203418                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18567438500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18567438500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509143                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509143                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399530                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399530                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 91277.264057                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 91277.264057                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203418                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203418                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18364020500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18364020500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399530                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399530                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 90277.264057                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 90277.264057                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.860175                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5322261                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508451                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.467599                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        354658000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.860175                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.870630                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.870630                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12967498                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12967498                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       669550050                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   962020877.368875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       411500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2797136000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   484223274000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6695500500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     90082019                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90082019                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     90082019                       # number of overall hits
system.cpu0.icache.overall_hits::total       90082019                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14361154                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14361154                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14361154                       # number of overall misses
system.cpu0.icache.overall_misses::total     14361154                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183717010495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183717010495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183717010495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183717010495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104443173                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104443173                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104443173                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104443173                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137502                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137502                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137502                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137502                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12792.635640                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12792.635640                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12792.635640                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12792.635640                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2686                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.322581                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12842830                       # number of writebacks
system.cpu0.icache.writebacks::total         12842830                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1518291                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1518291                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1518291                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1518291                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12842863                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12842863                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12842863                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12842863                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 158125123995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 158125123995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 158125123995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 158125123995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122965                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122965                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122965                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122965                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12312.295475                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12312.295475                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12312.295475                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12312.295475                       # average overall mshr miss latency
system.cpu0.icache.replacements              12842830                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     90082019                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90082019                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14361154                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14361154                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183717010495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183717010495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104443173                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104443173                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137502                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137502                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12792.635640                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12792.635640                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1518291                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1518291                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12842863                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12842863                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 158125123995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 158125123995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12312.295475                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12312.295475                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102923460                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12842830                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.014079                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221729208                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221729208                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238576343                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238576343                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238576343                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238576343                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15805480                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15805480                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15805480                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15805480                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 468603297416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 468603297416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 468603297416                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 468603297416                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254381823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254381823                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254381823                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254381823                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062133                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062133                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062133                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062133                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29648.153515                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29648.153515                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29648.153515                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29648.153515                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4530677                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       204649                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            93317                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2430                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.551464                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.217695                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11625048                       # number of writebacks
system.cpu0.dcache.writebacks::total         11625048                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4351013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4351013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4351013                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4351013                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11454467                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11454467                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11454467                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11454467                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 215645284489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 215645284489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 215645284489                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 215645284489                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045029                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045029                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045029                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045029                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18826.304575                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18826.304575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18826.304575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18826.304575                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11625048                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172474938                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172474938                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12095310                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12095310                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 310276153000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 310276153000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184570248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184570248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25652.600305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25652.600305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2575417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2575417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9519893                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9519893                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 163409633500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 163409633500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17165.070395                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17165.070395                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66101405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66101405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3710170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3710170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 158327144416                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 158327144416                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69811575                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69811575                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053145                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053145                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42673.824762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42673.824762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1775596                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1775596                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1934574                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1934574                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  52235650989                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  52235650989                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27001.112901                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27001.112901                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          908                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8768500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8768500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.429518                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.429518                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9656.938326                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9656.938326                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          881                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          881                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1069500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1069500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012772                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012772                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39611.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39611.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1734                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2865000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2865000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2004                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2004                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.134731                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.134731                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10611.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10611.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          266                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          266                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2601000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2601000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.132735                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.132735                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9778.195489                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9778.195489                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318421                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318421                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190977                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190977                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16030929500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16030929500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509398                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509398                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.374907                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.374907                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83941.676223                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83941.676223                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190977                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190977                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15839952500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15839952500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.374907                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.374907                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82941.676223                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82941.676223                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.862222                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250543494                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11645152                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.514832                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.862222                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995694                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995694                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521435862                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521435862                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12799282                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10894949                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12617                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               75688                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               66004                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               63928                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23917931                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12799282                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10894949                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12617                       # number of overall hits
system.l2.overall_hits::.cpu1.data              75688                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4024                       # number of overall hits
system.l2.overall_hits::.cpu2.data              66004                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1439                       # number of overall hits
system.l2.overall_hits::.cpu3.data              63928                       # number of overall hits
system.l2.overall_hits::total                23917931                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            728557                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            466466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            465091                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1400                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            431721                       # number of demand (read+write) misses
system.l2.demand_misses::total                2140700                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43579                       # number of overall misses
system.l2.overall_misses::.cpu0.data           728557                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2414                       # number of overall misses
system.l2.overall_misses::.cpu1.data           466466                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1472                       # number of overall misses
system.l2.overall_misses::.cpu2.data           465091                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1400                       # number of overall misses
system.l2.overall_misses::.cpu3.data           431721                       # number of overall misses
system.l2.overall_misses::total               2140700                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3716672994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76830924383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    235638998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53614995867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    133256497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52689322634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    125054495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  49421531349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236767397217                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3716672994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76830924383                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    235638998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53614995867                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    133256497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52689322634                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    125054495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  49421531349                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236767397217                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12842861                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11623506                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531095                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          495649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26058631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12842861                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11623506                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531095                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         495649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26058631                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003393                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.062680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.160601                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.860394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.267831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.875721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.493131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.871022                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082149                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003393                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.062680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.160601                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.860394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.267831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.875721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.493131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.871022                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082149                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85285.871498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105456.298386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97613.503728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114938.700499                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90527.511549                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113288.200877                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89324.639286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114475.625112                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110602.792179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85285.871498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105456.298386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97613.503728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114938.700499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90527.511549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113288.200877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89324.639286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114475.625112                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110602.792179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             878961                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     22517                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.035440                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    794366                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1546141                       # number of writebacks
system.l2.writebacks::total                   1546141                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          42767                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8609                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            322                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           9051                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           9322                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               70613                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         42767                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8609                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           322                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          9051                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          9322                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              70613                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       685790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       457857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       456040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       422399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2070087                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       685790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       457857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       456040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       422399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       982229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3052316                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3279425495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  66913432186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    194348998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48169623623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    100350497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47290718517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     98602996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44284600179                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 210331102491                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3279425495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  66913432186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    194348998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48169623623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    100350497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47290718517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     98602996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44284600179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  91204965585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 301536068076                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.141441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.844515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.209243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.858679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.414583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.852214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079440                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.141441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.844515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.209243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.858679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.414583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.852214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117133                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75305.995568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97571.315105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91415.333020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105206.699085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87261.301739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 103698.619676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83774.847918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104840.684232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101604.957903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75305.995568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97571.315105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91415.333020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105206.699085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87261.301739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 103698.619676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83774.847918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104840.684232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92855.093451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98789.269550                       # average overall mshr miss latency
system.l2.replacements                        5171852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3385999                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3385999                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3385999                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3385999                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22563899                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22563899                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22563899                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22563899                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       982229                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         982229                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  91204965585                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  91204965585                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92855.093451                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92855.093451                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   71                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                120                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       630000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       630000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.878049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.466667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.377778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.628272                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1438500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       342500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       278999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       339000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2398999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878049                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.466667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.377778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.628272                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19979.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20147.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19928.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19941.176471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19991.658333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.701754                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           56                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          120                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1110500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       477000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       437000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       358000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2382500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.701754                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19830.357143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19854.166667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1681533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            38265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            35283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            33899                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1788980                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         430605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         334918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         341286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         312660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1419469                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  46574050535                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  38337137508                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38531943966                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  35516424023                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  158959556032                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2112138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       376569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3208449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.203872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.906304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.902184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.442416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108159.567434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114467.235287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 112902.210949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 113594.396543                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111985.225484                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        28567                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5722                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5764                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         6079                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            46132                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       402038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       329196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       335522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       306581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1373337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  40400845153                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34429030110                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34625384097                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  31818127645                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141273387005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.190346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.890997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.884643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.428038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100490.115743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104585.201855                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103198.550608                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 103783.755826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102868.696471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12799282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12817362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3716672994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    235638998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    133256497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    125054495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4210622984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12842861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12866227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003393                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.160601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.267831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.493131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003798                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85285.871498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97613.503728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90527.511549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89324.639286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86168.484273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          288                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          322                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          223                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           864                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1177                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48001                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3279425495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    194348998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    100350497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     98602996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3672727986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.141441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.209243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.414583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75305.995568                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91415.333020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87261.301739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83774.847918                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76513.572342                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9213416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37423                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        30721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        30029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9311589                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       297952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       131548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       123805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       119061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          672366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30256873848                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15277858359                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  14157378668                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  13905107326                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  73597218201                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9511368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9983955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.778524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.801192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.798585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101549.490683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116139.039430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114352.236727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116789.774368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109460.053306                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14200                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2887                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23617                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       283752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       128661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       120518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       115818                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       648749                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26512587033                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  13740593513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  12665334420                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  12466472534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  65384987500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.761438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.779921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.776833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93435.771494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106796.881052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 105090.811497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 107638.471861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100786.263254                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           87                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               196                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          753                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          368                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          466                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          400                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1987                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9223471                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1929483                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      3427452                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      3977467                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18557873                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          840                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          407                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          500                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          436                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2183                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.896429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.904177                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.932000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.917431                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.910215                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12248.965471                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5243.160326                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7355.047210                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  9943.667500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9339.644187                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          126                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          250                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          627                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          341                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          414                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          355                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1737                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12716441                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7111933                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      8670399                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      7408931                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     35907704                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.746429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.837838                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.828000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.814220                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.795694                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20281.405104                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20856.108504                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20942.992754                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20870.228169                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20672.253310                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999790                       # Cycle average of tags in use
system.l2.tags.total_refs                    52903174                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5172296                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.228180                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.183836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.079582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.744061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.755906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.762604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.017180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.655856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.765443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.502872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.183501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.011916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.215085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 421260952                       # Number of tag accesses
system.l2.tags.data_accesses                421260952                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2787008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      43932672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        136064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      29316544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         73600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      29200896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         75328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27048960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     61707264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          194278336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2787008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       136064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        73600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        75328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3072000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     98953024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        98953024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         686448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         458071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         456264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         422640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       964176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3035599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1546141                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1546141                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5677127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         89490715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           277162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59717708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           149923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59482133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           153443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         55098646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    125697503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             395744360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5677127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       277162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       149923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       153443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6257654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      201566999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201566999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      201566999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5677127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        89490715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          277162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59717708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          149923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59482133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          153443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        55098646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    125697503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            597311358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1532503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    667143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    453156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    450553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    415324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    961928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002763027750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6181199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1443334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3035599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1546141                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3035599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1546141                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  39496                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13638                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            161869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            328594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            170991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            213363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            199846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            184419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            206114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            219201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           214163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           171145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           170753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           151863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           151903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             96638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            121635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            125246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            138921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           119914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           101930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 128985693920                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14980515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            185162625170                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43051.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61801.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1783128                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  930025                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3035599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1546141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  693341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  711215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  532922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  339210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  183108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   52005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   32377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   31596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  63807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  37606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  33359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  30743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  23947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 100871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  99915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  91409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  91445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1815413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.647869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.405851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.600662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1148701     63.27%     63.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       349201     19.24%     82.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       132753      7.31%     89.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        63927      3.52%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29231      1.61%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16837      0.93%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9089      0.50%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6888      0.38%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58786      3.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1815413                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.739512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.086153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    228.508784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94391     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94396                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.234501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85029     90.08%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              810      0.86%     90.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5764      6.11%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1842      1.95%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              640      0.68%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              204      0.22%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94396                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              191750592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2527744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98078208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               194278336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             98953024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    395.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  490918756500                       # Total gap between requests
system.mem_ctrls.avgGap                     107146.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2786944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     42697152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       136064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29001984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        73600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28835392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        75328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     26580736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     61563392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98078208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5676996.164667970501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 86973964.366074576974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 277161.940157169534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 59076950.213481806219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 149922.968570435070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58737602.833317592740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 153442.899136871361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 54144875.650910757482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 125404435.922627359629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 199785001.296584159136                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       686448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       458071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       456264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       422640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       964176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1546141                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1480156549                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38583508761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    104813272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29127934588                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     51807765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28365165731                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     49147764                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26749220138                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  60650870602                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11738643546636                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33989.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56207.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49300.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63588.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45050.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62168.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41756.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63290.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62904.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7592220.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6942750360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3690147945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10341004800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4287634920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38752437360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      91124388930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     111776482080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       266914846395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.704703                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 289567500895                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16392740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 184958533605                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6019362720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3199344390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11051170620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3711868920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38752437360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     145529925060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65961293760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       274225402830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.596283                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 169952726918                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16392740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 304573307582                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3365648608.527132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20278849122.054596                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199425207000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56750104000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 434168670500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4023646                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4023646                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4023646                       # number of overall hits
system.cpu1.icache.overall_hits::total        4023646                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16917                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16917                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16917                       # number of overall misses
system.cpu1.icache.overall_misses::total        16917                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    447998499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    447998499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    447998499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    447998499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4040563                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4040563                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4040563                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4040563                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004187                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004187                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004187                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004187                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26482.148076                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26482.148076                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26482.148076                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26482.148076                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          644                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    80.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14999                       # number of writebacks
system.cpu1.icache.writebacks::total            14999                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1886                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1886                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1886                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1886                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15031                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15031                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15031                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15031                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    401970000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    401970000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    401970000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    401970000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003720                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003720                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003720                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003720                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26742.731688                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26742.731688                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26742.731688                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26742.731688                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14999                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4023646                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4023646                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16917                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16917                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    447998499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    447998499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4040563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4040563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004187                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004187                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26482.148076                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26482.148076                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1886                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1886                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15031                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15031                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    401970000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    401970000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003720                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003720                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26742.731688                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26742.731688                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977415                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3958142                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14999                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           263.893726                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341680500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977415                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999294                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999294                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8096157                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8096157                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5563767                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5563767                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5563767                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5563767                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1336844                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1336844                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1336844                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1336844                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 158295488879                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 158295488879                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 158295488879                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 158295488879                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6900611                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6900611                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6900611                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6900611                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193728                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193728                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193728                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193728                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 118409.843541                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118409.843541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 118409.843541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118409.843541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1145439                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       104173                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16084                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1270                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.216053                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.025984                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542329                       # number of writebacks
system.cpu1.dcache.writebacks::total           542329                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       990533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       990533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       990533                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       990533                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346311                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346311                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  37091565649                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  37091565649                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  37091565649                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  37091565649                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050186                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050186                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050186                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107104.786302                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107104.786302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107104.786302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107104.786302                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542329                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4841621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4841621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       799747                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       799747                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  83897195500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  83897195500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5641368                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5641368                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141765                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141765                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104904.670477                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104904.670477                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       630233                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       630233                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16085341500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16085341500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94890.932312                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94890.932312                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       722146                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        722146                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       537097                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       537097                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  74398293379                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  74398293379                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259243                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259243                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426524                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426524                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 138519.286794                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 138519.286794                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       360300                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       360300                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176797                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176797                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21006224149                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21006224149                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140399                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140399                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 118815.501106                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118815.501106                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6274000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6274000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.425926                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.425926                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27278.260870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27278.260870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           77                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       717000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       717000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.142593                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.142593                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9311.688312                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9311.688312                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1279500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1279500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.437681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.437681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8473.509934                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8473.509934                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1148500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1148500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.431884                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.431884                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7708.053691                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7708.053691                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       419500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       419500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       401500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       401500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292256                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292256                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216929                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216929                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18817487000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18817487000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509185                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509185                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426032                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426032                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86744.911930                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86744.911930                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216929                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216929                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18600558000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18600558000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426032                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426032                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85744.911930                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85744.911930                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.153423                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6418522                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563063                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.399296                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341692000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.153423                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911044                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911044                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15384456                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15384456                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 490918774500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22852709                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4932140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22674576                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3625711                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1652373                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1079                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           687                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1766                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           73                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           73                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3277683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3277683                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12866229                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9986482                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2183                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2183                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38528553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34895281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1648416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1613228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1500688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78256168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643884160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1487906752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1921920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69405952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       701440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68007744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       361344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63439936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3335629248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6897467                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103550656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         32963040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082862                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.316811                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30494727     92.51%     92.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2326579      7.06%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  37709      0.11%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  86717      0.26%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  17307      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32963040                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52169355215                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         824666540                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8412587                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         762964064                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4376205                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17469658606                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19284367769                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         844991348                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22708105                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               534258872000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 452326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746936                       # Number of bytes of host memory used
host_op_rate                                   453752                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1588.75                       # Real time elapsed on the host
host_tick_rate                               27279331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718633575                       # Number of instructions simulated
sim_ops                                     720899773                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043340                       # Number of seconds simulated
sim_ticks                                 43340097500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.192407                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7494898                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7873420                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1335268                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13584826                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33960                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          53973                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20013                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14562679                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12242                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4300                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1118536                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5961999                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1413563                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         139461                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23085060                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27418909                       # Number of instructions committed
system.cpu0.commit.committedOps              27483624                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67878648                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.404894                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.377610                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57685865     84.98%     84.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5588567      8.23%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1440935      2.12%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       759105      1.12%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       337738      0.50%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       160006      0.24%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       173697      0.26%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       319172      0.47%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1413563      2.08%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67878648                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70272                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27045613                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6775922                       # Number of loads committed
system.cpu0.commit.membars                      97438                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98122      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19531901     71.07%     71.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6779648     24.67%     96.13% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1062047      3.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27483624                       # Class of committed instruction
system.cpu0.commit.refs                       7842578                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27418909                       # Number of Instructions Simulated
system.cpu0.committedOps                     27483624                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.039915                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.039915                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33963662                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               218798                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6479301                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              55955578                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7669199                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28045824                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1121347                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               653615                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1013549                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14562679                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3725364                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63624916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82701                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          913                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63761359                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2676158                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.174715                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6849522                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7528858                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.764973                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71813581                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.893743                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.054304                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                33450823     46.58%     46.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20345760     28.33%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11792381     16.42%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5473275      7.62%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  245280      0.34%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291924      0.41%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  152801      0.21%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15725      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   45612      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71813581                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2798                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       11537569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1247450                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9358818                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530723                       # Inst execution rate
system.cpu0.iew.exec_refs                    12751187                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1152198                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11374724                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12510575                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             73339                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           574776                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1255712                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50527536                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11598989                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1313125                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44236366                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 65467                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3512514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1121347                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3639942                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        92515                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17766                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5734653                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       189056                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           198                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       443257                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        804193                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31026751                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42243153                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.818204                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25386214                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.506809                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42536640                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56755487                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32014640                       # number of integer regfile writes
system.cpu0.ipc                              0.328957                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.328957                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100764      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32143407     70.57%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7093      0.02%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1930      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12134481     26.64%     97.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1158508      2.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            607      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45549491                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3345                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6661                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3275                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3376                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     292792                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006428                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169528     57.90%     57.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     57.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     69      0.02%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                105263     35.95%     93.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17879      6.11%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               19      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45738174                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163266441                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42239878                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73568265                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50314924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45549491                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             212612                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23043914                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            67747                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         73151                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9818898                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71813581                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.634274                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.138273                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           47483213     66.12%     66.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12964858     18.05%     84.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5883089      8.19%     92.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2817527      3.92%     96.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1711015      2.38%     98.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             454081      0.63%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             285802      0.40%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             175371      0.24%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38625      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71813581                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546477                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           134778                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10515                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12510575                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1255712                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6189                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        83351150                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3329055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20215183                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20432545                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                350918                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9005322                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8841094                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               254454                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69570961                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53663603                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40264680                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27440309                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                536899                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1121347                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10049889                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19832139                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2852                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69568109                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3981531                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             67238                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2398419                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         67237                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   117002426                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105079743                       # The number of ROB writes
system.cpu0.timesIdled                         112490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2642                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.067776                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7559756                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7630893                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1326481                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13585186                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12257                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16653                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4396                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14486212                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2039                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3933                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1123985                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5718885                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1300798                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129371                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23705508                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26092934                       # Number of instructions committed
system.cpu1.commit.committedOps              26154599                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     64928525                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.402821                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.363475                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     55010414     84.72%     84.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5545310      8.54%     93.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1403018      2.16%     95.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       710562      1.09%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       322949      0.50%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       153518      0.24%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       167895      0.26%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       314061      0.48%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1300798      2.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     64928525                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20410                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25730863                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6526639                       # Number of loads committed
system.cpu1.commit.membars                      92754                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92754      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18777003     71.79%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            215      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6530572     24.97%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        753701      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26154599                       # Class of committed instruction
system.cpu1.commit.refs                       7284273                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26092934                       # Number of Instructions Simulated
system.cpu1.committedOps                     26154599                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.727720                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.727720                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             33091048                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               203664                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6533844                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55340106                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5657026                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28049074                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1125509                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               623687                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1003295                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14486212                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3586306                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     62994176                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58903                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63267010                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2656010                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.203532                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4603731                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7572013                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.888904                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          68925952                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.923904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.049683                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                30692405     44.53%     44.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20330431     29.50%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11773756     17.08%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5456697      7.92%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  205408      0.30%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  279599      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  138626      0.20%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   10708      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   38322      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68925952                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2248258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1259457                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9217281                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.607925                       # Inst execution rate
system.cpu1.iew.exec_refs                    12248704                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    855035                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11567345                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12347770                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64638                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           577357                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1017425                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49821914                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11393669                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1318681                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43268558                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 63182                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3257657                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1125509                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3380478                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        77684                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9848                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5821131                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       259791                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       454178                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        805279                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30452072                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41287288                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819528                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24956338                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.580088                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41610793                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55444453                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31502663                       # number of integer regfile writes
system.cpu1.ipc                              0.366607                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.366607                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94227      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31707940     71.11%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 264      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11923497     26.74%     98.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             860957      1.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44587239                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     247469                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005550                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 161193     65.14%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 85260     34.45%     99.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1016      0.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44740481                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158418871                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41287288                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73489284                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49628269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44587239                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             193645                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23667315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            70972                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         64274                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10233914                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     68925952                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.646886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.137547                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           45040788     65.35%     65.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12622874     18.31%     83.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5915605      8.58%     92.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2798284      4.06%     96.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1683812      2.44%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             413495      0.60%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             256638      0.37%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             159896      0.23%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              34560      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68925952                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.626452                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           109279                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8597                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12347770                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1017425                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1473                       # number of misc regfile reads
system.cpu1.numCycles                        71174210                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15413583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20159026                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19631678                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                333561                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6987637                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8793845                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               264256                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68800955                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53010863                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39912190                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27434402                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                100110                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1125509                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9535589                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20280512                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68800955                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3683789                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             60483                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2246221                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         60481                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   113478916                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103724764                       # The number of ROB writes
system.cpu1.timesIdled                          23082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.874582                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7544917                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7788335                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1320229                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13438607                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12646                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17123                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4477                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14333743                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2007                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4039                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1126856                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5692774                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1239480                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115502                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24007503                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25947249                       # Number of instructions committed
system.cpu2.commit.committedOps              26001934                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     64004914                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.406249                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.354563                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53918131     84.24%     84.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5716448      8.93%     93.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1439143      2.25%     95.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       710462      1.11%     96.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       334043      0.52%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       168391      0.26%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       169865      0.27%     97.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       308951      0.48%     98.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1239480      1.94%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     64004914                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20570                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25590510                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6478940                       # Number of loads committed
system.cpu2.commit.membars                      82175                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82175      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18708042     71.95%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            207      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6482979     24.93%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        728177      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26001934                       # Class of committed instruction
system.cpu2.commit.refs                       7211156                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25947249                       # Number of Instructions Simulated
system.cpu2.committedOps                     26001934                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.707283                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.707283                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             31911258                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               194639                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6568783                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55526545                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5719001                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28281475                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1128492                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               604289                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               999250                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14333743                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3664217                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     62046359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58266                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63264221                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2643730                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.204049                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4671179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7557563                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.900603                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          68039476                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.933848                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.037915                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                29670084     43.61%     43.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20468239     30.08%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11840860     17.40%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5452550      8.01%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  204623      0.30%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  280007      0.41%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   80740      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11011      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   31362      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            68039476                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2207069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1265868                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9209326                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.616395                       # Inst execution rate
system.cpu2.iew.exec_refs                    12214025                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    840426                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11314776                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12326172                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             52624                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           572909                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1033170                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49973671                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11373599                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1334848                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43299585                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 63678                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2977399                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1128492                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3098595                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        74263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9688                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5847232                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       300954                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            71                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       468651                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        797217                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30274596                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41314806                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.818825                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24789597                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.588140                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41655524                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55471538                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31577278                       # number of integer regfile writes
system.cpu2.ipc                              0.369374                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.369374                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83756      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31803598     71.25%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 260      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11905093     26.67%     98.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             841372      1.89%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44634433                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     237017                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005310                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 156652     66.09%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     66.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 79582     33.58%     99.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  783      0.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44787694                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157618444                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41314806                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73945473                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49812087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44634433                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             161584                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23971737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            73085                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         46082                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10438886                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     68039476                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.656008                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.136947                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           44087305     64.80%     64.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12584004     18.50%     83.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6019923      8.85%     92.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2835086      4.17%     96.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1695853      2.49%     98.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             396330      0.58%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             240437      0.35%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             146663      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33875      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       68039476                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.635397                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           122197                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9280                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12326172                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1033170                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1581                       # number of misc regfile reads
system.cpu2.numCycles                        70246545                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16342420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19620966                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19537822                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                318534                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7046019                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8708659                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               246289                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69087151                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53194262                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40103185                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27667620                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 82500                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1128492                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9415624                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20565363                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69087151                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3160755                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             48536                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2240563                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         48503                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112765173                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104060405                       # The number of ROB writes
system.cpu2.timesIdled                          23558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.558597                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7342195                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7603875                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1290229                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13147280                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12777                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16772                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3995                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14039036                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1867                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3965                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1099493                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5650556                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1252616                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98890                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23735412                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25777871                       # Number of instructions committed
system.cpu3.commit.committedOps              25824230                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62648726                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.412207                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.367654                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52707412     84.13%     84.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5605602      8.95%     93.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1398046      2.23%     95.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       724494      1.16%     96.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       331356      0.53%     97.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       165962      0.26%     97.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       169774      0.27%     97.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293464      0.47%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1252616      2.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62648726                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20465                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25425380                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6406947                       # Number of loads committed
system.cpu3.commit.membars                      69823                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69823      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18618468     72.10%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            209      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6410912     24.83%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        724464      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25824230                       # Class of committed instruction
system.cpu3.commit.refs                       7135376                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25777871                       # Number of Instructions Simulated
system.cpu3.committedOps                     25824230                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.671792                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.671792                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             31000959                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               191836                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6445068                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54973529                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5632553                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27905988                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1101057                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               601547                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               991707                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14039036                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3579551                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60758319                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                54996                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62431836                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2583586                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.203839                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4582086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7354972                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.906476                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66632264                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.939511                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.032739                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                28785798     43.20%     43.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20165140     30.26%     73.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11676839     17.52%     90.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5436643      8.16%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  211072      0.32%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  278162      0.42%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   40885      0.06%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9207      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   28518      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66632264                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2240858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1234572                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9108678                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.622932                       # Inst execution rate
system.cpu3.iew.exec_refs                    12038165                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    818592                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11362879                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12189508                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             42614                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           548512                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              994976                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49524893                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11219573                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1321392                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             42903247                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 64723                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2763979                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1101057                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2885117                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        69609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9674                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5782561                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       266547                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            53                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       458497                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        776075                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30077787                       # num instructions consuming a value
system.cpu3.iew.wb_count                     40965323                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.818046                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24605011                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.594794                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41297044                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                54942392                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31348849                       # number of integer regfile writes
system.cpu3.ipc                              0.374281                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.374281                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71341      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31587440     71.42%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 248      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11747486     26.56%     98.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             817770      1.85%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44224639                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     235465                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005324                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 158125     67.15%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 76297     32.40%     99.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1043      0.44%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44388763                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155387196                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     40965323                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73225607                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49394065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44224639                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             130828                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23700663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            70189                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         31938                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10316167                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66632264                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.663712                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.145352                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           43018980     64.56%     64.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12314018     18.48%     83.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5965323      8.95%     91.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2827602      4.24%     96.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1678540      2.52%     98.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             400848      0.60%     99.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             244520      0.37%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             147815      0.22%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34618      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66632264                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.642118                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           113068                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10940                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12189508                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             994976                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu3.numCycles                        68873122                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17715434                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19501910                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19414214                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                303261                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6926138                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8498392                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               251365                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68405448                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52710637                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39827624                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27321767                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                111947                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1101057                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9225380                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20413410                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68405448                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2556012                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             37980                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2195170                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         37970                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110946392                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103109861                       # The number of ROB writes
system.cpu3.timesIdled                          22987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1294042                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                21583                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1437011                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                124                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5765141                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3042986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5899364                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       732376                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       171080                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2539010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1928636                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5540752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2099716                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2896491                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       381940                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2475721                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13692                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21756                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109525                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109060                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2896491                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           234                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8904915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8904915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    216799680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               216799680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31327                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3041699                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3041699    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3041699                       # Request fanout histogram
system.membus.respLayer1.occupancy        15605845829                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7996213792                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1684                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          843                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9747622.775801                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14427474.013794                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          843    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    137545500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            843                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    35122851500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8217246000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3639357                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3639357                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3639357                       # number of overall hits
system.cpu2.icache.overall_hits::total        3639357                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24860                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24860                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24860                       # number of overall misses
system.cpu2.icache.overall_misses::total        24860                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1732229498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1732229498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1732229498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1732229498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3664217                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3664217                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3664217                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3664217                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006785                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006785                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006785                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006785                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 69679.384473                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69679.384473                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 69679.384473                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69679.384473                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3123                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.050000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23286                       # number of writebacks
system.cpu2.icache.writebacks::total            23286                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1574                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1574                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1574                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1574                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23286                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23286                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23286                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23286                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1606610500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1606610500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1606610500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1606610500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006355                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006355                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006355                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006355                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 68994.696384                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68994.696384                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 68994.696384                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68994.696384                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23286                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3639357                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3639357                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24860                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24860                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1732229498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1732229498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3664217                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3664217                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006785                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006785                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 69679.384473                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69679.384473                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1574                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1574                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23286                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23286                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1606610500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1606610500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 68994.696384                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68994.696384                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3743963                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23318                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.561069                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7351720                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7351720                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8591031                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8591031                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8591031                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8591031                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3063120                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3063120                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3063120                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3063120                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 236331930644                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 236331930644                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 236331930644                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 236331930644                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11654151                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11654151                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11654151                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11654151                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.262835                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.262835                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.262835                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.262835                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77153.990260                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77153.990260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77153.990260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77153.990260                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3831880                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       354886                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            77190                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4740                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.642182                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.870464                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618214                       # number of writebacks
system.cpu2.dcache.writebacks::total           618214                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2431457                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2431457                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2431457                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2431457                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631663                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631663                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631663                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631663                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  52765141411                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  52765141411                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  52765141411                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  52765141411                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054201                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054201                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054201                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054201                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 83533.690292                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83533.690292                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 83533.690292                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83533.690292                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618212                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8057029                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8057029                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2896652                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2896652                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 223785329500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 223785329500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10953681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10953681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.264446                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.264446                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 77256.546351                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77256.546351                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2294506                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2294506                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       602146                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       602146                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50023686500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50023686500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83075.676829                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83075.676829                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       534002                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        534002                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       166468                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       166468                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  12546601144                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  12546601144                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       700470                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700470                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.237652                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.237652                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75369.447245                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75369.447245                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       136951                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       136951                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29517                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29517                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2741454911                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2741454911                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.042139                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.042139                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 92877.152522                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92877.152522                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1647                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1647                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     40643000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     40643000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.057241                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.057241                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24676.988464                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24676.988464                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          458                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          458                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1189                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1189                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     17356500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17356500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.041323                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.041323                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14597.560976                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14597.560976                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21534                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21534                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5893                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5893                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     45032000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     45032000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27427                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27427                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.214861                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.214861                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7641.608688                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7641.608688                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5695                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5695                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     39517000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     39517000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.207642                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.207642                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6938.893766                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6938.893766                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4373000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4373000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4193000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4193000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1085                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1085                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2954                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2954                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     61705500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     61705500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4039                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4039                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.731369                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.731369                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20888.794854                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20888.794854                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2954                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2954                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     58751500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     58751500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.731369                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.731369                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19888.794854                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19888.794854                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.868651                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9286097                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           632318                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.685802                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.868651                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.964645                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964645                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24061071                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24061071                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1606                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          804                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11074549.751244                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18471153.364492                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          804    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    258264000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            804                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34436159500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8903938000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3554933                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3554933                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3554933                       # number of overall hits
system.cpu3.icache.overall_hits::total        3554933                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24618                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24618                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24618                       # number of overall misses
system.cpu3.icache.overall_misses::total        24618                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1759037999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1759037999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1759037999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1759037999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3579551                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3579551                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3579551                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3579551                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006877                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006877                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006877                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006877                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71453.326793                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71453.326793                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71453.326793                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71453.326793                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4538                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    74.393443                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23016                       # number of writebacks
system.cpu3.icache.writebacks::total            23016                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1602                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1602                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1602                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1602                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23016                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23016                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23016                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23016                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1630055500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1630055500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1630055500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1630055500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006430                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006430                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006430                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006430                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70822.710288                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70822.710288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70822.710288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70822.710288                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23016                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3554933                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3554933                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24618                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24618                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1759037999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1759037999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3579551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3579551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006877                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006877                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71453.326793                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71453.326793                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1602                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1602                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23016                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23016                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1630055500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1630055500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006430                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006430                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70822.710288                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70822.710288                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3634068                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23048                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           157.673898                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7182118                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7182118                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8489271                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8489271                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8489271                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8489271                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3035831                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3035831                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3035831                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3035831                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 235261577920                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 235261577920                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 235261577920                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 235261577920                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11525102                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11525102                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11525102                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11525102                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.263410                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.263410                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.263410                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.263410                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 77494.952097                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 77494.952097                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 77494.952097                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 77494.952097                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3535684                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       391193                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            71989                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4947                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    49.114226                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    79.076814                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       604896                       # number of writebacks
system.cpu3.dcache.writebacks::total           604896                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2418969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2418969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2418969                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2418969                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       616862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       616862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       616862                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       616862                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  51604365370                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  51604365370                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  51604365370                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  51604365370                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053523                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053523                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053523                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053523                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 83656.255970                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 83656.255970                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 83656.255970                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 83656.255970                       # average overall mshr miss latency
system.cpu3.dcache.replacements                604896                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7954871                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7954871                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2869351                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2869351                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 222252833000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 222252833000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10824222                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10824222                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.265086                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.265086                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 77457.527155                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 77457.527155                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2281725                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2281725                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       587626                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       587626                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  48861514500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48861514500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054288                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054288                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83150.702147                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83150.702147                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       534400                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        534400                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       166480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       166480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  13008744920                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  13008744920                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       700880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       700880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.237530                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.237530                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 78139.986305                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78139.986305                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       137244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       137244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29236                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29236                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2742850870                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2742850870                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041713                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041713                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 93817.583459                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 93817.583459                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23102                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23102                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1555                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1555                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     45110500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45110500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.063065                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.063065                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29009.967846                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29009.967846                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          498                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          498                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1057                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1057                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17637500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17637500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.042868                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.042868                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16686.376537                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16686.376537                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18169                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18169                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     36512500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     36512500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23339                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23339                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.221518                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.221518                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7062.379110                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7062.379110                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5047                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5047                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     31591500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     31591500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.216247                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.216247                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6259.461066                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6259.461066                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2790500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2790500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2664500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2664500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1121                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1121                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2844                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2844                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     58585500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     58585500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3965                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3965                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.717276                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.717276                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20599.683544                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20599.683544                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2844                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2844                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     55741500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     55741500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.717276                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.717276                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19599.683544                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19599.683544                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.613313                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9160483                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           617651                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.831164                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.613313                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956666                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956666                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23771752                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23771752                       # Number of data accesses
system.cpu0.numPwrStateTransitions                486                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          243                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6850407.407407                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15024765.077531                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          243    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    153965000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            243                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41675448500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1664649000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3608433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3608433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3608433                       # number of overall hits
system.cpu0.icache.overall_hits::total        3608433                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116929                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116929                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116929                       # number of overall misses
system.cpu0.icache.overall_misses::total       116929                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8786253993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8786253993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8786253993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8786253993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3725362                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3725362                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3725362                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3725362                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031387                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031387                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031387                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031387                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75141.786836                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75141.786836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75141.786836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75141.786836                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        24414                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              367                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.523161                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108876                       # number of writebacks
system.cpu0.icache.writebacks::total           108876                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8053                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8053                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8053                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8053                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108876                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108876                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8180258493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8180258493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8180258493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8180258493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029226                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029226                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029226                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029226                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75133.716274                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75133.716274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75133.716274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75133.716274                       # average overall mshr miss latency
system.cpu0.icache.replacements                108876                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3608433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3608433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8786253993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8786253993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3725362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3725362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75141.786836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75141.786836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8053                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8053                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108876                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108876                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8180258493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8180258493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75133.716274                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75133.716274                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3718730                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108908                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.145609                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7559600                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7559600                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8811618                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8811618                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8811618                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8811618                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3304603                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3304603                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3304603                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3304603                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 251994813102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 251994813102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 251994813102                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 251994813102                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12116221                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12116221                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12116221                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12116221                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.272742                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.272742                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.272742                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.272742                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76255.699430                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76255.699430                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76255.699430                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76255.699430                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4983485                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       327508                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99914                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4261                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.877745                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.861770                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       692031                       # number of writebacks
system.cpu0.dcache.writebacks::total           692031                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2600742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2600742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2600742                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2600742                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       703861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       703861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       703861                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       703861                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  58144842888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  58144842888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  58144842888                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  58144842888                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058092                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058092                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058092                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058092                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82608.416844                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82608.416844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82608.416844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82608.416844                       # average overall mshr miss latency
system.cpu0.dcache.replacements                692029                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8108864                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8108864                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2979397                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2979397                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 228708167500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 228708167500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11088261                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11088261                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.268698                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.268698                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76763.240179                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76763.240179                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2334546                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2334546                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       644851                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       644851                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  53430121500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  53430121500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058156                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058156                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82856.538177                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82856.538177                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       702754                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        702754                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       325206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       325206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23286645602                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23286645602                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1027960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1027960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.316361                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.316361                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71605.830157                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71605.830157                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       266196                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       266196                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59010                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59010                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4714721388                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4714721388                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057405                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057405                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79896.990137                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79896.990137                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32871                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32871                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2613                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2613                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63204000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63204000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.073639                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.073639                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24188.289323                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24188.289323                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1988                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1988                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          625                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          625                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5502000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5502000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017614                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017614                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8803.200000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8803.200000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27239                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27239                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6982                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6982                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63325500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63325500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34221                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34221                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.204027                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.204027                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9069.822400                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9069.822400                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6856                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6856                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     56535500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     56535500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.200345                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.200345                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8246.134772                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8246.134772                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1456000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1456000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1390000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1390000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2029                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2029                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2271                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2271                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     55070000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     55070000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4300                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4300                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.528140                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.528140                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24249.229414                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24249.229414                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2271                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2271                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     52799000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     52799000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.528140                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.528140                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23249.229414                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23249.229414                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.710191                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9588776                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           702951                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.640746                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.710191                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.990943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25083371                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25083371                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              171516                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6380                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              157154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              155386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              152968                       # number of demand (read+write) hits
system.l2.demand_hits::total                   671379                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14685                       # number of overall hits
system.l2.overall_hits::.cpu0.data             171516                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6380                       # number of overall hits
system.l2.overall_hits::.cpu1.data             157154                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6822                       # number of overall hits
system.l2.overall_hits::.cpu2.data             155386                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6468                       # number of overall hits
system.l2.overall_hits::.cpu3.data             152968                       # number of overall hits
system.l2.overall_hits::total                  671379                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             94190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            517071                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            471372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16464                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            462842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16548                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            452233                       # number of demand (read+write) misses
system.l2.demand_misses::total                2047507                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            94190                       # number of overall misses
system.l2.overall_misses::.cpu0.data           517071                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16787                       # number of overall misses
system.l2.overall_misses::.cpu1.data           471372                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16464                       # number of overall misses
system.l2.overall_misses::.cpu2.data           462842                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16548                       # number of overall misses
system.l2.overall_misses::.cpu3.data           452233                       # number of overall misses
system.l2.overall_misses::total               2047507                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7839887963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  54728144241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1522331990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50815119751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1482685484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  49670983376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1510518965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  48567753871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     216137425641                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7839887963                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  54728144241                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1522331990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50815119751                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1482685484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  49670983376                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1510518965                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  48567753871                       # number of overall miss cycles
system.l2.overall_miss_latency::total    216137425641                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          688587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          628526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23286                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          618228                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23016                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          605201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2718886                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         688587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         628526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23286                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         618228                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23016                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         605201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2718886                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.865121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.750916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.724608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.749964                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.707034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.748659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.718978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.747244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.753068                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.865121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.750916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.724608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.749964                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.707034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.748659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.718978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.747244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.753068                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83234.822837                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105842.610088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90685.172455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107802.584267                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90056.212585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 107317.363973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91281.059040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107395.421986                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105561.263351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83234.822837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105842.610088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90685.172455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107802.584267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90056.212585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 107317.363973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91281.059040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107395.421986                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105561.263351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             413051                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     16139                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.593345                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    925165                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              381934                       # number of writebacks
system.l2.writebacks::total                    381934                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          13554                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5001                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          10155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4683                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          10064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               58962                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         13554                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5001                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         10155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4683                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         10064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              58962                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       503517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       460929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       452687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       442169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1988545                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       503517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       460929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       452687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       442169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1078394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3066939                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6870981975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  48830250338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1015007493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45522787350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    955697487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  44469198976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    998641976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  43477389438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 192139955033                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6870981975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  48830250338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1015007493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45522787350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    955697487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  44469198976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    998641976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  43477389438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  91967774604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 284107729637                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.861217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.731232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.524453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.733349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.492270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.732233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.515511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.730615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.731382                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.861217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.731232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.524453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.733349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.492270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.732233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.515511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.730615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.128013                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73278.749800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96978.354927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83539.711358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98763.122628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83372.370845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 98233.876776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84167.043911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 98327.538652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96623.387971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73278.749800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96978.354927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83539.711358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98763.122628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83372.370845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 98233.876776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84167.043911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 98327.538652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85282.164593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92635.598438                       # average overall mshr miss latency
system.l2.replacements                        4875398                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       452300                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           452300                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            6                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              6                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       452306                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       452306                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000013                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000013                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000013                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000013                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1823384                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1823384                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1823388                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1823388                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1078394                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1078394                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  91967774604                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  91967774604                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85282.164593                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85282.164593                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             245                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             247                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             288                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             176                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  956                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           369                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           364                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           337                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1568                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3347000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       386500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       550500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       339500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4623500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          743                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          652                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          513                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2524                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.670256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.599026                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.558282                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.656920                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.621236                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6720.883534                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1047.425474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1512.362637                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1007.418398                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2948.660714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          495                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          368                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          363                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          336                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1562                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10007499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7436999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7383500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6768498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31596496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.666218                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.597403                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.556748                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.654971                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.618859                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20217.169697                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20209.236413                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20340.220386                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20144.339286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20228.230474                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           278                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           246                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           244                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           177                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                945                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1121                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          697                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          671                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          507                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2996                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6201499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4799000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4402500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2612500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     18015499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1399                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          943                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          915                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          684                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3941                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.801287                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.741228                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.760213                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5532.113292                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6885.222382                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  6561.102832                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5152.859961                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6013.183912                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            70                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1103                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          676                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          649                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          498                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2926                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     22628499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14441498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13509999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10029000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     60608996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.788420                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.716861                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.709290                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.728070                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.742451                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20515.411605                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21363.162722                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20816.639445                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20138.554217                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20713.942584                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            10645                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3703                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21364                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          44562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          23463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          23610                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              115224                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4487173439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2705634939                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2662333430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2664006438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12519148246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.807180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.870957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.869515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.864424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100695.063933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114699.009666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 113469.438265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112833.817789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108650.526331                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         4373                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          604                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          517                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          777                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6271                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40189                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        22985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        22946                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        22833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3761250956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2423815457                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2382959438                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2368787446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10936813297                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.727969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.848656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.850356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.835976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.797676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93589.065565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105452.053818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103850.755600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 103744.030395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100381.020229                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        94190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16464                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           143989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7839887963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1522331990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1482685484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1510518965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12355424402                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.865121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.724608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.707034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.718978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.807367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83234.822837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90685.172455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90056.212585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91281.059040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85808.113134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          425                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4637                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5001                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4683                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14746                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93765                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       129243                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6870981975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1015007493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    955697487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    998641976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9840328931                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.861217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.524453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.492270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.515511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.724684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73278.749800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83539.711358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83372.370845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84167.043911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76138.196506                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       160871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       153659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       151865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       149265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            615660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       472509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       447783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       439379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       428623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1788294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50240970802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  48109484812                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  47008649946                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45903747433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 191262852993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       633380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       601442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       577888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2403954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.746012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.744516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.743143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.741706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.743897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106328.071639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107439.283787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 106988.840946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 107095.856809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106952.689543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         9181                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9839                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         9638                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         9287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37945                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       463328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       437944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       429741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       419336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1750349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45068999382                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43098971893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  42086239538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  41108601992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 171362812805                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.731517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.728157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.726842                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.725635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.728113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97272.341369                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98412.061572                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 97933.963801                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 98032.608677                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97902.082845                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          190                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               199                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          229                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             313                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4415998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       751998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       352999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       644000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6164995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          419                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           512                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.546539                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.820513                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.966667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.958333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.611328                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19283.834061                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23499.937500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 12172.379310                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data        28000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19696.469649                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           81                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          232                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3143497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       497000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       537997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       349500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4527994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.386635                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.641026                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.900000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.453125                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19404.302469                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19880                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19925.814815                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19517.215517                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999723                       # Cycle average of tags in use
system.l2.tags.total_refs                     5955928                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4875740                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.221543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.690783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.711054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.651327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.008724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.682701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.793582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.655596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.899822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.665224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.240909                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.401418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.072677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.015761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.012400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.057119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.014060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.057269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.285014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44888820                       # Number of tag accesses
system.l2.tags.data_accesses                 44888820                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6001024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      32233664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        777600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      29506368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        733632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28977728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        759360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28304320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     65061568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          192355264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6001024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       777600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       733632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       759360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8271616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24444160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24444160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         503651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         461037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         452777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         442255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1016587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3005551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       381940                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             381940                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        138463556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        743737690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17941815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        680809913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         16927327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        668612432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         17520957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        653074673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1501186471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4438274833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    138463556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17941815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     16927327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     17520957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        190853655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564007961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564007961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564007961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       138463556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       743737690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17941815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       680809913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        16927327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       668612432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        17520957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       653074673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1501186471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5002282794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    370876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    494509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    455495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    447105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    437234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1010211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000225895250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22981                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22981                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4800556                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             350088                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3005551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     381944                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3005551                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   381944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31753                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11068                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            132116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            189783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            185696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            192006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            170577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            175241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           135126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           202972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           340659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           450351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27097                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 113720260028                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14868990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            169478972528                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38240.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56990.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2374507                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3005551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               381944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  278865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  335409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  342091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  327145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  306408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  271904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  233964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  196430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  160906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  130931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 112827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 107067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  68366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  38820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  26563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  10447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       635375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    336.902950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.301065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.629684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       227176     35.75%     35.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       141792     22.32%     58.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58429      9.20%     67.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50023      7.87%     75.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23349      3.67%     78.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15585      2.45%     81.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12012      1.89%     83.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9477      1.49%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        97532     15.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       635375                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     129.402811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.547983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.629715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         14264     62.07%     62.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         6046     26.31%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1863      8.11%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          446      1.94%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          157      0.68%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           77      0.34%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           44      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           31      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           22      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            8      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22981                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.139028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.127699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.648651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21676     94.32%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              266      1.16%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              560      2.44%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              278      1.21%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              118      0.51%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      0.16%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22981                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              190323072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2032192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23737024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               192355264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24444416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4391.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       547.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4438.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43340035000                       # Total gap between requests
system.mem_ctrls.avgGap                      12794.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6001024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     31648576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       777600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29151680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       733632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28614720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       759360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27982976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     64653504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23737024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 138463555.602291852236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 730237766.539403796196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17941814.736342020333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 672626082.578609824181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 16927326.940138977021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 660236631.908823013306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 17520957.353637702763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 645660199.541544675827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1491771078.733729124069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 547691984.310833573341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       503651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       461037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       452777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       442255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1016587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       381944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2992356423                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27961020085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    506514099                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26392271452                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    474998842                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25683995991                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    501951117                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25126983583                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  59838880936                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1090433101671                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31913.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55516.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41688.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57245.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41437.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     56725.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42305.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     56815.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58862.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2854955.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2733856020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1453067550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12316050180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          968012460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3421086240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19552079580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        177688320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40621840350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        937.280779                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    298128740                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1447160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41594808760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1802750040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            958180575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8916867540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          968038560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3421086240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19014710370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        630209760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35711843085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        823.990834                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1478862253                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1447160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40414075247                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1596                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          799                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9703869.837297                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12629860.950056                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          799    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     65290500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            799                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35586705500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7753392000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3561755                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3561755                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3561755                       # number of overall hits
system.cpu1.icache.overall_hits::total        3561755                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24551                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24551                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24551                       # number of overall misses
system.cpu1.icache.overall_misses::total        24551                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1752179998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1752179998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1752179998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1752179998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3586306                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3586306                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3586306                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3586306                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006846                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006846                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006846                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006846                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71368.986925                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71368.986925                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71368.986925                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71368.986925                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3909                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.291667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23167                       # number of writebacks
system.cpu1.icache.writebacks::total            23167                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1384                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1384                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1384                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1384                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23167                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23167                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23167                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23167                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1639907998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1639907998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1639907998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1639907998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006460                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006460                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006460                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006460                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70786.377088                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70786.377088                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70786.377088                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70786.377088                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23167                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3561755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3561755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24551                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24551                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1752179998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1752179998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3586306                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3586306                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006846                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006846                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71368.986925                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71368.986925                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1384                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1384                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23167                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23167                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1639907998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1639907998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70786.377088                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70786.377088                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3665457                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23199                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           158.000647                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7195779                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7195779                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8580912                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8580912                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8580912                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8580912                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3102251                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3102251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3102251                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3102251                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 241092702107                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 241092702107                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 241092702107                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 241092702107                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11683163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11683163                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11683163                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11683163                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.265532                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.265532                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.265532                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.265532                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77715.407975                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77715.407975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77715.407975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77715.407975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4104145                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       313819                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            81435                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4256                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.397802                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.735667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       628246                       # number of writebacks
system.cpu1.dcache.writebacks::total           628246                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2461125                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2461125                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2461125                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2461125                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       641126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       641126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       641126                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       641126                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53945550916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53945550916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53945550916                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53945550916                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054876                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054876                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054876                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054876                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84141.886175                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84141.886175                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84141.886175                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84141.886175                       # average overall mshr miss latency
system.cpu1.dcache.replacements                628241                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8035708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8035708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2924965                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2924965                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 227076334500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 227076334500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10960673                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10960673                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.266860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.266860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77633.863824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77633.863824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2313109                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2313109                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       611856                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       611856                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51163613000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51163613000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055823                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055823                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83620.350213                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83620.350213                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       545204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        545204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       177286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       177286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  14016367607                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14016367607                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       722490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       722490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245382                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245382                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79060.769643                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79060.769643                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       148016                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       148016                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2781937916                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2781937916                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040513                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040513                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95044.001230                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95044.001230                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1576                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1576                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     41437000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     41437000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.048780                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.048780                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26292.512690                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26292.512690                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          440                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          440                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1136                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1136                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17699000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17699000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035162                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035162                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15580.105634                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15580.105634                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        25131                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        25131                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5853                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5853                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     46005000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     46005000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.188904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.188904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7860.071758                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7860.071758                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5679                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5679                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     40486000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     40486000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.183288                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.183288                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7129.072020                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7129.072020                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3753000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3753000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3593000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3593000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1099                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1099                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2834                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2834                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     60351500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     60351500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3933                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3933                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.720570                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.720570                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21295.518701                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21295.518701                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2834                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2834                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     57517500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     57517500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.720570                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.720570                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20295.518701                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20295.518701                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.964840                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9291576                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           641863                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.475949                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.964840                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967651                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967651                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24142608                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24142608                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43340097500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2628119                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       834240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2269413                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4493471                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1790107                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14581                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22745                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37326                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          532                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          532                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143847                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143847                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2449786                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          512                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          512                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2096840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1909241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1879620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1837199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8257934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13936128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88359360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2965376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80433280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2980608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79132096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2946048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77446144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348199040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6750000                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27875904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9480801                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.345677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.644145                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6837542     72.12%     72.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2233561     23.56%     95.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 221679      2.34%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 151700      1.60%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36319      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9480801                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5496741187                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         957104194                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37461098                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         934459937                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36891108                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1062975241                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163590321                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         971190356                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37117636                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
