<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.44.1 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="870pt" height="638pt"
 viewBox="0.00 0.00 870.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-634 866,-634 866,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 842,-8 842,-8 848,-8 854,-14 854,-20 854,-20 854,-610 854,-610 854,-616 848,-622 842,-622 842,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="431" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="431" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="byte_order=little&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=Null">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 834,-16 834,-16 840,-16 846,-22 846,-28 846,-28 846,-564 846,-564 846,-570 840,-576 834,-576 834,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="431" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="431" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred=system.cpu.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;itb=system.cpu.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=100000000&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M336,-24C336,-24 824,-24 824,-24 830,-24 836,-30 836,-36 836,-36 836,-334 836,-334 836,-340 830,-346 824,-346 824,-346 336,-346 336,-346 330,-346 324,-340 324,-334 324,-334 324,-36 324,-36 324,-30 330,-24 336,-24"/>
<text text-anchor="middle" x="580" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="580" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_dtb</title>
<g id="a_clust89"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M699,-155C699,-155 816,-155 816,-155 822,-155 828,-161 828,-167 828,-167 828,-288 828,-288 828,-294 822,-300 816,-300 816,-300 699,-300 699,-300 693,-300 687,-294 687,-288 687,-288 687,-167 687,-167 687,-161 693,-155 699,-155"/>
<text text-anchor="middle" x="757.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="757.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust94"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M707,-163C707,-163 808,-163 808,-163 814,-163 820,-169 820,-175 820,-175 820,-242 820,-242 820,-248 814,-254 808,-254 808,-254 707,-254 707,-254 701,-254 695,-248 695,-242 695,-242 695,-175 695,-175 695,-169 701,-163 707,-163"/>
<text text-anchor="middle" x="757.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="757.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_cpu_itb</title>
<g id="a_clust96"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M550,-155C550,-155 667,-155 667,-155 673,-155 679,-161 679,-167 679,-167 679,-288 679,-288 679,-294 673,-300 667,-300 667,-300 550,-300 550,-300 544,-300 538,-294 538,-288 538,-288 538,-167 538,-167 538,-161 544,-155 550,-155"/>
<text text-anchor="middle" x="608.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="608.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_itb_walker</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M558,-163C558,-163 659,-163 659,-163 665,-163 671,-169 671,-175 671,-175 671,-242 671,-242 671,-248 665,-254 659,-254 659,-254 558,-254 558,-254 552,-254 546,-248 546,-242 546,-242 546,-175 546,-175 546,-169 552,-163 558,-163"/>
<text text-anchor="middle" x="608.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="608.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust107"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M596,-32C596,-32 758,-32 758,-32 764,-32 770,-38 770,-44 770,-44 770,-111 770,-111 770,-117 764,-123 758,-123 758,-123 596,-123 596,-123 590,-123 584,-117 584,-111 584,-111 584,-44 584,-44 584,-38 590,-32 596,-32"/>
<text text-anchor="middle" x="677" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="677" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust113"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M344,-32C344,-32 506,-32 506,-32 512,-32 518,-38 518,-44 518,-44 518,-111 518,-111 518,-117 512,-123 506,-123 506,-123 344,-123 344,-123 338,-123 332,-117 332,-111 332,-111 332,-44 332,-44 332,-38 338,-32 344,-32"/>
<text text-anchor="middle" x="425" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="425" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust124"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-354C36,-354 275,-354 275,-354 281,-354 287,-360 287,-366 287,-366 287,-433 287,-433 287,-439 281,-445 275,-445 275,-445 36,-445 36,-445 30,-445 24,-439 24,-433 24,-433 24,-366 24,-366 24,-360 30,-354 36,-354"/>
<text text-anchor="middle" x="155.5" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="155.5" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust127"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M128,-163C128,-163 290,-163 290,-163 296,-163 302,-169 302,-175 302,-175 302,-242 302,-242 302,-248 296,-254 290,-254 290,-254 128,-254 128,-254 122,-254 116,-248 116,-242 116,-242 116,-175 116,-175 116,-169 122,-163 128,-163"/>
<text text-anchor="middle" x="209" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="209" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust133"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M420,-354C420,-354 659,-354 659,-354 665,-354 671,-360 671,-366 671,-366 671,-433 671,-433 671,-439 665,-445 659,-445 659,-445 420,-445 420,-445 414,-445 408,-439 408,-433 408,-433 408,-366 408,-366 408,-360 414,-354 420,-354"/>
<text text-anchor="middle" x="539.5" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="539.5" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust136"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 96,-163 96,-163 102,-163 108,-169 108,-175 108,-175 108,-242 108,-242 108,-248 102,-254 96,-254 96,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="66" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M190,-493.5C190,-493.5 258,-493.5 258,-493.5 264,-493.5 270,-499.5 270,-505.5 270,-505.5 270,-517.5 270,-517.5 270,-523.5 264,-529.5 258,-529.5 258,-529.5 190,-529.5 190,-529.5 184,-529.5 178,-523.5 178,-517.5 178,-517.5 178,-505.5 178,-505.5 178,-499.5 184,-493.5 190,-493.5"/>
<text text-anchor="middle" x="224" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M181.5,-362.5C181.5,-362.5 266.5,-362.5 266.5,-362.5 272.5,-362.5 278.5,-368.5 278.5,-374.5 278.5,-374.5 278.5,-386.5 278.5,-386.5 278.5,-392.5 272.5,-398.5 266.5,-398.5 266.5,-398.5 181.5,-398.5 181.5,-398.5 175.5,-398.5 169.5,-392.5 169.5,-386.5 169.5,-386.5 169.5,-374.5 169.5,-374.5 169.5,-368.5 175.5,-362.5 181.5,-362.5"/>
<text text-anchor="middle" x="224" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M224,-493.37C224,-471.78 224,-434.41 224,-408.85"/>
<polygon fill="black" stroke="black" points="227.5,-408.7 224,-398.7 220.5,-408.7 227.5,-408.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M454.5,-171.5C454.5,-171.5 517.5,-171.5 517.5,-171.5 523.5,-171.5 529.5,-177.5 529.5,-183.5 529.5,-183.5 529.5,-195.5 529.5,-195.5 529.5,-201.5 523.5,-207.5 517.5,-207.5 517.5,-207.5 454.5,-207.5 454.5,-207.5 448.5,-207.5 442.5,-201.5 442.5,-195.5 442.5,-195.5 442.5,-183.5 442.5,-183.5 442.5,-177.5 448.5,-171.5 454.5,-171.5"/>
<text text-anchor="middle" x="486" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M604.5,-40.5C604.5,-40.5 651.5,-40.5 651.5,-40.5 657.5,-40.5 663.5,-46.5 663.5,-52.5 663.5,-52.5 663.5,-64.5 663.5,-64.5 663.5,-70.5 657.5,-76.5 651.5,-76.5 651.5,-76.5 604.5,-76.5 604.5,-76.5 598.5,-76.5 592.5,-70.5 592.5,-64.5 592.5,-64.5 592.5,-52.5 592.5,-52.5 592.5,-46.5 598.5,-40.5 604.5,-40.5"/>
<text text-anchor="middle" x="628" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M504.86,-171.37C529.68,-148.82 573.46,-109.04 601.58,-83.5"/>
<polygon fill="black" stroke="black" points="604.02,-86.02 609.07,-76.7 599.31,-80.83 604.02,-86.02"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M344,-171.5C344,-171.5 412,-171.5 412,-171.5 418,-171.5 424,-177.5 424,-183.5 424,-183.5 424,-195.5 424,-195.5 424,-201.5 418,-207.5 412,-207.5 412,-207.5 344,-207.5 344,-207.5 338,-207.5 332,-201.5 332,-195.5 332,-195.5 332,-183.5 332,-183.5 332,-177.5 338,-171.5 344,-171.5"/>
<text text-anchor="middle" x="378" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M450.5,-40.5C450.5,-40.5 497.5,-40.5 497.5,-40.5 503.5,-40.5 509.5,-46.5 509.5,-52.5 509.5,-52.5 509.5,-64.5 509.5,-64.5 509.5,-70.5 503.5,-76.5 497.5,-76.5 497.5,-76.5 450.5,-76.5 450.5,-76.5 444.5,-76.5 438.5,-70.5 438.5,-64.5 438.5,-64.5 438.5,-52.5 438.5,-52.5 438.5,-46.5 444.5,-40.5 450.5,-40.5"/>
<text text-anchor="middle" x="474" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M391.64,-171.42C402.03,-158.3 416.62,-139.66 429,-123 438.18,-110.64 448.11,-96.7 456.29,-85.04"/>
<polygon fill="black" stroke="black" points="459.31,-86.83 462.17,-76.63 453.58,-82.82 459.31,-86.83"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M715,-171.5C715,-171.5 745,-171.5 745,-171.5 751,-171.5 757,-177.5 757,-183.5 757,-183.5 757,-195.5 757,-195.5 757,-201.5 751,-207.5 745,-207.5 745,-207.5 715,-207.5 715,-207.5 709,-207.5 703,-201.5 703,-195.5 703,-195.5 703,-183.5 703,-183.5 703,-177.5 709,-171.5 715,-171.5"/>
<text text-anchor="middle" x="730" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M593,-171.5C593,-171.5 623,-171.5 623,-171.5 629,-171.5 635,-177.5 635,-183.5 635,-183.5 635,-195.5 635,-195.5 635,-201.5 629,-207.5 623,-207.5 623,-207.5 593,-207.5 593,-207.5 587,-207.5 581,-201.5 581,-195.5 581,-195.5 581,-183.5 581,-183.5 581,-177.5 587,-171.5 593,-171.5"/>
<text text-anchor="middle" x="608" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M694,-40.5C694,-40.5 750,-40.5 750,-40.5 756,-40.5 762,-46.5 762,-52.5 762,-52.5 762,-64.5 762,-64.5 762,-70.5 756,-76.5 750,-76.5 750,-76.5 694,-76.5 694,-76.5 688,-76.5 682,-70.5 682,-64.5 682,-64.5 682,-52.5 682,-52.5 682,-46.5 688,-40.5 694,-40.5"/>
<text text-anchor="middle" x="722" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M352,-40.5C352,-40.5 408,-40.5 408,-40.5 414,-40.5 420,-46.5 420,-52.5 420,-52.5 420,-64.5 420,-64.5 420,-70.5 414,-76.5 408,-76.5 408,-76.5 352,-76.5 352,-76.5 346,-76.5 340,-70.5 340,-64.5 340,-64.5 340,-52.5 340,-52.5 340,-46.5 346,-40.5 352,-40.5"/>
<text text-anchor="middle" x="380" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node13" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M136,-171.5C136,-171.5 192,-171.5 192,-171.5 198,-171.5 204,-177.5 204,-183.5 204,-183.5 204,-195.5 204,-195.5 204,-201.5 198,-207.5 192,-207.5 192,-207.5 136,-207.5 136,-207.5 130,-207.5 124,-201.5 124,-195.5 124,-195.5 124,-183.5 124,-183.5 124,-177.5 130,-171.5 136,-171.5"/>
<text text-anchor="middle" x="164" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M215.48,-352.67C202.96,-313.23 179.95,-240.73 169.46,-207.7"/>
<polygon fill="black" stroke="black" points="212.21,-353.92 218.57,-362.39 218.88,-351.8 212.21,-353.92"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node11" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44.5,-362.5C44.5,-362.5 139.5,-362.5 139.5,-362.5 145.5,-362.5 151.5,-368.5 151.5,-374.5 151.5,-374.5 151.5,-386.5 151.5,-386.5 151.5,-392.5 145.5,-398.5 139.5,-398.5 139.5,-398.5 44.5,-398.5 44.5,-398.5 38.5,-398.5 32.5,-392.5 32.5,-386.5 32.5,-386.5 32.5,-374.5 32.5,-374.5 32.5,-368.5 38.5,-362.5 44.5,-362.5"/>
<text text-anchor="middle" x="92" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node16" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M58,-171.5C58,-171.5 88,-171.5 88,-171.5 94,-171.5 100,-177.5 100,-183.5 100,-183.5 100,-195.5 100,-195.5 100,-201.5 94,-207.5 88,-207.5 88,-207.5 58,-207.5 58,-207.5 52,-207.5 46,-201.5 46,-195.5 46,-195.5 46,-183.5 46,-183.5 46,-177.5 52,-171.5 58,-171.5"/>
<text text-anchor="middle" x="73" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M90.28,-362.39C86.98,-329.52 79.71,-257.26 75.73,-217.7"/>
<polygon fill="black" stroke="black" points="79.21,-217.3 74.73,-207.7 72.25,-218 79.21,-217.3"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node12" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M234.5,-171.5C234.5,-171.5 281.5,-171.5 281.5,-171.5 287.5,-171.5 293.5,-177.5 293.5,-183.5 293.5,-183.5 293.5,-195.5 293.5,-195.5 293.5,-201.5 287.5,-207.5 281.5,-207.5 281.5,-207.5 234.5,-207.5 234.5,-207.5 228.5,-207.5 222.5,-201.5 222.5,-195.5 222.5,-195.5 222.5,-183.5 222.5,-183.5 222.5,-177.5 228.5,-171.5 234.5,-171.5"/>
<text text-anchor="middle" x="258" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M565.5,-362.5C565.5,-362.5 650.5,-362.5 650.5,-362.5 656.5,-362.5 662.5,-368.5 662.5,-374.5 662.5,-374.5 662.5,-386.5 662.5,-386.5 662.5,-392.5 656.5,-398.5 650.5,-398.5 650.5,-398.5 565.5,-398.5 565.5,-398.5 559.5,-398.5 553.5,-392.5 553.5,-386.5 553.5,-386.5 553.5,-374.5 553.5,-374.5 553.5,-368.5 559.5,-362.5 565.5,-362.5"/>
<text text-anchor="middle" x="608" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge9" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M662.64,-356.96C667.18,-353.72 671.39,-350.08 675,-346 711.21,-305.01 724,-238.62 728.17,-207.56"/>
<polygon fill="black" stroke="black" points="660.74,-354.02 654.2,-362.36 664.51,-359.92 660.74,-354.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge8" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M608,-352.16C608,-312.61 608,-240.59 608,-207.7"/>
<polygon fill="black" stroke="black" points="604.5,-352.39 608,-362.39 611.5,-352.39 604.5,-352.39"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M673.04,-378.42C729.39,-375.94 804.82,-368.38 824,-346 879.23,-281.54 857.77,-232.88 824,-155 809.14,-120.73 775.25,-93.13 750.6,-76.58"/>
<polygon fill="black" stroke="black" points="672.61,-374.93 662.75,-378.82 672.88,-381.92 672.61,-374.93"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M562.47,-358.92C556.68,-356.95 550.77,-355.23 545,-354 532.77,-351.39 328.69,-355 320,-346 305.26,-330.73 314.13,-175.39 320,-155 328.73,-124.71 350.21,-94.74 364.95,-76.68"/>
<polygon fill="black" stroke="black" points="561.44,-362.28 572.04,-362.44 563.86,-355.71 561.44,-362.28"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M428.5,-362.5C428.5,-362.5 523.5,-362.5 523.5,-362.5 529.5,-362.5 535.5,-368.5 535.5,-374.5 535.5,-374.5 535.5,-386.5 535.5,-386.5 535.5,-392.5 529.5,-398.5 523.5,-398.5 523.5,-398.5 428.5,-398.5 428.5,-398.5 422.5,-398.5 416.5,-392.5 416.5,-386.5 416.5,-386.5 416.5,-374.5 416.5,-374.5 416.5,-368.5 422.5,-362.5 428.5,-362.5"/>
<text text-anchor="middle" x="476" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge10" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M416.41,-374.01C374.79,-369.01 323.93,-360.2 308,-346 271.17,-313.16 261.31,-253.12 258.77,-218.03"/>
<polygon fill="black" stroke="black" points="262.26,-217.79 258.19,-208 255.27,-218.19 262.26,-217.79"/>
</g>
</g>
</svg>
