// Seed: 2050903773
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4,
    output wire id_5,
    input uwire id_6
);
  logic id_8, id_9;
  wand id_10 = -1;
  assign id_0  = id_4;
  assign id_2  = id_10;
  assign id_10 = id_10;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wire id_6,
    input supply0 id_7,
    output wand id_8,
    input wor id_9,
    input wire id_10,
    output wire id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input wire id_16,
    output supply1 id_17,
    output tri id_18,
    output tri id_19,
    input supply0 id_20,
    output uwire id_21,
    output uwire id_22
);
  always @(posedge -1 or posedge id_9) for (id_21 = -1; (id_10); id_0 = -id_2 < id_9) $clog2(11);
  ;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_19,
      id_10,
      id_3,
      id_12,
      id_13
  );
  assign modCall_1.id_6 = 0;
endmodule
