Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1505
design__instance__area,14488.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,9
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0001624027790967375
power__switching__total,0.00007467606337741017
power__leakage__total,1.7186277290193175E-8
power__total,0.00023709602828603238
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25492800258992837
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25572228391978463
timing__hold__ws__corner:nom_tt_025C_1v80,0.3244267168961183
timing__setup__ws__corner:nom_tt_025C_1v80,30.91664611828827
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.324427
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,36.692799
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,13
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,9
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25921290847465456
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.260552947703276
timing__hold__ws__corner:nom_ss_100C_1v60,0.6624994074184438
timing__setup__ws__corner:nom_ss_100C_1v60,30.199179123276835
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.662499
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,33.701752
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,9
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2536134984915954
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2541895099686373
timing__hold__ws__corner:nom_ff_n40C_1v95,0.14972384866815977
timing__setup__ws__corner:nom_ff_n40C_1v95,31.193157384443264
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.149724
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,37.813225
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,15
design__max_fanout_violation__count,9
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2531472048080652
clock__skew__worst_setup,0.2536993464894025
timing__hold__ws,0.14648463412432655
timing__setup__ws,30.1834121795244
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.146485
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,33.623173
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1505
design__instance__area__stdcell,14488.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.878471
design__instance__utilization__stdcell,0.878471
design__instance__count__class:buffer,1
design__instance__count__class:inverter,16
design__instance__count__class:sequential_cell,232
design__instance__count__class:multi_input_combinational_cell,640
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,543
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,32826.5
design__violations,0
design__instance__count__class:timing_repair_buffer,128
design__instance__count__class:clock_buffer,79
design__instance__count__class:clock_inverter,184
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,90
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1260
route__net__special,2
route__drc_errors__iter:1,813
route__wirelength__iter:1,36546
route__drc_errors__iter:2,412
route__wirelength__iter:2,36345
route__drc_errors__iter:3,382
route__wirelength__iter:3,36015
route__drc_errors__iter:4,85
route__wirelength__iter:4,35935
route__drc_errors__iter:5,0
route__wirelength__iter:5,35923
route__drc_errors,0
route__wirelength,35923
route__vias,8662
route__vias__singlecut,8662
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,264.58
timing__unannotated_net__count__corner:nom_tt_025C_1v80,76
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,76
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,76
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,9
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25430927528080594
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2550357774930919
timing__hold__ws__corner:min_tt_025C_1v80,0.3237756820960656
timing__setup__ws__corner:min_tt_025C_1v80,30.924263136631044
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.323776
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,36.734856
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,76
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,13
design__max_fanout_violation__count__corner:min_ss_100C_1v60,9
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2581025188851717
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.259742540383531
timing__hold__ws__corner:min_ss_100C_1v60,0.6622400593125566
timing__setup__ws__corner:min_ss_100C_1v60,30.21160296336297
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.662240
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,33.768349
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,76
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,9
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2531472048080652
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25376937380866127
timing__hold__ws__corner:min_ff_n40C_1v95,0.14648463412432655
timing__setup__ws__corner:min_ff_n40C_1v95,31.199054889316866
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.146485
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,37.841145
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,76
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,5
design__max_fanout_violation__count__corner:max_tt_025C_1v80,9
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2559390827270498
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2552113315138258
timing__hold__ws__corner:max_tt_025C_1v80,0.324831726266956
timing__setup__ws__corner:max_tt_025C_1v80,30.906496015020874
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.324832
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,36.647289
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,76
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,15
design__max_fanout_violation__count__corner:max_ss_100C_1v60,9
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26108291267906925
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26053746009164447
timing__hold__ws__corner:max_ss_100C_1v60,0.6630145509164391
timing__setup__ws__corner:max_ss_100C_1v60,30.1834121795244
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.663015
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,33.623173
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,76
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,9
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2544367011320611
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2536993464894025
timing__hold__ws__corner:max_ff_n40C_1v95,0.15211546341987114
timing__setup__ws__corner:max_ff_n40C_1v95,31.1856078676623
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.152115
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,37.782459
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,76
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,76
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000317276
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000346204
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000364408
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000346204
design_powergrid__voltage__worst,0.0000346204
design_powergrid__voltage__worst__net:VPWR,1.79997
design_powergrid__drop__worst,0.0000346204
design_powergrid__drop__worst__net:VPWR,0.0000317276
design_powergrid__voltage__worst__net:VGND,0.0000346204
design_powergrid__drop__worst__net:VGND,0.0000346204
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000038399999999999996568261599605431655390930245630443096160888671875
ir__drop__worst,0.000031699999999999998036119552846656688416260294616222381591796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
