# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v" \
"../../../../lab10_adders.srcs/sources_1/new/Top_Module.v" \
"../../../../lab10_adders.srcs/sources_1/new/two_1_MUX.v" \
"../../../../lab10_adders.srcs/sources_1/new/uniform_adder.v" \
"../../../../lab10_adders.srcs/sim_1/new/tb_uniadder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
