<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>dft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1808</Best-caseLatency>
            <Average-caseLatency>1808</Average-caseLatency>
            <Worst-caseLatency>1808</Worst-caseLatency>
            <Best-caseRealTimeLatency>18.080 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>18.080 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>18.080 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>1550</DataflowPipelineThroughput>
            <Interval-min>1550</Interval-min>
            <Interval-max>1550</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1016</BRAM_18K>
            <DSP>2550</DSP>
            <FF>273566</FF>
            <LUT>394006</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>real_sample_address0</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_ce0</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_d0</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_q0</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_we0</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_address1</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_ce1</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_d1</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_q1</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_we1</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_address0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_ce0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_d0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_q0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_we0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_address0</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_ce0</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_d0</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_q0</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_we0</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_address1</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_ce1</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_d1</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_q1</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_output_we1</name>
            <Object>real_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_address0</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_ce0</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_d0</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_q0</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_we0</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_address1</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_ce1</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_d1</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_q1</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_output_we1</name>
            <Object>imag_output</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>dft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_VITIS_LOOP_18_1_proc_U0</InstName>
                    <ModuleName>Loop_VITIS_LOOP_18_1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>34</ID>
                    <BindInstances>add_ln18_fu_1601_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_VITIS_LOOP_23_2_proc_U0</InstName>
                    <ModuleName>Loop_VITIS_LOOP_23_2_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>40</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_fu_2072</InstName>
                            <ModuleName>Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2072</ID>
                            <BindInstances>add_ln23_fu_14240_p2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_5_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U514 fadd_32ns_32ns_32_5_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U515 fadd_32ns_32ns_32_5_full_dsp_1_U5 index_256_fu_14305_p2 index_255_fu_14289_p2 fmul_32ns_32ns_32_4_max_dsp_1_U516 fadd_32ns_32ns_32_5_full_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U517 fadd_32ns_32ns_32_5_full_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U518 fadd_32ns_32ns_32_5_full_dsp_1_U8 fmul_32ns_32ns_32_4_max_dsp_1_U519 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U520 fadd_32ns_32ns_32_5_full_dsp_1_U10 fmul_32ns_32ns_32_4_max_dsp_1_U521 fadd_32ns_32ns_32_5_full_dsp_1_U11 add_ln31_fu_14362_p2 index_259_fu_14352_p2 index_258_fu_14337_p2 index_257_fu_14326_p2 fmul_32ns_32ns_32_4_max_dsp_1_U522 fadd_32ns_32ns_32_5_full_dsp_1_U12 fmul_32ns_32ns_32_4_max_dsp_1_U523 fadd_32ns_32ns_32_5_full_dsp_1_U13 fmul_32ns_32ns_32_4_max_dsp_1_U524 fadd_32ns_32ns_32_5_full_dsp_1_U14 fmul_32ns_32ns_32_4_max_dsp_1_U525 fadd_32ns_32ns_32_5_full_dsp_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U526 fadd_32ns_32ns_32_5_full_dsp_1_U16 fmul_32ns_32ns_32_4_max_dsp_1_U527 fadd_32ns_32ns_32_5_full_dsp_1_U17 fmul_32ns_32ns_32_4_max_dsp_1_U528 fadd_32ns_32ns_32_5_full_dsp_1_U18 fmul_32ns_32ns_32_4_max_dsp_1_U529 fadd_32ns_32ns_32_5_full_dsp_1_U19 fmul_32ns_32ns_32_4_max_dsp_1_U530 fadd_32ns_32ns_32_5_full_dsp_1_U20 fmul_32ns_32ns_32_4_max_dsp_1_U531 fadd_32ns_32ns_32_5_full_dsp_1_U21 next_mul_fu_14393_p2 fmul_32ns_32ns_32_4_max_dsp_1_U532 fadd_32ns_32ns_32_5_full_dsp_1_U22 fmul_32ns_32ns_32_4_max_dsp_1_U533 fadd_32ns_32ns_32_5_full_dsp_1_U23 add_ln31_2_fu_14535_p2 add_ln31_3_fu_14487_p2 index_264_fu_14477_p2 index_262_fu_14462_p2 index_261_fu_14452_p2 index_260_fu_14421_p2 fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_5_full_dsp_1_U24 fmul_32ns_32ns_32_4_max_dsp_1_U535 fadd_32ns_32ns_32_5_full_dsp_1_U25 next_mul10_fu_14435_p2 fmul_32ns_32ns_32_4_max_dsp_1_U536 fadd_32ns_32ns_32_5_full_dsp_1_U26 fmul_32ns_32ns_32_4_max_dsp_1_U537 fadd_32ns_32ns_32_5_full_dsp_1_U27 fmul_32ns_32ns_32_4_max_dsp_1_U538 fadd_32ns_32ns_32_5_full_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U539 fadd_32ns_32ns_32_5_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U540 fadd_32ns_32ns_32_5_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U541 fadd_32ns_32ns_32_5_full_dsp_1_U31 fmul_32ns_32ns_32_4_max_dsp_1_U542 fadd_32ns_32ns_32_5_full_dsp_1_U32 fmul_32ns_32ns_32_4_max_dsp_1_U543 fadd_32ns_32ns_32_5_full_dsp_1_U33 fmul_32ns_32ns_32_4_max_dsp_1_U544 fadd_32ns_32ns_32_5_full_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U545 fadd_32ns_32ns_32_5_full_dsp_1_U35 fmul_32ns_32ns_32_4_max_dsp_1_U546 fadd_32ns_32ns_32_5_full_dsp_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U547 fadd_32ns_32ns_32_5_full_dsp_1_U37 next_mul12_fu_14518_p2 fmul_32ns_32ns_32_4_max_dsp_1_U548 fadd_32ns_32ns_32_5_full_dsp_1_U38 fmul_32ns_32ns_32_4_max_dsp_1_U549 fadd_32ns_32ns_32_5_full_dsp_1_U39 fmul_32ns_32ns_32_4_max_dsp_1_U550 fadd_32ns_32ns_32_5_full_dsp_1_U40 fmul_32ns_32ns_32_4_max_dsp_1_U551 fadd_32ns_32ns_32_5_full_dsp_1_U41 next_mul14_fu_14566_p2 fmul_32ns_32ns_32_4_max_dsp_1_U552 fadd_32ns_32ns_32_5_full_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U553 fadd_32ns_32ns_32_5_full_dsp_1_U43 next_mul16_fu_14586_p2 fmul_32ns_32ns_32_4_max_dsp_1_U554 fadd_32ns_32ns_32_5_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U555 fadd_32ns_32ns_32_5_full_dsp_1_U45 next_mul18_fu_14606_p2 fmul_32ns_32ns_32_4_max_dsp_1_U556 fadd_32ns_32ns_32_5_full_dsp_1_U46 fmul_32ns_32ns_32_4_max_dsp_1_U557 fadd_32ns_32ns_32_5_full_dsp_1_U47 add_ln31_5_fu_14906_p2 add_ln31_6_fu_14818_p2 add_ln31_7_fu_14770_p2 index_272_fu_14760_p2 index_270_fu_14745_p2 index_269_fu_14735_p2 index_268_fu_14705_p2 index_267_fu_14634_p2 fmul_32ns_32ns_32_4_max_dsp_1_U558 fadd_32ns_32ns_32_5_full_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U559 fadd_32ns_32ns_32_5_full_dsp_1_U49 next_mul20_fu_14648_p2 fmul_32ns_32ns_32_4_max_dsp_1_U560 fadd_32ns_32ns_32_5_full_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U561 fadd_32ns_32ns_32_5_full_dsp_1_U51 next_mul22_fu_14668_p2 fmul_32ns_32ns_32_4_max_dsp_1_U562 fadd_32ns_32ns_32_5_full_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U563 fadd_32ns_32ns_32_5_full_dsp_1_U53 next_mul24_fu_14688_p2 fmul_32ns_32ns_32_4_max_dsp_1_U564 fadd_32ns_32ns_32_5_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U565 fadd_32ns_32ns_32_5_full_dsp_1_U55 fmul_32ns_32ns_32_4_max_dsp_1_U566 fadd_32ns_32ns_32_5_full_dsp_1_U56 fmul_32ns_32ns_32_4_max_dsp_1_U567 fadd_32ns_32ns_32_5_full_dsp_1_U57 next_mul26_fu_14718_p2 fmul_32ns_32ns_32_4_max_dsp_1_U568 fadd_32ns_32ns_32_5_full_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U569 fadd_32ns_32ns_32_5_full_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U570 fadd_32ns_32ns_32_5_full_dsp_1_U60 fmul_32ns_32ns_32_4_max_dsp_1_U571 fadd_32ns_32ns_32_5_full_dsp_1_U61 fmul_32ns_32ns_32_4_max_dsp_1_U572 fadd_32ns_32ns_32_5_full_dsp_1_U62 fmul_32ns_32ns_32_4_max_dsp_1_U573 fadd_32ns_32ns_32_5_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U574 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U575 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U576 fadd_32ns_32ns_32_5_full_dsp_1_U66 fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_5_full_dsp_1_U67 fmul_32ns_32ns_32_4_max_dsp_1_U578 fadd_32ns_32ns_32_5_full_dsp_1_U68 fmul_32ns_32ns_32_4_max_dsp_1_U579 fadd_32ns_32ns_32_5_full_dsp_1_U69 next_mul28_fu_14801_p2 fmul_32ns_32ns_32_4_max_dsp_1_U580 fadd_32ns_32ns_32_5_full_dsp_1_U70 fmul_32ns_32ns_32_4_max_dsp_1_U581 fadd_32ns_32ns_32_5_full_dsp_1_U71 fmul_32ns_32ns_32_4_max_dsp_1_U582 fadd_32ns_32ns_32_5_full_dsp_1_U72 fmul_32ns_32ns_32_4_max_dsp_1_U583 fadd_32ns_32ns_32_5_full_dsp_1_U73 next_mul30_fu_14849_p2 fmul_32ns_32ns_32_4_max_dsp_1_U584 fadd_32ns_32ns_32_5_full_dsp_1_U74 fmul_32ns_32ns_32_4_max_dsp_1_U585 fadd_32ns_32ns_32_5_full_dsp_1_U75 next_mul32_fu_14869_p2 fmul_32ns_32ns_32_4_max_dsp_1_U586 fadd_32ns_32ns_32_5_full_dsp_1_U76 fmul_32ns_32ns_32_4_max_dsp_1_U587 fadd_32ns_32ns_32_5_full_dsp_1_U77 next_mul34_fu_14889_p2 fmul_32ns_32ns_32_4_max_dsp_1_U588 fadd_32ns_32ns_32_5_full_dsp_1_U78 fmul_32ns_32ns_32_4_max_dsp_1_U589 fadd_32ns_32ns_32_5_full_dsp_1_U79 fmul_32ns_32ns_32_4_max_dsp_1_U590 fadd_32ns_32ns_32_5_full_dsp_1_U80 fmul_32ns_32ns_32_4_max_dsp_1_U591 fadd_32ns_32ns_32_5_full_dsp_1_U81 next_mul36_fu_14937_p2 fmul_32ns_32ns_32_4_max_dsp_1_U592 fadd_32ns_32ns_32_5_full_dsp_1_U82 fmul_32ns_32ns_32_4_max_dsp_1_U593 fadd_32ns_32ns_32_5_full_dsp_1_U83 next_mul38_fu_14957_p2 fmul_32ns_32ns_32_4_max_dsp_1_U594 fadd_32ns_32ns_32_5_full_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U595 fadd_32ns_32ns_32_5_full_dsp_1_U85 next_mul40_fu_14977_p2 fmul_32ns_32ns_32_4_max_dsp_1_U596 fadd_32ns_32ns_32_5_full_dsp_1_U86 fmul_32ns_32ns_32_4_max_dsp_1_U597 fadd_32ns_32ns_32_5_full_dsp_1_U87 next_mul42_fu_14997_p2 fmul_32ns_32ns_32_4_max_dsp_1_U598 fadd_32ns_32ns_32_5_full_dsp_1_U88 fmul_32ns_32ns_32_4_max_dsp_1_U599 fadd_32ns_32ns_32_5_full_dsp_1_U89 next_mul44_fu_15017_p2 fmul_32ns_32ns_32_4_max_dsp_1_U600 fadd_32ns_32ns_32_5_full_dsp_1_U90 fmul_32ns_32ns_32_4_max_dsp_1_U601 fadd_32ns_32ns_32_5_full_dsp_1_U91 next_mul46_fu_15037_p2 fmul_32ns_32ns_32_4_max_dsp_1_U602 fadd_32ns_32ns_32_5_full_dsp_1_U92 fmul_32ns_32ns_32_4_max_dsp_1_U603 fadd_32ns_32ns_32_5_full_dsp_1_U93 next_mul48_fu_15057_p2 fmul_32ns_32ns_32_4_max_dsp_1_U604 fadd_32ns_32ns_32_5_full_dsp_1_U94 fmul_32ns_32ns_32_4_max_dsp_1_U605 fadd_32ns_32ns_32_5_full_dsp_1_U95 add_ln31_9_fu_15675_p2 add_ln31_10_fu_15507_p2 add_ln31_11_fu_15419_p2 add_ln31_12_fu_15371_p2 index_282_fu_15361_p2 index_280_fu_15346_p2 index_279_fu_15336_p2 index_278_fu_15306_p2 index_277_fu_15236_p2 index_276_fu_15085_p2 fmul_32ns_32ns_32_4_max_dsp_1_U606 fadd_32ns_32ns_32_5_full_dsp_1_U96 fmul_32ns_32ns_32_4_max_dsp_1_U607 fadd_32ns_32ns_32_5_full_dsp_1_U97 next_mul50_fu_15099_p2 fmul_32ns_32ns_32_4_max_dsp_1_U608 fadd_32ns_32ns_32_5_full_dsp_1_U98 fmul_32ns_32ns_32_4_max_dsp_1_U609 fadd_32ns_32ns_32_5_full_dsp_1_U99 next_mul52_fu_15119_p2 fmul_32ns_32ns_32_4_max_dsp_1_U610 fadd_32ns_32ns_32_5_full_dsp_1_U100 fmul_32ns_32ns_32_4_max_dsp_1_U611 fadd_32ns_32ns_32_5_full_dsp_1_U101 next_mul54_fu_15139_p2 fmul_32ns_32ns_32_4_max_dsp_1_U612 fadd_32ns_32ns_32_5_full_dsp_1_U102 fmul_32ns_32ns_32_4_max_dsp_1_U613 fadd_32ns_32ns_32_5_full_dsp_1_U103 next_mul56_fu_15159_p2 fmul_32ns_32ns_32_4_max_dsp_1_U614 fadd_32ns_32ns_32_5_full_dsp_1_U104 fmul_32ns_32ns_32_4_max_dsp_1_U615 fadd_32ns_32ns_32_5_full_dsp_1_U105 next_mul58_fu_15179_p2 fmul_32ns_32ns_32_4_max_dsp_1_U616 fadd_32ns_32ns_32_5_full_dsp_1_U106 fmul_32ns_32ns_32_4_max_dsp_1_U617 fadd_32ns_32ns_32_5_full_dsp_1_U107 next_mul60_fu_15199_p2 fmul_32ns_32ns_32_4_max_dsp_1_U618 fadd_32ns_32ns_32_5_full_dsp_1_U108 fmul_32ns_32ns_32_4_max_dsp_1_U619 fadd_32ns_32ns_32_5_full_dsp_1_U109 next_mul62_fu_15219_p2 fmul_32ns_32ns_32_4_max_dsp_1_U620 fadd_32ns_32ns_32_5_full_dsp_1_U110 fmul_32ns_32ns_32_4_max_dsp_1_U621 fadd_32ns_32ns_32_5_full_dsp_1_U111 fmul_32ns_32ns_32_4_max_dsp_1_U622 fadd_32ns_32ns_32_5_full_dsp_1_U112 fmul_32ns_32ns_32_4_max_dsp_1_U623 fadd_32ns_32ns_32_5_full_dsp_1_U113 next_mul64_fu_15249_p2 fmul_32ns_32ns_32_4_max_dsp_1_U624 fadd_32ns_32ns_32_5_full_dsp_1_U114 fmul_32ns_32ns_32_4_max_dsp_1_U625 fadd_32ns_32ns_32_5_full_dsp_1_U115 next_mul66_fu_15269_p2 fmul_32ns_32ns_32_4_max_dsp_1_U626 fadd_32ns_32ns_32_5_full_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U627 fadd_32ns_32ns_32_5_full_dsp_1_U117 next_mul68_fu_15289_p2 fmul_32ns_32ns_32_4_max_dsp_1_U628 fadd_32ns_32ns_32_5_full_dsp_1_U118 fmul_32ns_32ns_32_4_max_dsp_1_U629 fadd_32ns_32ns_32_5_full_dsp_1_U119 fmul_32ns_32ns_32_4_max_dsp_1_U630 fadd_32ns_32ns_32_5_full_dsp_1_U120 fmul_32ns_32ns_32_4_max_dsp_1_U631 fadd_32ns_32ns_32_5_full_dsp_1_U121 next_mul70_fu_15319_p2 fmul_32ns_32ns_32_4_max_dsp_1_U632 fadd_32ns_32ns_32_5_full_dsp_1_U122 fmul_32ns_32ns_32_4_max_dsp_1_U633 fadd_32ns_32ns_32_5_full_dsp_1_U123 fmul_32ns_32ns_32_4_max_dsp_1_U634 fadd_32ns_32ns_32_5_full_dsp_1_U124 fmul_32ns_32ns_32_4_max_dsp_1_U635 fadd_32ns_32ns_32_5_full_dsp_1_U125 fmul_32ns_32ns_32_4_max_dsp_1_U636 fadd_32ns_32ns_32_5_full_dsp_1_U126 fmul_32ns_32ns_32_4_max_dsp_1_U637 fadd_32ns_32ns_32_5_full_dsp_1_U127 fmul_32ns_32ns_32_4_max_dsp_1_U638 fadd_32ns_32ns_32_5_full_dsp_1_U128 fmul_32ns_32ns_32_4_max_dsp_1_U639 fadd_32ns_32ns_32_5_full_dsp_1_U129 fmul_32ns_32ns_32_4_max_dsp_1_U640 fadd_32ns_32ns_32_5_full_dsp_1_U130 fmul_32ns_32ns_32_4_max_dsp_1_U641 fadd_32ns_32ns_32_5_full_dsp_1_U131 fmul_32ns_32ns_32_4_max_dsp_1_U642 fadd_32ns_32ns_32_5_full_dsp_1_U132 fmul_32ns_32ns_32_4_max_dsp_1_U643 fadd_32ns_32ns_32_5_full_dsp_1_U133 next_mul72_fu_15402_p2 fmul_32ns_32ns_32_4_max_dsp_1_U644 fadd_32ns_32ns_32_5_full_dsp_1_U134 fmul_32ns_32ns_32_4_max_dsp_1_U645 fadd_32ns_32ns_32_5_full_dsp_1_U135 fmul_32ns_32ns_32_4_max_dsp_1_U646 fadd_32ns_32ns_32_5_full_dsp_1_U136 fmul_32ns_32ns_32_4_max_dsp_1_U647 fadd_32ns_32ns_32_5_full_dsp_1_U137 next_mul74_fu_15450_p2 fmul_32ns_32ns_32_4_max_dsp_1_U648 fadd_32ns_32ns_32_5_full_dsp_1_U138 fmul_32ns_32ns_32_4_max_dsp_1_U649 fadd_32ns_32ns_32_5_full_dsp_1_U139 next_mul76_fu_15470_p2 fmul_32ns_32ns_32_4_max_dsp_1_U650 fadd_32ns_32ns_32_5_full_dsp_1_U140 fmul_32ns_32ns_32_4_max_dsp_1_U651 fadd_32ns_32ns_32_5_full_dsp_1_U141 next_mul78_fu_15490_p2 fmul_32ns_32ns_32_4_max_dsp_1_U652 fadd_32ns_32ns_32_5_full_dsp_1_U142 fmul_32ns_32ns_32_4_max_dsp_1_U653 fadd_32ns_32ns_32_5_full_dsp_1_U143 fmul_32ns_32ns_32_4_max_dsp_1_U654 fadd_32ns_32ns_32_5_full_dsp_1_U144 fmul_32ns_32ns_32_4_max_dsp_1_U655 fadd_32ns_32ns_32_5_full_dsp_1_U145 next_mul80_fu_15538_p2 fmul_32ns_32ns_32_4_max_dsp_1_U656 fadd_32ns_32ns_32_5_full_dsp_1_U146 fmul_32ns_32ns_32_4_max_dsp_1_U657 fadd_32ns_32ns_32_5_full_dsp_1_U147 next_mul82_fu_15558_p2 fmul_32ns_32ns_32_4_max_dsp_1_U658 fadd_32ns_32ns_32_5_full_dsp_1_U148 fmul_32ns_32ns_32_4_max_dsp_1_U659 fadd_32ns_32ns_32_5_full_dsp_1_U149 next_mul84_fu_15578_p2 fmul_32ns_32ns_32_4_max_dsp_1_U660 fadd_32ns_32ns_32_5_full_dsp_1_U150 fmul_32ns_32ns_32_4_max_dsp_1_U661 fadd_32ns_32ns_32_5_full_dsp_1_U151 next_mul86_fu_15598_p2 fmul_32ns_32ns_32_4_max_dsp_1_U662 fadd_32ns_32ns_32_5_full_dsp_1_U152 fmul_32ns_32ns_32_4_max_dsp_1_U663 fadd_32ns_32ns_32_5_full_dsp_1_U153 next_mul88_fu_15618_p2 fmul_32ns_32ns_32_4_max_dsp_1_U664 fadd_32ns_32ns_32_5_full_dsp_1_U154 fmul_32ns_32ns_32_4_max_dsp_1_U665 fadd_32ns_32ns_32_5_full_dsp_1_U155 next_mul90_fu_15638_p2 fmul_32ns_32ns_32_4_max_dsp_1_U666 fadd_32ns_32ns_32_5_full_dsp_1_U156 fmul_32ns_32ns_32_4_max_dsp_1_U667 fadd_32ns_32ns_32_5_full_dsp_1_U157 next_mul92_fu_15658_p2 fmul_32ns_32ns_32_4_max_dsp_1_U668 fadd_32ns_32ns_32_5_full_dsp_1_U158 fmul_32ns_32ns_32_4_max_dsp_1_U669 fadd_32ns_32ns_32_5_full_dsp_1_U159 fmul_32ns_32ns_32_4_max_dsp_1_U670 fadd_32ns_32ns_32_5_full_dsp_1_U160 fmul_32ns_32ns_32_4_max_dsp_1_U671 fadd_32ns_32ns_32_5_full_dsp_1_U161 next_mul94_fu_15706_p2 fmul_32ns_32ns_32_4_max_dsp_1_U672 fadd_32ns_32ns_32_5_full_dsp_1_U162 fmul_32ns_32ns_32_4_max_dsp_1_U673 fadd_32ns_32ns_32_5_full_dsp_1_U163 next_mul96_fu_15726_p2 fmul_32ns_32ns_32_4_max_dsp_1_U674 fadd_32ns_32ns_32_5_full_dsp_1_U164 fmul_32ns_32ns_32_4_max_dsp_1_U675 fadd_32ns_32ns_32_5_full_dsp_1_U165 next_mul98_fu_15746_p2 fmul_32ns_32ns_32_4_max_dsp_1_U676 fadd_32ns_32ns_32_5_full_dsp_1_U166 fmul_32ns_32ns_32_4_max_dsp_1_U677 fadd_32ns_32ns_32_5_full_dsp_1_U167 next_mul100_fu_15766_p2 fmul_32ns_32ns_32_4_max_dsp_1_U678 fadd_32ns_32ns_32_5_full_dsp_1_U168 fmul_32ns_32ns_32_4_max_dsp_1_U679 fadd_32ns_32ns_32_5_full_dsp_1_U169 next_mul102_fu_15786_p2 fmul_32ns_32ns_32_4_max_dsp_1_U680 fadd_32ns_32ns_32_5_full_dsp_1_U170 fmul_32ns_32ns_32_4_max_dsp_1_U681 fadd_32ns_32ns_32_5_full_dsp_1_U171 next_mul104_fu_15806_p2 fmul_32ns_32ns_32_4_max_dsp_1_U682 fadd_32ns_32ns_32_5_full_dsp_1_U172 fmul_32ns_32ns_32_4_max_dsp_1_U683 fadd_32ns_32ns_32_5_full_dsp_1_U173 next_mul106_fu_15826_p2 fmul_32ns_32ns_32_4_max_dsp_1_U684 fadd_32ns_32ns_32_5_full_dsp_1_U174 fmul_32ns_32ns_32_4_max_dsp_1_U685 fadd_32ns_32ns_32_5_full_dsp_1_U175 next_mul108_fu_15846_p2 fmul_32ns_32ns_32_4_max_dsp_1_U686 fmul_32ns_32ns_32_4_max_dsp_1_U687 next_mul110_fu_15866_p2 fmul_32ns_32ns_32_4_max_dsp_1_U688 fadd_32ns_32ns_32_5_full_dsp_1_U178 fmul_32ns_32ns_32_4_max_dsp_1_U689 fadd_32ns_32ns_32_5_full_dsp_1_U179 next_mul112_fu_15886_p2 fmul_32ns_32ns_32_4_max_dsp_1_U690 fadd_32ns_32ns_32_5_full_dsp_1_U180 fmul_32ns_32ns_32_4_max_dsp_1_U691 fadd_32ns_32ns_32_5_full_dsp_1_U181 next_mul114_fu_15906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U692 fadd_32ns_32ns_32_5_full_dsp_1_U182 fmul_32ns_32ns_32_4_max_dsp_1_U693 fadd_32ns_32ns_32_5_full_dsp_1_U183 next_mul116_fu_15926_p2 fmul_32ns_32ns_32_4_max_dsp_1_U694 fadd_32ns_32ns_32_5_full_dsp_1_U184 fmul_32ns_32ns_32_4_max_dsp_1_U695 fadd_32ns_32ns_32_5_full_dsp_1_U185 next_mul118_fu_15946_p2 fmul_32ns_32ns_32_4_max_dsp_1_U696 fadd_32ns_32ns_32_5_full_dsp_1_U186 fmul_32ns_32ns_32_4_max_dsp_1_U697 fadd_32ns_32ns_32_5_full_dsp_1_U187 next_mul120_fu_15966_p2 fmul_32ns_32ns_32_4_max_dsp_1_U698 fadd_32ns_32ns_32_5_full_dsp_1_U188 fmul_32ns_32ns_32_4_max_dsp_1_U699 fadd_32ns_32ns_32_5_full_dsp_1_U189 next_mul122_fu_15986_p2 fmul_32ns_32ns_32_4_max_dsp_1_U700 fadd_32ns_32ns_32_5_full_dsp_1_U190 fmul_32ns_32ns_32_4_max_dsp_1_U701 fadd_32ns_32ns_32_5_full_dsp_1_U191 add_ln31_14_fu_16746_p2 add_ln31_15_fu_16750_p2 add_ln31_16_fu_16754_p2 add_ln31_17_fu_16658_p2 add_ln31_18_fu_16610_p2 index_294_fu_16600_p2 index_292_fu_16585_p2 index_291_fu_16575_p2 index_290_fu_16545_p2 index_289_fu_16475_p2 index_288_fu_16325_p2 index_287_fu_16014_p2 fmul_32ns_32ns_32_4_max_dsp_1_U702 fadd_32ns_32ns_32_5_full_dsp_1_U192 fmul_32ns_32ns_32_4_max_dsp_1_U703 fadd_32ns_32ns_32_5_full_dsp_1_U193 next_mul124_fu_16028_p2 fmul_32ns_32ns_32_4_max_dsp_1_U704 fadd_32ns_32ns_32_5_full_dsp_1_U194 fmul_32ns_32ns_32_4_max_dsp_1_U705 fadd_32ns_32ns_32_5_full_dsp_1_U195 next_mul126_fu_16048_p2 fmul_32ns_32ns_32_4_max_dsp_1_U706 fadd_32ns_32ns_32_5_full_dsp_1_U196 fmul_32ns_32ns_32_4_max_dsp_1_U707 fadd_32ns_32ns_32_5_full_dsp_1_U197 next_mul128_fu_16068_p2 fmul_32ns_32ns_32_4_max_dsp_1_U708 fadd_32ns_32ns_32_5_full_dsp_1_U198 fmul_32ns_32ns_32_4_max_dsp_1_U709 fadd_32ns_32ns_32_5_full_dsp_1_U199 next_mul130_fu_16088_p2 fmul_32ns_32ns_32_4_max_dsp_1_U710 fadd_32ns_32ns_32_5_full_dsp_1_U200 fmul_32ns_32ns_32_4_max_dsp_1_U711 fadd_32ns_32ns_32_5_full_dsp_1_U201 next_mul132_fu_16108_p2 fmul_32ns_32ns_32_4_max_dsp_1_U712 fadd_32ns_32ns_32_5_full_dsp_1_U202 fmul_32ns_32ns_32_4_max_dsp_1_U713 fadd_32ns_32ns_32_5_full_dsp_1_U203 next_mul134_fu_16128_p2 fmul_32ns_32ns_32_4_max_dsp_1_U714 fadd_32ns_32ns_32_5_full_dsp_1_U204 fmul_32ns_32ns_32_4_max_dsp_1_U715 fadd_32ns_32ns_32_5_full_dsp_1_U205 next_mul136_fu_16148_p2 fmul_32ns_32ns_32_4_max_dsp_1_U716 fadd_32ns_32ns_32_5_full_dsp_1_U206 fmul_32ns_32ns_32_4_max_dsp_1_U717 fadd_32ns_32ns_32_5_full_dsp_1_U207 next_mul138_fu_16168_p2 fmul_32ns_32ns_32_4_max_dsp_1_U718 fadd_32ns_32ns_32_5_full_dsp_1_U208 fmul_32ns_32ns_32_4_max_dsp_1_U719 fadd_32ns_32ns_32_5_full_dsp_1_U209 next_mul140_fu_16188_p2 fmul_32ns_32ns_32_4_max_dsp_1_U720 fadd_32ns_32ns_32_5_full_dsp_1_U210 fmul_32ns_32ns_32_4_max_dsp_1_U721 fadd_32ns_32ns_32_5_full_dsp_1_U211 next_mul142_fu_16208_p2 fmul_32ns_32ns_32_4_max_dsp_1_U722 fadd_32ns_32ns_32_5_full_dsp_1_U212 fmul_32ns_32ns_32_4_max_dsp_1_U723 fadd_32ns_32ns_32_5_full_dsp_1_U213 next_mul144_fu_16228_p2 fmul_32ns_32ns_32_4_max_dsp_1_U724 fadd_32ns_32ns_32_5_full_dsp_1_U214 fmul_32ns_32ns_32_4_max_dsp_1_U725 fadd_32ns_32ns_32_5_full_dsp_1_U215 next_mul146_fu_16248_p2 fmul_32ns_32ns_32_4_max_dsp_1_U726 fadd_32ns_32ns_32_5_full_dsp_1_U216 fmul_32ns_32ns_32_4_max_dsp_1_U727 fadd_32ns_32ns_32_5_full_dsp_1_U217 next_mul148_fu_16268_p2 fmul_32ns_32ns_32_4_max_dsp_1_U728 fadd_32ns_32ns_32_5_full_dsp_1_U218 fmul_32ns_32ns_32_4_max_dsp_1_U729 fadd_32ns_32ns_32_5_full_dsp_1_U219 next_mul150_fu_16288_p2 fmul_32ns_32ns_32_4_max_dsp_1_U730 fadd_32ns_32ns_32_5_full_dsp_1_U220 fmul_32ns_32ns_32_4_max_dsp_1_U731 fadd_32ns_32ns_32_5_full_dsp_1_U221 next_mul152_fu_16308_p2 fmul_32ns_32ns_32_4_max_dsp_1_U732 fadd_32ns_32ns_32_5_full_dsp_1_U222 fmul_32ns_32ns_32_4_max_dsp_1_U733 fadd_32ns_32ns_32_5_full_dsp_1_U223 fmul_32ns_32ns_32_4_max_dsp_1_U734 fadd_32ns_32ns_32_5_full_dsp_1_U224 fmul_32ns_32ns_32_4_max_dsp_1_U735 fadd_32ns_32ns_32_5_full_dsp_1_U225 next_mul154_fu_16338_p2 fmul_32ns_32ns_32_4_max_dsp_1_U736 fadd_32ns_32ns_32_5_full_dsp_1_U226 fmul_32ns_32ns_32_4_max_dsp_1_U737 fadd_32ns_32ns_32_5_full_dsp_1_U227 next_mul156_fu_16358_p2 fmul_32ns_32ns_32_4_max_dsp_1_U738 fadd_32ns_32ns_32_5_full_dsp_1_U228 fmul_32ns_32ns_32_4_max_dsp_1_U739 fadd_32ns_32ns_32_5_full_dsp_1_U229 next_mul158_fu_16378_p2 fmul_32ns_32ns_32_4_max_dsp_1_U740 fadd_32ns_32ns_32_5_full_dsp_1_U230 fmul_32ns_32ns_32_4_max_dsp_1_U741 fadd_32ns_32ns_32_5_full_dsp_1_U231 next_mul160_fu_16398_p2 fmul_32ns_32ns_32_4_max_dsp_1_U742 fadd_32ns_32ns_32_5_full_dsp_1_U232 fmul_32ns_32ns_32_4_max_dsp_1_U743 fadd_32ns_32ns_32_5_full_dsp_1_U233 next_mul162_fu_16418_p2 fmul_32ns_32ns_32_4_max_dsp_1_U744 fadd_32ns_32ns_32_5_full_dsp_1_U234 fmul_32ns_32ns_32_4_max_dsp_1_U745 fadd_32ns_32ns_32_5_full_dsp_1_U235 next_mul164_fu_16438_p2 fmul_32ns_32ns_32_4_max_dsp_1_U746 fadd_32ns_32ns_32_5_full_dsp_1_U236 fmul_32ns_32ns_32_4_max_dsp_1_U747 fadd_32ns_32ns_32_5_full_dsp_1_U237 next_mul166_fu_16458_p2 fmul_32ns_32ns_32_4_max_dsp_1_U748 fadd_32ns_32ns_32_5_full_dsp_1_U238 fmul_32ns_32ns_32_4_max_dsp_1_U749 fadd_32ns_32ns_32_5_full_dsp_1_U239 fmul_32ns_32ns_32_4_max_dsp_1_U750 fadd_32ns_32ns_32_5_full_dsp_1_U240 fmul_32ns_32ns_32_4_max_dsp_1_U751 fadd_32ns_32ns_32_5_full_dsp_1_U241 next_mul168_fu_16488_p2 fmul_32ns_32ns_32_4_max_dsp_1_U752 fadd_32ns_32ns_32_5_full_dsp_1_U242 fmul_32ns_32ns_32_4_max_dsp_1_U753 fadd_32ns_32ns_32_5_full_dsp_1_U243 next_mul170_fu_16508_p2 fmul_32ns_32ns_32_4_max_dsp_1_U754 fadd_32ns_32ns_32_5_full_dsp_1_U244 fmul_32ns_32ns_32_4_max_dsp_1_U755 fadd_32ns_32ns_32_5_full_dsp_1_U245 next_mul172_fu_16528_p2 fmul_32ns_32ns_32_4_max_dsp_1_U756 fadd_32ns_32ns_32_5_full_dsp_1_U246 fmul_32ns_32ns_32_4_max_dsp_1_U757 fadd_32ns_32ns_32_5_full_dsp_1_U247 fmul_32ns_32ns_32_4_max_dsp_1_U758 fadd_32ns_32ns_32_5_full_dsp_1_U248 fmul_32ns_32ns_32_4_max_dsp_1_U759 fadd_32ns_32ns_32_5_full_dsp_1_U249 next_mul174_fu_16558_p2 fmul_32ns_32ns_32_4_max_dsp_1_U760 fadd_32ns_32ns_32_5_full_dsp_1_U250 fmul_32ns_32ns_32_4_max_dsp_1_U761 fadd_32ns_32ns_32_5_full_dsp_1_U251 fmul_32ns_32ns_32_4_max_dsp_1_U762 fadd_32ns_32ns_32_5_full_dsp_1_U252 fmul_32ns_32ns_32_4_max_dsp_1_U763 fadd_32ns_32ns_32_5_full_dsp_1_U253 fmul_32ns_32ns_32_4_max_dsp_1_U764 fadd_32ns_32ns_32_5_full_dsp_1_U254 fmul_32ns_32ns_32_4_max_dsp_1_U765 fadd_32ns_32ns_32_5_full_dsp_1_U255 fmul_32ns_32ns_32_4_max_dsp_1_U766 fadd_32ns_32ns_32_5_full_dsp_1_U256 fmul_32ns_32ns_32_4_max_dsp_1_U767 fadd_32ns_32ns_32_5_full_dsp_1_U257 fmul_32ns_32ns_32_4_max_dsp_1_U768 fadd_32ns_32ns_32_5_full_dsp_1_U258 fmul_32ns_32ns_32_4_max_dsp_1_U769 fadd_32ns_32ns_32_5_full_dsp_1_U259 fmul_32ns_32ns_32_4_max_dsp_1_U770 fadd_32ns_32ns_32_5_full_dsp_1_U260 fmul_32ns_32ns_32_4_max_dsp_1_U771 fadd_32ns_32ns_32_5_full_dsp_1_U261 next_mul176_fu_16641_p2 fmul_32ns_32ns_32_4_max_dsp_1_U772 fadd_32ns_32ns_32_5_full_dsp_1_U262 fmul_32ns_32ns_32_4_max_dsp_1_U773 fadd_32ns_32ns_32_5_full_dsp_1_U263 fmul_32ns_32ns_32_4_max_dsp_1_U774 fadd_32ns_32ns_32_5_full_dsp_1_U264 fmul_32ns_32ns_32_4_max_dsp_1_U775 fadd_32ns_32ns_32_5_full_dsp_1_U265 next_mul178_fu_16689_p2 fmul_32ns_32ns_32_4_max_dsp_1_U776 fadd_32ns_32ns_32_5_full_dsp_1_U266 fmul_32ns_32ns_32_4_max_dsp_1_U777 fadd_32ns_32ns_32_5_full_dsp_1_U267 next_mul180_fu_16709_p2 fmul_32ns_32ns_32_4_max_dsp_1_U778 fadd_32ns_32ns_32_5_full_dsp_1_U268 fmul_32ns_32ns_32_4_max_dsp_1_U779 fadd_32ns_32ns_32_5_full_dsp_1_U269 next_mul182_fu_16729_p2 fmul_32ns_32ns_32_4_max_dsp_1_U780 fadd_32ns_32ns_32_5_full_dsp_1_U270 fmul_32ns_32ns_32_4_max_dsp_1_U781 fadd_32ns_32ns_32_5_full_dsp_1_U271 fmul_32ns_32ns_32_4_max_dsp_1_U782 fadd_32ns_32ns_32_5_full_dsp_1_U272 fmul_32ns_32ns_32_4_max_dsp_1_U783 fadd_32ns_32ns_32_5_full_dsp_1_U273 next_mul184_fu_16805_p2 fmul_32ns_32ns_32_4_max_dsp_1_U784 fadd_32ns_32ns_32_5_full_dsp_1_U274 fmul_32ns_32ns_32_4_max_dsp_1_U785 fadd_32ns_32ns_32_5_full_dsp_1_U275 next_mul186_fu_16825_p2 fmul_32ns_32ns_32_4_max_dsp_1_U786 fadd_32ns_32ns_32_5_full_dsp_1_U276 fmul_32ns_32ns_32_4_max_dsp_1_U787 fadd_32ns_32ns_32_5_full_dsp_1_U277 next_mul188_fu_16845_p2 fmul_32ns_32ns_32_4_max_dsp_1_U788 fadd_32ns_32ns_32_5_full_dsp_1_U278 fmul_32ns_32ns_32_4_max_dsp_1_U789 fadd_32ns_32ns_32_5_full_dsp_1_U279 next_mul190_fu_16865_p2 fmul_32ns_32ns_32_4_max_dsp_1_U790 fadd_32ns_32ns_32_5_full_dsp_1_U280 fmul_32ns_32ns_32_4_max_dsp_1_U791 fadd_32ns_32ns_32_5_full_dsp_1_U281 next_mul192_fu_16885_p2 fmul_32ns_32ns_32_4_max_dsp_1_U792 fadd_32ns_32ns_32_5_full_dsp_1_U282 fmul_32ns_32ns_32_4_max_dsp_1_U793 fadd_32ns_32ns_32_5_full_dsp_1_U283 next_mul194_fu_16905_p2 fmul_32ns_32ns_32_4_max_dsp_1_U794 fadd_32ns_32ns_32_5_full_dsp_1_U284 fmul_32ns_32ns_32_4_max_dsp_1_U795 fadd_32ns_32ns_32_5_full_dsp_1_U285 next_mul196_fu_16925_p2 fmul_32ns_32ns_32_4_max_dsp_1_U796 fadd_32ns_32ns_32_5_full_dsp_1_U286 fmul_32ns_32ns_32_4_max_dsp_1_U797 fadd_32ns_32ns_32_5_full_dsp_1_U287 fmul_32ns_32ns_32_4_max_dsp_1_U798 fadd_32ns_32ns_32_5_full_dsp_1_U288 fmul_32ns_32ns_32_4_max_dsp_1_U799 fadd_32ns_32ns_32_5_full_dsp_1_U289 next_mul198_fu_16958_p2 fmul_32ns_32ns_32_4_max_dsp_1_U800 fadd_32ns_32ns_32_5_full_dsp_1_U290 fmul_32ns_32ns_32_4_max_dsp_1_U801 fadd_32ns_32ns_32_5_full_dsp_1_U291 next_mul200_fu_16978_p2 fmul_32ns_32ns_32_4_max_dsp_1_U802 fadd_32ns_32ns_32_5_full_dsp_1_U292 fmul_32ns_32ns_32_4_max_dsp_1_U803 fadd_32ns_32ns_32_5_full_dsp_1_U293 next_mul202_fu_16998_p2 fmul_32ns_32ns_32_4_max_dsp_1_U804 fadd_32ns_32ns_32_5_full_dsp_1_U294 fmul_32ns_32ns_32_4_max_dsp_1_U805 fadd_32ns_32ns_32_5_full_dsp_1_U295 next_mul204_fu_17018_p2 fmul_32ns_32ns_32_4_max_dsp_1_U806 fadd_32ns_32ns_32_5_full_dsp_1_U296 fmul_32ns_32ns_32_4_max_dsp_1_U807 fadd_32ns_32ns_32_5_full_dsp_1_U297 next_mul206_fu_17038_p2 fmul_32ns_32ns_32_4_max_dsp_1_U808 fadd_32ns_32ns_32_5_full_dsp_1_U298 fmul_32ns_32ns_32_4_max_dsp_1_U809 fadd_32ns_32ns_32_5_full_dsp_1_U299 next_mul208_fu_17058_p2 fmul_32ns_32ns_32_4_max_dsp_1_U810 fadd_32ns_32ns_32_5_full_dsp_1_U300 fmul_32ns_32ns_32_4_max_dsp_1_U811 fadd_32ns_32ns_32_5_full_dsp_1_U301 next_mul210_fu_17078_p2 fmul_32ns_32ns_32_4_max_dsp_1_U812 fadd_32ns_32ns_32_5_full_dsp_1_U302 fmul_32ns_32ns_32_4_max_dsp_1_U813 fadd_32ns_32ns_32_5_full_dsp_1_U303 next_mul212_fu_17098_p2 fmul_32ns_32ns_32_4_max_dsp_1_U814 fadd_32ns_32ns_32_5_full_dsp_1_U304 fmul_32ns_32ns_32_4_max_dsp_1_U815 fadd_32ns_32ns_32_5_full_dsp_1_U305 next_mul214_fu_17118_p2 fmul_32ns_32ns_32_4_max_dsp_1_U816 fadd_32ns_32ns_32_5_full_dsp_1_U306 fmul_32ns_32ns_32_4_max_dsp_1_U817 fadd_32ns_32ns_32_5_full_dsp_1_U307 next_mul216_fu_17138_p2 fmul_32ns_32ns_32_4_max_dsp_1_U818 fadd_32ns_32ns_32_5_full_dsp_1_U308 fmul_32ns_32ns_32_4_max_dsp_1_U819 fadd_32ns_32ns_32_5_full_dsp_1_U309 next_mul218_fu_17158_p2 fmul_32ns_32ns_32_4_max_dsp_1_U820 fadd_32ns_32ns_32_5_full_dsp_1_U310 fmul_32ns_32ns_32_4_max_dsp_1_U821 fadd_32ns_32ns_32_5_full_dsp_1_U311 next_mul220_fu_17178_p2 fmul_32ns_32ns_32_4_max_dsp_1_U822 fadd_32ns_32ns_32_5_full_dsp_1_U312 fmul_32ns_32ns_32_4_max_dsp_1_U823 fadd_32ns_32ns_32_5_full_dsp_1_U313 next_mul222_fu_17198_p2 fmul_32ns_32ns_32_4_max_dsp_1_U824 fadd_32ns_32ns_32_5_full_dsp_1_U314 fmul_32ns_32ns_32_4_max_dsp_1_U825 fadd_32ns_32ns_32_5_full_dsp_1_U315 next_mul224_fu_17218_p2 fmul_32ns_32ns_32_4_max_dsp_1_U826 fadd_32ns_32ns_32_5_full_dsp_1_U316 fmul_32ns_32ns_32_4_max_dsp_1_U827 fadd_32ns_32ns_32_5_full_dsp_1_U317 next_mul226_fu_17238_p2 fmul_32ns_32ns_32_4_max_dsp_1_U828 fadd_32ns_32ns_32_5_full_dsp_1_U318 fmul_32ns_32ns_32_4_max_dsp_1_U829 fadd_32ns_32ns_32_5_full_dsp_1_U319 fmul_32ns_32ns_32_4_max_dsp_1_U830 fadd_32ns_32ns_32_5_full_dsp_1_U320 fmul_32ns_32ns_32_4_max_dsp_1_U831 fadd_32ns_32ns_32_5_full_dsp_1_U321 next_mul228_fu_17271_p2 fmul_32ns_32ns_32_4_max_dsp_1_U832 fadd_32ns_32ns_32_5_full_dsp_1_U322 fmul_32ns_32ns_32_4_max_dsp_1_U833 fadd_32ns_32ns_32_5_full_dsp_1_U323 next_mul230_fu_17291_p2 fmul_32ns_32ns_32_4_max_dsp_1_U834 fadd_32ns_32ns_32_5_full_dsp_1_U324 fmul_32ns_32ns_32_4_max_dsp_1_U835 fadd_32ns_32ns_32_5_full_dsp_1_U325 next_mul232_fu_17311_p2 fmul_32ns_32ns_32_4_max_dsp_1_U836 fadd_32ns_32ns_32_5_full_dsp_1_U326 fmul_32ns_32ns_32_4_max_dsp_1_U837 fadd_32ns_32ns_32_5_full_dsp_1_U327 next_mul234_fu_17331_p2 fmul_32ns_32ns_32_4_max_dsp_1_U838 fadd_32ns_32ns_32_5_full_dsp_1_U328 fmul_32ns_32ns_32_4_max_dsp_1_U839 fadd_32ns_32ns_32_5_full_dsp_1_U329 next_mul236_fu_17351_p2 fmul_32ns_32ns_32_4_max_dsp_1_U840 fadd_32ns_32ns_32_5_full_dsp_1_U330 fmul_32ns_32ns_32_4_max_dsp_1_U841 fadd_32ns_32ns_32_5_full_dsp_1_U331 next_mul238_fu_17371_p2 fmul_32ns_32ns_32_4_max_dsp_1_U842 fadd_32ns_32ns_32_5_full_dsp_1_U332 fmul_32ns_32ns_32_4_max_dsp_1_U843 fadd_32ns_32ns_32_5_full_dsp_1_U333 next_mul240_fu_17391_p2 fmul_32ns_32ns_32_4_max_dsp_1_U844 fadd_32ns_32ns_32_5_full_dsp_1_U334 fmul_32ns_32ns_32_4_max_dsp_1_U845 fadd_32ns_32ns_32_5_full_dsp_1_U335 next_mul242_fu_17411_p2 fmul_32ns_32ns_32_4_max_dsp_1_U846 fadd_32ns_32ns_32_5_full_dsp_1_U336 fmul_32ns_32ns_32_4_max_dsp_1_U847 fadd_32ns_32ns_32_5_full_dsp_1_U337 next_mul244_fu_17431_p2 fmul_32ns_32ns_32_4_max_dsp_1_U848 fadd_32ns_32ns_32_5_full_dsp_1_U338 fmul_32ns_32ns_32_4_max_dsp_1_U849 fadd_32ns_32ns_32_5_full_dsp_1_U339 next_mul246_fu_17451_p2 fmul_32ns_32ns_32_4_max_dsp_1_U850 fadd_32ns_32ns_32_5_full_dsp_1_U340 fmul_32ns_32ns_32_4_max_dsp_1_U851 fadd_32ns_32ns_32_5_full_dsp_1_U341 next_mul248_fu_17471_p2 fmul_32ns_32ns_32_4_max_dsp_1_U852 fadd_32ns_32ns_32_5_full_dsp_1_U342 fmul_32ns_32ns_32_4_max_dsp_1_U853 fadd_32ns_32ns_32_5_full_dsp_1_U343 next_mul250_fu_17491_p2 fmul_32ns_32ns_32_4_max_dsp_1_U854 fadd_32ns_32ns_32_5_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U855 fadd_32ns_32ns_32_5_full_dsp_1_U345 next_mul252_fu_17511_p2 fmul_32ns_32ns_32_4_max_dsp_1_U856 fadd_32ns_32ns_32_5_full_dsp_1_U346 fmul_32ns_32ns_32_4_max_dsp_1_U857 fadd_32ns_32ns_32_5_full_dsp_1_U347 next_mul254_fu_17531_p2 fmul_32ns_32ns_32_4_max_dsp_1_U858 fadd_32ns_32ns_32_5_full_dsp_1_U348 fmul_32ns_32ns_32_4_max_dsp_1_U859 fadd_32ns_32ns_32_5_full_dsp_1_U349 next_mul256_fu_17551_p2 fmul_32ns_32ns_32_4_max_dsp_1_U860 fadd_32ns_32ns_32_5_full_dsp_1_U350 fmul_32ns_32ns_32_4_max_dsp_1_U861 fadd_32ns_32ns_32_5_full_dsp_1_U351 index_191_fu_17568_p2 index_175_fu_17573_p2 fmul_32ns_32ns_32_4_max_dsp_1_U862 fadd_32ns_32ns_32_5_full_dsp_1_U352 fmul_32ns_32ns_32_4_max_dsp_1_U863 fadd_32ns_32ns_32_5_full_dsp_1_U353 next_mul258_fu_17587_p2 fmul_32ns_32ns_32_4_max_dsp_1_U864 fadd_32ns_32ns_32_5_full_dsp_1_U354 fmul_32ns_32ns_32_4_max_dsp_1_U865 fadd_32ns_32ns_32_5_full_dsp_1_U355 next_mul260_fu_17607_p2 fmul_32ns_32ns_32_4_max_dsp_1_U866 fadd_32ns_32ns_32_5_full_dsp_1_U356 fmul_32ns_32ns_32_4_max_dsp_1_U867 fadd_32ns_32ns_32_5_full_dsp_1_U357 next_mul262_fu_17627_p2 fmul_32ns_32ns_32_4_max_dsp_1_U868 fadd_32ns_32ns_32_5_full_dsp_1_U358 fmul_32ns_32ns_32_4_max_dsp_1_U869 fadd_32ns_32ns_32_5_full_dsp_1_U359 next_mul264_fu_17647_p2 fmul_32ns_32ns_32_4_max_dsp_1_U870 fadd_32ns_32ns_32_5_full_dsp_1_U360 fmul_32ns_32ns_32_4_max_dsp_1_U871 fadd_32ns_32ns_32_5_full_dsp_1_U361 next_mul266_fu_17667_p2 fmul_32ns_32ns_32_4_max_dsp_1_U872 fadd_32ns_32ns_32_5_full_dsp_1_U362 fmul_32ns_32ns_32_4_max_dsp_1_U873 fadd_32ns_32ns_32_5_full_dsp_1_U363 next_mul268_fu_17687_p2 fmul_32ns_32ns_32_4_max_dsp_1_U874 fadd_32ns_32ns_32_5_full_dsp_1_U364 fmul_32ns_32ns_32_4_max_dsp_1_U875 fadd_32ns_32ns_32_5_full_dsp_1_U365 next_mul270_fu_17707_p2 fmul_32ns_32ns_32_4_max_dsp_1_U876 fadd_32ns_32ns_32_5_full_dsp_1_U366 fmul_32ns_32ns_32_4_max_dsp_1_U877 fadd_32ns_32ns_32_5_full_dsp_1_U367 index_183_fu_17724_p2 fmul_32ns_32ns_32_4_max_dsp_1_U878 fadd_32ns_32ns_32_5_full_dsp_1_U368 fmul_32ns_32ns_32_4_max_dsp_1_U879 fadd_32ns_32ns_32_5_full_dsp_1_U369 next_mul272_fu_17737_p2 fmul_32ns_32ns_32_4_max_dsp_1_U880 fadd_32ns_32ns_32_5_full_dsp_1_U370 fmul_32ns_32ns_32_4_max_dsp_1_U881 fadd_32ns_32ns_32_5_full_dsp_1_U371 next_mul274_fu_17757_p2 fmul_32ns_32ns_32_4_max_dsp_1_U882 fadd_32ns_32ns_32_5_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U883 fadd_32ns_32ns_32_5_full_dsp_1_U373 next_mul276_fu_17777_p2 fmul_32ns_32ns_32_4_max_dsp_1_U884 fadd_32ns_32ns_32_5_full_dsp_1_U374 fmul_32ns_32ns_32_4_max_dsp_1_U885 fadd_32ns_32ns_32_5_full_dsp_1_U375 index_187_fu_17794_p2 fmul_32ns_32ns_32_4_max_dsp_1_U886 fadd_32ns_32ns_32_5_full_dsp_1_U376 fmul_32ns_32ns_32_4_max_dsp_1_U887 fadd_32ns_32ns_32_5_full_dsp_1_U377 next_mul278_fu_17807_p2 fmul_32ns_32ns_32_4_max_dsp_1_U888 fadd_32ns_32ns_32_5_full_dsp_1_U378 fmul_32ns_32ns_32_4_max_dsp_1_U889 fadd_32ns_32ns_32_5_full_dsp_1_U379 index_189_fu_17824_p2 fmul_32ns_32ns_32_4_max_dsp_1_U890 fadd_32ns_32ns_32_5_full_dsp_1_U380 fmul_32ns_32ns_32_4_max_dsp_1_U891 fadd_32ns_32ns_32_5_full_dsp_1_U381 index_190_fu_17834_p2 fmul_32ns_32ns_32_4_max_dsp_1_U892 fadd_32ns_32ns_32_5_full_dsp_1_U382 fmul_32ns_32ns_32_4_max_dsp_1_U893 fadd_32ns_32ns_32_5_full_dsp_1_U383 fmul_32ns_32ns_32_4_max_dsp_1_U894 fadd_32ns_32ns_32_5_full_dsp_1_U384 fmul_32ns_32ns_32_4_max_dsp_1_U895 fadd_32ns_32ns_32_5_full_dsp_1_U385 index_192_fu_17849_p2 fmul_32ns_32ns_32_4_max_dsp_1_U896 fadd_32ns_32ns_32_5_full_dsp_1_U386 fmul_32ns_32ns_32_4_max_dsp_1_U897 fadd_32ns_32ns_32_5_full_dsp_1_U387 index_193_fu_17859_p2 fmul_32ns_32ns_32_4_max_dsp_1_U898 fadd_32ns_32ns_32_5_full_dsp_1_U388 fmul_32ns_32ns_32_4_max_dsp_1_U899 fadd_32ns_32ns_32_5_full_dsp_1_U389 next_mul280_fu_17872_p2 fmul_32ns_32ns_32_4_max_dsp_1_U900 fadd_32ns_32ns_32_5_full_dsp_1_U390 fmul_32ns_32ns_32_4_max_dsp_1_U901 fadd_32ns_32ns_32_5_full_dsp_1_U391 index_195_fu_17889_p2 fmul_32ns_32ns_32_4_max_dsp_1_U902 fadd_32ns_32ns_32_5_full_dsp_1_U392 fmul_32ns_32ns_32_4_max_dsp_1_U903 fadd_32ns_32ns_32_5_full_dsp_1_U393 next_mul282_fu_17902_p2 fmul_32ns_32ns_32_4_max_dsp_1_U904 fadd_32ns_32ns_32_5_full_dsp_1_U394 fmul_32ns_32ns_32_4_max_dsp_1_U905 fadd_32ns_32ns_32_5_full_dsp_1_U395 next_mul284_fu_17922_p2 fmul_32ns_32ns_32_4_max_dsp_1_U906 fadd_32ns_32ns_32_5_full_dsp_1_U396 fmul_32ns_32ns_32_4_max_dsp_1_U907 fadd_32ns_32ns_32_5_full_dsp_1_U397 next_mul286_fu_17942_p2 fmul_32ns_32ns_32_4_max_dsp_1_U908 fadd_32ns_32ns_32_5_full_dsp_1_U398 fmul_32ns_32ns_32_4_max_dsp_1_U909 fadd_32ns_32ns_32_5_full_dsp_1_U399 index_199_fu_17959_p2 fmul_32ns_32ns_32_4_max_dsp_1_U910 fadd_32ns_32ns_32_5_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U911 fadd_32ns_32ns_32_5_full_dsp_1_U401 next_mul288_fu_17972_p2 fmul_32ns_32ns_32_4_max_dsp_1_U912 fadd_32ns_32ns_32_5_full_dsp_1_U402 fmul_32ns_32ns_32_4_max_dsp_1_U913 fadd_32ns_32ns_32_5_full_dsp_1_U403 next_mul290_fu_17992_p2 fmul_32ns_32ns_32_4_max_dsp_1_U914 fadd_32ns_32ns_32_5_full_dsp_1_U404 fmul_32ns_32ns_32_4_max_dsp_1_U915 fadd_32ns_32ns_32_5_full_dsp_1_U405 next_mul292_fu_18012_p2 fmul_32ns_32ns_32_4_max_dsp_1_U916 fadd_32ns_32ns_32_5_full_dsp_1_U406 fmul_32ns_32ns_32_4_max_dsp_1_U917 fadd_32ns_32ns_32_5_full_dsp_1_U407 next_mul294_fu_18032_p2 fmul_32ns_32ns_32_4_max_dsp_1_U918 fadd_32ns_32ns_32_5_full_dsp_1_U408 fmul_32ns_32ns_32_4_max_dsp_1_U919 fadd_32ns_32ns_32_5_full_dsp_1_U409 next_mul296_fu_18052_p2 fmul_32ns_32ns_32_4_max_dsp_1_U920 fadd_32ns_32ns_32_5_full_dsp_1_U410 fmul_32ns_32ns_32_4_max_dsp_1_U921 fadd_32ns_32ns_32_5_full_dsp_1_U411 next_mul298_fu_18072_p2 fmul_32ns_32ns_32_4_max_dsp_1_U922 fadd_32ns_32ns_32_5_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U923 fadd_32ns_32ns_32_5_full_dsp_1_U413 next_mul300_fu_18092_p2 fmul_32ns_32ns_32_4_max_dsp_1_U924 fadd_32ns_32ns_32_5_full_dsp_1_U414 fmul_32ns_32ns_32_4_max_dsp_1_U925 fadd_32ns_32ns_32_5_full_dsp_1_U415 index_207_fu_18109_p2 fmul_32ns_32ns_32_4_max_dsp_1_U926 fadd_32ns_32ns_32_5_full_dsp_1_U416 fmul_32ns_32ns_32_4_max_dsp_1_U927 fadd_32ns_32ns_32_5_full_dsp_1_U417 next_mul302_fu_18122_p2 fmul_32ns_32ns_32_4_max_dsp_1_U928 fadd_32ns_32ns_32_5_full_dsp_1_U418 fmul_32ns_32ns_32_4_max_dsp_1_U929 fadd_32ns_32ns_32_5_full_dsp_1_U419 next_mul304_fu_18142_p2 fmul_32ns_32ns_32_4_max_dsp_1_U930 fadd_32ns_32ns_32_5_full_dsp_1_U420 fmul_32ns_32ns_32_4_max_dsp_1_U931 fadd_32ns_32ns_32_5_full_dsp_1_U421 next_mul306_fu_18162_p2 fmul_32ns_32ns_32_4_max_dsp_1_U932 fadd_32ns_32ns_32_5_full_dsp_1_U422 fmul_32ns_32ns_32_4_max_dsp_1_U933 fadd_32ns_32ns_32_5_full_dsp_1_U423 next_mul308_fu_18182_p2 fmul_32ns_32ns_32_4_max_dsp_1_U934 fadd_32ns_32ns_32_5_full_dsp_1_U424 fmul_32ns_32ns_32_4_max_dsp_1_U935 fadd_32ns_32ns_32_5_full_dsp_1_U425 next_mul310_fu_18202_p2 fmul_32ns_32ns_32_4_max_dsp_1_U936 fadd_32ns_32ns_32_5_full_dsp_1_U426 fmul_32ns_32ns_32_4_max_dsp_1_U937 fadd_32ns_32ns_32_5_full_dsp_1_U427 next_mul312_fu_18222_p2 fmul_32ns_32ns_32_4_max_dsp_1_U938 fadd_32ns_32ns_32_5_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U939 fadd_32ns_32ns_32_5_full_dsp_1_U429 next_mul314_fu_18242_p2 fmul_32ns_32ns_32_4_max_dsp_1_U940 fadd_32ns_32ns_32_5_full_dsp_1_U430 fmul_32ns_32ns_32_4_max_dsp_1_U941 fadd_32ns_32ns_32_5_full_dsp_1_U431 index_223_fu_18259_p2 index_215_fu_18264_p2 fmul_32ns_32ns_32_4_max_dsp_1_U942 fadd_32ns_32ns_32_5_full_dsp_1_U432 fmul_32ns_32ns_32_4_max_dsp_1_U943 fadd_32ns_32ns_32_5_full_dsp_1_U433 next_mul316_fu_18278_p2 fmul_32ns_32ns_32_4_max_dsp_1_U944 fadd_32ns_32ns_32_5_full_dsp_1_U434 fmul_32ns_32ns_32_4_max_dsp_1_U945 fadd_32ns_32ns_32_5_full_dsp_1_U435 next_mul318_fu_18298_p2 fmul_32ns_32ns_32_4_max_dsp_1_U946 fadd_32ns_32ns_32_5_full_dsp_1_U436 fmul_32ns_32ns_32_4_max_dsp_1_U947 fadd_32ns_32ns_32_5_full_dsp_1_U437 next_mul320_fu_18318_p2 fmul_32ns_32ns_32_4_max_dsp_1_U948 fadd_32ns_32ns_32_5_full_dsp_1_U438 fmul_32ns_32ns_32_4_max_dsp_1_U949 fadd_32ns_32ns_32_5_full_dsp_1_U439 index_219_fu_18335_p2 fmul_32ns_32ns_32_4_max_dsp_1_U950 fadd_32ns_32ns_32_5_full_dsp_1_U440 fmul_32ns_32ns_32_4_max_dsp_1_U951 fadd_32ns_32ns_32_5_full_dsp_1_U441 next_mul322_fu_18348_p2 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_5_full_dsp_1_U442 fmul_32ns_32ns_32_4_max_dsp_1_U953 fadd_32ns_32ns_32_5_full_dsp_1_U443 index_221_fu_18365_p2 fmul_32ns_32ns_32_4_max_dsp_1_U954 fadd_32ns_32ns_32_5_full_dsp_1_U444 fmul_32ns_32ns_32_4_max_dsp_1_U955 fadd_32ns_32ns_32_5_full_dsp_1_U445 index_222_fu_18375_p2 fmul_32ns_32ns_32_4_max_dsp_1_U956 fadd_32ns_32ns_32_5_full_dsp_1_U446 fmul_32ns_32ns_32_4_max_dsp_1_U957 fadd_32ns_32ns_32_5_full_dsp_1_U447 fmul_32ns_32ns_32_4_max_dsp_1_U958 fadd_32ns_32ns_32_5_full_dsp_1_U448 fmul_32ns_32ns_32_4_max_dsp_1_U959 fadd_32ns_32ns_32_5_full_dsp_1_U449 index_224_fu_18390_p2 fmul_32ns_32ns_32_4_max_dsp_1_U960 fadd_32ns_32ns_32_5_full_dsp_1_U450 fmul_32ns_32ns_32_4_max_dsp_1_U961 fadd_32ns_32ns_32_5_full_dsp_1_U451 index_225_fu_18400_p2 fmul_32ns_32ns_32_4_max_dsp_1_U962 fadd_32ns_32ns_32_5_full_dsp_1_U452 fmul_32ns_32ns_32_4_max_dsp_1_U963 fadd_32ns_32ns_32_5_full_dsp_1_U453 next_mul324_fu_18413_p2 fmul_32ns_32ns_32_4_max_dsp_1_U964 fadd_32ns_32ns_32_5_full_dsp_1_U454 fmul_32ns_32ns_32_4_max_dsp_1_U965 fadd_32ns_32ns_32_5_full_dsp_1_U455 index_227_fu_18430_p2 fmul_32ns_32ns_32_4_max_dsp_1_U966 fadd_32ns_32ns_32_5_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U967 fadd_32ns_32ns_32_5_full_dsp_1_U457 next_mul326_fu_18443_p2 fmul_32ns_32ns_32_4_max_dsp_1_U968 fadd_32ns_32ns_32_5_full_dsp_1_U458 fmul_32ns_32ns_32_4_max_dsp_1_U969 fadd_32ns_32ns_32_5_full_dsp_1_U459 next_mul328_fu_18463_p2 fmul_32ns_32ns_32_4_max_dsp_1_U970 fadd_32ns_32ns_32_5_full_dsp_1_U460 fmul_32ns_32ns_32_4_max_dsp_1_U971 fadd_32ns_32ns_32_5_full_dsp_1_U461 next_mul330_fu_18483_p2 fmul_32ns_32ns_32_4_max_dsp_1_U972 fadd_32ns_32ns_32_5_full_dsp_1_U462 fmul_32ns_32ns_32_4_max_dsp_1_U973 fadd_32ns_32ns_32_5_full_dsp_1_U463 index_231_fu_18500_p2 fmul_32ns_32ns_32_4_max_dsp_1_U974 fadd_32ns_32ns_32_5_full_dsp_1_U464 fmul_32ns_32ns_32_4_max_dsp_1_U975 fadd_32ns_32ns_32_5_full_dsp_1_U465 next_mul332_fu_18513_p2 fmul_32ns_32ns_32_4_max_dsp_1_U976 fadd_32ns_32ns_32_5_full_dsp_1_U466 fmul_32ns_32ns_32_4_max_dsp_1_U977 fadd_32ns_32ns_32_5_full_dsp_1_U467 next_mul334_fu_18533_p2 fmul_32ns_32ns_32_4_max_dsp_1_U978 fadd_32ns_32ns_32_5_full_dsp_1_U468 fmul_32ns_32ns_32_4_max_dsp_1_U979 fadd_32ns_32ns_32_5_full_dsp_1_U469 next_mul336_fu_18553_p2 fmul_32ns_32ns_32_4_max_dsp_1_U980 fadd_32ns_32ns_32_5_full_dsp_1_U470 fmul_32ns_32ns_32_4_max_dsp_1_U981 fadd_32ns_32ns_32_5_full_dsp_1_U471 index_239_fu_18570_p2 index_235_fu_18575_p2 fmul_32ns_32ns_32_4_max_dsp_1_U982 fadd_32ns_32ns_32_5_full_dsp_1_U472 fmul_32ns_32ns_32_4_max_dsp_1_U983 fadd_32ns_32ns_32_5_full_dsp_1_U473 next_mul338_fu_18589_p2 fmul_32ns_32ns_32_4_max_dsp_1_U984 fadd_32ns_32ns_32_5_full_dsp_1_U474 fmul_32ns_32ns_32_4_max_dsp_1_U985 fadd_32ns_32ns_32_5_full_dsp_1_U475 index_237_fu_18606_p2 fmul_32ns_32ns_32_4_max_dsp_1_U986 fadd_32ns_32ns_32_5_full_dsp_1_U476 fmul_32ns_32ns_32_4_max_dsp_1_U987 fadd_32ns_32ns_32_5_full_dsp_1_U477 index_238_fu_18616_p2 fmul_32ns_32ns_32_4_max_dsp_1_U988 fadd_32ns_32ns_32_5_full_dsp_1_U478 fmul_32ns_32ns_32_4_max_dsp_1_U989 fadd_32ns_32ns_32_5_full_dsp_1_U479 fmul_32ns_32ns_32_4_max_dsp_1_U990 fadd_32ns_32ns_32_5_full_dsp_1_U480 fmul_32ns_32ns_32_4_max_dsp_1_U991 fadd_32ns_32ns_32_5_full_dsp_1_U481 index_240_fu_18631_p2 fmul_32ns_32ns_32_4_max_dsp_1_U992 fadd_32ns_32ns_32_5_full_dsp_1_U482 fmul_32ns_32ns_32_4_max_dsp_1_U993 fadd_32ns_32ns_32_5_full_dsp_1_U483 index_241_fu_18641_p2 fmul_32ns_32ns_32_4_max_dsp_1_U994 fadd_32ns_32ns_32_5_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U995 fadd_32ns_32ns_32_5_full_dsp_1_U485 next_mul340_fu_18654_p2 fmul_32ns_32ns_32_4_max_dsp_1_U996 fadd_32ns_32ns_32_5_full_dsp_1_U486 fmul_32ns_32ns_32_4_max_dsp_1_U997 fadd_32ns_32ns_32_5_full_dsp_1_U487 index_243_fu_18671_p2 fmul_32ns_32ns_32_4_max_dsp_1_U998 fadd_32ns_32ns_32_5_full_dsp_1_U488 fmul_32ns_32ns_32_4_max_dsp_1_U999 fadd_32ns_32ns_32_5_full_dsp_1_U489 next_mul342_fu_18684_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1000 fadd_32ns_32ns_32_5_full_dsp_1_U490 fmul_32ns_32ns_32_4_max_dsp_1_U1001 fadd_32ns_32ns_32_5_full_dsp_1_U491 index_247_fu_18701_p2 index_245_fu_18706_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1002 fadd_32ns_32ns_32_5_full_dsp_1_U492 fmul_32ns_32ns_32_4_max_dsp_1_U1003 fadd_32ns_32ns_32_5_full_dsp_1_U493 index_246_fu_18717_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1004 fadd_32ns_32ns_32_5_full_dsp_1_U494 fmul_32ns_32ns_32_4_max_dsp_1_U1005 fadd_32ns_32ns_32_5_full_dsp_1_U495 fmul_32ns_32ns_32_4_max_dsp_1_U1006 fadd_32ns_32ns_32_5_full_dsp_1_U496 fmul_32ns_32ns_32_4_max_dsp_1_U1007 fadd_32ns_32ns_32_5_full_dsp_1_U497 index_248_fu_18732_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1008 fadd_32ns_32ns_32_5_full_dsp_1_U498 fmul_32ns_32ns_32_4_max_dsp_1_U1009 fadd_32ns_32ns_32_5_full_dsp_1_U499 index_249_fu_18742_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1010 fadd_32ns_32ns_32_5_full_dsp_1_U500 fmul_32ns_32ns_32_4_max_dsp_1_U1011 fadd_32ns_32ns_32_5_full_dsp_1_U501 index_251_fu_18752_p2 index_250_fu_18757_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1012 fadd_32ns_32ns_32_5_full_dsp_1_U502 fmul_32ns_32ns_32_4_max_dsp_1_U1013 fadd_32ns_32ns_32_5_full_dsp_1_U503 fmul_32ns_32ns_32_4_max_dsp_1_U1014 fadd_32ns_32ns_32_5_full_dsp_1_U504 fmul_32ns_32ns_32_4_max_dsp_1_U1015 fadd_32ns_32ns_32_5_full_dsp_1_U505 index_252_fu_18773_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1016 fadd_32ns_32ns_32_5_full_dsp_1_U506 fmul_32ns_32ns_32_4_max_dsp_1_U1017 fadd_32ns_32ns_32_5_full_dsp_1_U507 index_300_fu_18783_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1018 fadd_32ns_32ns_32_5_full_dsp_1_U508 fmul_32ns_32ns_32_4_max_dsp_1_U1019 fadd_32ns_32ns_32_5_full_dsp_1_U509 index_301_fu_18794_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1020 fadd_32ns_32ns_32_5_full_dsp_1_U510 fmul_32ns_32ns_32_4_max_dsp_1_U1021 fadd_32ns_32ns_32_5_full_dsp_1_U511 cos_coefficients_table_U sin_coefficients_table_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fadd_32ns_32ns_32_5_full_dsp_1_U1285 fmul_32ns_32ns_32_4_max_dsp_1_U1287 fadd_32ns_32ns_32_5_full_dsp_1_U1286</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>temp_255_loc_channel_U temp_254_loc_channel_U temp_253_loc_channel_U temp_252_loc_channel_U temp_251_loc_channel_U temp_250_loc_channel_U temp_249_loc_channel_U temp_248_loc_channel_U temp_247_loc_channel_U temp_246_loc_channel_U temp_245_loc_channel_U temp_244_loc_channel_U temp_243_loc_channel_U temp_242_loc_channel_U temp_241_loc_channel_U temp_240_loc_channel_U temp_239_loc_channel_U temp_238_loc_channel_U temp_237_loc_channel_U temp_236_loc_channel_U temp_235_loc_channel_U temp_234_loc_channel_U temp_233_loc_channel_U temp_232_loc_channel_U temp_231_loc_channel_U temp_230_loc_channel_U temp_229_loc_channel_U temp_228_loc_channel_U temp_227_loc_channel_U temp_226_loc_channel_U temp_225_loc_channel_U temp_224_loc_channel_U temp_223_loc_channel_U temp_222_loc_channel_U temp_221_loc_channel_U temp_220_loc_channel_U temp_219_loc_channel_U temp_218_loc_channel_U temp_217_loc_channel_U temp_216_loc_channel_U temp_215_loc_channel_U temp_214_loc_channel_U temp_213_loc_channel_U temp_212_loc_channel_U temp_211_loc_channel_U temp_210_loc_channel_U temp_209_loc_channel_U temp_208_loc_channel_U temp_207_loc_channel_U temp_206_loc_channel_U temp_205_loc_channel_U temp_204_loc_channel_U temp_203_loc_channel_U temp_202_loc_channel_U temp_201_loc_channel_U temp_200_loc_channel_U temp_199_loc_channel_U temp_198_loc_channel_U temp_197_loc_channel_U temp_196_loc_channel_U temp_195_loc_channel_U temp_194_loc_channel_U temp_193_loc_channel_U temp_192_loc_channel_U temp_191_loc_channel_U temp_190_loc_channel_U temp_189_loc_channel_U temp_188_loc_channel_U temp_187_loc_channel_U temp_186_loc_channel_U temp_185_loc_channel_U temp_184_loc_channel_U temp_183_loc_channel_U temp_182_loc_channel_U temp_181_loc_channel_U temp_180_loc_channel_U temp_179_loc_channel_U temp_178_loc_channel_U temp_177_loc_channel_U temp_176_loc_channel_U temp_175_loc_channel_U temp_174_loc_channel_U temp_173_loc_channel_U temp_172_loc_channel_U temp_171_loc_channel_U temp_170_loc_channel_U temp_169_loc_channel_U temp_168_loc_channel_U temp_167_loc_channel_U temp_166_loc_channel_U temp_165_loc_channel_U temp_164_loc_channel_U temp_163_loc_channel_U temp_162_loc_channel_U temp_161_loc_channel_U temp_160_loc_channel_U temp_159_loc_channel_U temp_158_loc_channel_U temp_157_loc_channel_U temp_156_loc_channel_U temp_155_loc_channel_U temp_154_loc_channel_U temp_153_loc_channel_U temp_152_loc_channel_U temp_151_loc_channel_U temp_150_loc_channel_U temp_149_loc_channel_U temp_148_loc_channel_U temp_147_loc_channel_U temp_146_loc_channel_U temp_145_loc_channel_U temp_144_loc_channel_U temp_143_loc_channel_U temp_142_loc_channel_U temp_141_loc_channel_U temp_140_loc_channel_U temp_139_loc_channel_U temp_138_loc_channel_U temp_137_loc_channel_U temp_136_loc_channel_U temp_135_loc_channel_U temp_134_loc_channel_U temp_133_loc_channel_U temp_132_loc_channel_U temp_131_loc_channel_U temp_130_loc_channel_U temp_129_loc_channel_U temp_128_loc_channel_U temp_127_loc_channel_U temp_126_loc_channel_U temp_125_loc_channel_U temp_124_loc_channel_U temp_123_loc_channel_U temp_122_loc_channel_U temp_121_loc_channel_U temp_120_loc_channel_U temp_119_loc_channel_U temp_118_loc_channel_U temp_117_loc_channel_U temp_116_loc_channel_U temp_115_loc_channel_U temp_114_loc_channel_U temp_113_loc_channel_U temp_112_loc_channel_U temp_111_loc_channel_U temp_110_loc_channel_U temp_109_loc_channel_U temp_108_loc_channel_U temp_107_loc_channel_U temp_106_loc_channel_U temp_105_loc_channel_U temp_104_loc_channel_U temp_103_loc_channel_U temp_102_loc_channel_U temp_101_loc_channel_U temp_100_loc_channel_U temp_99_loc_channel_U temp_98_loc_channel_U temp_97_loc_channel_U temp_96_loc_channel_U temp_95_loc_channel_U temp_94_loc_channel_U temp_93_loc_channel_U temp_92_loc_channel_U temp_91_loc_channel_U temp_90_loc_channel_U temp_89_loc_channel_U temp_88_loc_channel_U temp_87_loc_channel_U temp_86_loc_channel_U temp_85_loc_channel_U temp_84_loc_channel_U temp_83_loc_channel_U temp_82_loc_channel_U temp_81_loc_channel_U temp_80_loc_channel_U temp_79_loc_channel_U temp_78_loc_channel_U temp_77_loc_channel_U temp_76_loc_channel_U temp_75_loc_channel_U temp_74_loc_channel_U temp_73_loc_channel_U temp_72_loc_channel_U temp_71_loc_channel_U temp_70_loc_channel_U temp_69_loc_channel_U temp_68_loc_channel_U temp_67_loc_channel_U temp_66_loc_channel_U temp_65_loc_channel_U temp_64_loc_channel_U temp_63_loc_channel_U temp_62_loc_channel_U temp_61_loc_channel_U temp_60_loc_channel_U temp_59_loc_channel_U temp_58_loc_channel_U temp_57_loc_channel_U temp_56_loc_channel_U temp_55_loc_channel_U temp_54_loc_channel_U temp_53_loc_channel_U temp_52_loc_channel_U temp_51_loc_channel_U temp_50_loc_channel_U temp_49_loc_channel_U temp_48_loc_channel_U temp_47_loc_channel_U temp_46_loc_channel_U temp_45_loc_channel_U temp_44_loc_channel_U temp_43_loc_channel_U temp_42_loc_channel_U temp_41_loc_channel_U temp_40_loc_channel_U temp_39_loc_channel_U temp_38_loc_channel_U temp_37_loc_channel_U temp_36_loc_channel_U temp_35_loc_channel_U temp_34_loc_channel_U temp_33_loc_channel_U temp_32_loc_channel_U temp_31_loc_channel_U temp_30_loc_channel_U temp_29_loc_channel_U temp_28_loc_channel_U temp_27_loc_channel_U temp_26_loc_channel_U temp_25_loc_channel_U temp_24_loc_channel_U temp_23_loc_channel_U temp_22_loc_channel_U temp_21_loc_channel_U temp_20_loc_channel_U temp_19_loc_channel_U temp_18_loc_channel_U temp_17_loc_channel_U temp_16_loc_channel_U temp_15_loc_channel_U temp_14_loc_channel_U temp_13_loc_channel_U temp_12_loc_channel_U temp_11_loc_channel_U temp_10_loc_channel_U temp_9_loc_channel_U temp_8_loc_channel_U temp_7_loc_channel_U temp_6_loc_channel_U temp_5_loc_channel_U temp_4_loc_channel_U temp_3_loc_channel_U temp_2_loc_channel_U temp_1_loc_channel_U temp_loc_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_VITIS_LOOP_18_1_proc</Name>
            <Loops>
                <VITIS_LOOP_18_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.411</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16404</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>4675</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_1601_p2" SOURCE="dft_256_v2/dft.cpp:18" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2</Name>
            <Loops>
                <VITIS_LOOP_23_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1538</Best-caseLatency>
                    <Average-caseLatency>1538</Average-caseLatency>
                    <Worst-caseLatency>1538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_2>
                        <Name>VITIS_LOOP_23_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>1536</Latency>
                        <AbsoluteTimeLatency>15.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1282</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_23_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1016</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>362</UTIL_BRAM>
                    <DSP>2543</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1155</UTIL_DSP>
                    <FF>230899</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>217</UTIL_FF>
                    <LUT>367301</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>690</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_14240_p2" SOURCE="dft_256_v2/dft.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U514" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U515" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="index_256_fu_14305_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_255_fu_14289_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U516" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U517" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U518" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U8" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U519" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U520" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U10" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U521" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U11" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_14362_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="index_259_fu_14352_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_258_fu_14337_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_257_fu_14326_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U522" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U12" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U523" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U13" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U524" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U14" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U525" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U15" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U526" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U16" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U527" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U528" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U18" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U529" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U19" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U530" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U20" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U531" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U21" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_14393_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U532" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U22" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U533" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_14535_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_3_fu_14487_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="index_264_fu_14477_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_262_fu_14462_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_261_fu_14452_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_260_fu_14421_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U24" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U535" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U25" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul10_fu_14435_p2" SOURCE="" URAM="0" VARIABLE="next_mul10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U536" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U537" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U27" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U538" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U28" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U539" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U29" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U540" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U30" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U541" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U31" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U542" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U32" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U543" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U33" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U544" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_16_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U34" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U545" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_16_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U35" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U546" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U36" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U547" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U37" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul12_fu_14518_p2" SOURCE="" URAM="0" VARIABLE="next_mul12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U548" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_18_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U38" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U549" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_18_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U39" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U550" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_19_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U40" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U551" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_19_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U41" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul14_fu_14566_p2" SOURCE="" URAM="0" VARIABLE="next_mul14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U552" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_20_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U553" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_20_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul16_fu_14586_p2" SOURCE="" URAM="0" VARIABLE="next_mul16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U554" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_21_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U44" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U555" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_21_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U45" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul18_fu_14606_p2" SOURCE="" URAM="0" VARIABLE="next_mul18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U556" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_22_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U46" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U557" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_22_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U47" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_5_fu_14906_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_6_fu_14818_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_7_fu_14770_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="index_272_fu_14760_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_270_fu_14745_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_269_fu_14735_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_268_fu_14705_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_267_fu_14634_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U558" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_23_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U48" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U559" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_23_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U49" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul20_fu_14648_p2" SOURCE="" URAM="0" VARIABLE="next_mul20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U560" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_24_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U50" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U561" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_24_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U51" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul22_fu_14668_p2" SOURCE="" URAM="0" VARIABLE="next_mul22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U562" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_25_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U52" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U563" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_25_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U53" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul24_fu_14688_p2" SOURCE="" URAM="0" VARIABLE="next_mul24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U564" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_26_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U54" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U565" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_26_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U566" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_27_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U56" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U567" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_27_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U57" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul26_fu_14718_p2" SOURCE="" URAM="0" VARIABLE="next_mul26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U568" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_28_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U58" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U569" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_28_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U59" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U570" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_29_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U60" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U571" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_29_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U61" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U572" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_30_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U62" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U573" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_30_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U574" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_31_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U575" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_31_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U576" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_32_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U66" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_32_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U67" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U578" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_33_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U68" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U579" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_33_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U69" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul28_fu_14801_p2" SOURCE="" URAM="0" VARIABLE="next_mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U580" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_34_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U70" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U581" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_34_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U71" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U582" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_35_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U72" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U583" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_35_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U73" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul30_fu_14849_p2" SOURCE="" URAM="0" VARIABLE="next_mul30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U584" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_36_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U74" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U585" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_36_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U75" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul32_fu_14869_p2" SOURCE="" URAM="0" VARIABLE="next_mul32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U586" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_37_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U76" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U587" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_37_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U77" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul34_fu_14889_p2" SOURCE="" URAM="0" VARIABLE="next_mul34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U588" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_38_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U78" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U589" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_38_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U79" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U590" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_39_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U80" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U591" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_39_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U81" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul36_fu_14937_p2" SOURCE="" URAM="0" VARIABLE="next_mul36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U592" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_40_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U82" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U593" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_40_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U83" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul38_fu_14957_p2" SOURCE="" URAM="0" VARIABLE="next_mul38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U594" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_41_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U84" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U595" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_41_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U85" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul40_fu_14977_p2" SOURCE="" URAM="0" VARIABLE="next_mul40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U596" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_42_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U86" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U597" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_42_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U87" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul42_fu_14997_p2" SOURCE="" URAM="0" VARIABLE="next_mul42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U598" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_43_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U88" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U599" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_43_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U89" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul44_fu_15017_p2" SOURCE="" URAM="0" VARIABLE="next_mul44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U600" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_44_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U90" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U601" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_44_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U91" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul46_fu_15037_p2" SOURCE="" URAM="0" VARIABLE="next_mul46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U602" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_45_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U92" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U603" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_45_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U93" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul48_fu_15057_p2" SOURCE="" URAM="0" VARIABLE="next_mul48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U604" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_46_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U94" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U605" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_46_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U95" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_9_fu_15675_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_10_fu_15507_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_11_fu_15419_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_12_fu_15371_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="index_282_fu_15361_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_280_fu_15346_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_279_fu_15336_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_278_fu_15306_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_277_fu_15236_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_276_fu_15085_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U606" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_47_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U96" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U607" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_47_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U97" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul50_fu_15099_p2" SOURCE="" URAM="0" VARIABLE="next_mul50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U608" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_48_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U98" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U609" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_48_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U99" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul52_fu_15119_p2" SOURCE="" URAM="0" VARIABLE="next_mul52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U610" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_49_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U100" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U611" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_49_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U101" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul54_fu_15139_p2" SOURCE="" URAM="0" VARIABLE="next_mul54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U612" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_50_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U102" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U613" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_50_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U103" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul56_fu_15159_p2" SOURCE="" URAM="0" VARIABLE="next_mul56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U614" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_51_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U104" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U615" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_51_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U105" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul58_fu_15179_p2" SOURCE="" URAM="0" VARIABLE="next_mul58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U616" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_52_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U106" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U617" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_52_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U107" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul60_fu_15199_p2" SOURCE="" URAM="0" VARIABLE="next_mul60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U618" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_53_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U108" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U619" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_53_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U109" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul62_fu_15219_p2" SOURCE="" URAM="0" VARIABLE="next_mul62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U620" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_54_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U110" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U621" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_54_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U111" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U622" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_55_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U112" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U623" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_55_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U113" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul64_fu_15249_p2" SOURCE="" URAM="0" VARIABLE="next_mul64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U624" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_56_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U114" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U625" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_56_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U115" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul66_fu_15269_p2" SOURCE="" URAM="0" VARIABLE="next_mul66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U626" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_57_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U116" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U627" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_57_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U117" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul68_fu_15289_p2" SOURCE="" URAM="0" VARIABLE="next_mul68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U628" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_58_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U118" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U629" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_58_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U119" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U630" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_59_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U120" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U631" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_59_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U121" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul70_fu_15319_p2" SOURCE="" URAM="0" VARIABLE="next_mul70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U632" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_60_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U122" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U633" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_60_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U123" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U634" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_61_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U124" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U635" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_61_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U125" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U636" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_62_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U126" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U637" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_62_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U127" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U638" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_63_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U128" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U639" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_63_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U129" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U640" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_64_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U130" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U641" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_64_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U131" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U642" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_65_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U132" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U643" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_65_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U133" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul72_fu_15402_p2" SOURCE="" URAM="0" VARIABLE="next_mul72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U644" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_66_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U134" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U645" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_66_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U135" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U646" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_67_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U136" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U647" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_67_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U137" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul74_fu_15450_p2" SOURCE="" URAM="0" VARIABLE="next_mul74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U648" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_68_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U138" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U649" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_68_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U139" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul76_fu_15470_p2" SOURCE="" URAM="0" VARIABLE="next_mul76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U650" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_69_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U140" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U651" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_69_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U141" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul78_fu_15490_p2" SOURCE="" URAM="0" VARIABLE="next_mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U652" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_70_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U142" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U653" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_70_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U143" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U654" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_71_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U144" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U655" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_71_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U145" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul80_fu_15538_p2" SOURCE="" URAM="0" VARIABLE="next_mul80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U656" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_72_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U146" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U657" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_72_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U147" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul82_fu_15558_p2" SOURCE="" URAM="0" VARIABLE="next_mul82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U658" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_73_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U148" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U659" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_73_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U149" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul84_fu_15578_p2" SOURCE="" URAM="0" VARIABLE="next_mul84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U660" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_74_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U150" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U661" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_74_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U151" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul86_fu_15598_p2" SOURCE="" URAM="0" VARIABLE="next_mul86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U662" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_75_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U152" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U663" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_75_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U153" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul88_fu_15618_p2" SOURCE="" URAM="0" VARIABLE="next_mul88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U664" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_76_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U154" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U665" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_76_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U155" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul90_fu_15638_p2" SOURCE="" URAM="0" VARIABLE="next_mul90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U666" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_77_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U156" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U667" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_77_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U157" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul92_fu_15658_p2" SOURCE="" URAM="0" VARIABLE="next_mul92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U668" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_78_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U158" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U669" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_78_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U159" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U670" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_79_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U160" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U671" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_79_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U161" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul94_fu_15706_p2" SOURCE="" URAM="0" VARIABLE="next_mul94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U672" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_80_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U162" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U673" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_80_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U163" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul96_fu_15726_p2" SOURCE="" URAM="0" VARIABLE="next_mul96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U674" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_81_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U164" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U675" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_81_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U165" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul98_fu_15746_p2" SOURCE="" URAM="0" VARIABLE="next_mul98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U676" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_82_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U166" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U677" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_82_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U167" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul100_fu_15766_p2" SOURCE="" URAM="0" VARIABLE="next_mul100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U678" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_83_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U168" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U679" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_83_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U169" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul102_fu_15786_p2" SOURCE="" URAM="0" VARIABLE="next_mul102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U680" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_84_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U170" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U681" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_84_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U171" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul104_fu_15806_p2" SOURCE="" URAM="0" VARIABLE="next_mul104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U682" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_85_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U172" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U683" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_85_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U173" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul106_fu_15826_p2" SOURCE="" URAM="0" VARIABLE="next_mul106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U684" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_86_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U174" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U685" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_86_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U175" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul108_fu_15846_p2" SOURCE="" URAM="0" VARIABLE="next_mul108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U686" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_87_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U687" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_87_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul110_fu_15866_p2" SOURCE="" URAM="0" VARIABLE="next_mul110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U688" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_88_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U178" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U689" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_88_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U179" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul112_fu_15886_p2" SOURCE="" URAM="0" VARIABLE="next_mul112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U690" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_89_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U180" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U691" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_89_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U181" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul114_fu_15906_p2" SOURCE="" URAM="0" VARIABLE="next_mul114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U692" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_90_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U182" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U693" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_90_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U183" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul116_fu_15926_p2" SOURCE="" URAM="0" VARIABLE="next_mul116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U694" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_91_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U184" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U695" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_91_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U185" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul118_fu_15946_p2" SOURCE="" URAM="0" VARIABLE="next_mul118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U696" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_92_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U186" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U697" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_92_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U187" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul120_fu_15966_p2" SOURCE="" URAM="0" VARIABLE="next_mul120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U698" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_93_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U188" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U699" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_93_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U189" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul122_fu_15986_p2" SOURCE="" URAM="0" VARIABLE="next_mul122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U700" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_94_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U190" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U701" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_94_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U191" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_14_fu_16746_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_15_fu_16750_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_16_fu_16754_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_17_fu_16658_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_18_fu_16610_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="add_ln31_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="index_294_fu_16600_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_292_fu_16585_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_291_fu_16575_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_290_fu_16545_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_289_fu_16475_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_288_fu_16325_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_287_fu_16014_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U702" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_95_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U192" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U703" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_95_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U193" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul124_fu_16028_p2" SOURCE="" URAM="0" VARIABLE="next_mul124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U704" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_96_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U194" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U705" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_96_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U195" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul126_fu_16048_p2" SOURCE="" URAM="0" VARIABLE="next_mul126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U706" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_97_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U196" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U707" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_97_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U197" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul128_fu_16068_p2" SOURCE="" URAM="0" VARIABLE="next_mul128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U708" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_98_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U198" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U709" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_98_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U199" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul130_fu_16088_p2" SOURCE="" URAM="0" VARIABLE="next_mul130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U710" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_99_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U200" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U711" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_99_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U201" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul132_fu_16108_p2" SOURCE="" URAM="0" VARIABLE="next_mul132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U712" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_100_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U202" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U713" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_100_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U203" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul134_fu_16128_p2" SOURCE="" URAM="0" VARIABLE="next_mul134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U714" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_101_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U204" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U715" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_101_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U205" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul136_fu_16148_p2" SOURCE="" URAM="0" VARIABLE="next_mul136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U716" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_102_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U206" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U717" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_102_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul138_fu_16168_p2" SOURCE="" URAM="0" VARIABLE="next_mul138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U718" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_103_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U208" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U719" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_103_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U209" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul140_fu_16188_p2" SOURCE="" URAM="0" VARIABLE="next_mul140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U720" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_104_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U210" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U721" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_104_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U211" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul142_fu_16208_p2" SOURCE="" URAM="0" VARIABLE="next_mul142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U722" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_105_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U212" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U723" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_105_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U213" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul144_fu_16228_p2" SOURCE="" URAM="0" VARIABLE="next_mul144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U724" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_106_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U214" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U725" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_106_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U215" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul146_fu_16248_p2" SOURCE="" URAM="0" VARIABLE="next_mul146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U726" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_107_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U216" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U727" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_107_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U217" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul148_fu_16268_p2" SOURCE="" URAM="0" VARIABLE="next_mul148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U728" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_108_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U218" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U729" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_108_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U219" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul150_fu_16288_p2" SOURCE="" URAM="0" VARIABLE="next_mul150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U730" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_109_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U220" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U731" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_109_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U221" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul152_fu_16308_p2" SOURCE="" URAM="0" VARIABLE="next_mul152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U732" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_110_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U222" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U733" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_110_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U223" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U734" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_111_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U224" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U735" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_111_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U225" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul154_fu_16338_p2" SOURCE="" URAM="0" VARIABLE="next_mul154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U736" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_112_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U226" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U737" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_112_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U227" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul156_fu_16358_p2" SOURCE="" URAM="0" VARIABLE="next_mul156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U738" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_113_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U228" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U739" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_113_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U229" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul158_fu_16378_p2" SOURCE="" URAM="0" VARIABLE="next_mul158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U740" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_114_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U230" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U741" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_114_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U231" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul160_fu_16398_p2" SOURCE="" URAM="0" VARIABLE="next_mul160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U742" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_115_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U232" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U743" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_115_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U233" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul162_fu_16418_p2" SOURCE="" URAM="0" VARIABLE="next_mul162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U744" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_116_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U234" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U745" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_116_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U235" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul164_fu_16438_p2" SOURCE="" URAM="0" VARIABLE="next_mul164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U746" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_117_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U236" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U747" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_117_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U237" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul166_fu_16458_p2" SOURCE="" URAM="0" VARIABLE="next_mul166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U748" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_118_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U238" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U749" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_118_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U239" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U750" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_119_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U240" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U751" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_119_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U241" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul168_fu_16488_p2" SOURCE="" URAM="0" VARIABLE="next_mul168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U752" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_120_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U242" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U753" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_120_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U243" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul170_fu_16508_p2" SOURCE="" URAM="0" VARIABLE="next_mul170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U754" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_121_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U244" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U755" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_121_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U245" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul172_fu_16528_p2" SOURCE="" URAM="0" VARIABLE="next_mul172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U756" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_122_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U246" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U757" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_122_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U247" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U758" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_123_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U248" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U759" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_123_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U249" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul174_fu_16558_p2" SOURCE="" URAM="0" VARIABLE="next_mul174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U760" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_124_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U250" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U761" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_124_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U251" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U762" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_125_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U252" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U763" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_125_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U253" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U764" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_126_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U254" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U765" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_126_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U255" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U766" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_127_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U256" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U767" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_127_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U257" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U768" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_128_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U258" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_128_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U259" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U770" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_129_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U260" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U771" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_129_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U261" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul176_fu_16641_p2" SOURCE="" URAM="0" VARIABLE="next_mul176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U772" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_130_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U262" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U773" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_130_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U263" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U774" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_131_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U264" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U775" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_131_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U265" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul178_fu_16689_p2" SOURCE="" URAM="0" VARIABLE="next_mul178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U776" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_132_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U266" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U777" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_132_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U267" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul180_fu_16709_p2" SOURCE="" URAM="0" VARIABLE="next_mul180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U778" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_133_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U268" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U779" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_133_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U269" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul182_fu_16729_p2" SOURCE="" URAM="0" VARIABLE="next_mul182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U780" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_134_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U270" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U781" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_134_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U271" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U782" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_135_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U272" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U783" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_135_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U273" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul184_fu_16805_p2" SOURCE="" URAM="0" VARIABLE="next_mul184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U784" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_136_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U274" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U785" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_136_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U275" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul186_fu_16825_p2" SOURCE="" URAM="0" VARIABLE="next_mul186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U786" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_137_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U276" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U787" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_137_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U277" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul188_fu_16845_p2" SOURCE="" URAM="0" VARIABLE="next_mul188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U788" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_138_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U278" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U789" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_138_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U279" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul190_fu_16865_p2" SOURCE="" URAM="0" VARIABLE="next_mul190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U790" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_139_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U280" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U791" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_139_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U281" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul192_fu_16885_p2" SOURCE="" URAM="0" VARIABLE="next_mul192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U792" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_140_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U282" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U793" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_140_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U283" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul194_fu_16905_p2" SOURCE="" URAM="0" VARIABLE="next_mul194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U794" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_141_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U284" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U795" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_141_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U285" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul196_fu_16925_p2" SOURCE="" URAM="0" VARIABLE="next_mul196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U796" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_142_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U286" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U797" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_142_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U287" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U798" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_143_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U288" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U799" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_143_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U289" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul198_fu_16958_p2" SOURCE="" URAM="0" VARIABLE="next_mul198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U800" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_144_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U290" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U801" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_144_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U291" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul200_fu_16978_p2" SOURCE="" URAM="0" VARIABLE="next_mul200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U802" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_145_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U292" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U803" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_145_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U293" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul202_fu_16998_p2" SOURCE="" URAM="0" VARIABLE="next_mul202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U804" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_146_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U294" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U805" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_146_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U295" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul204_fu_17018_p2" SOURCE="" URAM="0" VARIABLE="next_mul204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U806" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_147_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U296" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U807" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_147_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U297" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul206_fu_17038_p2" SOURCE="" URAM="0" VARIABLE="next_mul206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U808" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_148_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U298" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U809" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_148_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U299" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul208_fu_17058_p2" SOURCE="" URAM="0" VARIABLE="next_mul208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U810" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_149_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U300" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U811" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_149_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U301" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul210_fu_17078_p2" SOURCE="" URAM="0" VARIABLE="next_mul210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U812" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_150_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U302" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U813" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_150_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U303" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul212_fu_17098_p2" SOURCE="" URAM="0" VARIABLE="next_mul212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U814" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_151_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U304" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U815" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_151_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U305" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul214_fu_17118_p2" SOURCE="" URAM="0" VARIABLE="next_mul214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U816" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_152_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U306" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U817" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_152_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U307" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul216_fu_17138_p2" SOURCE="" URAM="0" VARIABLE="next_mul216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U818" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_153_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U308" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U819" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_153_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U309" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul218_fu_17158_p2" SOURCE="" URAM="0" VARIABLE="next_mul218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U820" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_154_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U310" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U821" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_154_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U311" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul220_fu_17178_p2" SOURCE="" URAM="0" VARIABLE="next_mul220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U822" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_155_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U312" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U823" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_155_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U313" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul222_fu_17198_p2" SOURCE="" URAM="0" VARIABLE="next_mul222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U824" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_156_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U314" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U825" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_156_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U315" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul224_fu_17218_p2" SOURCE="" URAM="0" VARIABLE="next_mul224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U826" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_157_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U316" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U827" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_157_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U317" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul226_fu_17238_p2" SOURCE="" URAM="0" VARIABLE="next_mul226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U828" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_158_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U318" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U829" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_158_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U319" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U830" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_159_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U320" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U831" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_159_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U321" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul228_fu_17271_p2" SOURCE="" URAM="0" VARIABLE="next_mul228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U832" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_160_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U322" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U833" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_160_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U323" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul230_fu_17291_p2" SOURCE="" URAM="0" VARIABLE="next_mul230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U834" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_161_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U324" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U835" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_161_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U325" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul232_fu_17311_p2" SOURCE="" URAM="0" VARIABLE="next_mul232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U836" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_162_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U326" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U837" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_162_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U327" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul234_fu_17331_p2" SOURCE="" URAM="0" VARIABLE="next_mul234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U838" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_163_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U328" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U839" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_163_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U329" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul236_fu_17351_p2" SOURCE="" URAM="0" VARIABLE="next_mul236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U840" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_164_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U330" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U841" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_164_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U331" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul238_fu_17371_p2" SOURCE="" URAM="0" VARIABLE="next_mul238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U842" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_165_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U332" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U843" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_165_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U333" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul240_fu_17391_p2" SOURCE="" URAM="0" VARIABLE="next_mul240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U844" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_166_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U334" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U845" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_166_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U335" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul242_fu_17411_p2" SOURCE="" URAM="0" VARIABLE="next_mul242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U846" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_167_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U336" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U847" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_167_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U337" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul244_fu_17431_p2" SOURCE="" URAM="0" VARIABLE="next_mul244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U848" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_168_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U338" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U849" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_168_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U339" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul246_fu_17451_p2" SOURCE="" URAM="0" VARIABLE="next_mul246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U850" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_169_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U340" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U851" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_169_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U341" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul248_fu_17471_p2" SOURCE="" URAM="0" VARIABLE="next_mul248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U852" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_170_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U342" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U853" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_170_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U343" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul250_fu_17491_p2" SOURCE="" URAM="0" VARIABLE="next_mul250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U854" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_171_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U344" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U855" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_171_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U345" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul252_fu_17511_p2" SOURCE="" URAM="0" VARIABLE="next_mul252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U856" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_172_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U346" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U857" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_172_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U347" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul254_fu_17531_p2" SOURCE="" URAM="0" VARIABLE="next_mul254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U858" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_173_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U348" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U859" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_173_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U349" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul256_fu_17551_p2" SOURCE="" URAM="0" VARIABLE="next_mul256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U860" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_174_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U350" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U861" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_174_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U351" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_191_fu_17568_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_175_fu_17573_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U862" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_175_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U352" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U863" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_175_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U353" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul258_fu_17587_p2" SOURCE="" URAM="0" VARIABLE="next_mul258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U864" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_176_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U354" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U865" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_176_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U355" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul260_fu_17607_p2" SOURCE="" URAM="0" VARIABLE="next_mul260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U866" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_177_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U356" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U867" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_177_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U357" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul262_fu_17627_p2" SOURCE="" URAM="0" VARIABLE="next_mul262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U868" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_178_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U358" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U869" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_178_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U359" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul264_fu_17647_p2" SOURCE="" URAM="0" VARIABLE="next_mul264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U870" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_179_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U360" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U871" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_179_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U361" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul266_fu_17667_p2" SOURCE="" URAM="0" VARIABLE="next_mul266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U872" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_180_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U362" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U873" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_180_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U363" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul268_fu_17687_p2" SOURCE="" URAM="0" VARIABLE="next_mul268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U874" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_181_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U364" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U875" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_181_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U365" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul270_fu_17707_p2" SOURCE="" URAM="0" VARIABLE="next_mul270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U876" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_182_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U366" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U877" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_182_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U367" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_183_fu_17724_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U878" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_183_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U368" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U879" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_183_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U369" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul272_fu_17737_p2" SOURCE="" URAM="0" VARIABLE="next_mul272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U880" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_184_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U370" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U881" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_184_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U371" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul274_fu_17757_p2" SOURCE="" URAM="0" VARIABLE="next_mul274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U882" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_185_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U372" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U883" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_185_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U373" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul276_fu_17777_p2" SOURCE="" URAM="0" VARIABLE="next_mul276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U884" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_186_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U374" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U885" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_186_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U375" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_187_fu_17794_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U886" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_187_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U376" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U887" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_187_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U377" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul278_fu_17807_p2" SOURCE="" URAM="0" VARIABLE="next_mul278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U888" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_188_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U378" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U889" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_188_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U379" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_189_fu_17824_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U890" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_189_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U380" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U891" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_189_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U381" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_190_fu_17834_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U892" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_190_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U382" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U893" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_190_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U383" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U894" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_191_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U384" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U895" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_191_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U385" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_192_fu_17849_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U896" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_192_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U386" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U897" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_192_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U387" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_193_fu_17859_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U898" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_193_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U388" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U899" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_193_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U389" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul280_fu_17872_p2" SOURCE="" URAM="0" VARIABLE="next_mul280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U900" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_194_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U390" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U901" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_194_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U391" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_195_fu_17889_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U902" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_195_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U392" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U903" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_195_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U393" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul282_fu_17902_p2" SOURCE="" URAM="0" VARIABLE="next_mul282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U904" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_196_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U394" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U905" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_196_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U395" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul284_fu_17922_p2" SOURCE="" URAM="0" VARIABLE="next_mul284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U906" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_197_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U396" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U907" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_197_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U397" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul286_fu_17942_p2" SOURCE="" URAM="0" VARIABLE="next_mul286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U908" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_198_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U398" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U909" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_198_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U399" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_199_fu_17959_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U910" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_199_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U400" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U911" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_199_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U401" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul288_fu_17972_p2" SOURCE="" URAM="0" VARIABLE="next_mul288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U912" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_200_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U402" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U913" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_200_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U403" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul290_fu_17992_p2" SOURCE="" URAM="0" VARIABLE="next_mul290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U914" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_201_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U404" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U915" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_201_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U405" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul292_fu_18012_p2" SOURCE="" URAM="0" VARIABLE="next_mul292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U916" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_202_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U406" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U917" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_202_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U407" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul294_fu_18032_p2" SOURCE="" URAM="0" VARIABLE="next_mul294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U918" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_203_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U408" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U919" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_203_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U409" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul296_fu_18052_p2" SOURCE="" URAM="0" VARIABLE="next_mul296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U920" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_204_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U410" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U921" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_204_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U411" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul298_fu_18072_p2" SOURCE="" URAM="0" VARIABLE="next_mul298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U922" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_205_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U412" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U923" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_205_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U413" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul300_fu_18092_p2" SOURCE="" URAM="0" VARIABLE="next_mul300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U924" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_206_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U414" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U925" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_206_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U415" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_207_fu_18109_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U926" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_207_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U416" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U927" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_207_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U417" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul302_fu_18122_p2" SOURCE="" URAM="0" VARIABLE="next_mul302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U928" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_208_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U418" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U929" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_208_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U419" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul304_fu_18142_p2" SOURCE="" URAM="0" VARIABLE="next_mul304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U930" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_209_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U420" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U931" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_209_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U421" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul306_fu_18162_p2" SOURCE="" URAM="0" VARIABLE="next_mul306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U932" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_210_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U422" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U933" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_210_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U423" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul308_fu_18182_p2" SOURCE="" URAM="0" VARIABLE="next_mul308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U934" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_211_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U424" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U935" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_211_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U425" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul310_fu_18202_p2" SOURCE="" URAM="0" VARIABLE="next_mul310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U936" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_212_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U426" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U937" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_212_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U427" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul312_fu_18222_p2" SOURCE="" URAM="0" VARIABLE="next_mul312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U938" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_213_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U428" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U939" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_213_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U429" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul314_fu_18242_p2" SOURCE="" URAM="0" VARIABLE="next_mul314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U940" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_214_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U430" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U941" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_214_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U431" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_223_fu_18259_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_215_fu_18264_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U942" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_215_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U432" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U943" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_215_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U433" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul316_fu_18278_p2" SOURCE="" URAM="0" VARIABLE="next_mul316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U944" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_216_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U434" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U945" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_216_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U435" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul318_fu_18298_p2" SOURCE="" URAM="0" VARIABLE="next_mul318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U946" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_217_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U436" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U947" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_217_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U437" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul320_fu_18318_p2" SOURCE="" URAM="0" VARIABLE="next_mul320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U948" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_218_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U438" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U949" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_218_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U439" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_219_fu_18335_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U950" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_219_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U440" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U951" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_219_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U441" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul322_fu_18348_p2" SOURCE="" URAM="0" VARIABLE="next_mul322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_220_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U442" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U953" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_220_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U443" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_221_fu_18365_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U954" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_221_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U444" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U955" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_221_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U445" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_222_fu_18375_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U956" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_222_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U446" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U957" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_222_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U447" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U958" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_223_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U448" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U959" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_223_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U449" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_224_fu_18390_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U960" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_224_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U450" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U961" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_224_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U451" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_225_fu_18400_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U962" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_225_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U452" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U963" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_225_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U453" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul324_fu_18413_p2" SOURCE="" URAM="0" VARIABLE="next_mul324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U964" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_226_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U454" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U965" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_226_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U455" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_227_fu_18430_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U966" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_227_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U456" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U967" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_227_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U457" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul326_fu_18443_p2" SOURCE="" URAM="0" VARIABLE="next_mul326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U968" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_228_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U458" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U969" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_228_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U459" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul328_fu_18463_p2" SOURCE="" URAM="0" VARIABLE="next_mul328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U970" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_229_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U460" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U971" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_229_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U461" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul330_fu_18483_p2" SOURCE="" URAM="0" VARIABLE="next_mul330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U972" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_230_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U462" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U973" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_230_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U463" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_231_fu_18500_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U974" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_231_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U464" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U975" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_231_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U465" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul332_fu_18513_p2" SOURCE="" URAM="0" VARIABLE="next_mul332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U976" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_232_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U466" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U977" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_232_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U467" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul334_fu_18533_p2" SOURCE="" URAM="0" VARIABLE="next_mul334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U978" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_233_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U468" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U979" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_233_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U469" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul336_fu_18553_p2" SOURCE="" URAM="0" VARIABLE="next_mul336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U980" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_234_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U470" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U981" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_234_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U471" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_239_fu_18570_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_235_fu_18575_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U982" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_235_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U472" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U983" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_235_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U473" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul338_fu_18589_p2" SOURCE="" URAM="0" VARIABLE="next_mul338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U984" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_236_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U474" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U985" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_236_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U475" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_237_fu_18606_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U986" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_237_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U476" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U987" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_237_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U477" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_238_fu_18616_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U988" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_238_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U478" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U989" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_238_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U479" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U990" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_239_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U480" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U991" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_239_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U481" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_240_fu_18631_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U992" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_240_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U482" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U993" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_240_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U483" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_241_fu_18641_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U994" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_241_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U484" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U995" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_241_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U485" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul340_fu_18654_p2" SOURCE="" URAM="0" VARIABLE="next_mul340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U996" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_242_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U486" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U997" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_242_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U487" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_243_fu_18671_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U998" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_243_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U488" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U999" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_243_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U489" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul342_fu_18684_p2" SOURCE="" URAM="0" VARIABLE="next_mul342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1000" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_244_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U490" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1001" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_244_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U491" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_247_fu_18701_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_245_fu_18706_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1002" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_245_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U492" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1003" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_245_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U493" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_246_fu_18717_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1004" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_246_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U494" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1005" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_246_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U495" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1006" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_247_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U496" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1007" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_247_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U497" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_248_fu_18732_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1008" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_248_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U498" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1009" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_248_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U499" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_249_fu_18742_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1010" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_249_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U500" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1011" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_249_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U501" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_251_fu_18752_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_250_fu_18757_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1012" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_250_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U502" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1013" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_250_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U503" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1014" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_251_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U504" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1015" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_251_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U505" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_252_fu_18773_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1016" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_252_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U506" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1017" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_252_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U507" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_300_fu_18783_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1018" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_253_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U508" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1019" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_253_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U509" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2" OPTYPE="sub" PRAGMA="" RTLNAME="index_301_fu_18794_p2" SOURCE="dft_256_v2/dft.cpp:31" URAM="0" VARIABLE="index_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1020" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="mul13_254_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U510" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1021" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul18_254_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U511" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i_255"/>
                <BindNode BINDTYPE="storage" BRAM="508" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="cos_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="cos_coefficients_table"/>
                <BindNode BINDTYPE="storage" BRAM="508" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="sin_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="sin_coefficients_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_23_2_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1549</Best-caseLatency>
                    <Average-caseLatency>1549</Average-caseLatency>
                    <Worst-caseLatency>1549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1016</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>362</UTIL_BRAM>
                    <DSP>2550</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1159</UTIL_DSP>
                    <FF>231562</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>217</UTIL_FF>
                    <LUT>368589</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>692</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1285" SOURCE="dft_256_v2/dft.cpp:32" URAM="0" VARIABLE="sum_r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1287" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1286" SOURCE="dft_256_v2/dft.cpp:33" URAM="0" VARIABLE="sum_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1808</Best-caseLatency>
                    <Average-caseLatency>1808</Average-caseLatency>
                    <Worst-caseLatency>1808</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.080 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1550</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1550</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1016</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>362</UTIL_BRAM>
                    <DSP>2550</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1159</UTIL_DSP>
                    <FF>273566</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>257</UTIL_FF>
                    <LUT>394006</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>740</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_255_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_255_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_254_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_254_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_253_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_253_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_252_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_252_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_251_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_251_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_250_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_250_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_249_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_249_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_248_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_248_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_247_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_247_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_246_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_246_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_245_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_245_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_244_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_244_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_243_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_243_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_242_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_242_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_241_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_241_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_240_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_240_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_239_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_239_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_238_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_238_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_237_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_237_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_236_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_236_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_235_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_235_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_234_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_234_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_233_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_233_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_232_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_232_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_231_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_231_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_230_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_230_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_229_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_229_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_228_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_228_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_227_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_227_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_226_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_226_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_225_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_225_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_224_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_224_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_223_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_223_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_222_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_222_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_221_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_221_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_220_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_220_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_219_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_219_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_218_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_218_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_217_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_217_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_216_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_216_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_215_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_215_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_214_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_214_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_213_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_213_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_212_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_212_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_211_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_211_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_210_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_210_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_209_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_209_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_208_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_208_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_207_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_207_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_206_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_206_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_205_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_205_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_204_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_204_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_203_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_203_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_202_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_202_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_201_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_201_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_200_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_200_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_199_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_199_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_198_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_198_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_197_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_197_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_196_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_196_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_195_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_195_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_194_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_194_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_193_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_193_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_192_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_192_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_191_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_191_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_190_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_190_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_189_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_189_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_188_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_188_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_187_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_187_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_186_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_186_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_185_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_185_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_184_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_184_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_183_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_183_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_182_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_182_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_181_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_181_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_180_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_180_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_179_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_179_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_178_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_178_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_177_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_177_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_176_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_176_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_175_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_175_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_174_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_174_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_173_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_173_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_172_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_172_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_171_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_171_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_170_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_170_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_169_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_169_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_168_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_168_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_167_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_167_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_166_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_166_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_165_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_165_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_164_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_164_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_163_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_163_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_162_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_162_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_161_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_161_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_160_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_160_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_159_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_159_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_158_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_158_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_157_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_157_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_156_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_156_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_155_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_155_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_154_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_154_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_153_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_153_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_152_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_152_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_151_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_151_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_150_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_150_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_149_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_149_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_148_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_148_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_147_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_147_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_146_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_146_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_145_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_145_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_144_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_144_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_143_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_143_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_142_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_142_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_141_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_141_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_140_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_140_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_139_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_139_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_138_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_138_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_137_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_137_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_136_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_136_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_135_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_135_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_134_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_134_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_133_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_133_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_132_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_132_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_131_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_131_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_130_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_130_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_129_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_129_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_128_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_128_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_127_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_127_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_126_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_126_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_125_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_125_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_124_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_124_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_123_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_123_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_122_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_122_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_121_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_121_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_120_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_120_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_119_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_119_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_118_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_118_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_117_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_117_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_116_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_116_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_115_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_115_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_114_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_114_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_113_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_113_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_112_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_112_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_111_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_111_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_110_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_110_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_109_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_109_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_108_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_108_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_107_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_107_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_106_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_106_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_105_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_105_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_104_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_104_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_103_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_103_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_102_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_102_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_101_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_101_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_100_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_100_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_99_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_99_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_98_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_98_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_97_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_97_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_96_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_96_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_95_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_95_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_94_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_94_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_93_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_93_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_92_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_92_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_91_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_91_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_90_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_90_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_89_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_89_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_88_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_88_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_87_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_87_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_86_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_86_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_85_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_85_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_84_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_84_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_83_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_83_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_82_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_82_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_81_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_81_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_80_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_80_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_79_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_79_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_78_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_78_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_77_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_77_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_76_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_76_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_75_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_75_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_74_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_74_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_73_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_73_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_72_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_72_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_71_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_71_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_70_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_70_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_69_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_69_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_68_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_68_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_67_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_67_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_66_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_66_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_65_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_65_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_64_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_64_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_63_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_63_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_62_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_62_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_61_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_61_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_60_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_60_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_59_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_59_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_58_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_58_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_57_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_57_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_56_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_56_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_55_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_55_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_54_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_54_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_53_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_53_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_52_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_52_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_51_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_51_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_50_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_50_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_49_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_49_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_48_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_48_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_47_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_47_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_46_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_46_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_45_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_45_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_44_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_44_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_43_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_43_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_42_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_42_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_41_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_41_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_40_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_40_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_39_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_39_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_38_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_38_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_37_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_37_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_36_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_36_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_35_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_35_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_34_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_34_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_33_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_33_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_32_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_32_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_31_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_31_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_30_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_30_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_29_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_29_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_28_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_28_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_27_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_27_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_26_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_26_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_25_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_25_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_24_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_24_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_23_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_23_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_22_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_22_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_21_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_21_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_20_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_20_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_19_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_19_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_18_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_18_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_17_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_17_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_16_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_16_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_15_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_15_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_14_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_14_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_13_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_13_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_12_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_12_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_11_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_11_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_10_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_10_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_9_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_9_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_8_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_8_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_7_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_7_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_6_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_6_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_5_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_5_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_4_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_4_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_3_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_3_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_2_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_2_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_1_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_1_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_loc_channel_U" SOURCE="" URAM="0" VARIABLE="temp_loc_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="real_sample" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_sample_address0" name="real_sample_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_ce0" name="real_sample_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_d0" name="real_sample_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_q0" name="real_sample_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_we0" name="real_sample_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_address1" name="real_sample_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_ce1" name="real_sample_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_d1" name="real_sample_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_q1" name="real_sample_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_we1" name="real_sample_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_sample" index="1" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_sample_address0" name="imag_sample_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_ce0" name="imag_sample_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_d0" name="imag_sample_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_sample_q0" name="imag_sample_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_we0" name="imag_sample_we0" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="real_output" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_output_address0" name="real_output_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_output_ce0" name="real_output_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_output_d0" name="real_output_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_output_q0" name="real_output_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_output_we0" name="real_output_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_output_address1" name="real_output_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_output_ce1" name="real_output_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_output_d1" name="real_output_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_output_q1" name="real_output_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_output_we1" name="real_output_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_output" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_output_address0" name="imag_output_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_output_ce0" name="imag_output_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_output_d0" name="imag_output_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_output_q0" name="imag_output_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_output_we0" name="imag_output_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_output_address1" name="imag_output_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_output_ce1" name="imag_output_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_output_d1" name="imag_output_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_output_q1" name="imag_output_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_output_we1" name="imag_output_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="real_sample_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="real_sample_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="real_sample_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="imag_sample_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_output_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="real_output_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_output_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_output_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_output_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_output_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_output_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_output_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_output_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_output_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="real_output_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_output_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_output_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_output_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_output_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_output_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_output_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_output_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_output_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="imag_output_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_output_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_output_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_output_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_output_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_output_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_output_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_output_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_output_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="imag_output_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_output_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_output_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_output_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_output_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_output_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_output_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_output_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="imag_output_address0">8, , </column>
                    <column name="imag_output_address1">8, , </column>
                    <column name="imag_output_d0">32, , </column>
                    <column name="imag_output_d1">32, , </column>
                    <column name="imag_output_q0">32, , </column>
                    <column name="imag_output_q1">32, , </column>
                    <column name="imag_sample_address0">8, , </column>
                    <column name="imag_sample_d0">32, , </column>
                    <column name="imag_sample_q0">32, , </column>
                    <column name="real_output_address0">8, , </column>
                    <column name="real_output_address1">8, , </column>
                    <column name="real_output_d0">32, , </column>
                    <column name="real_output_d1">32, , </column>
                    <column name="real_output_q0">32, , </column>
                    <column name="real_output_q1">32, , </column>
                    <column name="real_sample_address0">8, , </column>
                    <column name="real_sample_address1">8, , </column>
                    <column name="real_sample_d0">32, , </column>
                    <column name="real_sample_d1">32, , </column>
                    <column name="real_sample_q0">32, , </column>
                    <column name="real_sample_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="real_sample">in, float*</column>
                    <column name="imag_sample">unused, float*</column>
                    <column name="real_output">out, float*</column>
                    <column name="imag_output">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="real_sample">real_sample_address0, port, offset, </column>
                    <column name="real_sample">real_sample_ce0, port, , </column>
                    <column name="real_sample">real_sample_d0, port, , </column>
                    <column name="real_sample">real_sample_q0, port, , </column>
                    <column name="real_sample">real_sample_we0, port, , </column>
                    <column name="real_sample">real_sample_address1, port, offset, </column>
                    <column name="real_sample">real_sample_ce1, port, , </column>
                    <column name="real_sample">real_sample_d1, port, , </column>
                    <column name="real_sample">real_sample_q1, port, , </column>
                    <column name="real_sample">real_sample_we1, port, , </column>
                    <column name="imag_sample">imag_sample_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_d0, port, , </column>
                    <column name="imag_sample">imag_sample_q0, port, , </column>
                    <column name="imag_sample">imag_sample_we0, port, , </column>
                    <column name="real_output">real_output_address0, port, offset, </column>
                    <column name="real_output">real_output_ce0, port, , </column>
                    <column name="real_output">real_output_d0, port, , </column>
                    <column name="real_output">real_output_q0, port, , </column>
                    <column name="real_output">real_output_we0, port, , </column>
                    <column name="real_output">real_output_address1, port, offset, </column>
                    <column name="real_output">real_output_ce1, port, , </column>
                    <column name="real_output">real_output_d1, port, , </column>
                    <column name="real_output">real_output_q1, port, , </column>
                    <column name="real_output">real_output_we1, port, , </column>
                    <column name="imag_output">imag_output_address0, port, offset, </column>
                    <column name="imag_output">imag_output_ce0, port, , </column>
                    <column name="imag_output">imag_output_d0, port, , </column>
                    <column name="imag_output">imag_output_q0, port, , </column>
                    <column name="imag_output">imag_output_we0, port, , </column>
                    <column name="imag_output">imag_output_address1, port, offset, </column>
                    <column name="imag_output">imag_output_ce1, port, , </column>
                    <column name="imag_output">imag_output_d1, port, , </column>
                    <column name="imag_output">imag_output_q1, port, , </column>
                    <column name="imag_output">imag_output_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="dataflow" location="dft_256_v2/dft.cpp:22" status="warning" parentFunction="dft" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="pipeline" location="dft_256_v2/dft.cpp:27" status="valid" parentFunction="dft" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="dft" options="dim=1 type=complete  variable=temp" pragmaLocId="dft_256_v2/dft.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="dft_256_v2/dft.cpp:27" srcPragmaSource="pragma" srcIsDirective="0" variable="temp" varLoc=""/>
    </AutoPragmaReport>
</profile>

