![CI Status](https://github.com/RPTU-EIS/RTL-PipelineViewer/actions/workflows/test.yml/badge.svg)
# RTL Pipeline Viewer â€“ RISC-V Visualization Tool

An interactive **HTML-based visualization framework** for analyzing and debugging **RISC-V processor pipelines** using **VCD (Value Change Dump)** simulation traces.

This tool is designed to help **students and educators** understand how instructions flow through a processor, how hazards are resolved, and how control logic behaves at runtime.

![Pipeline Visualization](assets/Pipiline_Visualization.png)

---

## ğŸ¯ Educational Goal

Modern RISC-V processors are complex, and debugging them using only waveforms can be difficult and time-consuming.  
This project bridges the gap between **RTL simulation** and **conceptual understanding** by transforming raw VCD traces into **clear, cycle-accurate visualizations**.

It helps answer questions like:

- Where is each instruction at every cycle?
- Why did the pipeline stall or flush?
- Where does forwarding happen?
- How do branches affect control flow?

---

## ğŸ‘¥ Target Audience

This repository is intended for:

- ğŸ“ **Students** in Computer Architecture / Digital Design courses  
- ğŸ§ª **Teaching assistants** debugging student CPUs  
- ğŸ”§ **Developers** implementing RISC-V cores in Chisel or Verilog  

No prior frontend or visualization knowledge is required.

---

##  Key Features

- âœ… **5-Stage Pipeline Visualization** (IF, ID, EX, MEM, WB)
- ğŸ”„ **Cycle-by-cycle instruction tracking**
- ğŸ§  **Data hazard detection & forwarding paths**
- ğŸš¦ **Control hazards (branches, jumps, flushes)**
- ğŸ“Š **Register file read/write visualization**
- ğŸ“¦ **Load / Store activity display**
- ğŸŒ **Self-contained HTML output** (runs in any browser)
- ğŸ”§ **Configurable signal mapping** via JSON

---

##  Supported Architectures

- âœ”ï¸ Pipelined RISC-V processors
- âœ”ï¸ Multi-cycle (FSM-based) RISC-V processors
- âœ”ï¸ Chisel + Verilator simulations
- âœ”ï¸ Any RTL that produces a valid VCD file

---

## ğŸš€ Quick Start

### 1ï¸âƒ£ Requirements

- Python **3.8 or newer**
- A generated **VCD file** from your RTL simulation

Install dependencies:
```bash
pip install -r requirements.txt
```

---

### 2ï¸âƒ£ Run the Pipeline Viewer

#### Option A â€“ Interactive Mode (Recommended)
```bash
python run.py
```
The tool scans the `examples/` folder and lets you select a VCD file.

#### Option B â€“ Direct Mode
```bash
python run.py examples/task5.vcd
```

The tool generates an HTML file and opens it automatically in your browser.

---

## ğŸ§ª What You Will See

For every clock cycle, the visualization shows:

### ğŸ”¹ Pipeline Stages
- IF â€“ Instruction Fetch  
- ID â€“ Instruction Decode  
- EX â€“ Execute  
- MEM â€“ Memory Access  
- WB â€“ Write Back  

### ğŸ”¹ Instruction Flow
- Instructions moving across stages over time
- Bubbles and killed instructions clearly marked

### ğŸ”¹ Hazards & Control
- ğŸ”´ **Red arrows** â†’ Data forwarding paths  
- ğŸŸ¢ **Green arrows** â†’ Taken branches / jumps  
- âšª **Flushes** â†’ Killed instructions  
- â¸ï¸ **Stalls** â†’ Pipeline pauses  

### ğŸ”¹ Register File
- Read and write ports highlighted
- Register values updated per cycle

---

## ğŸ“‚ Repository Structure

```text
RTL-PipelineViewer/
â”‚
â”œâ”€â”€ run.py                     # Main entry point
â”œâ”€â”€ requirements.txt           # Python dependencies
â”œâ”€â”€ README.md                  # Documentation
â”‚
â”œâ”€â”€ src/                       # Core application logic
â”‚   â”œâ”€â”€ main.py
â”‚   â”œâ”€â”€ config.py
â”‚   â”œâ”€â”€ vcd_reader.py
â”‚   â”œâ”€â”€ simulation.py
â”‚   â””â”€â”€ html_view.py
â”‚
â”œâ”€â”€ tools/                     # Additional analysis tools
â”‚   â”œâ”€â”€ generate_pipeline_matrix.py
â”‚   â””â”€â”€ multicycle_riscv_visualizer.py
â”‚
â”œâ”€â”€ configs/                   # Signal mapping configurations
â”‚   â”œâ”€â”€ pipeline.json          # Default 5-stage pipeline mapping
â”‚   â””â”€â”€ ...
â”‚
â””â”€â”€ examples/                  # Example VCD files
    â”œâ”€â”€ task1.vcd
    â””â”€â”€ ...
```

---

## ğŸ› ï¸ Included Tools

### 1ï¸âƒ£ Pipelined Processor Visualizer
```bash
python run.py <vcd_file>
```

Generates an **interactive animated pipeline view**.

Optional:
```bash
python run.py <vcd_file> -c configs/multicycle.json
```

---

### 2ï¸âƒ£ Pipeline Matrix Generator
```bash
python tools/generate_pipeline_matrix.py <vcd_file>
```

Creates a **static HTML table** showing which instruction is in which stage per cycle.  
Useful for reports and quick debugging.

---

### 3ï¸âƒ£ Multi-Cycle Processor Visualizer
```bash
python tools/multicycle_riscv_visualizer.py <vcd_file>
```

For **non-pipelined**, FSM-based RISC-V processors.

---

## âš™ï¸ Configuration System (Important for Students)

RTL designs use different signal names.  
This tool uses **JSON configuration files** to map your RTL signals to the visualizer.

### How to adapt it to your CPU:
1. Copy:
   ```bash
   cp configs/pipeline.json configs/my_cpu.json
   ```
2. Edit signal paths to match your Verilog/Chisel hierarchy
3. Run:
   ```bash
   python run.py my_trace.vcd -c configs/my_cpu.json
   ```

No Python changes required.

---

## ğŸ“ Academic Context

This project was developed to support **computer architecture education** and RISC-V RTL debugging.

**Author:** Joel Agustin Sanchez  
**Supervisor:** M. Sc. Tobias Jauch  
**Department:** Fachgebiet Entwurf Informationstechnischer Systeme (EIS)  
**University:** RPTU Kaiserslautern-Landau  

---

## ğŸ“œ License

This project is intended for **educational and research purposes**.

---

## ğŸ™ Acknowledgements

Inspired by RISC-V teaching laboratories and debugging workflows based on:
- Chisel
- Verilator
- GTKWave
