|spaceinvaders
CLOCK_24[0] => kbd_input:control.clock_i
CLOCK_24[1] => ~NO_FANOUT~
CLOCK_50 => pc:player.clock_i
CLOCK_50 => shot:pc_shooter.clock_i
CLOCK_50 => cpu:generate_cpu:0:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:1:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:2:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:3:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:4:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:5:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:6:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:7:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:8:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:9:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:10:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:11:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:12:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:13:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:14:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:15:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:16:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:17:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:18:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:19:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:20:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:21:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:22:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:23:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:24:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:25:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:26:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:27:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:28:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:29:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:30:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:31:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:32:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:33:cpu_x.clock_i
CLOCK_50 => cpu:generate_cpu:34:cpu_x.clock_i
CLOCK_50 => shot:cpu_x_shooter.clock_i
CLOCK_50 => random_gen:rnd.clock
CLOCK_27 => vga_module:vga.clk27m
CLOCK_27 => reset_s.CLK
CLOCK_27 => clock_counter:pc_delay.clock_i
CLOCK_27 => collisor:generate_cpu:0:collision_x.clock
CLOCK_27 => collisor:generate_cpu:1:collision_x.clock
CLOCK_27 => collisor:generate_cpu:2:collision_x.clock
CLOCK_27 => collisor:generate_cpu:3:collision_x.clock
CLOCK_27 => collisor:generate_cpu:4:collision_x.clock
CLOCK_27 => collisor:generate_cpu:5:collision_x.clock
CLOCK_27 => collisor:generate_cpu:6:collision_x.clock
CLOCK_27 => collisor:generate_cpu:7:collision_x.clock
CLOCK_27 => collisor:generate_cpu:8:collision_x.clock
CLOCK_27 => collisor:generate_cpu:9:collision_x.clock
CLOCK_27 => collisor:generate_cpu:10:collision_x.clock
CLOCK_27 => collisor:generate_cpu:11:collision_x.clock
CLOCK_27 => collisor:generate_cpu:12:collision_x.clock
CLOCK_27 => collisor:generate_cpu:13:collision_x.clock
CLOCK_27 => collisor:generate_cpu:14:collision_x.clock
CLOCK_27 => collisor:generate_cpu:15:collision_x.clock
CLOCK_27 => collisor:generate_cpu:16:collision_x.clock
CLOCK_27 => collisor:generate_cpu:17:collision_x.clock
CLOCK_27 => collisor:generate_cpu:18:collision_x.clock
CLOCK_27 => collisor:generate_cpu:19:collision_x.clock
CLOCK_27 => collisor:generate_cpu:20:collision_x.clock
CLOCK_27 => collisor:generate_cpu:21:collision_x.clock
CLOCK_27 => collisor:generate_cpu:22:collision_x.clock
CLOCK_27 => collisor:generate_cpu:23:collision_x.clock
CLOCK_27 => collisor:generate_cpu:24:collision_x.clock
CLOCK_27 => collisor:generate_cpu:25:collision_x.clock
CLOCK_27 => collisor:generate_cpu:26:collision_x.clock
CLOCK_27 => collisor:generate_cpu:27:collision_x.clock
CLOCK_27 => collisor:generate_cpu:28:collision_x.clock
CLOCK_27 => collisor:generate_cpu:29:collision_x.clock
CLOCK_27 => collisor:generate_cpu:30:collision_x.clock
CLOCK_27 => collisor:generate_cpu:31:collision_x.clock
CLOCK_27 => collisor:generate_cpu:32:collision_x.clock
CLOCK_27 => collisor:generate_cpu:33:collision_x.clock
CLOCK_27 => collisor:generate_cpu:34:collision_x.clock
CLOCK_27 => clock_counter:enemy_shot_clock.clock_i
CLOCK_27 => collisor:collision_x.clock
CLOCK_27 => state~5.DATAIN
KEY[0] => vga_module:vga.reset
KEY[0] => reset_s.PRESET
KEY[0] => state~7.DATAIN
KEY[1] => kbd_input:control.hold_i
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
HEX0[0] <= score:show_score.score_o[0]
HEX0[1] <= score:show_score.score_o[1]
HEX0[2] <= score:show_score.score_o[2]
HEX0[3] <= score:show_score.score_o[3]
HEX0[4] <= score:show_score.score_o[4]
HEX0[5] <= score:show_score.score_o[5]
HEX0[6] <= score:show_score.score_o[6]
HEX1[0] <= score:show_score.score_o[7]
HEX1[1] <= score:show_score.score_o[8]
HEX1[2] <= score:show_score.score_o[9]
HEX1[3] <= score:show_score.score_o[10]
HEX1[4] <= score:show_score.score_o[11]
HEX1[5] <= score:show_score.score_o[12]
HEX1[6] <= score:show_score.score_o[13]
HEX2[0] <= score:show_score.score_o[14]
HEX2[1] <= score:show_score.score_o[15]
HEX2[2] <= score:show_score.score_o[16]
HEX2[3] <= score:show_score.score_o[17]
HEX2[4] <= score:show_score.score_o[18]
HEX2[5] <= score:show_score.score_o[19]
HEX2[6] <= score:show_score.score_o[20]
HEX3[0] <= score:show_score.score_o[21]
HEX3[1] <= score:show_score.score_o[22]
HEX3[2] <= score:show_score.score_o[23]
HEX3[3] <= score:show_score.score_o[24]
HEX3[4] <= score:show_score.score_o[25]
HEX3[5] <= score:show_score.score_o[26]
HEX3[6] <= score:show_score.score_o[27]
LEDG[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
PS2_DAT <> kbd_input:control.PS2_DAT
PS2_CLK <> kbd_input:control.PS2_CLK
VGA_R[0] <= vga_module:vga.red[0]
VGA_R[1] <= vga_module:vga.red[1]
VGA_R[2] <= vga_module:vga.red[2]
VGA_R[3] <= vga_module:vga.red[3]
VGA_G[0] <= vga_module:vga.green[0]
VGA_G[1] <= vga_module:vga.green[1]
VGA_G[2] <= vga_module:vga.green[2]
VGA_G[3] <= vga_module:vga.green[3]
VGA_B[0] <= vga_module:vga.blue[0]
VGA_B[1] <= vga_module:vga.blue[1]
VGA_B[2] <= vga_module:vga.blue[2]
VGA_B[3] <= vga_module:vga.blue[3]
VGA_HS <= vga_module:vga.hsync
VGA_VS <= vga_module:vga.vsync


|spaceinvaders|kbd_input:control
clock_i => kbdex_ctrl:kbd_ctrl.clk
reset_i => kbdex_ctrl:kbd_ctrl.resetn
hold_i => kbdex_ctrl:kbd_ctrl.en
PS2_DAT <> kbdex_ctrl:kbd_ctrl.ps2_data
PS2_CLK <> kbdex_ctrl:kbd_ctrl.ps2_clk
shot_o <= shot_o.DB_MAX_OUTPUT_PORT_TYPE
move_o <= move_o.DB_MAX_OUTPUT_PORT_TYPE
control_o[0] <= control_o.DB_MAX_OUTPUT_PORT_TYPE
control_o[1] <= control_o.DB_MAX_OUTPUT_PORT_TYPE
control_o[2] <= control_o.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|kbd_input:control|kbdex_ctrl:kbd_ctrl
ps2_data <> ps2_iobase:ps2_ctrl.ps2_data
ps2_clk <> ps2_iobase:ps2_ctrl.ps2_clk
clk => ps2_iobase:ps2_ctrl.clk
clk => hdata[0].CLK
clk => hdata[1].CLK
clk => hdata[2].CLK
clk => hdata[3].CLK
clk => hdata[4].CLK
clk => hdata[5].CLK
clk => hdata[6].CLK
clk => hdata[7].CLK
clk => sigsending.CLK
clk => sigsend.CLK
clk => siguplights.CLK
clk => laststate[0].CLK
clk => laststate[1].CLK
clk => laststate[2].CLK
clk => key_on[0]~reg0.CLK
clk => key_on[1]~reg0.CLK
clk => key_on[2]~reg0.CLK
clk => key2code[0].CLK
clk => key2code[1].CLK
clk => key2code[2].CLK
clk => key2code[3].CLK
clk => key2code[4].CLK
clk => key2code[5].CLK
clk => key2code[6].CLK
clk => key2code[7].CLK
clk => key2code[8].CLK
clk => key2code[9].CLK
clk => key2code[10].CLK
clk => key2code[11].CLK
clk => key2code[12].CLK
clk => key2code[13].CLK
clk => key2code[14].CLK
clk => key2code[15].CLK
clk => key1code[0].CLK
clk => key1code[1].CLK
clk => key1code[2].CLK
clk => key1code[3].CLK
clk => key1code[4].CLK
clk => key1code[5].CLK
clk => key1code[6].CLK
clk => key1code[7].CLK
clk => key1code[8].CLK
clk => key1code[9].CLK
clk => key1code[10].CLK
clk => key1code[11].CLK
clk => key1code[12].CLK
clk => key1code[13].CLK
clk => key1code[14].CLK
clk => key1code[15].CLK
clk => key0code[0].CLK
clk => key0code[1].CLK
clk => key0code[2].CLK
clk => key0code[3].CLK
clk => key0code[4].CLK
clk => key0code[5].CLK
clk => key0code[6].CLK
clk => key0code[7].CLK
clk => key0code[8].CLK
clk => key0code[9].CLK
clk => key0code[10].CLK
clk => key0code[11].CLK
clk => key0code[12].CLK
clk => key0code[13].CLK
clk => key0code[14].CLK
clk => key0code[15].CLK
clk => fetchdata[0].CLK
clk => fetchdata[1].CLK
clk => fetchdata[2].CLK
clk => fetchdata[3].CLK
clk => fetchdata[4].CLK
clk => fetchdata[5].CLK
clk => fetchdata[6].CLK
clk => fetchdata[7].CLK
clk => cmdstate~8.DATAIN
clk => state~1.DATAIN
en => ps2_iobase:ps2_ctrl.en
en => state.CLRDP.OUTPUTSELECT
en => state.EXT1.OUTPUTSELECT
en => state.EXT0.OUTPUTSELECT
en => state.RELEASE.OUTPUTSELECT
en => state.CODE.OUTPUTSELECT
en => state.DECODE.OUTPUTSELECT
en => state.FETCH.OUTPUTSELECT
en => state.IDLE.OUTPUTSELECT
en => process_15.IN0
resetn => ps2_iobase:ps2_ctrl.resetn
resetn => key_on[0]~reg0.ACLR
resetn => key_on[1]~reg0.ACLR
resetn => key_on[2]~reg0.ACLR
resetn => KEY2.IN1
resetn => KEY1.IN1
resetn => KEY0.IN1
resetn => process_0.IN1
resetn => process_15.IN1
resetn => process_13.IN1
resetn => fetchdata[0].ACLR
resetn => fetchdata[1].ACLR
resetn => fetchdata[2].ACLR
resetn => fetchdata[3].ACLR
resetn => fetchdata[4].ACLR
resetn => fetchdata[5].ACLR
resetn => fetchdata[6].ACLR
resetn => fetchdata[7].ACLR
resetn => process_4.IN1
lights[0] => Equal20.IN2
lights[0] => laststate[0].DATAIN
lights[1] => Equal20.IN1
lights[1] => laststate[1].DATAIN
lights[2] => Equal20.IN0
lights[2] => laststate[2].DATAIN
key_on[0] <= key_on[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_on[1] <= key_on[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_on[2] <= key_on[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[0] <= key0code[0].DB_MAX_OUTPUT_PORT_TYPE
key_code[1] <= key0code[1].DB_MAX_OUTPUT_PORT_TYPE
key_code[2] <= key0code[2].DB_MAX_OUTPUT_PORT_TYPE
key_code[3] <= key0code[3].DB_MAX_OUTPUT_PORT_TYPE
key_code[4] <= key0code[4].DB_MAX_OUTPUT_PORT_TYPE
key_code[5] <= key0code[5].DB_MAX_OUTPUT_PORT_TYPE
key_code[6] <= key0code[6].DB_MAX_OUTPUT_PORT_TYPE
key_code[7] <= key0code[7].DB_MAX_OUTPUT_PORT_TYPE
key_code[8] <= key0code[8].DB_MAX_OUTPUT_PORT_TYPE
key_code[9] <= key0code[9].DB_MAX_OUTPUT_PORT_TYPE
key_code[10] <= key0code[10].DB_MAX_OUTPUT_PORT_TYPE
key_code[11] <= key0code[11].DB_MAX_OUTPUT_PORT_TYPE
key_code[12] <= key0code[12].DB_MAX_OUTPUT_PORT_TYPE
key_code[13] <= key0code[13].DB_MAX_OUTPUT_PORT_TYPE
key_code[14] <= key0code[14].DB_MAX_OUTPUT_PORT_TYPE
key_code[15] <= key0code[15].DB_MAX_OUTPUT_PORT_TYPE
key_code[16] <= key1code[0].DB_MAX_OUTPUT_PORT_TYPE
key_code[17] <= key1code[1].DB_MAX_OUTPUT_PORT_TYPE
key_code[18] <= key1code[2].DB_MAX_OUTPUT_PORT_TYPE
key_code[19] <= key1code[3].DB_MAX_OUTPUT_PORT_TYPE
key_code[20] <= key1code[4].DB_MAX_OUTPUT_PORT_TYPE
key_code[21] <= key1code[5].DB_MAX_OUTPUT_PORT_TYPE
key_code[22] <= key1code[6].DB_MAX_OUTPUT_PORT_TYPE
key_code[23] <= key1code[7].DB_MAX_OUTPUT_PORT_TYPE
key_code[24] <= key1code[8].DB_MAX_OUTPUT_PORT_TYPE
key_code[25] <= key1code[9].DB_MAX_OUTPUT_PORT_TYPE
key_code[26] <= key1code[10].DB_MAX_OUTPUT_PORT_TYPE
key_code[27] <= key1code[11].DB_MAX_OUTPUT_PORT_TYPE
key_code[28] <= key1code[12].DB_MAX_OUTPUT_PORT_TYPE
key_code[29] <= key1code[13].DB_MAX_OUTPUT_PORT_TYPE
key_code[30] <= key1code[14].DB_MAX_OUTPUT_PORT_TYPE
key_code[31] <= key1code[15].DB_MAX_OUTPUT_PORT_TYPE
key_code[32] <= key2code[0].DB_MAX_OUTPUT_PORT_TYPE
key_code[33] <= key2code[1].DB_MAX_OUTPUT_PORT_TYPE
key_code[34] <= key2code[2].DB_MAX_OUTPUT_PORT_TYPE
key_code[35] <= key2code[3].DB_MAX_OUTPUT_PORT_TYPE
key_code[36] <= key2code[4].DB_MAX_OUTPUT_PORT_TYPE
key_code[37] <= key2code[5].DB_MAX_OUTPUT_PORT_TYPE
key_code[38] <= key2code[6].DB_MAX_OUTPUT_PORT_TYPE
key_code[39] <= key2code[7].DB_MAX_OUTPUT_PORT_TYPE
key_code[40] <= key2code[8].DB_MAX_OUTPUT_PORT_TYPE
key_code[41] <= key2code[9].DB_MAX_OUTPUT_PORT_TYPE
key_code[42] <= key2code[10].DB_MAX_OUTPUT_PORT_TYPE
key_code[43] <= key2code[11].DB_MAX_OUTPUT_PORT_TYPE
key_code[44] <= key2code[12].DB_MAX_OUTPUT_PORT_TYPE
key_code[45] <= key2code[13].DB_MAX_OUTPUT_PORT_TYPE
key_code[46] <= key2code[14].DB_MAX_OUTPUT_PORT_TYPE
key_code[47] <= key2code[15].DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|kbd_input:control|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl
ps2_data <> ps2_data
ps2_clk <> ps2_clk
clk => sigclkheld.CLK
clk => sigclkreleased.CLK
clk => ps2_clk~reg0.CLK
clk => ps2_clk~en.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => send_rdy~reg0.CLK
clk => countclk[0].CLK
clk => countclk[1].CLK
clk => countclk[2].CLK
clk => countclk[3].CLK
clk => countclk[4].CLK
clk => countclk[5].CLK
clk => countclk[6].CLK
clk => countclk[7].CLK
clk => countclk[8].CLK
clk => countclk[9].CLK
clk => countclk[10].CLK
clk => countclk[11].CLK
clk => countclk[12].CLK
clk => countclk[13].CLK
clk => countclk[14].CLK
clk => countclk[15].CLK
clk => countclk[16].CLK
clk => countclk[17].CLK
clk => countclk[18].CLK
clk => sigtrigger.CLK
clk => rcount[0].CLK
clk => rcount[1].CLK
clk => rcount[2].CLK
clk => rcount[3].CLK
clk => rcount[4].CLK
clk => rcount[5].CLK
clk => rcount[6].CLK
clk => rcount[7].CLK
clk => fcount[0].CLK
clk => fcount[1].CLK
clk => fcount[2].CLK
clk => fcount[3].CLK
clk => fcount[4].CLK
clk => fcount[5].CLK
clk => fcount[6].CLK
clk => fcount[7].CLK
en => odata_rdy.IN1
en => fcount[7].ENA
en => fcount[6].ENA
en => fcount[5].ENA
en => fcount[4].ENA
en => fcount[3].ENA
en => fcount[2].ENA
en => fcount[1].ENA
en => fcount[0].ENA
en => rcount[7].ENA
en => rcount[6].ENA
en => rcount[5].ENA
en => rcount[4].ENA
en => rcount[3].ENA
en => rcount[2].ENA
en => rcount[1].ENA
en => sigtrigger.ENA
en => rcount[0].ENA
resetn => send_rdy.IN1
resetn => send_rdy~reg0.PRESET
resetn => FROMPS2.IN1
resetn => sigtrigger.ACLR
resetn => rcount[0].ACLR
resetn => rcount[1].ACLR
resetn => rcount[2].ACLR
resetn => rcount[3].ACLR
resetn => rcount[4].ACLR
resetn => rcount[5].ACLR
resetn => rcount[6].ACLR
resetn => rcount[7].ACLR
resetn => fcount[0].ACLR
resetn => fcount[1].ACLR
resetn => fcount[2].ACLR
resetn => fcount[3].ACLR
resetn => fcount[4].ACLR
resetn => fcount[5].ACLR
resetn => fcount[6].ACLR
resetn => fcount[7].ACLR
resetn => process_2.IN1
resetn => TOPS2.IN1
idata_rdy => hdata[0].CLK
idata_rdy => hdata[1].CLK
idata_rdy => hdata[2].CLK
idata_rdy => hdata[3].CLK
idata_rdy => hdata[4].CLK
idata_rdy => hdata[5].CLK
idata_rdy => hdata[6].CLK
idata_rdy => hdata[7].CLK
idata_rdy => sigsending.CLK
idata[0] => hdata[0].DATAIN
idata[1] => hdata[1].DATAIN
idata[2] => hdata[2].DATAIN
idata[3] => hdata[3].DATAIN
idata[4] => hdata[4].DATAIN
idata[5] => hdata[5].DATAIN
idata[6] => hdata[6].DATAIN
idata[7] => hdata[7].DATAIN
send_rdy <= send_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata_rdy <= odata_rdy.DB_MAX_OUTPUT_PORT_TYPE
odata[0] <= sdata[0].DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= sdata[1].DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= sdata[2].DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= sdata[3].DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= sdata[4].DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= sdata[5].DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= sdata[6].DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= sdata[7].DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|vga_module:vga
clk27M => vgacon:vga_component.clk27M
clk27M => video_address[0].CLK
clk27M => video_address[1].CLK
clk27M => video_address[2].CLK
clk27M => video_address[3].CLK
clk27M => video_address[4].CLK
clk27M => video_address[5].CLK
clk27M => video_address[6].CLK
clk27M => video_address[7].CLK
clk27M => video_address[8].CLK
clk27M => video_address[9].CLK
clk27M => video_address[10].CLK
clk27M => video_address[11].CLK
clk27M => video_address[12].CLK
clk27M => video_address[13].CLK
clk27M => video_address[14].CLK
clk27M => video_word[0].CLK
clk27M => video_word[1].CLK
clk27M => video_word[2].CLK
clk27M => vgacon:vga_component.write_clk
reset => vgacon:vga_component.rstn
game_state_i.START => Selector0.IN4
game_state_i.START => Selector1.IN4
game_state_i.START => Selector2.IN4
game_state_i.PLAYING => Selector0.IN5
game_state_i.PLAYING => Selector1.IN5
game_state_i.PLAYING => Selector2.IN5
game_state_i.GAME_OVER_STATE => Selector0.IN6
game_state_i.GAME_OVER_STATE => Selector1.IN6
game_state_i.GAME_OVER_STATE => Selector2.IN6
game_state_i.WIN => Selector0.IN7
game_state_i.WIN => Selector1.IN7
game_state_i.WIN => Selector2.IN7
nave_x[0] => Add22.IN16
nave_x[0] => LessThan17.IN30
nave_x[0] => LessThan18.IN30
nave_x[0] => LessThan21.IN30
nave_x[0] => LessThan22.IN30
nave_x[0] => Add23.IN30
nave_x[1] => Add22.IN15
nave_x[1] => LessThan17.IN29
nave_x[1] => LessThan18.IN29
nave_x[1] => LessThan21.IN29
nave_x[1] => LessThan22.IN29
nave_x[1] => Add23.IN29
nave_x[2] => Add22.IN14
nave_x[2] => Add29.IN12
nave_x[2] => LessThan18.IN28
nave_x[2] => LessThan21.IN28
nave_x[2] => Add35.IN12
nave_x[2] => Add23.IN28
nave_x[3] => Add22.IN13
nave_x[3] => Add29.IN11
nave_x[3] => Add30.IN10
nave_x[3] => LessThan21.IN27
nave_x[3] => Add35.IN11
nave_x[3] => Add23.IN27
nave_x[4] => Add22.IN12
nave_x[4] => Add29.IN10
nave_x[4] => Add30.IN9
nave_x[4] => LessThan21.IN26
nave_x[4] => Add35.IN10
nave_x[4] => Add23.IN26
nave_x[5] => Add22.IN11
nave_x[5] => Add29.IN9
nave_x[5] => Add30.IN8
nave_x[5] => LessThan21.IN25
nave_x[5] => Add35.IN9
nave_x[5] => Add23.IN25
nave_x[6] => Add22.IN10
nave_x[6] => Add29.IN8
nave_x[6] => Add30.IN7
nave_x[6] => LessThan21.IN24
nave_x[6] => Add35.IN8
nave_x[6] => Add23.IN24
nave_x[7] => Add22.IN9
nave_x[7] => Add29.IN7
nave_x[7] => Add30.IN6
nave_x[7] => LessThan21.IN23
nave_x[7] => Add35.IN7
nave_x[7] => Add23.IN23
nave_y[0] => Add21.IN16
nave_y[0] => LessThan13.IN17
nave_y[0] => Add28.IN14
nave_y[0] => LessThan15.IN15
nave_y[0] => LessThan16.IN17
nave_y[0] => Add32.IN16
nave_y[0] => LessThan19.IN17
nave_y[0] => Add34.IN16
nave_y[0] => LessThan20.IN17
nave_y[0] => Add24.IN30
nave_y[1] => Add21.IN15
nave_y[1] => LessThan13.IN16
nave_y[1] => Add28.IN13
nave_y[1] => LessThan15.IN14
nave_y[1] => Add31.IN12
nave_y[1] => Add33.IN12
nave_y[1] => Add24.IN29
nave_y[2] => Add21.IN13
nave_y[2] => Add21.IN14
nave_y[2] => Add28.IN11
nave_y[2] => Add28.IN12
nave_y[2] => Add31.IN11
nave_y[2] => Add33.IN11
nave_y[2] => Add24.IN28
nave_y[3] => Add20.IN8
nave_y[3] => Add28.IN9
nave_y[3] => Add28.IN10
nave_y[3] => Add31.IN10
nave_y[3] => Add33.IN10
nave_y[3] => Add24.IN27
nave_y[4] => Add20.IN7
nave_y[4] => Add28.IN7
nave_y[4] => Add28.IN8
nave_y[4] => Add31.IN9
nave_y[4] => Add33.IN9
nave_y[4] => Add24.IN26
nave_y[5] => Add20.IN6
nave_y[5] => Add28.IN5
nave_y[5] => Add28.IN6
nave_y[5] => Add31.IN8
nave_y[5] => Add33.IN8
nave_y[5] => Add24.IN25
nave_y[6] => Add20.IN5
nave_y[6] => Add28.IN3
nave_y[6] => Add28.IN4
nave_y[6] => Add31.IN7
nave_y[6] => Add33.IN7
nave_y[6] => Add24.IN24
nave_d => video_word.OUTPUTSELECT
nave_d => video_word.OUTPUTSELECT
tiro_x[0] => Add11.IN9
tiro_x[0] => Equal0.IN16
tiro_x[0] => Equal1.IN18
tiro_x[0] => Equal2.IN18
tiro_x[1] => Add11.IN8
tiro_x[1] => Equal0.IN15
tiro_x[1] => Equal1.IN17
tiro_x[1] => Equal2.IN17
tiro_x[2] => Add11.IN7
tiro_x[2] => Equal0.IN14
tiro_x[2] => Equal1.IN16
tiro_x[2] => Equal2.IN16
tiro_x[3] => Add11.IN6
tiro_x[3] => Equal0.IN13
tiro_x[3] => Equal1.IN15
tiro_x[3] => Equal2.IN15
tiro_x[4] => Add11.IN5
tiro_x[4] => Equal0.IN12
tiro_x[4] => Equal1.IN14
tiro_x[4] => Equal2.IN14
tiro_x[5] => Add11.IN4
tiro_x[5] => Add13.IN18
tiro_x[5] => Add16.IN22
tiro_x[5] => Add19.IN21
tiro_x[6] => Add11.IN3
tiro_x[6] => Add13.IN17
tiro_x[6] => Add16.IN21
tiro_x[6] => Add19.IN20
tiro_x[7] => Add11.IN2
tiro_x[7] => Add13.IN16
tiro_x[7] => Add16.IN20
tiro_x[7] => Add19.IN19
tiro_y[0] => Add11.IN16
tiro_y[0] => Add12.IN14
tiro_y[0] => Add13.IN20
tiro_y[0] => Add14.IN14
tiro_y[0] => Add18.IN16
tiro_y[0] => Add19.IN22
tiro_y[1] => Add11.IN15
tiro_y[1] => Add12.IN13
tiro_y[1] => Add13.IN19
tiro_y[1] => Add14.IN13
tiro_y[1] => Add17.IN12
tiro_y[2] => Add11.IN14
tiro_y[2] => Add12.IN11
tiro_y[2] => Add12.IN12
tiro_y[2] => Add14.IN12
tiro_y[2] => Add17.IN11
tiro_y[3] => Add11.IN13
tiro_y[3] => Add12.IN9
tiro_y[3] => Add12.IN10
tiro_y[3] => Add14.IN11
tiro_y[3] => Add17.IN10
tiro_y[4] => Add11.IN12
tiro_y[4] => Add12.IN7
tiro_y[4] => Add12.IN8
tiro_y[4] => Add14.IN10
tiro_y[4] => Add17.IN9
tiro_y[5] => Add11.IN11
tiro_y[5] => Add12.IN5
tiro_y[5] => Add12.IN6
tiro_y[5] => Add14.IN9
tiro_y[5] => Add17.IN8
tiro_y[6] => Add11.IN10
tiro_y[6] => Add12.IN3
tiro_y[6] => Add12.IN4
tiro_y[6] => Add14.IN8
tiro_y[6] => Add17.IN7
tiro_enemy_x[0] => Add351.IN9
tiro_enemy_x[0] => Equal3.IN16
tiro_enemy_x[0] => Equal4.IN18
tiro_enemy_x[1] => Add351.IN8
tiro_enemy_x[1] => Equal3.IN15
tiro_enemy_x[1] => Equal4.IN17
tiro_enemy_x[2] => Add351.IN7
tiro_enemy_x[2] => Equal3.IN14
tiro_enemy_x[2] => Equal4.IN16
tiro_enemy_x[3] => Add351.IN6
tiro_enemy_x[3] => Equal3.IN13
tiro_enemy_x[3] => Equal4.IN15
tiro_enemy_x[4] => Add351.IN5
tiro_enemy_x[4] => Equal3.IN12
tiro_enemy_x[4] => Equal4.IN14
tiro_enemy_x[5] => Add351.IN4
tiro_enemy_x[5] => Add353.IN18
tiro_enemy_x[5] => Add356.IN22
tiro_enemy_x[6] => Add351.IN3
tiro_enemy_x[6] => Add353.IN17
tiro_enemy_x[6] => Add356.IN21
tiro_enemy_x[7] => Add351.IN2
tiro_enemy_x[7] => Add353.IN16
tiro_enemy_x[7] => Add356.IN20
tiro_enemy_y[0] => Add351.IN16
tiro_enemy_y[0] => Add352.IN14
tiro_enemy_y[0] => Add353.IN20
tiro_enemy_y[0] => Add354.IN14
tiro_enemy_y[1] => Add351.IN15
tiro_enemy_y[1] => Add352.IN13
tiro_enemy_y[1] => Add353.IN19
tiro_enemy_y[1] => Add354.IN13
tiro_enemy_y[2] => Add351.IN14
tiro_enemy_y[2] => Add352.IN11
tiro_enemy_y[2] => Add352.IN12
tiro_enemy_y[2] => Add354.IN12
tiro_enemy_y[3] => Add351.IN13
tiro_enemy_y[3] => Add352.IN9
tiro_enemy_y[3] => Add352.IN10
tiro_enemy_y[3] => Add354.IN11
tiro_enemy_y[4] => Add351.IN12
tiro_enemy_y[4] => Add352.IN7
tiro_enemy_y[4] => Add352.IN8
tiro_enemy_y[4] => Add354.IN10
tiro_enemy_y[5] => Add351.IN11
tiro_enemy_y[5] => Add352.IN5
tiro_enemy_y[5] => Add352.IN6
tiro_enemy_y[5] => Add354.IN9
tiro_enemy_y[6] => Add351.IN10
tiro_enemy_y[6] => Add352.IN3
tiro_enemy_y[6] => Add352.IN4
tiro_enemy_y[6] => Add354.IN8
cpu_e[0] => video_word.OUTPUTSELECT
cpu_e[0] => video_word.OUTPUTSELECT
cpu_e[0] => video_word.OUTPUTSELECT
cpu_e[1] => video_word.OUTPUTSELECT
cpu_e[1] => video_word.OUTPUTSELECT
cpu_e[1] => video_word.OUTPUTSELECT
cpu_e[2] => video_word.OUTPUTSELECT
cpu_e[2] => video_word.OUTPUTSELECT
cpu_e[2] => video_word.OUTPUTSELECT
cpu_e[3] => video_word.OUTPUTSELECT
cpu_e[3] => video_word.OUTPUTSELECT
cpu_e[3] => video_word.OUTPUTSELECT
cpu_e[4] => video_word.OUTPUTSELECT
cpu_e[4] => video_word.OUTPUTSELECT
cpu_e[4] => video_word.OUTPUTSELECT
cpu_e[5] => video_word.OUTPUTSELECT
cpu_e[5] => video_word.OUTPUTSELECT
cpu_e[5] => video_word.OUTPUTSELECT
cpu_e[6] => video_word.OUTPUTSELECT
cpu_e[6] => video_word.OUTPUTSELECT
cpu_e[6] => video_word.OUTPUTSELECT
cpu_e[7] => video_word.OUTPUTSELECT
cpu_e[7] => video_word.OUTPUTSELECT
cpu_e[7] => video_word.OUTPUTSELECT
cpu_e[8] => video_word.OUTPUTSELECT
cpu_e[8] => video_word.OUTPUTSELECT
cpu_e[8] => video_word.OUTPUTSELECT
cpu_e[9] => video_word.OUTPUTSELECT
cpu_e[9] => video_word.OUTPUTSELECT
cpu_e[9] => video_word.OUTPUTSELECT
cpu_e[10] => video_word.OUTPUTSELECT
cpu_e[10] => video_word.OUTPUTSELECT
cpu_e[10] => video_word.OUTPUTSELECT
cpu_e[11] => video_word.OUTPUTSELECT
cpu_e[11] => video_word.OUTPUTSELECT
cpu_e[11] => video_word.OUTPUTSELECT
cpu_e[12] => video_word.OUTPUTSELECT
cpu_e[12] => video_word.OUTPUTSELECT
cpu_e[12] => video_word.OUTPUTSELECT
cpu_e[13] => video_word.OUTPUTSELECT
cpu_e[13] => video_word.OUTPUTSELECT
cpu_e[13] => video_word.OUTPUTSELECT
cpu_e[14] => video_word.OUTPUTSELECT
cpu_e[14] => video_word.OUTPUTSELECT
cpu_e[14] => video_word.OUTPUTSELECT
cpu_e[15] => video_word.OUTPUTSELECT
cpu_e[15] => video_word.OUTPUTSELECT
cpu_e[15] => video_word.OUTPUTSELECT
cpu_e[16] => video_word.OUTPUTSELECT
cpu_e[16] => video_word.OUTPUTSELECT
cpu_e[16] => video_word.OUTPUTSELECT
cpu_e[17] => video_word.OUTPUTSELECT
cpu_e[17] => video_word.OUTPUTSELECT
cpu_e[17] => video_word.OUTPUTSELECT
cpu_e[18] => video_word.OUTPUTSELECT
cpu_e[18] => video_word.OUTPUTSELECT
cpu_e[18] => video_word.OUTPUTSELECT
cpu_e[19] => video_word.OUTPUTSELECT
cpu_e[19] => video_word.OUTPUTSELECT
cpu_e[19] => video_word.OUTPUTSELECT
cpu_e[20] => video_word.OUTPUTSELECT
cpu_e[20] => video_word.OUTPUTSELECT
cpu_e[20] => video_word.OUTPUTSELECT
cpu_e[21] => video_word.OUTPUTSELECT
cpu_e[21] => video_word.OUTPUTSELECT
cpu_e[21] => video_word.OUTPUTSELECT
cpu_e[22] => video_word.OUTPUTSELECT
cpu_e[22] => video_word.OUTPUTSELECT
cpu_e[22] => video_word.OUTPUTSELECT
cpu_e[23] => video_word.OUTPUTSELECT
cpu_e[23] => video_word.OUTPUTSELECT
cpu_e[23] => video_word.OUTPUTSELECT
cpu_e[24] => video_word.OUTPUTSELECT
cpu_e[24] => video_word.OUTPUTSELECT
cpu_e[24] => video_word.OUTPUTSELECT
cpu_e[25] => video_word.OUTPUTSELECT
cpu_e[25] => video_word.OUTPUTSELECT
cpu_e[25] => video_word.OUTPUTSELECT
cpu_e[26] => video_word.OUTPUTSELECT
cpu_e[26] => video_word.OUTPUTSELECT
cpu_e[26] => video_word.OUTPUTSELECT
cpu_e[27] => video_word.OUTPUTSELECT
cpu_e[27] => video_word.OUTPUTSELECT
cpu_e[27] => video_word.OUTPUTSELECT
cpu_e[28] => video_word.OUTPUTSELECT
cpu_e[28] => video_word.OUTPUTSELECT
cpu_e[28] => video_word.OUTPUTSELECT
cpu_e[29] => video_word.OUTPUTSELECT
cpu_e[29] => video_word.OUTPUTSELECT
cpu_e[29] => video_word.OUTPUTSELECT
cpu_e[30] => video_word.OUTPUTSELECT
cpu_e[30] => video_word.OUTPUTSELECT
cpu_e[30] => video_word.OUTPUTSELECT
cpu_e[31] => video_word.OUTPUTSELECT
cpu_e[31] => video_word.OUTPUTSELECT
cpu_e[31] => video_word.OUTPUTSELECT
cpu_e[32] => video_word.OUTPUTSELECT
cpu_e[32] => video_word.OUTPUTSELECT
cpu_e[32] => video_word.OUTPUTSELECT
cpu_e[33] => video_word.OUTPUTSELECT
cpu_e[33] => video_word.OUTPUTSELECT
cpu_e[33] => video_word.OUTPUTSELECT
cpu_e[34] => video_word.OUTPUTSELECT
cpu_e[34] => video_word.OUTPUTSELECT
cpu_e[34] => video_word.OUTPUTSELECT
cpu_d[0] => video_word.OUTPUTSELECT
cpu_d[0] => video_word.OUTPUTSELECT
cpu_d[0] => video_word.OUTPUTSELECT
cpu_d[1] => video_word.OUTPUTSELECT
cpu_d[1] => video_word.OUTPUTSELECT
cpu_d[1] => video_word.OUTPUTSELECT
cpu_d[2] => video_word.OUTPUTSELECT
cpu_d[2] => video_word.OUTPUTSELECT
cpu_d[2] => video_word.OUTPUTSELECT
cpu_d[3] => video_word.OUTPUTSELECT
cpu_d[3] => video_word.OUTPUTSELECT
cpu_d[3] => video_word.OUTPUTSELECT
cpu_d[4] => video_word.OUTPUTSELECT
cpu_d[4] => video_word.OUTPUTSELECT
cpu_d[4] => video_word.OUTPUTSELECT
cpu_d[5] => video_word.OUTPUTSELECT
cpu_d[5] => video_word.OUTPUTSELECT
cpu_d[5] => video_word.OUTPUTSELECT
cpu_d[6] => video_word.OUTPUTSELECT
cpu_d[6] => video_word.OUTPUTSELECT
cpu_d[6] => video_word.OUTPUTSELECT
cpu_d[7] => video_word.OUTPUTSELECT
cpu_d[7] => video_word.OUTPUTSELECT
cpu_d[7] => video_word.OUTPUTSELECT
cpu_d[8] => video_word.OUTPUTSELECT
cpu_d[8] => video_word.OUTPUTSELECT
cpu_d[8] => video_word.OUTPUTSELECT
cpu_d[9] => video_word.OUTPUTSELECT
cpu_d[9] => video_word.OUTPUTSELECT
cpu_d[9] => video_word.OUTPUTSELECT
cpu_d[10] => video_word.OUTPUTSELECT
cpu_d[10] => video_word.OUTPUTSELECT
cpu_d[10] => video_word.OUTPUTSELECT
cpu_d[11] => video_word.OUTPUTSELECT
cpu_d[11] => video_word.OUTPUTSELECT
cpu_d[11] => video_word.OUTPUTSELECT
cpu_d[12] => video_word.OUTPUTSELECT
cpu_d[12] => video_word.OUTPUTSELECT
cpu_d[12] => video_word.OUTPUTSELECT
cpu_d[13] => video_word.OUTPUTSELECT
cpu_d[13] => video_word.OUTPUTSELECT
cpu_d[13] => video_word.OUTPUTSELECT
cpu_d[14] => video_word.OUTPUTSELECT
cpu_d[14] => video_word.OUTPUTSELECT
cpu_d[14] => video_word.OUTPUTSELECT
cpu_d[15] => video_word.OUTPUTSELECT
cpu_d[15] => video_word.OUTPUTSELECT
cpu_d[15] => video_word.OUTPUTSELECT
cpu_d[16] => video_word.OUTPUTSELECT
cpu_d[16] => video_word.OUTPUTSELECT
cpu_d[16] => video_word.OUTPUTSELECT
cpu_d[17] => video_word.OUTPUTSELECT
cpu_d[17] => video_word.OUTPUTSELECT
cpu_d[17] => video_word.OUTPUTSELECT
cpu_d[18] => video_word.OUTPUTSELECT
cpu_d[18] => video_word.OUTPUTSELECT
cpu_d[18] => video_word.OUTPUTSELECT
cpu_d[19] => video_word.OUTPUTSELECT
cpu_d[19] => video_word.OUTPUTSELECT
cpu_d[19] => video_word.OUTPUTSELECT
cpu_d[20] => video_word.OUTPUTSELECT
cpu_d[20] => video_word.OUTPUTSELECT
cpu_d[20] => video_word.OUTPUTSELECT
cpu_d[21] => video_word.OUTPUTSELECT
cpu_d[21] => video_word.OUTPUTSELECT
cpu_d[21] => video_word.OUTPUTSELECT
cpu_d[22] => video_word.OUTPUTSELECT
cpu_d[22] => video_word.OUTPUTSELECT
cpu_d[22] => video_word.OUTPUTSELECT
cpu_d[23] => video_word.OUTPUTSELECT
cpu_d[23] => video_word.OUTPUTSELECT
cpu_d[23] => video_word.OUTPUTSELECT
cpu_d[24] => video_word.OUTPUTSELECT
cpu_d[24] => video_word.OUTPUTSELECT
cpu_d[24] => video_word.OUTPUTSELECT
cpu_d[25] => video_word.OUTPUTSELECT
cpu_d[25] => video_word.OUTPUTSELECT
cpu_d[25] => video_word.OUTPUTSELECT
cpu_d[26] => video_word.OUTPUTSELECT
cpu_d[26] => video_word.OUTPUTSELECT
cpu_d[26] => video_word.OUTPUTSELECT
cpu_d[27] => video_word.OUTPUTSELECT
cpu_d[27] => video_word.OUTPUTSELECT
cpu_d[27] => video_word.OUTPUTSELECT
cpu_d[28] => video_word.OUTPUTSELECT
cpu_d[28] => video_word.OUTPUTSELECT
cpu_d[28] => video_word.OUTPUTSELECT
cpu_d[29] => video_word.OUTPUTSELECT
cpu_d[29] => video_word.OUTPUTSELECT
cpu_d[29] => video_word.OUTPUTSELECT
cpu_d[30] => video_word.OUTPUTSELECT
cpu_d[30] => video_word.OUTPUTSELECT
cpu_d[30] => video_word.OUTPUTSELECT
cpu_d[31] => video_word.OUTPUTSELECT
cpu_d[31] => video_word.OUTPUTSELECT
cpu_d[31] => video_word.OUTPUTSELECT
cpu_d[32] => video_word.OUTPUTSELECT
cpu_d[32] => video_word.OUTPUTSELECT
cpu_d[32] => video_word.OUTPUTSELECT
cpu_d[33] => video_word.OUTPUTSELECT
cpu_d[33] => video_word.OUTPUTSELECT
cpu_d[33] => video_word.OUTPUTSELECT
cpu_d[34] => video_word.OUTPUTSELECT
cpu_d[34] => video_word.OUTPUTSELECT
cpu_d[34] => video_word.OUTPUTSELECT
cpu_x[0][0] => LessThan161.IN30
cpu_x[0][0] => LessThan162.IN30
cpu_x[0][0] => video_word.OUTPUTSELECT
cpu_x[0][0] => Add348.IN23
cpu_x[0][0] => Add346.IN23
cpu_x[0][1] => LessThan161.IN29
cpu_x[0][1] => Add345.IN14
cpu_x[0][1] => Add348.IN30
cpu_x[0][1] => Add346.IN30
cpu_x[0][2] => LessThan161.IN28
cpu_x[0][2] => Add345.IN13
cpu_x[0][2] => Add348.IN29
cpu_x[0][2] => Add346.IN29
cpu_x[0][3] => LessThan161.IN27
cpu_x[0][3] => Add345.IN12
cpu_x[0][3] => Add348.IN28
cpu_x[0][3] => Add346.IN28
cpu_x[0][4] => LessThan161.IN26
cpu_x[0][4] => Add345.IN11
cpu_x[0][4] => Add348.IN27
cpu_x[0][4] => Add346.IN27
cpu_x[0][5] => LessThan161.IN25
cpu_x[0][5] => Add345.IN10
cpu_x[0][5] => Add348.IN26
cpu_x[0][5] => Add346.IN26
cpu_x[0][6] => LessThan161.IN24
cpu_x[0][6] => Add345.IN9
cpu_x[0][6] => Add348.IN25
cpu_x[0][6] => Add346.IN25
cpu_x[0][7] => LessThan161.IN23
cpu_x[0][7] => Add345.IN8
cpu_x[0][7] => Add348.IN24
cpu_x[0][7] => Add346.IN24
cpu_x[1][0] => LessThan157.IN30
cpu_x[1][0] => LessThan158.IN30
cpu_x[1][0] => video_word.OUTPUTSELECT
cpu_x[1][0] => Add339.IN23
cpu_x[1][0] => Add337.IN23
cpu_x[1][1] => LessThan157.IN29
cpu_x[1][1] => Add336.IN14
cpu_x[1][1] => Add339.IN30
cpu_x[1][1] => Add337.IN30
cpu_x[1][2] => LessThan157.IN28
cpu_x[1][2] => Add336.IN13
cpu_x[1][2] => Add339.IN29
cpu_x[1][2] => Add337.IN29
cpu_x[1][3] => LessThan157.IN27
cpu_x[1][3] => Add336.IN12
cpu_x[1][3] => Add339.IN28
cpu_x[1][3] => Add337.IN28
cpu_x[1][4] => LessThan157.IN26
cpu_x[1][4] => Add336.IN11
cpu_x[1][4] => Add339.IN27
cpu_x[1][4] => Add337.IN27
cpu_x[1][5] => LessThan157.IN25
cpu_x[1][5] => Add336.IN10
cpu_x[1][5] => Add339.IN26
cpu_x[1][5] => Add337.IN26
cpu_x[1][6] => LessThan157.IN24
cpu_x[1][6] => Add336.IN9
cpu_x[1][6] => Add339.IN25
cpu_x[1][6] => Add337.IN25
cpu_x[1][7] => LessThan157.IN23
cpu_x[1][7] => Add336.IN8
cpu_x[1][7] => Add339.IN24
cpu_x[1][7] => Add337.IN24
cpu_x[2][0] => LessThan153.IN30
cpu_x[2][0] => LessThan154.IN30
cpu_x[2][0] => video_word.OUTPUTSELECT
cpu_x[2][0] => Add330.IN23
cpu_x[2][0] => Add328.IN23
cpu_x[2][1] => LessThan153.IN29
cpu_x[2][1] => Add327.IN14
cpu_x[2][1] => Add330.IN30
cpu_x[2][1] => Add328.IN30
cpu_x[2][2] => LessThan153.IN28
cpu_x[2][2] => Add327.IN13
cpu_x[2][2] => Add330.IN29
cpu_x[2][2] => Add328.IN29
cpu_x[2][3] => LessThan153.IN27
cpu_x[2][3] => Add327.IN12
cpu_x[2][3] => Add330.IN28
cpu_x[2][3] => Add328.IN28
cpu_x[2][4] => LessThan153.IN26
cpu_x[2][4] => Add327.IN11
cpu_x[2][4] => Add330.IN27
cpu_x[2][4] => Add328.IN27
cpu_x[2][5] => LessThan153.IN25
cpu_x[2][5] => Add327.IN10
cpu_x[2][5] => Add330.IN26
cpu_x[2][5] => Add328.IN26
cpu_x[2][6] => LessThan153.IN24
cpu_x[2][6] => Add327.IN9
cpu_x[2][6] => Add330.IN25
cpu_x[2][6] => Add328.IN25
cpu_x[2][7] => LessThan153.IN23
cpu_x[2][7] => Add327.IN8
cpu_x[2][7] => Add330.IN24
cpu_x[2][7] => Add328.IN24
cpu_x[3][0] => LessThan149.IN30
cpu_x[3][0] => LessThan150.IN30
cpu_x[3][0] => video_word.OUTPUTSELECT
cpu_x[3][0] => Add321.IN23
cpu_x[3][0] => Add319.IN23
cpu_x[3][1] => LessThan149.IN29
cpu_x[3][1] => Add318.IN14
cpu_x[3][1] => Add321.IN30
cpu_x[3][1] => Add319.IN30
cpu_x[3][2] => LessThan149.IN28
cpu_x[3][2] => Add318.IN13
cpu_x[3][2] => Add321.IN29
cpu_x[3][2] => Add319.IN29
cpu_x[3][3] => LessThan149.IN27
cpu_x[3][3] => Add318.IN12
cpu_x[3][3] => Add321.IN28
cpu_x[3][3] => Add319.IN28
cpu_x[3][4] => LessThan149.IN26
cpu_x[3][4] => Add318.IN11
cpu_x[3][4] => Add321.IN27
cpu_x[3][4] => Add319.IN27
cpu_x[3][5] => LessThan149.IN25
cpu_x[3][5] => Add318.IN10
cpu_x[3][5] => Add321.IN26
cpu_x[3][5] => Add319.IN26
cpu_x[3][6] => LessThan149.IN24
cpu_x[3][6] => Add318.IN9
cpu_x[3][6] => Add321.IN25
cpu_x[3][6] => Add319.IN25
cpu_x[3][7] => LessThan149.IN23
cpu_x[3][7] => Add318.IN8
cpu_x[3][7] => Add321.IN24
cpu_x[3][7] => Add319.IN24
cpu_x[4][0] => LessThan145.IN30
cpu_x[4][0] => LessThan146.IN30
cpu_x[4][0] => video_word.OUTPUTSELECT
cpu_x[4][0] => Add312.IN23
cpu_x[4][0] => Add310.IN23
cpu_x[4][1] => LessThan145.IN29
cpu_x[4][1] => Add309.IN14
cpu_x[4][1] => Add312.IN30
cpu_x[4][1] => Add310.IN30
cpu_x[4][2] => LessThan145.IN28
cpu_x[4][2] => Add309.IN13
cpu_x[4][2] => Add312.IN29
cpu_x[4][2] => Add310.IN29
cpu_x[4][3] => LessThan145.IN27
cpu_x[4][3] => Add309.IN12
cpu_x[4][3] => Add312.IN28
cpu_x[4][3] => Add310.IN28
cpu_x[4][4] => LessThan145.IN26
cpu_x[4][4] => Add309.IN11
cpu_x[4][4] => Add312.IN27
cpu_x[4][4] => Add310.IN27
cpu_x[4][5] => LessThan145.IN25
cpu_x[4][5] => Add309.IN10
cpu_x[4][5] => Add312.IN26
cpu_x[4][5] => Add310.IN26
cpu_x[4][6] => LessThan145.IN24
cpu_x[4][6] => Add309.IN9
cpu_x[4][6] => Add312.IN25
cpu_x[4][6] => Add310.IN25
cpu_x[4][7] => LessThan145.IN23
cpu_x[4][7] => Add309.IN8
cpu_x[4][7] => Add312.IN24
cpu_x[4][7] => Add310.IN24
cpu_x[5][0] => LessThan141.IN30
cpu_x[5][0] => LessThan142.IN30
cpu_x[5][0] => video_word.OUTPUTSELECT
cpu_x[5][0] => Add303.IN23
cpu_x[5][0] => Add301.IN23
cpu_x[5][1] => LessThan141.IN29
cpu_x[5][1] => Add300.IN14
cpu_x[5][1] => Add303.IN30
cpu_x[5][1] => Add301.IN30
cpu_x[5][2] => LessThan141.IN28
cpu_x[5][2] => Add300.IN13
cpu_x[5][2] => Add303.IN29
cpu_x[5][2] => Add301.IN29
cpu_x[5][3] => LessThan141.IN27
cpu_x[5][3] => Add300.IN12
cpu_x[5][3] => Add303.IN28
cpu_x[5][3] => Add301.IN28
cpu_x[5][4] => LessThan141.IN26
cpu_x[5][4] => Add300.IN11
cpu_x[5][4] => Add303.IN27
cpu_x[5][4] => Add301.IN27
cpu_x[5][5] => LessThan141.IN25
cpu_x[5][5] => Add300.IN10
cpu_x[5][5] => Add303.IN26
cpu_x[5][5] => Add301.IN26
cpu_x[5][6] => LessThan141.IN24
cpu_x[5][6] => Add300.IN9
cpu_x[5][6] => Add303.IN25
cpu_x[5][6] => Add301.IN25
cpu_x[5][7] => LessThan141.IN23
cpu_x[5][7] => Add300.IN8
cpu_x[5][7] => Add303.IN24
cpu_x[5][7] => Add301.IN24
cpu_x[6][0] => LessThan137.IN30
cpu_x[6][0] => LessThan138.IN30
cpu_x[6][0] => video_word.OUTPUTSELECT
cpu_x[6][0] => Add294.IN23
cpu_x[6][0] => Add292.IN23
cpu_x[6][1] => LessThan137.IN29
cpu_x[6][1] => Add291.IN14
cpu_x[6][1] => Add294.IN30
cpu_x[6][1] => Add292.IN30
cpu_x[6][2] => LessThan137.IN28
cpu_x[6][2] => Add291.IN13
cpu_x[6][2] => Add294.IN29
cpu_x[6][2] => Add292.IN29
cpu_x[6][3] => LessThan137.IN27
cpu_x[6][3] => Add291.IN12
cpu_x[6][3] => Add294.IN28
cpu_x[6][3] => Add292.IN28
cpu_x[6][4] => LessThan137.IN26
cpu_x[6][4] => Add291.IN11
cpu_x[6][4] => Add294.IN27
cpu_x[6][4] => Add292.IN27
cpu_x[6][5] => LessThan137.IN25
cpu_x[6][5] => Add291.IN10
cpu_x[6][5] => Add294.IN26
cpu_x[6][5] => Add292.IN26
cpu_x[6][6] => LessThan137.IN24
cpu_x[6][6] => Add291.IN9
cpu_x[6][6] => Add294.IN25
cpu_x[6][6] => Add292.IN25
cpu_x[6][7] => LessThan137.IN23
cpu_x[6][7] => Add291.IN8
cpu_x[6][7] => Add294.IN24
cpu_x[6][7] => Add292.IN24
cpu_x[7][0] => LessThan133.IN30
cpu_x[7][0] => LessThan134.IN30
cpu_x[7][0] => video_word.OUTPUTSELECT
cpu_x[7][0] => Add285.IN23
cpu_x[7][0] => Add283.IN23
cpu_x[7][1] => LessThan133.IN29
cpu_x[7][1] => Add282.IN14
cpu_x[7][1] => Add285.IN30
cpu_x[7][1] => Add283.IN30
cpu_x[7][2] => LessThan133.IN28
cpu_x[7][2] => Add282.IN13
cpu_x[7][2] => Add285.IN29
cpu_x[7][2] => Add283.IN29
cpu_x[7][3] => LessThan133.IN27
cpu_x[7][3] => Add282.IN12
cpu_x[7][3] => Add285.IN28
cpu_x[7][3] => Add283.IN28
cpu_x[7][4] => LessThan133.IN26
cpu_x[7][4] => Add282.IN11
cpu_x[7][4] => Add285.IN27
cpu_x[7][4] => Add283.IN27
cpu_x[7][5] => LessThan133.IN25
cpu_x[7][5] => Add282.IN10
cpu_x[7][5] => Add285.IN26
cpu_x[7][5] => Add283.IN26
cpu_x[7][6] => LessThan133.IN24
cpu_x[7][6] => Add282.IN9
cpu_x[7][6] => Add285.IN25
cpu_x[7][6] => Add283.IN25
cpu_x[7][7] => LessThan133.IN23
cpu_x[7][7] => Add282.IN8
cpu_x[7][7] => Add285.IN24
cpu_x[7][7] => Add283.IN24
cpu_x[8][0] => LessThan129.IN30
cpu_x[8][0] => LessThan130.IN30
cpu_x[8][0] => video_word.OUTPUTSELECT
cpu_x[8][0] => Add276.IN23
cpu_x[8][0] => Add274.IN23
cpu_x[8][1] => LessThan129.IN29
cpu_x[8][1] => Add273.IN14
cpu_x[8][1] => Add276.IN30
cpu_x[8][1] => Add274.IN30
cpu_x[8][2] => LessThan129.IN28
cpu_x[8][2] => Add273.IN13
cpu_x[8][2] => Add276.IN29
cpu_x[8][2] => Add274.IN29
cpu_x[8][3] => LessThan129.IN27
cpu_x[8][3] => Add273.IN12
cpu_x[8][3] => Add276.IN28
cpu_x[8][3] => Add274.IN28
cpu_x[8][4] => LessThan129.IN26
cpu_x[8][4] => Add273.IN11
cpu_x[8][4] => Add276.IN27
cpu_x[8][4] => Add274.IN27
cpu_x[8][5] => LessThan129.IN25
cpu_x[8][5] => Add273.IN10
cpu_x[8][5] => Add276.IN26
cpu_x[8][5] => Add274.IN26
cpu_x[8][6] => LessThan129.IN24
cpu_x[8][6] => Add273.IN9
cpu_x[8][6] => Add276.IN25
cpu_x[8][6] => Add274.IN25
cpu_x[8][7] => LessThan129.IN23
cpu_x[8][7] => Add273.IN8
cpu_x[8][7] => Add276.IN24
cpu_x[8][7] => Add274.IN24
cpu_x[9][0] => LessThan125.IN30
cpu_x[9][0] => LessThan126.IN30
cpu_x[9][0] => video_word.OUTPUTSELECT
cpu_x[9][0] => Add267.IN23
cpu_x[9][0] => Add265.IN23
cpu_x[9][1] => LessThan125.IN29
cpu_x[9][1] => Add264.IN14
cpu_x[9][1] => Add267.IN30
cpu_x[9][1] => Add265.IN30
cpu_x[9][2] => LessThan125.IN28
cpu_x[9][2] => Add264.IN13
cpu_x[9][2] => Add267.IN29
cpu_x[9][2] => Add265.IN29
cpu_x[9][3] => LessThan125.IN27
cpu_x[9][3] => Add264.IN12
cpu_x[9][3] => Add267.IN28
cpu_x[9][3] => Add265.IN28
cpu_x[9][4] => LessThan125.IN26
cpu_x[9][4] => Add264.IN11
cpu_x[9][4] => Add267.IN27
cpu_x[9][4] => Add265.IN27
cpu_x[9][5] => LessThan125.IN25
cpu_x[9][5] => Add264.IN10
cpu_x[9][5] => Add267.IN26
cpu_x[9][5] => Add265.IN26
cpu_x[9][6] => LessThan125.IN24
cpu_x[9][6] => Add264.IN9
cpu_x[9][6] => Add267.IN25
cpu_x[9][6] => Add265.IN25
cpu_x[9][7] => LessThan125.IN23
cpu_x[9][7] => Add264.IN8
cpu_x[9][7] => Add267.IN24
cpu_x[9][7] => Add265.IN24
cpu_x[10][0] => LessThan121.IN30
cpu_x[10][0] => LessThan122.IN30
cpu_x[10][0] => video_word.OUTPUTSELECT
cpu_x[10][0] => Add258.IN23
cpu_x[10][0] => Add256.IN23
cpu_x[10][1] => LessThan121.IN29
cpu_x[10][1] => Add255.IN14
cpu_x[10][1] => Add258.IN30
cpu_x[10][1] => Add256.IN30
cpu_x[10][2] => LessThan121.IN28
cpu_x[10][2] => Add255.IN13
cpu_x[10][2] => Add258.IN29
cpu_x[10][2] => Add256.IN29
cpu_x[10][3] => LessThan121.IN27
cpu_x[10][3] => Add255.IN12
cpu_x[10][3] => Add258.IN28
cpu_x[10][3] => Add256.IN28
cpu_x[10][4] => LessThan121.IN26
cpu_x[10][4] => Add255.IN11
cpu_x[10][4] => Add258.IN27
cpu_x[10][4] => Add256.IN27
cpu_x[10][5] => LessThan121.IN25
cpu_x[10][5] => Add255.IN10
cpu_x[10][5] => Add258.IN26
cpu_x[10][5] => Add256.IN26
cpu_x[10][6] => LessThan121.IN24
cpu_x[10][6] => Add255.IN9
cpu_x[10][6] => Add258.IN25
cpu_x[10][6] => Add256.IN25
cpu_x[10][7] => LessThan121.IN23
cpu_x[10][7] => Add255.IN8
cpu_x[10][7] => Add258.IN24
cpu_x[10][7] => Add256.IN24
cpu_x[11][0] => LessThan117.IN30
cpu_x[11][0] => LessThan118.IN30
cpu_x[11][0] => video_word.OUTPUTSELECT
cpu_x[11][0] => Add249.IN23
cpu_x[11][0] => Add247.IN23
cpu_x[11][1] => LessThan117.IN29
cpu_x[11][1] => Add246.IN14
cpu_x[11][1] => Add249.IN30
cpu_x[11][1] => Add247.IN30
cpu_x[11][2] => LessThan117.IN28
cpu_x[11][2] => Add246.IN13
cpu_x[11][2] => Add249.IN29
cpu_x[11][2] => Add247.IN29
cpu_x[11][3] => LessThan117.IN27
cpu_x[11][3] => Add246.IN12
cpu_x[11][3] => Add249.IN28
cpu_x[11][3] => Add247.IN28
cpu_x[11][4] => LessThan117.IN26
cpu_x[11][4] => Add246.IN11
cpu_x[11][4] => Add249.IN27
cpu_x[11][4] => Add247.IN27
cpu_x[11][5] => LessThan117.IN25
cpu_x[11][5] => Add246.IN10
cpu_x[11][5] => Add249.IN26
cpu_x[11][5] => Add247.IN26
cpu_x[11][6] => LessThan117.IN24
cpu_x[11][6] => Add246.IN9
cpu_x[11][6] => Add249.IN25
cpu_x[11][6] => Add247.IN25
cpu_x[11][7] => LessThan117.IN23
cpu_x[11][7] => Add246.IN8
cpu_x[11][7] => Add249.IN24
cpu_x[11][7] => Add247.IN24
cpu_x[12][0] => LessThan113.IN30
cpu_x[12][0] => LessThan114.IN30
cpu_x[12][0] => video_word.OUTPUTSELECT
cpu_x[12][0] => Add240.IN23
cpu_x[12][0] => Add238.IN23
cpu_x[12][1] => LessThan113.IN29
cpu_x[12][1] => Add237.IN14
cpu_x[12][1] => Add240.IN30
cpu_x[12][1] => Add238.IN30
cpu_x[12][2] => LessThan113.IN28
cpu_x[12][2] => Add237.IN13
cpu_x[12][2] => Add240.IN29
cpu_x[12][2] => Add238.IN29
cpu_x[12][3] => LessThan113.IN27
cpu_x[12][3] => Add237.IN12
cpu_x[12][3] => Add240.IN28
cpu_x[12][3] => Add238.IN28
cpu_x[12][4] => LessThan113.IN26
cpu_x[12][4] => Add237.IN11
cpu_x[12][4] => Add240.IN27
cpu_x[12][4] => Add238.IN27
cpu_x[12][5] => LessThan113.IN25
cpu_x[12][5] => Add237.IN10
cpu_x[12][5] => Add240.IN26
cpu_x[12][5] => Add238.IN26
cpu_x[12][6] => LessThan113.IN24
cpu_x[12][6] => Add237.IN9
cpu_x[12][6] => Add240.IN25
cpu_x[12][6] => Add238.IN25
cpu_x[12][7] => LessThan113.IN23
cpu_x[12][7] => Add237.IN8
cpu_x[12][7] => Add240.IN24
cpu_x[12][7] => Add238.IN24
cpu_x[13][0] => LessThan109.IN30
cpu_x[13][0] => LessThan110.IN30
cpu_x[13][0] => video_word.OUTPUTSELECT
cpu_x[13][0] => Add231.IN23
cpu_x[13][0] => Add229.IN23
cpu_x[13][1] => LessThan109.IN29
cpu_x[13][1] => Add228.IN14
cpu_x[13][1] => Add231.IN30
cpu_x[13][1] => Add229.IN30
cpu_x[13][2] => LessThan109.IN28
cpu_x[13][2] => Add228.IN13
cpu_x[13][2] => Add231.IN29
cpu_x[13][2] => Add229.IN29
cpu_x[13][3] => LessThan109.IN27
cpu_x[13][3] => Add228.IN12
cpu_x[13][3] => Add231.IN28
cpu_x[13][3] => Add229.IN28
cpu_x[13][4] => LessThan109.IN26
cpu_x[13][4] => Add228.IN11
cpu_x[13][4] => Add231.IN27
cpu_x[13][4] => Add229.IN27
cpu_x[13][5] => LessThan109.IN25
cpu_x[13][5] => Add228.IN10
cpu_x[13][5] => Add231.IN26
cpu_x[13][5] => Add229.IN26
cpu_x[13][6] => LessThan109.IN24
cpu_x[13][6] => Add228.IN9
cpu_x[13][6] => Add231.IN25
cpu_x[13][6] => Add229.IN25
cpu_x[13][7] => LessThan109.IN23
cpu_x[13][7] => Add228.IN8
cpu_x[13][7] => Add231.IN24
cpu_x[13][7] => Add229.IN24
cpu_x[14][0] => LessThan105.IN30
cpu_x[14][0] => LessThan106.IN30
cpu_x[14][0] => video_word.OUTPUTSELECT
cpu_x[14][0] => Add222.IN23
cpu_x[14][0] => Add220.IN23
cpu_x[14][1] => LessThan105.IN29
cpu_x[14][1] => Add219.IN14
cpu_x[14][1] => Add222.IN30
cpu_x[14][1] => Add220.IN30
cpu_x[14][2] => LessThan105.IN28
cpu_x[14][2] => Add219.IN13
cpu_x[14][2] => Add222.IN29
cpu_x[14][2] => Add220.IN29
cpu_x[14][3] => LessThan105.IN27
cpu_x[14][3] => Add219.IN12
cpu_x[14][3] => Add222.IN28
cpu_x[14][3] => Add220.IN28
cpu_x[14][4] => LessThan105.IN26
cpu_x[14][4] => Add219.IN11
cpu_x[14][4] => Add222.IN27
cpu_x[14][4] => Add220.IN27
cpu_x[14][5] => LessThan105.IN25
cpu_x[14][5] => Add219.IN10
cpu_x[14][5] => Add222.IN26
cpu_x[14][5] => Add220.IN26
cpu_x[14][6] => LessThan105.IN24
cpu_x[14][6] => Add219.IN9
cpu_x[14][6] => Add222.IN25
cpu_x[14][6] => Add220.IN25
cpu_x[14][7] => LessThan105.IN23
cpu_x[14][7] => Add219.IN8
cpu_x[14][7] => Add222.IN24
cpu_x[14][7] => Add220.IN24
cpu_x[15][0] => LessThan101.IN30
cpu_x[15][0] => LessThan102.IN30
cpu_x[15][0] => video_word.OUTPUTSELECT
cpu_x[15][0] => Add213.IN23
cpu_x[15][0] => Add211.IN23
cpu_x[15][1] => LessThan101.IN29
cpu_x[15][1] => Add210.IN14
cpu_x[15][1] => Add213.IN30
cpu_x[15][1] => Add211.IN30
cpu_x[15][2] => LessThan101.IN28
cpu_x[15][2] => Add210.IN13
cpu_x[15][2] => Add213.IN29
cpu_x[15][2] => Add211.IN29
cpu_x[15][3] => LessThan101.IN27
cpu_x[15][3] => Add210.IN12
cpu_x[15][3] => Add213.IN28
cpu_x[15][3] => Add211.IN28
cpu_x[15][4] => LessThan101.IN26
cpu_x[15][4] => Add210.IN11
cpu_x[15][4] => Add213.IN27
cpu_x[15][4] => Add211.IN27
cpu_x[15][5] => LessThan101.IN25
cpu_x[15][5] => Add210.IN10
cpu_x[15][5] => Add213.IN26
cpu_x[15][5] => Add211.IN26
cpu_x[15][6] => LessThan101.IN24
cpu_x[15][6] => Add210.IN9
cpu_x[15][6] => Add213.IN25
cpu_x[15][6] => Add211.IN25
cpu_x[15][7] => LessThan101.IN23
cpu_x[15][7] => Add210.IN8
cpu_x[15][7] => Add213.IN24
cpu_x[15][7] => Add211.IN24
cpu_x[16][0] => LessThan97.IN30
cpu_x[16][0] => LessThan98.IN30
cpu_x[16][0] => video_word.OUTPUTSELECT
cpu_x[16][0] => Add204.IN23
cpu_x[16][0] => Add202.IN23
cpu_x[16][1] => LessThan97.IN29
cpu_x[16][1] => Add201.IN14
cpu_x[16][1] => Add204.IN30
cpu_x[16][1] => Add202.IN30
cpu_x[16][2] => LessThan97.IN28
cpu_x[16][2] => Add201.IN13
cpu_x[16][2] => Add204.IN29
cpu_x[16][2] => Add202.IN29
cpu_x[16][3] => LessThan97.IN27
cpu_x[16][3] => Add201.IN12
cpu_x[16][3] => Add204.IN28
cpu_x[16][3] => Add202.IN28
cpu_x[16][4] => LessThan97.IN26
cpu_x[16][4] => Add201.IN11
cpu_x[16][4] => Add204.IN27
cpu_x[16][4] => Add202.IN27
cpu_x[16][5] => LessThan97.IN25
cpu_x[16][5] => Add201.IN10
cpu_x[16][5] => Add204.IN26
cpu_x[16][5] => Add202.IN26
cpu_x[16][6] => LessThan97.IN24
cpu_x[16][6] => Add201.IN9
cpu_x[16][6] => Add204.IN25
cpu_x[16][6] => Add202.IN25
cpu_x[16][7] => LessThan97.IN23
cpu_x[16][7] => Add201.IN8
cpu_x[16][7] => Add204.IN24
cpu_x[16][7] => Add202.IN24
cpu_x[17][0] => LessThan93.IN30
cpu_x[17][0] => LessThan94.IN30
cpu_x[17][0] => video_word.OUTPUTSELECT
cpu_x[17][0] => Add195.IN23
cpu_x[17][0] => Add193.IN23
cpu_x[17][1] => LessThan93.IN29
cpu_x[17][1] => Add192.IN14
cpu_x[17][1] => Add195.IN30
cpu_x[17][1] => Add193.IN30
cpu_x[17][2] => LessThan93.IN28
cpu_x[17][2] => Add192.IN13
cpu_x[17][2] => Add195.IN29
cpu_x[17][2] => Add193.IN29
cpu_x[17][3] => LessThan93.IN27
cpu_x[17][3] => Add192.IN12
cpu_x[17][3] => Add195.IN28
cpu_x[17][3] => Add193.IN28
cpu_x[17][4] => LessThan93.IN26
cpu_x[17][4] => Add192.IN11
cpu_x[17][4] => Add195.IN27
cpu_x[17][4] => Add193.IN27
cpu_x[17][5] => LessThan93.IN25
cpu_x[17][5] => Add192.IN10
cpu_x[17][5] => Add195.IN26
cpu_x[17][5] => Add193.IN26
cpu_x[17][6] => LessThan93.IN24
cpu_x[17][6] => Add192.IN9
cpu_x[17][6] => Add195.IN25
cpu_x[17][6] => Add193.IN25
cpu_x[17][7] => LessThan93.IN23
cpu_x[17][7] => Add192.IN8
cpu_x[17][7] => Add195.IN24
cpu_x[17][7] => Add193.IN24
cpu_x[18][0] => LessThan89.IN30
cpu_x[18][0] => LessThan90.IN30
cpu_x[18][0] => video_word.OUTPUTSELECT
cpu_x[18][0] => Add186.IN23
cpu_x[18][0] => Add184.IN23
cpu_x[18][1] => LessThan89.IN29
cpu_x[18][1] => Add183.IN14
cpu_x[18][1] => Add186.IN30
cpu_x[18][1] => Add184.IN30
cpu_x[18][2] => LessThan89.IN28
cpu_x[18][2] => Add183.IN13
cpu_x[18][2] => Add186.IN29
cpu_x[18][2] => Add184.IN29
cpu_x[18][3] => LessThan89.IN27
cpu_x[18][3] => Add183.IN12
cpu_x[18][3] => Add186.IN28
cpu_x[18][3] => Add184.IN28
cpu_x[18][4] => LessThan89.IN26
cpu_x[18][4] => Add183.IN11
cpu_x[18][4] => Add186.IN27
cpu_x[18][4] => Add184.IN27
cpu_x[18][5] => LessThan89.IN25
cpu_x[18][5] => Add183.IN10
cpu_x[18][5] => Add186.IN26
cpu_x[18][5] => Add184.IN26
cpu_x[18][6] => LessThan89.IN24
cpu_x[18][6] => Add183.IN9
cpu_x[18][6] => Add186.IN25
cpu_x[18][6] => Add184.IN25
cpu_x[18][7] => LessThan89.IN23
cpu_x[18][7] => Add183.IN8
cpu_x[18][7] => Add186.IN24
cpu_x[18][7] => Add184.IN24
cpu_x[19][0] => LessThan85.IN30
cpu_x[19][0] => LessThan86.IN30
cpu_x[19][0] => video_word.OUTPUTSELECT
cpu_x[19][0] => Add177.IN23
cpu_x[19][0] => Add175.IN23
cpu_x[19][1] => LessThan85.IN29
cpu_x[19][1] => Add174.IN14
cpu_x[19][1] => Add177.IN30
cpu_x[19][1] => Add175.IN30
cpu_x[19][2] => LessThan85.IN28
cpu_x[19][2] => Add174.IN13
cpu_x[19][2] => Add177.IN29
cpu_x[19][2] => Add175.IN29
cpu_x[19][3] => LessThan85.IN27
cpu_x[19][3] => Add174.IN12
cpu_x[19][3] => Add177.IN28
cpu_x[19][3] => Add175.IN28
cpu_x[19][4] => LessThan85.IN26
cpu_x[19][4] => Add174.IN11
cpu_x[19][4] => Add177.IN27
cpu_x[19][4] => Add175.IN27
cpu_x[19][5] => LessThan85.IN25
cpu_x[19][5] => Add174.IN10
cpu_x[19][5] => Add177.IN26
cpu_x[19][5] => Add175.IN26
cpu_x[19][6] => LessThan85.IN24
cpu_x[19][6] => Add174.IN9
cpu_x[19][6] => Add177.IN25
cpu_x[19][6] => Add175.IN25
cpu_x[19][7] => LessThan85.IN23
cpu_x[19][7] => Add174.IN8
cpu_x[19][7] => Add177.IN24
cpu_x[19][7] => Add175.IN24
cpu_x[20][0] => LessThan81.IN30
cpu_x[20][0] => LessThan82.IN30
cpu_x[20][0] => video_word.OUTPUTSELECT
cpu_x[20][0] => Add168.IN23
cpu_x[20][0] => Add166.IN23
cpu_x[20][1] => LessThan81.IN29
cpu_x[20][1] => Add165.IN14
cpu_x[20][1] => Add168.IN30
cpu_x[20][1] => Add166.IN30
cpu_x[20][2] => LessThan81.IN28
cpu_x[20][2] => Add165.IN13
cpu_x[20][2] => Add168.IN29
cpu_x[20][2] => Add166.IN29
cpu_x[20][3] => LessThan81.IN27
cpu_x[20][3] => Add165.IN12
cpu_x[20][3] => Add168.IN28
cpu_x[20][3] => Add166.IN28
cpu_x[20][4] => LessThan81.IN26
cpu_x[20][4] => Add165.IN11
cpu_x[20][4] => Add168.IN27
cpu_x[20][4] => Add166.IN27
cpu_x[20][5] => LessThan81.IN25
cpu_x[20][5] => Add165.IN10
cpu_x[20][5] => Add168.IN26
cpu_x[20][5] => Add166.IN26
cpu_x[20][6] => LessThan81.IN24
cpu_x[20][6] => Add165.IN9
cpu_x[20][6] => Add168.IN25
cpu_x[20][6] => Add166.IN25
cpu_x[20][7] => LessThan81.IN23
cpu_x[20][7] => Add165.IN8
cpu_x[20][7] => Add168.IN24
cpu_x[20][7] => Add166.IN24
cpu_x[21][0] => LessThan77.IN30
cpu_x[21][0] => LessThan78.IN30
cpu_x[21][0] => video_word.OUTPUTSELECT
cpu_x[21][0] => Add159.IN23
cpu_x[21][0] => Add157.IN23
cpu_x[21][1] => LessThan77.IN29
cpu_x[21][1] => Add156.IN14
cpu_x[21][1] => Add159.IN30
cpu_x[21][1] => Add157.IN30
cpu_x[21][2] => LessThan77.IN28
cpu_x[21][2] => Add156.IN13
cpu_x[21][2] => Add159.IN29
cpu_x[21][2] => Add157.IN29
cpu_x[21][3] => LessThan77.IN27
cpu_x[21][3] => Add156.IN12
cpu_x[21][3] => Add159.IN28
cpu_x[21][3] => Add157.IN28
cpu_x[21][4] => LessThan77.IN26
cpu_x[21][4] => Add156.IN11
cpu_x[21][4] => Add159.IN27
cpu_x[21][4] => Add157.IN27
cpu_x[21][5] => LessThan77.IN25
cpu_x[21][5] => Add156.IN10
cpu_x[21][5] => Add159.IN26
cpu_x[21][5] => Add157.IN26
cpu_x[21][6] => LessThan77.IN24
cpu_x[21][6] => Add156.IN9
cpu_x[21][6] => Add159.IN25
cpu_x[21][6] => Add157.IN25
cpu_x[21][7] => LessThan77.IN23
cpu_x[21][7] => Add156.IN8
cpu_x[21][7] => Add159.IN24
cpu_x[21][7] => Add157.IN24
cpu_x[22][0] => LessThan73.IN30
cpu_x[22][0] => LessThan74.IN30
cpu_x[22][0] => video_word.OUTPUTSELECT
cpu_x[22][0] => Add150.IN23
cpu_x[22][0] => Add148.IN23
cpu_x[22][1] => LessThan73.IN29
cpu_x[22][1] => Add147.IN14
cpu_x[22][1] => Add150.IN30
cpu_x[22][1] => Add148.IN30
cpu_x[22][2] => LessThan73.IN28
cpu_x[22][2] => Add147.IN13
cpu_x[22][2] => Add150.IN29
cpu_x[22][2] => Add148.IN29
cpu_x[22][3] => LessThan73.IN27
cpu_x[22][3] => Add147.IN12
cpu_x[22][3] => Add150.IN28
cpu_x[22][3] => Add148.IN28
cpu_x[22][4] => LessThan73.IN26
cpu_x[22][4] => Add147.IN11
cpu_x[22][4] => Add150.IN27
cpu_x[22][4] => Add148.IN27
cpu_x[22][5] => LessThan73.IN25
cpu_x[22][5] => Add147.IN10
cpu_x[22][5] => Add150.IN26
cpu_x[22][5] => Add148.IN26
cpu_x[22][6] => LessThan73.IN24
cpu_x[22][6] => Add147.IN9
cpu_x[22][6] => Add150.IN25
cpu_x[22][6] => Add148.IN25
cpu_x[22][7] => LessThan73.IN23
cpu_x[22][7] => Add147.IN8
cpu_x[22][7] => Add150.IN24
cpu_x[22][7] => Add148.IN24
cpu_x[23][0] => LessThan69.IN30
cpu_x[23][0] => LessThan70.IN30
cpu_x[23][0] => video_word.OUTPUTSELECT
cpu_x[23][0] => Add141.IN23
cpu_x[23][0] => Add139.IN23
cpu_x[23][1] => LessThan69.IN29
cpu_x[23][1] => Add138.IN14
cpu_x[23][1] => Add141.IN30
cpu_x[23][1] => Add139.IN30
cpu_x[23][2] => LessThan69.IN28
cpu_x[23][2] => Add138.IN13
cpu_x[23][2] => Add141.IN29
cpu_x[23][2] => Add139.IN29
cpu_x[23][3] => LessThan69.IN27
cpu_x[23][3] => Add138.IN12
cpu_x[23][3] => Add141.IN28
cpu_x[23][3] => Add139.IN28
cpu_x[23][4] => LessThan69.IN26
cpu_x[23][4] => Add138.IN11
cpu_x[23][4] => Add141.IN27
cpu_x[23][4] => Add139.IN27
cpu_x[23][5] => LessThan69.IN25
cpu_x[23][5] => Add138.IN10
cpu_x[23][5] => Add141.IN26
cpu_x[23][5] => Add139.IN26
cpu_x[23][6] => LessThan69.IN24
cpu_x[23][6] => Add138.IN9
cpu_x[23][6] => Add141.IN25
cpu_x[23][6] => Add139.IN25
cpu_x[23][7] => LessThan69.IN23
cpu_x[23][7] => Add138.IN8
cpu_x[23][7] => Add141.IN24
cpu_x[23][7] => Add139.IN24
cpu_x[24][0] => LessThan65.IN30
cpu_x[24][0] => LessThan66.IN30
cpu_x[24][0] => video_word.OUTPUTSELECT
cpu_x[24][0] => Add132.IN23
cpu_x[24][0] => Add130.IN23
cpu_x[24][1] => LessThan65.IN29
cpu_x[24][1] => Add129.IN14
cpu_x[24][1] => Add132.IN30
cpu_x[24][1] => Add130.IN30
cpu_x[24][2] => LessThan65.IN28
cpu_x[24][2] => Add129.IN13
cpu_x[24][2] => Add132.IN29
cpu_x[24][2] => Add130.IN29
cpu_x[24][3] => LessThan65.IN27
cpu_x[24][3] => Add129.IN12
cpu_x[24][3] => Add132.IN28
cpu_x[24][3] => Add130.IN28
cpu_x[24][4] => LessThan65.IN26
cpu_x[24][4] => Add129.IN11
cpu_x[24][4] => Add132.IN27
cpu_x[24][4] => Add130.IN27
cpu_x[24][5] => LessThan65.IN25
cpu_x[24][5] => Add129.IN10
cpu_x[24][5] => Add132.IN26
cpu_x[24][5] => Add130.IN26
cpu_x[24][6] => LessThan65.IN24
cpu_x[24][6] => Add129.IN9
cpu_x[24][6] => Add132.IN25
cpu_x[24][6] => Add130.IN25
cpu_x[24][7] => LessThan65.IN23
cpu_x[24][7] => Add129.IN8
cpu_x[24][7] => Add132.IN24
cpu_x[24][7] => Add130.IN24
cpu_x[25][0] => LessThan61.IN30
cpu_x[25][0] => LessThan62.IN30
cpu_x[25][0] => video_word.OUTPUTSELECT
cpu_x[25][0] => Add123.IN23
cpu_x[25][0] => Add121.IN23
cpu_x[25][1] => LessThan61.IN29
cpu_x[25][1] => Add120.IN14
cpu_x[25][1] => Add123.IN30
cpu_x[25][1] => Add121.IN30
cpu_x[25][2] => LessThan61.IN28
cpu_x[25][2] => Add120.IN13
cpu_x[25][2] => Add123.IN29
cpu_x[25][2] => Add121.IN29
cpu_x[25][3] => LessThan61.IN27
cpu_x[25][3] => Add120.IN12
cpu_x[25][3] => Add123.IN28
cpu_x[25][3] => Add121.IN28
cpu_x[25][4] => LessThan61.IN26
cpu_x[25][4] => Add120.IN11
cpu_x[25][4] => Add123.IN27
cpu_x[25][4] => Add121.IN27
cpu_x[25][5] => LessThan61.IN25
cpu_x[25][5] => Add120.IN10
cpu_x[25][5] => Add123.IN26
cpu_x[25][5] => Add121.IN26
cpu_x[25][6] => LessThan61.IN24
cpu_x[25][6] => Add120.IN9
cpu_x[25][6] => Add123.IN25
cpu_x[25][6] => Add121.IN25
cpu_x[25][7] => LessThan61.IN23
cpu_x[25][7] => Add120.IN8
cpu_x[25][7] => Add123.IN24
cpu_x[25][7] => Add121.IN24
cpu_x[26][0] => LessThan57.IN30
cpu_x[26][0] => LessThan58.IN30
cpu_x[26][0] => video_word.OUTPUTSELECT
cpu_x[26][0] => Add114.IN23
cpu_x[26][0] => Add112.IN23
cpu_x[26][1] => LessThan57.IN29
cpu_x[26][1] => Add111.IN14
cpu_x[26][1] => Add114.IN30
cpu_x[26][1] => Add112.IN30
cpu_x[26][2] => LessThan57.IN28
cpu_x[26][2] => Add111.IN13
cpu_x[26][2] => Add114.IN29
cpu_x[26][2] => Add112.IN29
cpu_x[26][3] => LessThan57.IN27
cpu_x[26][3] => Add111.IN12
cpu_x[26][3] => Add114.IN28
cpu_x[26][3] => Add112.IN28
cpu_x[26][4] => LessThan57.IN26
cpu_x[26][4] => Add111.IN11
cpu_x[26][4] => Add114.IN27
cpu_x[26][4] => Add112.IN27
cpu_x[26][5] => LessThan57.IN25
cpu_x[26][5] => Add111.IN10
cpu_x[26][5] => Add114.IN26
cpu_x[26][5] => Add112.IN26
cpu_x[26][6] => LessThan57.IN24
cpu_x[26][6] => Add111.IN9
cpu_x[26][6] => Add114.IN25
cpu_x[26][6] => Add112.IN25
cpu_x[26][7] => LessThan57.IN23
cpu_x[26][7] => Add111.IN8
cpu_x[26][7] => Add114.IN24
cpu_x[26][7] => Add112.IN24
cpu_x[27][0] => LessThan53.IN30
cpu_x[27][0] => LessThan54.IN30
cpu_x[27][0] => video_word.OUTPUTSELECT
cpu_x[27][0] => Add105.IN23
cpu_x[27][0] => Add103.IN23
cpu_x[27][1] => LessThan53.IN29
cpu_x[27][1] => Add102.IN14
cpu_x[27][1] => Add105.IN30
cpu_x[27][1] => Add103.IN30
cpu_x[27][2] => LessThan53.IN28
cpu_x[27][2] => Add102.IN13
cpu_x[27][2] => Add105.IN29
cpu_x[27][2] => Add103.IN29
cpu_x[27][3] => LessThan53.IN27
cpu_x[27][3] => Add102.IN12
cpu_x[27][3] => Add105.IN28
cpu_x[27][3] => Add103.IN28
cpu_x[27][4] => LessThan53.IN26
cpu_x[27][4] => Add102.IN11
cpu_x[27][4] => Add105.IN27
cpu_x[27][4] => Add103.IN27
cpu_x[27][5] => LessThan53.IN25
cpu_x[27][5] => Add102.IN10
cpu_x[27][5] => Add105.IN26
cpu_x[27][5] => Add103.IN26
cpu_x[27][6] => LessThan53.IN24
cpu_x[27][6] => Add102.IN9
cpu_x[27][6] => Add105.IN25
cpu_x[27][6] => Add103.IN25
cpu_x[27][7] => LessThan53.IN23
cpu_x[27][7] => Add102.IN8
cpu_x[27][7] => Add105.IN24
cpu_x[27][7] => Add103.IN24
cpu_x[28][0] => LessThan49.IN30
cpu_x[28][0] => LessThan50.IN30
cpu_x[28][0] => video_word.OUTPUTSELECT
cpu_x[28][0] => Add96.IN23
cpu_x[28][0] => Add94.IN23
cpu_x[28][1] => LessThan49.IN29
cpu_x[28][1] => Add93.IN14
cpu_x[28][1] => Add96.IN30
cpu_x[28][1] => Add94.IN30
cpu_x[28][2] => LessThan49.IN28
cpu_x[28][2] => Add93.IN13
cpu_x[28][2] => Add96.IN29
cpu_x[28][2] => Add94.IN29
cpu_x[28][3] => LessThan49.IN27
cpu_x[28][3] => Add93.IN12
cpu_x[28][3] => Add96.IN28
cpu_x[28][3] => Add94.IN28
cpu_x[28][4] => LessThan49.IN26
cpu_x[28][4] => Add93.IN11
cpu_x[28][4] => Add96.IN27
cpu_x[28][4] => Add94.IN27
cpu_x[28][5] => LessThan49.IN25
cpu_x[28][5] => Add93.IN10
cpu_x[28][5] => Add96.IN26
cpu_x[28][5] => Add94.IN26
cpu_x[28][6] => LessThan49.IN24
cpu_x[28][6] => Add93.IN9
cpu_x[28][6] => Add96.IN25
cpu_x[28][6] => Add94.IN25
cpu_x[28][7] => LessThan49.IN23
cpu_x[28][7] => Add93.IN8
cpu_x[28][7] => Add96.IN24
cpu_x[28][7] => Add94.IN24
cpu_x[29][0] => LessThan45.IN30
cpu_x[29][0] => LessThan46.IN30
cpu_x[29][0] => video_word.OUTPUTSELECT
cpu_x[29][0] => Add87.IN23
cpu_x[29][0] => Add85.IN23
cpu_x[29][1] => LessThan45.IN29
cpu_x[29][1] => Add84.IN14
cpu_x[29][1] => Add87.IN30
cpu_x[29][1] => Add85.IN30
cpu_x[29][2] => LessThan45.IN28
cpu_x[29][2] => Add84.IN13
cpu_x[29][2] => Add87.IN29
cpu_x[29][2] => Add85.IN29
cpu_x[29][3] => LessThan45.IN27
cpu_x[29][3] => Add84.IN12
cpu_x[29][3] => Add87.IN28
cpu_x[29][3] => Add85.IN28
cpu_x[29][4] => LessThan45.IN26
cpu_x[29][4] => Add84.IN11
cpu_x[29][4] => Add87.IN27
cpu_x[29][4] => Add85.IN27
cpu_x[29][5] => LessThan45.IN25
cpu_x[29][5] => Add84.IN10
cpu_x[29][5] => Add87.IN26
cpu_x[29][5] => Add85.IN26
cpu_x[29][6] => LessThan45.IN24
cpu_x[29][6] => Add84.IN9
cpu_x[29][6] => Add87.IN25
cpu_x[29][6] => Add85.IN25
cpu_x[29][7] => LessThan45.IN23
cpu_x[29][7] => Add84.IN8
cpu_x[29][7] => Add87.IN24
cpu_x[29][7] => Add85.IN24
cpu_x[30][0] => LessThan41.IN30
cpu_x[30][0] => LessThan42.IN30
cpu_x[30][0] => video_word.OUTPUTSELECT
cpu_x[30][0] => Add78.IN23
cpu_x[30][0] => Add76.IN23
cpu_x[30][1] => LessThan41.IN29
cpu_x[30][1] => Add75.IN14
cpu_x[30][1] => Add78.IN30
cpu_x[30][1] => Add76.IN30
cpu_x[30][2] => LessThan41.IN28
cpu_x[30][2] => Add75.IN13
cpu_x[30][2] => Add78.IN29
cpu_x[30][2] => Add76.IN29
cpu_x[30][3] => LessThan41.IN27
cpu_x[30][3] => Add75.IN12
cpu_x[30][3] => Add78.IN28
cpu_x[30][3] => Add76.IN28
cpu_x[30][4] => LessThan41.IN26
cpu_x[30][4] => Add75.IN11
cpu_x[30][4] => Add78.IN27
cpu_x[30][4] => Add76.IN27
cpu_x[30][5] => LessThan41.IN25
cpu_x[30][5] => Add75.IN10
cpu_x[30][5] => Add78.IN26
cpu_x[30][5] => Add76.IN26
cpu_x[30][6] => LessThan41.IN24
cpu_x[30][6] => Add75.IN9
cpu_x[30][6] => Add78.IN25
cpu_x[30][6] => Add76.IN25
cpu_x[30][7] => LessThan41.IN23
cpu_x[30][7] => Add75.IN8
cpu_x[30][7] => Add78.IN24
cpu_x[30][7] => Add76.IN24
cpu_x[31][0] => LessThan37.IN30
cpu_x[31][0] => LessThan38.IN30
cpu_x[31][0] => video_word.OUTPUTSELECT
cpu_x[31][0] => Add69.IN23
cpu_x[31][0] => Add67.IN23
cpu_x[31][1] => LessThan37.IN29
cpu_x[31][1] => Add66.IN14
cpu_x[31][1] => Add69.IN30
cpu_x[31][1] => Add67.IN30
cpu_x[31][2] => LessThan37.IN28
cpu_x[31][2] => Add66.IN13
cpu_x[31][2] => Add69.IN29
cpu_x[31][2] => Add67.IN29
cpu_x[31][3] => LessThan37.IN27
cpu_x[31][3] => Add66.IN12
cpu_x[31][3] => Add69.IN28
cpu_x[31][3] => Add67.IN28
cpu_x[31][4] => LessThan37.IN26
cpu_x[31][4] => Add66.IN11
cpu_x[31][4] => Add69.IN27
cpu_x[31][4] => Add67.IN27
cpu_x[31][5] => LessThan37.IN25
cpu_x[31][5] => Add66.IN10
cpu_x[31][5] => Add69.IN26
cpu_x[31][5] => Add67.IN26
cpu_x[31][6] => LessThan37.IN24
cpu_x[31][6] => Add66.IN9
cpu_x[31][6] => Add69.IN25
cpu_x[31][6] => Add67.IN25
cpu_x[31][7] => LessThan37.IN23
cpu_x[31][7] => Add66.IN8
cpu_x[31][7] => Add69.IN24
cpu_x[31][7] => Add67.IN24
cpu_x[32][0] => LessThan33.IN30
cpu_x[32][0] => LessThan34.IN30
cpu_x[32][0] => video_word.OUTPUTSELECT
cpu_x[32][0] => Add60.IN23
cpu_x[32][0] => Add58.IN23
cpu_x[32][1] => LessThan33.IN29
cpu_x[32][1] => Add57.IN14
cpu_x[32][1] => Add60.IN30
cpu_x[32][1] => Add58.IN30
cpu_x[32][2] => LessThan33.IN28
cpu_x[32][2] => Add57.IN13
cpu_x[32][2] => Add60.IN29
cpu_x[32][2] => Add58.IN29
cpu_x[32][3] => LessThan33.IN27
cpu_x[32][3] => Add57.IN12
cpu_x[32][3] => Add60.IN28
cpu_x[32][3] => Add58.IN28
cpu_x[32][4] => LessThan33.IN26
cpu_x[32][4] => Add57.IN11
cpu_x[32][4] => Add60.IN27
cpu_x[32][4] => Add58.IN27
cpu_x[32][5] => LessThan33.IN25
cpu_x[32][5] => Add57.IN10
cpu_x[32][5] => Add60.IN26
cpu_x[32][5] => Add58.IN26
cpu_x[32][6] => LessThan33.IN24
cpu_x[32][6] => Add57.IN9
cpu_x[32][6] => Add60.IN25
cpu_x[32][6] => Add58.IN25
cpu_x[32][7] => LessThan33.IN23
cpu_x[32][7] => Add57.IN8
cpu_x[32][7] => Add60.IN24
cpu_x[32][7] => Add58.IN24
cpu_x[33][0] => LessThan29.IN30
cpu_x[33][0] => LessThan30.IN30
cpu_x[33][0] => video_word.OUTPUTSELECT
cpu_x[33][0] => Add51.IN23
cpu_x[33][0] => Add49.IN23
cpu_x[33][1] => LessThan29.IN29
cpu_x[33][1] => Add48.IN14
cpu_x[33][1] => Add51.IN30
cpu_x[33][1] => Add49.IN30
cpu_x[33][2] => LessThan29.IN28
cpu_x[33][2] => Add48.IN13
cpu_x[33][2] => Add51.IN29
cpu_x[33][2] => Add49.IN29
cpu_x[33][3] => LessThan29.IN27
cpu_x[33][3] => Add48.IN12
cpu_x[33][3] => Add51.IN28
cpu_x[33][3] => Add49.IN28
cpu_x[33][4] => LessThan29.IN26
cpu_x[33][4] => Add48.IN11
cpu_x[33][4] => Add51.IN27
cpu_x[33][4] => Add49.IN27
cpu_x[33][5] => LessThan29.IN25
cpu_x[33][5] => Add48.IN10
cpu_x[33][5] => Add51.IN26
cpu_x[33][5] => Add49.IN26
cpu_x[33][6] => LessThan29.IN24
cpu_x[33][6] => Add48.IN9
cpu_x[33][6] => Add51.IN25
cpu_x[33][6] => Add49.IN25
cpu_x[33][7] => LessThan29.IN23
cpu_x[33][7] => Add48.IN8
cpu_x[33][7] => Add51.IN24
cpu_x[33][7] => Add49.IN24
cpu_x[34][0] => LessThan25.IN30
cpu_x[34][0] => LessThan26.IN30
cpu_x[34][0] => video_word.OUTPUTSELECT
cpu_x[34][0] => Add42.IN23
cpu_x[34][0] => Add40.IN23
cpu_x[34][1] => LessThan25.IN29
cpu_x[34][1] => Add39.IN14
cpu_x[34][1] => Add42.IN30
cpu_x[34][1] => Add40.IN30
cpu_x[34][2] => LessThan25.IN28
cpu_x[34][2] => Add39.IN13
cpu_x[34][2] => Add42.IN29
cpu_x[34][2] => Add40.IN29
cpu_x[34][3] => LessThan25.IN27
cpu_x[34][3] => Add39.IN12
cpu_x[34][3] => Add42.IN28
cpu_x[34][3] => Add40.IN28
cpu_x[34][4] => LessThan25.IN26
cpu_x[34][4] => Add39.IN11
cpu_x[34][4] => Add42.IN27
cpu_x[34][4] => Add40.IN27
cpu_x[34][5] => LessThan25.IN25
cpu_x[34][5] => Add39.IN10
cpu_x[34][5] => Add42.IN26
cpu_x[34][5] => Add40.IN26
cpu_x[34][6] => LessThan25.IN24
cpu_x[34][6] => Add39.IN9
cpu_x[34][6] => Add42.IN25
cpu_x[34][6] => Add40.IN25
cpu_x[34][7] => LessThan25.IN23
cpu_x[34][7] => Add39.IN8
cpu_x[34][7] => Add42.IN24
cpu_x[34][7] => Add40.IN24
cpu_y[0][0] => Add342.IN14
cpu_y[0][0] => LessThan159.IN15
cpu_y[0][0] => Add344.IN16
cpu_y[0][0] => LessThan160.IN17
cpu_y[0][0] => Add349.IN30
cpu_y[0][1] => Add342.IN13
cpu_y[0][1] => LessThan159.IN14
cpu_y[0][1] => Add344.IN15
cpu_y[0][1] => LessThan160.IN16
cpu_y[0][1] => Add349.IN29
cpu_y[0][2] => Add342.IN11
cpu_y[0][2] => Add342.IN12
cpu_y[0][2] => Add344.IN13
cpu_y[0][2] => Add344.IN14
cpu_y[0][2] => Add349.IN28
cpu_y[0][3] => Add342.IN9
cpu_y[0][3] => Add342.IN10
cpu_y[0][3] => Add343.IN8
cpu_y[0][3] => Add349.IN27
cpu_y[0][4] => Add342.IN7
cpu_y[0][4] => Add342.IN8
cpu_y[0][4] => Add343.IN7
cpu_y[0][4] => Add349.IN26
cpu_y[0][5] => Add342.IN5
cpu_y[0][5] => Add342.IN6
cpu_y[0][5] => Add343.IN6
cpu_y[0][5] => Add349.IN25
cpu_y[0][6] => Add342.IN3
cpu_y[0][6] => Add342.IN4
cpu_y[0][6] => Add343.IN5
cpu_y[0][6] => Add349.IN24
cpu_y[1][0] => Add333.IN14
cpu_y[1][0] => LessThan155.IN15
cpu_y[1][0] => Add335.IN16
cpu_y[1][0] => LessThan156.IN17
cpu_y[1][0] => Add340.IN30
cpu_y[1][1] => Add333.IN13
cpu_y[1][1] => LessThan155.IN14
cpu_y[1][1] => Add335.IN15
cpu_y[1][1] => LessThan156.IN16
cpu_y[1][1] => Add340.IN29
cpu_y[1][2] => Add333.IN11
cpu_y[1][2] => Add333.IN12
cpu_y[1][2] => Add335.IN13
cpu_y[1][2] => Add335.IN14
cpu_y[1][2] => Add340.IN28
cpu_y[1][3] => Add333.IN9
cpu_y[1][3] => Add333.IN10
cpu_y[1][3] => Add334.IN8
cpu_y[1][3] => Add340.IN27
cpu_y[1][4] => Add333.IN7
cpu_y[1][4] => Add333.IN8
cpu_y[1][4] => Add334.IN7
cpu_y[1][4] => Add340.IN26
cpu_y[1][5] => Add333.IN5
cpu_y[1][5] => Add333.IN6
cpu_y[1][5] => Add334.IN6
cpu_y[1][5] => Add340.IN25
cpu_y[1][6] => Add333.IN3
cpu_y[1][6] => Add333.IN4
cpu_y[1][6] => Add334.IN5
cpu_y[1][6] => Add340.IN24
cpu_y[2][0] => Add324.IN14
cpu_y[2][0] => LessThan151.IN15
cpu_y[2][0] => Add326.IN16
cpu_y[2][0] => LessThan152.IN17
cpu_y[2][0] => Add331.IN30
cpu_y[2][1] => Add324.IN13
cpu_y[2][1] => LessThan151.IN14
cpu_y[2][1] => Add326.IN15
cpu_y[2][1] => LessThan152.IN16
cpu_y[2][1] => Add331.IN29
cpu_y[2][2] => Add324.IN11
cpu_y[2][2] => Add324.IN12
cpu_y[2][2] => Add326.IN13
cpu_y[2][2] => Add326.IN14
cpu_y[2][2] => Add331.IN28
cpu_y[2][3] => Add324.IN9
cpu_y[2][3] => Add324.IN10
cpu_y[2][3] => Add325.IN8
cpu_y[2][3] => Add331.IN27
cpu_y[2][4] => Add324.IN7
cpu_y[2][4] => Add324.IN8
cpu_y[2][4] => Add325.IN7
cpu_y[2][4] => Add331.IN26
cpu_y[2][5] => Add324.IN5
cpu_y[2][5] => Add324.IN6
cpu_y[2][5] => Add325.IN6
cpu_y[2][5] => Add331.IN25
cpu_y[2][6] => Add324.IN3
cpu_y[2][6] => Add324.IN4
cpu_y[2][6] => Add325.IN5
cpu_y[2][6] => Add331.IN24
cpu_y[3][0] => Add315.IN14
cpu_y[3][0] => LessThan147.IN15
cpu_y[3][0] => Add317.IN16
cpu_y[3][0] => LessThan148.IN17
cpu_y[3][0] => Add322.IN30
cpu_y[3][1] => Add315.IN13
cpu_y[3][1] => LessThan147.IN14
cpu_y[3][1] => Add317.IN15
cpu_y[3][1] => LessThan148.IN16
cpu_y[3][1] => Add322.IN29
cpu_y[3][2] => Add315.IN11
cpu_y[3][2] => Add315.IN12
cpu_y[3][2] => Add317.IN13
cpu_y[3][2] => Add317.IN14
cpu_y[3][2] => Add322.IN28
cpu_y[3][3] => Add315.IN9
cpu_y[3][3] => Add315.IN10
cpu_y[3][3] => Add316.IN8
cpu_y[3][3] => Add322.IN27
cpu_y[3][4] => Add315.IN7
cpu_y[3][4] => Add315.IN8
cpu_y[3][4] => Add316.IN7
cpu_y[3][4] => Add322.IN26
cpu_y[3][5] => Add315.IN5
cpu_y[3][5] => Add315.IN6
cpu_y[3][5] => Add316.IN6
cpu_y[3][5] => Add322.IN25
cpu_y[3][6] => Add315.IN3
cpu_y[3][6] => Add315.IN4
cpu_y[3][6] => Add316.IN5
cpu_y[3][6] => Add322.IN24
cpu_y[4][0] => Add306.IN14
cpu_y[4][0] => LessThan143.IN15
cpu_y[4][0] => Add308.IN16
cpu_y[4][0] => LessThan144.IN17
cpu_y[4][0] => Add313.IN30
cpu_y[4][1] => Add306.IN13
cpu_y[4][1] => LessThan143.IN14
cpu_y[4][1] => Add308.IN15
cpu_y[4][1] => LessThan144.IN16
cpu_y[4][1] => Add313.IN29
cpu_y[4][2] => Add306.IN11
cpu_y[4][2] => Add306.IN12
cpu_y[4][2] => Add308.IN13
cpu_y[4][2] => Add308.IN14
cpu_y[4][2] => Add313.IN28
cpu_y[4][3] => Add306.IN9
cpu_y[4][3] => Add306.IN10
cpu_y[4][3] => Add307.IN8
cpu_y[4][3] => Add313.IN27
cpu_y[4][4] => Add306.IN7
cpu_y[4][4] => Add306.IN8
cpu_y[4][4] => Add307.IN7
cpu_y[4][4] => Add313.IN26
cpu_y[4][5] => Add306.IN5
cpu_y[4][5] => Add306.IN6
cpu_y[4][5] => Add307.IN6
cpu_y[4][5] => Add313.IN25
cpu_y[4][6] => Add306.IN3
cpu_y[4][6] => Add306.IN4
cpu_y[4][6] => Add307.IN5
cpu_y[4][6] => Add313.IN24
cpu_y[5][0] => Add297.IN14
cpu_y[5][0] => LessThan139.IN15
cpu_y[5][0] => Add299.IN16
cpu_y[5][0] => LessThan140.IN17
cpu_y[5][0] => Add304.IN30
cpu_y[5][1] => Add297.IN13
cpu_y[5][1] => LessThan139.IN14
cpu_y[5][1] => Add299.IN15
cpu_y[5][1] => LessThan140.IN16
cpu_y[5][1] => Add304.IN29
cpu_y[5][2] => Add297.IN11
cpu_y[5][2] => Add297.IN12
cpu_y[5][2] => Add299.IN13
cpu_y[5][2] => Add299.IN14
cpu_y[5][2] => Add304.IN28
cpu_y[5][3] => Add297.IN9
cpu_y[5][3] => Add297.IN10
cpu_y[5][3] => Add298.IN8
cpu_y[5][3] => Add304.IN27
cpu_y[5][4] => Add297.IN7
cpu_y[5][4] => Add297.IN8
cpu_y[5][4] => Add298.IN7
cpu_y[5][4] => Add304.IN26
cpu_y[5][5] => Add297.IN5
cpu_y[5][5] => Add297.IN6
cpu_y[5][5] => Add298.IN6
cpu_y[5][5] => Add304.IN25
cpu_y[5][6] => Add297.IN3
cpu_y[5][6] => Add297.IN4
cpu_y[5][6] => Add298.IN5
cpu_y[5][6] => Add304.IN24
cpu_y[6][0] => Add288.IN14
cpu_y[6][0] => LessThan135.IN15
cpu_y[6][0] => Add290.IN16
cpu_y[6][0] => LessThan136.IN17
cpu_y[6][0] => Add295.IN30
cpu_y[6][1] => Add288.IN13
cpu_y[6][1] => LessThan135.IN14
cpu_y[6][1] => Add290.IN15
cpu_y[6][1] => LessThan136.IN16
cpu_y[6][1] => Add295.IN29
cpu_y[6][2] => Add288.IN11
cpu_y[6][2] => Add288.IN12
cpu_y[6][2] => Add290.IN13
cpu_y[6][2] => Add290.IN14
cpu_y[6][2] => Add295.IN28
cpu_y[6][3] => Add288.IN9
cpu_y[6][3] => Add288.IN10
cpu_y[6][3] => Add289.IN8
cpu_y[6][3] => Add295.IN27
cpu_y[6][4] => Add288.IN7
cpu_y[6][4] => Add288.IN8
cpu_y[6][4] => Add289.IN7
cpu_y[6][4] => Add295.IN26
cpu_y[6][5] => Add288.IN5
cpu_y[6][5] => Add288.IN6
cpu_y[6][5] => Add289.IN6
cpu_y[6][5] => Add295.IN25
cpu_y[6][6] => Add288.IN3
cpu_y[6][6] => Add288.IN4
cpu_y[6][6] => Add289.IN5
cpu_y[6][6] => Add295.IN24
cpu_y[7][0] => Add279.IN14
cpu_y[7][0] => LessThan131.IN15
cpu_y[7][0] => Add281.IN16
cpu_y[7][0] => LessThan132.IN17
cpu_y[7][0] => Add286.IN30
cpu_y[7][1] => Add279.IN13
cpu_y[7][1] => LessThan131.IN14
cpu_y[7][1] => Add281.IN15
cpu_y[7][1] => LessThan132.IN16
cpu_y[7][1] => Add286.IN29
cpu_y[7][2] => Add279.IN11
cpu_y[7][2] => Add279.IN12
cpu_y[7][2] => Add281.IN13
cpu_y[7][2] => Add281.IN14
cpu_y[7][2] => Add286.IN28
cpu_y[7][3] => Add279.IN9
cpu_y[7][3] => Add279.IN10
cpu_y[7][3] => Add280.IN8
cpu_y[7][3] => Add286.IN27
cpu_y[7][4] => Add279.IN7
cpu_y[7][4] => Add279.IN8
cpu_y[7][4] => Add280.IN7
cpu_y[7][4] => Add286.IN26
cpu_y[7][5] => Add279.IN5
cpu_y[7][5] => Add279.IN6
cpu_y[7][5] => Add280.IN6
cpu_y[7][5] => Add286.IN25
cpu_y[7][6] => Add279.IN3
cpu_y[7][6] => Add279.IN4
cpu_y[7][6] => Add280.IN5
cpu_y[7][6] => Add286.IN24
cpu_y[8][0] => Add270.IN14
cpu_y[8][0] => LessThan127.IN15
cpu_y[8][0] => Add272.IN16
cpu_y[8][0] => LessThan128.IN17
cpu_y[8][0] => Add277.IN30
cpu_y[8][1] => Add270.IN13
cpu_y[8][1] => LessThan127.IN14
cpu_y[8][1] => Add272.IN15
cpu_y[8][1] => LessThan128.IN16
cpu_y[8][1] => Add277.IN29
cpu_y[8][2] => Add270.IN11
cpu_y[8][2] => Add270.IN12
cpu_y[8][2] => Add272.IN13
cpu_y[8][2] => Add272.IN14
cpu_y[8][2] => Add277.IN28
cpu_y[8][3] => Add270.IN9
cpu_y[8][3] => Add270.IN10
cpu_y[8][3] => Add271.IN8
cpu_y[8][3] => Add277.IN27
cpu_y[8][4] => Add270.IN7
cpu_y[8][4] => Add270.IN8
cpu_y[8][4] => Add271.IN7
cpu_y[8][4] => Add277.IN26
cpu_y[8][5] => Add270.IN5
cpu_y[8][5] => Add270.IN6
cpu_y[8][5] => Add271.IN6
cpu_y[8][5] => Add277.IN25
cpu_y[8][6] => Add270.IN3
cpu_y[8][6] => Add270.IN4
cpu_y[8][6] => Add271.IN5
cpu_y[8][6] => Add277.IN24
cpu_y[9][0] => Add261.IN14
cpu_y[9][0] => LessThan123.IN15
cpu_y[9][0] => Add263.IN16
cpu_y[9][0] => LessThan124.IN17
cpu_y[9][0] => Add268.IN30
cpu_y[9][1] => Add261.IN13
cpu_y[9][1] => LessThan123.IN14
cpu_y[9][1] => Add263.IN15
cpu_y[9][1] => LessThan124.IN16
cpu_y[9][1] => Add268.IN29
cpu_y[9][2] => Add261.IN11
cpu_y[9][2] => Add261.IN12
cpu_y[9][2] => Add263.IN13
cpu_y[9][2] => Add263.IN14
cpu_y[9][2] => Add268.IN28
cpu_y[9][3] => Add261.IN9
cpu_y[9][3] => Add261.IN10
cpu_y[9][3] => Add262.IN8
cpu_y[9][3] => Add268.IN27
cpu_y[9][4] => Add261.IN7
cpu_y[9][4] => Add261.IN8
cpu_y[9][4] => Add262.IN7
cpu_y[9][4] => Add268.IN26
cpu_y[9][5] => Add261.IN5
cpu_y[9][5] => Add261.IN6
cpu_y[9][5] => Add262.IN6
cpu_y[9][5] => Add268.IN25
cpu_y[9][6] => Add261.IN3
cpu_y[9][6] => Add261.IN4
cpu_y[9][6] => Add262.IN5
cpu_y[9][6] => Add268.IN24
cpu_y[10][0] => Add252.IN14
cpu_y[10][0] => LessThan119.IN15
cpu_y[10][0] => Add254.IN16
cpu_y[10][0] => LessThan120.IN17
cpu_y[10][0] => Add259.IN30
cpu_y[10][1] => Add252.IN13
cpu_y[10][1] => LessThan119.IN14
cpu_y[10][1] => Add254.IN15
cpu_y[10][1] => LessThan120.IN16
cpu_y[10][1] => Add259.IN29
cpu_y[10][2] => Add252.IN11
cpu_y[10][2] => Add252.IN12
cpu_y[10][2] => Add254.IN13
cpu_y[10][2] => Add254.IN14
cpu_y[10][2] => Add259.IN28
cpu_y[10][3] => Add252.IN9
cpu_y[10][3] => Add252.IN10
cpu_y[10][3] => Add253.IN8
cpu_y[10][3] => Add259.IN27
cpu_y[10][4] => Add252.IN7
cpu_y[10][4] => Add252.IN8
cpu_y[10][4] => Add253.IN7
cpu_y[10][4] => Add259.IN26
cpu_y[10][5] => Add252.IN5
cpu_y[10][5] => Add252.IN6
cpu_y[10][5] => Add253.IN6
cpu_y[10][5] => Add259.IN25
cpu_y[10][6] => Add252.IN3
cpu_y[10][6] => Add252.IN4
cpu_y[10][6] => Add253.IN5
cpu_y[10][6] => Add259.IN24
cpu_y[11][0] => Add243.IN14
cpu_y[11][0] => LessThan115.IN15
cpu_y[11][0] => Add245.IN16
cpu_y[11][0] => LessThan116.IN17
cpu_y[11][0] => Add250.IN30
cpu_y[11][1] => Add243.IN13
cpu_y[11][1] => LessThan115.IN14
cpu_y[11][1] => Add245.IN15
cpu_y[11][1] => LessThan116.IN16
cpu_y[11][1] => Add250.IN29
cpu_y[11][2] => Add243.IN11
cpu_y[11][2] => Add243.IN12
cpu_y[11][2] => Add245.IN13
cpu_y[11][2] => Add245.IN14
cpu_y[11][2] => Add250.IN28
cpu_y[11][3] => Add243.IN9
cpu_y[11][3] => Add243.IN10
cpu_y[11][3] => Add244.IN8
cpu_y[11][3] => Add250.IN27
cpu_y[11][4] => Add243.IN7
cpu_y[11][4] => Add243.IN8
cpu_y[11][4] => Add244.IN7
cpu_y[11][4] => Add250.IN26
cpu_y[11][5] => Add243.IN5
cpu_y[11][5] => Add243.IN6
cpu_y[11][5] => Add244.IN6
cpu_y[11][5] => Add250.IN25
cpu_y[11][6] => Add243.IN3
cpu_y[11][6] => Add243.IN4
cpu_y[11][6] => Add244.IN5
cpu_y[11][6] => Add250.IN24
cpu_y[12][0] => Add234.IN14
cpu_y[12][0] => LessThan111.IN15
cpu_y[12][0] => Add236.IN16
cpu_y[12][0] => LessThan112.IN17
cpu_y[12][0] => Add241.IN30
cpu_y[12][1] => Add234.IN13
cpu_y[12][1] => LessThan111.IN14
cpu_y[12][1] => Add236.IN15
cpu_y[12][1] => LessThan112.IN16
cpu_y[12][1] => Add241.IN29
cpu_y[12][2] => Add234.IN11
cpu_y[12][2] => Add234.IN12
cpu_y[12][2] => Add236.IN13
cpu_y[12][2] => Add236.IN14
cpu_y[12][2] => Add241.IN28
cpu_y[12][3] => Add234.IN9
cpu_y[12][3] => Add234.IN10
cpu_y[12][3] => Add235.IN8
cpu_y[12][3] => Add241.IN27
cpu_y[12][4] => Add234.IN7
cpu_y[12][4] => Add234.IN8
cpu_y[12][4] => Add235.IN7
cpu_y[12][4] => Add241.IN26
cpu_y[12][5] => Add234.IN5
cpu_y[12][5] => Add234.IN6
cpu_y[12][5] => Add235.IN6
cpu_y[12][5] => Add241.IN25
cpu_y[12][6] => Add234.IN3
cpu_y[12][6] => Add234.IN4
cpu_y[12][6] => Add235.IN5
cpu_y[12][6] => Add241.IN24
cpu_y[13][0] => Add225.IN14
cpu_y[13][0] => LessThan107.IN15
cpu_y[13][0] => Add227.IN16
cpu_y[13][0] => LessThan108.IN17
cpu_y[13][0] => Add232.IN30
cpu_y[13][1] => Add225.IN13
cpu_y[13][1] => LessThan107.IN14
cpu_y[13][1] => Add227.IN15
cpu_y[13][1] => LessThan108.IN16
cpu_y[13][1] => Add232.IN29
cpu_y[13][2] => Add225.IN11
cpu_y[13][2] => Add225.IN12
cpu_y[13][2] => Add227.IN13
cpu_y[13][2] => Add227.IN14
cpu_y[13][2] => Add232.IN28
cpu_y[13][3] => Add225.IN9
cpu_y[13][3] => Add225.IN10
cpu_y[13][3] => Add226.IN8
cpu_y[13][3] => Add232.IN27
cpu_y[13][4] => Add225.IN7
cpu_y[13][4] => Add225.IN8
cpu_y[13][4] => Add226.IN7
cpu_y[13][4] => Add232.IN26
cpu_y[13][5] => Add225.IN5
cpu_y[13][5] => Add225.IN6
cpu_y[13][5] => Add226.IN6
cpu_y[13][5] => Add232.IN25
cpu_y[13][6] => Add225.IN3
cpu_y[13][6] => Add225.IN4
cpu_y[13][6] => Add226.IN5
cpu_y[13][6] => Add232.IN24
cpu_y[14][0] => Add216.IN14
cpu_y[14][0] => LessThan103.IN15
cpu_y[14][0] => Add218.IN16
cpu_y[14][0] => LessThan104.IN17
cpu_y[14][0] => Add223.IN30
cpu_y[14][1] => Add216.IN13
cpu_y[14][1] => LessThan103.IN14
cpu_y[14][1] => Add218.IN15
cpu_y[14][1] => LessThan104.IN16
cpu_y[14][1] => Add223.IN29
cpu_y[14][2] => Add216.IN11
cpu_y[14][2] => Add216.IN12
cpu_y[14][2] => Add218.IN13
cpu_y[14][2] => Add218.IN14
cpu_y[14][2] => Add223.IN28
cpu_y[14][3] => Add216.IN9
cpu_y[14][3] => Add216.IN10
cpu_y[14][3] => Add217.IN8
cpu_y[14][3] => Add223.IN27
cpu_y[14][4] => Add216.IN7
cpu_y[14][4] => Add216.IN8
cpu_y[14][4] => Add217.IN7
cpu_y[14][4] => Add223.IN26
cpu_y[14][5] => Add216.IN5
cpu_y[14][5] => Add216.IN6
cpu_y[14][5] => Add217.IN6
cpu_y[14][5] => Add223.IN25
cpu_y[14][6] => Add216.IN3
cpu_y[14][6] => Add216.IN4
cpu_y[14][6] => Add217.IN5
cpu_y[14][6] => Add223.IN24
cpu_y[15][0] => Add207.IN14
cpu_y[15][0] => LessThan99.IN15
cpu_y[15][0] => Add209.IN16
cpu_y[15][0] => LessThan100.IN17
cpu_y[15][0] => Add214.IN30
cpu_y[15][1] => Add207.IN13
cpu_y[15][1] => LessThan99.IN14
cpu_y[15][1] => Add209.IN15
cpu_y[15][1] => LessThan100.IN16
cpu_y[15][1] => Add214.IN29
cpu_y[15][2] => Add207.IN11
cpu_y[15][2] => Add207.IN12
cpu_y[15][2] => Add209.IN13
cpu_y[15][2] => Add209.IN14
cpu_y[15][2] => Add214.IN28
cpu_y[15][3] => Add207.IN9
cpu_y[15][3] => Add207.IN10
cpu_y[15][3] => Add208.IN8
cpu_y[15][3] => Add214.IN27
cpu_y[15][4] => Add207.IN7
cpu_y[15][4] => Add207.IN8
cpu_y[15][4] => Add208.IN7
cpu_y[15][4] => Add214.IN26
cpu_y[15][5] => Add207.IN5
cpu_y[15][5] => Add207.IN6
cpu_y[15][5] => Add208.IN6
cpu_y[15][5] => Add214.IN25
cpu_y[15][6] => Add207.IN3
cpu_y[15][6] => Add207.IN4
cpu_y[15][6] => Add208.IN5
cpu_y[15][6] => Add214.IN24
cpu_y[16][0] => Add198.IN14
cpu_y[16][0] => LessThan95.IN15
cpu_y[16][0] => Add200.IN16
cpu_y[16][0] => LessThan96.IN17
cpu_y[16][0] => Add205.IN30
cpu_y[16][1] => Add198.IN13
cpu_y[16][1] => LessThan95.IN14
cpu_y[16][1] => Add200.IN15
cpu_y[16][1] => LessThan96.IN16
cpu_y[16][1] => Add205.IN29
cpu_y[16][2] => Add198.IN11
cpu_y[16][2] => Add198.IN12
cpu_y[16][2] => Add200.IN13
cpu_y[16][2] => Add200.IN14
cpu_y[16][2] => Add205.IN28
cpu_y[16][3] => Add198.IN9
cpu_y[16][3] => Add198.IN10
cpu_y[16][3] => Add199.IN8
cpu_y[16][3] => Add205.IN27
cpu_y[16][4] => Add198.IN7
cpu_y[16][4] => Add198.IN8
cpu_y[16][4] => Add199.IN7
cpu_y[16][4] => Add205.IN26
cpu_y[16][5] => Add198.IN5
cpu_y[16][5] => Add198.IN6
cpu_y[16][5] => Add199.IN6
cpu_y[16][5] => Add205.IN25
cpu_y[16][6] => Add198.IN3
cpu_y[16][6] => Add198.IN4
cpu_y[16][6] => Add199.IN5
cpu_y[16][6] => Add205.IN24
cpu_y[17][0] => Add189.IN14
cpu_y[17][0] => LessThan91.IN15
cpu_y[17][0] => Add191.IN16
cpu_y[17][0] => LessThan92.IN17
cpu_y[17][0] => Add196.IN30
cpu_y[17][1] => Add189.IN13
cpu_y[17][1] => LessThan91.IN14
cpu_y[17][1] => Add191.IN15
cpu_y[17][1] => LessThan92.IN16
cpu_y[17][1] => Add196.IN29
cpu_y[17][2] => Add189.IN11
cpu_y[17][2] => Add189.IN12
cpu_y[17][2] => Add191.IN13
cpu_y[17][2] => Add191.IN14
cpu_y[17][2] => Add196.IN28
cpu_y[17][3] => Add189.IN9
cpu_y[17][3] => Add189.IN10
cpu_y[17][3] => Add190.IN8
cpu_y[17][3] => Add196.IN27
cpu_y[17][4] => Add189.IN7
cpu_y[17][4] => Add189.IN8
cpu_y[17][4] => Add190.IN7
cpu_y[17][4] => Add196.IN26
cpu_y[17][5] => Add189.IN5
cpu_y[17][5] => Add189.IN6
cpu_y[17][5] => Add190.IN6
cpu_y[17][5] => Add196.IN25
cpu_y[17][6] => Add189.IN3
cpu_y[17][6] => Add189.IN4
cpu_y[17][6] => Add190.IN5
cpu_y[17][6] => Add196.IN24
cpu_y[18][0] => Add180.IN14
cpu_y[18][0] => LessThan87.IN15
cpu_y[18][0] => Add182.IN16
cpu_y[18][0] => LessThan88.IN17
cpu_y[18][0] => Add187.IN30
cpu_y[18][1] => Add180.IN13
cpu_y[18][1] => LessThan87.IN14
cpu_y[18][1] => Add182.IN15
cpu_y[18][1] => LessThan88.IN16
cpu_y[18][1] => Add187.IN29
cpu_y[18][2] => Add180.IN11
cpu_y[18][2] => Add180.IN12
cpu_y[18][2] => Add182.IN13
cpu_y[18][2] => Add182.IN14
cpu_y[18][2] => Add187.IN28
cpu_y[18][3] => Add180.IN9
cpu_y[18][3] => Add180.IN10
cpu_y[18][3] => Add181.IN8
cpu_y[18][3] => Add187.IN27
cpu_y[18][4] => Add180.IN7
cpu_y[18][4] => Add180.IN8
cpu_y[18][4] => Add181.IN7
cpu_y[18][4] => Add187.IN26
cpu_y[18][5] => Add180.IN5
cpu_y[18][5] => Add180.IN6
cpu_y[18][5] => Add181.IN6
cpu_y[18][5] => Add187.IN25
cpu_y[18][6] => Add180.IN3
cpu_y[18][6] => Add180.IN4
cpu_y[18][6] => Add181.IN5
cpu_y[18][6] => Add187.IN24
cpu_y[19][0] => Add171.IN14
cpu_y[19][0] => LessThan83.IN15
cpu_y[19][0] => Add173.IN16
cpu_y[19][0] => LessThan84.IN17
cpu_y[19][0] => Add178.IN30
cpu_y[19][1] => Add171.IN13
cpu_y[19][1] => LessThan83.IN14
cpu_y[19][1] => Add173.IN15
cpu_y[19][1] => LessThan84.IN16
cpu_y[19][1] => Add178.IN29
cpu_y[19][2] => Add171.IN11
cpu_y[19][2] => Add171.IN12
cpu_y[19][2] => Add173.IN13
cpu_y[19][2] => Add173.IN14
cpu_y[19][2] => Add178.IN28
cpu_y[19][3] => Add171.IN9
cpu_y[19][3] => Add171.IN10
cpu_y[19][3] => Add172.IN8
cpu_y[19][3] => Add178.IN27
cpu_y[19][4] => Add171.IN7
cpu_y[19][4] => Add171.IN8
cpu_y[19][4] => Add172.IN7
cpu_y[19][4] => Add178.IN26
cpu_y[19][5] => Add171.IN5
cpu_y[19][5] => Add171.IN6
cpu_y[19][5] => Add172.IN6
cpu_y[19][5] => Add178.IN25
cpu_y[19][6] => Add171.IN3
cpu_y[19][6] => Add171.IN4
cpu_y[19][6] => Add172.IN5
cpu_y[19][6] => Add178.IN24
cpu_y[20][0] => Add162.IN14
cpu_y[20][0] => LessThan79.IN15
cpu_y[20][0] => Add164.IN16
cpu_y[20][0] => LessThan80.IN17
cpu_y[20][0] => Add169.IN30
cpu_y[20][1] => Add162.IN13
cpu_y[20][1] => LessThan79.IN14
cpu_y[20][1] => Add164.IN15
cpu_y[20][1] => LessThan80.IN16
cpu_y[20][1] => Add169.IN29
cpu_y[20][2] => Add162.IN11
cpu_y[20][2] => Add162.IN12
cpu_y[20][2] => Add164.IN13
cpu_y[20][2] => Add164.IN14
cpu_y[20][2] => Add169.IN28
cpu_y[20][3] => Add162.IN9
cpu_y[20][3] => Add162.IN10
cpu_y[20][3] => Add163.IN8
cpu_y[20][3] => Add169.IN27
cpu_y[20][4] => Add162.IN7
cpu_y[20][4] => Add162.IN8
cpu_y[20][4] => Add163.IN7
cpu_y[20][4] => Add169.IN26
cpu_y[20][5] => Add162.IN5
cpu_y[20][5] => Add162.IN6
cpu_y[20][5] => Add163.IN6
cpu_y[20][5] => Add169.IN25
cpu_y[20][6] => Add162.IN3
cpu_y[20][6] => Add162.IN4
cpu_y[20][6] => Add163.IN5
cpu_y[20][6] => Add169.IN24
cpu_y[21][0] => Add153.IN14
cpu_y[21][0] => LessThan75.IN15
cpu_y[21][0] => Add155.IN16
cpu_y[21][0] => LessThan76.IN17
cpu_y[21][0] => Add160.IN30
cpu_y[21][1] => Add153.IN13
cpu_y[21][1] => LessThan75.IN14
cpu_y[21][1] => Add155.IN15
cpu_y[21][1] => LessThan76.IN16
cpu_y[21][1] => Add160.IN29
cpu_y[21][2] => Add153.IN11
cpu_y[21][2] => Add153.IN12
cpu_y[21][2] => Add155.IN13
cpu_y[21][2] => Add155.IN14
cpu_y[21][2] => Add160.IN28
cpu_y[21][3] => Add153.IN9
cpu_y[21][3] => Add153.IN10
cpu_y[21][3] => Add154.IN8
cpu_y[21][3] => Add160.IN27
cpu_y[21][4] => Add153.IN7
cpu_y[21][4] => Add153.IN8
cpu_y[21][4] => Add154.IN7
cpu_y[21][4] => Add160.IN26
cpu_y[21][5] => Add153.IN5
cpu_y[21][5] => Add153.IN6
cpu_y[21][5] => Add154.IN6
cpu_y[21][5] => Add160.IN25
cpu_y[21][6] => Add153.IN3
cpu_y[21][6] => Add153.IN4
cpu_y[21][6] => Add154.IN5
cpu_y[21][6] => Add160.IN24
cpu_y[22][0] => Add144.IN14
cpu_y[22][0] => LessThan71.IN15
cpu_y[22][0] => Add146.IN16
cpu_y[22][0] => LessThan72.IN17
cpu_y[22][0] => Add151.IN30
cpu_y[22][1] => Add144.IN13
cpu_y[22][1] => LessThan71.IN14
cpu_y[22][1] => Add146.IN15
cpu_y[22][1] => LessThan72.IN16
cpu_y[22][1] => Add151.IN29
cpu_y[22][2] => Add144.IN11
cpu_y[22][2] => Add144.IN12
cpu_y[22][2] => Add146.IN13
cpu_y[22][2] => Add146.IN14
cpu_y[22][2] => Add151.IN28
cpu_y[22][3] => Add144.IN9
cpu_y[22][3] => Add144.IN10
cpu_y[22][3] => Add145.IN8
cpu_y[22][3] => Add151.IN27
cpu_y[22][4] => Add144.IN7
cpu_y[22][4] => Add144.IN8
cpu_y[22][4] => Add145.IN7
cpu_y[22][4] => Add151.IN26
cpu_y[22][5] => Add144.IN5
cpu_y[22][5] => Add144.IN6
cpu_y[22][5] => Add145.IN6
cpu_y[22][5] => Add151.IN25
cpu_y[22][6] => Add144.IN3
cpu_y[22][6] => Add144.IN4
cpu_y[22][6] => Add145.IN5
cpu_y[22][6] => Add151.IN24
cpu_y[23][0] => Add135.IN14
cpu_y[23][0] => LessThan67.IN15
cpu_y[23][0] => Add137.IN16
cpu_y[23][0] => LessThan68.IN17
cpu_y[23][0] => Add142.IN30
cpu_y[23][1] => Add135.IN13
cpu_y[23][1] => LessThan67.IN14
cpu_y[23][1] => Add137.IN15
cpu_y[23][1] => LessThan68.IN16
cpu_y[23][1] => Add142.IN29
cpu_y[23][2] => Add135.IN11
cpu_y[23][2] => Add135.IN12
cpu_y[23][2] => Add137.IN13
cpu_y[23][2] => Add137.IN14
cpu_y[23][2] => Add142.IN28
cpu_y[23][3] => Add135.IN9
cpu_y[23][3] => Add135.IN10
cpu_y[23][3] => Add136.IN8
cpu_y[23][3] => Add142.IN27
cpu_y[23][4] => Add135.IN7
cpu_y[23][4] => Add135.IN8
cpu_y[23][4] => Add136.IN7
cpu_y[23][4] => Add142.IN26
cpu_y[23][5] => Add135.IN5
cpu_y[23][5] => Add135.IN6
cpu_y[23][5] => Add136.IN6
cpu_y[23][5] => Add142.IN25
cpu_y[23][6] => Add135.IN3
cpu_y[23][6] => Add135.IN4
cpu_y[23][6] => Add136.IN5
cpu_y[23][6] => Add142.IN24
cpu_y[24][0] => Add126.IN14
cpu_y[24][0] => LessThan63.IN15
cpu_y[24][0] => Add128.IN16
cpu_y[24][0] => LessThan64.IN17
cpu_y[24][0] => Add133.IN30
cpu_y[24][1] => Add126.IN13
cpu_y[24][1] => LessThan63.IN14
cpu_y[24][1] => Add128.IN15
cpu_y[24][1] => LessThan64.IN16
cpu_y[24][1] => Add133.IN29
cpu_y[24][2] => Add126.IN11
cpu_y[24][2] => Add126.IN12
cpu_y[24][2] => Add128.IN13
cpu_y[24][2] => Add128.IN14
cpu_y[24][2] => Add133.IN28
cpu_y[24][3] => Add126.IN9
cpu_y[24][3] => Add126.IN10
cpu_y[24][3] => Add127.IN8
cpu_y[24][3] => Add133.IN27
cpu_y[24][4] => Add126.IN7
cpu_y[24][4] => Add126.IN8
cpu_y[24][4] => Add127.IN7
cpu_y[24][4] => Add133.IN26
cpu_y[24][5] => Add126.IN5
cpu_y[24][5] => Add126.IN6
cpu_y[24][5] => Add127.IN6
cpu_y[24][5] => Add133.IN25
cpu_y[24][6] => Add126.IN3
cpu_y[24][6] => Add126.IN4
cpu_y[24][6] => Add127.IN5
cpu_y[24][6] => Add133.IN24
cpu_y[25][0] => Add117.IN14
cpu_y[25][0] => LessThan59.IN15
cpu_y[25][0] => Add119.IN16
cpu_y[25][0] => LessThan60.IN17
cpu_y[25][0] => Add124.IN30
cpu_y[25][1] => Add117.IN13
cpu_y[25][1] => LessThan59.IN14
cpu_y[25][1] => Add119.IN15
cpu_y[25][1] => LessThan60.IN16
cpu_y[25][1] => Add124.IN29
cpu_y[25][2] => Add117.IN11
cpu_y[25][2] => Add117.IN12
cpu_y[25][2] => Add119.IN13
cpu_y[25][2] => Add119.IN14
cpu_y[25][2] => Add124.IN28
cpu_y[25][3] => Add117.IN9
cpu_y[25][3] => Add117.IN10
cpu_y[25][3] => Add118.IN8
cpu_y[25][3] => Add124.IN27
cpu_y[25][4] => Add117.IN7
cpu_y[25][4] => Add117.IN8
cpu_y[25][4] => Add118.IN7
cpu_y[25][4] => Add124.IN26
cpu_y[25][5] => Add117.IN5
cpu_y[25][5] => Add117.IN6
cpu_y[25][5] => Add118.IN6
cpu_y[25][5] => Add124.IN25
cpu_y[25][6] => Add117.IN3
cpu_y[25][6] => Add117.IN4
cpu_y[25][6] => Add118.IN5
cpu_y[25][6] => Add124.IN24
cpu_y[26][0] => Add108.IN14
cpu_y[26][0] => LessThan55.IN15
cpu_y[26][0] => Add110.IN16
cpu_y[26][0] => LessThan56.IN17
cpu_y[26][0] => Add115.IN30
cpu_y[26][1] => Add108.IN13
cpu_y[26][1] => LessThan55.IN14
cpu_y[26][1] => Add110.IN15
cpu_y[26][1] => LessThan56.IN16
cpu_y[26][1] => Add115.IN29
cpu_y[26][2] => Add108.IN11
cpu_y[26][2] => Add108.IN12
cpu_y[26][2] => Add110.IN13
cpu_y[26][2] => Add110.IN14
cpu_y[26][2] => Add115.IN28
cpu_y[26][3] => Add108.IN9
cpu_y[26][3] => Add108.IN10
cpu_y[26][3] => Add109.IN8
cpu_y[26][3] => Add115.IN27
cpu_y[26][4] => Add108.IN7
cpu_y[26][4] => Add108.IN8
cpu_y[26][4] => Add109.IN7
cpu_y[26][4] => Add115.IN26
cpu_y[26][5] => Add108.IN5
cpu_y[26][5] => Add108.IN6
cpu_y[26][5] => Add109.IN6
cpu_y[26][5] => Add115.IN25
cpu_y[26][6] => Add108.IN3
cpu_y[26][6] => Add108.IN4
cpu_y[26][6] => Add109.IN5
cpu_y[26][6] => Add115.IN24
cpu_y[27][0] => Add99.IN14
cpu_y[27][0] => LessThan51.IN15
cpu_y[27][0] => Add101.IN16
cpu_y[27][0] => LessThan52.IN17
cpu_y[27][0] => Add106.IN30
cpu_y[27][1] => Add99.IN13
cpu_y[27][1] => LessThan51.IN14
cpu_y[27][1] => Add101.IN15
cpu_y[27][1] => LessThan52.IN16
cpu_y[27][1] => Add106.IN29
cpu_y[27][2] => Add99.IN11
cpu_y[27][2] => Add99.IN12
cpu_y[27][2] => Add101.IN13
cpu_y[27][2] => Add101.IN14
cpu_y[27][2] => Add106.IN28
cpu_y[27][3] => Add99.IN9
cpu_y[27][3] => Add99.IN10
cpu_y[27][3] => Add100.IN8
cpu_y[27][3] => Add106.IN27
cpu_y[27][4] => Add99.IN7
cpu_y[27][4] => Add99.IN8
cpu_y[27][4] => Add100.IN7
cpu_y[27][4] => Add106.IN26
cpu_y[27][5] => Add99.IN5
cpu_y[27][5] => Add99.IN6
cpu_y[27][5] => Add100.IN6
cpu_y[27][5] => Add106.IN25
cpu_y[27][6] => Add99.IN3
cpu_y[27][6] => Add99.IN4
cpu_y[27][6] => Add100.IN5
cpu_y[27][6] => Add106.IN24
cpu_y[28][0] => Add90.IN14
cpu_y[28][0] => LessThan47.IN15
cpu_y[28][0] => Add92.IN16
cpu_y[28][0] => LessThan48.IN17
cpu_y[28][0] => Add97.IN30
cpu_y[28][1] => Add90.IN13
cpu_y[28][1] => LessThan47.IN14
cpu_y[28][1] => Add92.IN15
cpu_y[28][1] => LessThan48.IN16
cpu_y[28][1] => Add97.IN29
cpu_y[28][2] => Add90.IN11
cpu_y[28][2] => Add90.IN12
cpu_y[28][2] => Add92.IN13
cpu_y[28][2] => Add92.IN14
cpu_y[28][2] => Add97.IN28
cpu_y[28][3] => Add90.IN9
cpu_y[28][3] => Add90.IN10
cpu_y[28][3] => Add91.IN8
cpu_y[28][3] => Add97.IN27
cpu_y[28][4] => Add90.IN7
cpu_y[28][4] => Add90.IN8
cpu_y[28][4] => Add91.IN7
cpu_y[28][4] => Add97.IN26
cpu_y[28][5] => Add90.IN5
cpu_y[28][5] => Add90.IN6
cpu_y[28][5] => Add91.IN6
cpu_y[28][5] => Add97.IN25
cpu_y[28][6] => Add90.IN3
cpu_y[28][6] => Add90.IN4
cpu_y[28][6] => Add91.IN5
cpu_y[28][6] => Add97.IN24
cpu_y[29][0] => Add81.IN14
cpu_y[29][0] => LessThan43.IN15
cpu_y[29][0] => Add83.IN16
cpu_y[29][0] => LessThan44.IN17
cpu_y[29][0] => Add88.IN30
cpu_y[29][1] => Add81.IN13
cpu_y[29][1] => LessThan43.IN14
cpu_y[29][1] => Add83.IN15
cpu_y[29][1] => LessThan44.IN16
cpu_y[29][1] => Add88.IN29
cpu_y[29][2] => Add81.IN11
cpu_y[29][2] => Add81.IN12
cpu_y[29][2] => Add83.IN13
cpu_y[29][2] => Add83.IN14
cpu_y[29][2] => Add88.IN28
cpu_y[29][3] => Add81.IN9
cpu_y[29][3] => Add81.IN10
cpu_y[29][3] => Add82.IN8
cpu_y[29][3] => Add88.IN27
cpu_y[29][4] => Add81.IN7
cpu_y[29][4] => Add81.IN8
cpu_y[29][4] => Add82.IN7
cpu_y[29][4] => Add88.IN26
cpu_y[29][5] => Add81.IN5
cpu_y[29][5] => Add81.IN6
cpu_y[29][5] => Add82.IN6
cpu_y[29][5] => Add88.IN25
cpu_y[29][6] => Add81.IN3
cpu_y[29][6] => Add81.IN4
cpu_y[29][6] => Add82.IN5
cpu_y[29][6] => Add88.IN24
cpu_y[30][0] => Add72.IN14
cpu_y[30][0] => LessThan39.IN15
cpu_y[30][0] => Add74.IN16
cpu_y[30][0] => LessThan40.IN17
cpu_y[30][0] => Add79.IN30
cpu_y[30][1] => Add72.IN13
cpu_y[30][1] => LessThan39.IN14
cpu_y[30][1] => Add74.IN15
cpu_y[30][1] => LessThan40.IN16
cpu_y[30][1] => Add79.IN29
cpu_y[30][2] => Add72.IN11
cpu_y[30][2] => Add72.IN12
cpu_y[30][2] => Add74.IN13
cpu_y[30][2] => Add74.IN14
cpu_y[30][2] => Add79.IN28
cpu_y[30][3] => Add72.IN9
cpu_y[30][3] => Add72.IN10
cpu_y[30][3] => Add73.IN8
cpu_y[30][3] => Add79.IN27
cpu_y[30][4] => Add72.IN7
cpu_y[30][4] => Add72.IN8
cpu_y[30][4] => Add73.IN7
cpu_y[30][4] => Add79.IN26
cpu_y[30][5] => Add72.IN5
cpu_y[30][5] => Add72.IN6
cpu_y[30][5] => Add73.IN6
cpu_y[30][5] => Add79.IN25
cpu_y[30][6] => Add72.IN3
cpu_y[30][6] => Add72.IN4
cpu_y[30][6] => Add73.IN5
cpu_y[30][6] => Add79.IN24
cpu_y[31][0] => Add63.IN14
cpu_y[31][0] => LessThan35.IN15
cpu_y[31][0] => Add65.IN16
cpu_y[31][0] => LessThan36.IN17
cpu_y[31][0] => Add70.IN30
cpu_y[31][1] => Add63.IN13
cpu_y[31][1] => LessThan35.IN14
cpu_y[31][1] => Add65.IN15
cpu_y[31][1] => LessThan36.IN16
cpu_y[31][1] => Add70.IN29
cpu_y[31][2] => Add63.IN11
cpu_y[31][2] => Add63.IN12
cpu_y[31][2] => Add65.IN13
cpu_y[31][2] => Add65.IN14
cpu_y[31][2] => Add70.IN28
cpu_y[31][3] => Add63.IN9
cpu_y[31][3] => Add63.IN10
cpu_y[31][3] => Add64.IN8
cpu_y[31][3] => Add70.IN27
cpu_y[31][4] => Add63.IN7
cpu_y[31][4] => Add63.IN8
cpu_y[31][4] => Add64.IN7
cpu_y[31][4] => Add70.IN26
cpu_y[31][5] => Add63.IN5
cpu_y[31][5] => Add63.IN6
cpu_y[31][5] => Add64.IN6
cpu_y[31][5] => Add70.IN25
cpu_y[31][6] => Add63.IN3
cpu_y[31][6] => Add63.IN4
cpu_y[31][6] => Add64.IN5
cpu_y[31][6] => Add70.IN24
cpu_y[32][0] => Add54.IN14
cpu_y[32][0] => LessThan31.IN15
cpu_y[32][0] => Add56.IN16
cpu_y[32][0] => LessThan32.IN17
cpu_y[32][0] => Add61.IN30
cpu_y[32][1] => Add54.IN13
cpu_y[32][1] => LessThan31.IN14
cpu_y[32][1] => Add56.IN15
cpu_y[32][1] => LessThan32.IN16
cpu_y[32][1] => Add61.IN29
cpu_y[32][2] => Add54.IN11
cpu_y[32][2] => Add54.IN12
cpu_y[32][2] => Add56.IN13
cpu_y[32][2] => Add56.IN14
cpu_y[32][2] => Add61.IN28
cpu_y[32][3] => Add54.IN9
cpu_y[32][3] => Add54.IN10
cpu_y[32][3] => Add55.IN8
cpu_y[32][3] => Add61.IN27
cpu_y[32][4] => Add54.IN7
cpu_y[32][4] => Add54.IN8
cpu_y[32][4] => Add55.IN7
cpu_y[32][4] => Add61.IN26
cpu_y[32][5] => Add54.IN5
cpu_y[32][5] => Add54.IN6
cpu_y[32][5] => Add55.IN6
cpu_y[32][5] => Add61.IN25
cpu_y[32][6] => Add54.IN3
cpu_y[32][6] => Add54.IN4
cpu_y[32][6] => Add55.IN5
cpu_y[32][6] => Add61.IN24
cpu_y[33][0] => Add45.IN14
cpu_y[33][0] => LessThan27.IN15
cpu_y[33][0] => Add47.IN16
cpu_y[33][0] => LessThan28.IN17
cpu_y[33][0] => Add52.IN30
cpu_y[33][1] => Add45.IN13
cpu_y[33][1] => LessThan27.IN14
cpu_y[33][1] => Add47.IN15
cpu_y[33][1] => LessThan28.IN16
cpu_y[33][1] => Add52.IN29
cpu_y[33][2] => Add45.IN11
cpu_y[33][2] => Add45.IN12
cpu_y[33][2] => Add47.IN13
cpu_y[33][2] => Add47.IN14
cpu_y[33][2] => Add52.IN28
cpu_y[33][3] => Add45.IN9
cpu_y[33][3] => Add45.IN10
cpu_y[33][3] => Add46.IN8
cpu_y[33][3] => Add52.IN27
cpu_y[33][4] => Add45.IN7
cpu_y[33][4] => Add45.IN8
cpu_y[33][4] => Add46.IN7
cpu_y[33][4] => Add52.IN26
cpu_y[33][5] => Add45.IN5
cpu_y[33][5] => Add45.IN6
cpu_y[33][5] => Add46.IN6
cpu_y[33][5] => Add52.IN25
cpu_y[33][6] => Add45.IN3
cpu_y[33][6] => Add45.IN4
cpu_y[33][6] => Add46.IN5
cpu_y[33][6] => Add52.IN24
cpu_y[34][0] => Add36.IN14
cpu_y[34][0] => LessThan23.IN15
cpu_y[34][0] => Add38.IN16
cpu_y[34][0] => LessThan24.IN17
cpu_y[34][0] => Add43.IN30
cpu_y[34][1] => Add36.IN13
cpu_y[34][1] => LessThan23.IN14
cpu_y[34][1] => Add38.IN15
cpu_y[34][1] => LessThan24.IN16
cpu_y[34][1] => Add43.IN29
cpu_y[34][2] => Add36.IN11
cpu_y[34][2] => Add36.IN12
cpu_y[34][2] => Add38.IN13
cpu_y[34][2] => Add38.IN14
cpu_y[34][2] => Add43.IN28
cpu_y[34][3] => Add36.IN9
cpu_y[34][3] => Add36.IN10
cpu_y[34][3] => Add37.IN8
cpu_y[34][3] => Add43.IN27
cpu_y[34][4] => Add36.IN7
cpu_y[34][4] => Add36.IN8
cpu_y[34][4] => Add37.IN7
cpu_y[34][4] => Add43.IN26
cpu_y[34][5] => Add36.IN5
cpu_y[34][5] => Add36.IN6
cpu_y[34][5] => Add37.IN6
cpu_y[34][5] => Add43.IN25
cpu_y[34][6] => Add36.IN3
cpu_y[34][6] => Add36.IN4
cpu_y[34][6] => Add37.IN5
cpu_y[34][6] => Add43.IN24
red[0] <= vgacon:vga_component.red[0]
red[1] <= vgacon:vga_component.red[1]
red[2] <= vgacon:vga_component.red[2]
red[3] <= vgacon:vga_component.red[3]
green[0] <= vgacon:vga_component.green[0]
green[1] <= vgacon:vga_component.green[1]
green[2] <= vgacon:vga_component.green[2]
green[3] <= vgacon:vga_component.green[3]
blue[0] <= vgacon:vga_component.blue[0]
blue[1] <= vgacon:vga_component.blue[1]
blue[2] <= vgacon:vga_component.blue[2]
blue[3] <= vgacon:vga_component.blue[3]
hsync <= vgacon:vga_component.hsync
vsync <= vgacon:vga_component.vsync


|spaceinvaders|vga_module:vga|vgacon:vga_component
clk27M => vga_pll:divider.inclk0
rstn => h_count_d[0].ACLR
rstn => h_count_d[1].ACLR
rstn => h_count_d[2].ACLR
rstn => h_count_d[3].ACLR
rstn => h_count_d[4].ACLR
rstn => h_count_d[5].ACLR
rstn => h_count_d[6].ACLR
rstn => h_count_d[7].ACLR
rstn => h_count_d[8].ACLR
rstn => h_count_d[9].ACLR
rstn => h_count[0].ACLR
rstn => h_count[1].ACLR
rstn => h_count[2].ACLR
rstn => h_count[3].ACLR
rstn => h_count[4].ACLR
rstn => h_count[5].ACLR
rstn => h_count[6].ACLR
rstn => h_count[7].ACLR
rstn => h_count[8].ACLR
rstn => h_count[9].ACLR
rstn => v_count_d[0].ACLR
rstn => v_count_d[1].ACLR
rstn => v_count_d[2].ACLR
rstn => v_count_d[3].ACLR
rstn => v_count_d[4].ACLR
rstn => v_count_d[5].ACLR
rstn => v_count_d[6].ACLR
rstn => v_count_d[7].ACLR
rstn => v_count_d[8].ACLR
rstn => v_count_d[9].ACLR
rstn => v_count[0].ACLR
rstn => v_count[1].ACLR
rstn => v_count[2].ACLR
rstn => v_count[3].ACLR
rstn => v_count[4].ACLR
rstn => v_count[5].ACLR
rstn => v_count[6].ACLR
rstn => v_count[7].ACLR
rstn => v_count[8].ACLR
rstn => v_count[9].ACLR
write_clk => dual_clock_ram:vgamem.write_clk
write_enable => dual_clock_ram:vgamem.we
write_addr[0] => dual_clock_ram:vgamem.write_address[0]
write_addr[1] => dual_clock_ram:vgamem.write_address[1]
write_addr[2] => dual_clock_ram:vgamem.write_address[2]
write_addr[3] => dual_clock_ram:vgamem.write_address[3]
write_addr[4] => dual_clock_ram:vgamem.write_address[4]
write_addr[5] => dual_clock_ram:vgamem.write_address[5]
write_addr[6] => dual_clock_ram:vgamem.write_address[6]
write_addr[7] => dual_clock_ram:vgamem.write_address[7]
write_addr[8] => dual_clock_ram:vgamem.write_address[8]
write_addr[9] => dual_clock_ram:vgamem.write_address[9]
write_addr[10] => dual_clock_ram:vgamem.write_address[10]
write_addr[11] => dual_clock_ram:vgamem.write_address[11]
write_addr[12] => dual_clock_ram:vgamem.write_address[12]
write_addr[13] => dual_clock_ram:vgamem.write_address[13]
write_addr[14] => dual_clock_ram:vgamem.write_address[14]
data_in[0] => dual_clock_ram:vgamem.data_in[0]
data_in[1] => dual_clock_ram:vgamem.data_in[1]
data_in[2] => dual_clock_ram:vgamem.data_in[2]
vga_clk <= vga_pll:divider.c0
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
hsync <= sync.DB_MAX_OUTPUT_PORT_TYPE
vsync <= sync.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|vga_module:vga|vgacon:vga_component|vga_pll:divider
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|spaceinvaders|vga_module:vga|vgacon:vga_component|vga_pll:divider|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|spaceinvaders|vga_module:vga|vgacon:vga_component|dual_clock_ram:vgamem
read_clk => data_out[0]~reg0.CLK
read_clk => data_out[1]~reg0.CLK
read_clk => data_out[2]~reg0.CLK
write_clk => ram_block~18.CLK
write_clk => ram_block~0.CLK
write_clk => ram_block~1.CLK
write_clk => ram_block~2.CLK
write_clk => ram_block~3.CLK
write_clk => ram_block~4.CLK
write_clk => ram_block~5.CLK
write_clk => ram_block~6.CLK
write_clk => ram_block~7.CLK
write_clk => ram_block~8.CLK
write_clk => ram_block~9.CLK
write_clk => ram_block~10.CLK
write_clk => ram_block~11.CLK
write_clk => ram_block~12.CLK
write_clk => ram_block~13.CLK
write_clk => ram_block~14.CLK
write_clk => ram_block~15.CLK
write_clk => ram_block~16.CLK
write_clk => ram_block~17.CLK
write_clk => ram_block.CLK0
data_in[0] => ram_block~17.DATAIN
data_in[0] => ram_block.DATAIN
data_in[1] => ram_block~16.DATAIN
data_in[1] => ram_block.DATAIN1
data_in[2] => ram_block~15.DATAIN
data_in[2] => ram_block.DATAIN2
write_address[0] => ram_block~14.DATAIN
write_address[0] => ram_block.WADDR
write_address[1] => ram_block~13.DATAIN
write_address[1] => ram_block.WADDR1
write_address[2] => ram_block~12.DATAIN
write_address[2] => ram_block.WADDR2
write_address[3] => ram_block~11.DATAIN
write_address[3] => ram_block.WADDR3
write_address[4] => ram_block~10.DATAIN
write_address[4] => ram_block.WADDR4
write_address[5] => ram_block~9.DATAIN
write_address[5] => ram_block.WADDR5
write_address[6] => ram_block~8.DATAIN
write_address[6] => ram_block.WADDR6
write_address[7] => ram_block~7.DATAIN
write_address[7] => ram_block.WADDR7
write_address[8] => ram_block~6.DATAIN
write_address[8] => ram_block.WADDR8
write_address[9] => ram_block~5.DATAIN
write_address[9] => ram_block.WADDR9
write_address[10] => ram_block~4.DATAIN
write_address[10] => ram_block.WADDR10
write_address[11] => ram_block~3.DATAIN
write_address[11] => ram_block.WADDR11
write_address[12] => ram_block~2.DATAIN
write_address[12] => ram_block.WADDR12
write_address[13] => ram_block~1.DATAIN
write_address[13] => ram_block.WADDR13
write_address[14] => ram_block~0.DATAIN
write_address[14] => ram_block.WADDR14
read_address[0] => ram_block.RADDR
read_address[1] => ram_block.RADDR1
read_address[2] => ram_block.RADDR2
read_address[3] => ram_block.RADDR3
read_address[4] => ram_block.RADDR4
read_address[5] => ram_block.RADDR5
read_address[6] => ram_block.RADDR6
read_address[7] => ram_block.RADDR7
read_address[8] => ram_block.RADDR8
read_address[9] => ram_block.RADDR9
read_address[10] => ram_block.RADDR10
read_address[11] => ram_block.RADDR11
read_address[12] => ram_block.RADDR12
read_address[13] => ram_block.RADDR13
read_address[14] => ram_block.RADDR14
we => ram_block~18.DATAIN
we => ram_block.WE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|pc:player
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
enable_i => position_x_o[7]~reg0.ENA
enable_i => position_x_o[6]~reg0.ENA
enable_i => position_x_o[5]~reg0.ENA
enable_i => position_x_o[4]~reg0.ENA
enable_i => position_x_o[3]~reg0.ENA
enable_i => position_x_o[2]~reg0.ENA
enable_i => position_x_o[1]~reg0.ENA
enable_i => position_x_o[0]~reg0.ENA
right_flag_i => position_x_o.OUTPUTSELECT
right_flag_i => position_x_o.OUTPUTSELECT
right_flag_i => position_x_o.OUTPUTSELECT
right_flag_i => position_x_o.OUTPUTSELECT
right_flag_i => position_x_o.OUTPUTSELECT
right_flag_i => position_x_o.OUTPUTSELECT
right_flag_i => position_x_o.OUTPUTSELECT
right_flag_i => position_x_o.OUTPUTSELECT
clock_i => clock_counter:pc_clock.clock_i
clock_o <= comb.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= <GND>
position_y_o[2] <= <GND>
position_y_o[3] <= <GND>
position_y_o[4] <= <VCC>
position_y_o[5] <= <VCC>
position_y_o[6] <= <VCC>


|spaceinvaders|pc:player|clock_counter:pc_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|shot:pc_shooter
clock_i => clock_counter:shot_clock.clock_i
reset_i => position_x_o[0]~reg0.ALOAD
reset_i => position_x_o[1]~reg0.ALOAD
reset_i => position_x_o[2]~reg0.ALOAD
reset_i => position_x_o[3]~reg0.ALOAD
reset_i => position_x_o[4]~reg0.ALOAD
reset_i => position_x_o[5]~reg0.ALOAD
reset_i => position_x_o[6]~reg0.ALOAD
reset_i => position_x_o[7]~reg0.ALOAD
reset_i => position_y_o[0]~reg0.ALOAD
reset_i => position_y_o[1]~reg0.ALOAD
reset_i => position_y_o[2]~reg0.ALOAD
reset_i => position_y_o[3]~reg0.ALOAD
reset_i => position_y_o[4]~reg0.ALOAD
reset_i => position_y_o[5]~reg0.ALOAD
reset_i => position_y_o[6]~reg0.ALOAD
reset_i => enable_o~reg0.ACLR
trigger_i => shot_movement.IN1
trigger_i => enable_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
position_x_i[0] => position_x_o.DATAA
position_x_i[0] => position_x_o.DATAB
position_x_i[0] => position_x_o[0]~reg0.ADATA
position_x_i[1] => Add1.IN14
position_x_i[2] => Add1.IN13
position_x_i[3] => Add1.IN12
position_x_i[4] => Add1.IN11
position_x_i[5] => Add1.IN10
position_x_i[6] => Add1.IN9
position_x_i[7] => Add1.IN8
position_y_i[0] => position_y_o.DATAA
position_y_i[0] => position_y_o.DATAB
position_y_i[0] => position_y_o[0]~reg0.ADATA
position_y_i[1] => position_y_o.DATAA
position_y_i[1] => position_y_o.DATAB
position_y_i[1] => position_y_o[1]~reg0.ADATA
position_y_i[2] => position_y_o.DATAA
position_y_i[2] => position_y_o.DATAB
position_y_i[2] => position_y_o[2]~reg0.ADATA
position_y_i[3] => position_y_o.DATAA
position_y_i[3] => position_y_o.DATAB
position_y_i[3] => position_y_o[3]~reg0.ADATA
position_y_i[4] => position_y_o.DATAA
position_y_i[4] => position_y_o.DATAB
position_y_i[4] => position_y_o[4]~reg0.ADATA
position_y_i[5] => position_y_o.DATAA
position_y_i[5] => position_y_o.DATAB
position_y_i[5] => position_y_o[5]~reg0.ADATA
position_y_i[6] => position_y_o.DATAA
position_y_i[6] => position_y_o.DATAB
position_y_i[6] => position_y_o[6]~reg0.ADATA
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= position_y_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|shot:pc_shooter|clock_counter:shot_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|clock_counter:pc_delay
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:0:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:0:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:0:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:0:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:1:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:1:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:1:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:1:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:2:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:2:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:2:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:2:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:3:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:3:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:3:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:3:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:4:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:4:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:4:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:4:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:5:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:5:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:5:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:5:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:6:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:6:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:6:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:6:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:7:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:7:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:7:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:7:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:8:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:8:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:8:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:8:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:9:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:9:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:9:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:9:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:10:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:10:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:10:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:10:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:11:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:11:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:11:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:11:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:12:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:12:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:12:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:12:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:13:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:13:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:13:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:13:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:14:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:14:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:14:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:14:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:15:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:15:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:15:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:15:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:16:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:16:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:16:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:16:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:17:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:17:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:17:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:17:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:18:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:18:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:18:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:18:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:19:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:19:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:19:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:19:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:20:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.PRESET
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.ACLR
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:20:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:20:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:20:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:21:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:21:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:21:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:21:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:22:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:22:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:22:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:22:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:23:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:23:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:23:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:23:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:24:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:24:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:24:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:24:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:25:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:25:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:25:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:25:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:26:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:26:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:26:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:26:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:27:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.ACLR
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.PRESET
reset_i => position_y_o[4]~reg0.ACLR
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:27:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:27:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:27:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:28:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:28:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:28:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:28:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:29:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:29:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:29:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:29:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:30:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.PRESET
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.ACLR
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:30:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:30:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:30:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:31:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:31:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:31:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:31:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:32:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.ACLR
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.ACLR
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:32:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:32:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:32:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:33:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.ACLR
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.ACLR
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:33:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:33:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:33:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:34:cpu_x
reset_i => state.EXPLODING.ACLR
reset_i => state.ALIVE.PRESET
reset_i => dying~reg0.ACLR
reset_i => enable_o~reg0.PRESET
reset_i => game_over~reg0.ACLR
reset_i => turn_o.IN0
reset_i => position_y_o[1]~reg0.PRESET
reset_i => position_y_o[2]~reg0.ACLR
reset_i => position_y_o[3]~reg0.ACLR
reset_i => position_y_o[4]~reg0.PRESET
reset_i => position_y_o[5]~reg0.PRESET
reset_i => position_y_o[6]~reg0.ACLR
reset_i => position_x_o[0]~reg0.ACLR
reset_i => position_x_o[1]~reg0.PRESET
reset_i => position_x_o[2]~reg0.PRESET
reset_i => position_x_o[3]~reg0.ACLR
reset_i => position_x_o[4]~reg0.PRESET
reset_i => position_x_o[5]~reg0.PRESET
reset_i => position_x_o[6]~reg0.PRESET
reset_i => position_x_o[7]~reg0.ACLR
reset_i => \cpu_movement_x:move_right_v.PRESET
reset_i => dying.IN0
kill_i => dying.IN1
kill_i => turn_o.IN1
kill_i => \cpu_movement_x:move_right_v.ENA
kill_i => position_x_o[7]~reg0.ENA
kill_i => position_x_o[6]~reg0.ENA
kill_i => position_x_o[5]~reg0.ENA
kill_i => position_x_o[4]~reg0.ENA
kill_i => position_x_o[3]~reg0.ENA
kill_i => position_x_o[2]~reg0.ENA
kill_i => position_x_o[1]~reg0.ENA
kill_i => position_x_o[0]~reg0.ENA
kill_i => position_y_o[6]~reg0.ENA
kill_i => position_y_o[5]~reg0.ENA
kill_i => position_y_o[4]~reg0.ENA
kill_i => position_y_o[3]~reg0.ENA
kill_i => position_y_o[2]~reg0.ENA
kill_i => game_over~reg0.ENA
kill_i => enable_o~reg0.ENA
kill_i => position_y_o[1]~reg0.ENA
clock_i => clock_counter:cpu_clock.clock_i
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => position_y_o.OUTPUTSELECT
turn_i => move_right_v.OUTPUTSELECT
turn_i => turn_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_i => position_x_o.OUTPUTSELECT
turn_o <= turn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= <VCC>
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dying <= dying~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|cpu:\generate_cpu:34:cpu_x|clock_counter:cpu_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:34:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN13
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN12
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN11
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN10
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN9
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN8
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN7
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => LessThan3.IN15
position_y2[2] => LessThan2.IN12
position_y2[2] => LessThan3.IN14
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN8
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN7
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN6
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN5
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:\generate_cpu:34:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|clock_counter:enemy_shot_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|shot:cpu_x_shooter
clock_i => clock_counter:shot_clock.clock_i
reset_i => position_x_o[0]~reg0.ALOAD
reset_i => position_x_o[1]~reg0.ALOAD
reset_i => position_x_o[2]~reg0.ALOAD
reset_i => position_x_o[3]~reg0.ALOAD
reset_i => position_x_o[4]~reg0.ALOAD
reset_i => position_x_o[5]~reg0.ALOAD
reset_i => position_x_o[6]~reg0.ALOAD
reset_i => position_x_o[7]~reg0.ALOAD
reset_i => position_y_o[0]~reg0.ALOAD
reset_i => position_y_o[1]~reg0.ALOAD
reset_i => position_y_o[2]~reg0.ALOAD
reset_i => position_y_o[3]~reg0.ALOAD
reset_i => position_y_o[4]~reg0.ALOAD
reset_i => position_y_o[5]~reg0.ALOAD
reset_i => position_y_o[6]~reg0.ALOAD
reset_i => enable_o~reg0.ACLR
trigger_i => shot_movement.IN1
trigger_i => enable_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_y_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
trigger_i => position_x_o.OUTPUTSELECT
position_x_i[0] => Add1.IN16
position_x_i[1] => Add1.IN15
position_x_i[2] => Add1.IN14
position_x_i[3] => Add1.IN13
position_x_i[4] => Add1.IN12
position_x_i[5] => Add1.IN11
position_x_i[6] => Add1.IN10
position_x_i[7] => Add1.IN9
position_y_i[0] => position_y_o.DATAA
position_y_i[0] => position_y_o.DATAB
position_y_i[0] => position_y_o[0]~reg0.ADATA
position_y_i[1] => position_y_o.DATAA
position_y_i[1] => position_y_o.DATAB
position_y_i[1] => position_y_o[1]~reg0.ADATA
position_y_i[2] => position_y_o.DATAA
position_y_i[2] => position_y_o.DATAB
position_y_i[2] => position_y_o[2]~reg0.ADATA
position_y_i[3] => position_y_o.DATAA
position_y_i[3] => position_y_o.DATAB
position_y_i[3] => position_y_o[3]~reg0.ADATA
position_y_i[4] => position_y_o.DATAA
position_y_i[4] => position_y_o.DATAB
position_y_i[4] => position_y_o[4]~reg0.ADATA
position_y_i[5] => position_y_o.DATAA
position_y_i[5] => position_y_o.DATAB
position_y_i[5] => position_y_o[5]~reg0.ADATA
position_y_i[6] => position_y_o.DATAA
position_y_i[6] => position_y_o.DATAB
position_y_i[6] => position_y_o[6]~reg0.ADATA
enable_o <= enable_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[0] <= position_x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[1] <= position_x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[2] <= position_x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[3] <= position_x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[4] <= position_x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[5] <= position_x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[6] <= position_x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_x_o[7] <= position_x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[0] <= position_y_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[1] <= position_y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[2] <= position_y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[3] <= position_y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[4] <= position_y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[5] <= position_y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position_y_o[6] <= position_y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|shot:cpu_x_shooter|clock_counter:shot_clock
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:collision_x
clock => clock_counter:clock_division.clock_i
enable_i => collision_o~reg0.ACLR
position_x1[0] => LessThan0.IN8
position_x1[0] => LessThan1.IN18
position_x1[1] => LessThan0.IN7
position_x1[1] => LessThan1.IN17
position_x1[2] => LessThan0.IN6
position_x1[2] => LessThan1.IN16
position_x1[3] => LessThan0.IN5
position_x1[3] => LessThan1.IN15
position_x1[4] => LessThan0.IN4
position_x1[4] => LessThan1.IN14
position_x1[5] => LessThan0.IN3
position_x1[5] => LessThan1.IN13
position_x1[6] => LessThan0.IN2
position_x1[6] => LessThan1.IN12
position_x1[7] => LessThan0.IN1
position_x1[7] => LessThan1.IN11
position_x2[0] => LessThan0.IN16
position_x2[0] => Add0.IN16
position_x2[1] => LessThan0.IN15
position_x2[1] => Add0.IN15
position_x2[2] => LessThan0.IN14
position_x2[2] => Add0.IN14
position_x2[3] => LessThan0.IN13
position_x2[3] => Add0.IN13
position_x2[4] => LessThan0.IN12
position_x2[4] => Add0.IN12
position_x2[5] => LessThan0.IN11
position_x2[5] => Add0.IN11
position_x2[6] => LessThan0.IN10
position_x2[6] => Add0.IN10
position_x2[7] => LessThan0.IN9
position_x2[7] => Add0.IN9
position_y1[0] => LessThan2.IN7
position_y1[0] => LessThan3.IN15
position_y1[1] => LessThan2.IN6
position_y1[1] => LessThan3.IN14
position_y1[2] => LessThan2.IN5
position_y1[2] => LessThan3.IN13
position_y1[3] => LessThan2.IN4
position_y1[3] => LessThan3.IN12
position_y1[4] => LessThan2.IN3
position_y1[4] => LessThan3.IN11
position_y1[5] => LessThan2.IN2
position_y1[5] => LessThan3.IN10
position_y1[6] => LessThan2.IN1
position_y1[6] => LessThan3.IN9
position_y2[0] => LessThan2.IN14
position_y2[0] => LessThan3.IN16
position_y2[1] => LessThan2.IN13
position_y2[1] => Add1.IN12
position_y2[2] => LessThan2.IN12
position_y2[2] => Add1.IN11
position_y2[3] => LessThan2.IN11
position_y2[3] => Add1.IN10
position_y2[4] => LessThan2.IN10
position_y2[4] => Add1.IN9
position_y2[5] => LessThan2.IN9
position_y2[5] => Add1.IN8
position_y2[6] => LessThan2.IN8
position_y2[6] => Add1.IN7
collision_o <= collision_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|collisor:collision_x|clock_counter:clock_division
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|random_gen:rnd
input => output[2]~reg0.ENA
input => output[1]~reg0.ENA
input => output[0]~reg0.ENA
input => output[3]~reg0.ENA
input => output[4]~reg0.ENA
input => output[5]~reg0.ENA
input => output[6]~reg0.ENA
input => output[7]~reg0.ENA
input => output[8]~reg0.ENA
input => output[9]~reg0.ENA
input => output[10]~reg0.ENA
input => output[11]~reg0.ENA
input => output[12]~reg0.ENA
input => output[13]~reg0.ENA
input => output[14]~reg0.ENA
input => output[15]~reg0.ENA
input => output[16]~reg0.ENA
input => output[17]~reg0.ENA
input => output[18]~reg0.ENA
input => output[19]~reg0.ENA
input => output[20]~reg0.ENA
input => output[21]~reg0.ENA
input => output[22]~reg0.ENA
input => output[23]~reg0.ENA
input => output[24]~reg0.ENA
input => output[25]~reg0.ENA
input => output[26]~reg0.ENA
input => output[27]~reg0.ENA
input => output[28]~reg0.ENA
input => output[29]~reg0.ENA
input => output[30]~reg0.ENA
input => output[31]~reg0.ENA
clock => clock_counter:clock_div2.clock_i
clock => output[0]~reg0.CLK
clock => output[1]~reg0.CLK
clock => output[2]~reg0.CLK
clock => output[3]~reg0.CLK
clock => output[4]~reg0.CLK
clock => output[5]~reg0.CLK
clock => output[6]~reg0.CLK
clock => output[7]~reg0.CLK
clock => output[8]~reg0.CLK
clock => output[9]~reg0.CLK
clock => output[10]~reg0.CLK
clock => output[11]~reg0.CLK
clock => output[12]~reg0.CLK
clock => output[13]~reg0.CLK
clock => output[14]~reg0.CLK
clock => output[15]~reg0.CLK
clock => output[16]~reg0.CLK
clock => output[17]~reg0.CLK
clock => output[18]~reg0.CLK
clock => output[19]~reg0.CLK
clock => output[20]~reg0.CLK
clock => output[21]~reg0.CLK
clock => output[22]~reg0.CLK
clock => output[23]~reg0.CLK
clock => output[24]~reg0.CLK
clock => output[25]~reg0.CLK
clock => output[26]~reg0.CLK
clock => output[27]~reg0.CLK
clock => output[28]~reg0.CLK
clock => output[29]~reg0.CLK
clock => output[30]~reg0.CLK
clock => output[31]~reg0.CLK
clock => counter_s[0].CLK
clock => counter_s[1].CLK
clock => counter_s[2].CLK
clock => counter_s[3].CLK
clock => counter_s[4].CLK
clock => counter_s[5].CLK
clock => counter_s[6].CLK
clock => counter_s[7].CLK
clock => counter_s[8].CLK
clock => counter_s[9].CLK
clock => counter_s[10].CLK
clock => counter_s[11].CLK
clock => counter_s[12].CLK
clock => counter_s[13].CLK
clock => counter_s[14].CLK
clock => counter_s[15].CLK
clock => counter_s[16].CLK
clock => counter_s[17].CLK
clock => counter_s[18].CLK
clock => counter_s[19].CLK
clock => counter_s[20].CLK
clock => counter_s[21].CLK
clock => counter_s[22].CLK
clock => counter_s[23].CLK
clock => counter_s[24].CLK
clock => counter_s[25].CLK
clock => counter_s[26].CLK
clock => counter_s[27].CLK
clock => counter_s[28].CLK
clock => counter_s[29].CLK
clock => counter_s[30].CLK
clock => counter_s[31].CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|random_gen:rnd|clock_counter:clock_div2
clock_i => clock_o~reg0.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
clock_i => counter[4].CLK
clock_i => counter[5].CLK
clock_i => counter[6].CLK
clock_i => counter[7].CLK
clock_i => counter[8].CLK
clock_i => counter[9].CLK
clock_i => counter[10].CLK
clock_i => counter[11].CLK
clock_i => counter[12].CLK
clock_i => counter[13].CLK
clock_i => counter[14].CLK
clock_i => counter[15].CLK
clock_i => counter[16].CLK
clock_i => counter[17].CLK
clock_i => counter[18].CLK
clock_i => counter[19].CLK
clock_i => counter[20].CLK
clock_i => counter[21].CLK
clock_i => counter[22].CLK
clock_i => counter[23].CLK
clock_i => counter[24].CLK
clock_i => counter[25].CLK
clock_i => counter[26].CLK
clock_i => counter[27].CLK
clock_i => counter[28].CLK
clock_i => counter[29].CLK
clock_i => counter[30].CLK
clock_i => counter[31].CLK
clock_o <= clock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|score:show_score
clock_i => milhar[0].CLK
clock_i => milhar[1].CLK
clock_i => milhar[2].CLK
clock_i => milhar[3].CLK
clock_i => milhar[4].CLK
clock_i => milhar[5].CLK
clock_i => milhar[6].CLK
clock_i => milhar[7].CLK
clock_i => milhar[8].CLK
clock_i => milhar[9].CLK
clock_i => milhar[10].CLK
clock_i => milhar[11].CLK
clock_i => milhar[12].CLK
clock_i => milhar[13].CLK
clock_i => milhar[14].CLK
clock_i => milhar[15].CLK
clock_i => milhar[16].CLK
clock_i => milhar[17].CLK
clock_i => milhar[18].CLK
clock_i => milhar[19].CLK
clock_i => milhar[20].CLK
clock_i => milhar[21].CLK
clock_i => milhar[22].CLK
clock_i => milhar[23].CLK
clock_i => milhar[24].CLK
clock_i => milhar[25].CLK
clock_i => milhar[26].CLK
clock_i => milhar[27].CLK
clock_i => milhar[28].CLK
clock_i => milhar[29].CLK
clock_i => milhar[30].CLK
clock_i => milhar[31].CLK
clock_i => centena[0].CLK
clock_i => centena[1].CLK
clock_i => centena[2].CLK
clock_i => centena[3].CLK
clock_i => centena[4].CLK
clock_i => centena[5].CLK
clock_i => centena[6].CLK
clock_i => centena[7].CLK
clock_i => centena[8].CLK
clock_i => centena[9].CLK
clock_i => centena[10].CLK
clock_i => centena[11].CLK
clock_i => centena[12].CLK
clock_i => centena[13].CLK
clock_i => centena[14].CLK
clock_i => centena[15].CLK
clock_i => centena[16].CLK
clock_i => centena[17].CLK
clock_i => centena[18].CLK
clock_i => centena[19].CLK
clock_i => centena[20].CLK
clock_i => centena[21].CLK
clock_i => centena[22].CLK
clock_i => centena[23].CLK
clock_i => centena[24].CLK
clock_i => centena[25].CLK
clock_i => centena[26].CLK
clock_i => centena[27].CLK
clock_i => centena[28].CLK
clock_i => centena[29].CLK
clock_i => centena[30].CLK
clock_i => centena[31].CLK
clock_i => dezena[0].CLK
clock_i => dezena[1].CLK
clock_i => dezena[2].CLK
clock_i => dezena[3].CLK
clock_i => dezena[4].CLK
clock_i => dezena[5].CLK
clock_i => dezena[6].CLK
clock_i => dezena[7].CLK
clock_i => dezena[8].CLK
clock_i => dezena[9].CLK
clock_i => dezena[10].CLK
clock_i => dezena[11].CLK
clock_i => dezena[12].CLK
clock_i => dezena[13].CLK
clock_i => dezena[14].CLK
clock_i => dezena[15].CLK
clock_i => dezena[16].CLK
clock_i => dezena[17].CLK
clock_i => dezena[18].CLK
clock_i => dezena[19].CLK
clock_i => dezena[20].CLK
clock_i => dezena[21].CLK
clock_i => dezena[22].CLK
clock_i => dezena[23].CLK
clock_i => dezena[24].CLK
clock_i => dezena[25].CLK
clock_i => dezena[26].CLK
clock_i => dezena[27].CLK
clock_i => dezena[28].CLK
clock_i => dezena[29].CLK
clock_i => dezena[30].CLK
clock_i => dezena[31].CLK
reset_i => milhar[0].ACLR
reset_i => milhar[1].ACLR
reset_i => milhar[2].ACLR
reset_i => milhar[3].ACLR
reset_i => milhar[4].ACLR
reset_i => milhar[5].ACLR
reset_i => milhar[6].ACLR
reset_i => milhar[7].ACLR
reset_i => milhar[8].ACLR
reset_i => milhar[9].ACLR
reset_i => milhar[10].ACLR
reset_i => milhar[11].ACLR
reset_i => milhar[12].ACLR
reset_i => milhar[13].ACLR
reset_i => milhar[14].ACLR
reset_i => milhar[15].ACLR
reset_i => milhar[16].ACLR
reset_i => milhar[17].ACLR
reset_i => milhar[18].ACLR
reset_i => milhar[19].ACLR
reset_i => milhar[20].ACLR
reset_i => milhar[21].ACLR
reset_i => milhar[22].ACLR
reset_i => milhar[23].ACLR
reset_i => milhar[24].ACLR
reset_i => milhar[25].ACLR
reset_i => milhar[26].ACLR
reset_i => milhar[27].ACLR
reset_i => milhar[28].ACLR
reset_i => milhar[29].ACLR
reset_i => milhar[30].ACLR
reset_i => milhar[31].ACLR
reset_i => centena[0].ACLR
reset_i => centena[1].ACLR
reset_i => centena[2].ACLR
reset_i => centena[3].ACLR
reset_i => centena[4].ACLR
reset_i => centena[5].ACLR
reset_i => centena[6].ACLR
reset_i => centena[7].ACLR
reset_i => centena[8].ACLR
reset_i => centena[9].ACLR
reset_i => centena[10].ACLR
reset_i => centena[11].ACLR
reset_i => centena[12].ACLR
reset_i => centena[13].ACLR
reset_i => centena[14].ACLR
reset_i => centena[15].ACLR
reset_i => centena[16].ACLR
reset_i => centena[17].ACLR
reset_i => centena[18].ACLR
reset_i => centena[19].ACLR
reset_i => centena[20].ACLR
reset_i => centena[21].ACLR
reset_i => centena[22].ACLR
reset_i => centena[23].ACLR
reset_i => centena[24].ACLR
reset_i => centena[25].ACLR
reset_i => centena[26].ACLR
reset_i => centena[27].ACLR
reset_i => centena[28].ACLR
reset_i => centena[29].ACLR
reset_i => centena[30].ACLR
reset_i => centena[31].ACLR
reset_i => dezena[0].ACLR
reset_i => dezena[1].ACLR
reset_i => dezena[2].ACLR
reset_i => dezena[3].ACLR
reset_i => dezena[4].ACLR
reset_i => dezena[5].ACLR
reset_i => dezena[6].ACLR
reset_i => dezena[7].ACLR
reset_i => dezena[8].ACLR
reset_i => dezena[9].ACLR
reset_i => dezena[10].ACLR
reset_i => dezena[11].ACLR
reset_i => dezena[12].ACLR
reset_i => dezena[13].ACLR
reset_i => dezena[14].ACLR
reset_i => dezena[15].ACLR
reset_i => dezena[16].ACLR
reset_i => dezena[17].ACLR
reset_i => dezena[18].ACLR
reset_i => dezena[19].ACLR
reset_i => dezena[20].ACLR
reset_i => dezena[21].ACLR
reset_i => dezena[22].ACLR
reset_i => dezena[23].ACLR
reset_i => dezena[24].ACLR
reset_i => dezena[25].ACLR
reset_i => dezena[26].ACLR
reset_i => dezena[27].ACLR
reset_i => dezena[28].ACLR
reset_i => dezena[29].ACLR
reset_i => dezena[30].ACLR
reset_i => dezena[31].ACLR
score_o[0] <= conv_7seg_int:disp_u.seg[0]
score_o[1] <= conv_7seg_int:disp_u.seg[1]
score_o[2] <= conv_7seg_int:disp_u.seg[2]
score_o[3] <= conv_7seg_int:disp_u.seg[3]
score_o[4] <= conv_7seg_int:disp_u.seg[4]
score_o[5] <= conv_7seg_int:disp_u.seg[5]
score_o[6] <= conv_7seg_int:disp_u.seg[6]
score_o[7] <= conv_7seg_int:disp_d.seg[0]
score_o[8] <= conv_7seg_int:disp_d.seg[1]
score_o[9] <= conv_7seg_int:disp_d.seg[2]
score_o[10] <= conv_7seg_int:disp_d.seg[3]
score_o[11] <= conv_7seg_int:disp_d.seg[4]
score_o[12] <= conv_7seg_int:disp_d.seg[5]
score_o[13] <= conv_7seg_int:disp_d.seg[6]
score_o[14] <= conv_7seg_int:disp_c.seg[0]
score_o[15] <= conv_7seg_int:disp_c.seg[1]
score_o[16] <= conv_7seg_int:disp_c.seg[2]
score_o[17] <= conv_7seg_int:disp_c.seg[3]
score_o[18] <= conv_7seg_int:disp_c.seg[4]
score_o[19] <= conv_7seg_int:disp_c.seg[5]
score_o[20] <= conv_7seg_int:disp_c.seg[6]
score_o[21] <= conv_7seg_int:disp_m.seg[0]
score_o[22] <= conv_7seg_int:disp_m.seg[1]
score_o[23] <= conv_7seg_int:disp_m.seg[2]
score_o[24] <= conv_7seg_int:disp_m.seg[3]
score_o[25] <= conv_7seg_int:disp_m.seg[4]
score_o[26] <= conv_7seg_int:disp_m.seg[5]
score_o[27] <= conv_7seg_int:disp_m.seg[6]


|spaceinvaders|score:show_score|conv_7seg_int:disp_u
digit[0] => Equal0.IN31
digit[0] => Equal1.IN31
digit[0] => Equal2.IN30
digit[0] => Equal3.IN31
digit[0] => Equal4.IN30
digit[0] => Equal5.IN31
digit[0] => Equal6.IN29
digit[0] => Equal7.IN31
digit[0] => Equal8.IN30
digit[0] => Equal9.IN31
digit[0] => Equal10.IN29
digit[0] => Equal11.IN31
digit[0] => Equal12.IN29
digit[0] => Equal13.IN31
digit[0] => Equal14.IN28
digit[0] => Equal15.IN31
digit[1] => Equal0.IN30
digit[1] => Equal1.IN30
digit[1] => Equal2.IN31
digit[1] => Equal3.IN30
digit[1] => Equal4.IN29
digit[1] => Equal5.IN29
digit[1] => Equal6.IN31
digit[1] => Equal7.IN30
digit[1] => Equal8.IN29
digit[1] => Equal9.IN29
digit[1] => Equal10.IN31
digit[1] => Equal11.IN30
digit[1] => Equal12.IN28
digit[1] => Equal13.IN28
digit[1] => Equal14.IN31
digit[1] => Equal15.IN30
digit[2] => Equal0.IN29
digit[2] => Equal1.IN29
digit[2] => Equal2.IN29
digit[2] => Equal3.IN29
digit[2] => Equal4.IN31
digit[2] => Equal5.IN30
digit[2] => Equal6.IN30
digit[2] => Equal7.IN29
digit[2] => Equal8.IN28
digit[2] => Equal9.IN28
digit[2] => Equal10.IN28
digit[2] => Equal11.IN28
digit[2] => Equal12.IN31
digit[2] => Equal13.IN30
digit[2] => Equal14.IN30
digit[2] => Equal15.IN29
digit[3] => Equal0.IN28
digit[3] => Equal1.IN28
digit[3] => Equal2.IN28
digit[3] => Equal3.IN28
digit[3] => Equal4.IN28
digit[3] => Equal5.IN28
digit[3] => Equal6.IN28
digit[3] => Equal7.IN28
digit[3] => Equal8.IN31
digit[3] => Equal9.IN30
digit[3] => Equal10.IN30
digit[3] => Equal11.IN29
digit[3] => Equal12.IN30
digit[3] => Equal13.IN29
digit[3] => Equal14.IN29
digit[3] => Equal15.IN28
digit[4] => Equal0.IN27
digit[4] => Equal1.IN27
digit[4] => Equal2.IN27
digit[4] => Equal3.IN27
digit[4] => Equal4.IN27
digit[4] => Equal5.IN27
digit[4] => Equal6.IN27
digit[4] => Equal7.IN27
digit[4] => Equal8.IN27
digit[4] => Equal9.IN27
digit[4] => Equal10.IN27
digit[4] => Equal11.IN27
digit[4] => Equal12.IN27
digit[4] => Equal13.IN27
digit[4] => Equal14.IN27
digit[4] => Equal15.IN27
digit[5] => Equal0.IN26
digit[5] => Equal1.IN26
digit[5] => Equal2.IN26
digit[5] => Equal3.IN26
digit[5] => Equal4.IN26
digit[5] => Equal5.IN26
digit[5] => Equal6.IN26
digit[5] => Equal7.IN26
digit[5] => Equal8.IN26
digit[5] => Equal9.IN26
digit[5] => Equal10.IN26
digit[5] => Equal11.IN26
digit[5] => Equal12.IN26
digit[5] => Equal13.IN26
digit[5] => Equal14.IN26
digit[5] => Equal15.IN26
digit[6] => Equal0.IN25
digit[6] => Equal1.IN25
digit[6] => Equal2.IN25
digit[6] => Equal3.IN25
digit[6] => Equal4.IN25
digit[6] => Equal5.IN25
digit[6] => Equal6.IN25
digit[6] => Equal7.IN25
digit[6] => Equal8.IN25
digit[6] => Equal9.IN25
digit[6] => Equal10.IN25
digit[6] => Equal11.IN25
digit[6] => Equal12.IN25
digit[6] => Equal13.IN25
digit[6] => Equal14.IN25
digit[6] => Equal15.IN25
digit[7] => Equal0.IN24
digit[7] => Equal1.IN24
digit[7] => Equal2.IN24
digit[7] => Equal3.IN24
digit[7] => Equal4.IN24
digit[7] => Equal5.IN24
digit[7] => Equal6.IN24
digit[7] => Equal7.IN24
digit[7] => Equal8.IN24
digit[7] => Equal9.IN24
digit[7] => Equal10.IN24
digit[7] => Equal11.IN24
digit[7] => Equal12.IN24
digit[7] => Equal13.IN24
digit[7] => Equal14.IN24
digit[7] => Equal15.IN24
digit[8] => Equal0.IN23
digit[8] => Equal1.IN23
digit[8] => Equal2.IN23
digit[8] => Equal3.IN23
digit[8] => Equal4.IN23
digit[8] => Equal5.IN23
digit[8] => Equal6.IN23
digit[8] => Equal7.IN23
digit[8] => Equal8.IN23
digit[8] => Equal9.IN23
digit[8] => Equal10.IN23
digit[8] => Equal11.IN23
digit[8] => Equal12.IN23
digit[8] => Equal13.IN23
digit[8] => Equal14.IN23
digit[8] => Equal15.IN23
digit[9] => Equal0.IN22
digit[9] => Equal1.IN22
digit[9] => Equal2.IN22
digit[9] => Equal3.IN22
digit[9] => Equal4.IN22
digit[9] => Equal5.IN22
digit[9] => Equal6.IN22
digit[9] => Equal7.IN22
digit[9] => Equal8.IN22
digit[9] => Equal9.IN22
digit[9] => Equal10.IN22
digit[9] => Equal11.IN22
digit[9] => Equal12.IN22
digit[9] => Equal13.IN22
digit[9] => Equal14.IN22
digit[9] => Equal15.IN22
digit[10] => Equal0.IN21
digit[10] => Equal1.IN21
digit[10] => Equal2.IN21
digit[10] => Equal3.IN21
digit[10] => Equal4.IN21
digit[10] => Equal5.IN21
digit[10] => Equal6.IN21
digit[10] => Equal7.IN21
digit[10] => Equal8.IN21
digit[10] => Equal9.IN21
digit[10] => Equal10.IN21
digit[10] => Equal11.IN21
digit[10] => Equal12.IN21
digit[10] => Equal13.IN21
digit[10] => Equal14.IN21
digit[10] => Equal15.IN21
digit[11] => Equal0.IN20
digit[11] => Equal1.IN20
digit[11] => Equal2.IN20
digit[11] => Equal3.IN20
digit[11] => Equal4.IN20
digit[11] => Equal5.IN20
digit[11] => Equal6.IN20
digit[11] => Equal7.IN20
digit[11] => Equal8.IN20
digit[11] => Equal9.IN20
digit[11] => Equal10.IN20
digit[11] => Equal11.IN20
digit[11] => Equal12.IN20
digit[11] => Equal13.IN20
digit[11] => Equal14.IN20
digit[11] => Equal15.IN20
digit[12] => Equal0.IN19
digit[12] => Equal1.IN19
digit[12] => Equal2.IN19
digit[12] => Equal3.IN19
digit[12] => Equal4.IN19
digit[12] => Equal5.IN19
digit[12] => Equal6.IN19
digit[12] => Equal7.IN19
digit[12] => Equal8.IN19
digit[12] => Equal9.IN19
digit[12] => Equal10.IN19
digit[12] => Equal11.IN19
digit[12] => Equal12.IN19
digit[12] => Equal13.IN19
digit[12] => Equal14.IN19
digit[12] => Equal15.IN19
digit[13] => Equal0.IN18
digit[13] => Equal1.IN18
digit[13] => Equal2.IN18
digit[13] => Equal3.IN18
digit[13] => Equal4.IN18
digit[13] => Equal5.IN18
digit[13] => Equal6.IN18
digit[13] => Equal7.IN18
digit[13] => Equal8.IN18
digit[13] => Equal9.IN18
digit[13] => Equal10.IN18
digit[13] => Equal11.IN18
digit[13] => Equal12.IN18
digit[13] => Equal13.IN18
digit[13] => Equal14.IN18
digit[13] => Equal15.IN18
digit[14] => Equal0.IN17
digit[14] => Equal1.IN17
digit[14] => Equal2.IN17
digit[14] => Equal3.IN17
digit[14] => Equal4.IN17
digit[14] => Equal5.IN17
digit[14] => Equal6.IN17
digit[14] => Equal7.IN17
digit[14] => Equal8.IN17
digit[14] => Equal9.IN17
digit[14] => Equal10.IN17
digit[14] => Equal11.IN17
digit[14] => Equal12.IN17
digit[14] => Equal13.IN17
digit[14] => Equal14.IN17
digit[14] => Equal15.IN17
digit[15] => Equal0.IN16
digit[15] => Equal1.IN16
digit[15] => Equal2.IN16
digit[15] => Equal3.IN16
digit[15] => Equal4.IN16
digit[15] => Equal5.IN16
digit[15] => Equal6.IN16
digit[15] => Equal7.IN16
digit[15] => Equal8.IN16
digit[15] => Equal9.IN16
digit[15] => Equal10.IN16
digit[15] => Equal11.IN16
digit[15] => Equal12.IN16
digit[15] => Equal13.IN16
digit[15] => Equal14.IN16
digit[15] => Equal15.IN16
digit[16] => Equal0.IN15
digit[16] => Equal1.IN15
digit[16] => Equal2.IN15
digit[16] => Equal3.IN15
digit[16] => Equal4.IN15
digit[16] => Equal5.IN15
digit[16] => Equal6.IN15
digit[16] => Equal7.IN15
digit[16] => Equal8.IN15
digit[16] => Equal9.IN15
digit[16] => Equal10.IN15
digit[16] => Equal11.IN15
digit[16] => Equal12.IN15
digit[16] => Equal13.IN15
digit[16] => Equal14.IN15
digit[16] => Equal15.IN15
digit[17] => Equal0.IN14
digit[17] => Equal1.IN14
digit[17] => Equal2.IN14
digit[17] => Equal3.IN14
digit[17] => Equal4.IN14
digit[17] => Equal5.IN14
digit[17] => Equal6.IN14
digit[17] => Equal7.IN14
digit[17] => Equal8.IN14
digit[17] => Equal9.IN14
digit[17] => Equal10.IN14
digit[17] => Equal11.IN14
digit[17] => Equal12.IN14
digit[17] => Equal13.IN14
digit[17] => Equal14.IN14
digit[17] => Equal15.IN14
digit[18] => Equal0.IN13
digit[18] => Equal1.IN13
digit[18] => Equal2.IN13
digit[18] => Equal3.IN13
digit[18] => Equal4.IN13
digit[18] => Equal5.IN13
digit[18] => Equal6.IN13
digit[18] => Equal7.IN13
digit[18] => Equal8.IN13
digit[18] => Equal9.IN13
digit[18] => Equal10.IN13
digit[18] => Equal11.IN13
digit[18] => Equal12.IN13
digit[18] => Equal13.IN13
digit[18] => Equal14.IN13
digit[18] => Equal15.IN13
digit[19] => Equal0.IN12
digit[19] => Equal1.IN12
digit[19] => Equal2.IN12
digit[19] => Equal3.IN12
digit[19] => Equal4.IN12
digit[19] => Equal5.IN12
digit[19] => Equal6.IN12
digit[19] => Equal7.IN12
digit[19] => Equal8.IN12
digit[19] => Equal9.IN12
digit[19] => Equal10.IN12
digit[19] => Equal11.IN12
digit[19] => Equal12.IN12
digit[19] => Equal13.IN12
digit[19] => Equal14.IN12
digit[19] => Equal15.IN12
digit[20] => Equal0.IN11
digit[20] => Equal1.IN11
digit[20] => Equal2.IN11
digit[20] => Equal3.IN11
digit[20] => Equal4.IN11
digit[20] => Equal5.IN11
digit[20] => Equal6.IN11
digit[20] => Equal7.IN11
digit[20] => Equal8.IN11
digit[20] => Equal9.IN11
digit[20] => Equal10.IN11
digit[20] => Equal11.IN11
digit[20] => Equal12.IN11
digit[20] => Equal13.IN11
digit[20] => Equal14.IN11
digit[20] => Equal15.IN11
digit[21] => Equal0.IN10
digit[21] => Equal1.IN10
digit[21] => Equal2.IN10
digit[21] => Equal3.IN10
digit[21] => Equal4.IN10
digit[21] => Equal5.IN10
digit[21] => Equal6.IN10
digit[21] => Equal7.IN10
digit[21] => Equal8.IN10
digit[21] => Equal9.IN10
digit[21] => Equal10.IN10
digit[21] => Equal11.IN10
digit[21] => Equal12.IN10
digit[21] => Equal13.IN10
digit[21] => Equal14.IN10
digit[21] => Equal15.IN10
digit[22] => Equal0.IN9
digit[22] => Equal1.IN9
digit[22] => Equal2.IN9
digit[22] => Equal3.IN9
digit[22] => Equal4.IN9
digit[22] => Equal5.IN9
digit[22] => Equal6.IN9
digit[22] => Equal7.IN9
digit[22] => Equal8.IN9
digit[22] => Equal9.IN9
digit[22] => Equal10.IN9
digit[22] => Equal11.IN9
digit[22] => Equal12.IN9
digit[22] => Equal13.IN9
digit[22] => Equal14.IN9
digit[22] => Equal15.IN9
digit[23] => Equal0.IN8
digit[23] => Equal1.IN8
digit[23] => Equal2.IN8
digit[23] => Equal3.IN8
digit[23] => Equal4.IN8
digit[23] => Equal5.IN8
digit[23] => Equal6.IN8
digit[23] => Equal7.IN8
digit[23] => Equal8.IN8
digit[23] => Equal9.IN8
digit[23] => Equal10.IN8
digit[23] => Equal11.IN8
digit[23] => Equal12.IN8
digit[23] => Equal13.IN8
digit[23] => Equal14.IN8
digit[23] => Equal15.IN8
digit[24] => Equal0.IN7
digit[24] => Equal1.IN7
digit[24] => Equal2.IN7
digit[24] => Equal3.IN7
digit[24] => Equal4.IN7
digit[24] => Equal5.IN7
digit[24] => Equal6.IN7
digit[24] => Equal7.IN7
digit[24] => Equal8.IN7
digit[24] => Equal9.IN7
digit[24] => Equal10.IN7
digit[24] => Equal11.IN7
digit[24] => Equal12.IN7
digit[24] => Equal13.IN7
digit[24] => Equal14.IN7
digit[24] => Equal15.IN7
digit[25] => Equal0.IN6
digit[25] => Equal1.IN6
digit[25] => Equal2.IN6
digit[25] => Equal3.IN6
digit[25] => Equal4.IN6
digit[25] => Equal5.IN6
digit[25] => Equal6.IN6
digit[25] => Equal7.IN6
digit[25] => Equal8.IN6
digit[25] => Equal9.IN6
digit[25] => Equal10.IN6
digit[25] => Equal11.IN6
digit[25] => Equal12.IN6
digit[25] => Equal13.IN6
digit[25] => Equal14.IN6
digit[25] => Equal15.IN6
digit[26] => Equal0.IN5
digit[26] => Equal1.IN5
digit[26] => Equal2.IN5
digit[26] => Equal3.IN5
digit[26] => Equal4.IN5
digit[26] => Equal5.IN5
digit[26] => Equal6.IN5
digit[26] => Equal7.IN5
digit[26] => Equal8.IN5
digit[26] => Equal9.IN5
digit[26] => Equal10.IN5
digit[26] => Equal11.IN5
digit[26] => Equal12.IN5
digit[26] => Equal13.IN5
digit[26] => Equal14.IN5
digit[26] => Equal15.IN5
digit[27] => Equal0.IN4
digit[27] => Equal1.IN4
digit[27] => Equal2.IN4
digit[27] => Equal3.IN4
digit[27] => Equal4.IN4
digit[27] => Equal5.IN4
digit[27] => Equal6.IN4
digit[27] => Equal7.IN4
digit[27] => Equal8.IN4
digit[27] => Equal9.IN4
digit[27] => Equal10.IN4
digit[27] => Equal11.IN4
digit[27] => Equal12.IN4
digit[27] => Equal13.IN4
digit[27] => Equal14.IN4
digit[27] => Equal15.IN4
digit[28] => Equal0.IN3
digit[28] => Equal1.IN3
digit[28] => Equal2.IN3
digit[28] => Equal3.IN3
digit[28] => Equal4.IN3
digit[28] => Equal5.IN3
digit[28] => Equal6.IN3
digit[28] => Equal7.IN3
digit[28] => Equal8.IN3
digit[28] => Equal9.IN3
digit[28] => Equal10.IN3
digit[28] => Equal11.IN3
digit[28] => Equal12.IN3
digit[28] => Equal13.IN3
digit[28] => Equal14.IN3
digit[28] => Equal15.IN3
digit[29] => Equal0.IN2
digit[29] => Equal1.IN2
digit[29] => Equal2.IN2
digit[29] => Equal3.IN2
digit[29] => Equal4.IN2
digit[29] => Equal5.IN2
digit[29] => Equal6.IN2
digit[29] => Equal7.IN2
digit[29] => Equal8.IN2
digit[29] => Equal9.IN2
digit[29] => Equal10.IN2
digit[29] => Equal11.IN2
digit[29] => Equal12.IN2
digit[29] => Equal13.IN2
digit[29] => Equal14.IN2
digit[29] => Equal15.IN2
digit[30] => Equal0.IN1
digit[30] => Equal1.IN1
digit[30] => Equal2.IN1
digit[30] => Equal3.IN1
digit[30] => Equal4.IN1
digit[30] => Equal5.IN1
digit[30] => Equal6.IN1
digit[30] => Equal7.IN1
digit[30] => Equal8.IN1
digit[30] => Equal9.IN1
digit[30] => Equal10.IN1
digit[30] => Equal11.IN1
digit[30] => Equal12.IN1
digit[30] => Equal13.IN1
digit[30] => Equal14.IN1
digit[30] => Equal15.IN1
digit[31] => Equal0.IN0
digit[31] => Equal1.IN0
digit[31] => Equal2.IN0
digit[31] => Equal3.IN0
digit[31] => Equal4.IN0
digit[31] => Equal5.IN0
digit[31] => Equal6.IN0
digit[31] => Equal7.IN0
digit[31] => Equal8.IN0
digit[31] => Equal9.IN0
digit[31] => Equal10.IN0
digit[31] => Equal11.IN0
digit[31] => Equal12.IN0
digit[31] => Equal13.IN0
digit[31] => Equal14.IN0
digit[31] => Equal15.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|score:show_score|conv_7seg_int:disp_d
digit[0] => Equal0.IN31
digit[0] => Equal1.IN31
digit[0] => Equal2.IN30
digit[0] => Equal3.IN31
digit[0] => Equal4.IN30
digit[0] => Equal5.IN31
digit[0] => Equal6.IN29
digit[0] => Equal7.IN31
digit[0] => Equal8.IN30
digit[0] => Equal9.IN31
digit[0] => Equal10.IN29
digit[0] => Equal11.IN31
digit[0] => Equal12.IN29
digit[0] => Equal13.IN31
digit[0] => Equal14.IN28
digit[0] => Equal15.IN31
digit[1] => Equal0.IN30
digit[1] => Equal1.IN30
digit[1] => Equal2.IN31
digit[1] => Equal3.IN30
digit[1] => Equal4.IN29
digit[1] => Equal5.IN29
digit[1] => Equal6.IN31
digit[1] => Equal7.IN30
digit[1] => Equal8.IN29
digit[1] => Equal9.IN29
digit[1] => Equal10.IN31
digit[1] => Equal11.IN30
digit[1] => Equal12.IN28
digit[1] => Equal13.IN28
digit[1] => Equal14.IN31
digit[1] => Equal15.IN30
digit[2] => Equal0.IN29
digit[2] => Equal1.IN29
digit[2] => Equal2.IN29
digit[2] => Equal3.IN29
digit[2] => Equal4.IN31
digit[2] => Equal5.IN30
digit[2] => Equal6.IN30
digit[2] => Equal7.IN29
digit[2] => Equal8.IN28
digit[2] => Equal9.IN28
digit[2] => Equal10.IN28
digit[2] => Equal11.IN28
digit[2] => Equal12.IN31
digit[2] => Equal13.IN30
digit[2] => Equal14.IN30
digit[2] => Equal15.IN29
digit[3] => Equal0.IN28
digit[3] => Equal1.IN28
digit[3] => Equal2.IN28
digit[3] => Equal3.IN28
digit[3] => Equal4.IN28
digit[3] => Equal5.IN28
digit[3] => Equal6.IN28
digit[3] => Equal7.IN28
digit[3] => Equal8.IN31
digit[3] => Equal9.IN30
digit[3] => Equal10.IN30
digit[3] => Equal11.IN29
digit[3] => Equal12.IN30
digit[3] => Equal13.IN29
digit[3] => Equal14.IN29
digit[3] => Equal15.IN28
digit[4] => Equal0.IN27
digit[4] => Equal1.IN27
digit[4] => Equal2.IN27
digit[4] => Equal3.IN27
digit[4] => Equal4.IN27
digit[4] => Equal5.IN27
digit[4] => Equal6.IN27
digit[4] => Equal7.IN27
digit[4] => Equal8.IN27
digit[4] => Equal9.IN27
digit[4] => Equal10.IN27
digit[4] => Equal11.IN27
digit[4] => Equal12.IN27
digit[4] => Equal13.IN27
digit[4] => Equal14.IN27
digit[4] => Equal15.IN27
digit[5] => Equal0.IN26
digit[5] => Equal1.IN26
digit[5] => Equal2.IN26
digit[5] => Equal3.IN26
digit[5] => Equal4.IN26
digit[5] => Equal5.IN26
digit[5] => Equal6.IN26
digit[5] => Equal7.IN26
digit[5] => Equal8.IN26
digit[5] => Equal9.IN26
digit[5] => Equal10.IN26
digit[5] => Equal11.IN26
digit[5] => Equal12.IN26
digit[5] => Equal13.IN26
digit[5] => Equal14.IN26
digit[5] => Equal15.IN26
digit[6] => Equal0.IN25
digit[6] => Equal1.IN25
digit[6] => Equal2.IN25
digit[6] => Equal3.IN25
digit[6] => Equal4.IN25
digit[6] => Equal5.IN25
digit[6] => Equal6.IN25
digit[6] => Equal7.IN25
digit[6] => Equal8.IN25
digit[6] => Equal9.IN25
digit[6] => Equal10.IN25
digit[6] => Equal11.IN25
digit[6] => Equal12.IN25
digit[6] => Equal13.IN25
digit[6] => Equal14.IN25
digit[6] => Equal15.IN25
digit[7] => Equal0.IN24
digit[7] => Equal1.IN24
digit[7] => Equal2.IN24
digit[7] => Equal3.IN24
digit[7] => Equal4.IN24
digit[7] => Equal5.IN24
digit[7] => Equal6.IN24
digit[7] => Equal7.IN24
digit[7] => Equal8.IN24
digit[7] => Equal9.IN24
digit[7] => Equal10.IN24
digit[7] => Equal11.IN24
digit[7] => Equal12.IN24
digit[7] => Equal13.IN24
digit[7] => Equal14.IN24
digit[7] => Equal15.IN24
digit[8] => Equal0.IN23
digit[8] => Equal1.IN23
digit[8] => Equal2.IN23
digit[8] => Equal3.IN23
digit[8] => Equal4.IN23
digit[8] => Equal5.IN23
digit[8] => Equal6.IN23
digit[8] => Equal7.IN23
digit[8] => Equal8.IN23
digit[8] => Equal9.IN23
digit[8] => Equal10.IN23
digit[8] => Equal11.IN23
digit[8] => Equal12.IN23
digit[8] => Equal13.IN23
digit[8] => Equal14.IN23
digit[8] => Equal15.IN23
digit[9] => Equal0.IN22
digit[9] => Equal1.IN22
digit[9] => Equal2.IN22
digit[9] => Equal3.IN22
digit[9] => Equal4.IN22
digit[9] => Equal5.IN22
digit[9] => Equal6.IN22
digit[9] => Equal7.IN22
digit[9] => Equal8.IN22
digit[9] => Equal9.IN22
digit[9] => Equal10.IN22
digit[9] => Equal11.IN22
digit[9] => Equal12.IN22
digit[9] => Equal13.IN22
digit[9] => Equal14.IN22
digit[9] => Equal15.IN22
digit[10] => Equal0.IN21
digit[10] => Equal1.IN21
digit[10] => Equal2.IN21
digit[10] => Equal3.IN21
digit[10] => Equal4.IN21
digit[10] => Equal5.IN21
digit[10] => Equal6.IN21
digit[10] => Equal7.IN21
digit[10] => Equal8.IN21
digit[10] => Equal9.IN21
digit[10] => Equal10.IN21
digit[10] => Equal11.IN21
digit[10] => Equal12.IN21
digit[10] => Equal13.IN21
digit[10] => Equal14.IN21
digit[10] => Equal15.IN21
digit[11] => Equal0.IN20
digit[11] => Equal1.IN20
digit[11] => Equal2.IN20
digit[11] => Equal3.IN20
digit[11] => Equal4.IN20
digit[11] => Equal5.IN20
digit[11] => Equal6.IN20
digit[11] => Equal7.IN20
digit[11] => Equal8.IN20
digit[11] => Equal9.IN20
digit[11] => Equal10.IN20
digit[11] => Equal11.IN20
digit[11] => Equal12.IN20
digit[11] => Equal13.IN20
digit[11] => Equal14.IN20
digit[11] => Equal15.IN20
digit[12] => Equal0.IN19
digit[12] => Equal1.IN19
digit[12] => Equal2.IN19
digit[12] => Equal3.IN19
digit[12] => Equal4.IN19
digit[12] => Equal5.IN19
digit[12] => Equal6.IN19
digit[12] => Equal7.IN19
digit[12] => Equal8.IN19
digit[12] => Equal9.IN19
digit[12] => Equal10.IN19
digit[12] => Equal11.IN19
digit[12] => Equal12.IN19
digit[12] => Equal13.IN19
digit[12] => Equal14.IN19
digit[12] => Equal15.IN19
digit[13] => Equal0.IN18
digit[13] => Equal1.IN18
digit[13] => Equal2.IN18
digit[13] => Equal3.IN18
digit[13] => Equal4.IN18
digit[13] => Equal5.IN18
digit[13] => Equal6.IN18
digit[13] => Equal7.IN18
digit[13] => Equal8.IN18
digit[13] => Equal9.IN18
digit[13] => Equal10.IN18
digit[13] => Equal11.IN18
digit[13] => Equal12.IN18
digit[13] => Equal13.IN18
digit[13] => Equal14.IN18
digit[13] => Equal15.IN18
digit[14] => Equal0.IN17
digit[14] => Equal1.IN17
digit[14] => Equal2.IN17
digit[14] => Equal3.IN17
digit[14] => Equal4.IN17
digit[14] => Equal5.IN17
digit[14] => Equal6.IN17
digit[14] => Equal7.IN17
digit[14] => Equal8.IN17
digit[14] => Equal9.IN17
digit[14] => Equal10.IN17
digit[14] => Equal11.IN17
digit[14] => Equal12.IN17
digit[14] => Equal13.IN17
digit[14] => Equal14.IN17
digit[14] => Equal15.IN17
digit[15] => Equal0.IN16
digit[15] => Equal1.IN16
digit[15] => Equal2.IN16
digit[15] => Equal3.IN16
digit[15] => Equal4.IN16
digit[15] => Equal5.IN16
digit[15] => Equal6.IN16
digit[15] => Equal7.IN16
digit[15] => Equal8.IN16
digit[15] => Equal9.IN16
digit[15] => Equal10.IN16
digit[15] => Equal11.IN16
digit[15] => Equal12.IN16
digit[15] => Equal13.IN16
digit[15] => Equal14.IN16
digit[15] => Equal15.IN16
digit[16] => Equal0.IN15
digit[16] => Equal1.IN15
digit[16] => Equal2.IN15
digit[16] => Equal3.IN15
digit[16] => Equal4.IN15
digit[16] => Equal5.IN15
digit[16] => Equal6.IN15
digit[16] => Equal7.IN15
digit[16] => Equal8.IN15
digit[16] => Equal9.IN15
digit[16] => Equal10.IN15
digit[16] => Equal11.IN15
digit[16] => Equal12.IN15
digit[16] => Equal13.IN15
digit[16] => Equal14.IN15
digit[16] => Equal15.IN15
digit[17] => Equal0.IN14
digit[17] => Equal1.IN14
digit[17] => Equal2.IN14
digit[17] => Equal3.IN14
digit[17] => Equal4.IN14
digit[17] => Equal5.IN14
digit[17] => Equal6.IN14
digit[17] => Equal7.IN14
digit[17] => Equal8.IN14
digit[17] => Equal9.IN14
digit[17] => Equal10.IN14
digit[17] => Equal11.IN14
digit[17] => Equal12.IN14
digit[17] => Equal13.IN14
digit[17] => Equal14.IN14
digit[17] => Equal15.IN14
digit[18] => Equal0.IN13
digit[18] => Equal1.IN13
digit[18] => Equal2.IN13
digit[18] => Equal3.IN13
digit[18] => Equal4.IN13
digit[18] => Equal5.IN13
digit[18] => Equal6.IN13
digit[18] => Equal7.IN13
digit[18] => Equal8.IN13
digit[18] => Equal9.IN13
digit[18] => Equal10.IN13
digit[18] => Equal11.IN13
digit[18] => Equal12.IN13
digit[18] => Equal13.IN13
digit[18] => Equal14.IN13
digit[18] => Equal15.IN13
digit[19] => Equal0.IN12
digit[19] => Equal1.IN12
digit[19] => Equal2.IN12
digit[19] => Equal3.IN12
digit[19] => Equal4.IN12
digit[19] => Equal5.IN12
digit[19] => Equal6.IN12
digit[19] => Equal7.IN12
digit[19] => Equal8.IN12
digit[19] => Equal9.IN12
digit[19] => Equal10.IN12
digit[19] => Equal11.IN12
digit[19] => Equal12.IN12
digit[19] => Equal13.IN12
digit[19] => Equal14.IN12
digit[19] => Equal15.IN12
digit[20] => Equal0.IN11
digit[20] => Equal1.IN11
digit[20] => Equal2.IN11
digit[20] => Equal3.IN11
digit[20] => Equal4.IN11
digit[20] => Equal5.IN11
digit[20] => Equal6.IN11
digit[20] => Equal7.IN11
digit[20] => Equal8.IN11
digit[20] => Equal9.IN11
digit[20] => Equal10.IN11
digit[20] => Equal11.IN11
digit[20] => Equal12.IN11
digit[20] => Equal13.IN11
digit[20] => Equal14.IN11
digit[20] => Equal15.IN11
digit[21] => Equal0.IN10
digit[21] => Equal1.IN10
digit[21] => Equal2.IN10
digit[21] => Equal3.IN10
digit[21] => Equal4.IN10
digit[21] => Equal5.IN10
digit[21] => Equal6.IN10
digit[21] => Equal7.IN10
digit[21] => Equal8.IN10
digit[21] => Equal9.IN10
digit[21] => Equal10.IN10
digit[21] => Equal11.IN10
digit[21] => Equal12.IN10
digit[21] => Equal13.IN10
digit[21] => Equal14.IN10
digit[21] => Equal15.IN10
digit[22] => Equal0.IN9
digit[22] => Equal1.IN9
digit[22] => Equal2.IN9
digit[22] => Equal3.IN9
digit[22] => Equal4.IN9
digit[22] => Equal5.IN9
digit[22] => Equal6.IN9
digit[22] => Equal7.IN9
digit[22] => Equal8.IN9
digit[22] => Equal9.IN9
digit[22] => Equal10.IN9
digit[22] => Equal11.IN9
digit[22] => Equal12.IN9
digit[22] => Equal13.IN9
digit[22] => Equal14.IN9
digit[22] => Equal15.IN9
digit[23] => Equal0.IN8
digit[23] => Equal1.IN8
digit[23] => Equal2.IN8
digit[23] => Equal3.IN8
digit[23] => Equal4.IN8
digit[23] => Equal5.IN8
digit[23] => Equal6.IN8
digit[23] => Equal7.IN8
digit[23] => Equal8.IN8
digit[23] => Equal9.IN8
digit[23] => Equal10.IN8
digit[23] => Equal11.IN8
digit[23] => Equal12.IN8
digit[23] => Equal13.IN8
digit[23] => Equal14.IN8
digit[23] => Equal15.IN8
digit[24] => Equal0.IN7
digit[24] => Equal1.IN7
digit[24] => Equal2.IN7
digit[24] => Equal3.IN7
digit[24] => Equal4.IN7
digit[24] => Equal5.IN7
digit[24] => Equal6.IN7
digit[24] => Equal7.IN7
digit[24] => Equal8.IN7
digit[24] => Equal9.IN7
digit[24] => Equal10.IN7
digit[24] => Equal11.IN7
digit[24] => Equal12.IN7
digit[24] => Equal13.IN7
digit[24] => Equal14.IN7
digit[24] => Equal15.IN7
digit[25] => Equal0.IN6
digit[25] => Equal1.IN6
digit[25] => Equal2.IN6
digit[25] => Equal3.IN6
digit[25] => Equal4.IN6
digit[25] => Equal5.IN6
digit[25] => Equal6.IN6
digit[25] => Equal7.IN6
digit[25] => Equal8.IN6
digit[25] => Equal9.IN6
digit[25] => Equal10.IN6
digit[25] => Equal11.IN6
digit[25] => Equal12.IN6
digit[25] => Equal13.IN6
digit[25] => Equal14.IN6
digit[25] => Equal15.IN6
digit[26] => Equal0.IN5
digit[26] => Equal1.IN5
digit[26] => Equal2.IN5
digit[26] => Equal3.IN5
digit[26] => Equal4.IN5
digit[26] => Equal5.IN5
digit[26] => Equal6.IN5
digit[26] => Equal7.IN5
digit[26] => Equal8.IN5
digit[26] => Equal9.IN5
digit[26] => Equal10.IN5
digit[26] => Equal11.IN5
digit[26] => Equal12.IN5
digit[26] => Equal13.IN5
digit[26] => Equal14.IN5
digit[26] => Equal15.IN5
digit[27] => Equal0.IN4
digit[27] => Equal1.IN4
digit[27] => Equal2.IN4
digit[27] => Equal3.IN4
digit[27] => Equal4.IN4
digit[27] => Equal5.IN4
digit[27] => Equal6.IN4
digit[27] => Equal7.IN4
digit[27] => Equal8.IN4
digit[27] => Equal9.IN4
digit[27] => Equal10.IN4
digit[27] => Equal11.IN4
digit[27] => Equal12.IN4
digit[27] => Equal13.IN4
digit[27] => Equal14.IN4
digit[27] => Equal15.IN4
digit[28] => Equal0.IN3
digit[28] => Equal1.IN3
digit[28] => Equal2.IN3
digit[28] => Equal3.IN3
digit[28] => Equal4.IN3
digit[28] => Equal5.IN3
digit[28] => Equal6.IN3
digit[28] => Equal7.IN3
digit[28] => Equal8.IN3
digit[28] => Equal9.IN3
digit[28] => Equal10.IN3
digit[28] => Equal11.IN3
digit[28] => Equal12.IN3
digit[28] => Equal13.IN3
digit[28] => Equal14.IN3
digit[28] => Equal15.IN3
digit[29] => Equal0.IN2
digit[29] => Equal1.IN2
digit[29] => Equal2.IN2
digit[29] => Equal3.IN2
digit[29] => Equal4.IN2
digit[29] => Equal5.IN2
digit[29] => Equal6.IN2
digit[29] => Equal7.IN2
digit[29] => Equal8.IN2
digit[29] => Equal9.IN2
digit[29] => Equal10.IN2
digit[29] => Equal11.IN2
digit[29] => Equal12.IN2
digit[29] => Equal13.IN2
digit[29] => Equal14.IN2
digit[29] => Equal15.IN2
digit[30] => Equal0.IN1
digit[30] => Equal1.IN1
digit[30] => Equal2.IN1
digit[30] => Equal3.IN1
digit[30] => Equal4.IN1
digit[30] => Equal5.IN1
digit[30] => Equal6.IN1
digit[30] => Equal7.IN1
digit[30] => Equal8.IN1
digit[30] => Equal9.IN1
digit[30] => Equal10.IN1
digit[30] => Equal11.IN1
digit[30] => Equal12.IN1
digit[30] => Equal13.IN1
digit[30] => Equal14.IN1
digit[30] => Equal15.IN1
digit[31] => Equal0.IN0
digit[31] => Equal1.IN0
digit[31] => Equal2.IN0
digit[31] => Equal3.IN0
digit[31] => Equal4.IN0
digit[31] => Equal5.IN0
digit[31] => Equal6.IN0
digit[31] => Equal7.IN0
digit[31] => Equal8.IN0
digit[31] => Equal9.IN0
digit[31] => Equal10.IN0
digit[31] => Equal11.IN0
digit[31] => Equal12.IN0
digit[31] => Equal13.IN0
digit[31] => Equal14.IN0
digit[31] => Equal15.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|score:show_score|conv_7seg_int:disp_c
digit[0] => Equal0.IN31
digit[0] => Equal1.IN31
digit[0] => Equal2.IN30
digit[0] => Equal3.IN31
digit[0] => Equal4.IN30
digit[0] => Equal5.IN31
digit[0] => Equal6.IN29
digit[0] => Equal7.IN31
digit[0] => Equal8.IN30
digit[0] => Equal9.IN31
digit[0] => Equal10.IN29
digit[0] => Equal11.IN31
digit[0] => Equal12.IN29
digit[0] => Equal13.IN31
digit[0] => Equal14.IN28
digit[0] => Equal15.IN31
digit[1] => Equal0.IN30
digit[1] => Equal1.IN30
digit[1] => Equal2.IN31
digit[1] => Equal3.IN30
digit[1] => Equal4.IN29
digit[1] => Equal5.IN29
digit[1] => Equal6.IN31
digit[1] => Equal7.IN30
digit[1] => Equal8.IN29
digit[1] => Equal9.IN29
digit[1] => Equal10.IN31
digit[1] => Equal11.IN30
digit[1] => Equal12.IN28
digit[1] => Equal13.IN28
digit[1] => Equal14.IN31
digit[1] => Equal15.IN30
digit[2] => Equal0.IN29
digit[2] => Equal1.IN29
digit[2] => Equal2.IN29
digit[2] => Equal3.IN29
digit[2] => Equal4.IN31
digit[2] => Equal5.IN30
digit[2] => Equal6.IN30
digit[2] => Equal7.IN29
digit[2] => Equal8.IN28
digit[2] => Equal9.IN28
digit[2] => Equal10.IN28
digit[2] => Equal11.IN28
digit[2] => Equal12.IN31
digit[2] => Equal13.IN30
digit[2] => Equal14.IN30
digit[2] => Equal15.IN29
digit[3] => Equal0.IN28
digit[3] => Equal1.IN28
digit[3] => Equal2.IN28
digit[3] => Equal3.IN28
digit[3] => Equal4.IN28
digit[3] => Equal5.IN28
digit[3] => Equal6.IN28
digit[3] => Equal7.IN28
digit[3] => Equal8.IN31
digit[3] => Equal9.IN30
digit[3] => Equal10.IN30
digit[3] => Equal11.IN29
digit[3] => Equal12.IN30
digit[3] => Equal13.IN29
digit[3] => Equal14.IN29
digit[3] => Equal15.IN28
digit[4] => Equal0.IN27
digit[4] => Equal1.IN27
digit[4] => Equal2.IN27
digit[4] => Equal3.IN27
digit[4] => Equal4.IN27
digit[4] => Equal5.IN27
digit[4] => Equal6.IN27
digit[4] => Equal7.IN27
digit[4] => Equal8.IN27
digit[4] => Equal9.IN27
digit[4] => Equal10.IN27
digit[4] => Equal11.IN27
digit[4] => Equal12.IN27
digit[4] => Equal13.IN27
digit[4] => Equal14.IN27
digit[4] => Equal15.IN27
digit[5] => Equal0.IN26
digit[5] => Equal1.IN26
digit[5] => Equal2.IN26
digit[5] => Equal3.IN26
digit[5] => Equal4.IN26
digit[5] => Equal5.IN26
digit[5] => Equal6.IN26
digit[5] => Equal7.IN26
digit[5] => Equal8.IN26
digit[5] => Equal9.IN26
digit[5] => Equal10.IN26
digit[5] => Equal11.IN26
digit[5] => Equal12.IN26
digit[5] => Equal13.IN26
digit[5] => Equal14.IN26
digit[5] => Equal15.IN26
digit[6] => Equal0.IN25
digit[6] => Equal1.IN25
digit[6] => Equal2.IN25
digit[6] => Equal3.IN25
digit[6] => Equal4.IN25
digit[6] => Equal5.IN25
digit[6] => Equal6.IN25
digit[6] => Equal7.IN25
digit[6] => Equal8.IN25
digit[6] => Equal9.IN25
digit[6] => Equal10.IN25
digit[6] => Equal11.IN25
digit[6] => Equal12.IN25
digit[6] => Equal13.IN25
digit[6] => Equal14.IN25
digit[6] => Equal15.IN25
digit[7] => Equal0.IN24
digit[7] => Equal1.IN24
digit[7] => Equal2.IN24
digit[7] => Equal3.IN24
digit[7] => Equal4.IN24
digit[7] => Equal5.IN24
digit[7] => Equal6.IN24
digit[7] => Equal7.IN24
digit[7] => Equal8.IN24
digit[7] => Equal9.IN24
digit[7] => Equal10.IN24
digit[7] => Equal11.IN24
digit[7] => Equal12.IN24
digit[7] => Equal13.IN24
digit[7] => Equal14.IN24
digit[7] => Equal15.IN24
digit[8] => Equal0.IN23
digit[8] => Equal1.IN23
digit[8] => Equal2.IN23
digit[8] => Equal3.IN23
digit[8] => Equal4.IN23
digit[8] => Equal5.IN23
digit[8] => Equal6.IN23
digit[8] => Equal7.IN23
digit[8] => Equal8.IN23
digit[8] => Equal9.IN23
digit[8] => Equal10.IN23
digit[8] => Equal11.IN23
digit[8] => Equal12.IN23
digit[8] => Equal13.IN23
digit[8] => Equal14.IN23
digit[8] => Equal15.IN23
digit[9] => Equal0.IN22
digit[9] => Equal1.IN22
digit[9] => Equal2.IN22
digit[9] => Equal3.IN22
digit[9] => Equal4.IN22
digit[9] => Equal5.IN22
digit[9] => Equal6.IN22
digit[9] => Equal7.IN22
digit[9] => Equal8.IN22
digit[9] => Equal9.IN22
digit[9] => Equal10.IN22
digit[9] => Equal11.IN22
digit[9] => Equal12.IN22
digit[9] => Equal13.IN22
digit[9] => Equal14.IN22
digit[9] => Equal15.IN22
digit[10] => Equal0.IN21
digit[10] => Equal1.IN21
digit[10] => Equal2.IN21
digit[10] => Equal3.IN21
digit[10] => Equal4.IN21
digit[10] => Equal5.IN21
digit[10] => Equal6.IN21
digit[10] => Equal7.IN21
digit[10] => Equal8.IN21
digit[10] => Equal9.IN21
digit[10] => Equal10.IN21
digit[10] => Equal11.IN21
digit[10] => Equal12.IN21
digit[10] => Equal13.IN21
digit[10] => Equal14.IN21
digit[10] => Equal15.IN21
digit[11] => Equal0.IN20
digit[11] => Equal1.IN20
digit[11] => Equal2.IN20
digit[11] => Equal3.IN20
digit[11] => Equal4.IN20
digit[11] => Equal5.IN20
digit[11] => Equal6.IN20
digit[11] => Equal7.IN20
digit[11] => Equal8.IN20
digit[11] => Equal9.IN20
digit[11] => Equal10.IN20
digit[11] => Equal11.IN20
digit[11] => Equal12.IN20
digit[11] => Equal13.IN20
digit[11] => Equal14.IN20
digit[11] => Equal15.IN20
digit[12] => Equal0.IN19
digit[12] => Equal1.IN19
digit[12] => Equal2.IN19
digit[12] => Equal3.IN19
digit[12] => Equal4.IN19
digit[12] => Equal5.IN19
digit[12] => Equal6.IN19
digit[12] => Equal7.IN19
digit[12] => Equal8.IN19
digit[12] => Equal9.IN19
digit[12] => Equal10.IN19
digit[12] => Equal11.IN19
digit[12] => Equal12.IN19
digit[12] => Equal13.IN19
digit[12] => Equal14.IN19
digit[12] => Equal15.IN19
digit[13] => Equal0.IN18
digit[13] => Equal1.IN18
digit[13] => Equal2.IN18
digit[13] => Equal3.IN18
digit[13] => Equal4.IN18
digit[13] => Equal5.IN18
digit[13] => Equal6.IN18
digit[13] => Equal7.IN18
digit[13] => Equal8.IN18
digit[13] => Equal9.IN18
digit[13] => Equal10.IN18
digit[13] => Equal11.IN18
digit[13] => Equal12.IN18
digit[13] => Equal13.IN18
digit[13] => Equal14.IN18
digit[13] => Equal15.IN18
digit[14] => Equal0.IN17
digit[14] => Equal1.IN17
digit[14] => Equal2.IN17
digit[14] => Equal3.IN17
digit[14] => Equal4.IN17
digit[14] => Equal5.IN17
digit[14] => Equal6.IN17
digit[14] => Equal7.IN17
digit[14] => Equal8.IN17
digit[14] => Equal9.IN17
digit[14] => Equal10.IN17
digit[14] => Equal11.IN17
digit[14] => Equal12.IN17
digit[14] => Equal13.IN17
digit[14] => Equal14.IN17
digit[14] => Equal15.IN17
digit[15] => Equal0.IN16
digit[15] => Equal1.IN16
digit[15] => Equal2.IN16
digit[15] => Equal3.IN16
digit[15] => Equal4.IN16
digit[15] => Equal5.IN16
digit[15] => Equal6.IN16
digit[15] => Equal7.IN16
digit[15] => Equal8.IN16
digit[15] => Equal9.IN16
digit[15] => Equal10.IN16
digit[15] => Equal11.IN16
digit[15] => Equal12.IN16
digit[15] => Equal13.IN16
digit[15] => Equal14.IN16
digit[15] => Equal15.IN16
digit[16] => Equal0.IN15
digit[16] => Equal1.IN15
digit[16] => Equal2.IN15
digit[16] => Equal3.IN15
digit[16] => Equal4.IN15
digit[16] => Equal5.IN15
digit[16] => Equal6.IN15
digit[16] => Equal7.IN15
digit[16] => Equal8.IN15
digit[16] => Equal9.IN15
digit[16] => Equal10.IN15
digit[16] => Equal11.IN15
digit[16] => Equal12.IN15
digit[16] => Equal13.IN15
digit[16] => Equal14.IN15
digit[16] => Equal15.IN15
digit[17] => Equal0.IN14
digit[17] => Equal1.IN14
digit[17] => Equal2.IN14
digit[17] => Equal3.IN14
digit[17] => Equal4.IN14
digit[17] => Equal5.IN14
digit[17] => Equal6.IN14
digit[17] => Equal7.IN14
digit[17] => Equal8.IN14
digit[17] => Equal9.IN14
digit[17] => Equal10.IN14
digit[17] => Equal11.IN14
digit[17] => Equal12.IN14
digit[17] => Equal13.IN14
digit[17] => Equal14.IN14
digit[17] => Equal15.IN14
digit[18] => Equal0.IN13
digit[18] => Equal1.IN13
digit[18] => Equal2.IN13
digit[18] => Equal3.IN13
digit[18] => Equal4.IN13
digit[18] => Equal5.IN13
digit[18] => Equal6.IN13
digit[18] => Equal7.IN13
digit[18] => Equal8.IN13
digit[18] => Equal9.IN13
digit[18] => Equal10.IN13
digit[18] => Equal11.IN13
digit[18] => Equal12.IN13
digit[18] => Equal13.IN13
digit[18] => Equal14.IN13
digit[18] => Equal15.IN13
digit[19] => Equal0.IN12
digit[19] => Equal1.IN12
digit[19] => Equal2.IN12
digit[19] => Equal3.IN12
digit[19] => Equal4.IN12
digit[19] => Equal5.IN12
digit[19] => Equal6.IN12
digit[19] => Equal7.IN12
digit[19] => Equal8.IN12
digit[19] => Equal9.IN12
digit[19] => Equal10.IN12
digit[19] => Equal11.IN12
digit[19] => Equal12.IN12
digit[19] => Equal13.IN12
digit[19] => Equal14.IN12
digit[19] => Equal15.IN12
digit[20] => Equal0.IN11
digit[20] => Equal1.IN11
digit[20] => Equal2.IN11
digit[20] => Equal3.IN11
digit[20] => Equal4.IN11
digit[20] => Equal5.IN11
digit[20] => Equal6.IN11
digit[20] => Equal7.IN11
digit[20] => Equal8.IN11
digit[20] => Equal9.IN11
digit[20] => Equal10.IN11
digit[20] => Equal11.IN11
digit[20] => Equal12.IN11
digit[20] => Equal13.IN11
digit[20] => Equal14.IN11
digit[20] => Equal15.IN11
digit[21] => Equal0.IN10
digit[21] => Equal1.IN10
digit[21] => Equal2.IN10
digit[21] => Equal3.IN10
digit[21] => Equal4.IN10
digit[21] => Equal5.IN10
digit[21] => Equal6.IN10
digit[21] => Equal7.IN10
digit[21] => Equal8.IN10
digit[21] => Equal9.IN10
digit[21] => Equal10.IN10
digit[21] => Equal11.IN10
digit[21] => Equal12.IN10
digit[21] => Equal13.IN10
digit[21] => Equal14.IN10
digit[21] => Equal15.IN10
digit[22] => Equal0.IN9
digit[22] => Equal1.IN9
digit[22] => Equal2.IN9
digit[22] => Equal3.IN9
digit[22] => Equal4.IN9
digit[22] => Equal5.IN9
digit[22] => Equal6.IN9
digit[22] => Equal7.IN9
digit[22] => Equal8.IN9
digit[22] => Equal9.IN9
digit[22] => Equal10.IN9
digit[22] => Equal11.IN9
digit[22] => Equal12.IN9
digit[22] => Equal13.IN9
digit[22] => Equal14.IN9
digit[22] => Equal15.IN9
digit[23] => Equal0.IN8
digit[23] => Equal1.IN8
digit[23] => Equal2.IN8
digit[23] => Equal3.IN8
digit[23] => Equal4.IN8
digit[23] => Equal5.IN8
digit[23] => Equal6.IN8
digit[23] => Equal7.IN8
digit[23] => Equal8.IN8
digit[23] => Equal9.IN8
digit[23] => Equal10.IN8
digit[23] => Equal11.IN8
digit[23] => Equal12.IN8
digit[23] => Equal13.IN8
digit[23] => Equal14.IN8
digit[23] => Equal15.IN8
digit[24] => Equal0.IN7
digit[24] => Equal1.IN7
digit[24] => Equal2.IN7
digit[24] => Equal3.IN7
digit[24] => Equal4.IN7
digit[24] => Equal5.IN7
digit[24] => Equal6.IN7
digit[24] => Equal7.IN7
digit[24] => Equal8.IN7
digit[24] => Equal9.IN7
digit[24] => Equal10.IN7
digit[24] => Equal11.IN7
digit[24] => Equal12.IN7
digit[24] => Equal13.IN7
digit[24] => Equal14.IN7
digit[24] => Equal15.IN7
digit[25] => Equal0.IN6
digit[25] => Equal1.IN6
digit[25] => Equal2.IN6
digit[25] => Equal3.IN6
digit[25] => Equal4.IN6
digit[25] => Equal5.IN6
digit[25] => Equal6.IN6
digit[25] => Equal7.IN6
digit[25] => Equal8.IN6
digit[25] => Equal9.IN6
digit[25] => Equal10.IN6
digit[25] => Equal11.IN6
digit[25] => Equal12.IN6
digit[25] => Equal13.IN6
digit[25] => Equal14.IN6
digit[25] => Equal15.IN6
digit[26] => Equal0.IN5
digit[26] => Equal1.IN5
digit[26] => Equal2.IN5
digit[26] => Equal3.IN5
digit[26] => Equal4.IN5
digit[26] => Equal5.IN5
digit[26] => Equal6.IN5
digit[26] => Equal7.IN5
digit[26] => Equal8.IN5
digit[26] => Equal9.IN5
digit[26] => Equal10.IN5
digit[26] => Equal11.IN5
digit[26] => Equal12.IN5
digit[26] => Equal13.IN5
digit[26] => Equal14.IN5
digit[26] => Equal15.IN5
digit[27] => Equal0.IN4
digit[27] => Equal1.IN4
digit[27] => Equal2.IN4
digit[27] => Equal3.IN4
digit[27] => Equal4.IN4
digit[27] => Equal5.IN4
digit[27] => Equal6.IN4
digit[27] => Equal7.IN4
digit[27] => Equal8.IN4
digit[27] => Equal9.IN4
digit[27] => Equal10.IN4
digit[27] => Equal11.IN4
digit[27] => Equal12.IN4
digit[27] => Equal13.IN4
digit[27] => Equal14.IN4
digit[27] => Equal15.IN4
digit[28] => Equal0.IN3
digit[28] => Equal1.IN3
digit[28] => Equal2.IN3
digit[28] => Equal3.IN3
digit[28] => Equal4.IN3
digit[28] => Equal5.IN3
digit[28] => Equal6.IN3
digit[28] => Equal7.IN3
digit[28] => Equal8.IN3
digit[28] => Equal9.IN3
digit[28] => Equal10.IN3
digit[28] => Equal11.IN3
digit[28] => Equal12.IN3
digit[28] => Equal13.IN3
digit[28] => Equal14.IN3
digit[28] => Equal15.IN3
digit[29] => Equal0.IN2
digit[29] => Equal1.IN2
digit[29] => Equal2.IN2
digit[29] => Equal3.IN2
digit[29] => Equal4.IN2
digit[29] => Equal5.IN2
digit[29] => Equal6.IN2
digit[29] => Equal7.IN2
digit[29] => Equal8.IN2
digit[29] => Equal9.IN2
digit[29] => Equal10.IN2
digit[29] => Equal11.IN2
digit[29] => Equal12.IN2
digit[29] => Equal13.IN2
digit[29] => Equal14.IN2
digit[29] => Equal15.IN2
digit[30] => Equal0.IN1
digit[30] => Equal1.IN1
digit[30] => Equal2.IN1
digit[30] => Equal3.IN1
digit[30] => Equal4.IN1
digit[30] => Equal5.IN1
digit[30] => Equal6.IN1
digit[30] => Equal7.IN1
digit[30] => Equal8.IN1
digit[30] => Equal9.IN1
digit[30] => Equal10.IN1
digit[30] => Equal11.IN1
digit[30] => Equal12.IN1
digit[30] => Equal13.IN1
digit[30] => Equal14.IN1
digit[30] => Equal15.IN1
digit[31] => Equal0.IN0
digit[31] => Equal1.IN0
digit[31] => Equal2.IN0
digit[31] => Equal3.IN0
digit[31] => Equal4.IN0
digit[31] => Equal5.IN0
digit[31] => Equal6.IN0
digit[31] => Equal7.IN0
digit[31] => Equal8.IN0
digit[31] => Equal9.IN0
digit[31] => Equal10.IN0
digit[31] => Equal11.IN0
digit[31] => Equal12.IN0
digit[31] => Equal13.IN0
digit[31] => Equal14.IN0
digit[31] => Equal15.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|spaceinvaders|score:show_score|conv_7seg_int:disp_m
digit[0] => Equal0.IN31
digit[0] => Equal1.IN31
digit[0] => Equal2.IN30
digit[0] => Equal3.IN31
digit[0] => Equal4.IN30
digit[0] => Equal5.IN31
digit[0] => Equal6.IN29
digit[0] => Equal7.IN31
digit[0] => Equal8.IN30
digit[0] => Equal9.IN31
digit[0] => Equal10.IN29
digit[0] => Equal11.IN31
digit[0] => Equal12.IN29
digit[0] => Equal13.IN31
digit[0] => Equal14.IN28
digit[0] => Equal15.IN31
digit[1] => Equal0.IN30
digit[1] => Equal1.IN30
digit[1] => Equal2.IN31
digit[1] => Equal3.IN30
digit[1] => Equal4.IN29
digit[1] => Equal5.IN29
digit[1] => Equal6.IN31
digit[1] => Equal7.IN30
digit[1] => Equal8.IN29
digit[1] => Equal9.IN29
digit[1] => Equal10.IN31
digit[1] => Equal11.IN30
digit[1] => Equal12.IN28
digit[1] => Equal13.IN28
digit[1] => Equal14.IN31
digit[1] => Equal15.IN30
digit[2] => Equal0.IN29
digit[2] => Equal1.IN29
digit[2] => Equal2.IN29
digit[2] => Equal3.IN29
digit[2] => Equal4.IN31
digit[2] => Equal5.IN30
digit[2] => Equal6.IN30
digit[2] => Equal7.IN29
digit[2] => Equal8.IN28
digit[2] => Equal9.IN28
digit[2] => Equal10.IN28
digit[2] => Equal11.IN28
digit[2] => Equal12.IN31
digit[2] => Equal13.IN30
digit[2] => Equal14.IN30
digit[2] => Equal15.IN29
digit[3] => Equal0.IN28
digit[3] => Equal1.IN28
digit[3] => Equal2.IN28
digit[3] => Equal3.IN28
digit[3] => Equal4.IN28
digit[3] => Equal5.IN28
digit[3] => Equal6.IN28
digit[3] => Equal7.IN28
digit[3] => Equal8.IN31
digit[3] => Equal9.IN30
digit[3] => Equal10.IN30
digit[3] => Equal11.IN29
digit[3] => Equal12.IN30
digit[3] => Equal13.IN29
digit[3] => Equal14.IN29
digit[3] => Equal15.IN28
digit[4] => Equal0.IN27
digit[4] => Equal1.IN27
digit[4] => Equal2.IN27
digit[4] => Equal3.IN27
digit[4] => Equal4.IN27
digit[4] => Equal5.IN27
digit[4] => Equal6.IN27
digit[4] => Equal7.IN27
digit[4] => Equal8.IN27
digit[4] => Equal9.IN27
digit[4] => Equal10.IN27
digit[4] => Equal11.IN27
digit[4] => Equal12.IN27
digit[4] => Equal13.IN27
digit[4] => Equal14.IN27
digit[4] => Equal15.IN27
digit[5] => Equal0.IN26
digit[5] => Equal1.IN26
digit[5] => Equal2.IN26
digit[5] => Equal3.IN26
digit[5] => Equal4.IN26
digit[5] => Equal5.IN26
digit[5] => Equal6.IN26
digit[5] => Equal7.IN26
digit[5] => Equal8.IN26
digit[5] => Equal9.IN26
digit[5] => Equal10.IN26
digit[5] => Equal11.IN26
digit[5] => Equal12.IN26
digit[5] => Equal13.IN26
digit[5] => Equal14.IN26
digit[5] => Equal15.IN26
digit[6] => Equal0.IN25
digit[6] => Equal1.IN25
digit[6] => Equal2.IN25
digit[6] => Equal3.IN25
digit[6] => Equal4.IN25
digit[6] => Equal5.IN25
digit[6] => Equal6.IN25
digit[6] => Equal7.IN25
digit[6] => Equal8.IN25
digit[6] => Equal9.IN25
digit[6] => Equal10.IN25
digit[6] => Equal11.IN25
digit[6] => Equal12.IN25
digit[6] => Equal13.IN25
digit[6] => Equal14.IN25
digit[6] => Equal15.IN25
digit[7] => Equal0.IN24
digit[7] => Equal1.IN24
digit[7] => Equal2.IN24
digit[7] => Equal3.IN24
digit[7] => Equal4.IN24
digit[7] => Equal5.IN24
digit[7] => Equal6.IN24
digit[7] => Equal7.IN24
digit[7] => Equal8.IN24
digit[7] => Equal9.IN24
digit[7] => Equal10.IN24
digit[7] => Equal11.IN24
digit[7] => Equal12.IN24
digit[7] => Equal13.IN24
digit[7] => Equal14.IN24
digit[7] => Equal15.IN24
digit[8] => Equal0.IN23
digit[8] => Equal1.IN23
digit[8] => Equal2.IN23
digit[8] => Equal3.IN23
digit[8] => Equal4.IN23
digit[8] => Equal5.IN23
digit[8] => Equal6.IN23
digit[8] => Equal7.IN23
digit[8] => Equal8.IN23
digit[8] => Equal9.IN23
digit[8] => Equal10.IN23
digit[8] => Equal11.IN23
digit[8] => Equal12.IN23
digit[8] => Equal13.IN23
digit[8] => Equal14.IN23
digit[8] => Equal15.IN23
digit[9] => Equal0.IN22
digit[9] => Equal1.IN22
digit[9] => Equal2.IN22
digit[9] => Equal3.IN22
digit[9] => Equal4.IN22
digit[9] => Equal5.IN22
digit[9] => Equal6.IN22
digit[9] => Equal7.IN22
digit[9] => Equal8.IN22
digit[9] => Equal9.IN22
digit[9] => Equal10.IN22
digit[9] => Equal11.IN22
digit[9] => Equal12.IN22
digit[9] => Equal13.IN22
digit[9] => Equal14.IN22
digit[9] => Equal15.IN22
digit[10] => Equal0.IN21
digit[10] => Equal1.IN21
digit[10] => Equal2.IN21
digit[10] => Equal3.IN21
digit[10] => Equal4.IN21
digit[10] => Equal5.IN21
digit[10] => Equal6.IN21
digit[10] => Equal7.IN21
digit[10] => Equal8.IN21
digit[10] => Equal9.IN21
digit[10] => Equal10.IN21
digit[10] => Equal11.IN21
digit[10] => Equal12.IN21
digit[10] => Equal13.IN21
digit[10] => Equal14.IN21
digit[10] => Equal15.IN21
digit[11] => Equal0.IN20
digit[11] => Equal1.IN20
digit[11] => Equal2.IN20
digit[11] => Equal3.IN20
digit[11] => Equal4.IN20
digit[11] => Equal5.IN20
digit[11] => Equal6.IN20
digit[11] => Equal7.IN20
digit[11] => Equal8.IN20
digit[11] => Equal9.IN20
digit[11] => Equal10.IN20
digit[11] => Equal11.IN20
digit[11] => Equal12.IN20
digit[11] => Equal13.IN20
digit[11] => Equal14.IN20
digit[11] => Equal15.IN20
digit[12] => Equal0.IN19
digit[12] => Equal1.IN19
digit[12] => Equal2.IN19
digit[12] => Equal3.IN19
digit[12] => Equal4.IN19
digit[12] => Equal5.IN19
digit[12] => Equal6.IN19
digit[12] => Equal7.IN19
digit[12] => Equal8.IN19
digit[12] => Equal9.IN19
digit[12] => Equal10.IN19
digit[12] => Equal11.IN19
digit[12] => Equal12.IN19
digit[12] => Equal13.IN19
digit[12] => Equal14.IN19
digit[12] => Equal15.IN19
digit[13] => Equal0.IN18
digit[13] => Equal1.IN18
digit[13] => Equal2.IN18
digit[13] => Equal3.IN18
digit[13] => Equal4.IN18
digit[13] => Equal5.IN18
digit[13] => Equal6.IN18
digit[13] => Equal7.IN18
digit[13] => Equal8.IN18
digit[13] => Equal9.IN18
digit[13] => Equal10.IN18
digit[13] => Equal11.IN18
digit[13] => Equal12.IN18
digit[13] => Equal13.IN18
digit[13] => Equal14.IN18
digit[13] => Equal15.IN18
digit[14] => Equal0.IN17
digit[14] => Equal1.IN17
digit[14] => Equal2.IN17
digit[14] => Equal3.IN17
digit[14] => Equal4.IN17
digit[14] => Equal5.IN17
digit[14] => Equal6.IN17
digit[14] => Equal7.IN17
digit[14] => Equal8.IN17
digit[14] => Equal9.IN17
digit[14] => Equal10.IN17
digit[14] => Equal11.IN17
digit[14] => Equal12.IN17
digit[14] => Equal13.IN17
digit[14] => Equal14.IN17
digit[14] => Equal15.IN17
digit[15] => Equal0.IN16
digit[15] => Equal1.IN16
digit[15] => Equal2.IN16
digit[15] => Equal3.IN16
digit[15] => Equal4.IN16
digit[15] => Equal5.IN16
digit[15] => Equal6.IN16
digit[15] => Equal7.IN16
digit[15] => Equal8.IN16
digit[15] => Equal9.IN16
digit[15] => Equal10.IN16
digit[15] => Equal11.IN16
digit[15] => Equal12.IN16
digit[15] => Equal13.IN16
digit[15] => Equal14.IN16
digit[15] => Equal15.IN16
digit[16] => Equal0.IN15
digit[16] => Equal1.IN15
digit[16] => Equal2.IN15
digit[16] => Equal3.IN15
digit[16] => Equal4.IN15
digit[16] => Equal5.IN15
digit[16] => Equal6.IN15
digit[16] => Equal7.IN15
digit[16] => Equal8.IN15
digit[16] => Equal9.IN15
digit[16] => Equal10.IN15
digit[16] => Equal11.IN15
digit[16] => Equal12.IN15
digit[16] => Equal13.IN15
digit[16] => Equal14.IN15
digit[16] => Equal15.IN15
digit[17] => Equal0.IN14
digit[17] => Equal1.IN14
digit[17] => Equal2.IN14
digit[17] => Equal3.IN14
digit[17] => Equal4.IN14
digit[17] => Equal5.IN14
digit[17] => Equal6.IN14
digit[17] => Equal7.IN14
digit[17] => Equal8.IN14
digit[17] => Equal9.IN14
digit[17] => Equal10.IN14
digit[17] => Equal11.IN14
digit[17] => Equal12.IN14
digit[17] => Equal13.IN14
digit[17] => Equal14.IN14
digit[17] => Equal15.IN14
digit[18] => Equal0.IN13
digit[18] => Equal1.IN13
digit[18] => Equal2.IN13
digit[18] => Equal3.IN13
digit[18] => Equal4.IN13
digit[18] => Equal5.IN13
digit[18] => Equal6.IN13
digit[18] => Equal7.IN13
digit[18] => Equal8.IN13
digit[18] => Equal9.IN13
digit[18] => Equal10.IN13
digit[18] => Equal11.IN13
digit[18] => Equal12.IN13
digit[18] => Equal13.IN13
digit[18] => Equal14.IN13
digit[18] => Equal15.IN13
digit[19] => Equal0.IN12
digit[19] => Equal1.IN12
digit[19] => Equal2.IN12
digit[19] => Equal3.IN12
digit[19] => Equal4.IN12
digit[19] => Equal5.IN12
digit[19] => Equal6.IN12
digit[19] => Equal7.IN12
digit[19] => Equal8.IN12
digit[19] => Equal9.IN12
digit[19] => Equal10.IN12
digit[19] => Equal11.IN12
digit[19] => Equal12.IN12
digit[19] => Equal13.IN12
digit[19] => Equal14.IN12
digit[19] => Equal15.IN12
digit[20] => Equal0.IN11
digit[20] => Equal1.IN11
digit[20] => Equal2.IN11
digit[20] => Equal3.IN11
digit[20] => Equal4.IN11
digit[20] => Equal5.IN11
digit[20] => Equal6.IN11
digit[20] => Equal7.IN11
digit[20] => Equal8.IN11
digit[20] => Equal9.IN11
digit[20] => Equal10.IN11
digit[20] => Equal11.IN11
digit[20] => Equal12.IN11
digit[20] => Equal13.IN11
digit[20] => Equal14.IN11
digit[20] => Equal15.IN11
digit[21] => Equal0.IN10
digit[21] => Equal1.IN10
digit[21] => Equal2.IN10
digit[21] => Equal3.IN10
digit[21] => Equal4.IN10
digit[21] => Equal5.IN10
digit[21] => Equal6.IN10
digit[21] => Equal7.IN10
digit[21] => Equal8.IN10
digit[21] => Equal9.IN10
digit[21] => Equal10.IN10
digit[21] => Equal11.IN10
digit[21] => Equal12.IN10
digit[21] => Equal13.IN10
digit[21] => Equal14.IN10
digit[21] => Equal15.IN10
digit[22] => Equal0.IN9
digit[22] => Equal1.IN9
digit[22] => Equal2.IN9
digit[22] => Equal3.IN9
digit[22] => Equal4.IN9
digit[22] => Equal5.IN9
digit[22] => Equal6.IN9
digit[22] => Equal7.IN9
digit[22] => Equal8.IN9
digit[22] => Equal9.IN9
digit[22] => Equal10.IN9
digit[22] => Equal11.IN9
digit[22] => Equal12.IN9
digit[22] => Equal13.IN9
digit[22] => Equal14.IN9
digit[22] => Equal15.IN9
digit[23] => Equal0.IN8
digit[23] => Equal1.IN8
digit[23] => Equal2.IN8
digit[23] => Equal3.IN8
digit[23] => Equal4.IN8
digit[23] => Equal5.IN8
digit[23] => Equal6.IN8
digit[23] => Equal7.IN8
digit[23] => Equal8.IN8
digit[23] => Equal9.IN8
digit[23] => Equal10.IN8
digit[23] => Equal11.IN8
digit[23] => Equal12.IN8
digit[23] => Equal13.IN8
digit[23] => Equal14.IN8
digit[23] => Equal15.IN8
digit[24] => Equal0.IN7
digit[24] => Equal1.IN7
digit[24] => Equal2.IN7
digit[24] => Equal3.IN7
digit[24] => Equal4.IN7
digit[24] => Equal5.IN7
digit[24] => Equal6.IN7
digit[24] => Equal7.IN7
digit[24] => Equal8.IN7
digit[24] => Equal9.IN7
digit[24] => Equal10.IN7
digit[24] => Equal11.IN7
digit[24] => Equal12.IN7
digit[24] => Equal13.IN7
digit[24] => Equal14.IN7
digit[24] => Equal15.IN7
digit[25] => Equal0.IN6
digit[25] => Equal1.IN6
digit[25] => Equal2.IN6
digit[25] => Equal3.IN6
digit[25] => Equal4.IN6
digit[25] => Equal5.IN6
digit[25] => Equal6.IN6
digit[25] => Equal7.IN6
digit[25] => Equal8.IN6
digit[25] => Equal9.IN6
digit[25] => Equal10.IN6
digit[25] => Equal11.IN6
digit[25] => Equal12.IN6
digit[25] => Equal13.IN6
digit[25] => Equal14.IN6
digit[25] => Equal15.IN6
digit[26] => Equal0.IN5
digit[26] => Equal1.IN5
digit[26] => Equal2.IN5
digit[26] => Equal3.IN5
digit[26] => Equal4.IN5
digit[26] => Equal5.IN5
digit[26] => Equal6.IN5
digit[26] => Equal7.IN5
digit[26] => Equal8.IN5
digit[26] => Equal9.IN5
digit[26] => Equal10.IN5
digit[26] => Equal11.IN5
digit[26] => Equal12.IN5
digit[26] => Equal13.IN5
digit[26] => Equal14.IN5
digit[26] => Equal15.IN5
digit[27] => Equal0.IN4
digit[27] => Equal1.IN4
digit[27] => Equal2.IN4
digit[27] => Equal3.IN4
digit[27] => Equal4.IN4
digit[27] => Equal5.IN4
digit[27] => Equal6.IN4
digit[27] => Equal7.IN4
digit[27] => Equal8.IN4
digit[27] => Equal9.IN4
digit[27] => Equal10.IN4
digit[27] => Equal11.IN4
digit[27] => Equal12.IN4
digit[27] => Equal13.IN4
digit[27] => Equal14.IN4
digit[27] => Equal15.IN4
digit[28] => Equal0.IN3
digit[28] => Equal1.IN3
digit[28] => Equal2.IN3
digit[28] => Equal3.IN3
digit[28] => Equal4.IN3
digit[28] => Equal5.IN3
digit[28] => Equal6.IN3
digit[28] => Equal7.IN3
digit[28] => Equal8.IN3
digit[28] => Equal9.IN3
digit[28] => Equal10.IN3
digit[28] => Equal11.IN3
digit[28] => Equal12.IN3
digit[28] => Equal13.IN3
digit[28] => Equal14.IN3
digit[28] => Equal15.IN3
digit[29] => Equal0.IN2
digit[29] => Equal1.IN2
digit[29] => Equal2.IN2
digit[29] => Equal3.IN2
digit[29] => Equal4.IN2
digit[29] => Equal5.IN2
digit[29] => Equal6.IN2
digit[29] => Equal7.IN2
digit[29] => Equal8.IN2
digit[29] => Equal9.IN2
digit[29] => Equal10.IN2
digit[29] => Equal11.IN2
digit[29] => Equal12.IN2
digit[29] => Equal13.IN2
digit[29] => Equal14.IN2
digit[29] => Equal15.IN2
digit[30] => Equal0.IN1
digit[30] => Equal1.IN1
digit[30] => Equal2.IN1
digit[30] => Equal3.IN1
digit[30] => Equal4.IN1
digit[30] => Equal5.IN1
digit[30] => Equal6.IN1
digit[30] => Equal7.IN1
digit[30] => Equal8.IN1
digit[30] => Equal9.IN1
digit[30] => Equal10.IN1
digit[30] => Equal11.IN1
digit[30] => Equal12.IN1
digit[30] => Equal13.IN1
digit[30] => Equal14.IN1
digit[30] => Equal15.IN1
digit[31] => Equal0.IN0
digit[31] => Equal1.IN0
digit[31] => Equal2.IN0
digit[31] => Equal3.IN0
digit[31] => Equal4.IN0
digit[31] => Equal5.IN0
digit[31] => Equal6.IN0
digit[31] => Equal7.IN0
digit[31] => Equal8.IN0
digit[31] => Equal9.IN0
digit[31] => Equal10.IN0
digit[31] => Equal11.IN0
digit[31] => Equal12.IN0
digit[31] => Equal13.IN0
digit[31] => Equal14.IN0
digit[31] => Equal15.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


