##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUT_CLOCK(fixed-function)
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for HC_CLOCK
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for IR_Clock
		4.6::Critical Path Report for Motor_Clock
		4.7::Critical Path Report for \Button:PWM:PWMHW\/tc
		4.8::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. HC_CLOCK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. IR_Clock:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (HC_CLOCK:R vs. HC_CLOCK:R)
		5.6::Critical Path Report for (IR_Clock:R vs. IR_Clock:R)
		5.7::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
		5.8::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.9::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 21
Clock: BEAM_Clock                   | N/A                   | Target: 0.04 MHz    | 
Clock: BEAM_Clock(routed)           | N/A                   | Target: 0.04 MHz    | 
Clock: BUT_CLOCK                    | N/A                   | Target: 13.20 MHz   | 
Clock: BUT_CLOCK(fixed-function)    | Frequency: 27.89 MHz  | Target: 13.20 MHz   | 
Clock: Camera_CLK                   | N/A                   | Target: 33.00 MHz   | 
Clock: Camera_CLK(routed)           | N/A                   | Target: 24.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 59.42 MHz  | Target: 66.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 66.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 66.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 66.00 MHz   | 
Clock: HC_CLOCK                     | Frequency: 73.76 MHz  | Target: 1.00 MHz    | 
Clock: I2C_IntClock                 | Frequency: 35.71 MHz  | Target: 6.60 MHz    | 
Clock: IR_Clock                     | Frequency: 59.14 MHz  | Target: 0.10 MHz    | 
Clock: Motor_Clock                  | Frequency: 82.90 MHz  | Target: 0.04 MHz    | 
Clock: Motor_Clock(fixed-function)  | N/A                   | Target: 0.04 MHz    | 
Clock: \Button:PWM:PWMHW\/tc        | Frequency: 27.89 MHz  | Target: 6.60 MHz    | 
Clock: \Camera:PCLK(0)_PAD\         | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | Frequency: 59.88 MHz  | Target: 0.01 MHz    | 
Clock: timer_clock(routed)          | N/A                   | Target: 0.01 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUT_CLOCK(fixed-function)  \Button:PWM:PWMHW\/tc  75757.6          39903       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  HC_CLOCK               15151.5          4742        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  I2C_IntClock           15151.5          6687        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  IR_Clock               15151.5          -1678       N/A              N/A         N/A              N/A         N/A              N/A         
HC_CLOCK                   HC_CLOCK               1e+006           986442      N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock               I2C_IntClock           151515           123508      N/A              N/A         N/A              N/A         N/A              N/A         
IR_Clock                   IR_Clock               1e+007           9983090     N/A              N/A         N/A              N/A         N/A              N/A         
Motor_Clock                Motor_Clock            2.5e+007         24987938    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock                timer_clock            1e+008           99983300    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase         
-------------------------  ------------  -----------------------  
IRin_front(0)_PAD          17178         IR_Clock:R               
IRin_left(0)_PAD           14335         IR_Clock:R               
\Button:Button(0)_PAD\:in  10964         \Button:PWM:PWMHW\/tc:R  
\Button:Button(1)_PAD\:in  8209          \Button:PWM:PWMHW\/tc:R  
\Camera:D(0)_PAD\          3265          \Camera:PCLK(0)_PAD\:R   
\Camera:D(1)_PAD\          3170          \Camera:PCLK(0)_PAD\:R   
\Camera:D(2)_PAD\          3566          \Camera:PCLK(0)_PAD\:R   
\Camera:D(3)_PAD\          4206          \Camera:PCLK(0)_PAD\:R   
\Camera:D(4)_PAD\          2288          \Camera:PCLK(0)_PAD\:R   
\Camera:D(5)_PAD\          1822          \Camera:PCLK(0)_PAD\:R   
\Camera:D(6)_PAD\          2041          \Camera:PCLK(0)_PAD\:R   
\Camera:D(7)_PAD\          3432          \Camera:PCLK(0)_PAD\:R   
\Camera:HREF(0)_PAD\       2236          \Camera:PCLK(0)_PAD\:R   


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
ARM_PIN(0)_PAD              23559         Motor_Clock:R                  
BEAM_BREAK_OUT(0)_PAD       19176         BEAM_Clock(routed):R           
BEAM_BREAK_OUT(0)_PAD       19176         BEAM_Clock(routed):F           
D4(0)_PAD                   22731         CyBUS_CLK:R                    
D5(0)_PAD                   22699         CyBUS_CLK:R                    
D6(0)_PAD                   23475         CyBUS_CLK:R                    
D7(0)_PAD                   24227         CyBUS_CLK:R                    
E(0)_PAD                    25203         CyBUS_CLK:R                    
GRIPPER_PIN(0)_PAD          20478         Motor_Clock(fixed-function):R  
HC_TRIG(0)_PAD              26339         HC_CLOCK:R                     
I2C_SCL(0)_PAD:out          23961         I2C_IntClock:R                 
I2C_SDA(0)_PAD:out          23564         I2C_IntClock:R                 
MLEN(0)_PAD                 26304         Motor_Clock(fixed-function):R  
MREN(0)_PAD                 24880         Motor_Clock(fixed-function):R  
RS(0)_PAD                   26525         CyBUS_CLK:R                    
V0(0)_PAD                   19487         timer_clock(routed):R          
V0(0)_PAD                   19487         timer_clock(routed):F          
\Button:Button(0)_PAD\:out  24424         BUT_CLOCK(fixed-function):R    
\Button:Button(1)_PAD\:out  27645         BUT_CLOCK(fixed-function):R    
\Camera:SIOC(0)_PAD\:out    21573         CyBUS_CLK(fixed-function):R    
\Camera:SIOD(0)_PAD\:out    21879         CyBUS_CLK(fixed-function):R    
\Camera:XCLK(0)_PAD\        24129         Camera_CLK(routed):R           
\Camera:XCLK(0)_PAD\        24129         Camera_CLK(routed):F           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUT_CLOCK(fixed-function)
*******************************************************
Clock: BUT_CLOCK(fixed-function)
Frequency: 27.89 MHz | Target: 13.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 39903p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              7906
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81206

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41303
-------------------------------------   ----- 
End-of-path arrival time (ps)           41303
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  39903  RISE       1
\Button:Button(1)\/pin_input  iocell31     10989  11989  39903  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  27645  39903  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  27645  39903  RISE       1
\Button:Button(1)\/fb         iocell31      7673  35318  39903  RISE       1
Net_55/main_0                 macrocell11   5985  41303  39903  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell11      6906   7906  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.42 MHz | Target: 66.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -1678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -2960
-------------------------------------------------   ----- 
End-of-path required time (ps)                      12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                         synccell          710    710  -1678  RISE       1
Net_3038/main_0                               macrocell3       2896   3606  -1678  RISE       1
Net_3038/q                                    macrocell3       2345   5951  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell16   4328  10279  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   3590  13869  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  13869  -1678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell17      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for HC_CLOCK
**************************************
Clock: HC_CLOCK
Frequency: 73.76 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1       875    875  986442  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell8   6133   7008  986442  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   3590  10598  986442  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  10598  986442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell9       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 35.71 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 123508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25550
-------------------------------------   ----- 
End-of-path arrival time (ps)           25550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell34  14181  15056  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell34   2345  17401  123508  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell35   8149  25550  123508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell35         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for IR_Clock
**************************************
Clock: IR_Clock
Frequency: 59.14 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:run_mode\/q
Path End       : \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9983090p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                         -350
----------------------------------------------   -------- 
End-of-path required time (ps)                    9999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16560
-------------------------------------   ----- 
End-of-path arrival time (ps)           16560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:run_mode\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:run_mode\/q              macrocell64     875    875  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:status_tc\/main_0        macrocell65    8832   9707  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:status_tc\/q             macrocell65    2345  12052  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell7   4507  16560  9983090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell7        0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for Motor_Clock
*****************************************
Clock: Motor_Clock
Frequency: 82.90 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3062   5512  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590   9102  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0   9102  24987938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for \Button:PWM:PWMHW\/tc
***************************************************
Clock: \Button:PWM:PWMHW\/tc
Frequency: 27.89 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 39903p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              7906
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81206

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41303
-------------------------------------   ----- 
End-of-path arrival time (ps)           41303
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  39903  RISE       1
\Button:Button(1)\/pin_input  iocell31     10989  11989  39903  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  27645  39903  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  27645  39903  RISE       1
\Button:Button(1)\/fb         iocell31      7673  35318  39903  RISE       1
Net_55/main_0                 macrocell11   5985  41303  39903  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell11      6906   7906  RISE       1


===================================================================== 
4.8::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 59.88 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99983300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13740
-------------------------------------   ----- 
End-of-path arrival time (ps)           13740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4540   7840  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11430  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11430  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   2310  13740  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  13740  99983300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 6687p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out               synccell       710    710   6687  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell50   5298   6008   6687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell50         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. HC_CLOCK:R)
**********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4742p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell         710    710   4742  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell8   3149   3859   4742  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   3590   7449   4742  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0   7449   4742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. IR_Clock:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -1678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -2960
-------------------------------------------------   ----- 
End-of-path required time (ps)                      12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                         synccell          710    710  -1678  RISE       1
Net_3038/main_0                               macrocell3       2896   3606  -1678  RISE       1
Net_3038/q                                    macrocell3       2345   5951  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell16   4328  10279  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   3590  13869  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  13869  -1678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell17      0      0  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 123508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25550
-------------------------------------   ----- 
End-of-path arrival time (ps)           25550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell34  14181  15056  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell34   2345  17401  123508  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell35   8149  25550  123508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell35         0      0  RISE       1


5.5::Critical Path Report for (HC_CLOCK:R vs. HC_CLOCK:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1       875    875  986442  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell8   6133   7008  986442  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   3590  10598  986442  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  10598  986442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell9       0      0  RISE       1


5.6::Critical Path Report for (IR_Clock:R vs. IR_Clock:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:run_mode\/q
Path End       : \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9983090p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                         -350
----------------------------------------------   -------- 
End-of-path required time (ps)                    9999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16560
-------------------------------------   ----- 
End-of-path arrival time (ps)           16560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:run_mode\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:run_mode\/q              macrocell64     875    875  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:status_tc\/main_0        macrocell65    8832   9707  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:status_tc\/q             macrocell65    2345  12052  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell7   4507  16560  9983090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell7        0      0  RISE       1


5.7::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3062   5512  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590   9102  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0   9102  24987938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


5.8::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99983300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13740
-------------------------------------   ----- 
End-of-path arrival time (ps)           13740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4540   7840  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11430  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11430  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   2310  13740  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  13740  99983300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1


5.9::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
***************************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 39903p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              7906
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81206

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41303
-------------------------------------   ----- 
End-of-path arrival time (ps)           41303
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  39903  RISE       1
\Button:Button(1)\/pin_input  iocell31     10989  11989  39903  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  27645  39903  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  27645  39903  RISE       1
\Button:Button(1)\/fb         iocell31      7673  35318  39903  RISE       1
Net_55/main_0                 macrocell11   5985  41303  39903  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell11      6906   7906  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -1678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -2960
-------------------------------------------------   ----- 
End-of-path required time (ps)                      12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                         synccell          710    710  -1678  RISE       1
Net_3038/main_0                               macrocell3       2896   3606  -1678  RISE       1
Net_3038/q                                    macrocell3       2345   5951  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell16   4328  10279  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   3590  13869  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  13869  -1678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -2960
-------------------------------------------------   ----- 
End-of-path required time (ps)                      12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13124
-------------------------------------   ----- 
End-of-path arrival time (ps)           13124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                               synccell          710    710  -1678  RISE       1
Net_3038/main_0                                     macrocell3       2896   3606  -1678  RISE       1
Net_3038/q                                          macrocell3       2345   5951  -1678  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   3583   9534   -932  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   3590  13124   -932  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  13124   -932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell19      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_front(0)_SYNC/out
Path End       : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 42p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -2960
-------------------------------------------------   ----- 
End-of-path required time (ps)                      12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12150
-------------------------------------   ----- 
End-of-path arrival time (ps)           12150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_front(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_front(0)_SYNC/out                         synccell          710    710     42  RISE       1
Net_36/main_0                                  macrocell5       2895   3605     42  RISE       1
Net_36/q                                       macrocell5       2345   5950     42  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell12   2610   8560     42  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   3590  12150     42  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  12150     42  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -4240
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10912

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10452
-------------------------------------   ----- 
End-of-path arrival time (ps)           10452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                         synccell          710    710  -1678  RISE       1
Net_3038/main_0                               macrocell3       2896   3606  -1678  RISE       1
Net_3038/q                                    macrocell3       2345   5951  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell17   4501  10452    459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -4240
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10912

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10279
-------------------------------------   ----- 
End-of-path arrival time (ps)           10279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                         synccell          710    710  -1678  RISE       1
Net_3038/main_0                               macrocell3       2896   3606  -1678  RISE       1
Net_3038/q                                    macrocell3       2345   5951  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell16   4328  10279    632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 1378p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -4240
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9534
-------------------------------------   ---- 
End-of-path arrival time (ps)           9534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                               synccell          710    710  -1678  RISE       1
Net_3038/main_0                                     macrocell3       2896   3606  -1678  RISE       1
Net_3038/q                                          macrocell3       2345   5951  -1678  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   3583   9534   1378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell18      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 1407p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -4240
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                               synccell          710    710  -1678  RISE       1
Net_3038/main_0                                     macrocell3       2896   3606  -1678  RISE       1
Net_3038/q                                          macrocell3       2345   5951  -1678  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell19   3554   9505   1407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell19      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_front(0)_SYNC/out
Path End       : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 2351p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -4240
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_front(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_front(0)_SYNC/out                         synccell          710    710     42  RISE       1
Net_36/main_0                                  macrocell5       2895   3605     42  RISE       1
Net_36/q                                       macrocell5       2345   5950     42  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell13   2611   8560   2351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_front(0)_SYNC/out
Path End       : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 2352p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -4240
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_front(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
IRin_front(0)_SYNC/out                         synccell          710    710     42  RISE       1
Net_36/main_0                                  macrocell5       2895   3605     42  RISE       1
Net_36/q                                       macrocell5       2345   5950     42  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell12   2610   8560   2352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4742p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell         710    710   4742  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell8   3149   3859   4742  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   3590   7449   4742  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0   7449   4742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BEAM_BREAK_IN(0)_SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4950p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -2960
-------------------------------------------------   ----- 
End-of-path required time (ps)                      12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BEAM_BREAK_IN(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
BEAM_BREAK_IN(0)_SYNC/out                              synccell         710    710   4950  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2942   3652   4950  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   3590   7242   4950  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0   7242   4950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \IR_LEFT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 5458p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                         -350
-------------------------------------------------   ----- 
End-of-path required time (ps)                      14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9344
-------------------------------------   ---- 
End-of-path arrival time (ps)           9344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                            synccell        710    710  -1678  RISE       1
\IR_LEFT_Timer:TimerUDB:status_tc\/main_1        macrocell74    3963   4673   5458  RISE       1
\IR_LEFT_Timer:TimerUDB:status_tc\/q             macrocell74    2345   7018   5458  RISE       1
\IR_LEFT_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell9   2326   9344   5458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell9        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BEAM_BREAK_IN(0)_SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6294p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                         -350
-------------------------------------------------   ----- 
End-of-path required time (ps)                      14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BEAM_BREAK_IN(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
BEAM_BREAK_IN(0)_SYNC/out                           synccell        710    710   4950  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:status_tc\/main_1        macrocell17    3127   3837   6294  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:status_tc\/q             macrocell17    2345   6182   6294  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/status_0  statusicell2   2326   8508   6294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8463
-------------------------------------   ---- 
End-of-path arrival time (ps)           8463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                         synccell        710    710   4742  RISE       1
\HC_Timer:TimerUDB:status_tc\/main_1        macrocell24    3172   3882   6338  RISE       1
\HC_Timer:TimerUDB:status_tc\/q             macrocell24    2345   6227   6338  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell4   2236   8463   6338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 6687p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out               synccell       710    710   6687  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell50   5298   6008   6687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 7037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell         710    710   4742  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell9   3165   3875   7037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 7052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell         710    710   4742  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell8   3149   3859   7052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BEAM_BREAK_IN(0)_SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 7090p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -4240
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3822
-------------------------------------   ---- 
End-of-path arrival time (ps)           3822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BEAM_BREAK_IN(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
BEAM_BREAK_IN(0)_SYNC/out                              synccell         710    710   4950  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell4   3112   3822   7090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BEAM_BREAK_IN(0)_SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 7260p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -4240
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BEAM_BREAK_IN(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
BEAM_BREAK_IN(0)_SYNC/out                              synccell         710    710   4950  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   2942   3652   7260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_front(0)_SYNC/out
Path End       : \IR_FRONT_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 7376p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_front(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
IRin_front(0)_SYNC/out                         synccell       710    710     42  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/main_5  macrocell66   4609   5319   7376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 7482p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   7482  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell27   4503   5213   7482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 7586p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out             synccell       710    710   6687  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell52   4398   5108   7586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_front(0)_SYNC/out
Path End       : \IR_FRONT_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \IR_FRONT_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 7695p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_front(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
IRin_front(0)_SYNC/out                     synccell       710    710     42  RISE       1
\IR_FRONT_Timer:TimerUDB:run_mode\/main_0  macrocell64   4290   5000   7695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:run_mode\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 8398p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   7482  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell47   3586   4296   8398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_front(0)_SYNC/out
Path End       : \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 8489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_front(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
IRin_front(0)_SYNC/out                      synccell        710    710     42  RISE       1
\IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/reset  statusicell6   5952   6662   8489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IRin_left(0)_SYNC/out
Path End       : \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 10445p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#660 vs. IR_Clock:R#2)   15152
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
IRin_left(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
IRin_left(0)_SYNC/out                      synccell        710    710  -1678  RISE       1
\IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/reset  statusicell8   3996   4706  10445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell8        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 39903p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              7906
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81206

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41303
-------------------------------------   ----- 
End-of-path arrival time (ps)           41303
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  39903  RISE       1
\Button:Button(1)\/pin_input  iocell31     10989  11989  39903  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  27645  39903  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  27645  39903  RISE       1
\Button:Button(1)\/fb         iocell31      7673  35318  39903  RISE       1
Net_55/main_0                 macrocell11   5985  41303  39903  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell11      6906   7906  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_54/main_0
Capture Clock  : Net_54/clock_0
Path slack     : 40369p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              6978
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 80278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39909
-------------------------------------   ----- 
End-of-path arrival time (ps)           39909
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  39903  RISE       1
\Button:Button(0)\/pin_input  iocell30      8640   9640  40369  RISE       1
\Button:Button(0)\/pad_out    iocell30     14784  24424  40369  RISE       1
\Button:Button(0)\/pad_in     iocell30         0  24424  40369  RISE       1
\Button:Button(0)\/fb         iocell30      6792  31216  40369  RISE       1
Net_54/main_0                 macrocell10   8693  39909  40369  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_54/clock_0                                                macrocell10      5978   6978  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 123508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25550
-------------------------------------   ----- 
End-of-path arrival time (ps)           25550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell34  14181  15056  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell34   2345  17401  123508  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell35   8149  25550  123508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 123526p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25532
-------------------------------------   ----- 
End-of-path arrival time (ps)           25532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell34  14181  15056  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell34   2345  17401  123508  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell54   8131  25532  123526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 123788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23517
-------------------------------------   ----- 
End-of-path arrival time (ps)           23517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell43       875    875  123508  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell30     10338  11213  123788  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell30      2345  13558  123788  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell33      5322  18880  123788  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell33      2345  21225  123788  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell11   2292  23517  123788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 124103p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24956
-------------------------------------   ----- 
End-of-path arrival time (ps)           24956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell34  14181  15056  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell34   2345  17401  123508  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell51   7555  24956  124103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 127261p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20044
-------------------------------------   ----- 
End-of-path arrival time (ps)           20044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell43       875    875  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell34     14181  15056  123508  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell34      2345  17401  123508  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell11   2643  20044  127261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 127439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2890
------------------------------------------------------   ------ 
End-of-path required time (ps)                           148625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21186
-------------------------------------   ----- 
End-of-path arrival time (ps)           21186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q                 macrocell43       875    875  123508  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0            macrocell30     10338  11213  123788  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell30      2345  13558  123788  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell32      3051  16609  127439  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell32      2345  18954  127439  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell10   2232  21186  127439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 127493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21565
-------------------------------------   ----- 
End-of-path arrival time (ps)           21565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q             macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_4  macrocell41  15442  16317  127493  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q       macrocell41   2345  18662  127493  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5        macrocell40   2903  21565  127493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 131166p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2890
------------------------------------------------------   ------ 
End-of-path required time (ps)                           148625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17459
-------------------------------------   ----- 
End-of-path arrival time (ps)           17459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q                 macrocell42       875    875  125969  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell31     12002  12877  131166  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell31      2345  15222  131166  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell10   2237  17459  131166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 132189p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16869
-------------------------------------   ----- 
End-of-path arrival time (ps)           16869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell43    875    875  123508  RISE       1
\I2C:sda_x_wire\/main_3     macrocell57  15994  16869  132189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 132281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16777
-------------------------------------   ----- 
End-of-path arrival time (ps)           16777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q             macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_4  macrocell38  11271  12146  132281  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell38   2345  14491  132281  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell37   2286  16777  132281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_8
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 132440p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16618
-------------------------------------   ----- 
End-of-path arrival time (ps)           16618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0  macrocell30  10338  11213  123788  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell30   2345  13558  123788  RISE       1
\I2C:Net_643_3\/main_8           macrocell25   3060  16618  132440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 132587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16472
-------------------------------------   ----- 
End-of-path arrival time (ps)           16472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q            macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0       macrocell30  10338  11213  123788  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell30   2345  13558  123788  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell28   2914  16472  132587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 132864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16195
-------------------------------------   ----- 
End-of-path arrival time (ps)           16195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell11   2510   2510  132864  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_3       macrocell44      8432  10942  132864  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q            macrocell44      2345  13287  132864  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6             macrocell43      2907  16195  132864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 133419p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                               -350
------------------------------------------------------   ------ 
End-of-path required time (ps)                           151165

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17746
-------------------------------------   ----- 
End-of-path arrival time (ps)           17746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q  macrocell49     875    875  133419  RISE       1
\I2C:bI2C_UDB:status_5\/main_3    macrocell56    8262   9137  133419  RISE       1
\I2C:bI2C_UDB:status_5\/q         macrocell56    2345  11482  133419  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5    statusicell5   6264  17746  133419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell5        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 133647p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15412
-------------------------------------   ----- 
End-of-path arrival time (ps)           15412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell40  14537  15412  133647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 134022p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15037
-------------------------------------   ----- 
End-of-path arrival time (ps)           15037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell53  14162  15037  134022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 134199p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14859
-------------------------------------   ----- 
End-of-path arrival time (ps)           14859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell52  13984  14859  134199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 134578p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14480
-------------------------------------   ----- 
End-of-path arrival time (ps)           14480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell42    875    875  125969  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell39  13605  14480  134578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 134861p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14197
-------------------------------------   ----- 
End-of-path arrival time (ps)           14197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell39    875    875  124357  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell53  13322  14197  134861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 135837p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13221
-------------------------------------   ----- 
End-of-path arrival time (ps)           13221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell40    875    875  125603  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell39  12346  13221  135837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 135928p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13130
-------------------------------------   ----- 
End-of-path arrival time (ps)           13130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell39    875    875  124357  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell52  12255  13130  135928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:Net_643_3\/main_2
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 136155p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12904
-------------------------------------   ----- 
End-of-path arrival time (ps)           12904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell42    875    875  125969  RISE       1
\I2C:Net_643_3\/main_2      macrocell25  12029  12904  136155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 136258p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12801
-------------------------------------   ----- 
End-of-path arrival time (ps)           12801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell42    875    875  125969  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell53  11926  12801  136258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 136312p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12746
-------------------------------------   ----- 
End-of-path arrival time (ps)           12746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell40    875    875  125603  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell43  11871  12746  136312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 136479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12579
-------------------------------------   ----- 
End-of-path arrival time (ps)           12579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell54  11704  12579  136479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 136486p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell11   2510   2510  132864  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell39     10062  12572  136486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_1
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 136807p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12251
-------------------------------------   ----- 
End-of-path arrival time (ps)           12251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell43    875    875  123508  RISE       1
\I2C:Net_643_3\/main_1      macrocell25  11376  12251  136807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 136853p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell39    875    875  124357  RISE       1
\I2C:sda_x_wire\/main_6     macrocell57  11330  12205  136853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 136935p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12124
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell42  11249  12124  136935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 136947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12111
-------------------------------------   ----- 
End-of-path arrival time (ps)           12111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell37  11236  12111  136947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 136970p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12088
-------------------------------------   ----- 
End-of-path arrival time (ps)           12088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell42    875    875  125969  RISE       1
\I2C:sda_x_wire\/main_4     macrocell57  11213  12088  136970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 137031p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12027
-------------------------------------   ----- 
End-of-path arrival time (ps)           12027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell51  11152  12027  137031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 137080p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11978
-------------------------------------   ----- 
End-of-path arrival time (ps)           11978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell26  11103  11978  137080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 137373p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell28    875    875  126641  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell39  10811  11686  137373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 137616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11442
-------------------------------------   ----- 
End-of-path arrival time (ps)           11442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell39  10567  11442  137616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 137781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11277
-------------------------------------   ----- 
End-of-path arrival time (ps)           11277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell37    875    875  128308  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell39  10402  11277  137781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 137931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell39    875    875  124357  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell42  10253  11128  137931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 137934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11124
-------------------------------------   ----- 
End-of-path arrival time (ps)           11124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell39    875    875  124357  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell37  10249  11124  137934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 138291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10767
-------------------------------------   ----- 
End-of-path arrival time (ps)           10767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell37    875    875  128308  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell43   9892  10767  138291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:Net_643_3\/main_3
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 138578p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell40    875    875  125603  RISE       1
\I2C:Net_643_3\/main_3      macrocell25   9605  10480  138578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 138609p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10449
-------------------------------------   ----- 
End-of-path arrival time (ps)           10449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell49    875    875  133419  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell26   9574  10449  138609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 138656p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10402
-------------------------------------   ----- 
End-of-path arrival time (ps)           10402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell42    875    875  125969  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell42   9527  10402  138656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:Net_643_3\/main_6
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 138680p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell36    875    875  135033  RISE       1
\I2C:Net_643_3\/main_6    macrocell25   9503  10378  138680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 138762p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell42    875    875  125969  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell51   9421  10296  138762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 139097p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9962
-------------------------------------   ---- 
End-of-path arrival time (ps)           9962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell42    875    875  125969  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell52   9087   9962  139097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 139116p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell42    875    875  125969  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell40   9067   9942  139116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 139170p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell39    875    875  124357  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell54   9013   9888  139170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 139173p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9885
-------------------------------------   ---- 
End-of-path arrival time (ps)           9885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell39    875    875  124357  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell51   9010   9885  139173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 139367p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell43   8816   9691  139367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:Net_643_3\/main_7
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 139396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9662
-------------------------------------   ---- 
End-of-path arrival time (ps)           9662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell28    875    875  126641  RISE       1
\I2C:Net_643_3\/main_7           macrocell25   8787   9662  139396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell25         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 139459p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9599
-------------------------------------   ---- 
End-of-path arrival time (ps)           9599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell42    875    875  125969  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell54   8724   9599  139459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 139571p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell28    875    875  126641  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell40   8612   9487  139571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 139571p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell51   8612   9487  139571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 139571p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell54   8612   9487  139571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 139582p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell35   8602   9477  139582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 139644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell40    875    875  125603  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell54   8540   9415  139644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 139644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9414
-------------------------------------   ---- 
End-of-path arrival time (ps)           9414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell40    875    875  125603  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell51   8539   9414  139644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 139681p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell40    875    875  125603  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell37   8502   9377  139681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 139815p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell11   2510   2510  132864  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell37      6733   9243  139815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 139833p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9225
-------------------------------------   ---- 
End-of-path arrival time (ps)           9225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell37    875    875  128308  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell53   8350   9225  139833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 140195p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell49    875    875  133419  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell48   7988   8863  140195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:Net_643_3\/main_4
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 140349p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8709
-------------------------------------   ---- 
End-of-path arrival time (ps)           8709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell39    875    875  124357  RISE       1
\I2C:Net_643_3\/main_4      macrocell25   7834   8709  140349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell25         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 140362p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell43   7821   8696  140362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 140467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell28    875    875  126641  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell29   7716   8591  140467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 140501p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell11   2510   2510  132864  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3             macrocell42      6047   8557  140501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 140622p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3    847    847  138622  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0           macrocell43    7589   8436  140622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 140848p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8210
-------------------------------------   ---- 
End-of-path arrival time (ps)           8210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell37   7335   8210  140848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 140876p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8182
-------------------------------------   ---- 
End-of-path arrival time (ps)           8182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell28    875    875  126641  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell42   7307   8182  140876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 140894p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell40    875    875  125603  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell42   7289   8164  140894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 140953p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8105
-------------------------------------   ---- 
End-of-path arrival time (ps)           8105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell47    875    875  129704  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell46   7230   8105  140953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 141009p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8050
-------------------------------------   ---- 
End-of-path arrival time (ps)           8050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell43    875    875  123508  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell39   7175   8050  141009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 141096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell35    875    875  134941  RISE       1
\I2C:sda_x_wire\/main_9        macrocell57   7088   7963  141096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 141235p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell40   6948   7823  141235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:Net_643_3\/main_5
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 141289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell37    875    875  128308  RISE       1
\I2C:Net_643_3\/main_5      macrocell25   6895   7770  141289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 141307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell53   6876   7751  141307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 141667p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7391
-------------------------------------   ---- 
End-of-path arrival time (ps)           7391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell35    875    875  134941  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell42   6516   7391  141667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 141787p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell52   6396   7271  141787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 141802p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell42   6381   7256  141802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 141822p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell28   6361   7236  141822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 141889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7170
-------------------------------------   ---- 
End-of-path arrival time (ps)           7170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell39    875    875  124357  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell43   6295   7170  141889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 141986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell47    875    875  129704  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell26   6197   7072  141986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 142171p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell37    875    875  128308  RISE       1
\I2C:sda_x_wire\/main_7     macrocell57   6012   6887  142171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 142215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           6843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell37    875    875  128308  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell52   5968   6843  142215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 142244p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell28    875    875  126641  RISE       1
\I2C:bI2C_UDB:status_1\/main_7   macrocell52   5939   6814  142244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 142268p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell28    875    875  126641  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell37   5915   6790  142268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 142354p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6704
-------------------------------------   ---- 
End-of-path arrival time (ps)           6704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell37    875    875  128308  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell54   5829   6704  142354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 142505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell42    875    875  125969  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell37   5678   6553  142505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 142761p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell39    875    875  124357  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell39   5422   6297  142761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 143198p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell40    875    875  125603  RISE       1
\I2C:sda_x_wire\/main_5     macrocell57   4986   5861  143198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 143307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell50    875    875  143307  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell49   4876   5751  143307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 143418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell10   1600   1600  134620  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell28      4040   5640  143418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 143467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell37    875    875  128308  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell42   4716   5591  143467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 143467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell37    875    875  128308  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell37   4716   5591  143467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 143487p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell54    875    875  143487  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell54   4696   5571  143487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 143608p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell11   1760   1760  143608  RISE       1
\I2C:sda_x_wire\/main_2            macrocell57      3690   5450  143608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 143616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell36    875    875  135033  RISE       1
\I2C:sda_x_wire\/main_8   macrocell57   4567   5442  143616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 143629p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell36    875    875  135033  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell29   4554   5429  143629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 143647p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell46    875    875  127680  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell26   4537   5412  143647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 143656p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell46    875    875  127680  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell45   4527   5402  143656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 143887p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3    847    847  138622  RISE       1
\I2C:sda_x_wire\/main_1                   macrocell57    4324   5171  143887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 143989p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2450
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149065

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell50       875    875  143307  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell11   4201   5076  143989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144057p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell3    847    847  136079  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0           macrocell42    4154   5001  144057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144185p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell3    847    847  136052  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1           macrocell42    4026   4873  144185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 144338p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell40    875    875  125603  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell53   3845   4720  144338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144373p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell3    847    847  136404  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2           macrocell42    3838   4685  144373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 144709p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell57    875    875  144709  RISE       1
\I2C:sda_x_wire\/main_0  macrocell57   3474   4349  144709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 144809p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell48    875    875  139074  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell26   3374   4249  144809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 145006p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell52    875    875  145006  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell52   3177   4052  145006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 145336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3722
-------------------------------------   ---- 
End-of-path arrival time (ps)           3722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell3    847    847  145336  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0             macrocell36    2875   3722  145336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 145394p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell51    875    875  145394  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell51   2789   3664  145394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 145397p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell40    875    875  125603  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell40   2786   3661  145397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 145399p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3660
-------------------------------------   ---- 
End-of-path arrival time (ps)           3660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell40    875    875  125603  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell52   2785   3660  145399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 145559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell53    875    875  145559  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell53   2624   3499  145559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145653p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3406
-------------------------------------   ---- 
End-of-path arrival time (ps)           3406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell45    875    875  138375  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell26   2531   3406  145653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 145669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3389
-------------------------------------   ---- 
End-of-path arrival time (ps)           3389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:Net_643_3\/q                 macrocell25    875    875  129951  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell27   2514   3389  145669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 145879p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell35    875    875  134941  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell35   2304   3179  145879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 145893p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell29    875    875  145893  RISE       1
\I2C:sda_x_wire\/main_10         macrocell57   2290   3165  145893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145957p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3101
-------------------------------------   ---- 
End-of-path arrival time (ps)           3101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell26    875    875  145957  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell26   2226   3101  145957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8940
-------------------------------------   ---- 
End-of-path arrival time (ps)           8940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2900   5350  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   3590   8940  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0   8940  988100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1       875    875  986442  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell9   6680   7555  988205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7008
-------------------------------------   ---- 
End-of-path arrival time (ps)           7008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1       875    875  986442  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell8   6133   7008  988752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10638
-------------------------------------   ----- 
End-of-path arrival time (ps)           10638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988100  RISE       1
\HC_PWM:PWMUDB:status_2\/main_1          macrocell23     2915   5365  989012  RISE       1
\HC_PWM:PWMUDB:status_2\/q               macrocell23     2345   7710  989012  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2928  10638  989012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990036p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell20      875    875  988286  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   4849   5724  990036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 990347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    530    530  988163  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    530  988163  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   1920   2450  988163  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell9   2963   5413  990347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2900   5350  990410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988100  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2900   5350  990410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 990473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    530    530  988163  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    530  988163  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   1920   2450  988163  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   2837   5287  990473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell20      875    875  988286  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   4289   5164  990596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2330/main_1
Capture Clock  : Net_2330/clock_0
Path slack     : 991472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1120   1120  991472  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1120  991472  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   1590   2710  991472  RISE       1
Net_2330/main_1                         macrocell2      3361   6071  991472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1697/main_1
Capture Clock  : Net_1697/clock_0
Path slack     : 991488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  991488  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  991488  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  991488  RISE       1
Net_1697/main_1                         macrocell1      3435   6055  991488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 991491p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1120   1120  991472  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1120  991472  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   1590   2710  991472  RISE       1
\HC_PWM:PWMUDB:status_1\/main_1         macrocell22     3342   6052  991491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 991529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  991488  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  991488  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  991488  RISE       1
\HC_PWM:PWMUDB:status_0\/main_1         macrocell21     3394   6014  991529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 991702p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Recovery time                                        0
----------------------------------------------   ------- 
End-of-path required time (ps)                   1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1697/q                               macrocell1      875    875  986442  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell4   7423   8298  991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1697/main_0
Capture Clock  : Net_1697/clock_0
Path slack     : 991844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell20    875    875  988286  RISE       1
Net_1697/main_0                   macrocell1    4824   5699  991844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 992260p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  991488  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  991488  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  991488  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/main_0     macrocell18     2663   5283  992260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 992521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1120   1120  991472  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1120  991472  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   1590   2710  991472  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/main_0     macrocell19     2312   5022  992521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare2\/q
Path End       : \HC_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 993760p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare2\/q   macrocell19    875    875  993760  RISE       1
\HC_PWM:PWMUDB:status_1\/main_0  macrocell22   2908   3783  993760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare1\/q
Path End       : \HC_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 993763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare1\/q   macrocell18    875    875  993763  RISE       1
\HC_PWM:PWMUDB:status_0\/main_0  macrocell21   2905   3780  993763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HC_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HC_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 994360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2    847    847  994360  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/main_0      macrocell20    2336   3183  994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2330/main_0
Capture Clock  : Net_2330/clock_0
Path slack     : 994378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell20    875    875  988286  RISE       1
Net_2330/main_0                   macrocell2    2290   3165  994378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_0\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3190
-------------------------------------   ---- 
End-of-path arrival time (ps)           3190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_0\/q               macrocell21     875    875  996460  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2315   3190  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_1\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3188
-------------------------------------   ---- 
End-of-path arrival time (ps)           3188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_1\/q               macrocell22     875    875  996462  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2313   3188  996462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:run_mode\/q
Path End       : \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9983090p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                         -350
----------------------------------------------   -------- 
End-of-path required time (ps)                    9999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16560
-------------------------------------   ----- 
End-of-path arrival time (ps)           16560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:run_mode\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:run_mode\/q              macrocell64     875    875  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:status_tc\/main_0        macrocell65    8832   9707  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:status_tc\/q             macrocell65    2345  12052  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell7   4507  16560  9983090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9984768p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                         -350
----------------------------------------------   -------- 
End-of-path required time (ps)                    9999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14882
-------------------------------------   ----- 
End-of-path arrival time (ps)           14882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    530    530  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    530  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   1920   2450  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:status_2\/main_1          macrocell63      4435   6885  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:status_2\/q               macrocell63      2345   9230  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6     5652  14882  9984768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:timer_enable\/q
Path End       : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9984967p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2960
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12073
-------------------------------------   ----- 
End-of-path arrival time (ps)           12073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:timer_enable\/q             macrocell66       875    875  9984967  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   7608   8483  9984967  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   3590  12073  9984967  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  12073  9984967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell15      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_FRONT_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9985816p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11727
-------------------------------------   ----- 
End-of-path arrival time (ps)           11727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell14      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    530    530  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    530  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   1920   2450  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/main_3      macrocell67      9277  11727  9985816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0             macrocell67         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_FRONT_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9986371p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11172
-------------------------------------   ----- 
End-of-path arrival time (ps)           11172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell14      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    530    530  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    530  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   1920   2450  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/main_3      macrocell66      8722  11172  9986371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:timer_enable\/q
Path End       : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9987277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:timer_enable\/q             macrocell66       875    875  9984967  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   7608   8483  9987277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell14      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:timer_enable\/q
Path End       : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9987279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:timer_enable\/q             macrocell66       875    875  9984967  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   7606   8481  9987279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell15      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_435/q
Path End       : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9987510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_435/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_435/q                                            macrocell6        875    875  9985200  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   7375   8250  9987510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell14      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_435/q
Path End       : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9987510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_435/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_435/q                                            macrocell6        875    875  9985200  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell15   7375   8250  9987510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell15      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:runmode_enable\/q
Path End       : \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988150p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                         -350
----------------------------------------------   -------- 
End-of-path required time (ps)                    9999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:runmode_enable\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:runmode_enable\/q         macrocell70     875    875  9986722  RISE       1
\IR_LEFT_PWM:PWMUDB:status_2\/main_0          macrocell73    5381   6256  9988150  RISE       1
\IR_LEFT_PWM:PWMUDB:status_2\/q               macrocell73    2345   8601  9988150  RISE       1
\IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell8   2899  11500  9988150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell8        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:runmode_enable\/q
Path End       : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9988474p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:runmode_enable\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:runmode_enable\/q         macrocell70       875    875  9986722  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   6411   7286  9988474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IR_LEFT_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \IR_LEFT_PWM:PWMUDB:status_0\/clock_0
Path slack     : 9988841p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1060   1060  9988841  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1060  9988841  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   1560   2620  9988841  RISE       1
\IR_LEFT_PWM:PWMUDB:status_0\/main_1         macrocell71      6082   8702  9988841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:status_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:runmode_enable\/q
Path End       : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989032p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:runmode_enable\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:runmode_enable\/q         macrocell70       875    875  9986722  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   5853   6728  9989032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \IR_FRONT_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \IR_FRONT_PWM:PWMUDB:status_1\/clock_0
Path slack     : 9989240p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8303
-------------------------------------   ---- 
End-of-path arrival time (ps)           8303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   1120   1120  9989240  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   1120  9989240  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   1590   2710  9989240  RISE       1
\IR_FRONT_PWM:PWMUDB:status_1\/main_1         macrocell62      5593   8303  9989240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:status_1\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IR_LEFT_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \IR_LEFT_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9989397p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1060   1060  9988841  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1060  9988841  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   1560   2620  9988841  RISE       1
\IR_LEFT_PWM:PWMUDB:prevCompare1\/main_0     macrocell68      5526   8146  9989397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:prevCompare1\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:run_mode\/q
Path End       : \IR_FRONT_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9989441p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:run_mode\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:run_mode\/q           macrocell64    875    875  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/main_2  macrocell67   7227   8102  9989441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0             macrocell67         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:run_mode\/q
Path End       : \IR_FRONT_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9989443p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:run_mode\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:run_mode\/q           macrocell64    875    875  9983090  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/main_2  macrocell66   7225   8100  9989443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \IR_FRONT_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \IR_FRONT_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 9989799p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   1120   1120  9989240  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   1120  9989240  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   1590   2710  9989240  RISE       1
\IR_FRONT_PWM:PWMUDB:prevCompare2\/main_0     macrocell59      5034   7744  9989799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:prevCompare2\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9990028p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    530    530  9987747  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    530  9987747  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   1920   2450  9987747  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   3282   5732  9990028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9990057p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    530    530  9987747  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    530  9987747  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   1920   2450  9987747  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3253   5703  9990057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9990252p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell18      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    530    530  9988062  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    530  9988062  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   1920   2450  9988062  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell19   3058   5508  9990252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell19      0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9990372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell18      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    530    530  9988062  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    530  9988062  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   1920   2450  9988062  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell18   2938   5388  9990372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell18      0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:runmode_enable\/q
Path End       : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9990424p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:runmode_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:runmode_enable\/q         macrocell60       875    875  9988114  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   4461   5336  9990424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:runmode_enable\/q
Path End       : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9990424p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:runmode_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:runmode_enable\/q         macrocell60       875    875  9988114  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   4461   5336  9990424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9990431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530  9988121  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530  9988121  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450  9988121  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2879   5329  9990431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9990434p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530  9988121  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530  9988121  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450  9988121  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   2876   5326  9990434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9990501p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    530    530  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    530  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   1920   2450  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2809   5259  9990501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9990505p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    530    530  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    530  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   1920   2450  9984768  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   2805   5255  9990505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9990518p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    530    530  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    530  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   1920   2450  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   2792   5242  9990518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell15      0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9990534p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    530    530  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    530  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   1920   2450  9985816  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   2776   5226  9990534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell14      0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \IR_LEFT_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \IR_LEFT_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 9990865p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell16   1120   1120  9990865  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell17      0   1120  9990865  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell17   1590   2710  9990865  RISE       1
\IR_LEFT_PWM:PWMUDB:prevCompare2\/main_0     macrocell69      3968   6678  9990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:prevCompare2\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \IR_LEFT_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \IR_LEFT_PWM:PWMUDB:status_1\/clock_0
Path slack     : 9990865p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell16   1120   1120  9990865  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell17      0   1120  9990865  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell17   1590   2710  9990865  RISE       1
\IR_LEFT_PWM:PWMUDB:status_1\/main_1         macrocell72      3968   6678  9990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:status_1\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_435/q
Path End       : \IR_FRONT_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9991135p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_435/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_435/q                                      macrocell6     875    875  9985200  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/main_0  macrocell67   5533   6408  9991135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0             macrocell67         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_4800/main_0
Capture Clock  : Net_4800/clock_0
Path slack     : 9991224p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:runmode_enable\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:runmode_enable\/q  macrocell70    875    875  9986722  RISE       1
Net_4800/main_0                        macrocell9    5444   6319  9991224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IR_FRONT_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \IR_FRONT_PWM:PWMUDB:status_0\/clock_0
Path slack     : 9991378p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1060   1060  9991378  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1060  9991378  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   1560   2620  9991378  RISE       1
\IR_FRONT_PWM:PWMUDB:status_0\/main_1         macrocell61      3545   6165  9991378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:status_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4797/q
Path End       : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9991624p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4797/q                                          macrocell8        875    875  9989318  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell19   3261   4136  9991624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell19      0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4797/q
Path End       : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9991628p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -4240
----------------------------------------------   -------- 
End-of-path required time (ps)                    9995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4797/q                                          macrocell8        875    875  9989318  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18   3257   4132  9991628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell18      0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_435/q
Path End       : \IR_FRONT_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9991688p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_435/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_435/q                                      macrocell6     875    875  9985200  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/main_0  macrocell66   4980   5855  9991688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_435/q
Path End       : \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9991889p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Recovery time                                         0
----------------------------------------------   -------- 
End-of-path required time (ps)                   10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8111
-------------------------------------   ---- 
End-of-path arrival time (ps)           8111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_435/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_435/q                                      macrocell6      875    875  9985200  RISE       1
\IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell7   7236   8111  9991889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_435/main_1
Capture Clock  : Net_435/clock_0
Path slack     : 9991979p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1060   1060  9991378  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1060  9991378  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   1560   2620  9991378  RISE       1
Net_435/main_1                                macrocell6       2944   5564  9991979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_435/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IR_FRONT_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \IR_FRONT_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991985p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1060   1060  9991378  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1060  9991378  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   1560   2620  9991378  RISE       1
\IR_FRONT_PWM:PWMUDB:prevCompare1\/main_0     macrocell58      2938   5558  9991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:prevCompare1\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4797/main_1
Capture Clock  : Net_4797/clock_0
Path slack     : 9992003p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1060   1060  9988841  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1060  9988841  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   1560   2620  9988841  RISE       1
Net_4797/main_1                              macrocell8       2920   5540  9992003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_435/main_0
Capture Clock  : Net_435/clock_0
Path slack     : 9992181p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:runmode_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:runmode_enable\/q  macrocell60    875    875  9988114  RISE       1
Net_435/main_0                          macrocell6    4487   5362  9992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_435/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_4596/main_0
Capture Clock  : Net_4596/clock_0
Path slack     : 9992192p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:runmode_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:runmode_enable\/q  macrocell60    875    875  9988114  RISE       1
Net_4596/main_0                         macrocell7    4476   5351  9992192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4596/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_4596/main_1
Capture Clock  : Net_4596/clock_0
Path slack     : 9992207p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   1120   1120  9989240  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   1120  9989240  RISE       1
\IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   1590   2710  9989240  RISE       1
Net_4596/main_1                               macrocell7       2626   5336  9992207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4596/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_4800/main_1
Capture Clock  : Net_4800/clock_0
Path slack     : 9992543p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell16   1120   1120  9990865  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell17      0   1120  9990865  RISE       1
\IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell17   1590   2710  9990865  RISE       1
Net_4800/main_1                              macrocell9       2290   5000  9992543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:timer_enable\/q
Path End       : \IR_FRONT_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992948p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:timer_enable\/q       macrocell66    875    875  9984967  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/main_1  macrocell66   3720   4595  9992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:timer_enable\/q
Path End       : \IR_FRONT_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9992950p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:timer_enable\/q       macrocell66    875    875  9984967  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/main_1  macrocell67   3718   4593  9992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0             macrocell67         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_4797/main_0
Capture Clock  : Net_4797/clock_0
Path slack     : 9992988p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:runmode_enable\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:runmode_enable\/q  macrocell70    875    875  9986722  RISE       1
Net_4797/main_0                        macrocell8    3680   4555  9992988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:prevCompare1\/q
Path End       : \IR_FRONT_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \IR_FRONT_PWM:PWMUDB:status_0\/clock_0
Path slack     : 9993778p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3765
-------------------------------------   ---- 
End-of-path arrival time (ps)           3765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:prevCompare1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:prevCompare1\/q   macrocell58    875    875  9993778  RISE       1
\IR_FRONT_PWM:PWMUDB:status_0\/main_0  macrocell61   2890   3765  9993778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:status_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:trig_disable\/q
Path End       : \IR_FRONT_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9993883p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3660
-------------------------------------   ---- 
End-of-path arrival time (ps)           3660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0             macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:trig_disable\/q       macrocell67    875    875  9993883  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/main_4  macrocell67   2785   3660  9993883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0             macrocell67         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_Timer:TimerUDB:trig_disable\/q
Path End       : \IR_FRONT_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9993891p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:trig_disable\/clock_0             macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_Timer:TimerUDB:trig_disable\/q       macrocell67    875    875  9993883  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/main_4  macrocell66   2777   3652  9993891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_Timer:TimerUDB:timer_enable\/clock_0             macrocell66         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \IR_LEFT_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \IR_LEFT_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9994364p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:genblk1:ctrlreg\/clock                 controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5    847    847  9994364  RISE       1
\IR_LEFT_PWM:PWMUDB:runmode_enable\/main_0      macrocell70    2332   3179  9994364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:runmode_enable\/clock_0                macrocell70         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:prevCompare2\/q
Path End       : \IR_LEFT_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \IR_LEFT_PWM:PWMUDB:status_1\/clock_0
Path slack     : 9994368p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:prevCompare2\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:prevCompare2\/q   macrocell69    875    875  9994368  RISE       1
\IR_LEFT_PWM:PWMUDB:status_1\/main_0  macrocell72   2300   3175  9994368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:status_1\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:prevCompare1\/q
Path End       : \IR_LEFT_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \IR_LEFT_PWM:PWMUDB:status_0\/clock_0
Path slack     : 9994376p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3167
-------------------------------------   ---- 
End-of-path arrival time (ps)           3167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:prevCompare1\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:prevCompare1\/q   macrocell68    875    875  9994376  RISE       1
\IR_LEFT_PWM:PWMUDB:status_0\/main_0  macrocell71   2292   3167  9994376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:status_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:prevCompare2\/q
Path End       : \IR_FRONT_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \IR_FRONT_PWM:PWMUDB:status_1\/clock_0
Path slack     : 9994377p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:prevCompare2\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:prevCompare2\/q   macrocell59    875    875  9994377  RISE       1
\IR_FRONT_PWM:PWMUDB:status_1\/main_0  macrocell62   2291   3166  9994377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:status_1\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \IR_FRONT_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \IR_FRONT_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9994382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                        -2457
----------------------------------------------   -------- 
End-of-path required time (ps)                    9997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4    847    847  9994382  RISE       1
\IR_FRONT_PWM:PWMUDB:runmode_enable\/main_0      macrocell60    2314   3161  9994382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:runmode_enable\/clock_0               macrocell60         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:status_0\/q
Path End       : \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995102p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                         -350
----------------------------------------------   -------- 
End-of-path required time (ps)                    9999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:status_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:status_0\/q               macrocell71     875    875  9995102  RISE       1
\IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell8   3673   4548  9995102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell8        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4797/q
Path End       : \IR_LEFT_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \IR_LEFT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9995844p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Recovery time                                         0
----------------------------------------------   -------- 
End-of-path required time (ps)                   10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_4797/q                                    macrocell8      875    875  9989318  RISE       1
\IR_LEFT_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell9   3281   4156  9995844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell9        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:status_0\/q
Path End       : \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995844p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                         -350
----------------------------------------------   -------- 
End-of-path required time (ps)                    9999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:status_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:status_0\/q               macrocell61     875    875  9995844  RISE       1
\IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2931   3806  9995844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_LEFT_PWM:PWMUDB:status_1\/q
Path End       : \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995846p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                         -350
----------------------------------------------   -------- 
End-of-path required time (ps)                    9999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:status_1\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_LEFT_PWM:PWMUDB:status_1\/q               macrocell72     875    875  9995846  RISE       1
\IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell8   2929   3804  9995846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_LEFT_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell8        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_FRONT_PWM:PWMUDB:status_1\/q
Path End       : \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9996454p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (IR_Clock:R#1 vs. IR_Clock:R#2)   10000000
- Setup time                                         -350
----------------------------------------------   -------- 
End-of-path required time (ps)                    9999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3196
-------------------------------------   ---- 
End-of-path arrival time (ps)           3196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:status_1\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\IR_FRONT_PWM:PWMUDB:status_1\/q               macrocell62     875    875  9996454  RISE       1
\IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2321   3196  9996454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IR_FRONT_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3062   5512  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590   9102  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0   9102  24987938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24989438p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -350
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10212
-------------------------------------   ----- 
End-of-path arrival time (ps)           10212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24987938  RISE       1
\Arm_PWM:PWMUDB:status_2\/main_1          macrocell16     3083   5533  24989438  RISE       1
\Arm_PWM:PWMUDB:status_2\/q               macrocell16     2345   7878  24989438  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2334  10212  24989438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24990248p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3062   5512  24990248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24990387p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24987938  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2923   5373  24990387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 24991377p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24991377  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24991377  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24991377  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/main_0     macrocell13     3546   6166  24991377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24991471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4289
-------------------------------------   ---- 
End-of-path arrival time (ps)           4289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell14      875    875  24989161  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3414   4289  24991471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24991473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4287
-------------------------------------   ---- 
End-of-path arrival time (ps)           4287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell14      875    875  24989161  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3412   4287  24991473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24991976p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24991377  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24991377  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24991377  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_1         macrocell15     2947   5567  24991976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3478/main_1
Capture Clock  : Net_3478/clock_0
Path slack     : 24991989p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24991377  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24991377  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24991377  RISE       1
Net_3478/main_1                          macrocell4      2934   5554  24991989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3478/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3478/main_0
Capture Clock  : Net_3478/clock_0
Path slack     : 24993526p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q  macrocell14    875    875  24989161  RISE       1
Net_3478/main_0                    macrocell4    3142   4017  24993526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3478/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:prevCompare1\/q
Path End       : \Arm_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24993752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:prevCompare1\/q   macrocell13    875    875  24993752  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_0  macrocell15   2916   3791  24993752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Arm_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 24994346p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3197
-------------------------------------   ---- 
End-of-path arrival time (ps)           3197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1    847    847  24994346  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/main_0      macrocell14    2350   3197  24994346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:status_0\/q
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24996445p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -350
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3205
-------------------------------------   ---- 
End-of-path arrival time (ps)           3205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:status_0\/q               macrocell15     875    875  24996445  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2330   3205  24996445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99983300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13740
-------------------------------------   ----- 
End-of-path arrival time (ps)           13740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4540   7840  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11430  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11430  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   2310  13740  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  13740  99983300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99985610p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4540   7840  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11430  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11430  99985610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell21      0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99987362p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8398
-------------------------------------   ---- 
End-of-path arrival time (ps)           8398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell21   5098   8398  99987362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell21      0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99987920p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7840
-------------------------------------   ---- 
End-of-path arrival time (ps)           7840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4540   7840  99987920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99989023p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                                -350
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10627
-------------------------------------   ----- 
End-of-path arrival time (ps)           10627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell20    530    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell21      0    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell21    850   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell22      0   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell22   1920   3300  99983300  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell75      2715   6015  99989023  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell75      2345   8360  99989023  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2266  10627  99989023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell10       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99989747p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99983300  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell22   2713   6013  99989747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99989977p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7      847    847  99985901  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell21   4936   5783  99989977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell21      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99990521p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7      847    847  99985901  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell20   4392   5239  99990521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99992075p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7      847    847  99985901  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell22   2838   3685  99992075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

