###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:50:04 2013
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin RegX_29/\Reg_reg[11] /CK 
Endpoint:   RegX_29/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74040
- Setup                       0.12240
+ Phase Shift                 25.00000
= Required Time               25.61800
- Arrival Time                3.28230
= Slack Time                  22.33570
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.13570 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.66220 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.79531 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.04410 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.25780 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.44690 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.65980 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 24.99680 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.23130 | 
     | U263                 | B1 v -> ZN ^   | AOI22_X1  | 0.25240 | 0.21530 | 3.11090 | 25.44660 | 
     | U262                 | A ^ -> ZN v    | INV_X1    | 0.04990 | 0.04550 | 3.15640 | 25.49210 | 
     | RegX_29/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.06040 | 0.06580 | 3.22220 | 25.55790 | 
     | RegX_29/U24          | A ^ -> ZN v    | OAI21_X1  | 0.07010 | 0.06010 | 3.28230 | 25.61800 | 
     | RegX_29/\Reg_reg[11] | D v            | DFFR_X1   | 0.07010 | 0.00000 | 3.28230 | 25.61800 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.33570 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.86960 | 
     | clk__L2_I5           | A ^ -> Z ^ | CLKBUF_X3 | 0.13350 | 0.27260 | 0.73870 | -21.59700 | 
     | RegX_29/\Reg_reg[11] | CK ^       | DFFR_X1   | 0.13350 | 0.00170 | 0.74040 | -21.59530 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegX_28/\Reg_reg[11] /CK 
Endpoint:   RegX_28/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74000
- Setup                       0.12160
+ Phase Shift                 25.00000
= Required Time               25.61840
- Arrival Time                3.27360
= Slack Time                  22.34480
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80001 | 23.14481 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.67131 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.80441 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70841 | 24.05321 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92211 | 24.26691 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11491 | 24.45971 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.67911 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.02011 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.24500 | 
     | U296                 | B1 v -> ZN ^   | AOI22_X1  | 0.24600 | 0.20770 | 3.10790 | 25.45270 | 
     | U295                 | A ^ -> ZN v    | INV_X1    | 0.04780 | 0.04190 | 3.14980 | 25.49460 | 
     | RegX_28/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.06060 | 0.06490 | 3.21470 | 25.55950 | 
     | RegX_28/U24          | A ^ -> ZN v    | OAI21_X1  | 0.06870 | 0.05890 | 3.27360 | 25.61840 | 
     | RegX_28/\Reg_reg[11] | D v            | DFFR_X1   | 0.06870 | 0.00000 | 3.27360 | 25.61840 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.34480 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.87870 | 
     | clk__L2_I5           | A ^ -> Z ^ | CLKBUF_X3 | 0.13350 | 0.27260 | 0.73870 | -21.60610 | 
     | RegX_28/\Reg_reg[11] | CK ^       | DFFR_X1   | 0.13350 | 0.00130 | 0.74000 | -21.60480 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegX_28/\Reg_reg[14] /CK 
Endpoint:   RegX_28/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74000
- Setup                       0.12150
+ Phase Shift                 25.00000
= Required Time               25.61850
- Arrival Time                3.26920
= Slack Time                  22.34930
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.14930 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.67580 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.80890 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.05770 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.27140 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.46420 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.68360 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.02460 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.24950 | 
     | U290                 | B1 v -> ZN ^   | AOI22_X1  | 0.24030 | 0.20310 | 3.10330 | 25.45260 | 
     | U289                 | A ^ -> ZN v    | INV_X1    | 0.04690 | 0.04180 | 3.14510 | 25.49440 | 
     | RegX_28/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.06120 | 0.06520 | 3.21030 | 25.55960 | 
     | RegX_28/U30          | A ^ -> ZN v    | OAI21_X1  | 0.06850 | 0.05890 | 3.26920 | 25.61850 | 
     | RegX_28/\Reg_reg[14] | D v            | DFFR_X1   | 0.06850 | 0.00000 | 3.26920 | 25.61850 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.34930 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.88320 | 
     | clk__L2_I5           | A ^ -> Z ^ | CLKBUF_X3 | 0.13350 | 0.27260 | 0.73870 | -21.61060 | 
     | RegX_28/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.13350 | 0.00130 | 0.74000 | -21.60930 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegX_28/\Reg_reg[15] /CK 
Endpoint:   RegX_28/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73990
- Setup                       0.12220
+ Phase Shift                 25.00000
= Required Time               25.61770
- Arrival Time                3.26730
= Slack Time                  22.35040
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15041 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.67691 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.81001 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.05881 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92211 | 24.27251 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.46531 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.68470 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.02570 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.25060 | 
     | U288                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20020 | 3.10040 | 25.45080 | 
     | U287                 | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04220 | 3.14260 | 25.49300 | 
     | RegX_28/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.06090 | 0.06470 | 3.20730 | 25.55770 | 
     | RegX_28/U33          | A ^ -> ZN v    | OAI21_X1  | 0.06970 | 0.05990 | 3.26720 | 25.61760 | 
     | RegX_28/\Reg_reg[15] | D v            | DFFR_X1   | 0.06970 | 0.00010 | 3.26730 | 25.61770 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.35040 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.88430 | 
     | clk__L2_I5           | A ^ -> Z ^ | CLKBUF_X3 | 0.13350 | 0.27260 | 0.73870 | -21.61170 | 
     | RegX_28/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.13350 | 0.00120 | 0.73990 | -21.61050 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegX_28/\Reg_reg[13] /CK 
Endpoint:   RegX_28/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74000
- Setup                       0.12290
+ Phase Shift                 25.00000
= Required Time               25.61710
- Arrival Time                3.26620
= Slack Time                  22.35090
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15090 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.67740 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.81050 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.05930 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.27300 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.46580 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.68520 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.02620 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.25110 | 
     | U292                 | B1 v -> ZN ^   | AOI22_X1  | 0.23930 | 0.20230 | 3.10250 | 25.45340 | 
     | U291                 | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04190 | 3.14440 | 25.49530 | 
     | RegX_28/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.05840 | 0.06160 | 3.20600 | 25.55690 | 
     | RegX_28/U28          | A ^ -> ZN v    | OAI21_X1  | 0.07110 | 0.06010 | 3.26610 | 25.61700 | 
     | RegX_28/\Reg_reg[13] | D v            | DFFR_X1   | 0.07110 | 0.00010 | 3.26620 | 25.61710 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.35090 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.88480 | 
     | clk__L2_I5           | A ^ -> Z ^ | CLKBUF_X3 | 0.13350 | 0.27260 | 0.73870 | -21.61220 | 
     | RegX_28/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.13350 | 0.00130 | 0.74000 | -21.61090 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegX_28/\Reg_reg[12] /CK 
Endpoint:   RegX_28/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74050
- Setup                       0.12250
+ Phase Shift                 25.00000
= Required Time               25.61800
- Arrival Time                3.26510
= Slack Time                  22.35290
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15290 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.67941 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.81251 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.06130 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.27500 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.46780 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.68720 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.02820 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.25310 | 
     | U294                 | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19930 | 3.09950 | 25.45240 | 
     | U293                 | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.14140 | 25.49430 | 
     | RegX_28/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.06020 | 0.06360 | 3.20500 | 25.55790 | 
     | RegX_28/U26          | A ^ -> ZN v    | OAI21_X1  | 0.07030 | 0.06010 | 3.26510 | 25.61800 | 
     | RegX_28/\Reg_reg[12] | D v            | DFFR_X1   | 0.07030 | 0.00000 | 3.26510 | 25.61800 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.35290 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.88680 | 
     | clk__L2_I5           | A ^ -> Z ^ | CLKBUF_X3 | 0.13350 | 0.27260 | 0.73870 | -21.61420 | 
     | RegX_28/\Reg_reg[12] | CK ^       | DFFR_X1   | 0.13350 | 0.00180 | 0.74050 | -21.61240 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegX_29/\Reg_reg[15] /CK 
Endpoint:   RegX_29/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73760
- Setup                       0.12220
+ Phase Shift                 25.00000
= Required Time               25.61540
- Arrival Time                3.26110
= Slack Time                  22.35430
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15430 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68080 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.81390 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.06270 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.27640 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.46550 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.67840 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.01540 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.24990 | 
     | U255                 | B1 v -> ZN ^   | AOI22_X1  | 0.23810 | 0.20370 | 3.09930 | 25.45360 | 
     | U254                 | A ^ -> ZN v    | INV_X1    | 0.04660 | 0.04190 | 3.14120 | 25.49550 | 
     | RegX_29/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.05840 | 0.06150 | 3.20270 | 25.55700 | 
     | RegX_29/U33          | A ^ -> ZN v    | OAI21_X1  | 0.06920 | 0.05840 | 3.26110 | 25.61540 | 
     | RegX_29/\Reg_reg[15] | D v            | DFFR_X1   | 0.06920 | 0.00000 | 3.26110 | 25.61540 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.35430 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.88820 | 
     | clk__L2_I1           | A ^ -> Z ^ | CLKBUF_X3 | 0.13150 | 0.26980 | 0.73590 | -21.61840 | 
     | RegX_29/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.13150 | 0.00170 | 0.73760 | -21.61670 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegX_29/\Reg_reg[13] /CK 
Endpoint:   RegX_29/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73760
- Setup                       0.12240
+ Phase Shift                 25.00000
= Required Time               25.61520
- Arrival Time                3.26020
= Slack Time                  22.35500
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15500 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68150 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.81460 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.06340 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.27710 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.46620 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.67910 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.01610 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.25060 | 
     | U259                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20270 | 3.09830 | 25.45330 | 
     | U258                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.14020 | 25.49520 | 
     | RegX_29/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.05840 | 0.06140 | 3.20160 | 25.55660 | 
     | RegX_29/U28          | A ^ -> ZN v    | OAI21_X1  | 0.06950 | 0.05860 | 3.26020 | 25.61520 | 
     | RegX_29/\Reg_reg[13] | D v            | DFFR_X1   | 0.06950 | 0.00000 | 3.26020 | 25.61520 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.35500 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.88890 | 
     | clk__L2_I1           | A ^ -> Z ^ | CLKBUF_X3 | 0.13150 | 0.26980 | 0.73590 | -21.61910 | 
     | RegX_29/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.13150 | 0.00170 | 0.73760 | -21.61740 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegX_29/\Reg_reg[14] /CK 
Endpoint:   RegX_29/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73760
- Setup                       0.12260
+ Phase Shift                 25.00000
= Required Time               25.61500
- Arrival Time                3.25980
= Slack Time                  22.35520
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15520 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68170 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.81480 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.06360 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.27730 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.46640 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.67930 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.01630 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.25080 | 
     | U257                 | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20190 | 3.09750 | 25.45270 | 
     | U256                 | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.13940 | 25.49460 | 
     | RegX_29/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.05840 | 0.06130 | 3.20070 | 25.55590 | 
     | RegX_29/U30          | A ^ -> ZN v    | OAI21_X1  | 0.07000 | 0.05910 | 3.25980 | 25.61500 | 
     | RegX_29/\Reg_reg[14] | D v            | DFFR_X1   | 0.07000 | 0.00000 | 3.25980 | 25.61500 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.35520 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.88910 | 
     | clk__L2_I1           | A ^ -> Z ^ | CLKBUF_X3 | 0.13150 | 0.26980 | 0.73590 | -21.61930 | 
     | RegX_29/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.13150 | 0.00170 | 0.73760 | -21.61760 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegX_28/\Reg_reg[0] /CK 
Endpoint:   RegX_28/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74850
- Setup                       0.12640
+ Phase Shift                 25.00000
= Required Time               25.62210
- Arrival Time                3.26670
= Slack Time                  22.35540
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80001 | 23.15541 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.68191 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.81501 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70841 | 24.06381 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92211 | 24.27751 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.47030 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.68970 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.03070 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.25560 | 
     | U300                | B1 v -> ZN ^   | AOI22_X1  | 0.23930 | 0.20180 | 3.10200 | 25.45740 | 
     | U299                | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04200 | 3.14400 | 25.49940 | 
     | RegX_28/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.04290 | 0.06980 | 3.21380 | 25.56920 | 
     | RegX_28/U2          | A ^ -> ZN v    | OAI21_X1  | 0.08000 | 0.05290 | 3.26670 | 25.62210 | 
     | RegX_28/\Reg_reg[0] | D v            | DFFR_X1   | 0.08000 | 0.00000 | 3.26670 | 25.62210 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.35540 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.88930 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.60960 | 
     | RegX_28/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14000 | 0.00270 | 0.74850 | -21.60690 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegX_28/\Reg_reg[8] /CK 
Endpoint:   RegX_28/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74050
- Setup                       0.12220
+ Phase Shift                 25.00000
= Required Time               25.61830
- Arrival Time                3.26270
= Slack Time                  22.35560
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15560 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68210 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.81520 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.06400 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.27770 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.47050 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.68990 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.03090 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.25580 | 
     | U272                | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.19940 | 3.09960 | 25.45520 | 
     | U271                | A ^ -> ZN v    | INV_X1    | 0.04660 | 0.04240 | 3.14200 | 25.49760 | 
     | RegX_28/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.05850 | 0.06170 | 3.20370 | 25.55930 | 
     | RegX_28/U18         | A ^ -> ZN v    | OAI21_X1  | 0.06980 | 0.05900 | 3.26270 | 25.61830 | 
     | RegX_28/\Reg_reg[8] | D v            | DFFR_X1   | 0.06980 | 0.00000 | 3.26270 | 25.61830 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.35560 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.88950 | 
     | clk__L2_I5          | A ^ -> Z ^ | CLKBUF_X3 | 0.13350 | 0.27260 | 0.73870 | -21.61690 | 
     | RegX_28/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.13350 | 0.00180 | 0.74050 | -21.61510 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegX_29/\Reg_reg[0] /CK 
Endpoint:   RegX_29/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74840
- Setup                       0.12670
+ Phase Shift                 25.00000
= Required Time               25.62170
- Arrival Time                3.26450
= Slack Time                  22.35720
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15720 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68370 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.81680 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.06560 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.27930 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.46840 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.68130 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.01830 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.25280 | 
     | U267                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20220 | 3.09780 | 25.45500 | 
     | U266                | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04340 | 3.14120 | 25.49840 | 
     | RegX_29/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.04310 | 0.06990 | 3.21110 | 25.56830 | 
     | RegX_29/U2          | A ^ -> ZN v    | OAI21_X1  | 0.08050 | 0.05340 | 3.26450 | 25.62170 | 
     | RegX_29/\Reg_reg[0] | D v            | DFFR_X1   | 0.08050 | 0.00000 | 3.26450 | 25.62170 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.35720 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89110 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61140 | 
     | RegX_29/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14000 | 0.00260 | 0.74840 | -21.60880 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegX_29/\Reg_reg[5] /CK 
Endpoint:   RegX_29/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74630
- Setup                       0.12660
+ Phase Shift                 25.00000
= Required Time               25.61970
- Arrival Time                3.26230
= Slack Time                  22.35740
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15740 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68390 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.81700 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.06580 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.27950 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.46860 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.68150 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.01850 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.25300 | 
     | U245                | B1 v -> ZN ^   | AOI22_X1  | 0.24200 | 0.20710 | 3.10270 | 25.46010 | 
     | U244                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04190 | 3.14460 | 25.50200 | 
     | RegX_29/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.04480 | 0.06370 | 3.20830 | 25.56570 | 
     | RegX_29/U12         | A ^ -> ZN v    | OAI21_X1  | 0.08040 | 0.05400 | 3.26230 | 25.61970 | 
     | RegX_29/\Reg_reg[5] | D v            | DFFR_X1   | 0.08040 | 0.00000 | 3.26230 | 25.61970 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.35740 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89130 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61160 | 
     | RegX_29/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.14000 | 0.00050 | 0.74630 | -21.61110 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegX_28/\Reg_reg[5] /CK 
Endpoint:   RegX_28/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74780
- Setup                       0.12620
+ Phase Shift                 25.00000
= Required Time               25.62160
- Arrival Time                3.26350
= Slack Time                  22.35810
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80001 | 23.15811 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.68461 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.81771 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70841 | 24.06651 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92211 | 24.28021 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.47301 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.69240 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.03340 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.25830 | 
     | U278                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.19970 | 3.09990 | 25.45800 | 
     | U277                | A ^ -> ZN v    | INV_X1    | 0.04770 | 0.04600 | 3.14590 | 25.50400 | 
     | RegX_28/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.04480 | 0.06410 | 3.21000 | 25.56810 | 
     | RegX_28/U12         | A ^ -> ZN v    | OAI21_X1  | 0.07970 | 0.05350 | 3.26350 | 25.62160 | 
     | RegX_28/\Reg_reg[5] | D v            | DFFR_X1   | 0.07970 | 0.00000 | 3.26350 | 25.62160 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.35810 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89200 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61230 | 
     | RegX_28/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.14000 | 0.00200 | 0.74780 | -21.61030 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegX_29/\Reg_reg[12] /CK 
Endpoint:   RegX_29/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74050
- Setup                       0.12190
+ Phase Shift                 25.00000
= Required Time               25.61860
- Arrival Time                3.26010
= Slack Time                  22.35850
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15850 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68500 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.81810 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.06690 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28060 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.46970 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.68260 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.01960 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.25410 | 
     | U261                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20250 | 3.09810 | 25.45660 | 
     | U260                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.13980 | 25.49830 | 
     | RegX_29/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.05880 | 0.06190 | 3.20170 | 25.56020 | 
     | RegX_29/U26          | A ^ -> ZN v    | OAI21_X1  | 0.06910 | 0.05840 | 3.26010 | 25.61860 | 
     | RegX_29/\Reg_reg[12] | D v            | DFFR_X1   | 0.06910 | 0.00000 | 3.26010 | 25.61860 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.35850 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89240 | 
     | clk__L2_I5           | A ^ -> Z ^ | CLKBUF_X3 | 0.13350 | 0.27260 | 0.73870 | -21.61980 | 
     | RegX_29/\Reg_reg[12] | CK ^       | DFFR_X1   | 0.13350 | 0.00180 | 0.74050 | -21.61800 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegX_29/\Reg_reg[3] /CK 
Endpoint:   RegX_29/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74760
- Setup                       0.12670
+ Phase Shift                 25.00000
= Required Time               25.62090
- Arrival Time                3.26140
= Slack Time                  22.35950
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.15950 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68600 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.81910 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.06790 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28160 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.47070 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.68360 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.02060 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.25510 | 
     | U249                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20250 | 3.09810 | 25.45760 | 
     | U248                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.13980 | 25.49930 | 
     | RegX_29/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.04690 | 0.06670 | 3.20650 | 25.56600 | 
     | RegX_29/U8          | A ^ -> ZN v    | OAI21_X1  | 0.08050 | 0.05490 | 3.26140 | 25.62090 | 
     | RegX_29/\Reg_reg[3] | D v            | DFFR_X1   | 0.08050 | 0.00000 | 3.26140 | 25.62090 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.35950 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89340 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61370 | 
     | RegX_29/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.14000 | 0.00180 | 0.74760 | -21.61190 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegX_28/\Reg_reg[6] /CK 
Endpoint:   RegX_28/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74820
- Setup                       0.12060
+ Phase Shift                 25.00000
= Required Time               25.62760
- Arrival Time                3.26580
= Slack Time                  22.36180
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16180 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68830 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82141 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07020 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28390 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.47670 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.69610 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.03710 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.26200 | 
     | U276                | B1 v -> ZN ^   | AOI22_X1  | 0.23760 | 0.20010 | 3.10030 | 25.46210 | 
     | U275                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04190 | 3.14220 | 25.50400 | 
     | RegX_28/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.06090 | 0.06460 | 3.20680 | 25.56860 | 
     | RegX_28/U14         | A ^ -> ZN v    | OAI21_X1  | 0.06870 | 0.05900 | 3.26580 | 25.62760 | 
     | RegX_28/\Reg_reg[6] | D v            | DFFR_X1   | 0.06870 | 0.00000 | 3.26580 | 25.62760 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36180 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89570 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61600 | 
     | RegX_28/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.14000 | 0.00240 | 0.74820 | -21.61360 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegX_29/\Reg_reg[2] /CK 
Endpoint:   RegX_29/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74840
- Setup                       0.12720
+ Phase Shift                 25.00000
= Required Time               25.62120
- Arrival Time                3.25860
= Slack Time                  22.36260
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16260 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68910 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82220 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07100 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28470 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.47380 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.68670 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.02370 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.25820 | 
     | U251                | B1 v -> ZN ^   | AOI22_X1  | 0.23780 | 0.20380 | 3.09940 | 25.46200 | 
     | U250                | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04240 | 3.14180 | 25.50440 | 
     | RegX_29/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.04390 | 0.06220 | 3.20400 | 25.56660 | 
     | RegX_29/U6          | A ^ -> ZN v    | OAI21_X1  | 0.08160 | 0.05450 | 3.25850 | 25.62110 | 
     | RegX_29/\Reg_reg[2] | D v            | DFFR_X1   | 0.08160 | 0.00010 | 3.25860 | 25.62120 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36260 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89650 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61680 | 
     | RegX_29/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.14000 | 0.00260 | 0.74840 | -21.61420 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegX_29/\Reg_reg[10] /CK 
Endpoint:   RegX_29/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74820
- Setup                       0.12130
+ Phase Shift                 25.00000
= Required Time               25.62690
- Arrival Time                3.26360
= Slack Time                  22.36330
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16330 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.68980 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82290 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07170 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28540 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.47450 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.68740 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.02440 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.25890 | 
     | U265                 | B1 v -> ZN ^   | AOI22_X1  | 0.23980 | 0.20470 | 3.10030 | 25.46360 | 
     | U264                 | A ^ -> ZN v    | INV_X1    | 0.04690 | 0.04180 | 3.14210 | 25.50540 | 
     | RegX_29/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.05880 | 0.06220 | 3.20430 | 25.56760 | 
     | RegX_29/U22          | A ^ -> ZN v    | OAI21_X1  | 0.07000 | 0.05930 | 3.26360 | 25.62690 | 
     | RegX_29/\Reg_reg[10] | D v            | DFFR_X1   | 0.07000 | 0.00000 | 3.26360 | 25.62690 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.36330 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89720 | 
     | clk__L2_I9           | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61750 | 
     | RegX_29/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.14000 | 0.00240 | 0.74820 | -21.61510 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegX_28/\Reg_reg[1] /CK 
Endpoint:   RegX_28/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74800
- Setup                       0.12610
+ Phase Shift                 25.00000
= Required Time               25.62190
- Arrival Time                3.25800
= Slack Time                  22.36390
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16390 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69040 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82350 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07230 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28600 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.47880 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.69820 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.03920 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.26410 | 
     | U286                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19880 | 3.09900 | 25.46290 | 
     | U285                | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04410 | 3.14310 | 25.50700 | 
     | RegX_28/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.04370 | 0.06200 | 3.20510 | 25.56900 | 
     | RegX_28/U4          | A ^ -> ZN v    | OAI21_X1  | 0.07950 | 0.05290 | 3.25800 | 25.62190 | 
     | RegX_28/\Reg_reg[1] | D v            | DFFR_X1   | 0.07950 | 0.00000 | 3.25800 | 25.62190 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36390 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89780 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61810 | 
     | RegX_28/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.14000 | 0.00220 | 0.74800 | -21.61590 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegX_28/\Reg_reg[2] /CK 
Endpoint:   RegX_28/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74850
- Setup                       0.12660
+ Phase Shift                 25.00000
= Required Time               25.62190
- Arrival Time                3.25740
= Slack Time                  22.36450
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16451 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69101 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82411 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07290 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28661 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.47940 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.69880 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.03980 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.26470 | 
     | U284                | B1 v -> ZN ^   | AOI22_X1  | 0.23730 | 0.20010 | 3.10030 | 25.46480 | 
     | U283                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04170 | 3.14200 | 25.50650 | 
     | RegX_28/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.04380 | 0.06190 | 3.20390 | 25.56840 | 
     | RegX_28/U6          | A ^ -> ZN v    | OAI21_X1  | 0.08030 | 0.05350 | 3.25740 | 25.62190 | 
     | RegX_28/\Reg_reg[2] | D v            | DFFR_X1   | 0.08030 | 0.00000 | 3.25740 | 25.62190 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36450 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89840 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61870 | 
     | RegX_28/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.14000 | 0.00270 | 0.74850 | -21.61600 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegX_29/\Reg_reg[7] /CK 
Endpoint:   RegX_29/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74840
- Setup                       0.12610
+ Phase Shift                 25.00000
= Required Time               25.62230
- Arrival Time                3.25750
= Slack Time                  22.36480
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16480 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69130 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82440 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07320 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28690 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.47600 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.68890 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.02590 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.26040 | 
     | U241                | B1 v -> ZN ^   | AOI22_X1  | 0.23600 | 0.20230 | 3.09790 | 25.46270 | 
     | U240                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04480 | 3.14270 | 25.50750 | 
     | RegX_29/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.04360 | 0.06200 | 3.20470 | 25.56950 | 
     | RegX_29/U16         | A ^ -> ZN v    | OAI21_X1  | 0.07950 | 0.05280 | 3.25750 | 25.62230 | 
     | RegX_29/\Reg_reg[7] | D v            | DFFR_X1   | 0.07950 | 0.00000 | 3.25750 | 25.62230 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36480 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89870 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61900 | 
     | RegX_29/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.14000 | 0.00260 | 0.74840 | -21.61640 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegX_28/\Reg_reg[10] /CK 
Endpoint:   RegX_28/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74820
- Setup                       0.12100
+ Phase Shift                 25.00000
= Required Time               25.62720
- Arrival Time                3.26180
= Slack Time                  22.36540
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16540 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69190 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82500 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07380 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28750 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.48030 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.69970 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.04070 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.26560 | 
     | U298                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.19970 | 3.09990 | 25.46530 | 
     | U297                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.14160 | 25.50700 | 
     | RegX_28/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.05850 | 0.06150 | 3.20310 | 25.56850 | 
     | RegX_28/U22          | A ^ -> ZN v    | OAI21_X1  | 0.06950 | 0.05870 | 3.26180 | 25.62720 | 
     | RegX_28/\Reg_reg[10] | D v            | DFFR_X1   | 0.06950 | 0.00000 | 3.26180 | 25.62720 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.36540 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89930 | 
     | clk__L2_I9           | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61960 | 
     | RegX_28/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.14000 | 0.00240 | 0.74820 | -21.61720 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegX_28/\Reg_reg[7] /CK 
Endpoint:   RegX_28/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74850
- Setup                       0.12680
+ Phase Shift                 25.00000
= Required Time               25.62170
- Arrival Time                3.25610
= Slack Time                  22.36560
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80001 | 23.16561 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.69211 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.82521 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70841 | 24.07401 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92211 | 24.28771 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.48050 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.69990 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.04090 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.26580 | 
     | U274                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19890 | 3.09910 | 25.46470 | 
     | U273                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.14100 | 25.50660 | 
     | RegX_28/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.04360 | 0.06140 | 3.20240 | 25.56800 | 
     | RegX_28/U16         | A ^ -> ZN v    | OAI21_X1  | 0.08070 | 0.05370 | 3.25610 | 25.62170 | 
     | RegX_28/\Reg_reg[7] | D v            | DFFR_X1   | 0.08070 | 0.00000 | 3.25610 | 25.62170 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36560 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.89950 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.61980 | 
     | RegX_28/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.14000 | 0.00270 | 0.74850 | -21.61710 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegX_26/\Reg_reg[14] /CK 
Endpoint:   RegX_26/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74680
- Setup                       0.12680
+ Phase Shift                 25.00000
= Required Time               25.62000
- Arrival Time                3.25290
= Slack Time                  22.36710
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16710 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69360 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82670 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07550 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.27100 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.47490 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.67110 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.01360 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.24060 | 
     | U356                 | B1 v -> ZN ^   | AOI22_X1  | 0.24230 | 0.20610 | 3.07960 | 25.44670 | 
     | U355                 | A ^ -> ZN v    | INV_X1    | 0.04900 | 0.04780 | 3.12740 | 25.49450 | 
     | RegX_26/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.07110 | 0.06310 | 3.19050 | 25.55760 | 
     | RegX_26/U30          | A ^ -> ZN v    | OAI21_X1  | 0.08230 | 0.06240 | 3.25290 | 25.62000 | 
     | RegX_26/\Reg_reg[14] | D v            | DFFR_X1   | 0.08230 | 0.00000 | 3.25290 | 25.62000 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.36710 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90100 | 
     | clk__L2_I3           | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -21.62130 | 
     | RegX_26/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.14480 | 0.00100 | 0.74680 | -21.62030 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegX_28/\Reg_reg[3] /CK 
Endpoint:   RegX_28/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74820
- Setup                       0.11520
+ Phase Shift                 25.00000
= Required Time               25.63300
- Arrival Time                3.26540
= Slack Time                  22.36760
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16760 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69410 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82720 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07600 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28970 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.48250 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.70190 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.04290 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.26780 | 
     | U282                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.19940 | 3.09960 | 25.46720 | 
     | U281                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04440 | 3.14400 | 25.51160 | 
     | RegX_28/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.05850 | 0.06200 | 3.20600 | 25.57360 | 
     | RegX_28/U8          | A ^ -> ZN v    | OAI21_X1  | 0.05820 | 0.05940 | 3.26540 | 25.63300 | 
     | RegX_28/\Reg_reg[3] | D v            | DFFR_X1   | 0.05820 | 0.00000 | 3.26540 | 25.63300 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36760 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90150 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.62180 | 
     | RegX_28/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.14000 | 0.00240 | 0.74820 | -21.61940 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegX_29/\Reg_reg[1] /CK 
Endpoint:   RegX_29/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74850
- Setup                       0.12640
+ Phase Shift                 25.00000
= Required Time               25.62210
- Arrival Time                3.25450
= Slack Time                  22.36760
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16760 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69410 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82720 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07600 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.28970 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.47880 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.69170 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.02870 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.26320 | 
     | U253                | B1 v -> ZN ^   | AOI22_X1  | 0.23600 | 0.20250 | 3.09810 | 25.46570 | 
     | U252                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04170 | 3.13980 | 25.50740 | 
     | RegX_29/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.04360 | 0.06140 | 3.20120 | 25.56880 | 
     | RegX_29/U4          | A ^ -> ZN v    | OAI21_X1  | 0.08010 | 0.05330 | 3.25450 | 25.62210 | 
     | RegX_29/\Reg_reg[1] | D v            | DFFR_X1   | 0.08010 | 0.00000 | 3.25450 | 25.62210 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36760 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90150 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.62180 | 
     | RegX_29/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.14000 | 0.00270 | 0.74850 | -21.61910 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegX_28/\Reg_reg[4] /CK 
Endpoint:   RegX_28/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74800
- Setup                       0.11520
+ Phase Shift                 25.00000
= Required Time               25.63280
- Arrival Time                3.26490
= Slack Time                  22.36790
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16790 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.69440 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.82751 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07630 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92211 | 24.29000 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19280 | 2.11490 | 24.48280 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07190 | 0.21940 | 2.33430 | 24.70220 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28000 | 0.34100 | 2.67530 | 25.04320 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.10990 | 0.22490 | 2.90020 | 25.26810 | 
     | U280                | B1 v -> ZN ^   | AOI22_X1  | 0.24700 | 0.20780 | 3.10800 | 25.47590 | 
     | U279                | A ^ -> ZN v    | INV_X1    | 0.04810 | 0.04230 | 3.15030 | 25.51820 | 
     | RegX_28/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.03810 | 0.06350 | 3.21380 | 25.58170 | 
     | RegX_28/U10         | A ^ -> ZN v    | OAI21_X1  | 0.05810 | 0.05110 | 3.26490 | 25.63280 | 
     | RegX_28/\Reg_reg[4] | D v            | DFFR_X1   | 0.05810 | 0.00000 | 3.26490 | 25.63280 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36790 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90180 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.62210 | 
     | RegX_28/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.14000 | 0.00220 | 0.74800 | -21.61990 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegX_29/\Reg_reg[8] /CK 
Endpoint:   RegX_29/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74030
- Setup                       0.11570
+ Phase Shift                 25.00000
= Required Time               25.62460
- Arrival Time                3.25550
= Slack Time                  22.36910
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16910 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69560 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82870 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07750 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.29120 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.48030 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.69320 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.03020 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.26470 | 
     | U239                | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.20200 | 3.09760 | 25.46670 | 
     | U238                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.13950 | 25.50860 | 
     | RegX_29/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.03990 | 0.06490 | 3.20440 | 25.57350 | 
     | RegX_29/U18         | A ^ -> ZN v    | OAI21_X1  | 0.05700 | 0.05110 | 3.25550 | 25.62460 | 
     | RegX_29/\Reg_reg[8] | D v            | DFFR_X1   | 0.05700 | 0.00000 | 3.25550 | 25.62460 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.36910 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90300 | 
     | clk__L2_I5          | A ^ -> Z ^ | CLKBUF_X3 | 0.13350 | 0.27260 | 0.73870 | -21.63040 | 
     | RegX_29/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.13350 | 0.00160 | 0.74030 | -21.62880 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegX_26/\Reg_reg[10] /CK 
Endpoint:   RegX_26/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74790
- Setup                       0.12840
+ Phase Shift                 25.00000
= Required Time               25.61950
- Arrival Time                3.25000
= Slack Time                  22.36950
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.16950 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69600 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.82910 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07790 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.27340 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.47730 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.67350 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.01600 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.24300 | 
     | U364                 | B1 v -> ZN ^   | AOI22_X1  | 0.23840 | 0.20270 | 3.07620 | 25.44570 | 
     | U363                 | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04190 | 3.11810 | 25.48760 | 
     | RegX_26/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.07450 | 0.06560 | 3.18370 | 25.55320 | 
     | RegX_26/U22          | A ^ -> ZN v    | OAI21_X1  | 0.08540 | 0.06620 | 3.24990 | 25.61940 | 
     | RegX_26/\Reg_reg[10] | D v            | DFFR_X1   | 0.08540 | 0.00010 | 3.25000 | 25.61950 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.36950 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90340 | 
     | clk__L2_I3           | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -21.62370 | 
     | RegX_26/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.14480 | 0.00210 | 0.74790 | -21.62160 | 
     +-----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegX_26/\Reg_reg[13] /CK 
Endpoint:   RegX_26/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74720
- Setup                       0.12730
+ Phase Shift                 25.00000
= Required Time               25.61990
- Arrival Time                3.24940
= Slack Time                  22.37050
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17051 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.69701 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.83011 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.07891 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.27440 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.47830 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.67450 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.01700 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.24400 | 
     | U358                 | B1 v -> ZN ^   | AOI22_X1  | 0.24130 | 0.20530 | 3.07880 | 25.44930 | 
     | U357                 | A ^ -> ZN v    | INV_X1    | 0.04760 | 0.04370 | 3.12250 | 25.49300 | 
     | RegX_26/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.06800 | 0.06360 | 3.18610 | 25.55660 | 
     | RegX_26/U28          | A ^ -> ZN v    | OAI21_X1  | 0.08320 | 0.06330 | 3.24940 | 25.61990 | 
     | RegX_26/\Reg_reg[13] | D v            | DFFR_X1   | 0.08320 | 0.00000 | 3.24940 | 25.61990 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.37050 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90440 | 
     | clk__L2_I3           | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -21.62470 | 
     | RegX_26/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.14480 | 0.00140 | 0.74720 | -21.62330 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegX_26/\Reg_reg[12] /CK 
Endpoint:   RegX_26/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74700
- Setup                       0.12840
+ Phase Shift                 25.00000
= Required Time               25.61860
- Arrival Time                3.24610
= Slack Time                  22.37250
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17250 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69900 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83210 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08090 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.27640 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48030 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.67650 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.01900 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.24600 | 
     | U360                 | B1 v -> ZN ^   | AOI22_X1  | 0.23690 | 0.20160 | 3.07510 | 25.44760 | 
     | U359                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.11700 | 25.48950 | 
     | RegX_26/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.07280 | 0.06350 | 3.18050 | 25.55300 | 
     | RegX_26/U26          | A ^ -> ZN v    | OAI21_X1  | 0.08530 | 0.06550 | 3.24600 | 25.61850 | 
     | RegX_26/\Reg_reg[12] | D v            | DFFR_X1   | 0.08530 | 0.00010 | 3.24610 | 25.61860 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.37250 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90640 | 
     | clk__L2_I3           | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -21.62670 | 
     | RegX_26/\Reg_reg[12] | CK ^       | DFFR_X1   | 0.14480 | 0.00120 | 0.74700 | -21.62550 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegX_29/\Reg_reg[4] /CK 
Endpoint:   RegX_29/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74790
- Setup                       0.11570
+ Phase Shift                 25.00000
= Required Time               25.63220
- Arrival Time                3.25950
= Slack Time                  22.37270
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17270 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69920 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83230 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08110 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.29480 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.48390 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.69680 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.03380 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.26830 | 
     | U247                | B1 v -> ZN ^   | AOI22_X1  | 0.23860 | 0.20400 | 3.09960 | 25.47230 | 
     | U246                | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04190 | 3.14150 | 25.51420 | 
     | RegX_29/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.03970 | 0.06490 | 3.20640 | 25.57910 | 
     | RegX_29/U10         | A ^ -> ZN v    | OAI21_X1  | 0.05920 | 0.05300 | 3.25940 | 25.63210 | 
     | RegX_29/\Reg_reg[4] | D v            | DFFR_X1   | 0.05920 | 0.00010 | 3.25950 | 25.63220 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37270 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90660 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.62690 | 
     | RegX_29/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.14000 | 0.00210 | 0.74790 | -21.62480 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegX_27/\Reg_reg[13] /CK 
Endpoint:   RegX_27/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73130
- Setup                       0.12920
+ Phase Shift                 25.00000
= Required Time               25.60210
- Arrival Time                3.22880
= Slack Time                  22.37330
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17330 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.69980 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83290 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08170 | 
     | U1829                | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19390 | 1.90230 | 24.27560 | 
     | C1036                | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20320 | 2.10550 | 24.47880 | 
     | C1037                | A2 v -> ZN v   | OR2_X1    | 0.03570 | 0.19300 | 2.29850 | 24.67180 | 
     | I_32                 | A v -> ZN ^    | INV_X1    | 0.28120 | 0.32090 | 2.61940 | 24.99270 | 
     | U334                 | A ^ -> ZN v    | INV_X1    | 0.11070 | 0.22710 | 2.84650 | 25.21980 | 
     | U325                 | B1 v -> ZN ^   | AOI22_X1  | 0.24620 | 0.20920 | 3.05570 | 25.42900 | 
     | U324                 | A ^ -> ZN v    | INV_X1    | 0.04960 | 0.04760 | 3.10330 | 25.47660 | 
     | RegX_27/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.06650 | 0.06310 | 3.16640 | 25.53970 | 
     | RegX_27/U28          | A ^ -> ZN v    | OAI21_X1  | 0.08280 | 0.06240 | 3.22880 | 25.60210 | 
     | RegX_27/\Reg_reg[13] | D v            | DFFR_X1   | 0.08280 | 0.00000 | 3.22880 | 25.60210 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.37330 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90720 | 
     | clk__L2_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.26280 | 0.72890 | -21.64440 | 
     | RegX_27/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.13120 | 0.00240 | 0.73130 | -21.64200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegX_29/\Reg_reg[6] /CK 
Endpoint:   RegX_29/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74760
- Setup                       0.11550
+ Phase Shift                 25.00000
= Required Time               25.63210
- Arrival Time                3.25750
= Slack Time                  22.37460
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17460 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70110 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83420 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08300 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21370 | 1.92210 | 24.29670 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11120 | 24.48580 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03640 | 0.21290 | 2.32410 | 24.69870 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29620 | 0.33700 | 2.66110 | 25.03570 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11540 | 0.23450 | 2.89560 | 25.27020 | 
     | U243                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20260 | 3.09820 | 25.47280 | 
     | U242                | A ^ -> ZN v    | INV_X1    | 0.04750 | 0.04540 | 3.14360 | 25.51820 | 
     | RegX_29/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.03750 | 0.06250 | 3.20610 | 25.58070 | 
     | RegX_29/U14         | A ^ -> ZN v    | OAI21_X1  | 0.05870 | 0.05130 | 3.25740 | 25.63200 | 
     | RegX_29/\Reg_reg[6] | D v            | DFFR_X1   | 0.05870 | 0.00010 | 3.25750 | 25.63210 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37460 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90850 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.14000 | 0.27970 | 0.74580 | -21.62880 | 
     | RegX_29/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.14000 | 0.00180 | 0.74760 | -21.62700 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegX_26/\Reg_reg[0] /CK 
Endpoint:   RegX_26/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.75190
- Setup                       0.12630
+ Phase Shift                 25.00000
= Required Time               25.62560
- Arrival Time                3.25090
= Slack Time                  22.37470
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80001 | 23.17471 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.70121 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.83431 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70841 | 24.08311 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90391 | 24.27860 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10781 | 24.48250 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.67870 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02120 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.24820 | 
     | U366                | B1 v -> ZN ^   | AOI22_X1  | 0.24120 | 0.20390 | 3.07740 | 25.45210 | 
     | U365                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04210 | 3.11950 | 25.49420 | 
     | RegX_26/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06650 | 0.07000 | 3.18950 | 25.56420 | 
     | RegX_26/U2          | A ^ -> ZN v    | OAI21_X1  | 0.08160 | 0.06140 | 3.25090 | 25.62560 | 
     | RegX_26/\Reg_reg[0] | D v            | DFFR_X1   | 0.08160 | 0.00000 | 3.25090 | 25.62560 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37470 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90860 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -21.62680 | 
     | RegX_26/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14570 | 0.00400 | 0.75190 | -21.62280 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegX_26/\Reg_reg[2] /CK 
Endpoint:   RegX_26/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.75180
- Setup                       0.12600
+ Phase Shift                 25.00000
= Required Time               25.62580
- Arrival Time                3.25050
= Slack Time                  22.37530
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17530 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70181 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83491 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08370 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.27920 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48310 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.67930 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02180 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.24880 | 
     | U350                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19920 | 3.07270 | 25.44800 | 
     | U349                | A ^ -> ZN v    | INV_X1    | 0.04960 | 0.05290 | 3.12560 | 25.50090 | 
     | RegX_26/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.06710 | 0.06380 | 3.18940 | 25.56470 | 
     | RegX_26/U6          | A ^ -> ZN v    | OAI21_X1  | 0.08100 | 0.06110 | 3.25050 | 25.62580 | 
     | RegX_26/\Reg_reg[2] | D v            | DFFR_X1   | 0.08100 | 0.00000 | 3.25050 | 25.62580 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37530 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90920 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -21.62740 | 
     | RegX_26/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.14570 | 0.00390 | 0.75180 | -21.62350 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegX_26/\Reg_reg[15] /CK 
Endpoint:   RegX_26/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74700
- Setup                       0.12710
+ Phase Shift                 25.00000
= Required Time               25.61990
- Arrival Time                3.24440
= Slack Time                  22.37550
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17550 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70200 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83510 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08390 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.27940 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48330 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.67950 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02200 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.24900 | 
     | U354                 | B1 v -> ZN ^   | AOI22_X1  | 0.23760 | 0.20230 | 3.07580 | 25.45130 | 
     | U353                 | A ^ -> ZN v    | INV_X1    | 0.04750 | 0.04500 | 3.12080 | 25.49630 | 
     | RegX_26/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.06680 | 0.06230 | 3.18310 | 25.55860 | 
     | RegX_26/U33          | A ^ -> ZN v    | OAI21_X1  | 0.08280 | 0.06130 | 3.24440 | 25.61990 | 
     | RegX_26/\Reg_reg[15] | D v            | DFFR_X1   | 0.08280 | 0.00000 | 3.24440 | 25.61990 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.37550 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90940 | 
     | clk__L2_I3           | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -21.62970 | 
     | RegX_26/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.14480 | 0.00120 | 0.74700 | -21.62850 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegX_26/\Reg_reg[8] /CK 
Endpoint:   RegX_26/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74800
- Setup                       0.12800
+ Phase Shift                 25.00000
= Required Time               25.62000
- Arrival Time                3.24420
= Slack Time                  22.37580
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17580 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32651 | 23.70230 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45961 | 23.83541 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08420 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.27970 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48360 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.67980 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02230 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.24930 | 
     | U338                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20050 | 3.07400 | 25.44980 | 
     | U337                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04440 | 3.11840 | 25.49420 | 
     | RegX_26/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.06930 | 0.06230 | 3.18070 | 25.55650 | 
     | RegX_26/U18         | A ^ -> ZN v    | OAI21_X1  | 0.08460 | 0.06350 | 3.24420 | 25.62000 | 
     | RegX_26/\Reg_reg[8] | D v            | DFFR_X1   | 0.08460 | 0.00000 | 3.24420 | 25.62000 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37580 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.90970 | 
     | clk__L2_I3          | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -21.63000 | 
     | RegX_26/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.14480 | 0.00220 | 0.74800 | -21.62780 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegX_26/\Reg_reg[3] /CK 
Endpoint:   RegX_26/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.75240
- Setup                       0.12830
+ Phase Shift                 25.00000
= Required Time               25.62410
- Arrival Time                3.24680
= Slack Time                  22.37730
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17730 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70380 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83690 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08570 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.28120 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48510 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.68130 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02380 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.25080 | 
     | U348                | B1 v -> ZN ^   | AOI22_X1  | 0.23690 | 0.20100 | 3.07450 | 25.45180 | 
     | U347                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.11620 | 25.49350 | 
     | RegX_26/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.07210 | 0.06520 | 3.18140 | 25.55870 | 
     | RegX_26/U8          | A ^ -> ZN v    | OAI21_X1  | 0.08540 | 0.06530 | 3.24670 | 25.62400 | 
     | RegX_26/\Reg_reg[3] | D v            | DFFR_X1   | 0.08540 | 0.00010 | 3.24680 | 25.62410 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37730 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91120 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -21.62940 | 
     | RegX_26/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.14570 | 0.00450 | 0.75240 | -21.62490 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegX_26/\Reg_reg[4] /CK 
Endpoint:   RegX_26/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.75230
- Setup                       0.12720
+ Phase Shift                 25.00000
= Required Time               25.62510
- Arrival Time                3.24630
= Slack Time                  22.37880
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17880 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70530 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83840 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08720 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.28270 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48660 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.68280 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02530 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.25230 | 
     | U346                | B1 v -> ZN ^   | AOI22_X1  | 0.23900 | 0.20270 | 3.07620 | 25.45500 | 
     | U345                | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04170 | 3.11790 | 25.49670 | 
     | RegX_26/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.06920 | 0.06450 | 3.18240 | 25.56120 | 
     | RegX_26/U10         | A ^ -> ZN v    | OAI21_X1  | 0.08330 | 0.06390 | 3.24630 | 25.62510 | 
     | RegX_26/\Reg_reg[4] | D v            | DFFR_X1   | 0.08330 | 0.00000 | 3.24630 | 25.62510 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37880 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91270 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -21.63090 | 
     | RegX_26/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.14570 | 0.00440 | 0.75230 | -21.62650 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegX_26/\Reg_reg[11] /CK 
Endpoint:   RegX_26/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74800
- Setup                       0.12690
+ Phase Shift                 25.00000
= Required Time               25.62110
- Arrival Time                3.24170
= Slack Time                  22.37940
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17940 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70590 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83900 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08780 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.28330 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48720 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.68340 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02590 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.25290 | 
     | U362                 | B1 v -> ZN ^   | AOI22_X1  | 0.23610 | 0.20100 | 3.07450 | 25.45390 | 
     | U361                 | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04310 | 3.11760 | 25.49700 | 
     | RegX_26/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.07100 | 0.06180 | 3.17940 | 25.55880 | 
     | RegX_26/U24          | A ^ -> ZN v    | OAI21_X1  | 0.08240 | 0.06230 | 3.24170 | 25.62110 | 
     | RegX_26/\Reg_reg[11] | D v            | DFFR_X1   | 0.08240 | 0.00000 | 3.24170 | 25.62110 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.37940 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91330 | 
     | clk__L2_I3           | A ^ -> Z ^ | CLKBUF_X3 | 0.14480 | 0.27970 | 0.74580 | -21.63360 | 
     | RegX_26/\Reg_reg[11] | CK ^       | DFFR_X1   | 0.14480 | 0.00220 | 0.74800 | -21.63140 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegX_26/\Reg_reg[5] /CK 
Endpoint:   RegX_26/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.75230
- Setup                       0.12730
+ Phase Shift                 25.00000
= Required Time               25.62500
- Arrival Time                3.24540
= Slack Time                  22.37960
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17960 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70610 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83920 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08800 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.28350 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48740 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.68360 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02610 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.25310 | 
     | U344                | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.20040 | 3.07390 | 25.45350 | 
     | U343                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.11580 | 25.49540 | 
     | RegX_26/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.06980 | 0.06520 | 3.18100 | 25.56060 | 
     | RegX_26/U12         | A ^ -> ZN v    | OAI21_X1  | 0.08350 | 0.06430 | 3.24530 | 25.62490 | 
     | RegX_26/\Reg_reg[5] | D v            | DFFR_X1   | 0.08350 | 0.00010 | 3.24540 | 25.62500 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37960 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91350 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -21.63170 | 
     | RegX_26/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.14570 | 0.00440 | 0.75230 | -21.62730 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegX_26/\Reg_reg[7] /CK 
Endpoint:   RegX_26/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.75200
- Setup                       0.12700
+ Phase Shift                 25.00000
= Required Time               25.62500
- Arrival Time                3.24530
= Slack Time                  22.37970
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17970 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70620 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83930 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08810 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.28360 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48750 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.68370 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02620 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.25320 | 
     | U340                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19930 | 3.07280 | 25.45250 | 
     | U339                | A ^ -> ZN v    | INV_X1    | 0.04770 | 0.04640 | 3.11920 | 25.49890 | 
     | RegX_26/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.06750 | 0.06310 | 3.18230 | 25.56200 | 
     | RegX_26/U16         | A ^ -> ZN v    | OAI21_X1  | 0.08300 | 0.06290 | 3.24520 | 25.62490 | 
     | RegX_26/\Reg_reg[7] | D v            | DFFR_X1   | 0.08300 | 0.00010 | 3.24530 | 25.62500 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37970 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91360 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -21.63180 | 
     | RegX_26/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.14570 | 0.00410 | 0.75200 | -21.62770 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegX_18/\Reg_reg[0] /CK 
Endpoint:   RegX_18/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73910
- Setup                       0.12920
+ Phase Shift                 25.00000
= Required Time               25.60990
- Arrival Time                3.23010
= Slack Time                  22.37980
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.17980 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70630 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.83940 | 
     | U1818               | A2 v -> ZN v   | OR2_X1    | 0.06780 | 0.20660 | 1.66620 | 24.04600 | 
     | U1836               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.20330 | 1.86950 | 24.24930 | 
     | C955                | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20310 | 2.07260 | 24.45240 | 
     | U1871               | A2 v -> ZN v   | OR2_X1    | 0.07020 | 0.19490 | 2.26750 | 24.64730 | 
     | I_23                | A v -> ZN ^    | INV_X1    | 0.29150 | 0.35200 | 2.61950 | 24.99930 | 
     | U584                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23320 | 2.85270 | 25.23250 | 
     | U583                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20250 | 3.05520 | 25.43500 | 
     | U582                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04200 | 3.09720 | 25.47700 | 
     | RegX_18/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06880 | 0.06950 | 3.16670 | 25.54650 | 
     | RegX_18/U2          | A ^ -> ZN v    | OAI21_X1  | 0.08480 | 0.06340 | 3.23010 | 25.60990 | 
     | RegX_18/\Reg_reg[0] | D v            | DFFR_X1   | 0.08480 | 0.00000 | 3.23010 | 25.60990 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.37980 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91370 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | -21.64210 | 
     | RegX_18/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13760 | 0.00140 | 0.73910 | -21.64070 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegX_26/\Reg_reg[6] /CK 
Endpoint:   RegX_26/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.75240
- Setup                       0.12750
+ Phase Shift                 25.00000
= Required Time               25.62490
- Arrival Time                3.24380
= Slack Time                  22.38110
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.18110 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70760 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.84070 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.08950 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.28500 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48890 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.68510 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02760 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.25460 | 
     | U342                | B1 v -> ZN ^   | AOI22_X1  | 0.23930 | 0.20320 | 3.07670 | 25.45780 | 
     | U341                | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04190 | 3.11860 | 25.49970 | 
     | RegX_26/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.06930 | 0.06220 | 3.18080 | 25.56190 | 
     | RegX_26/U14         | A ^ -> ZN v    | OAI21_X1  | 0.08400 | 0.06300 | 3.24380 | 25.62490 | 
     | RegX_26/\Reg_reg[6] | D v            | DFFR_X1   | 0.08400 | 0.00000 | 3.24380 | 25.62490 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.38110 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91500 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -21.63320 | 
     | RegX_26/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.14570 | 0.00450 | 0.75240 | -21.62870 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegX_18/\Reg_reg[15] /CK 
Endpoint:   RegX_18/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73790
- Setup                       0.12830
+ Phase Shift                 25.00000
= Required Time               25.60960
- Arrival Time                3.22830
= Slack Time                  22.38130
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.18130 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70780 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.84090 | 
     | U1818                | A2 v -> ZN v   | OR2_X1    | 0.06780 | 0.20660 | 1.66620 | 24.04750 | 
     | U1836                | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.20330 | 1.86950 | 24.25080 | 
     | C955                 | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20310 | 2.07260 | 24.45390 | 
     | U1871                | A2 v -> ZN v   | OR2_X1    | 0.07020 | 0.19490 | 2.26750 | 24.64880 | 
     | I_23                 | A v -> ZN ^    | INV_X1    | 0.29150 | 0.35200 | 2.61950 | 25.00080 | 
     | U584                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23320 | 2.85270 | 25.23400 | 
     | U571                 | B1 v -> ZN ^   | AOI22_X1  | 0.24220 | 0.20660 | 3.05930 | 25.44060 | 
     | U570                 | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04180 | 3.10110 | 25.48240 | 
     | RegX_18/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.07200 | 0.06380 | 3.16490 | 25.54620 | 
     | RegX_18/U33          | A ^ -> ZN v    | OAI21_X1  | 0.08300 | 0.06340 | 3.22830 | 25.60960 | 
     | RegX_18/\Reg_reg[15] | D v            | DFFR_X1   | 0.08300 | 0.00000 | 3.22830 | 25.60960 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.38130 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91520 | 
     | clk__L2_I7           | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -21.64530 | 
     | RegX_18/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.13760 | 0.00190 | 0.73790 | -21.64340 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegX_18/\Reg_reg[6] /CK 
Endpoint:   RegX_18/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73990
- Setup                       0.12910
+ Phase Shift                 25.00000
= Required Time               25.61080
- Arrival Time                3.22940
= Slack Time                  22.38140
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.18140 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70790 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.84101 | 
     | U1818               | A2 v -> ZN v   | OR2_X1    | 0.06780 | 0.20660 | 1.66620 | 24.04760 | 
     | U1836               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.20330 | 1.86950 | 24.25090 | 
     | C955                | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20310 | 2.07260 | 24.45400 | 
     | U1871               | A2 v -> ZN v   | OR2_X1    | 0.07020 | 0.19490 | 2.26750 | 24.64890 | 
     | I_23                | A v -> ZN ^    | INV_X1    | 0.29150 | 0.35200 | 2.61950 | 25.00090 | 
     | U584                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23320 | 2.85270 | 25.23410 | 
     | U559                | B1 v -> ZN ^   | AOI22_X1  | 0.24160 | 0.20690 | 3.05960 | 25.44100 | 
     | U558                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04160 | 3.10120 | 25.48260 | 
     | RegX_18/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.07080 | 0.06400 | 3.16520 | 25.54660 | 
     | RegX_18/U14         | A ^ -> ZN v    | OAI21_X1  | 0.08460 | 0.06420 | 3.22940 | 25.61080 | 
     | RegX_18/\Reg_reg[6] | D v            | DFFR_X1   | 0.08460 | 0.00000 | 3.22940 | 25.61080 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.38140 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91530 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.27160 | 0.73770 | -21.64370 | 
     | RegX_18/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.13760 | 0.00220 | 0.73990 | -21.64150 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegX_26/\Reg_reg[1] /CK 
Endpoint:   RegX_26/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.75190
- Setup                       0.12720
+ Phase Shift                 25.00000
= Required Time               25.62470
- Arrival Time                3.24310
= Slack Time                  22.38160
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.18160 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.70810 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.84120 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24880 | 1.70840 | 24.09000 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19550 | 1.90390 | 24.28550 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20390 | 2.10780 | 24.48940 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19620 | 2.30400 | 24.68560 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28220 | 0.34250 | 2.64650 | 25.02810 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11160 | 0.22700 | 2.87350 | 25.25510 | 
     | U352                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20040 | 3.07390 | 25.45550 | 
     | U351                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04420 | 3.11810 | 25.49970 | 
     | RegX_26/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.06670 | 0.06200 | 3.18010 | 25.56170 | 
     | RegX_26/U4          | A ^ -> ZN v    | OAI21_X1  | 0.08340 | 0.06290 | 3.24300 | 25.62460 | 
     | RegX_26/\Reg_reg[1] | D v            | DFFR_X1   | 0.08340 | 0.00010 | 3.24310 | 25.62470 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                     |            |           |         |         |  Time   |   Time    | 
     |---------------------+------------+-----------+---------+---------+---------+-----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -22.38160 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91550 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14570 | 0.28180 | 0.74790 | -21.63370 | 
     | RegX_26/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.14570 | 0.00400 | 0.75190 | -21.62970 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegX_18/\Reg_reg[14] /CK 
Endpoint:   RegX_18/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73770
- Setup                       0.12850
+ Phase Shift                 25.00000
= Required Time               25.60920
- Arrival Time                3.22420
= Slack Time                  22.38500
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 23.18500 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21930 | 0.52650 | 1.32650 | 23.71150 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07090 | 0.13310 | 1.45960 | 23.84460 | 
     | U1818                | A2 v -> ZN v   | OR2_X1    | 0.06780 | 0.20660 | 1.66620 | 24.05120 | 
     | U1836                | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.20330 | 1.86950 | 24.25450 | 
     | C955                 | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20310 | 2.07260 | 24.45760 | 
     | U1871                | A2 v -> ZN v   | OR2_X1    | 0.07020 | 0.19490 | 2.26750 | 24.65250 | 
     | I_23                 | A v -> ZN ^    | INV_X1    | 0.29150 | 0.35200 | 2.61950 | 25.00450 | 
     | U584                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23320 | 2.85270 | 25.23770 | 
     | U573                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20230 | 3.05500 | 25.44000 | 
     | U572                 | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04440 | 3.09940 | 25.48440 | 
     | RegX_18/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.07010 | 0.06180 | 3.16120 | 25.54620 | 
     | RegX_18/U30          | A ^ -> ZN v    | OAI21_X1  | 0.08340 | 0.06300 | 3.22420 | 25.60920 | 
     | RegX_18/\Reg_reg[14] | D v            | DFFR_X1   | 0.08340 | 0.00000 | 3.22420 | 25.60920 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival |  Required | 
     |                      |            |           |         |         |  Time   |   Time    | 
     |----------------------+------------+-----------+---------+---------+---------+-----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -22.38500 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15310 | 0.46610 | 0.46610 | -21.91890 | 
     | clk__L2_I7           | A ^ -> Z ^ | CLKBUF_X3 | 0.13760 | 0.26990 | 0.73600 | -21.64900 | 
     | RegX_18/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.13760 | 0.00170 | 0.73770 | -21.64730 | 
     +-----------------------------------------------------------------------------------------+ 

