# do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:50 on Nov 20,2022
# vlog -reportprogress 300 -sv testbench.sv -work work 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:20:50 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:50 on Nov 20,2022
# vlog -reportprogress 300 -sv ../Arbiter1.sv -work work 
# -- Compiling module Arbiter1
# ** Warning: ../Arbiter1.sv(45): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../Arbiter1.sv(46): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Arbiter1
# End time: 11:20:50 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:50 on Nov 20,2022
# vlog -reportprogress 300 -sv ../../Primitives/RAM.sv -work work 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 11:20:50 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 11:20:51 on Nov 20,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Arbiter1
# Loading work.RAM
# 0 ns
# 315 ns
add wave -position 12  sim:/testbench/Arbiter_inst/end_cycle
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Github/CMD3_KIT/Software/lib/Modules/ModelSim/wave.do
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:58 on Nov 20,2022
# vlog -reportprogress 300 -sv testbench.sv -work work 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:45:58 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:58 on Nov 20,2022
# vlog -reportprogress 300 -sv ../Arbiter1.sv -work work 
# -- Compiling module Arbiter1
# ** Warning: ../Arbiter1.sv(45): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../Arbiter1.sv(46): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Arbiter1
# End time: 11:45:58 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:58 on Nov 20,2022
# vlog -reportprogress 300 -sv ../../Primitives/RAM.sv -work work 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 11:45:58 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:45:58 on Nov 20,2022, Elapsed time: 0:25:07
# Errors: 0, Warnings: 2
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 11:45:59 on Nov 20,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Arbiter1
# Loading work.RAM
# 0 ns
# 315 ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Github/CMD3_KIT/Software/lib/Modules/ModelSim/wave.do
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:47 on Nov 20,2022
# vlog -reportprogress 300 -sv testbench.sv -work work 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:56:47 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:47 on Nov 20,2022
# vlog -reportprogress 300 -sv ../Arbiter1.sv -work work 
# -- Compiling module Arbiter1
# ** Warning: ../Arbiter1.sv(45): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../Arbiter1.sv(46): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Arbiter1
# End time: 11:56:47 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:47 on Nov 20,2022
# vlog -reportprogress 300 -sv ../../Primitives/RAM.sv -work work 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 11:56:47 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:56:48 on Nov 20,2022, Elapsed time: 0:10:49
# Errors: 0, Warnings: 2
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 11:56:48 on Nov 20,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Arbiter1
# Loading work.RAM
# 0 ns
# 315 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:05 on Nov 20,2022
# vlog -reportprogress 300 -sv testbench.sv -work work 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:59:05 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:05 on Nov 20,2022
# vlog -reportprogress 300 -sv ../Arbiter1.sv -work work 
# -- Compiling module Arbiter1
# ** Warning: ../Arbiter1.sv(45): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../Arbiter1.sv(46): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Arbiter1
# End time: 11:59:05 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:05 on Nov 20,2022
# vlog -reportprogress 300 -sv ../../Primitives/RAM.sv -work work 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 11:59:05 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:59:05 on Nov 20,2022, Elapsed time: 0:02:17
# Errors: 0, Warnings: 2
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 11:59:06 on Nov 20,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Arbiter1
# Loading work.RAM
# 0 ns
# 315 ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Github/CMD3_KIT/Software/lib/Modules/ModelSim/wave.do
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 20,2022
# vlog -reportprogress 300 -sv testbench.sv -work work 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:00:33 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 20,2022
# vlog -reportprogress 300 -sv ../Arbiter1.sv -work work 
# -- Compiling module Arbiter1
# ** Warning: ../Arbiter1.sv(45): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../Arbiter1.sv(46): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Arbiter1
# End time: 12:00:33 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:33 on Nov 20,2022
# vlog -reportprogress 300 -sv ../../Primitives/RAM.sv -work work 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 12:00:33 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:00:34 on Nov 20,2022, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 12:00:34 on Nov 20,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Arbiter1
# Loading work.RAM
# 0 ns
# 315 ns
# End time: 12:23:23 on Nov 20,2022, Elapsed time: 0:22:49
# Errors: 0, Warnings: 0
