# 1 "arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts"
# 10 "arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts"
# 1 "arch/arm/boot/dts/imx27-phytec-phycore-som.dts" 1
# 12 "arch/arm/boot/dts/imx27-phytec-phycore-som.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/imx27.dtsi" 1
# 12 "arch/arm/boot/dts/imx27.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 13 "arch/arm/boot/dts/imx27.dtsi" 2

/ {
 aliases {
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  serial5 = &uart6;
  spi0 = &cspi1;
  spi1 = &cspi2;
  spi2 = &cspi3;
  ethernet0 = &fec;
 };

 aitc: aitc-interrupt-controller@e0000000 {
  compatible = "fsl,imx27-aitc", "fsl,avic";
  interrupt-controller;
  #interrupt-cells = <1>;
  reg = <0x10040000 0x1000>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  osc26m {
   compatible = "fsl,imx-osc26m", "fixed-clock";
   clock-frequency = <26000000>;
  };
 };

 cpus {
  #size-cells = <0>;
  #address-cells = <1>;

  cpu: cpu@0 {
   device_type = "cpu";
   compatible = "arm,arm926ej-s";
   operating-points = <

    266000 1300000
    399000 1450000
   >;
   clock-latency = <62500>;
   clocks = <&clks 18>;
   voltage-tolerance = <5>;
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&aitc>;
  ranges;

  aipi@10000000 {
   compatible = "fsl,aipi-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x10000000 0x20000>;
   ranges;

   dma: dma@10001000 {
    compatible = "fsl,imx27-dma";
    reg = <0x10001000 0x1000>;
    interrupts = <32>;
    clocks = <&clks 50>, <&clks 70>;
    clock-names = "ipg", "ahb";
    #dma-cells = <1>;
    #dma-channels = <16>;
   };

   wdog: wdog@10002000 {
    compatible = "fsl,imx27-wdt", "fsl,imx21-wdt";
    reg = <0x10002000 0x1000>;
    interrupts = <27>;
    clocks = <&clks 74>;
   };

   gpt1: timer@10003000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x10003000 0x1000>;
    interrupts = <26>;
    clocks = <&clks 46>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   gpt2: timer@10004000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x10004000 0x1000>;
    interrupts = <25>;
    clocks = <&clks 45>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   gpt3: timer@10005000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x10005000 0x1000>;
    interrupts = <24>;
    clocks = <&clks 44>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   pwm: pwm@10006000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx27-pwm";
    reg = <0x10006000 0x1000>;
    interrupts = <23>;
    clocks = <&clks 34>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   kpp: kpp@10008000 {
    compatible = "fsl,imx27-kpp", "fsl,imx21-kpp";
    reg = <0x10008000 0x1000>;
    interrupts = <21>;
    clocks = <&clks 37>;
    status = "disabled";
   };

   owire: owire@10009000 {
    compatible = "fsl,imx27-owire", "fsl,imx21-owire";
    reg = <0x10009000 0x1000>;
    clocks = <&clks 35>;
    status = "disabled";
   };

   uart1: serial@1000a000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1000a000 0x1000>;
    interrupts = <20>;
    clocks = <&clks 81>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart2: serial@1000b000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1000b000 0x1000>;
    interrupts = <19>;
    clocks = <&clks 80>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart3: serial@1000c000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1000c000 0x1000>;
    interrupts = <18>;
    clocks = <&clks 79>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart4: serial@1000d000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1000d000 0x1000>;
    interrupts = <17>;
    clocks = <&clks 78>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   cspi1: cspi@1000e000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-cspi";
    reg = <0x1000e000 0x1000>;
    interrupts = <16>;
    clocks = <&clks 53>, <&clks 60>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   cspi2: cspi@1000f000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-cspi";
    reg = <0x1000f000 0x1000>;
    interrupts = <15>;
    clocks = <&clks 52>, <&clks 60>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   i2c1: i2c@10012000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-i2c", "fsl,imx21-i2c";
    reg = <0x10012000 0x1000>;
    interrupts = <12>;
    clocks = <&clks 40>;
    status = "disabled";
   };

   sdhci1: sdhci@10013000 {
    compatible = "fsl,imx27-mmc", "fsl,imx21-mmc";
    reg = <0x10013000 0x1000>;
    interrupts = <11>;
    clocks = <&clks 30>, <&clks 60>;
    clock-names = "ipg", "per";
    dmas = <&dma 7>;
    dma-names = "rx-tx";
    status = "disabled";
   };

   sdhci2: sdhci@10014000 {
    compatible = "fsl,imx27-mmc", "fsl,imx21-mmc";
    reg = <0x10014000 0x1000>;
    interrupts = <10>;
    clocks = <&clks 29>, <&clks 60>;
    clock-names = "ipg", "per";
    dmas = <&dma 6>;
    dma-names = "rx-tx";
    status = "disabled";
   };

   gpio1: gpio@10015000 {
    compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
    reg = <0x10015000 0x100>;
    interrupts = <8>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@10015100 {
    compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
    reg = <0x10015100 0x100>;
    interrupts = <8>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@10015200 {
    compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
    reg = <0x10015200 0x100>;
    interrupts = <8>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@10015300 {
    compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
    reg = <0x10015300 0x100>;
    interrupts = <8>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@10015400 {
    compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
    reg = <0x10015400 0x100>;
    interrupts = <8>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio6: gpio@10015500 {
    compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
    reg = <0x10015500 0x100>;
    interrupts = <8>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   audmux: audmux@10016000 {
    compatible = "fsl,imx27-audmux", "fsl,imx21-audmux";
    reg = <0x10016000 0x1000>;
    clocks = <&clks 0>;
    clock-names = "audmux";
    status = "disabled";
   };

   cspi3: cspi@10017000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-cspi";
    reg = <0x10017000 0x1000>;
    interrupts = <6>;
    clocks = <&clks 51>, <&clks 60>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   gpt4: timer@10019000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x10019000 0x1000>;
    interrupts = <4>;
    clocks = <&clks 43>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   gpt5: timer@1001a000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x1001a000 0x1000>;
    interrupts = <3>;
    clocks = <&clks 42>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   uart5: serial@1001b000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1001b000 0x1000>;
    interrupts = <49>;
    clocks = <&clks 77>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart6: serial@1001c000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1001c000 0x1000>;
    interrupts = <48>;
    clocks = <&clks 78>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   i2c2: i2c@1001d000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-i2c", "fsl,imx21-i2c";
    reg = <0x1001d000 0x1000>;
    interrupts = <1>;
    clocks = <&clks 39>;
    status = "disabled";
   };

   sdhci3: sdhci@1001e000 {
    compatible = "fsl,imx27-mmc", "fsl,imx21-mmc";
    reg = <0x1001e000 0x1000>;
    interrupts = <9>;
    clocks = <&clks 28>, <&clks 60>;
    clock-names = "ipg", "per";
    dmas = <&dma 36>;
    dma-names = "rx-tx";
    status = "disabled";
   };

   gpt6: timer@1001f000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x1001f000 0x1000>;
    interrupts = <2>;
    clocks = <&clks 41>, <&clks 61>;
    clock-names = "ipg", "per";
   };
  };

  aipi@10020000 {
   compatible = "fsl,aipi-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x10020000 0x20000>;
   ranges;

   fb: fb@10021000 {
    compatible = "fsl,imx27-fb", "fsl,imx21-fb";
    interrupts = <61>;
    reg = <0x10021000 0x1000>;
    clocks = <&clks 36>, <&clks 65>, <&clks 59>;
    clock-names = "ipg", "ahb", "per";
    status = "disabled";
   };

   coda: coda@10023000 {
    compatible = "fsl,imx27-vpu";
    reg = <0x10023000 0x0200>;
    interrupts = <53>;
    clocks = <&clks 57>, <&clks 66>;
    clock-names = "per", "ahb";
    iram = <&iram>;
   };

   sahara2: sahara@10025000 {
    compatible = "fsl,imx27-sahara";
    reg = <0x10025000 0x1000>;
    interrupts = <59>;
    clocks = <&clks 32>, <&clks 64>;
    clock-names = "ipg", "ahb";
   };

   clks: ccm@10027000{
    compatible = "fsl,imx27-ccm";
    reg = <0x10027000 0x1000>;
    #clock-cells = <1>;
   };

   iim: iim@10028000 {
    compatible = "fsl,imx27-iim";
    reg = <0x10028000 0x1000>;
    interrupts = <62>;
    clocks = <&clks 38>;
   };

   fec: ethernet@1002b000 {
    compatible = "fsl,imx27-fec";
    reg = <0x1002b000 0x4000>;
    interrupts = <50>;
    clocks = <&clks 48>, <&clks 67>;
    clock-names = "ipg", "ahb";
    status = "disabled";
   };
  };

  nfc: nand@d8000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "fsl,imx27-nand";
   reg = <0xd8000000 0x1000>;
   interrupts = <29>;
   clocks = <&clks 54>;
   status = "disabled";
  };

  weim: weim@d8002000 {
   #address-cells = <2>;
   #size-cells = <1>;
   compatible = "fsl,imx27-weim";
   reg = <0xd8002000 0x1000>;
   clocks = <&clks 0>;
   ranges = <
    0 0 0xc0000000 0x08000000
    1 0 0xc8000000 0x08000000
    2 0 0xd0000000 0x02000000
    3 0 0xd2000000 0x02000000
    4 0 0xd4000000 0x02000000
    5 0 0xd6000000 0x02000000
   >;
   status = "disabled";
  };

  iram: iram@ffff4c00 {
   compatible = "mmio-sram";
   reg = <0xffff4c00 0xb400>;
  };
 };
};
# 14 "arch/arm/boot/dts/imx27-phytec-phycore-som.dts" 2

/ {
 model = "Phytec pcm038";
 compatible = "phytec,imx27-pcm038", "fsl,imx27";

 memory {
  reg = <0xa0000000 0x08000000>;
 };
};

&audmux {
 status = "okay";


 ssi0 {
  fsl,audmux-port = <0>;
  fsl,port-config = <0xcb205000>;
 };

 pins4 {
  fsl,audmux-port = <2>;
  fsl,port-config = <0x00001000>;
 };
};

&cspi1 {
 fsl,spi-num-chipselects = <1>;
 cs-gpios = <&gpio4 28 0>;
 status = "okay";

 pmic: mc13783@0 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,mc13783";
  spi-max-frequency = <20000000>;
  reg = <0>;
  interrupt-parent = <&gpio2>;
  interrupts = <23 0x4>;
  fsl,mc13xxx-uses-adc;
  fsl,mc13xxx-uses-rtc;

  regulators {

   sw1_reg: sw1a {
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1520000>;
    regulator-always-on;
    regulator-boot-on;
   };


   sw2_reg: sw2a {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
    regulator-boot-on;
   };

   sw3_reg: sw3 {
    regulator-min-microvolt = <5000000>;
    regulator-max-microvolt = <5000000>;
    regulator-always-on;
    regulator-boot-on;
   };

   vaudio_reg: vaudio {
    regulator-always-on;
    regulator-boot-on;
   };

   violo_reg: violo {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
    regulator-boot-on;
   };

   viohi_reg: viohi {
    regulator-always-on;
    regulator-boot-on;
   };

   vgen_reg: vgen {
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <1500000>;
    regulator-always-on;
    regulator-boot-on;
   };

   vcam_reg: vcam {
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;
   };

   vrf1_reg: vrf1 {
    regulator-min-microvolt = <2775000>;
    regulator-max-microvolt = <2775000>;
    regulator-always-on;
    regulator-boot-on;
   };

   vrf2_reg: vrf2 {
    regulator-min-microvolt = <2775000>;
    regulator-max-microvolt = <2775000>;
    regulator-always-on;
    regulator-boot-on;
   };

   vmmc1_reg: vmmc1 {
    regulator-min-microvolt = <1600000>;
    regulator-max-microvolt = <3000000>;
   };

   gpo1_reg: gpo1 { };

   pwgt1spi_reg: pwgt1spi {
    regulator-always-on;
   };
  };
 };
};

&fec {
 phy-reset-gpios = <&gpio3 30 0>;
 status = "okay";
};

&i2c2 {
 clock-frequency = <400000>;
 status = "okay";

 at24@52 {
  compatible = "at,24c32";
  pagesize = <32>;
  reg = <0x52>;
 };

 pcf8563@51 {
  compatible = "nxp,pcf8563";
  reg = <0x51>;
 };

 lm75@4a {
  compatible = "national,lm75";
  reg = <0x4a>;
 };
};

&nfc {
 nand-bus-width = <8>;
 nand-ecc-mode = "hw";
 status = "okay";
};

&uart1 {
 status = "okay";
};

&weim {
 status = "okay";

 nor: nor@c0000000 {
  compatible = "cfi-flash";
  reg = <0 0x00000000 0x02000000>;
  bank-width = <2>;
  linux,mtd-name = "physmap-flash.0";
  fsl,weim-cs-timing = <0x22c2cf00 0x75000d01 0x00000900>;
  #address-cells = <1>;
  #size-cells = <1>;
 };

 sram: sram@c8000000 {
  compatible = "mtd-ram";
  reg = <1 0x00000000 0x00800000>;
  bank-width = <2>;
  linux,mtd-name = "mtd-ram.0";
  fsl,weim-cs-timing = <0x0000d843 0x22252521 0x22220a00>;
  #address-cells = <1>;
  #size-cells = <1>;
 };
};
# 11 "arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts" 2

/ {
 model = "Phytec pcm970";
 compatible = "phytec,imx27-pcm970", "phytec,imx27-pcm038", "fsl,imx27";
};

&cspi1 {
 fsl,spi-num-chipselects = <2>;
 cs-gpios = <&gpio4 28 0>, <&gpio4 27 0>;
};

&sdhci2 {
 bus-width = <4>;
 cd-gpios = <&gpio3 29 0>;
 wp-gpios = <&gpio3 28 0>;
 vmmc-supply = <&vmmc1_reg>;
 status = "okay";
};

&uart1 {
 fsl,uart-has-rtscts;
};

&uart2 {
 fsl,uart-has-rtscts;
 status = "okay";
};

&weim {
 can@d4000000 {
  compatible = "nxp,sja1000";
  reg = <4 0x00000000 0x00000100>;
  interrupt-parent = <&gpio5>;
  interrupts = <19 0x2>;
  nxp,external-clock-frequency = <16000000>;
  nxp,tx-output-config = <0x16>;
  nxp,no-comparator-bypass;
  fsl,weim-cs-timing = <0x0000dcf6 0x444a0301 0x44443302>;
 };
};
