library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity ordenador_bin is
generic (N : integer := 8); 
 Port ( entrada : in STD_LOGIC_VECTOR (N-1 downto 0);
 saida : out STD_LOGIC_VECTOR (N-1 downto 0) := (others => '0'));
end ordenador_bin;
architecture Behavioral of ordenador_bin is
type int_vector is array (0 to N) of integer range 0 to N+1;
 signal t : int_vector; 
 signal final_t : integer range 0 to N+1; 
begin
t(0) <= 0;
 gen: for i in 1 to N generate
 t(i) <= t(i-1) + 1 when entrada(i-1) = '1' else t(i-1);
 end generate;
 final_t <= t(N);
gene: for i in N-1 downto 0 generate
 saida(N-i-1) <= '1' when i < final_t else '0';
 end generate;
end Behavioral;
