INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 07:05:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.793ns  (required time - arrival time)
  Source:                 buffer65/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.185ns period=6.370ns})
  Destination:            mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid325_In0_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.185ns period=6.370ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.370ns  (clk rise@6.370ns - clk rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 3.038ns (42.806%)  route 4.059ns (57.194%))
  Logic Levels:           9  (DSP48E1=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.853 - 6.370 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3238, unset)         0.508     0.508    buffer65/control/clk
                         FDRE                                         r  buffer65/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer65/control/outputValid_reg/Q
                         net (fo=71, unplaced)        0.592     1.326    buffer65/control/outputValid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.445 f  buffer65/control/dataReg[0]_i_3__0/O
                         net (fo=2, unplaced)         0.255     1.700    buffer22/control/tmp_storeEn_INST_0_i_8
                         LUT6 (Prop_lut6_I5_O)        0.043     1.743 r  buffer22/control/Memory[0][0]_i_4/O
                         net (fo=3, unplaced)         0.262     2.005    control_merge2/tehb/control/index_tehb
                         LUT3 (Prop_lut3_I2_O)        0.043     2.048 r  control_merge2/tehb/control/Memory[0][0]_i_2__21/O
                         net (fo=23, unplaced)        0.440     2.488    buffer63/fifo/control_merge2_index
                         LUT6 (Prop_lut6_I1_O)        0.043     2.531 r  buffer63/fifo/i__i_2/O
                         net (fo=74, unplaced)        0.336     2.867    buffer63/fifo/Empty_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     2.910 f  buffer63/fifo/tmp_storeData[28]_INST_0_i_1/O
                         net (fo=4, unplaced)         0.268     3.178    buffer77/fifo/D[28]
                         LUT3 (Prop_lut3_I1_O)        0.043     3.221 f  buffer77/fifo/minusOp_carry__0_i_11/O
                         net (fo=5, unplaced)         0.733     3.954    buffer77/fifo/Memory_reg[0][30]_0[5]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.997 r  buffer77/fifo/g0_b0__46__1_i_1/O
                         net (fo=22, unplaced)        0.306     4.303    buffer77/fifo/mulf1/ieee2nfloat_1/sfracX1__0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.346 r  buffer77/fifo/g0_b2__24_i_2/O
                         net (fo=13, unplaced)        0.434     4.780    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[21]
                         DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      2.392     7.172 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[25]
                         net (fo=1, unplaced)         0.434     7.605    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid325_In0_c0[1]
                         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid325_In0_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.370     6.370 r  
                                                      0.000     6.370 r  clk (IN)
                         net (fo=3238, unset)         0.483     6.853    mulf1/operator/SignificandMultiplication/clk
                         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid325_In0_c1_reg[1]/C
                         clock pessimism              0.000     6.853    
                         clock uncertainty           -0.035     6.817    
                         FDRE (Setup_fdre_C_D)       -0.005     6.812    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid325_In0_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.812    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 -0.793    




