# REQUIRES: riscv-rvv
# COM: This test checks that in the case of LMUL == 2, we initialize all registers
# COM: from the register group according to the histograms.yaml.

# RUN: llvm-snippy %s \
# RUN:    -valuegram-operands-regs=%S/Inputs/histograms.yaml \
# RUN: |& FileCheck %s --enable-var-scope

options:
  march: riscv64
  mcpu: generic-rv64
  mattr: +v
  dump-mf: true
  num-instrs: 1
  reserved-regs-list: [V2,V4,V6,V8,V10,V12,V14,V16,V18,V20,V22,V24,V26,V28]
  valuegram-operands-regs-init-outputs: on
  rvv-init-mode: loads

sections:
    - no:        0
      VMA:       0x10000
      SIZE:      0x40000
      LMA:       0x10000
      ACCESS:    r
    - no:        1
      VMA:       0x100000
      SIZE:      0x1000000
      LMA:       0x100000
      ACCESS:    rx
    - no:        2
      VMA:       0x2100000
      SIZE:      0x100000
      LMA:       0x2100000
      ACCESS:    rw

riscv-vector-unit:
  mode-change-bias:
    P: 0.001
  mode-distribution:
    VM:
      - [all_ones, 2.0]
      - [any_legal, 1.0]
    VL:
      - [max_encodable, 2.0]
      - [any_legal, 1.0]
    VXRM:
      rnu: 1.0
      rne: 1.0
      rdn: 1.0
      ron: 1.0
    VTYPE:
      SEW:
        sew_8: 1.0
        sew_16: 1.0
        sew_32: 1.0
        sew_64: 1.0
      LMUL:
          m2: 1.0
      VMA:
        mu: 1.0
        ma: 1.0
      VTA:
        tu: 1.0
        ta: 1.0

histogram:
       - [VADD_VV, 1.0]

#          Valuegram values:
#
#                     V: 3, 4.
#                     We want to see them in initialization
#
#          With these settings, we should only get
#                     $v30m2 = VADD_VV $v30m2, $v30m2, $v0, implicit $vtype, implicit $vl
#          So check that v30 and v31 are initialized

# CHECK-DAG: $v30 = VL1RE8_V{{.*}}pcsections
# CHECK-DAG: $v31 = VL1RE8_V{{.*}}pcsections
# CHECK:     $v30m2 = VADD_VV $v30m2, $v30m2
