{"vcs1":{"timestamp_begin":1679795549.550264183, "rt":0.52, "ut":0.19, "st":0.08}}
{"vcselab":{"timestamp_begin":1679795550.129665558, "rt":0.53, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1679795550.707800437, "rt":0.20, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679795549.188255373}
{"VCS_COMP_START_TIME": 1679795549.188255373}
{"VCS_COMP_END_TIME": 1679795550.973968821}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339028}}
{"stitch_vcselab": {"peak_mem": 230988}}
