//========================================================================
// vcat configuration file to generate testbench from .vcd
//========================================================================

// Hierachical name of the module instance
TOP.TileStatic_RGALS_wrapper__90429c4f00583334.tile
// testbench/modulGeneration
testbench
// module header
module TileStatic_RGALS__4860350d42859600
(
  .cfg__opcode( cfg__opcode ),
  .cfg__func( cfg__func ),
  .cfg__src_opd_a( cfg__src_opd_a ),
  .cfg__src_opd_b( cfg__src_opd_b ),
  .cfg__dst_compute( cfg__dst_compute ),
  .cfg__src_bypass( cfg__src_bypass ),
  .cfg__dst_bypass( cfg__dst_bypass ),
  .cfg__src_altbps( cfg__src_altbps ),
  .cfg__dst_altbps( cfg__dst_altbps ),
  .cfg__clk_self( cfg__clk_self ),
  .cfg_en( cfg_en ),
  .clk_out__0( clk_out__0 ),
  .clk_out__1( clk_out__1 ),
  .clk_out__2( clk_out__2 ),
  .clk_out__3( clk_out__3 ),
  .clk_rate_in__0( clk_rate_in__0 ),
  .clk_rate_in__1( clk_rate_in__1 ),
  .clk_rate_in__2( clk_rate_in__2 ),
  .clk_rate_in__3( clk_rate_in__3 ),
  .clk_rate_out__0( clk_rate_out__0 ),
  .clk_rate_out__1( clk_rate_out__1 ),
  .clk_rate_out__2( clk_rate_out__2 ),
  .clk_rate_out__3( clk_rate_out__3 ),
  .imm( imm ),
  .reset( reset ),
  .clk_rgals__clk1( clk_rgals__clk1 ),
  .clk_rgals__clk2( clk_rgals__clk2 ),
  .clk_rgals__clk3( clk_rgals__clk3 ),
  .clk_rgals__clk_reset( clk_rgals__clk_reset ),
  .clk_rgals__clksel__en( clk_rgals__clksel__en ),
  .clk_rgals__clksel__msg( clk_rgals__clksel__msg ),
  .clk_rgals__clksel__rdy( clk_rgals__clksel__rdy ),
  .recv__0__en( recv__0__en ),
  .recv__1__en( recv__1__en ),
  .recv__2__en( recv__2__en ),
  .recv__3__en( recv__3__en ),
  .recv__0__msg( recv__0__msg ),
  .recv__1__msg( recv__1__msg ),
  .recv__2__msg( recv__2__msg ),
  .recv__3__msg( recv__3__msg ),
  .recv__0__rdy( recv__0__rdy ),
  .recv__1__rdy( recv__1__rdy ),
  .recv__2__rdy( recv__2__rdy ),
  .recv__3__rdy( recv__3__rdy ),
  .send__0__en( send__0__en ),
  .send__1__en( send__1__en ),
  .send__2__en( send__2__en ),
  .send__3__en( send__3__en ),
  .send__0__msg( send__0__msg ),
  .send__1__msg( send__1__msg ),
  .send__2__msg( send__2__msg ),
  .send__3__msg( send__3__msg ),
  .send__0__rdy( send__0__rdy ),
  .send__1__rdy( send__1__rdy ),
  .send__2__rdy( send__2__rdy ),
  .send__3__rdy( send__3__rdy )
);

input  [1:0]    cfg__opcode;
input  [4:0]    cfg__func;
input  [2:0]    cfg__src_opd_a;
input  [2:0]    cfg__src_opd_b;
input  [4:0]    cfg__dst_compute;
input  [2:0]    cfg__src_bypass;
input  [4:0]    cfg__dst_bypass;
input  [2:0]    cfg__src_altbps;
input  [4:0]    cfg__dst_altbps;
input  [1:0]    cfg__clk_self;
input  [0:0]    cfg_en;
output [0:0]    clk_out__0;
output [0:0]    clk_out__1;
output [0:0]    clk_out__2;
output [0:0]    clk_out__3;
input  [1:0]    clk_rate_in__0;
input  [1:0]    clk_rate_in__1;
input  [1:0]    clk_rate_in__2;
input  [1:0]    clk_rate_in__3;
output [1:0]    clk_rate_out__0;
output [1:0]    clk_rate_out__1;
output [1:0]    clk_rate_out__2;
output [1:0]    clk_rate_out__3;
input  [31:0]   imm;
input  [0:0]    reset;
input  [0:0]    clk_rgals__clk1;
input  [0:0]    clk_rgals__clk2;
input  [0:0]    clk_rgals__clk3;
input  [0:0]    clk_rgals__clk_reset;
input  [0:0]    clk_rgals__clksel__en;
input  [1:0]    clk_rgals__clksel__msg;
output [0:0]    clk_rgals__clksel__rdy;
input  [0:0]    recv__0__en;
input  [0:0]    recv__1__en;
input  [0:0]    recv__2__en;
input  [0:0]    recv__3__en;
input  [31:0]   recv__0__msg;
input  [31:0]   recv__1__msg;
input  [31:0]   recv__2__msg;
input  [31:0]   recv__3__msg;
output [0:0]    recv__0__rdy;
output [0:0]    recv__1__rdy;
output [0:0]    recv__2__rdy;
output [0:0]    recv__3__rdy;
output [0:0]    send__0__en;
output [0:0]    send__1__en;
output [0:0]    send__2__en;
output [0:0]    send__3__en;
output [31:0]   send__0__msg;
output [31:0]   send__1__msg;
output [31:0]   send__2__msg;
output [31:0]   send__3__msg;
input  [0:0]    send__0__rdy;
input  [0:0]    send__1__rdy;
input  [0:0]    send__2__rdy;
input  [0:0]    send__3__rdy;
