Source Block: hdl/projects/fmcomms1/zc706/system_top.v@156:166@HdlIdDef
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg             dac_dma_rd = 'd0;
  reg     [ 1:0]  adc_data_cnt = 'd0;
  reg             adc_dma_wr = 'd0;
  reg     [63:0]  adc_dma_wdata = 'd0;

  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;

Diff Content:
- 161   reg     [63:0]  adc_dma_wdata = 'd0;
+ 161   reg     [31:0]  adc_dma_wdata = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcomms1/zc706/system_top.v@151:161
  inout           iic_scl;
  inout           iic_sda;

  // internal registers

  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg             dac_dma_rd = 'd0;
  reg     [ 1:0]  adc_data_cnt = 'd0;
  reg             adc_dma_wr = 'd0;
  reg     [63:0]  adc_dma_wdata = 'd0;

Clone Blocks 2:
hdl/projects/daq2/zc706/system_top.v@226:236
  // internal registers

  reg             dac_drd = 'd0;
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;
  

Clone Blocks 3:
hdl/projects/daq2/zc706/system_top.v@230:240
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;
  
  // internal signals

  wire    [42:0]  gpio_i;
  wire    [42:0]  gpio_o;

Clone Blocks 4:
hdl/projects/daq2/zc706/system_top.v@227:237

  reg             dac_drd = 'd0;
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;
  
  // internal signals

Clone Blocks 5:
hdl/projects/fmcomms1/zc706/system_top.v@152:162
  inout           iic_sda;

  // internal registers

  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg             dac_dma_rd = 'd0;
  reg     [ 1:0]  adc_data_cnt = 'd0;
  reg             adc_dma_wr = 'd0;
  reg     [63:0]  adc_dma_wdata = 'd0;


Clone Blocks 6:
hdl/projects/fmcomms1/zc706/system_top.v@154:164
  // internal registers

  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg             dac_dma_rd = 'd0;
  reg     [ 1:0]  adc_data_cnt = 'd0;
  reg             adc_dma_wr = 'd0;
  reg     [63:0]  adc_dma_wdata = 'd0;

  // internal signals


Clone Blocks 7:
hdl/projects/fmcomms1/zc706/system_top.v@155:165

  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg             dac_dma_rd = 'd0;
  reg     [ 1:0]  adc_data_cnt = 'd0;
  reg             adc_dma_wr = 'd0;
  reg     [63:0]  adc_dma_wdata = 'd0;

  // internal signals

  wire    [31:0]  gpio_i;

Clone Blocks 8:
hdl/projects/daq2/kcu105/system_top.v@216:226
  // internal registers

  reg             dac_drd = 'd0;
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;


Clone Blocks 9:
hdl/projects/fmcomms1/zc706/system_top.v@153:163

  // internal registers

  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg             dac_dma_rd = 'd0;
  reg     [ 1:0]  adc_data_cnt = 'd0;
  reg             adc_dma_wr = 'd0;
  reg     [63:0]  adc_dma_wdata = 'd0;

  // internal signals

Clone Blocks 10:
hdl/projects/daq2/kcu105/system_top.v@218:228
  reg             dac_drd = 'd0;
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;

  // internal signals


Clone Blocks 11:
hdl/projects/daq2/zc706/system_top.v@229:239
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;
  
  // internal signals

  wire    [42:0]  gpio_i;

Clone Blocks 12:
hdl/projects/daq2/kcu105/system_top.v@217:227

  reg             dac_drd = 'd0;
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;

  // internal signals

Clone Blocks 13:
hdl/projects/daq2/zc706/system_top.v@228:238
  reg             dac_drd = 'd0;
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;
  
  // internal signals


Clone Blocks 14:
hdl/projects/daq2/zc706/system_top.v@225:235

  // internal registers

  reg             dac_drd = 'd0;
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;

Clone Blocks 15:
hdl/projects/daq2/kcu105/system_top.v@219:229
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;

  // internal signals

  wire            rx_ref_clk;

Clone Blocks 16:
hdl/projects/daq2/kcu105/system_top.v@215:225
  
  // internal registers

  reg             dac_drd = 'd0;
  reg     [63:0]  dac_ddata_0 = 'd0;
  reg     [63:0]  dac_ddata_1 = 'd0;
  reg     [63:0]  dac_ddata_2 = 'd0;
  reg     [63:0]  dac_ddata_3 = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [127:0]  adc_ddata = 'd0;

