Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon May 20 16:42:18 2019
| Host         : natchanon-MacBookPro running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file vgakb7seg_test_timing_summary_routed.rpt -pb vgakb7seg_test_timing_summary_routed.pb -rpx vgakb7seg_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vgakb7seg_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nreset (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: KB/db_clk/O_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEY_CONV/keycodev_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEY_CONV/keycodev_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEY_CONV/keycodev_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEY_CONV/keycodev_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEY_CONV/keycodev_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEY_CONV/keycodev_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEY_CONV/keycodev_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEY_CONV/keycodev_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/GAME_IMG/reset_game_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/h_count_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/h_count_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/h_count_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/pixel_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/pixel_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/v_count_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/v_count_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/v_count_reg_reg[7]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/v_count_reg_reg[8]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/v_count_reg_reg[9]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: VGA/VGA_SYNC/vsync_reg_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: c2/outClk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].c1/outClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.447        0.000                      0                  242        0.172        0.000                      0                  242        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.447        0.000                      0                  242        0.172        0.000                      0                  242        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[8]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.934ns (21.208%)  route 3.470ns (78.792%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  VGA/VGA_SYNC/v_count_reg_reg[0]/Q
                         net (fo=63, routed)          2.029     7.564    VGA/VGA_SYNC/y[0]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.716 r  VGA/VGA_SYNC/v_count_reg[8]_i_3/O
                         net (fo=8, routed)           0.873     8.589    VGA/VGA_SYNC/v_count_reg[8]_i_3_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I5_O)        0.326     8.915 r  VGA/VGA_SYNC/v_count_reg[8]_rep_i_1/O
                         net (fo=1, routed)           0.569     9.483    VGA/VGA_SYNC/v_count_reg[8]_rep_i_1_n_0
    SLICE_X48Y34         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.445    14.786    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X48Y34         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X48Y34         FDCE (Setup_fdce_C_D)       -0.081    14.930    VGA/VGA_SYNC/v_count_reg_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[8]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.963ns (23.339%)  route 3.163ns (76.661%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=50, routed)          1.192     6.690    VGA/VGA_SYNC/Q[1]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.296     6.986 f  VGA/VGA_SYNC/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.467     7.453    VGA/VGA_SYNC/h_count_reg[9]_i_5_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  VGA/VGA_SYNC/h_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.351     7.929    VGA/VGA_SYNC/h_count_reg[9]_i_4_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I2_O)        0.124     8.053 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=67, routed)          1.153     9.205    VGA/VGA_SYNC/v_count_reg0
    SLICE_X44Y33         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.441    14.782    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep__1/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X44Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.802    VGA/VGA_SYNC/v_count_reg_reg[8]_rep__1
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[8]_rep__3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.963ns (23.339%)  route 3.163ns (76.661%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=50, routed)          1.192     6.690    VGA/VGA_SYNC/Q[1]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.296     6.986 f  VGA/VGA_SYNC/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.467     7.453    VGA/VGA_SYNC/h_count_reg[9]_i_5_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  VGA/VGA_SYNC/h_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.351     7.929    VGA/VGA_SYNC/h_count_reg[9]_i_4_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I2_O)        0.124     8.053 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=67, routed)          1.153     9.205    VGA/VGA_SYNC/v_count_reg0
    SLICE_X44Y33         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.441    14.782    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep__3/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X44Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.802    VGA/VGA_SYNC/v_count_reg_reg[8]_rep__3
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[8]_rep__4/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.963ns (23.339%)  route 3.163ns (76.661%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=50, routed)          1.192     6.690    VGA/VGA_SYNC/Q[1]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.296     6.986 f  VGA/VGA_SYNC/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.467     7.453    VGA/VGA_SYNC/h_count_reg[9]_i_5_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  VGA/VGA_SYNC/h_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.351     7.929    VGA/VGA_SYNC/h_count_reg[9]_i_4_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I2_O)        0.124     8.053 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=67, routed)          1.153     9.205    VGA/VGA_SYNC/v_count_reg0
    SLICE_X44Y33         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.441    14.782    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep__4/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X44Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.802    VGA/VGA_SYNC/v_count_reg_reg[8]_rep__4
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[8]_rep__5/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.963ns (23.339%)  route 3.163ns (76.661%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=50, routed)          1.192     6.690    VGA/VGA_SYNC/Q[1]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.296     6.986 f  VGA/VGA_SYNC/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.467     7.453    VGA/VGA_SYNC/h_count_reg[9]_i_5_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  VGA/VGA_SYNC/h_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.351     7.929    VGA/VGA_SYNC/h_count_reg[9]_i_4_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I2_O)        0.124     8.053 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=67, routed)          1.153     9.205    VGA/VGA_SYNC/v_count_reg0
    SLICE_X44Y33         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.441    14.782    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]_rep__5/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X44Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.802    VGA/VGA_SYNC/v_count_reg_reg[8]_rep__5
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[1]_rep__4/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.963ns (23.414%)  route 3.150ns (76.586%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=50, routed)          1.192     6.690    VGA/VGA_SYNC/Q[1]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.296     6.986 f  VGA/VGA_SYNC/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.467     7.453    VGA/VGA_SYNC/h_count_reg[9]_i_5_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  VGA/VGA_SYNC/h_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.351     7.929    VGA/VGA_SYNC/h_count_reg[9]_i_4_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I2_O)        0.124     8.053 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=67, routed)          1.140     9.192    VGA/VGA_SYNC/v_count_reg0
    SLICE_X43Y28         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[1]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.435    14.776    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[1]_rep__4/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X43Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.796    VGA/VGA_SYNC/v_count_reg_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[4]_rep__4/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.963ns (23.431%)  route 3.147ns (76.569%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=50, routed)          1.192     6.690    VGA/VGA_SYNC/Q[1]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.296     6.986 f  VGA/VGA_SYNC/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.467     7.453    VGA/VGA_SYNC/h_count_reg[9]_i_5_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  VGA/VGA_SYNC/h_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.351     7.929    VGA/VGA_SYNC/h_count_reg[9]_i_4_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I2_O)        0.124     8.053 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=67, routed)          1.137     9.189    VGA/VGA_SYNC/v_count_reg0
    SLICE_X44Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.778    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X44Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]_rep__4/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X44Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.798    VGA/VGA_SYNC/v_count_reg_reg[4]_rep__4
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[6]_rep__2/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.963ns (23.431%)  route 3.147ns (76.569%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=50, routed)          1.192     6.690    VGA/VGA_SYNC/Q[1]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.296     6.986 f  VGA/VGA_SYNC/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.467     7.453    VGA/VGA_SYNC/h_count_reg[9]_i_5_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  VGA/VGA_SYNC/h_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.351     7.929    VGA/VGA_SYNC/h_count_reg[9]_i_4_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I2_O)        0.124     8.053 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=67, routed)          1.137     9.189    VGA/VGA_SYNC/v_count_reg0
    SLICE_X44Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.778    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X44Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]_rep__2/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X44Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.798    VGA/VGA_SYNC/v_count_reg_reg[6]_rep__2
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[6]_rep__3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.963ns (23.431%)  route 3.147ns (76.569%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=50, routed)          1.192     6.690    VGA/VGA_SYNC/Q[1]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.296     6.986 f  VGA/VGA_SYNC/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.467     7.453    VGA/VGA_SYNC/h_count_reg[9]_i_5_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  VGA/VGA_SYNC/h_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.351     7.929    VGA/VGA_SYNC/h_count_reg[9]_i_4_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I2_O)        0.124     8.053 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=67, routed)          1.137     9.189    VGA/VGA_SYNC/v_count_reg0
    SLICE_X44Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.778    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X44Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]_rep__3/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X44Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.798    VGA/VGA_SYNC/v_count_reg_reg[6]_rep__3
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[4]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.963ns (23.578%)  route 3.121ns (76.422%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=50, routed)          1.192     6.690    VGA/VGA_SYNC/Q[1]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.296     6.986 f  VGA/VGA_SYNC/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.467     7.453    VGA/VGA_SYNC/h_count_reg[9]_i_5_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  VGA/VGA_SYNC/h_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.351     7.929    VGA/VGA_SYNC/h_count_reg[9]_i_4_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I2_O)        0.124     8.053 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=67, routed)          1.111     9.164    VGA/VGA_SYNC/v_count_reg0
    SLICE_X42Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.436    14.777    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]_rep/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.833    VGA/VGA_SYNC/v_count_reg_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 KB/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KB/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.445    KB/db_clk/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  KB/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  KB/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.091     1.677    KB/db_clk/count_reg[4]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.722 r  KB/db_clk/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.722    KB/db_clk/count[0]_i_1__0_n_0
    SLICE_X48Y14         FDRE                                         r  KB/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.831     1.958    KB/db_clk/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  KB/db_clk/count_reg[0]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X48Y14         FDRE (Hold_fdre_C_D)         0.092     1.550    KB/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 KB/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEY_CONV/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.896%)  route 0.142ns (50.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.443    KB/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  KB/keycode_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  KB/keycode_reg[8]/Q
                         net (fo=3, routed)           0.142     1.726    KEY_CONV/D[8]
    SLICE_X51Y18         FDRE                                         r  KEY_CONV/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    KEY_CONV/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  KEY_CONV/keycodev_reg[8]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.071     1.548    KEY_CONV/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 KB/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KB/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.601%)  route 0.106ns (36.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.445    KB/db_clk/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  KB/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  KB/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.106     1.693    KB/db_clk/count_reg[0]
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.738 r  KB/db_clk/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.738    KB/db_clk/count[4]_i_1__0_n_0
    SLICE_X49Y14         FDRE                                         r  KB/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.831     1.958    KB/db_clk/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  KB/db_clk/count_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.092     1.550    KB/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 KB/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KB/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.445    KB/db_clk/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  KB/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  KB/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.109     1.695    KB/db_clk/count_reg[1]
    SLICE_X48Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.740 r  KB/db_clk/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.740    KB/db_clk/count[3]_i_1__0_n_0
    SLICE_X48Y14         FDRE                                         r  KB/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.831     1.958    KB/db_clk/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  KB/db_clk/count_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X48Y14         FDRE (Hold_fdre_C_D)         0.091     1.549    KB/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 KB/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KB/keycode_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.048%)  route 0.146ns (50.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    KB/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  KB/keycode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  KB/keycode_reg[3]/Q
                         net (fo=5, routed)           0.146     1.732    KB/keycode__0[3]
    SLICE_X49Y17         FDRE                                         r  KB/keycode_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    KB/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  KB/keycode_reg[11]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     1.527    KB/keycode_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.557     1.440    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  VGA/VGA_SYNC/v_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.168     1.749    VGA/VGA_SYNC/y[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  VGA/VGA_SYNC/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.794    VGA/VGA_SYNC/v_count_reg[7]_i_1_n_0
    SLICE_X50Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.826     1.953    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X50Y29         FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X50Y29         FDCE (Hold_fdce_C_D)         0.120     1.573    VGA/VGA_SYNC/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 KB/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEY_CONV/keycodev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.565%)  route 0.190ns (57.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.443    KB/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  KB/keycode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  KB/keycode_reg[7]/Q
                         net (fo=5, routed)           0.190     1.774    KEY_CONV/D[7]
    SLICE_X51Y17         FDRE                                         r  KEY_CONV/keycodev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.829     1.956    KEY_CONV/clk_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  KEY_CONV/keycodev_reg[7]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.075     1.553    KEY_CONV/keycodev_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 KB/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEY_CONV/keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.531%)  route 0.191ns (57.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.443    KB/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  KB/keycode_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  KB/keycode_reg[15]/Q
                         net (fo=3, routed)           0.191     1.775    KEY_CONV/D[15]
    SLICE_X51Y18         FDRE                                         r  KEY_CONV/keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    KEY_CONV/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  KEY_CONV/keycodev_reg[15]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.075     1.552    KEY_CONV/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 KB/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KB/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.846%)  route 0.141ns (43.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.445    KB/db_clk/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  KB/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  KB/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.141     1.727    KB/db_clk/count_reg[3]
    SLICE_X49Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.772 r  KB/db_clk/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    KB/db_clk/count[1]_i_1__0_n_0
    SLICE_X49Y14         FDRE                                         r  KB/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.831     1.958    KB/db_clk/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  KB/db_clk/count_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.091     1.549    KB/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 KB/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KB/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.445    KB/db_clk/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  KB/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  KB/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.142     1.728    KB/db_clk/count_reg[3]
    SLICE_X49Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  KB/db_clk/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.773    KB/db_clk/count[2]_i_1__0_n_0
    SLICE_X49Y14         FDRE                                         r  KB/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.831     1.958    KB/db_clk/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  KB/db_clk/count_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.092     1.550    KB/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y29   VGA/VGA_SYNC/v_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y31   VGA/VGA_SYNC/v_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y28   VGA/VGA_SYNC/v_count_reg_reg[1]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y33   VGA/VGA_SYNC/v_count_reg_reg[1]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   VGA/VGA_SYNC/v_count_reg_reg[1]_rep__1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y32   VGA/VGA_SYNC/v_count_reg_reg[1]_rep__2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y28   VGA/VGA_SYNC/v_count_reg_reg[1]_rep__3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y28   VGA/VGA_SYNC/v_count_reg_reg[1]_rep__4/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   VGA/VGA_SYNC/v_count_reg_reg[1]_rep__5/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   KB/db_clk/Iv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   KB/db_clk/O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   KB/db_clk/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   KB/db_clk/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   KB/db_clk/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   KB/db_clk/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   KB/db_clk/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   KB/db_data/Iv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   KB/db_data/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   KB/db_data/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   VGA/VGA_SYNC/v_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y31   VGA/VGA_SYNC/v_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y32   VGA/VGA_SYNC/v_count_reg_reg[1]_rep__2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y31   VGA/VGA_SYNC/v_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y30   VGA/VGA_SYNC/v_count_reg_reg[2]_rep/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   VGA/VGA_SYNC/v_count_reg_reg[2]_rep__2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y30   VGA/VGA_SYNC/v_count_reg_reg[2]_rep__4/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29   VGA/VGA_SYNC/v_count_reg_reg[2]_rep__5/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y31   VGA/VGA_SYNC/v_count_reg_reg[2]_rep__6/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   VGA/VGA_SYNC/v_count_reg_reg[3]_rep__2/C



