// Seed: 221725657
module module_0;
  assign id_1[-1] = -1 == id_1[-1'b0];
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    output supply0 id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input  uwire id_0,
    input  uwire id_1,
    output logic id_2
);
  always begin : LABEL_0
    id_2 <= 1'b0;
    assign id_2 = 1;
    id_2 <= 1;
  end
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8,
    output supply0 id_9
);
  wire id_11;
  assign id_9 = -1 || (id_3);
  module_0 modCall_1 ();
endmodule
