Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun Mar 16 19:34:51 2025
| Host         : LEPHUCUONG-6A1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISC_CPU_8b_timing_summary_routed.rpt -pb RISC_CPU_8b_timing_summary_routed.pb -rpx RISC_CPU_8b_timing_summary_routed.rpx -warn_on_violation
| Design       : RISC_CPU_8b
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  195          inf        0.000                      0                  195           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 3.137ns (62.693%)  route 1.866ns (37.307%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  result_reg[0]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  result_reg[0]/Q
                         net (fo=1, routed)           1.866     2.384    result_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         2.619     5.003 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.003    result[0]
    W6                                                                r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.979ns  (logic 3.171ns (63.679%)  route 1.808ns (36.321%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  result_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  result_reg[2]/Q
                         net (fo=1, routed)           1.808     2.326    result_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         2.653     4.979 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.979    result[2]
    V10                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.888ns  (logic 3.214ns (65.759%)  route 1.674ns (34.241%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  result_reg[4]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  result_reg[4]/Q
                         net (fo=1, routed)           1.674     2.192    result_OBUF[4]
    Y13                  OBUF (Prop_obuf_I_O)         2.696     4.888 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.888    result[4]
    Y13                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.878ns  (logic 3.181ns (65.216%)  route 1.697ns (34.784%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  result_reg[7]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  result_reg[7]/Q
                         net (fo=1, routed)           1.697     2.215    result_OBUF[7]
    T5                   OBUF (Prop_obuf_I_O)         2.663     4.878 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.878    result[7]
    T5                                                                r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.876ns  (logic 3.213ns (65.890%)  route 1.663ns (34.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  result_reg[5]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  result_reg[5]/Q
                         net (fo=1, routed)           1.663     2.181    result_OBUF[5]
    Y12                  OBUF (Prop_obuf_I_O)         2.695     4.876 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.876    result[5]
    Y12                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_zero_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            is_zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.868ns  (logic 3.199ns (65.717%)  route 1.669ns (34.283%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  is_zero_reg/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  is_zero_reg/Q
                         net (fo=1, routed)           1.669     2.187    is_zero_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         2.681     4.868 r  is_zero_OBUF_inst/O
                         net (fo=0)                   0.000     4.868    is_zero
    Y11                                                               r  is_zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.844ns  (logic 3.131ns (64.644%)  route 1.713ns (35.356%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  result_reg[1]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  result_reg[1]/Q
                         net (fo=1, routed)           1.713     2.231    result_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         2.613     4.844 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.844    result[1]
    V6                                                                r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.811ns  (logic 3.124ns (64.929%)  route 1.687ns (35.071%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  result_reg[6]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  result_reg[6]/Q
                         net (fo=1, routed)           1.687     2.205    result_OBUF[6]
    U5                   OBUF (Prop_obuf_I_O)         2.606     4.811 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.811    result[6]
    U5                                                                r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.702ns  (logic 3.172ns (67.471%)  route 1.530ns (32.529%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  result_reg[3]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  result_reg[3]/Q
                         net (fo=1, routed)           1.530     2.048    result_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.654     4.702 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.702    result[3]
    V11                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/pc_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.121ns  (logic 1.120ns (27.176%)  route 3.001ns (72.824%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  AC/data_out_reg[7]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  AC/data_out_reg[7]/Q
                         net (fo=4, routed)           0.847     1.365    AC/Q[7]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.124     1.489 f  AC/is_zero_i_2/O
                         net (fo=2, routed)           0.797     2.287    AC/is_zero_i_2_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152     2.439 f  AC/FSM_onehot_state[8]_i_2/O
                         net (fo=3, routed)           0.454     2.893    IR/pc_out_reg[4]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.326     3.219 r  IR/pc_out[4]_i_1/O
                         net (fo=5, routed)           0.903     4.121    PC/E[0]
    SLICE_X4Y10          FDRE                                         r  PC/pc_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AC/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/mem_reg_0_31_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  AC/data_out_reg[5]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AC/data_out_reg[5]/Q
                         net (fo=5, routed)           0.114     0.255    MEM/mem_reg_0_31_5_5/D
    SLICE_X2Y10          RAMS32                                       r  MEM/mem_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/mem_reg_0_31_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.177%)  route 0.115ns (44.823%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  AC/data_out_reg[2]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AC/data_out_reg[2]/Q
                         net (fo=6, routed)           0.115     0.256    MEM/mem_reg_0_31_2_2/D
    SLICE_X2Y9           RAMS32                                       r  MEM/mem_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ctrl/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.018%)  route 0.135ns (48.982%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDSE                         0.000     0.000 r  ctrl/FSM_onehot_state_reg[0]/C
    SLICE_X1Y11          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  ctrl/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.135     0.276    ctrl/FSM_onehot_state_reg_n_0_[0]
    SLICE_X2Y11          FDRE                                         r  ctrl/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/instruction_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IR/opcode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  MEM/instruction_reg[7]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM/instruction_reg[7]/Q
                         net (fo=3, routed)           0.122     0.286    IR/opcode_reg[2]_1[7]
    SLICE_X3Y9           FDRE                                         r  IR/opcode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/mem_reg_0_31_7_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.740%)  route 0.125ns (43.260%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  AC/data_out_reg[7]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  AC/data_out_reg[7]/Q
                         net (fo=4, routed)           0.125     0.289    MEM/mem_reg_0_31_7_7/D
    SLICE_X2Y10          RAMS32                                       r  MEM/mem_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/instruction_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IR/operand_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  MEM/instruction_reg[3]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM/instruction_reg[3]/Q
                         net (fo=3, routed)           0.125     0.289    IR/opcode_reg[2]_1[3]
    SLICE_X3Y9           FDRE                                         r  IR/operand_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/instruction_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IR/operand_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  MEM/instruction_reg[4]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM/instruction_reg[4]/Q
                         net (fo=3, routed)           0.128     0.292    IR/opcode_reg[2]_1[4]
    SLICE_X3Y10          FDRE                                         r  IR/operand_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/instruction_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IR/opcode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.402%)  route 0.132ns (44.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  MEM/instruction_reg[6]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM/instruction_reg[6]/Q
                         net (fo=3, routed)           0.132     0.296    IR/opcode_reg[2]_1[6]
    SLICE_X3Y9           FDRE                                         r  IR/opcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/instruction_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IR/operand_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (55.031%)  route 0.134ns (44.969%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  MEM/instruction_reg[1]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM/instruction_reg[1]/Q
                         net (fo=3, routed)           0.134     0.298    IR/opcode_reg[2]_1[1]
    SLICE_X3Y10          FDRE                                         r  IR/operand_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/instruction_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IR/operand_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.164ns (54.605%)  route 0.136ns (45.395%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  MEM/instruction_reg[2]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM/instruction_reg[2]/Q
                         net (fo=3, routed)           0.136     0.300    IR/opcode_reg[2]_1[2]
    SLICE_X3Y10          FDRE                                         r  IR/operand_reg[2]/D
  -------------------------------------------------------------------    -------------------





