可避免干擾雜訊的 SOC 晶片繞線系統的開發 
“Development of A Noise-Avoidance-Driven Routing System in SOC Chips” 
計畫編號：NSC95-2221-E-216-058 
執行期間：95 年 8 月 1 日 至 96 年 7 月 31 日 
主持人：顏金泰 中華大學資訊工程系教授 
 
一、 中文摘要 
對 SOC 晶片設計環境，此計劃希望發展
可避免干擾雜訊的繞線系統達成繞線結果正
確完整性，整個繞線系統大致分為以機率分析
為基礎的干擾雜訊最少化的整體繞線、干擾雜
訊降低之訊號線順序排列與時序導向軌線安
排與最佳化隔離線的插入以符合干擾雜訊限
制等三個主要部份。在機率分析為基礎的干擾
雜訊最少化的整體繞線部份中，首先已知的電
源供應系統共構的繞線模式，以機率分析方法
計算可能跨過電源格線的機率，並利用電容與
電感計算模式計算可能跨過電源格線的平均
電容與電感值，進一步求得整體繞線結果機率
式的平均干擾雜訊。依賴軟性連線與史丹爾端
點移動的技巧，使得有效改良整體繞線結果，
並藉由機率式的平均干擾雜訊做出干擾雜訊
最少化的路徑設定，將可順利達成干擾雜訊最
少化的整體繞線結果。進一步在干擾雜訊降低
之訊號線順序排列與時序導向軌線安部份，依
據所有跨過任一電源格線的連線資訊，設定連
線最短距離幾何限制、連線交錯最少化限制、
連線交錯分怖限制與訊號交互作用限制，利用
拓樸排序方式完成干擾雜訊降低之訊號線順
序排列。另一方面依據同列或同行電源格之訊
號線順序排列，並且考量降低偶合電容所產生
的額外延遲與降低電容感效應所產生的干擾
雜訊，進一步執行線性規劃的設計達成干擾雜
訊降低之時序導向軌線安排。最後在最佳化隔
離線的插入以符合干擾雜訊限制部份，依據所
有訊號線的干擾雜訊限制，尋找不符合干擾雜
訊限制的訊號線，在同列或同行電源格上進一
步利用較少的隔離線插入來完成最佳化隔離
線的插入以符合干擾雜訊限制，使得晶片中所
有訊號線都符合干擾雜訊限制，完成可避免干
擾雜訊的繞線系統。 
英文摘要 
A noise-avoidance-driven routing system with 
signal integrity is developed for SOC design 
environment. Basically, the proposed system is 
divided into three phases: Probabilistic-based 
noise-minimization-driven global routing, Net 
ordering and timing-driven track routing for 
noise reduction and Optimal shielding insertion 
for noise constraints. In the 
noise-minimization-driven global routing phase, 
based on the codesign model of power and signal 
lines and the computation of probabilistic-based 
average crosstalk noise, the probabilistic-based 
congestion on all the power lines can be obtained. 
By using the concept of soft wiring and 
Steiner-point movement, the global routing 
result will be improved by reassigning all the 
Steiner points and routing paths to minimize the 
average crosstalk noise. Furthermore, according 
to the connection information on all the power 
grid lines, the geometrical distance constraint, 
the crossing minimization constraint, the 
crossing distribution constraint and the switching 
activity constraint are defined and the net 
ordering of all the signals in a power grid line is 
further obtained by using a topological sorting. 
Additionally, according to the net ordering of all 
the signals on all the power grid lines, the 
reduction of coupling delay and crosstalk noise 
is considered and timing-driven track routing in 
a row or column of grids is obtained by using a 
linear-programming-based approach. Finally, 
整體繞線階段必需以機率分析方式計算任何
訊號線的平均干擾雜訊為完成干擾雜訊最少
化整體繞線的目標。基本上對於任何訊號線的
平均干擾雜訊，以機率分析方法計算可能跨過
電源格線的機率，並且以機率分析方法計算在
電源格線上平均干擾係數，進一步利用電容與
電感計算模式計算可能跨過電源格線的平均
電容與電感值，求得整體繞線結果上機率式的
平均干擾雜訊。對於任一連線可能跨過電源格
線的機率，首先考慮此連線的最小繞線面積，
並求出被最小繞線面積包含的所有電源格
線，根據所有可能繞線數目與行經某電源格線
所有可能繞線數目，以機率平均分佈的概念算
出此連線跨過某電源格線的機率。另一方面如
圖二所示，對於電源格線上平均干擾係數，根
據 Prof. He 所提出線性計算模式，容易依照
連線在電源格線的位置，計算相對應的干擾係
數，既然整體繞線結果沒有連線在電源格線的
正確位置，只能以機率平均分佈的概念計算出
連線在電源格線的平均干擾係數。一旦所有電
源格線得連現都算出可能跨過電源格線的機
率和連線在電源格線的平均干擾係數，依據所
有繞線樹分佈與線段長度資訊，很容易計算出
所有繞線樹的平均干擾雜訊。 
 
Vdd Vdd 
0 
1 
 
圖二 線性干擾係數計算模式 
 
一般而言每個繞線樹可能擁有由史丹爾
端點構成的 Y型連線，既然史丹爾端點先天有
可移動的特性，藉由史丹爾端點移動可改變樹
形路徑，不破壞原來延遲限制條件之下，即可
將每個史丹爾端點的可移動區域求得，這個史
丹爾端點的可移動區域的定義也將使得繞線
樹有足夠的繞線彈性，進而達成平衡擁擠現象
下用來減少平均干擾雜訊。基本上整體繞線結
果會影響跨過電源格線的平均干擾雜訊，全晶
片干擾雜訊最少化的整體繞線結果建立在如
何不破壞原來延遲限制條件之下，利用計算出
的所有電源格線上平均干擾雜訊，適當的依賴
軟性連線與史丹爾端點移動的技巧來改變每
個繞線樹的路徑，並配合延遲條件的計算，將
每個史丹爾端點的可移動區域求得，進一步依
照相關電源格線的位置，即可藉由史丹爾端點
移動的技巧來調整相關電源格線的擁擠現
象，並有效減少整體繞線結果的平均干擾雜訊
和達成全晶片可繞性的整體繞線規劃。 
 
B.干擾雜訊降低之訊號線順序排列與時序導
向軌線安排 
考慮此電源格線上訊號線的順序排列
時，首先得依據連線最短距離幾何、連線所有
連線交錯關係與訊號交互作用資訊定義下列
四個順序排列限制。隨著最短距離限制、連線
交錯分佈限制與訊號交互作用限制的設定，將
可建立相關符合順序排列的圖形結構，進一步
利用圖形理論上拓樸排序方式完成此電源格
線上干擾雜訊降低之訊號線順序排列。 
當所有電源格線上之訊號線可能順序排
列已求得，已知同列或同行電源格可跨越訊號
線之容量，可慮同列或同行電源格之訊號線可
能順序排列，依據相同訊號線在同列或同行電
源格上排列不產生額外分支的合理性、考量降
低偶合電容所產生的額外延遲與降低電容感
效應所產生的干擾雜訊，進一步規劃線性方程
式限制，以時序導向並降低所有干擾雜訊為目
標，執行線性規劃程式尋求最佳的的軌線安
排，以達成干擾雜訊降低之時序導向軌線安排
設計。如圖三所示，倘若電源格線之容量為 
6，同行電源格由上而下之之訊號線順序排列
為(4, 3, 6, 2,7, 1), (3, 8, 2, 1), (5, 3, 
8, 9, 1)和(8, 9, 1)，藉由降低所有干擾雜
訊為目標，最佳的的軌線安排將可求得。 
 
(4, 3, 6, 2, 7, 1)
(3, 8, 2, 1)
(5, 3, 8, 9, 1)
(8, 9, 1)
(4, 3, 6, 2, 7, 1) 
(0, 3, 8, 2, 0, 1) 
(5, 3, 8, 9, 0, 1) 
(0, 0, 8, 9, 0, 1) 
172
9
6 
8 
3 4 
5 
 
圖三 干擾雜訊降低之時序導向軌線安排 
 
C. 最佳化隔離線的插入以符合干擾雜訊限制 
當所有電源格線上之干擾雜訊降低之時
序導向軌線安排已求得，依據訊號線干擾雜訊
的計算模式與所有訊號線的干擾雜訊限制，尋
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                                                               95 年 12 月 20 日 
報告人姓名 顏金泰 服務機構 
及職稱 
資訊工程學系 
副教授 
會議時間 
會議地點 
95/12/10-95/12/13 
法國尼斯 
本會核定 
補助文號 
 
會議名稱  (中文)2006 年度國際電機電子工程師協會國際電子、電路與系統會議 
 (英文)2006 International Conference on Electronics, Circuits and Systems 
發表論文題目 (中文) 基於機率式端點連接分析的良率導向多於端點插入設計 
 (英文) Yield-Driven Redundant Via Insertion Based on Probabilistic Via-Connection Analysis 
(中文) 對於細部版面設計執行面積導向的空白空間分配 
 (英文) Area-Driven White Space Distribution for Detailed Floorplan Design 
報告內容應包括下列各項： 
一、 參加會議經過 
12/10 由桃園國際機場搭中華航空經香港轉法國航空 AF182 班機抵達法國巴黎戴高樂機場，12/11 轉接法國
速鐵路抵達尼斯完成會議報到。12/12 下午前往會場參與 System Integration II Section 論文發表會並發表論文
12/13 前往會場參與 System Integration Section 論文發表會並發表論文。12/14 轉接法國高速鐵路由尼斯回抵
黎。12/18 由法國巴黎戴高樂機場搭法國航空 AF183 經香港轉機抵達桃園國際機場。 
 
二、 與會心得 
ICECS 是歐洲地中海區域最主要的電子、電路與系統會議，今年許多亞洲 Circuits 與 Systems 的研究發表
此會議並且取得此會議最佳論文獎，可見亞洲電子系統發展能力受到世界的注目，台灣電子工業的發展須由
造為導向轉型研究為導向來發展，才能在電子產業開創新的局面，因此投入電子電路與系統的研究發展應為
灣電子業轉型的關鍵。 
 
三、 考察參觀活動(無是項活動者省略) 
無 
 
四、 建議 
國內大學研究團隊參與此次國際學術研討活動甚為積極，政府單位應多補助經費鼓勵大學研究成果多多發表
國際學術研討會，以提升國內研究成果。 
 
五、 攜回資料名稱及內容 
ICECS2006 論文集光碟片一片 
 
六、 其他 
 
 
Poisson model [3] can be defined as ∏
=
−n
i
ie
1
λ , due to the via 
failure, that is, 
∏
=
−=
n
i
v
ieY
1
λ . 
Generally speaking, the yield loss of any via in an IC 
layout can be reduced by adding a redundant via adjacent to 
the original via without violating any design rule. The 
redundant vias can be divided into on-track and off-track 
redundant vias. Basically, an on-track redundant via can be 
constructed by adding an extra inner wire segment to 
connect the original via. On the other hand, an off-track 
redundant via can be constructed by adding two extra outer 
wire segments to connect the original via. As shown in Fig. 
1(a), the top view and the 3D structure of a single via 
connecting two wire segments are illustrated. Furthermore, 
the top view and the 3D structure of a single via and its 
redundant via after adding an on-track or off-track 
redundant via are illustrated in Fig. 1(b) and Fig. 1(c), 
respectively. 
 
 
 
(a) (b) (c)  
Fig. 1 Top view and 3D structure of a single via and on-track and 
off-track redundant vias  
 
Given a detailed routing result without re-routing any 
signal net, the yield-driven redundant via insertion(YRVI) 
problem is to maximize the chip yield due to the via failure 
by inserting redundant vias into single vias on signal nets 
subject to the following condition: each single via either 
remains unchanged or inserts a redundant via without 
violating any design rule. As shown in Fig. 2(a), given a 
detailed routing result in 4 layers, the final detailed routing 
result as shown in Fig. 2(b) can be obtained to improve the 
chip yield by inserting on-track and off-track redundant vias. 
 
(a) (b) 
M1 
M2 
M3 
M4 
 
Fig. 2 Redundant via insertion for yield optimization 
III. TWO-PHASE APPROACH FOR REDUNDANT VIA 
INSERTION 
Basically, the concept of redundant via insertion can be 
used to reduce the yield loss due to via failure. Based on the 
connection analysis of any single via and its redundant via, 
it is well known that on-track redundant via insertion is 
more important and critical that off-track redundant via 
insertion for yield optimization. Hence, a two-phase 
insertion approach for yield optimization is proposed to 
insert yield-driven on-track and off-track redundant vias, 
respectively. 
 
3.1 Probabilistic Connection Analysis for Redundant Vias 
For the connection analysis of any single via and its 
redundant via, it is initially assumed that any of two wire 
segments connected by the original via is fully connected. If 
the failure probability of a single via is defined as vp , the 
connecting probability, 0P , of the single via can be obtained 
as )1( vp− , that is, 
)1(0 vpP −= . 
As an on-track redundant via and an extra inner wire 
segment are added to connect two wire segments, the 
connecting probability, onP ,1 , of the single via and its on-
track redundant via can be obtained as 
)1)(1()1( evvv pppp −−+− , that is, 
)1)(1()1(,1 evvvon ppppP −−+−= , 
if the failure probability of the extra segment is further 
defined as ep .  
On the other hand, As an off-track redundant via and two 
extra outer wire segments are added to connect two wire 
segments, the connecting probability, offP ,1 , of the single via 
and its off-track redundant via can be obtained as 
2)1)(1()1( evvv pppp −−+− , that is, 
2
,1 )1)(1()1( evvvoff ppppP −−+−= . 
According to the fact that the values of the probabilities, 
vp and ep in 0P , onP ,1 and offP ,1 , are both less than 1, Clearly, 
the value of the connecting probability, onP ,1 , is always 
larger than that of the connecting probability, offP ,1 , and the 
value of the connecting probability, offP ,1 , is always larger 
than that of the connecting probability, 0P . For the chip 
yield, the connecting probability of the j-th via in net i, i
jP , 
is only 0P , onP ,1 or offP ,1 . Based on the probabilistic via-
connection analysis, the concept of redundant via insertion 
can be guaranteed to reduce the via-connection failure for 
yield optimization. Besides that, it is well known that on-
track redundant via insertion is more important and critical 
than off-track redundant via insertion for yield optimization. 
 
3.2 Yield-driven On-track Redundant Via Insertion 
For yield-driven on-track redundant via insertion, all the 
redundant vias are adjacent to the single vias and added onto 
the tracks of the signal nets. Hence, the insertion of on-track 
redundant vias on the signal nets is independent each other. 
For a single via, the adjacent location permitting to insert an 
single vias, V4, V5…V11,  and 6 valid off-track locations, 
C5, C6,…, C10, on different layers and a via-sharing 
constraint on C5, a corresponding multi-partite graph in Fig. 
6(b) can be constructed to find a maximum constrained 
edge-pair matching result.  
 
(a) (b) 
C5 
C6 C7 C8 
V4 
V5 V6 
V4 
V5 
V6 V7 
V8 
V10 
V11 
C6 
C5 
C7 
C8 
C9 
C10 
V9 
V8 
V9 
V11 
C10 
V10 
C5 
C9 
M2 
M3 
V7 
C5 C9 
M4 
C6 C7 C8 
M1 
C10 
VV,1 
VL,1 
VL,2 
VV,2 
VV,3 
VL,3 
VL,4 
 
Fig. 6 Yield-driven off-track redundant via insertion 
 
Basically, an off-track redundant via is used to connect 
the same location on two adjacent layers. For a multi-partite 
graph, G(V, E), with via-sharing constraints, C,  an off-track 
redundant via can be represented by the pair of one edge 
between VL,i and VV,i and the other edge between VV,i and 
VL,i+1 in E. Hence, a multi-partite graph can be treated as 
several overlapped pair stages for the edge-pair matching 
search. In Fig. 6(b), the multi-partite graph can be treated as 
3 overlapped pair stages illustrated by dotted boxes. 
According to the construction of a multi-partite graph, it 
is clear that the degree of each via-vertex in V is at most 4 
and the degree of each location-vertex in V is at most 8. An 
optimal iterative approach can be proposed to find 
maximum constrained edge-pair matching result in the 
overlapped pair stages as follows: First, any location vertex 
with the minimum degree in the overlapped pair stages is 
found and the same location vertex on two adjacent layers 
and its connecting via vertex are selected as an edge-pair 
matching. If the edge-pair matching is involved in a via-
sharing constraint, the other sharing edge-pair matching can 
be further obtained according to the position of the location 
vertex. After selecting edge-pair matching, the 
corresponding vertices and edge in the multi-partite graph 
will be deleted. Until no location vertex is found, the 
process will stop and the final maximum edge-pair matching 
result will be obtained. Clearly, the complexity of yield-
driven off-track redundant via insertion is in O(n) in the 
worst case, where n is the number of single vias in an IC 
layout. As a result, 5 off-track redundant vias, V5, V6, V7, 
V10 and V11, are added onto the valid locations, C6, C7, 
C8, C9 and C10, and 2 off-track redundant vias are added 
and shared onto the valid locations, C5, to improve the chip 
yield for yield-driven off-track redundant via insertion. 
IV. EXPERIMENTAL RESULTS 
For the YRVI problem, our proposed two-phase insertion 
approach has been implemented by using standard C++ 
language and run on a Pentium IV 2.8GHz machine. 11 
detailed routing results, Mcc1, Mcc2, Primary1, Primary2, 
Struct, S5378, S9234, S13207, S15850, S38417 and S38584, 
have been applied to test the yield improvement in the 
proposed two-phase approach for yield-driven redundant via 
insertion. In the experiment, the failure probabilities, vp and 
ep , are set as 0.00001 and 0.000001. The experimental 
results have been shown in Table I. According to the 
Poisson yield model for redundant via insertion, the 
experimental results show that our proposed two-phase 
insertion approach can increase 0.3%~7.4% wirelength to 
improve 4.3%~44.8% chip yield for the tested benchmarks. 
TABLE I EXPERIMENTAL RESULTS FOR YIELD-DRIVEN REDUNDANT VIA 
INSERTION 
Original Two-Phase redundant Via InsertionCircuits
WireLength #Via Yield Length #RedundantVia Yield
Mcc1 28204910000 4462 0.956367 28433710000 4222(4222+0) 0.999999
Mcc2 405992754000 25940 0.771517 407361704000 25172(25172+0) 0.999997
Promary1 1032261500 4489 0.956105 1037547500 4309(4309+0) 0.999999
Primary2 4203679000 18231 0.833357 4224891400 17345(17345+0) 0.999998
Struct 862096400 6780 0.934450 870311600 6560(6560+0) 0.999999
S5378 75547230 6866 0.933648 80484270 6614(6541+39) 0.999269
S9234 56118920 5757 0.944059 60251000 5531(5498+27) 0.999879
S13207 179278838 14923 0.861384 189992438 14419(14324+62) 0.999668
S15850 222493218 17875 0.836335 235323618 17243(17119+87) 0.999628
S38417 486579940 44048 0.643864 518220340 42569(42260+226) 0.999165
S38584 675813009 59646 0.551400 718779729 57599(57194+327) 0.999214
V. CONCLUSIONS 
The yield loss of any via in an IC layout can be reduced 
by adding a redundant via adjacent to the original via 
without violating any design rule. A two-phase insertion 
approach is proposed for yield optimization based on 
probabilistic via-connection analysis of redundant vias. 
REFERENCES 
[1]  P. Gupta and A. B. Kahng, “Manufacturing-aware physical design,” 
IEEE International Conference on Computer-Aided Design, pp.681-
687, 2003. 
[2] G. A. Allan, A. J. Walton, and R. J. Holwill, “A yield improvement 
technique for IC layout using local design rules,” IEEE Trans. 
Computer-Aided Design, Vol. 11, pp.1355–1362, 1992. 
[3] G. A. Allan and A. J. Walton, “Automated redundant via placement 
for increased yield and reliability,” SPIE, Vol. 3216, pp.114-125, 
1997. 
[4] G. A. Allan, “Targeted layout modification for semiconductor 
yield/reliability enhancement,” IEEE Trans. on Semiconductor 
Manufacturing, Vol. 17, pp.573-581, 2004. 
[5] G. Xu, L. D. Huang, D. Z. Pan and D.F. Wong, “Redundant-via 
enhanced maze routing for yield improvement,” IEEE Asia and South 
Pacific Design Automation Conference, pp.529-532, 2004. 
[6] H. Yao, Y. Cai, X. Hong and Q. Zhou, “Improved multilevel routing 
with redundant via placement for yield and reliability,” ACM Great 
Lakes Symposium on VLSI, pp.143-146, 2005. 
[7] K. Y. Lee and T. C. Wang, “Post-routing redundant via insertion for 
yield/reliability improvement,” IEEE Asia and South Pacific Design 
Automation Conference, pp.303-508, 2006. 
[8] F. Luo, Y. Jia and W. M. Dai, “Yield-preferred via insertion based on 
novel geotopological technology,” IEEE Asia and South Pacific 
Design Automation Conference, pp.730-735, 2006. 
 
 
 
Bi 
Bj 
Bi
Bj 
Bi 
Bj 
(a) (b) (c)  
Fig. 1 Reasonable arrangement for space requirement 
For any LB-compact floorplan with the space 
requirement, the white space distribution may increase the 
final floorplan area. Hence, the area-driven white space 
distribution problem is to use minimum extra area to satisfy 
all the space requirements by horizontally or vertically 
shifting some blocks in the floorplan. In Fig. 2, a final 
floorplan with satisfying all the space requirements is 
obtained by doing area-driven white space distribution for 
an LB-compact floorplan. 
 
 1 
2 
3 
4  
5 
6  
7 
8 
11 
12  
10 
9  
13 
14 
16 17 
1 
2 
3 
4  
5 
6  
7 
8 11 
12  
10 
9  13 
14 
15 
16 17 
15 
 
Fig. 2 Area-driven space distribution for detailed floorplan design 
III. UNPACKING TRANSFORMATION IN AN LB-COMPACT  
FLOORPLAN 
Given any pair of two blocks, Bi and Bj, in an LB-
compact floorplan, F, there exists a horizontal(vertical) 
adjacent relation, Bi -> Bj, between blocks, Bi and Bj if Bi is 
horizontally(vertically) physically adjacent to Bj, or Bi 
moves horizontally to its right(vertically upward) to be 
physically adjacent to Bj without moving any other block. It 
is assumed that four rectangular boundaries, L, R, T and B, 
are treated as four dummy blocks in an LB-compacted 
floorplan, F. As a result, the horizontal(vertical) adjacent 
graph GH (VF, EF) ( GV (VF, EF)) in F can be constructed by 
using all the horizontal(vertical) adjacent relations with the 
block widths as the edge weights in F, where VF is the 
union of the block set in F and the set {L, R}({T, B}), and 
EF is the set of all the horizontal(vertical) adjacent relations 
in VF, respectively. Clearly, the floorplan width(height) can 
be obtained by finding the length of the longest path in the 
horizontal(vertical) adjacent graph. Furthermore, the 
floorplan area can be obtained by multiplying the floorplan 
width by the floorplan height. It is known that the circuit 
blocks called as horizontal(vertical) critical blocks in the 
horizontal (vertical) longest paths are not 
horizontally(vertically) movable if the floorplan 
width(height) is fixed. In contrast, if any circuit block is not 
located inside any of the longest path in the 
horizontal(vertical) adjacent graph, the circuit block can 
move horizontally to its right(vertically upward) and the 
available shifting distance of each block can be obtained. 
Refer to the LB-compacted floorplan in Fig. 2, the 
coordinate of the left-bottom point of the floorplan is 
generally defined as (0, 0) and the blocks in the floorplan 
are further labeled by the relative coordinates of X and Y 
directions as shown in Fig. 3(a). According to the labeled 
coordinates, the dimension of each block in this floorplan 
can be known and the horizontal and vertical adjacent 
graphs for the floorplan are shown in Fig. 3(b)(c), three 
horizontal longest paths, B4-> B11-> B15, B4-> B11-> B16-> 
B17, and B5-> B12-> B16> B17, and two vertical longest paths, 
B12-> B11-> B10-> B7-> B6 and B16-> B15-> B14-> B13, can 
be obtained. 
 
 
(b) 
(a) 
1 
2 
3 
4 
5 
6 
7 
8 
11 
12  
10 
9  
13 
14 
15 
16 17 
7 
8 
9 
10 
13 
16 
17 
24 26 
27 
34 
39 
41 
(45,45) 
(0,0)
7 
10 
16 
23 
28 
34 
43 
8 
13 
21 
24 
33 
37 
42 
1 
2 
3 
4 
5 
6 
7 
8 
11 
12 
10 
9 
13 
14 
15 
16 
17 
(c) 
1 
2 
3 
4  
5 
6  
7 
8 
11 
12  
10 
9 
13 
14 
15 
16 
17 
R L 
B 
T 
0 
0 
0 
0 
0 
9 
7 
8 
8 
7 
16 
10 
11 
5 
11 
11 
17 
13 
15 
18 
7 
11 
 0 
 0 0 
0 
 8 
 13 
10 7 
13  13 
10 
12 
 15 
 13 
 5 
 3 
 3 
 8  7 
 7 
 8 
 9 
 8 
9 
9 9 
 
Fig. 3 An LB-compact floorplan and its adjacent graphs. 
 
For any LB-compact floorplan, each block cannot move 
horizontally to its left and vertically downward without 
moving any block in the floorplan. To maintain all the 
neighborhood relations, all the horizontal(vertical) adjacent 
relations of any block, Bi, in the floorplan, F, can be 
bounded by the bottommost and topmost(leftmost and 
rightmost) adjacent relations, RBPtr(Bi) and 
RTPtr(Bi)( TLPtr(Bi) and TRPtr(Bi)), of the block, Bi. 
Given an LB-compact floorplan, F, with the set of blocks, 
{B1, B2,…,Bn} and two dummy blocks, L and B, all the 
horizontal adjacent relations can be bound by using a 
horizontal bound list of RBPtr(L), RTPtr(L), RBPtr(B1), 
RTPtr(B1),…, RBPtr(Bn) and RTPtr(Bn), and all the vertical 
adjacent relations can be bound by using a vertical bound 
list of TLPtr(B), TRPtr(B), TLPtr(B1), TRPtr(B1),…, 
TLPtr(Bn) and TRPtr(Bn). Hence, all the adjacent relations 
in any LB-compact floorplan, F, can be bound by using the 
union of two bound lists named as a double bound 
list(DBL). Refer to the LB-compact floorplan in Fig. 2, its 
DBL representation can be illustrated in Fig. 4.  
