# sys_verilog_note
The note I take when I learn SystemVerilog

* For simplicity, _SystemVerilog_ is abbreviated as _SV_.
