
*** Running vivado
    with args -log vco_only_wrapper_proc_sys_reset_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vco_only_wrapper_proc_sys_reset_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vco_only_wrapper_proc_sys_reset_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1111.270 ; gain = 180.086 ; free physical = 1461 ; free virtual = 12060
INFO: [Synth 8-638] synthesizing module 'vco_only_wrapper_proc_sys_reset_0_0' [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_proc_sys_reset_0_0/synth/vco_only_wrapper_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'vco_only_wrapper_proc_sys_reset_0_0' (7#1) [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_proc_sys_reset_0_0/synth/vco_only_wrapper_proc_sys_reset_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1152.738 ; gain = 221.555 ; free physical = 1401 ; free virtual = 11999
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1152.738 ; gain = 221.555 ; free physical = 1401 ; free virtual = 11999
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1487.914 ; gain = 0.000 ; free physical = 1536 ; free virtual = 12134
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 1322 ; free virtual = 11921
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 1322 ; free virtual = 11921
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 1321 ; free virtual = 11920
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 1302 ; free virtual = 11900
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 1286 ; free virtual = 11884
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 643 ; free virtual = 11242
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 643 ; free virtual = 11242
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 625 ; free virtual = 11224
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 626 ; free virtual = 11224
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 626 ; free virtual = 11224
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 626 ; free virtual = 11224
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 626 ; free virtual = 11224
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 625 ; free virtual = 11224
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 625 ; free virtual = 11224

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1487.914 ; gain = 556.730 ; free physical = 625 ; free virtual = 11224
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 1487.922 ; gain = 457.234 ; free physical = 567 ; free virtual = 11165
