$date
	Sun Apr 26 17:41:02 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UserInputTop $end
$scope module myContains $end
$var wire 1 ! arriving $end
$var wire 1 " clock $end
$var wire 1 # departing $end
$var wire 1 $ openDoor $end
$var wire 1 % reset $end
$var wire 1 & shipDocked $end
$var reg 2 ' ns [1:0] $end
$var reg 2 ( ps [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
0&
0%
0$
0#
0"
0!
$end
#20
1"
#40
0"
#60
1"
1#
#80
0"
0#
#100
1"
1$
#120
0"
0$
#140
b10 (
b10 '
1"
1!
#160
0"
0!
#180
1&
b11 (
b11 '
1"
1$
#200
0"
0$
#220
1"
1$
#240
0"
0$
#260
1"
1!
#280
0"
0!
#300
1"
1$
#320
0"
0$
#340
1"
#360
0"
#380
b1 (
b1 '
1"
1#
#400
0"
0#
#420
0&
b0 (
b0 '
1"
1$
#440
0"
0$
#460
1"
1$
#480
0"
0$
#500
1"
1%
#520
0"
0%
#540
b10 (
b10 '
1"
1!
#560
0"
0!
#580
b0 (
1"
1%
#600
0"
0%
#620
b10 (
1"
1!
#640
0"
0!
#660
1&
b11 (
b11 '
1"
1$
#680
0"
0$
#700
b0 '
0&
b0 (
1"
1%
#720
0"
0%
#740
b10 (
b10 '
1"
1!
#760
0"
0!
#780
1&
b11 (
b11 '
1"
1$
#800
0"
0$
#820
1"
#840
0"
#860
b1 (
b1 '
1"
1#
#880
0"
0#
#900
b0 '
0&
b0 (
1"
1%
#920
0"
0%
#940
1"
#960
0"
#980
1"
#1000
0"
