<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="gener4_processing_system7_0_0_synth_1" LaunchDir="H:/FPGA/VGA/Gen4/Gen4.runs/gener4_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="gener4_v_axi4s_vid_out_0_0_synth_1" LaunchDir="H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="gener4_v_tc_0_0_synth_1" LaunchDir="H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="gener4_auto_pc_0_synth_1" LaunchDir="H:/FPGA/VGA/Gen4/Gen4.runs/gener4_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="gener4_rst_ps7_0_40M_0_synth_1" LaunchDir="H:/FPGA/VGA/Gen4/Gen4.runs/gener4_rst_ps7_0_40M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="gener4_rgb2dvi_0_0_synth_1" LaunchDir="H:/FPGA/VGA/Gen4/Gen4.runs/gener4_rgb2dvi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="gener4_v_tpg_0_0_synth_1" LaunchDir="H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="H:/FPGA/VGA/Gen4/Gen4.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="gener4_processing_system7_0_0_synth_1"/>
		<Parent Id="gener4_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="gener4_v_tc_0_0_synth_1"/>
		<Parent Id="gener4_auto_pc_0_synth_1"/>
		<Parent Id="gener4_rst_ps7_0_40M_0_synth_1"/>
		<Parent Id="gener4_rgb2dvi_0_0_synth_1"/>
		<Parent Id="gener4_v_tpg_0_0_synth_1"/>
	</Run>
</Runs>

